// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVortex.h for the primary calling header

#include "VVortex__pch.h"
#include "VVortex__Syms.h"
#include "VVortex___024root.h"

void VVortex_VX_gpu_pkg____Vdpiimwrap_dpi_trace_TOP__VX_gpu_pkg(IData/*31:0*/ level, std::string format);
extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a0d7_0;
extern const VlWide<20>/*639:0*/ VVortex__ConstPool__CONST_h3421a091_0;

VL_ATTR_COLD void VVortex___024root___eval_initial__TOP(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___eval_initial__TOP\n"); );
    // Init
    VlWide<20>/*639:0*/ __Vtemp_1;
    VlWide<5>/*159:0*/ __Vtemp_3;
    VlWide<20>/*639:0*/ __Vtemp_4;
    VlWide<5>/*159:0*/ __Vtemp_6;
    VlWide<5>/*159:0*/ __Vtemp_8;
    VlWide<5>/*159:0*/ __Vtemp_10;
    VlWide<5>/*159:0*/ __Vtemp_12;
    VlWide<20>/*639:0*/ __Vtemp_13;
    VlWide<3>/*95:0*/ __Vtemp_15;
    VlWide<3>/*95:0*/ __Vtemp_17;
    VlWide<3>/*95:0*/ __Vtemp_19;
    VlWide<3>/*95:0*/ __Vtemp_21;
    VlWide<4>/*127:0*/ __Vtemp_23;
    VlWide<6>/*191:0*/ __Vtemp_25;
    VlWide<6>/*191:0*/ __Vtemp_27;
    VlWide<6>/*191:0*/ __Vtemp_29;
    VlWide<6>/*191:0*/ __Vtemp_31;
    VlWide<6>/*191:0*/ __Vtemp_33;
    VlWide<5>/*159:0*/ __Vtemp_35;
    VlWide<5>/*159:0*/ __Vtemp_37;
    VlWide<6>/*191:0*/ __Vtemp_39;
    VlWide<5>/*159:0*/ __Vtemp_41;
    VlWide<6>/*191:0*/ __Vtemp_43;
    VlWide<6>/*191:0*/ __Vtemp_45;
    VlWide<5>/*159:0*/ __Vtemp_47;
    // Body
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
        = (0xffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
        = (0x3c0U | (0x3fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = (0xfffffc00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U] 
        = (0x200U | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0xfU] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x10U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x11U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x12U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x13U] = 4U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x14U] = 5U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x15U] = 6U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x16U] = 7U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x17U] = 8U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x18U] = 9U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x19U] = 0xaU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1aU] = 0xbU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1bU] = 0xcU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1cU] = 0xdU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1dU] = 0xeU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1eU] = 0xfU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0xfU] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x10U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x11U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x12U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x13U] = 4U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x14U] = 5U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x15U] = 6U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x16U] = 7U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x17U] = 8U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x18U] = 9U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x19U] = 0xaU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1aU] = 0xbU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1bU] = 0xcU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1cU] = 0xdU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1dU] = 0xeU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1eU] = 0xfU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0xfU] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x10U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x11U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x12U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x13U] = 4U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x14U] = 5U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x15U] = 6U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x16U] = 7U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x17U] = 8U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x18U] = 9U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x19U] = 0xaU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1aU] = 0xbU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1bU] = 0xcU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1cU] = 0xdU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1dU] = 0xeU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1eU] = 0xfU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0xfU] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x10U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x11U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x12U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x13U] = 4U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x14U] = 5U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x15U] = 6U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x16U] = 7U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x17U] = 8U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x18U] = 9U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x19U] = 0xaU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1aU] = 0xbU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1bU] = 0xcU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1cU] = 0xdU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1dU] = 0xeU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1eU] = 0xfU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0xfU] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x10U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x11U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x12U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x13U] = 4U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x14U] = 5U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x15U] = 6U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x16U] = 7U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x17U] = 8U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x18U] = 9U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x19U] = 0xaU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1aU] = 0xbU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1bU] = 0xcU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1cU] = 0xdU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1dU] = 0xeU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[0x1eU] = 0xfU;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n[3U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n[4U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n[5U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n[6U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[1U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[2U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[1U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[2U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[3U] = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[4U] = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[5U] = 2U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n[6U] = 3U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready[1U] = 1U;
    VVortex_VX_gpu_pkg____Vdpiimwrap_dpi_trace_TOP__VX_gpu_pkg(0U, 
                                                               std::string{"CONFIGS: num_threads=4, num_warps=4, num_cores=1, num_clusters=1, socket_size=1, local_mem_base=0xffff0000, num_barriers=2\n"});
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vxrand_hbe6bf8db__1);
    VL_RAND_RESET_W(512, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vxrand_hc42a0030__0);
    VL_RAND_RESET_W(614, __Vtemp_1);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & __Vtemp_1[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & __Vtemp_1[1U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & __Vtemp_1[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & __Vtemp_1[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & __Vtemp_1[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & __Vtemp_1[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & __Vtemp_1[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & __Vtemp_1[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & __Vtemp_1[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & __Vtemp_1[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & __Vtemp_1[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & __Vtemp_1[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & __Vtemp_1[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & __Vtemp_1[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & __Vtemp_1[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & __Vtemp_1[0xfU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & __Vtemp_1[0x10U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & __Vtemp_1[0x11U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & __Vtemp_1[0x12U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & __Vtemp_1[0x13U]);
    VL_RAND_RESET_W(131, __Vtemp_3);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[0U] 
        = __Vtemp_3[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[1U] 
        = __Vtemp_3[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[2U] 
        = __Vtemp_3[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[3U] 
        = __Vtemp_3[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT____Vxrand_hed5ed5f6__0[4U] 
        = (7U & __Vtemp_3[4U]);
    VL_RAND_RESET_W(609, __Vtemp_4);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0U] 
           & __Vtemp_4[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[1U] 
           & __Vtemp_4[1U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[2U] 
           & __Vtemp_4[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[3U] 
           & __Vtemp_4[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[4U] 
           & __Vtemp_4[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[5U] 
           & __Vtemp_4[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[6U] 
           & __Vtemp_4[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[7U] 
           & __Vtemp_4[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[8U] 
           & __Vtemp_4[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[9U] 
           & __Vtemp_4[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xaU] 
           & __Vtemp_4[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xbU] 
           & __Vtemp_4[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xcU] 
           & __Vtemp_4[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xdU] 
           & __Vtemp_4[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xeU] 
           & __Vtemp_4[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0xfU] 
           & __Vtemp_4[0xfU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0x10U] 
           & __Vtemp_4[0x10U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0x11U] 
           & __Vtemp_4[0x11U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0x12U] 
           & __Vtemp_4[0x12U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT____Vxrand_h3504650f__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a091_0[0x13U] 
           & __Vtemp_4[0x13U]);
    VL_RAND_RESET_W(132, __Vtemp_6);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_6[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_6[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_6[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_6[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_6[4U]);
    VL_RAND_RESET_W(132, __Vtemp_8);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_8[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_8[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_8[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_8[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_8[4U]);
    VL_RAND_RESET_W(132, __Vtemp_10);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_10[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_10[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_10[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_10[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_10[4U]);
    VL_RAND_RESET_W(132, __Vtemp_12);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U] 
        = __Vtemp_12[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U] 
        = __Vtemp_12[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U] 
        = __Vtemp_12[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U] 
        = __Vtemp_12[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U] 
        = (0xfU & __Vtemp_12[4U]);
    VL_RAND_RESET_W(614, __Vtemp_13);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & __Vtemp_13[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & __Vtemp_13[1U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & __Vtemp_13[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & __Vtemp_13[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & __Vtemp_13[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & __Vtemp_13[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & __Vtemp_13[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & __Vtemp_13[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & __Vtemp_13[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & __Vtemp_13[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & __Vtemp_13[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & __Vtemp_13[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & __Vtemp_13[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & __Vtemp_13[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & __Vtemp_13[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & __Vtemp_13[0xfU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & __Vtemp_13[0x10U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & __Vtemp_13[0x11U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & __Vtemp_13[0x12U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT____Vxrand_h6dd7ec45__0[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & __Vtemp_13[0x13U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_hedf495b8__1 
        = (0x7fffffffU & VL_RAND_RESET_I(31));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vxrand_h8df6f9e8__0 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_15);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U] 
        = __Vtemp_15[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U] 
        = __Vtemp_15[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U] 
        = (0x3fU & __Vtemp_15[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_17);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U] 
        = __Vtemp_17[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U] 
        = __Vtemp_17[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U] 
        = (0x3fU & __Vtemp_17[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_19);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U] 
        = __Vtemp_19[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U] 
        = __Vtemp_19[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U] 
        = (0x3fU & __Vtemp_19[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(70, __Vtemp_21);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U] 
        = __Vtemp_21[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U] 
        = __Vtemp_21[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U] 
        = (0x3fU & __Vtemp_21[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h7c31327c__0 
        = (0x1fffffffffULL & VL_RAND_RESET_Q(37));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__2 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6e539__0 
        = (3U & VL_RAND_RESET_I(2));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__1 
        = (0xfU & VL_RAND_RESET_I(4));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__decode__DOT____Vxrand_h8df6f9e8__0 
        = (0xfU & VL_RAND_RESET_I(4));
    VL_RAND_RESET_W(104, __Vtemp_23);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[0U] 
        = __Vtemp_23[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[1U] 
        = __Vtemp_23[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[2U] 
        = __Vtemp_23[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT____Vxrand_h401abf29__0[3U] 
        = (0xffU & __Vtemp_23[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h8df751e6__0 
        = (0x3fU & VL_RAND_RESET_I(6));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(176, __Vtemp_25);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_25[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_25[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_25[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_25[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_25[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_25[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(176, __Vtemp_27);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_27[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_27[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_27[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_27[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_27[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_27[5U]);
    VL_RAND_RESET_W(177, __Vtemp_29);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[0U] 
        = __Vtemp_29[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[1U] 
        = __Vtemp_29[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[2U] 
        = __Vtemp_29[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[3U] 
        = __Vtemp_29[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[4U] 
        = __Vtemp_29[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[5U] 
        = (0x1ffffU & __Vtemp_29[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(176, __Vtemp_31);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_31[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_31[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_31[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_31[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_31[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_31[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h7bbf9eec__0 
        = (0x1ffffffffffULL & VL_RAND_RESET_Q(41));
    VL_RAND_RESET_W(176, __Vtemp_33);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_33[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_33[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_33[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_33[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_33[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_33[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vxrand_h89e21229__0 
        = (0xfffffU & VL_RAND_RESET_I(20));
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vxrand_hbe6bf8db__0);
    VL_RAND_RESET_W(135, __Vtemp_35);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[0U] 
        = __Vtemp_35[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[1U] 
        = __Vtemp_35[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[2U] 
        = __Vtemp_35[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[3U] 
        = __Vtemp_35[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[4U] 
        = (0x7fU & __Vtemp_35[4U]);
    VL_RAND_RESET_W(135, __Vtemp_37);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[0U] 
        = __Vtemp_37[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[1U] 
        = __Vtemp_37[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[2U] 
        = __Vtemp_37[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[3U] 
        = __Vtemp_37[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT____Vxrand_h8fdbc47e__0[4U] 
        = (0x7fU & __Vtemp_37[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__1 
        = (1U & VL_RAND_RESET_I(1));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT____Vxrand_h8df6f50b__0 
        = (1U & VL_RAND_RESET_I(1));
    VL_RAND_RESET_W(176, __Vtemp_39);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_39[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_39[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_39[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_39[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_39[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_39[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(141, __Vtemp_41);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[0U] 
        = __Vtemp_41[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[1U] 
        = __Vtemp_41[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[2U] 
        = __Vtemp_41[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[3U] 
        = __Vtemp_41[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[4U] 
        = (0x1fffU & __Vtemp_41[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__1 
        = VL_RAND_RESET_I(32);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__0 
        = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(176, __Vtemp_43);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_43[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_43[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_43[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_43[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_43[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_43[5U]);
    VL_RAND_RESET_W(176, __Vtemp_45);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[0U] 
        = __Vtemp_45[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[1U] 
        = __Vtemp_45[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[2U] 
        = __Vtemp_45[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[3U] 
        = __Vtemp_45[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[4U] 
        = __Vtemp_45[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT____Vxrand_h519368a0__0[5U] 
        = (0xffffU & __Vtemp_45[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h70a7f421__0 
        = (0x1ffffffffffffULL & VL_RAND_RESET_Q(49));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT____Vxrand_h7be6236b__0 
        = (0x3ffffffffULL & VL_RAND_RESET_Q(34));
    VL_RAND_RESET_W(134, __Vtemp_47);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[0U] 
        = __Vtemp_47[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[1U] 
        = __Vtemp_47[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[2U] 
        = __Vtemp_47[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[3U] 
        = __Vtemp_47[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT____Vxrand_he19c0b17__0[4U] 
        = (0x3fU & __Vtemp_47[4U]);
    VL_RAND_RESET_W(128, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_h8df70ee3__0 
        = (7U & VL_RAND_RESET_I(3));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_h39f4912a__0 
        = (0xfffffffU & VL_RAND_RESET_I(28));
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VVortex___024root___dump_triggers__stl(VVortex___024root* vlSelf);
#endif  // VL_DEBUG

VL_ATTR_COLD void VVortex___024root___eval_triggers__stl(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___eval_triggers__stl\n"); );
    // Body
    vlSelf->__VstlTriggered.set(0U, (IData)(vlSelf->__VstlFirstIteration));
    vlSelf->__VstlTriggered.set(1U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(2U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(3U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(4U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(5U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(6U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(7U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                     | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(8U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(9U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                     != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xaU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xbU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xcU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xdU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xeU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                       != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0xfU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr) 
                                       | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                          != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x10U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x11U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x12U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x13U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x14U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x15U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x16U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x17U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x18U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x19U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x1aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x1bU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x1cU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x1dU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x1eU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x1fU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x20U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x21U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x22U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x23U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x24U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x25U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x26U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x27U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x28U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x29U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2bU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2cU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2dU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2eU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x2fU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x30U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x31U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x32U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x33U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x34U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x35U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x36U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x37U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x38U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x39U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x3aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x3bU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x3cU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x3dU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3eU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x3fU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x40U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x41U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x42U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x43U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x44U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x45U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x46U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x47U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x48U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x49U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x4aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x4bU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x4cU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x4dU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x4eU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x4fU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x50U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x51U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x52U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x53U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0))));
    vlSelf->__VstlTriggered.set(0x54U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0)));
    vlSelf->__VstlTriggered.set(0x55U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x56U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x57U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x58U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x59U, (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0))));
    vlSelf->__VstlTriggered.set(0x5aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x5bU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x5cU, (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0))));
    vlSelf->__VstlTriggered.set(0x5dU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x5eU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x5fU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x60U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x61U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x62U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x63U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x64U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x65U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x66U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x67U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x68U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x69U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x6aU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x6bU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x6cU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x6dU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x6eU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n));
    vlSelf->__VstlTriggered.set(0x6fU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x70U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x71U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x72U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x73U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x74U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x75U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x76U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x77U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x78U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x79U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x7aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x7bU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x7cU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x7dU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x7eU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x7fU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x80U, (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0))));
    vlSelf->__VstlTriggered.set(0x81U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x82U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x83U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x84U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x85U, (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                         != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)) 
                                        | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                           != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0))));
    vlSelf->__VstlTriggered.set(0x86U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x87U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x88U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x89U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x8aU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x8bU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0)));
    vlSelf->__VstlTriggered.set(0x8cU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x8dU, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x8eU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x8fU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x90U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0x91U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x92U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x93U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x94U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x95U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0x96U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x97U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x98U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x99U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x9aU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x9bU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x9cU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0x9dU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0x9eU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0x9fU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0xa0U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0xa1U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0xa2U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0xa3U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0xa4U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0xa5U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0xa6U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0xa7U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0xa8U, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n)));
    vlSelf->__VstlTriggered.set(0xa9U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__VstlTriggered.set(0xaaU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0xabU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0xacU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0xadU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0xaeU, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready));
    vlSelf->__VstlTriggered.set(0xafU, (vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n) 
                                        | vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n)));
    vlSelf->__VstlTriggered.set(0xb0U, vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.neq(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n));
    vlSelf->__VstlTriggered.set(0xb1U, ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs) 
                                        != (IData)(vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0)));
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__2__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__3__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__3__KET____DOT__g_scan_s__BRA__1__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__prev_sel__DOT__g_model1__DOT__g_scan_l__BRA__4__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__addr);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__onehot_encoder__DOT__g_model1__DOT__g_scan_l__BRA__2__KET____DOT__g_scan_s__BRA__0__KET____DOT__vs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__allocate_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__s_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n__0.assign(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__free_slots_sel__DOT__g_lzc__DOT__find_first__DOT__d_n);
    vlSelf->__Vtrigprevexpr___TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__higher_pri_regs;
    if (VL_UNLIKELY((1U & (~ (IData)(vlSelf->__VstlDidInit))))) {
        vlSelf->__VstlDidInit = 1U;
        vlSelf->__VstlTriggered.set(1U, 1U);
        vlSelf->__VstlTriggered.set(2U, 1U);
        vlSelf->__VstlTriggered.set(3U, 1U);
        vlSelf->__VstlTriggered.set(4U, 1U);
        vlSelf->__VstlTriggered.set(5U, 1U);
        vlSelf->__VstlTriggered.set(6U, 1U);
        vlSelf->__VstlTriggered.set(7U, 1U);
        vlSelf->__VstlTriggered.set(8U, 1U);
        vlSelf->__VstlTriggered.set(9U, 1U);
        vlSelf->__VstlTriggered.set(0xaU, 1U);
        vlSelf->__VstlTriggered.set(0xbU, 1U);
        vlSelf->__VstlTriggered.set(0xcU, 1U);
        vlSelf->__VstlTriggered.set(0xdU, 1U);
        vlSelf->__VstlTriggered.set(0xeU, 1U);
        vlSelf->__VstlTriggered.set(0xfU, 1U);
        vlSelf->__VstlTriggered.set(0x10U, 1U);
        vlSelf->__VstlTriggered.set(0x11U, 1U);
        vlSelf->__VstlTriggered.set(0x12U, 1U);
        vlSelf->__VstlTriggered.set(0x13U, 1U);
        vlSelf->__VstlTriggered.set(0x14U, 1U);
        vlSelf->__VstlTriggered.set(0x15U, 1U);
        vlSelf->__VstlTriggered.set(0x16U, 1U);
        vlSelf->__VstlTriggered.set(0x17U, 1U);
        vlSelf->__VstlTriggered.set(0x18U, 1U);
        vlSelf->__VstlTriggered.set(0x19U, 1U);
        vlSelf->__VstlTriggered.set(0x1aU, 1U);
        vlSelf->__VstlTriggered.set(0x1bU, 1U);
        vlSelf->__VstlTriggered.set(0x1cU, 1U);
        vlSelf->__VstlTriggered.set(0x1dU, 1U);
        vlSelf->__VstlTriggered.set(0x1eU, 1U);
        vlSelf->__VstlTriggered.set(0x1fU, 1U);
        vlSelf->__VstlTriggered.set(0x20U, 1U);
        vlSelf->__VstlTriggered.set(0x21U, 1U);
        vlSelf->__VstlTriggered.set(0x22U, 1U);
        vlSelf->__VstlTriggered.set(0x23U, 1U);
        vlSelf->__VstlTriggered.set(0x24U, 1U);
        vlSelf->__VstlTriggered.set(0x25U, 1U);
        vlSelf->__VstlTriggered.set(0x26U, 1U);
        vlSelf->__VstlTriggered.set(0x27U, 1U);
        vlSelf->__VstlTriggered.set(0x28U, 1U);
        vlSelf->__VstlTriggered.set(0x29U, 1U);
        vlSelf->__VstlTriggered.set(0x2aU, 1U);
        vlSelf->__VstlTriggered.set(0x2bU, 1U);
        vlSelf->__VstlTriggered.set(0x2cU, 1U);
        vlSelf->__VstlTriggered.set(0x2dU, 1U);
        vlSelf->__VstlTriggered.set(0x2eU, 1U);
        vlSelf->__VstlTriggered.set(0x2fU, 1U);
        vlSelf->__VstlTriggered.set(0x30U, 1U);
        vlSelf->__VstlTriggered.set(0x31U, 1U);
        vlSelf->__VstlTriggered.set(0x32U, 1U);
        vlSelf->__VstlTriggered.set(0x33U, 1U);
        vlSelf->__VstlTriggered.set(0x34U, 1U);
        vlSelf->__VstlTriggered.set(0x35U, 1U);
        vlSelf->__VstlTriggered.set(0x36U, 1U);
        vlSelf->__VstlTriggered.set(0x37U, 1U);
        vlSelf->__VstlTriggered.set(0x38U, 1U);
        vlSelf->__VstlTriggered.set(0x39U, 1U);
        vlSelf->__VstlTriggered.set(0x3aU, 1U);
        vlSelf->__VstlTriggered.set(0x3bU, 1U);
        vlSelf->__VstlTriggered.set(0x3cU, 1U);
        vlSelf->__VstlTriggered.set(0x3dU, 1U);
        vlSelf->__VstlTriggered.set(0x3eU, 1U);
        vlSelf->__VstlTriggered.set(0x3fU, 1U);
        vlSelf->__VstlTriggered.set(0x40U, 1U);
        vlSelf->__VstlTriggered.set(0x41U, 1U);
        vlSelf->__VstlTriggered.set(0x42U, 1U);
        vlSelf->__VstlTriggered.set(0x43U, 1U);
        vlSelf->__VstlTriggered.set(0x44U, 1U);
        vlSelf->__VstlTriggered.set(0x45U, 1U);
        vlSelf->__VstlTriggered.set(0x46U, 1U);
        vlSelf->__VstlTriggered.set(0x47U, 1U);
        vlSelf->__VstlTriggered.set(0x48U, 1U);
        vlSelf->__VstlTriggered.set(0x49U, 1U);
        vlSelf->__VstlTriggered.set(0x4aU, 1U);
        vlSelf->__VstlTriggered.set(0x4bU, 1U);
        vlSelf->__VstlTriggered.set(0x4cU, 1U);
        vlSelf->__VstlTriggered.set(0x4dU, 1U);
        vlSelf->__VstlTriggered.set(0x4eU, 1U);
        vlSelf->__VstlTriggered.set(0x4fU, 1U);
        vlSelf->__VstlTriggered.set(0x50U, 1U);
        vlSelf->__VstlTriggered.set(0x51U, 1U);
        vlSelf->__VstlTriggered.set(0x52U, 1U);
        vlSelf->__VstlTriggered.set(0x53U, 1U);
        vlSelf->__VstlTriggered.set(0x54U, 1U);
        vlSelf->__VstlTriggered.set(0x55U, 1U);
        vlSelf->__VstlTriggered.set(0x56U, 1U);
        vlSelf->__VstlTriggered.set(0x57U, 1U);
        vlSelf->__VstlTriggered.set(0x58U, 1U);
        vlSelf->__VstlTriggered.set(0x59U, 1U);
        vlSelf->__VstlTriggered.set(0x5aU, 1U);
        vlSelf->__VstlTriggered.set(0x5bU, 1U);
        vlSelf->__VstlTriggered.set(0x5cU, 1U);
        vlSelf->__VstlTriggered.set(0x5dU, 1U);
        vlSelf->__VstlTriggered.set(0x5eU, 1U);
        vlSelf->__VstlTriggered.set(0x5fU, 1U);
        vlSelf->__VstlTriggered.set(0x60U, 1U);
        vlSelf->__VstlTriggered.set(0x61U, 1U);
        vlSelf->__VstlTriggered.set(0x62U, 1U);
        vlSelf->__VstlTriggered.set(0x63U, 1U);
        vlSelf->__VstlTriggered.set(0x64U, 1U);
        vlSelf->__VstlTriggered.set(0x65U, 1U);
        vlSelf->__VstlTriggered.set(0x66U, 1U);
        vlSelf->__VstlTriggered.set(0x67U, 1U);
        vlSelf->__VstlTriggered.set(0x68U, 1U);
        vlSelf->__VstlTriggered.set(0x69U, 1U);
        vlSelf->__VstlTriggered.set(0x6aU, 1U);
        vlSelf->__VstlTriggered.set(0x6bU, 1U);
        vlSelf->__VstlTriggered.set(0x6cU, 1U);
        vlSelf->__VstlTriggered.set(0x6dU, 1U);
        vlSelf->__VstlTriggered.set(0x6eU, 1U);
        vlSelf->__VstlTriggered.set(0x6fU, 1U);
        vlSelf->__VstlTriggered.set(0x70U, 1U);
        vlSelf->__VstlTriggered.set(0x71U, 1U);
        vlSelf->__VstlTriggered.set(0x72U, 1U);
        vlSelf->__VstlTriggered.set(0x73U, 1U);
        vlSelf->__VstlTriggered.set(0x74U, 1U);
        vlSelf->__VstlTriggered.set(0x75U, 1U);
        vlSelf->__VstlTriggered.set(0x76U, 1U);
        vlSelf->__VstlTriggered.set(0x77U, 1U);
        vlSelf->__VstlTriggered.set(0x78U, 1U);
        vlSelf->__VstlTriggered.set(0x79U, 1U);
        vlSelf->__VstlTriggered.set(0x7aU, 1U);
        vlSelf->__VstlTriggered.set(0x7bU, 1U);
        vlSelf->__VstlTriggered.set(0x7cU, 1U);
        vlSelf->__VstlTriggered.set(0x7dU, 1U);
        vlSelf->__VstlTriggered.set(0x7eU, 1U);
        vlSelf->__VstlTriggered.set(0x7fU, 1U);
        vlSelf->__VstlTriggered.set(0x80U, 1U);
        vlSelf->__VstlTriggered.set(0x81U, 1U);
        vlSelf->__VstlTriggered.set(0x82U, 1U);
        vlSelf->__VstlTriggered.set(0x83U, 1U);
        vlSelf->__VstlTriggered.set(0x84U, 1U);
        vlSelf->__VstlTriggered.set(0x85U, 1U);
        vlSelf->__VstlTriggered.set(0x86U, 1U);
        vlSelf->__VstlTriggered.set(0x87U, 1U);
        vlSelf->__VstlTriggered.set(0x88U, 1U);
        vlSelf->__VstlTriggered.set(0x89U, 1U);
        vlSelf->__VstlTriggered.set(0x8aU, 1U);
        vlSelf->__VstlTriggered.set(0x8bU, 1U);
        vlSelf->__VstlTriggered.set(0x8cU, 1U);
        vlSelf->__VstlTriggered.set(0x8dU, 1U);
        vlSelf->__VstlTriggered.set(0x8eU, 1U);
        vlSelf->__VstlTriggered.set(0x8fU, 1U);
        vlSelf->__VstlTriggered.set(0x90U, 1U);
        vlSelf->__VstlTriggered.set(0x91U, 1U);
        vlSelf->__VstlTriggered.set(0x92U, 1U);
        vlSelf->__VstlTriggered.set(0x93U, 1U);
        vlSelf->__VstlTriggered.set(0x94U, 1U);
        vlSelf->__VstlTriggered.set(0x95U, 1U);
        vlSelf->__VstlTriggered.set(0x96U, 1U);
        vlSelf->__VstlTriggered.set(0x97U, 1U);
        vlSelf->__VstlTriggered.set(0x98U, 1U);
        vlSelf->__VstlTriggered.set(0x99U, 1U);
        vlSelf->__VstlTriggered.set(0x9aU, 1U);
        vlSelf->__VstlTriggered.set(0x9bU, 1U);
        vlSelf->__VstlTriggered.set(0x9cU, 1U);
        vlSelf->__VstlTriggered.set(0x9dU, 1U);
        vlSelf->__VstlTriggered.set(0x9eU, 1U);
        vlSelf->__VstlTriggered.set(0x9fU, 1U);
        vlSelf->__VstlTriggered.set(0xa0U, 1U);
        vlSelf->__VstlTriggered.set(0xa1U, 1U);
        vlSelf->__VstlTriggered.set(0xa2U, 1U);
        vlSelf->__VstlTriggered.set(0xa3U, 1U);
        vlSelf->__VstlTriggered.set(0xa4U, 1U);
        vlSelf->__VstlTriggered.set(0xa5U, 1U);
        vlSelf->__VstlTriggered.set(0xa6U, 1U);
        vlSelf->__VstlTriggered.set(0xa7U, 1U);
        vlSelf->__VstlTriggered.set(0xa8U, 1U);
        vlSelf->__VstlTriggered.set(0xa9U, 1U);
        vlSelf->__VstlTriggered.set(0xaaU, 1U);
        vlSelf->__VstlTriggered.set(0xabU, 1U);
        vlSelf->__VstlTriggered.set(0xacU, 1U);
        vlSelf->__VstlTriggered.set(0xadU, 1U);
        vlSelf->__VstlTriggered.set(0xaeU, 1U);
        vlSelf->__VstlTriggered.set(0xafU, 1U);
        vlSelf->__VstlTriggered.set(0xb0U, 1U);
        vlSelf->__VstlTriggered.set(0xb1U, 1U);
    }
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VVortex___024root___dump_triggers__stl(vlSelf);
    }
#endif
}

extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h04a543f1_0;
extern const VlWide<17>/*543:0*/ VVortex__ConstPool__CONST_h00a54031_0;
extern const VlWide<9>/*287:0*/ VVortex__ConstPool__CONST_h4d451b67_0;
extern const VlWide<15>/*479:0*/ VVortex__ConstPool__CONST_h9eccd8e6_0;
extern const VlWide<18>/*575:0*/ VVortex__ConstPool__CONST_hb679b2e5_0;

VL_ATTR_COLD void VVortex___024root___stl_sequent__TOP__2(VVortex___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VVortex__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVortex___024root___stl_sequent__TOP__2\n"); );
    // Init
    VlWide<20>/*614:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in;
    VL_ZERO_W(615, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in);
    VlWide<3>/*72:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in;
    VL_ZERO_W(73, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in);
    QData/*34:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in = 0;
    VlWide<20>/*608:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in;
    VL_ZERO_W(609, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in);
    VlWide<5>/*130:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in;
    VL_ZERO_W(131, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in);
    VlWide<20>/*613:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out;
    VL_ZERO_W(614, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out);
    VlWide<33>/*1039:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out;
    VL_ZERO_W(1040, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out);
    VlWide<3>/*69:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<3>/*69:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata;
    VL_ZERO_W(70, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata);
    VlWide<16>/*511:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2;
    VL_ZERO_W(512, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2);
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_valid2_st1;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_valid2_st1 = 0;
    CData/*1:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid = 0;
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data;
    VL_ZERO_W(176, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data);
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    VlWide<6>/*176:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out;
    VL_ZERO_W(177, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out);
    CData/*1:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid = 0;
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    QData/*40:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out = 0;
    CData/*1:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid = 0;
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid = 0;
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    CData/*1:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out;
    VL_ZERO_W(176, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out);
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 = 0;
    VlWide<6>/*175:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0;
    VL_ZERO_W(176, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0);
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_valid_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_valid_out = 0;
    VlWide<5>/*135:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out;
    VL_ZERO_W(136, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out);
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out = 0;
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out = 0;
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out = 0;
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out = 0;
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_valid_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_valid_out = 0;
    VlWide<9>/*279:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out;
    VL_ZERO_W(280, Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out);
    CData/*7:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out = 0;
    CData/*0:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__is_last_batch;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__is_last_batch = 0;
    CData/*3:0*/ Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__3__Vfuncout;
    __Vfunc_wis_to_wid__3__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__3__wis;
    __Vfunc_wis_to_wid__3__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__Vfuncout;
    __Vfunc_wis_to_wid__12__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__12__wis;
    __Vfunc_wis_to_wid__12__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__13__Vfuncout;
    __Vfunc_wis_to_wid__13__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__13__wis;
    __Vfunc_wis_to_wid__13__wis = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__37__Vfuncout;
    __Vfunc_wis_to_wid__37__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wis_to_wid__37__wis;
    __Vfunc_wis_to_wid__37__wis = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__38__Vfuncout;
    __Vfunc_wid_to_wis__38__Vfuncout = 0;
    CData/*1:0*/ __Vfunc_wid_to_wis__38__wid;
    __Vfunc_wid_to_wis__38__wid = 0;
    VlWide<6>/*175:0*/ TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data;
    VL_ZERO_W(176, TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data);
    VlWide<6>/*175:0*/ TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data;
    VL_ZERO_W(176, TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data);
    CData/*0:0*/ TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid;
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid = 0;
    VlWide<16>/*511:0*/ __Vtemp_10;
    VlWide<9>/*287:0*/ __Vtemp_37;
    VlWide<5>/*159:0*/ __Vtemp_38;
    VlWide<5>/*159:0*/ __Vtemp_46;
    VlWide<5>/*159:0*/ __Vtemp_50;
    VlWide<5>/*159:0*/ __Vtemp_54;
    VlWide<5>/*159:0*/ __Vtemp_58;
    VlWide<6>/*191:0*/ __Vtemp_64;
    VlWide<6>/*191:0*/ __Vtemp_68;
    VlWide<6>/*191:0*/ __Vtemp_76;
    VlWide<20>/*639:0*/ __Vtemp_108;
    VlWide<5>/*159:0*/ __Vtemp_113;
    VlWide<11>/*351:0*/ __Vtemp_237;
    VlWide<6>/*191:0*/ __Vtemp_240;
    VlWide<3>/*95:0*/ __Vtemp_242;
    VlWide<3>/*95:0*/ __Vtemp_243;
    VlWide<3>/*95:0*/ __Vtemp_245;
    VlWide<4>/*127:0*/ __Vtemp_247;
    VlWide<4>/*127:0*/ __Vtemp_249;
    VlWide<5>/*159:0*/ __Vtemp_252;
    VlWide<6>/*191:0*/ __Vtemp_256;
    VlWide<7>/*223:0*/ __Vtemp_260;
    VlWide<8>/*255:0*/ __Vtemp_264;
    VlWide<9>/*287:0*/ __Vtemp_268;
    VlWide<10>/*319:0*/ __Vtemp_272;
    VlWide<11>/*351:0*/ __Vtemp_276;
    VlWide<12>/*383:0*/ __Vtemp_280;
    VlWide<13>/*415:0*/ __Vtemp_284;
    VlWide<14>/*447:0*/ __Vtemp_288;
    VlWide<15>/*479:0*/ __Vtemp_292;
    VlWide<16>/*511:0*/ __Vtemp_296;
    VlWide<3>/*95:0*/ __Vtemp_297;
    VlWide<3>/*95:0*/ __Vtemp_298;
    VlWide<3>/*95:0*/ __Vtemp_300;
    VlWide<4>/*127:0*/ __Vtemp_302;
    VlWide<4>/*127:0*/ __Vtemp_304;
    VlWide<5>/*159:0*/ __Vtemp_307;
    VlWide<6>/*191:0*/ __Vtemp_311;
    VlWide<7>/*223:0*/ __Vtemp_315;
    VlWide<8>/*255:0*/ __Vtemp_319;
    VlWide<9>/*287:0*/ __Vtemp_323;
    VlWide<10>/*319:0*/ __Vtemp_327;
    VlWide<11>/*351:0*/ __Vtemp_331;
    VlWide<12>/*383:0*/ __Vtemp_335;
    VlWide<13>/*415:0*/ __Vtemp_339;
    VlWide<14>/*447:0*/ __Vtemp_343;
    VlWide<15>/*479:0*/ __Vtemp_347;
    VlWide<16>/*511:0*/ __Vtemp_351;
    VlWide<3>/*95:0*/ __Vtemp_352;
    VlWide<3>/*95:0*/ __Vtemp_353;
    VlWide<3>/*95:0*/ __Vtemp_355;
    VlWide<4>/*127:0*/ __Vtemp_357;
    VlWide<4>/*127:0*/ __Vtemp_359;
    VlWide<5>/*159:0*/ __Vtemp_362;
    VlWide<6>/*191:0*/ __Vtemp_366;
    VlWide<7>/*223:0*/ __Vtemp_370;
    VlWide<8>/*255:0*/ __Vtemp_374;
    VlWide<9>/*287:0*/ __Vtemp_378;
    VlWide<10>/*319:0*/ __Vtemp_382;
    VlWide<11>/*351:0*/ __Vtemp_386;
    VlWide<12>/*383:0*/ __Vtemp_390;
    VlWide<13>/*415:0*/ __Vtemp_394;
    VlWide<14>/*447:0*/ __Vtemp_398;
    VlWide<15>/*479:0*/ __Vtemp_402;
    VlWide<16>/*511:0*/ __Vtemp_406;
    VlWide<3>/*95:0*/ __Vtemp_407;
    VlWide<3>/*95:0*/ __Vtemp_408;
    VlWide<3>/*95:0*/ __Vtemp_410;
    VlWide<4>/*127:0*/ __Vtemp_412;
    VlWide<4>/*127:0*/ __Vtemp_414;
    VlWide<5>/*159:0*/ __Vtemp_417;
    VlWide<6>/*191:0*/ __Vtemp_421;
    VlWide<7>/*223:0*/ __Vtemp_425;
    VlWide<8>/*255:0*/ __Vtemp_429;
    VlWide<9>/*287:0*/ __Vtemp_433;
    VlWide<10>/*319:0*/ __Vtemp_437;
    VlWide<11>/*351:0*/ __Vtemp_441;
    VlWide<12>/*383:0*/ __Vtemp_445;
    VlWide<13>/*415:0*/ __Vtemp_449;
    VlWide<14>/*447:0*/ __Vtemp_453;
    VlWide<15>/*479:0*/ __Vtemp_457;
    VlWide<16>/*511:0*/ __Vtemp_461;
    VlWide<5>/*159:0*/ __Vtemp_462;
    VlWide<5>/*159:0*/ __Vtemp_463;
    VlWide<5>/*159:0*/ __Vtemp_464;
    VlWide<3>/*95:0*/ __Vtemp_465;
    VlWide<5>/*159:0*/ __Vtemp_466;
    VlWide<4>/*127:0*/ __Vtemp_467;
    VlWide<3>/*95:0*/ __Vtemp_469;
    VlWide<3>/*95:0*/ __Vtemp_471;
    VlWide<4>/*127:0*/ __Vtemp_475;
    VlWide<3>/*95:0*/ __Vtemp_476;
    VlWide<3>/*95:0*/ __Vtemp_478;
    VlWide<4>/*127:0*/ __Vtemp_482;
    VlWide<3>/*95:0*/ __Vtemp_483;
    VlWide<3>/*95:0*/ __Vtemp_485;
    VlWide<4>/*127:0*/ __Vtemp_489;
    VlWide<3>/*95:0*/ __Vtemp_490;
    VlWide<3>/*95:0*/ __Vtemp_492;
    VlWide<4>/*127:0*/ __Vtemp_496;
    VlWide<20>/*639:0*/ __Vtemp_497;
    // Body
    vlSelf->mem_req_valid = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r;
    vlSelf->busy = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT_____05Fbusy___05F__DOT__g_depth1__DOT__g_full_reset__DOT__value;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__br_result 
        = (((0U == (0x1fU & ((IData)(0x45U) + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 5U)))))
             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[
                     (((IData)(0x64U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 5U))) 
                      >> 5U)] << ((IData)(0x20U) - 
                                  (0x1fU & ((IData)(0x45U) 
                                            + (0x7fU 
                                               & VL_SHIFTL_III(7,7,32, 
                                                               (3U 
                                                                & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 5U))))))) 
           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[
              (((IData)(0x45U) + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                        (3U 
                                                         & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 5U))) 
               >> 5U)] >> (0x1fU & ((IData)(0x45U) 
                                    + (0x7fU & VL_SHIFTL_III(7,7,32, 
                                                             (3U 
                                                              & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((IData)((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U])) 
                        << 0x3eU) | (((QData)((IData)(
                                                      vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x12U])) 
                                      << 0x1eU) | ((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])) 
                                                   >> 2U)))) 
              << 0xaU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U] 
        = (((IData)((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U])) 
                      << 0x3eU) | (((QData)((IData)(
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x12U])) 
                                    << 0x1eU) | ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])) 
                                                 >> 2U)))) 
            >> 0x16U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U])) 
                                    << 0x3eU) | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x12U])) 
                                                  << 0x1eU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])) 
                                                    >> 2U))) 
                                  >> 0x20U)) << 0xaU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U] 
        = (((IData)(((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U])) 
                       << 0x3eU) | (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x12U])) 
                                     << 0x1eU) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U])) 
                                                  >> 2U))) 
                     >> 0x20U)) >> 0x16U) | (0xfffffc00U 
                                             & ((VVortex__ConstPool__CONST_h04a543f1_0[0U] 
                                                 << 0xaU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[1U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[1U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[2U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[2U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[3U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[3U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[4U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[4U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[5U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[5U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[6U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[6U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[7U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[7U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[8U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[8U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[9U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[9U] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xaU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xaU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xbU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xbU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xcU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xcU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xdU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xdU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xeU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xeU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xfU] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xfU] 
             >> 0x16U) & ((0x3fcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                     << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                                                >> 0x1eU))) 
           | (0xfffffc00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0x10U] 
                              << 0xaU) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                          << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = (0x1fU & ((0x10U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x13U] 
                              << 2U)) | ((VVortex__ConstPool__CONST_h04a543f1_0[0x10U] 
                                          >> 0x16U) 
                                         & ((0x3fcU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                << 2U)) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                               >> 0x1eU)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((((1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])
                 ? 1U : 0U) << 7U) | (0x7fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 1U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps = 0U;
    if (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
         & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__committed_warps) 
               | (0xfU & ((IData)(1U) << (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                                >> 0xdU)))));
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                    && (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                         && ((IData)(vlSelf->mem_req_ready) 
                             & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))) 
                        & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__fire_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__fire_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_rsp_sop 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__g_rsp_partial__DOT__rsp_sop_r) 
                 >> (1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg1__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 3U) | (7U & VL_COUNTONES_I((0xfU & (
                                                   (- (IData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                                       << 0x17U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                                         >> 9U)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT____Vcellinp__commit_size_reg2__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 3U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__commit_size_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready[1U] 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                    >> 1U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = ((0x100U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                      << 8U)) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__fifo_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_valid 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_rw 
        = ((8U & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                           >> 0x30U)) << 3U)) | ((4U 
                                                  & ((IData)(
                                                             (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                              >> 0x30U)) 
                                                     << 2U)) 
                                                 | ((2U 
                                                     & ((IData)(
                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                                 >> 0x30U)) 
                                                        << 1U)) 
                                                    | (1U 
                                                       & (IData)(
                                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                                  >> 0x30U))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_req_addr 
        = (((QData)((IData)((0x3ffU & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                               >> 0x26U))))) 
            << 0x1eU) | (QData)((IData)(((0x3ff00000U 
                                          & ((IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                      >> 0x26U)) 
                                             << 0x14U)) 
                                         | ((0xffc00U 
                                             & ((IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                         >> 0x26U)) 
                                                << 0xaU)) 
                                            | (0x3ffU 
                                               & (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                          >> 0x26U))))))));
    if (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
            == (0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                         >> 0x17U))))) {
        __Vtemp_10[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0U];
        __Vtemp_10[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[1U];
        __Vtemp_10[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[2U];
        __Vtemp_10[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[3U];
        __Vtemp_10[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[4U];
        __Vtemp_10[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[5U];
        __Vtemp_10[6U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[6U];
        __Vtemp_10[7U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[7U];
        __Vtemp_10[8U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[8U];
        __Vtemp_10[9U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[9U];
        __Vtemp_10[0xaU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xaU];
        __Vtemp_10[0xbU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xbU];
        __Vtemp_10[0xcU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xcU];
        __Vtemp_10[0xdU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xdU];
        __Vtemp_10[0xeU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xeU];
        __Vtemp_10[0xfU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data[0xfU];
    } else {
        __Vtemp_10[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0U];
        __Vtemp_10[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][1U];
        __Vtemp_10[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][2U];
        __Vtemp_10[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][3U];
        __Vtemp_10[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][4U];
        __Vtemp_10[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][5U];
        __Vtemp_10[6U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][6U];
        __Vtemp_10[7U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][7U];
        __Vtemp_10[8U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][8U];
        __Vtemp_10[9U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][9U];
        __Vtemp_10[0xaU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xaU];
        __Vtemp_10[0xbU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xbU];
        __Vtemp_10[0xcU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xcU];
        __Vtemp_10[0xdU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xdU];
        __Vtemp_10[0xeU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xeU];
        __Vtemp_10[0xfU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                       >> 0x17U))][0xfU];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellinp__core_rsp_queue__data_in 
        = (((QData)((IData)((7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                   >> 0xbU)))) << 0x21U) 
           | (((QData)((IData)((((0U == (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                               (0xfU 
                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                   >> 0xfU)), 5U)))
                                  ? 0U : (__Vtemp_10[
                                          (((IData)(0x1fU) 
                                            + (0x1ffU 
                                               & VL_SHIFTL_III(9,9,32, 
                                                               (0xfU 
                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                   >> 0xfU)), 5U))) 
                                           >> 5U)] 
                                          << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & VL_SHIFTL_III(9,9,32, 
                                                                 (0xfU 
                                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                     >> 0xfU)), 5U))))) 
                                | (__Vtemp_10[(0xfU 
                                               & (VL_SHIFTL_III(9,9,32, 
                                                                (0xfU 
                                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                    >> 0xfU)), 5U) 
                                                  >> 5U))] 
                                   >> (0x1fU & VL_SHIFTL_III(9,9,32, 
                                                             (0xfU 
                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                 >> 0xfU)), 5U)))))) 
               << 1U) | (QData)((IData)((1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                               >> 0xeU))))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_valid2_st1 
        = ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U]) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__ready[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vlvbound_hfbb1a722__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__ready_in 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vlvbound_hfbb1a722__0;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vlvbound_hfbb1a722__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__ready_in 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vlvbound_hfbb1a722__0;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_ready 
        = ((2U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_ready)) 
           | (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                       >> 1U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x11U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0xeU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_init_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x19U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[0U] 
        = (IData)((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                    << 0x1fU) | (QData)((IData)((0x7fffffffU 
                                                 & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[1U] 
        = ((0xfffffff8U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                            << 4U) | (8U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U] 
                                            >> 0x1cU)))) 
           | (IData)(((((QData)((IData)((0xfU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks)))) 
                        << 0x1fU) | (QData)((IData)(
                                                    (0x7fffffffU 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U])))) 
                      >> 0x20U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[2U] 
        = ((0xffffffc0U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                            << 8U) | (0xc0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                               >> 0x18U)))) 
           | ((0x3cU & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                        >> 2U)) | (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U] 
                                         >> 0x1cU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[3U] 
        = ((0xfffffe00U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                            << 0xcU) | (0xe00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                                  >> 0x14U)))) 
           | ((0x1e0U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                         >> 3U)) | (0x1fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U] 
                                             >> 0x18U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_data[4U] 
        = ((0xf00U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                      >> 4U)) | (0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U] 
                                          >> 0x14U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in 
        = (1U & ((~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                     >> 1U)) & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                 | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U]) 
                                >> 0x10U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[3U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[4U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                         << 8U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[5U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                         << 8U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[6U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            << 0x10U) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 8U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[7U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[8U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            >> 0x10U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[9U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            << 0x18U) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          >> 0x10U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                       << 0x10U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
            >> 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xbU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            >> 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                      << 0x18U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_data_in[0xcU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            >> 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                      << 0x18U));
    __Vfunc_wis_to_wid__12__wis = (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__12__Vfuncout = __Vfunc_wis_to_wid__12__wis;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__12__Vfuncout;
    __Vfunc_wis_to_wid__37__wis = (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__37__Vfuncout = __Vfunc_wis_to_wid__37__wis;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__37__Vfuncout;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellout__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__data_out 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
            << 7U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_csr_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w = 0ULL;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w = 0ULL;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w = 0ULL;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w = 0ULL;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
        = (((~ (0xffffULL << (0x3fU & VL_SHIFTL_III(6,32,32, 
                                                    (3U 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                        >> 0xfU)), 4U)))) 
            & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w) 
           | ((QData)((IData)((0xffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                           << 0xfU) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                             >> 0x11U))))) 
              << (0x3fU & VL_SHIFTL_III(6,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                     >> 0xfU)), 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xfff80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                              << 0x10U)) | (0x30000U 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                               << 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[6U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[7U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[8U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
            >> 0x10U) | ((0x70000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                      << 0x10U)) | 
                         (0xfff80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                         << 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[9U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
            >> 0x10U) | ((0xfe000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                         << 0x10U)) 
                         | ((0x1f80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                           << 0x10U)) 
                            | (0x70000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                           << 0x10U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xaU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
            >> 0x10U) | ((0xe0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                         << 0x10U)) 
                         | ((0x1e000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                            << 0x10U)) 
                            | (0x1ff0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                             << 0x10U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xbU] 
        = ((0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
           | (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xcU] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xdU] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xeU] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0xfU] 
        = ((0xfffffe00U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
           | ((0x1f8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
              | (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0x10U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0x10U]) 
           | ((0xe000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
              | ((0x1e00U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
                 | (0x1ffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]))));
    __Vtemp_37[0U] = (0x40U | ((0xffffff80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                               << 2U)) 
                               | ((0x3eU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                            << 1U)) 
                                  | (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                           >> 5U)))));
    __Vtemp_37[1U] = (((0x7cU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                 << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                            >> 0x1eU)) 
                      | (0xffffff80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                        << 2U)));
    __Vtemp_37[2U] = (((0x7cU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                 << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                            >> 0x1eU)) 
                      | (0xffffff80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                        << 2U)));
    __Vtemp_37[3U] = (((0x7cU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                 << 2U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                            >> 0x1eU)) 
                      | (0xffffff80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                        << 2U)));
    __Vtemp_37[4U] = (0x2000U | ((0xffffc000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                                 << 9U)) 
                                 | ((0x1f00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                                << 8U)) 
                                    | ((0x80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                 << 2U)) 
                                       | ((0x7cU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                            << 2U)) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                             >> 0x1eU))))));
    __Vtemp_37[5U] = (((0x3e00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                   << 9U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[0U] 
                                              >> 0x17U)) 
                      | (0xffffc000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                        << 9U)));
    __Vtemp_37[6U] = (((0x3e00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                   << 9U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[1U] 
                                              >> 0x17U)) 
                      | (0xffffc000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                        << 9U)));
    __Vtemp_37[7U] = (((0x3e00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                   << 9U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[2U] 
                                              >> 0x17U)) 
                      | (0xffffc000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                        << 9U)));
    __Vtemp_37[8U] = ((0x3e00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                  << 9U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[3U] 
                                             >> 0x17U));
    __Vtemp_38[0U] = (((0U == (0x1fU & ((IData)(0x87U) 
                                        * (1U & (~ 
                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U))))))
                        ? 0U : (__Vtemp_37[((IData)(1U) 
                                            + (0xfU 
                                               & (((IData)(0x87U) 
                                                   * 
                                                   (1U 
                                                    & (~ 
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                        >> 6U)))) 
                                                  >> 5U)))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(0x87U) 
                                                * (1U 
                                                   & (~ 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U)))))))) 
                      | (__Vtemp_37[(0xfU & (((IData)(0x87U) 
                                              * (1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                     >> 6U)))) 
                                             >> 5U))] 
                         >> (0x1fU & ((IData)(0x87U) 
                                      * (1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U)))))));
    __Vtemp_38[1U] = (((0U == (0x1fU & ((IData)(0x87U) 
                                        * (1U & (~ 
                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U))))))
                        ? 0U : (__Vtemp_37[((IData)(2U) 
                                            + (0xfU 
                                               & (((IData)(0x87U) 
                                                   * 
                                                   (1U 
                                                    & (~ 
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                        >> 6U)))) 
                                                  >> 5U)))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(0x87U) 
                                                * (1U 
                                                   & (~ 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U)))))))) 
                      | (__Vtemp_37[((IData)(1U) + 
                                     (0xfU & (((IData)(0x87U) 
                                               * (1U 
                                                  & (~ 
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                      >> 6U)))) 
                                              >> 5U)))] 
                         >> (0x1fU & ((IData)(0x87U) 
                                      * (1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U)))))));
    __Vtemp_38[2U] = (((0U == (0x1fU & ((IData)(0x87U) 
                                        * (1U & (~ 
                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U))))))
                        ? 0U : (__Vtemp_37[((IData)(3U) 
                                            + (0xfU 
                                               & (((IData)(0x87U) 
                                                   * 
                                                   (1U 
                                                    & (~ 
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                        >> 6U)))) 
                                                  >> 5U)))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(0x87U) 
                                                * (1U 
                                                   & (~ 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U)))))))) 
                      | (__Vtemp_37[((IData)(2U) + 
                                     (0xfU & (((IData)(0x87U) 
                                               * (1U 
                                                  & (~ 
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                      >> 6U)))) 
                                              >> 5U)))] 
                         >> (0x1fU & ((IData)(0x87U) 
                                      * (1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U)))))));
    __Vtemp_38[3U] = (((0U == (0x1fU & ((IData)(0x87U) 
                                        * (1U & (~ 
                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U))))))
                        ? 0U : (__Vtemp_37[((IData)(4U) 
                                            + (0xfU 
                                               & (((IData)(0x87U) 
                                                   * 
                                                   (1U 
                                                    & (~ 
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                        >> 6U)))) 
                                                  >> 5U)))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(0x87U) 
                                                * (1U 
                                                   & (~ 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U)))))))) 
                      | (__Vtemp_37[((IData)(3U) + 
                                     (0xfU & (((IData)(0x87U) 
                                               * (1U 
                                                  & (~ 
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                      >> 6U)))) 
                                              >> 5U)))] 
                         >> (0x1fU & ((IData)(0x87U) 
                                      * (1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U)))))));
    __Vtemp_38[4U] = (((0U == (0x1fU & ((IData)(0x87U) 
                                        * (1U & (~ 
                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U))))))
                        ? 0U : (__Vtemp_37[((IData)(5U) 
                                            + (0xfU 
                                               & (((IData)(0x87U) 
                                                   * 
                                                   (1U 
                                                    & (~ 
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                        >> 6U)))) 
                                                  >> 5U)))] 
                                << ((IData)(0x20U) 
                                    - (0x1fU & ((IData)(0x87U) 
                                                * (1U 
                                                   & (~ 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                       >> 6U)))))))) 
                      | (__Vtemp_37[((IData)(4U) + 
                                     (0xfU & (((IData)(0x87U) 
                                               * (1U 
                                                  & (~ 
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                      >> 6U)))) 
                                              >> 5U)))] 
                         >> (0x1fU & ((IData)(0x87U) 
                                      * (1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                  >> 6U)))))));
    if ((0x10dU >= (0x1ffU & ((IData)(0x87U) * (1U 
                                                & (~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                    >> 6U))))))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[0U] 
            = __Vtemp_38[0U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[1U] 
            = __Vtemp_38[1U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[2U] 
            = __Vtemp_38[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[3U] 
            = __Vtemp_38[3U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[4U] 
            = (0x7fU & __Vtemp_38[4U]);
    } else {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[0U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[1U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[3U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[3U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT____Vcellout__div_sqrt_arb__data_out[4U] 
            = (0x7fU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__div_sqrt_arb__DOT____Vxrand_h8fdbc47e__0[4U]);
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__ibuf_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__0__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__stg_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__ibuf_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__1__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__stg_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__ibuf_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__2__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__stg_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__ibuf_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__ibuffer__DOT__g_instr_bufs__BRA__3__KET____DOT__instr_buf__DOT__g_ebN__DOT__out_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__stg_opds 
        = ((0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         << 0x12U)) | ((0x3f000U & 
                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         << 6U)) | 
                                       ((0xfc0U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)) 
                                        | (0x3fU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                            >> 0x12U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = (0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_46[0U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0x84U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x84U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_46[1U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_46[2U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_46[3U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_46[4U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_46[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        __Vtemp_46[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        __Vtemp_46[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        __Vtemp_46[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        __Vtemp_46[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
        = __Vtemp_46[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
        = __Vtemp_46[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
        = __Vtemp_46[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
        = __Vtemp_46[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
        = (0xfU & __Vtemp_46[4U]);
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_50[0U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0x84U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x84U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_50[1U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_50[2U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_50[3U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_50[4U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_50[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        __Vtemp_50[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        __Vtemp_50[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        __Vtemp_50[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        __Vtemp_50[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
        = __Vtemp_50[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
        = __Vtemp_50[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
        = __Vtemp_50[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
        = __Vtemp_50[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
        = (0xfU & __Vtemp_50[4U]);
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_54[0U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0x84U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x84U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_54[1U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_54[2U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_54[3U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_54[4U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_54[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        __Vtemp_54[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        __Vtemp_54[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        __Vtemp_54[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        __Vtemp_54[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
        = __Vtemp_54[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
        = __Vtemp_54[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
        = __Vtemp_54[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
        = __Vtemp_54[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
        = (0xfU & __Vtemp_54[4U]);
    if ((0x107U >= (0x1ffU & ((IData)(0x84U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_58[0U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0x84U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x84U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_58[1U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_58[2U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_58[3U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_58[4U] = (((0U == (0x1fU & ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x84U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x84U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x84U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_58[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[0U];
        __Vtemp_58[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[1U];
        __Vtemp_58[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[2U];
        __Vtemp_58[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[3U];
        __Vtemp_58[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_hab7f76ba__0[4U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[0U] 
        = __Vtemp_58[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[1U] 
        = __Vtemp_58[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[2U] 
        = __Vtemp_58[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[3U] 
        = __Vtemp_58[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____Vcellout__core_rsp_queue__data_out[4U] 
        = (0xfU & __Vtemp_58[4U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xcU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xdU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xeU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xfU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__g_rdata_req__DOT__rdata_r[3U];
    if ((0x161U >= (0x1ffU & ((IData)(0xb1U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_64[0U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0xb1U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0xb1U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_64[1U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb1U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_64[2U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb1U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_64[3U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb1U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_64[4U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb1U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_64[5U] = (((0U == (0x1fU & ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb1U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb1U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb1U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_64[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[0U];
        __Vtemp_64[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[1U];
        __Vtemp_64[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[2U];
        __Vtemp_64[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[3U];
        __Vtemp_64[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[4U];
        __Vtemp_64[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h52ba1432__0[5U];
    }
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[0U] 
        = __Vtemp_64[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[1U] 
        = __Vtemp_64[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[2U] 
        = __Vtemp_64[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[3U] 
        = __Vtemp_64[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
        = __Vtemp_64[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[5U] 
        = (0x1ffffU & __Vtemp_64[5U]);
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_68[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0xb0U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0xb0U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_68[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_68[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_68[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_68[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_68[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_68[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_68[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_68[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_68[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_68[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_68[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U];
    }
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
        = __Vtemp_68[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
        = __Vtemp_68[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
        = __Vtemp_68[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
        = __Vtemp_68[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
        = __Vtemp_68[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U] 
        = (0xffffU & __Vtemp_68[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__rem_mask_n 
        = ((~ (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                           << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                                      << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer))))) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__rem_mask_r));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U] 
        = ((0x1ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U]) 
           | (0xfe00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                         >> 6U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U] 
        = ((0xfffffc07U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U]) 
           | (0xfffffff8U & ((0x200U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                        << 1U)) | (0x1f8U 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                      >> 6U)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U]) 
           | (7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                    >> 5U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[1U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[1U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[1U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[2U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[2U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[2U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[3U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                           >> 5U))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U]) 
           | (((IData)((0x60U == (0x60U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])))
                ? (((IData)(2U) + ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                    << 0x1aU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                 >> 6U))) 
                   << 1U) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                              << 0x1bU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                           >> 5U))) 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U]) 
           | (0xfffffc00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U] 
        = ((0xfe00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U]) 
           | (0x1ffU & ((0x3f0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                   << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                              >> 0x1cU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0xa000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    if ((2U >= (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    if ((2U >= (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr))) {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr][2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__slot_set
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__rd_ptr];
    } else {
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[0U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[1U];
        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U] 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__store__DOT____Vxrand_h90d4e124__0[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n 
            = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vxrand_h8df6f50b__0;
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0xa0000U == (0xa0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
        = ((vlSelf->mem_rsp_data[0U] << 9U) | (IData)(vlSelf->mem_rsp_tag));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
        = ((vlSelf->mem_rsp_data[0U] >> 0x17U) | (vlSelf->mem_rsp_data[1U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
        = ((vlSelf->mem_rsp_data[1U] >> 0x17U) | (vlSelf->mem_rsp_data[2U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
        = ((vlSelf->mem_rsp_data[2U] >> 0x17U) | (vlSelf->mem_rsp_data[3U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
        = ((vlSelf->mem_rsp_data[3U] >> 0x17U) | (vlSelf->mem_rsp_data[4U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
        = ((vlSelf->mem_rsp_data[4U] >> 0x17U) | (vlSelf->mem_rsp_data[5U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
        = ((vlSelf->mem_rsp_data[5U] >> 0x17U) | (vlSelf->mem_rsp_data[6U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
        = ((vlSelf->mem_rsp_data[6U] >> 0x17U) | (vlSelf->mem_rsp_data[7U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
        = ((vlSelf->mem_rsp_data[7U] >> 0x17U) | (vlSelf->mem_rsp_data[8U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
        = ((vlSelf->mem_rsp_data[8U] >> 0x17U) | (vlSelf->mem_rsp_data[9U] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
        = ((vlSelf->mem_rsp_data[9U] >> 0x17U) | (vlSelf->mem_rsp_data[0xaU] 
                                                  << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
        = ((vlSelf->mem_rsp_data[0xaU] >> 0x17U) | 
           (vlSelf->mem_rsp_data[0xbU] << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
        = ((vlSelf->mem_rsp_data[0xbU] >> 0x17U) | 
           (vlSelf->mem_rsp_data[0xcU] << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
        = ((vlSelf->mem_rsp_data[0xcU] >> 0x17U) | 
           (vlSelf->mem_rsp_data[0xdU] << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
        = ((vlSelf->mem_rsp_data[0xdU] >> 0x17U) | 
           (vlSelf->mem_rsp_data[0xeU] << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
        = ((vlSelf->mem_rsp_data[0xeU] >> 0x17U) | 
           (vlSelf->mem_rsp_data[0xfU] << 9U));
    vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0x10U] 
        = (vlSelf->mem_rsp_data[0xfU] >> 0x17U);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_mask_n 
        = (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                 >> 0x11U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_flags_n 
        = (7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                 >> 0x13U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_addr_n 
        = (0xfffffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                          << 0xaU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                      >> 0x16U)));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_76[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(1U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             (0xfU & (((IData)(0xb0U) 
                                       * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0xb0U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))))));
        __Vtemp_76[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(2U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_76[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(3U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_76[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(4U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(3U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_76[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_76[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U)))))
                            ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                    ((IData)(6U) + 
                                     (0xfU & (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0xb0U) 
                                            * (1U & 
                                               ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                >> 1U))))))) 
                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                             ((IData)(5U) + (0xfU & 
                                             (((IData)(0xb0U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0xb0U) 
                                          * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
    } else {
        __Vtemp_76[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_76[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_76[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_76[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_76[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_76[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U] 
        = __Vtemp_76[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U] 
        = __Vtemp_76[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U] 
        = __Vtemp_76[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U] 
        = __Vtemp_76[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U] 
        = __Vtemp_76[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U] 
        = (0xffffU & __Vtemp_76[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready[1U] 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                    >> 1U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n 
        = (0xfU & ((~ ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                        << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                     >> 2U))) & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask) 
                                                 >> 
                                                 (7U 
                                                  & VL_SHIFTL_III(3,3,32, 
                                                                  (1U 
                                                                   & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 2U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in 
        = ((2U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_8 
        = ((3U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           | (1U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h4533e349_0_8 
        = ((3U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           | (1U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h9b96787c_0_8 
        = ((3U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           | (1U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_8 
        = ((3U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           | (1U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_8 
        = ((3U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           | (1U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
        = (0x1ffffffffffULL & ((0x51U >= (0x7fU & ((IData)(0x29U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                       >> 1U)))))
                                ? (((QData)((IData)(
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                                    (((IData)(0x28U) 
                                                      + 
                                                      (0x7fU 
                                                       & ((IData)(0x29U) 
                                                          * 
                                                          (1U 
                                                           & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(0x29U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                       >> 1U)))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(0x29U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(0x29U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                                                  (((IData)(0x1fU) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & ((IData)(0x29U) 
                                                                        * 
                                                                        (1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x29U) 
                                                       * 
                                                       (1U 
                                                        & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                           >> 1U))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                                         (3U 
                                                          & (((IData)(0x29U) 
                                                              * 
                                                              (1U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                                  >> 1U))) 
                                                             >> 5U))])) 
                                         >> (0x1fU 
                                             & ((IData)(0x29U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))))
                                : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h7bbf9eec__0));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                     >> 4U))) ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                     >> 6U))) ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                     >> 8U))) ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                  << 0xeU) 
                                                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                    >> 0x12U))
                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data16 
        = (0xffffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                     [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                     >> 0xaU))) ? (
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                    << 0xeU) 
                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      >> 0x12U))
                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                           << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 2U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in 
        = ((~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
               >> 1U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[0U] 
        = (IData)((((QData)((IData)((3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d)))) 
                    << 0x22U) | (((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r)) 
                                  << 2U) | (QData)((IData)(
                                                           (3U 
                                                            & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[1U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            << 4U) | (IData)(((((QData)((IData)((3U 
                                                 & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d)))) 
                                << 0x22U) | (((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r)) 
                                              << 2U) 
                                             | (QData)((IData)(
                                                               (3U 
                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d)))))) 
                              >> 0x20U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[2U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            << 6U) | ((0x30U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
                                           >> 0x1cU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[3U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
            << 8U) | ((0xc0U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                << 6U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
                                           >> 0x1aU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__per_bank_rsp_data_aos[4U] 
        = (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__data_store__DOT__dp_ram__DOT__g_out_reg__DOT__rdata_r 
           >> 0x18U);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
               == (0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                            >> 0x11U)))) ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [(0xffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                      >> 0x11U))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_rdata 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_write) 
            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_waddr) 
               == (0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                       >> 0x1bU)))))
            ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__g_rdata_no_bypass__DOT__prev_data
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__tag_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [(0x3fU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                       << 5U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                 >> 0x1bU)))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in 
        = ((2U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  << 1U)) | (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
        = (((QData)((IData)((1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)))) 
            << 0x25U) | (((QData)((IData)((3U & (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                         >> 1U))))) 
                          << 0x23U) | (0x7ffffffffULL 
                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                          >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type 
        = (0xfU & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                           [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                           >> 0xbU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[0U] 
        = (3U | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                  << 0x1cU) | (0xffffff8U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                             >> 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[1U] 
        = ((7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[2U] 
        = ((7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[3U] 
        = ((7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                  >> 4U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                              >> 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[4U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U])] 
                                         >> 3U))) << 3U) 
           | (7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                    >> 4U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[5U] 
        = (((IData)((0xfffffffffffULL & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                         [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U])] 
                                         >> 3U))) >> 0x1dU) 
           | ((IData)(((0xfffffffffffULL & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                            [(1U & 
                                              vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U])] 
                                            >> 3U)) 
                       >> 0x20U)) << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__wr_ptr;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_10 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_13 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_16 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_19 
        = (1U & (~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__last_wr_valid) 
                    & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                   >> 0x30U))) & ((0x3ffU 
                                                   & (IData)(
                                                             (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                                              >> 0x26U))) 
                                                  == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__last_wr_addr))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1dU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__ready[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[0U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                         >> 3U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[1U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                         >> 3U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[2U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                         >> 3U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[3U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
            << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                         >> 3U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[4U] 
        = (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__g_core_rsp_buf__BRA__0__KET____DOT__core_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_ready_in 
        = (1U & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                     >> 0x10U)) | ((~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                       >> 1U)) & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                  >> 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_ready_in 
        = (1U & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                     >> 0x10U)) | ((~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                       >> 1U)) & ((~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__mul_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                    >> 0x10U)) 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__div_shift_reg__DOT__g_shift_register__DOT__entries[5U] 
                                                     >> 0x10U)))));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
              >> 9U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xcU] 
        = (IData)(((0x3ffffffffff80ULL & (((QData)((IData)(
                                                           vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU])) 
                                           << 0x20U) 
                                          | (0xffffffffffffff80ULL 
                                             & (QData)((IData)(
                                                               vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]))))) 
                   | (QData)((IData)(((0x40U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                                                >> 0xcU)) 
                                      | (0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                                                  >> 1U)))))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU] 
        = (((IData)((0x1fffffffffULL & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU])) 
                                         >> 0x13U)))) 
            << 0x12U) | (IData)((((0x3ffffffffff80ULL 
                                   & (((QData)((IData)(
                                                       vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU])) 
                                       << 0x20U) | 
                                      (0xffffffffffffff80ULL 
                                       & (QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]))))) 
                                  | (QData)((IData)(
                                                    ((0x40U 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                                                         >> 0xcU)) 
                                                     | (0x3fU 
                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                                                           >> 1U)))))) 
                                 >> 0x20U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x800000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0xffffffU & (((IData)((0x1fffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU])) 
                                         << 0xdU) | 
                                        ((QData)((IData)(
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU])) 
                                         >> 0x13U)))) 
                            >> 0xeU) | ((IData)(((0x1fffffffffULL 
                                                  & (((QData)((IData)(
                                                                      vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU])) 
                                                      << 0xdU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU])) 
                                                        >> 0x13U))) 
                                                 >> 0x20U)) 
                                        << 0x12U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
        = ((0x7fffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU]) 
           | (0x800000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                           << 0x17U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_valid 
        = ((2U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  << 1U)) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__rsp_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in 
        = ((9U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in)) 
           | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
               << 2U) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__gather_unit__DOT__g_out_bufs__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                         << 1U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_h0c1568ef__0;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__stalled_warps)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_mem_req_valid 
        = ((8U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                  << 3U)) | ((4U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                                    << 2U)) | ((2U 
                                                & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r))))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x1fffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x2000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                         >> 2U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
        = (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
             << 0x1fU) | (0x7ffffffcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                         >> 1U))) | 
           (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
        = ((3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
        = ((3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
        = ((3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                  >> 1U)) | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 0x1fU) | (0x7ffffffcU 
                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                              >> 1U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U])) 
                                        << 0x16U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U])) 
                                        >> 0xaU)))) 
            << 8U) | ((3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U)) | (0xfcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                 >> 1U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x3800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & (((IData)((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U])) 
                                     << 0x16U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U])) 
                                                  >> 0xaU)))) 
                          >> 0x18U) | ((IData)(((0x7ffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U])) 
                                                     << 0x16U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U])) 
                                                       >> 0xaU))) 
                                                >> 0x20U)) 
                                       << 8U))));
    __Vfunc_wid_to_wis__38__wid = (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                         >> 0xdU));
    __Vfunc_wid_to_wis__38__Vfuncout = __Vfunc_wid_to_wis__38__wid;
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
        = ((0x27ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]) 
           | (0x3fffU & ((IData)(__Vfunc_wid_to_wis__38__Vfuncout) 
                         << 0xbU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_core_rsp_valid 
        = ((8U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  << 3U)) | ((4U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                    << 2U)) | ((2U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[1U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][1U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[2U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][2U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[3U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][3U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[4U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][4U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[5U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][5U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[6U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][6U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[7U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][7U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[8U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][8U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
        = (VVortex__ConstPool__CONST_h00a54031_0[9U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][9U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xaU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xaU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xbU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xbU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xcU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xcU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xdU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xdU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xeU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xeU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
        = (VVortex__ConstPool__CONST_h00a54031_0[0xfU] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0xfU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
        = ((0xffffffc0U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x12U]) 
           | (VVortex__ConstPool__CONST_h00a54031_0[0x10U] 
              & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
              [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x10U]));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
        = (IData)((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                    [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x12U])) 
                    << 0x3aU) | (((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                  [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x11U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                               [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x10U])) 
                                               >> 6U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
        = (IData)(((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x12U])) 
                     << 0x3aU) | (((QData)((IData)(
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x11U])) 
                                   << 0x1aU) | ((QData)((IData)(
                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x10U])) 
                                                >> 6U))) 
                   >> 0x20U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x13U] 
        = (1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__g_depth_n__DOT__g_no_out_reg__DOT__rd_ptr_r][0x13U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                          << 4U)) | ((0x3c00000U & 
                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                                       >> 1U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__req_global_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffffeU & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__1__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                               << 1U) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__0__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                 & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in 
        = ((3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in)) 
           | ((0xfffffff8U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__3__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                               << 3U) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready))) 
              | (0xfffffffcU & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_stanging_bufs__BRA__2__KET____DOT__stanging_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                 << 2U) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__operands_ready)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 0x11U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mshr_release_st1 
        = (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                  >> 2U) | ((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 0x19U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_req_valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__tag_store__DOT__allocator__DOT__full_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid 
        = ((2U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                  << 1U)) | (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0xfU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x17U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
        = ((0x3fffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U]) 
           | (0x7c00000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
        = ((0xc0003fffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]) 
           | (0x3fffc000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                             << 8U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U] 
        = ((0x3fffffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U]) 
           | (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                             << 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[5U] 
        = (((0x3fff0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                            << 0x10U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                          >> 0x10U)) 
           | (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                             << 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[6U] 
        = (((0x3fff0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                            << 0x10U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                          >> 0x10U)) 
           | (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                             << 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[7U] 
        = (((0x3fff0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                            << 0x10U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                                          >> 0x10U)) 
           | (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                             << 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
        = ((0x7c00000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U]) 
           | (0x3fffffU & ((0x3fff0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                                           << 0x10U)) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                              >> 0x10U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
        = ((0xffffc003U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]) 
           | (0x3ffcU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
        = ((0x3fffffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]) 
           | (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                             << 0x1cU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[1U] 
        = (((0x30000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                            << 0x1cU)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                          >> 4U)) | 
           (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                           << 0x1cU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[2U] 
        = (((0x30000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                            << 0x1cU)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                          >> 4U)) | 
           (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                           << 0x1cU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[3U] 
        = (((0x30000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                            << 0x1cU)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                          >> 4U)) | 
           (0xc0000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                           << 0x1cU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U] 
        = ((0xc0000000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U]) 
           | ((0x30000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                              << 0x1cU)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                            >> 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffffcU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]) 
           | (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]));
    vlSelf->__VdfgRegularize_hd87f99a1_11_0 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_1 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_2 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_3 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_4 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_5 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xaU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xaU] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_6 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 9U) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [9U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_7 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 8U) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [8U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_8 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 7U) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [7U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_9 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 6U) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [6U] 
                                                  == 
                                                  (0x3ffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 0xfU) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_10 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_11 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_12 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_13 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_14 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_11_15 = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0x3ffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 0xfU) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x11U)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_5 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xfU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xfU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_6 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xeU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xeU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_7 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xdU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xdU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_8 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xcU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xcU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_9 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                >> 0xbU) 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                  [0xbU] 
                                                  == 
                                                  (0xffffffU 
                                                   & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       << 5U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                         >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_10 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_11 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_12 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_13 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_14 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_15 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_16 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_17 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_18 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_19 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_20 = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_25 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_26 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_27 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_28 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_29 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_30 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_31 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_32 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_33 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_34 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_35 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_36 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_37 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_38 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_39 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_40 = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_45 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_46 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_47 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_48 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_49 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_50 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_51 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_52 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_53 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_54 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_55 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_56 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_57 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_58 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_59 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_60 = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_65 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xfU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xfU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_66 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xeU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xeU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_67 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xdU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xdU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_68 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xcU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xcU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_69 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xbU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xbU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_70 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 0xaU) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0xaU] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_71 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 9U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [9U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_72 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 8U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [8U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_73 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 7U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [7U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_74 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 6U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [6U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_75 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 5U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [5U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_76 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 4U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [4U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_77 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 3U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [3U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_78 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 2U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [2U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_79 = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                 >> 1U) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [1U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSelf->__VdfgRegularize_hd87f99a1_35_80 = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__valid_table) 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__addr_table
                                                   [0U] 
                                                   == 
                                                   (0xffffffU 
                                                    & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        << 5U) 
                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                                                          >> 0x1bU)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U]) 
           | ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                       >> 3U)) << 0xaU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
        = ((0x100U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]) 
           | (0xffU & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                >> 3U)) >> 0x16U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xffffffc0U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]) 
           | (7U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT__req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__replay_enable 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_mshr__DOT__dequeue_val));
    if ((0x4cbU >= (0x7ffU & ((IData)(0x266U) * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U)))))) {
        __Vtemp_108[0U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(1U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              (0x3fU & (((IData)(0x266U) 
                                         * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                  >> 1U))) 
                                        >> 5U))] >> 
                              (0x1fU & ((IData)(0x266U) 
                                        * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                 >> 1U))))));
        __Vtemp_108[1U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(2U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(1U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[2U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(3U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(2U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[3U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(4U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(3U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[4U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(5U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(4U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[5U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(6U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(5U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[6U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(7U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(6U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[7U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(8U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(7U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[8U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(9U) + 
                                      (0x3fU & (((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))) 
                                                >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(8U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[9U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(0xaU) 
                                      + (0x3fU & (((IData)(0x266U) 
                                                   * 
                                                   (1U 
                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                       >> 1U))) 
                                                  >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(9U) + (0x3fU 
                                              & (((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x266U) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_108[0xaU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0xbU) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xaU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0xbU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0xcU) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xbU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0xcU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0xdU) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xcU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0xdU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0xeU) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xdU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0xeU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0xfU) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xeU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0xfU] = (((0U == (0x1fU & ((IData)(0x266U) 
                                               * (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U)))))
                               ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                       ((IData)(0x10U) 
                                        + (0x3fU & 
                                           (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x266U) 
                                                 * 
                                                 (1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                     >> 1U))))))) 
                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                ((IData)(0xfU) + (0x3fU 
                                                  & (((IData)(0x266U) 
                                                      * 
                                                      (1U 
                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                          >> 1U))) 
                                                     >> 5U)))] 
                                >> (0x1fU & ((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))));
        __Vtemp_108[0x10U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))
                                ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                        ((IData)(0x11U) 
                                         + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))))))) 
                              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                 ((IData)(0x10U) + 
                                  (0x3fU & (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                 >> (0x1fU & ((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))))));
        __Vtemp_108[0x11U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))
                                ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                        ((IData)(0x12U) 
                                         + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))))))) 
                              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                 ((IData)(0x11U) + 
                                  (0x3fU & (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                 >> (0x1fU & ((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))))));
        __Vtemp_108[0x12U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))
                                ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                        ((IData)(0x13U) 
                                         + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))))))) 
                              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                 ((IData)(0x12U) + 
                                  (0x3fU & (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                 >> (0x1fU & ((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))))));
        __Vtemp_108[0x13U] = (((0U == (0x1fU & ((IData)(0x266U) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U)))))
                                ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                        ((IData)(0x14U) 
                                         + (0x3fU & 
                                            (((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))) 
                                             >> 5U)))] 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(0x266U) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))))))) 
                              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                 ((IData)(0x13U) + 
                                  (0x3fU & (((IData)(0x266U) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))) 
                                            >> 5U)))] 
                                 >> (0x1fU & ((IData)(0x266U) 
                                              * (1U 
                                                 & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                    >> 1U))))));
    } else {
        __Vtemp_108[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0U];
        __Vtemp_108[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[1U];
        __Vtemp_108[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[2U];
        __Vtemp_108[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[3U];
        __Vtemp_108[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[4U];
        __Vtemp_108[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[5U];
        __Vtemp_108[6U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[6U];
        __Vtemp_108[7U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[7U];
        __Vtemp_108[8U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[8U];
        __Vtemp_108[9U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[9U];
        __Vtemp_108[0xaU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xaU];
        __Vtemp_108[0xbU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xbU];
        __Vtemp_108[0xcU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xcU];
        __Vtemp_108[0xdU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xdU];
        __Vtemp_108[0xeU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xeU];
        __Vtemp_108[0xfU] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0xfU];
        __Vtemp_108[0x10U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x10U];
        __Vtemp_108[0x11U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x11U];
        __Vtemp_108[0x12U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x12U];
        __Vtemp_108[0x13U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h6dd7ec45__0[0x13U];
    }
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0U] 
           & __Vtemp_108[0U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[1U] 
           & __Vtemp_108[1U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[2U] 
           & __Vtemp_108[2U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[3U] 
           & __Vtemp_108[3U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[4U] 
           & __Vtemp_108[4U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[5U] 
           & __Vtemp_108[5U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[6U] 
           & __Vtemp_108[6U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[7U] 
           & __Vtemp_108[7U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[8U] 
           & __Vtemp_108[8U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[9U] 
           & __Vtemp_108[9U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xaU] 
           & __Vtemp_108[0xaU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xbU] 
           & __Vtemp_108[0xbU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xcU] 
           & __Vtemp_108[0xcU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xdU] 
           & __Vtemp_108[0xdU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xeU] 
           & __Vtemp_108[0xeU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0xfU] 
           & __Vtemp_108[0xfU]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x10U] 
           & __Vtemp_108[0x10U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x11U] 
           & __Vtemp_108[0x11U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x12U] 
           & __Vtemp_108[0x12U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U] 
        = (VVortex__ConstPool__CONST_h3421a0d7_0[0x13U] 
           & __Vtemp_108[0x13U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out 
        = (0xfU & ((- (IData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) 
                   & ((IData)(1U) << (3U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                            >> 2U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out 
        = (0xfU & ((- (IData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) 
                   & ((IData)(1U) << (3U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                            >> 2U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out 
        = (0xfU & ((- (IData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) 
                   & ((IData)(1U) << (3U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                            >> 2U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out 
        = (0xfU & ((- (IData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) 
                   & ((IData)(1U) << (3U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d) 
                                            >> 2U)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U] 
        = ((0x3fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U]) 
           | (0x40U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U] 
                       << 1U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U]) 
           | ((IData)((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U])) 
                        << 0x3bU) | (((QData)((IData)(
                                                      vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x12U])) 
                                      << 0x1bU) | ((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x11U])) 
                                                   >> 5U)))) 
              << 0xcU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[1U] 
        = (((IData)((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U])) 
                      << 0x3bU) | (((QData)((IData)(
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x12U])) 
                                    << 0x1bU) | ((QData)((IData)(
                                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x11U])) 
                                                 >> 5U)))) 
            >> 0x14U) | ((IData)(((((QData)((IData)(
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U])) 
                                    << 0x3bU) | (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x12U])) 
                                                  << 0x1bU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x11U])) 
                                                    >> 5U))) 
                                  >> 0x20U)) << 0xcU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U] 
        = ((0xfffff000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U]) 
           | ((IData)(((((QData)((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U])) 
                         << 0x3bU) | (((QData)((IData)(
                                                       vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x12U])) 
                                       << 0x1bU) | 
                                      ((QData)((IData)(
                                                       vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x11U])) 
                                       >> 5U))) >> 0x20U)) 
              >> 0x14U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U]) 
           | (0xfffff000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                             << 1U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U] 
        = ((0x40U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U]) 
           | (0x3fU & ((0xffeU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x11U] 
                                  << 1U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                                             >> 0x1fU))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffff1ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U]) 
           | (0xe00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                        << 1U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U]) 
           | (0xfffff000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                             << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[3U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[4U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[5U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[6U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[7U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[8U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[9U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xaU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xbU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xcU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xdU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xeU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xfU] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x10U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x11U] 
        = (((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                       << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                                                   << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U] 
        = ((0xfffff000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U]) 
           | ((0xff0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                         << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                                    >> 0x1cU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffe00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U]) 
           | ((0x1feU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                         << 1U)) | (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x13U] 
                                          >> 6U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]));
    if ((0x119U >= (0x1ffU & ((IData)(0x8dU) * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))) {
        __Vtemp_113[0U] = (((0U == (0x1fU & ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(1U) + 
                                      (0xfU & (((IData)(0x8dU) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                               >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              (0xfU & (((IData)(0x8dU) 
                                        * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                 >> 1U))) 
                                       >> 5U))] >> 
                              (0x1fU & ((IData)(0x8dU) 
                                        * (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                 >> 1U))))));
        __Vtemp_113[1U] = (((0U == (0x1fU & ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(2U) + 
                                      (0xfU & (((IData)(0x8dU) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                               >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(1U) + (0xfU 
                                              & (((IData)(0x8dU) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x8dU) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_113[2U] = (((0U == (0x1fU & ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(3U) + 
                                      (0xfU & (((IData)(0x8dU) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                               >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(2U) + (0xfU 
                                              & (((IData)(0x8dU) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x8dU) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_113[3U] = (((0U == (0x1fU & ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(4U) + 
                                      (0xfU & (((IData)(0x8dU) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                               >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(3U) + (0xfU 
                                              & (((IData)(0x8dU) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x8dU) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
        __Vtemp_113[4U] = (((0U == (0x1fU & ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U)))))
                             ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                                     ((IData)(5U) + 
                                      (0xfU & (((IData)(0x8dU) 
                                                * (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                               >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0x8dU) 
                                             * (1U 
                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                   >> 1U))))))) 
                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__shift_reg[
                              ((IData)(4U) + (0xfU 
                                              & (((IData)(0x8dU) 
                                                  * 
                                                  (1U 
                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                                      >> 1U))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0x8dU) 
                                           * (1U & 
                                              ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                                               >> 1U))))));
    } else {
        __Vtemp_113[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[0U];
        __Vtemp_113[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[1U];
        __Vtemp_113[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[2U];
        __Vtemp_113[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[3U];
        __Vtemp_113[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT____Vxrand_h095a186e__0[4U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
        = __Vtemp_113[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
        = __Vtemp_113[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
        = __Vtemp_113[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
        = __Vtemp_113[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
        = (0x1fffU & __Vtemp_113[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0xdU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h4533e349_0_0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h9b96787c_0_0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x15U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_0 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg0__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x15U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
        = (IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
            << 2U) | (IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r) 
                              >> 0x20U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
            << 4U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
                       >> 0x1eU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 2U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
            << 6U) | (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
                       >> 0x1cU) | ((IData)(((0x3ffffffffULL 
                                              & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r) 
                                             >> 0x20U)) 
                                    << 4U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
        = (((IData)((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r)) 
            >> 0x1aU) | ((IData)(((0x3ffffffffULL & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r) 
                                  >> 0x20U)) << 6U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out 
        = ((8U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fncp__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                  >> 4U)) | ((4U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fcvt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                    >> 4U)) | ((2U 
                                                & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fsqrt__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                    | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fdiv__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U]) 
                                                   >> 5U)) 
                                               | (1U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__g_fma__DOT__shift_reg__DOT__g_shift_register__DOT__entries[4U] 
                                                     >> 6U)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
        = ((0x200U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                      << 2U)) | ((0x180U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                                            >> 1U)) 
                                 | (0x7fU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
            << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r));
    __Vfunc_wis_to_wid__13__wis = (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                         >> 0x15U));
    __Vfunc_wis_to_wid__13__Vfuncout = __Vfunc_wis_to_wid__13__wis;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__13__Vfuncout;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0x80000U == (0xa0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x16U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (IData)((0x8000000U == (0xa000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h4533e349_0_4 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h9b96787c_0_4 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1eU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
              >> 0x1eU));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU];
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
            << 8U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xfU] 
            >> 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0x10U] 
                         << 8U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in 
        = (0x7ffffffffULL & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__core_rsp_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                             >> 1U));
    __Vfunc_wis_to_wid__3__wis = (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                                        >> 0x15U));
    __Vfunc_wis_to_wid__3__Vfuncout = __Vfunc_wis_to_wid__3__wis;
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid 
        = __Vfunc_wis_to_wid__3__Vfuncout;
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]) 
           | (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
        = ((0x3fffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]) 
           | (0xffc00000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                             << 0x13U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[1U] 
        = (((0x380000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                          << 0x13U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                        >> 0xdU)) | 
           (0xffc00000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                           << 0x13U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[2U] 
        = (((0x380000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                          << 0x13U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                        >> 0xdU)) | 
           (0xffc00000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                           << 0x13U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[3U] 
        = (((0x380000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                          << 0x13U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                        >> 0xdU)) | 
           (0xffc00000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                           << 0x13U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U] 
        = ((0xffc00000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U]) 
           | ((0x380000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                            << 0x13U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                          >> 0xdU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
        = ((0xffffffc7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]) 
           | (0x38U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                       >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U] 
        = ((0x3fffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U]) 
           | (0xffc00000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U] 
        = ((0xc0000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U]) 
           | (0x3ffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
        = ((0xffc0003fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]) 
           | (0x3fffc0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                           << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U] 
        = ((0x3ffffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U]) 
           | (0xc0000U & ((0x80000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                       >> 4U)) | (0x40000U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                     << 1U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_valid_out 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
            << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                       << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
                                  << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[0U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                         >> 2U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[1U] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
            << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                         >> 2U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[2U] 
        = ((0xffffffc0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                           << 4U)) | (0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                               >> 2U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[3U] 
        = (((0x30U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                      << 4U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                 >> 0x1cU)) | (0xffffffc0U 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                                  << 4U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[4U] 
        = ((0xfffff000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                           << 0xaU)) | (((0x30U & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                                   << 4U)) 
                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                            >> 0x1cU)) 
                                        | (0xfc0U & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                            << 4U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[5U] 
        = (((0xc00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                       << 0xaU)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                    >> 0x16U)) | (0xfffff000U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                                     << 0xaU)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[6U] 
        = ((0xfffc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                           << 0x10U)) | (((0xc00U & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                            << 0xaU)) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                             >> 0x16U)) 
                                         | (0x3f000U 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                                               << 0xaU))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[7U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                       >> 0x10U)) | 
           (0xfffc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                           << 0x10U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[8U] 
        = (((0x30000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                         << 0x10U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U] 
                                       >> 0x10U)) | 
           (0xfc0000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U] 
                         << 0x10U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out 
        = ((0xc0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__3__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__2__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__1__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_unpack__DOT__g_unpack__DOT__g_outbuf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[0U] 
        = ((0xffffff00U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                           << 7U)) | (0xffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[1U] 
        = (((0x80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                      << 7U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                  << 7U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[2U] 
        = (((0x80U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                      << 7U)) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                 >> 0x19U)) | (0xffffff00U 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                  << 7U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in[3U] 
        = (((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_valid2_st1) 
            << 4U) | (0xfU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg1__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                              >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__ready_in)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__ready_in)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT____Vcellinp__g_blocks__BRA__0__KET____DOT__buf_out__data_in[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[0U] 
        = ((0xfffffff8U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]) 
           | (3U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[1U] 
        = ((7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]) 
           | (0xfffffff8U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[1U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[2U] 
        = ((7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]) 
           | (0xfffffff8U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[2U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[3U] 
        = ((7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]) 
           | (0xfffffff8U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[3U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[4U] 
        = ((0xfffffe00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
           | ((0x1f8U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U]) 
              | (7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__data_in[5U]) 
           | ((0xe000U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
              | ((0x1e00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]) 
                 | (0x1ffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_data[5U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[6U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[7U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[8U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[9U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xaU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_st2[0xbU];
    if ((1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[0U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[1U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[1U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[2U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[2U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[3U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[3U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]), 7U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0);
        }
    }
    if ((2U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[0U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[4U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[1U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[5U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[2U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[6U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[3U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[7U];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 2U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 2U)), 7U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0);
        }
    }
    if ((4U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[0U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[8U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[1U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[9U];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[2U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xaU];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[3U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xbU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 4U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 4U)), 7U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0);
        }
    }
    if ((8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[0U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xcU];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[1U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xdU];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[2U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xeU];
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0[3U] 
            = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_rd_data_st2[0xfU];
        if ((0x17fU >= (0x1ffU & VL_SHIFTL_III(9,32,32, 
                                               (3U 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                   >> 6U)), 7U)))) {
            VL_ASSIGNSEL_WW(384,128,(0x1ffU & VL_SHIFTL_III(9,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                                                >> 6U)), 7U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vlvbound_h1df8c887__0);
        }
    }
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[0U] 
            << 3U) | (7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U]));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[0U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[1U] 
                         << 3U));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[1U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[2U] 
                         << 3U));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[2U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[3U] 
                         << 3U));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                            >> 4U))))))) 
            << 3U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[3U] 
                      >> 0x1dU));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[5U] 
        = (((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                            Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[5U])) 
                                            << 0x1dU) 
                                           | (0x1fffffffffffff80ULL 
                                              & ((QData)((IData)(
                                                                 Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U])) 
                                                 >> 3U)))) 
                     | (QData)((IData)(((0x40U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                                  << 3U)) 
                                        | (0x3fU & 
                                           (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                            >> 4U))))))) 
            >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                    & (((QData)((IData)(
                                                        Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[5U])) 
                                        << 0x1dU) | 
                                       (0x1fffffffffffff80ULL 
                                        & ((QData)((IData)(
                                                           Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U])) 
                                           >> 3U)))) 
                                   | (QData)((IData)(
                                                     ((0x40U 
                                                       & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                                          << 3U)) 
                                                      | (0x3fU 
                                                         & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__muldiv_unit__DOT__rsp_buf__DOT____Vcellout__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_out[4U] 
                                                            >> 4U)))))) 
                                  >> 0x20U)) << 3U));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[0U];
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[1U];
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[2U];
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[3U];
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            << 0xaU) | ((0x200U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                   << 6U)) | ((0x1f8U 
                                               & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U] 
                                                  >> 1U)) 
                                              | (7U 
                                                 & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U]))));
    TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[5U] 
        = (((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                         Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                         << 0x16U) 
                                        | ((QData)((IData)(
                                                           Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                           >> 0xaU)))) 
            >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                   & (((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[5U])) 
                                       << 0x16U) | 
                                      ((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                       >> 0xaU))) >> 0x20U)) 
                         << 0xaU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[5U]) 
           | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__0__KET__.data[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[1U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[1U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[2U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[2U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[3U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[3U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[4U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[4U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[5U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[5U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[6U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[6U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[7U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[7U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[8U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[8U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[9U] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[9U] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xaU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xaU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xbU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xbU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xcU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xcU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xdU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xdU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xeU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xeU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0xfU] 
        = ((vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0x10U] 
            << 0x17U) | (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0xfU] 
                         >> 9U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_in[0x10U] 
        = (0xffU & (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
                    >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT____Vcellinp__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__valid_in 
        = ((~ vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U]) 
           & (IData)(vlSelf->mem_rsp_valid));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT____Vcellinp__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__valid_in 
        = (vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U] 
           & (IData)(vlSelf->mem_rsp_valid));
    vlSelf->mem_rsp_ready = ((IData)(vlSelf->mem_rsp_valid) 
                             && ((IData)(vlSelf->mem_rsp_valid) 
                                 && (1U & ((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__1__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                                             << 1U) 
                                            | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__g_rsp_enabled__DOT__rsp_switch__DOT__g_more_outputs__DOT__g_out_buf__BRA__0__KET____DOT__g_j__BRA__0__KET____DOT__g_valid__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)) 
                                           >> (1U & 
                                               vlSymsp->TOP__Vortex__DOT__mem_bus_if.rsp_data[0U])))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in 
        = ((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
             & (IData)((2U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)))) 
            << 1U) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_valid_in)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | ((IData)((0x3fffffffffULL & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                          >> 3U))) 
              << 0xaU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
        = (0xffffU & (((IData)((0x3fffffffffULL & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                   >> 3U))) 
                       >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                              & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out 
                                                 >> 3U)) 
                                             >> 0x20U)) 
                                    << 0xaU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
        = ((0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U]) 
           | (7U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__no_rsp_buf__data_out)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
        = ((7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]) 
           | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U]) 
           | (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                   >> 3U))) ? ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                   >> 5U))) ? ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                   >> 7U))) ? ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data8 
        = (0xffU & ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                   [(1U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U])] 
                                   >> 9U))) ? ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data16) 
                                               >> 8U)
                     : (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data16)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_pop 
        = ((~ (IData)((0U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__rsp_rem_mask_n)))) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_in));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in 
        = ((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
             & (IData)((2U == (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
            << 1U) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[0U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[0U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[1U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[1U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__1__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[2U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[2U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__2__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_set[3U] 
        = (1U & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_data[3U] 
        = (0x7ffffffffULL & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT__d_set_n)
                              ? (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                  << 0x20U) | (QData)((IData)(
                                                              Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[0U])))
                              : (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                  << 0x3dU) | (((QData)((IData)(
                                                                Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[2U])) 
                                                << 0x1dU) 
                                               | ((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__3__KET____DOT__ipdom_stack__DOT____Vcellout__store__rdata[1U])) 
                                                  >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__fetch__DOT____Vcellinp__req_buf__data_in 
        = (((QData)((IData)((0x3fffffffU & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 1U))))) 
            << 3U) | (QData)((IData)((7U & (IData)(
                                                   (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                    >> 0x23U))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__0__KET____DOT__counter__incr 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) 
           & (0ULL == (0x1800000000ULL & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__1__KET____DOT__counter__incr 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) 
           & (0x800000000ULL == (0x1800000000ULL & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__2__KET____DOT__counter__incr 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) 
           & (0x1000000000ULL == (0x1800000000ULL & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vcellinp__g_pending_sizes__BRA__3__KET____DOT__counter__incr 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) 
           & (0x1800000000ULL == (0x1800000000ULL & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs[3U];
    if (((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                  >> 0x23U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__is_single_warp))) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x1fU)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
                = ((0x80000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U]) 
                   | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0);
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x20U)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U] 
                = ((0x7fffffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[0U]) 
                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1fU));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
                = ((0xc0000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U]) 
                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      >> 1U));
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x21U)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U] 
                = ((0x3fffffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[1U]) 
                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1eU));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
                = ((0xe0000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U]) 
                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      >> 2U));
        }
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn 
                           >> 0x22U)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wspawn));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U] 
                = ((0x1fffffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[2U]) 
                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                      << 0x1dU));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n[3U] 
                = (0xfffffffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h673d201e__0 
                                 >> 3U));
        }
    }
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                           >> 0x26U)))) {
            if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                               >> 0x25U)))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hb6b93103__0 
                    = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d));
                if ((0x7bU >= (0x7fU & ((IData)(0x1fU) 
                                        * (3U & (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                         >> 0x23U))))))) {
                    VL_ASSIGNSEL_WI(124,31,(0x7fU & 
                                            ((IData)(0x1fU) 
                                             * (3U 
                                                & (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d 
                                                           >> 0x23U))))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hb6b93103__0);
                }
            }
        }
    }
    if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                       >> 0x22U)))) {
        if ((1U & (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                           >> 0x1fU)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h86efb1cd__0 
                = (0x7fffffffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value));
            if ((0x7bU >= (0x7fU & ((IData)(0x1fU) 
                                    * (3U & (IData)(
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                                                     >> 0x20U))))))) {
                VL_ASSIGNSEL_WI(124,31,(0x7fU & ((IData)(0x1fU) 
                                                 * 
                                                 (3U 
                                                  & (IData)(
                                                            (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__alu_int__DOT__branch_reg__DOT__g_depth1__DOT__g_no_reset__DOT__value 
                                                             >> 0x20U))))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_h86efb1cd__0);
            }
        }
    }
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__schedule_if_fire) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hec91588e__0 
            = (0x7fffffffU & ((IData)(2U) + (IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data)));
        if ((0x7bU >= (0x7fU & ((IData)(0x1fU) * (3U 
                                                  & (IData)(
                                                            (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                             >> 0x23U))))))) {
            VL_ASSIGNSEL_WI(124,31,(0x7fU & ((IData)(0x1fU) 
                                             * (3U 
                                                & (IData)(
                                                          (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule_if.data 
                                                           >> 0x23U))))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__warp_pcs_n, vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT____Vlvbound_hec91588e__0);
        }
    }
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U]) 
           | ((IData)((0x3fffffffffULL & (((QData)((IData)(
                                                           vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                           << 0x17U) 
                                          | ((QData)((IData)(
                                                             vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                             >> 9U)))) 
              << 0xaU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[5U] 
        = (0xffffU & (((IData)((0x3fffffffffULL & (
                                                   ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                                    << 0x17U) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                                      >> 9U)))) 
                       >> 0x16U) | ((IData)(((0x3fffffffffULL 
                                              & (((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[5U])) 
                                                  << 0x17U) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[4U])) 
                                                    >> 9U))) 
                                             >> 0x20U)) 
                                    << 0xaU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[0U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[1U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[2U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[3U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U] 
        = ((0xfffffe00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U]) 
           | (0x1ffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT____Vcellinp__g_fpus__BRA__0__KET____DOT__rsp_buf__data_in[4U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_10)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_13)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_16)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bank_rsp_valid 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & ((~ (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                          >> 0x30U))) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT____VdfgRegularize_h736eeeb4_0_19)));
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
    }
    if (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) {
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xeU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xfU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x10U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xaU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xbU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xdU] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0xcU] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[7U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[9U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[8U] 
                             >> 1U));
    } else {
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                             >> 1U));
        vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
            = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                << 0x1fU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                             >> 1U));
    }
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[0U] 
            << 3U) | (7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[4U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[0U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[1U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[1U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[2U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[2U] 
            >> 0x1dU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[3U] 
                         << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U] 
        = (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in[3U] 
           >> 0x1dU);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__0__KET____DOT__buffer__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (0U == (0x30000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__1__KET____DOT__buffer__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (0x10000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__2__KET____DOT__buffer__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (0x20000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT____Vcellinp__g_buffers__BRA__3__KET____DOT__buffer__valid_in 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r) 
           & (0x30000U == (0x30000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__flow_out 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
                 | ((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                      << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__2__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                                 << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__1__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
                                            << 1U) 
                                           | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer)))) 
                    >> (3U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xdU] 
                              >> 0x10U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n[3U] 
        = (1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
                 >> 0x14U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n[4U] 
        = (1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
                 >> 0x13U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n[5U] 
        = (1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
                 >> 0x12U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__last_tid_select__DOT__s_n[6U] 
        = (1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands_if.data[0xeU] 
                 >> 0x11U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_valid) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in 
        = ((0xeU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in)) 
           | (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__gather_unit__DOT__commit_out_valid));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in 
        = ((7U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in)) 
           | ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_valid) 
              << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__wid_select__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__ready_warps) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_req_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_mem_req_valid));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_valid_out;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0U == (0xcU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (4U == (0xcU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (8U == (0xcU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_wr_enabled 
        = ((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
           & (0xcU == (0xcU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren 
        = ((0xff00U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren)) 
           | ((0xf0U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                          >> 8U)))) 
                        << 4U)) | (0xfU & (- (IData)(
                                                     (1U 
                                                      & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                         >> 7U)))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren 
        = ((0xffU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren)) 
           | ((0xf000U & ((- (IData)((1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                            >> 0xaU)))) 
                          << 0xcU)) | (0xf00U & ((- (IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                                                >> 9U)))) 
                                                 << 8U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__0__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0U == (0x1800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__1__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__2__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1000U == (0x1800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__g_scoreboard__BRA__3__KET____DOT__writeback_fire 
        = (((IData)(TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET____DOT__valid) 
            & (0x1800U == (0x1800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U]))) 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr 
        = ((0x3cU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                     >> 2U)) | (3U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[5U] 
                                      >> 0xbU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_one_output__DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__per_bank_core_rsp_valid));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                        << 0x20U) | (QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U])))) 
              << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[1U] 
        = (((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                      << 0x20U) | (QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U])))) 
            >> 0x18U) | ((IData)(((((QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U]))) 
                                  >> 0x20U)) << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[2U] 
        = (((IData)(((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                       << 0x20U) | (QData)((IData)(
                                                   Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U]))) 
                     >> 0x20U)) >> 0x18U) | (0xffffff00U 
                                             & ((VVortex__ConstPool__CONST_h04a543f1_0[0U] 
                                                 << 8U) 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                                                   << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[3U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[1U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[4U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[1U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[2U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[5U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[2U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[3U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[6U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[3U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[4U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[7U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[4U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[5U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[8U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[5U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[6U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[9U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[6U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[7U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[7U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[8U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[8U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[9U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[9U] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xaU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xaU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xbU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xbU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xcU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xcU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xdU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xdU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xeU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xeU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0xfU] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = (((VVortex__ConstPool__CONST_h04a543f1_0[0xfU] 
             >> 0x18U) & ((0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                    << 2U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                                               >> 0x1eU))) 
           | (0xffffff00U & ((VVortex__ConstPool__CONST_h04a543f1_0[0x10U] 
                              << 8U) & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                        << 2U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = (7U & ((4U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x13U] 
                        << 2U)) | ((VVortex__ConstPool__CONST_h04a543f1_0[0x10U] 
                                    >> 0x18U) & ((0xfcU 
                                                  & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
                                                     << 2U)) 
                                                 | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                                                    >> 0x1eU)))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xffffff00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((((1U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U])
                 ? 1U : 0U) << 5U) | (0x1fU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                                               >> 1U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_rw_n 
        = (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                 >> 0x17U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_tag_n 
        = (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]);
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__is_last_batch 
        = (1U & (~ (IData)((0U != (0xfU & (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                             << 0xaU) 
                                            | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                               >> 0x16U)) 
                                           & ((~ ((
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                   << 0xdU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                     >> 0x13U))) 
                                              & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                                 >> 1U))))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__ibuf_push 
        = (IData)(((~ (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                       >> 0x1aU)) & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                     >> 5U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset 
        = ((0xc0U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[7U] 
                     >> 0x12U)) | ((0x30U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[6U] 
                                             >> 0x16U)) 
                                   | ((0xcU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[5U] 
                                               >> 0x1aU)) 
                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                         >> 0x1eU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask 
        = (0xfU & (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     << 0xaU) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                 >> 0x16U)) & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                << 0xdU) 
                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                                                  >> 0x13U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed 
        = (0xfU & (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     << 0xaU) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                                 >> 0x16U)) & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                                               >> 1U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__is_hit 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__arb_valid_in) 
                 >> (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard__DOT__out_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_cyclic__DOT__cyclic_arbiter__DOT__g_arbiter__DOT__grant_index_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_valid) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_tags__DOT__g_tag_store__BRA__0__KET____DOT__line_write 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_init_st0) 
           | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st0) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_flush_st0)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask 
        = ((8U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask)) 
           | ((4U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
                     >> 8U)) | ((2U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
                                       >> 6U)) | (1U 
                                                  & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
                                                     >> 4U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask)) 
           | (8U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U] 
                    >> 0xaU)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[0U] 
        = (IData)((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
                                           >> 3U)))) 
                    << 0x23U) | (((QData)((IData)((
                                                   (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
                                                    << 0x16U) 
                                                   | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
                                                      >> 0xaU)))) 
                                  << 3U) | (QData)((IData)(
                                                           (7U 
                                                            & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]))))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U] 
        = ((0xffffffc0U & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
                            << 0x1cU) | (0xfffffc0U 
                                         & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
                                            >> 4U)))) 
           | (IData)(((((QData)((IData)((7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
                                               >> 3U)))) 
                        << 0x23U) | (((QData)((IData)(
                                                      ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[1U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
                                                          >> 0xaU)))) 
                                      << 3U) | (QData)((IData)(
                                                               (7U 
                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U]))))) 
                      >> 0x20U)));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[2U] 
        = ((0x100U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U]) 
           | ((0xf0U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[0U] 
                        >> 2U)) | (0xfU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__per_core_icache_bus_if__BRA__0__KET__.req_data[2U] 
                                           >> 4U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__replay_enable)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__fill_grant 
        = ((1U != (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__flush_unit__DOT__state_r)) 
           & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__replay_enable)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = ((0x1fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U]) 
           | (0x20U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0x7ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U])) 
                        << 0x3bU) | (((QData)((IData)(
                                                      Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U])) 
                                      << 0x1bU) | ((QData)((IData)(
                                                                   Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U])) 
                                                   >> 5U)))) 
              << 0xbU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[1U] 
        = (((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U])) 
                      << 0x3bU) | (((QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U])) 
                                    << 0x1bU) | ((QData)((IData)(
                                                                 Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U])) 
                                                 >> 5U)))) 
            >> 0x15U) | ((IData)(((((QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U])) 
                                    << 0x3bU) | (((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U])) 
                                                  << 0x1bU) 
                                                 | ((QData)((IData)(
                                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U])) 
                                                    >> 5U))) 
                                  >> 0x20U)) << 0xbU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U] 
        = ((0xfffff800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U]) 
           | ((IData)(((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x13U])) 
                         << 0x3bU) | (((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x12U])) 
                                       << 0x1bU) | 
                                      ((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U])) 
                                       >> 5U))) >> 0x20U)) 
              >> 0x15U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = ((0x7ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U]) 
           | (0xfffff800U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = ((0x20U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U]) 
           | (0x1fU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x11U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xfffff8ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U]) 
           | (0x700U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U] 
        = ((0x7ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U]) 
           | (0xfffff800U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U] 
                             << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[3U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[4U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[1U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[5U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[2U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[6U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[3U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[7U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[4U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[8U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[5U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[9U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[6U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xaU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[7U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xbU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[8U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xcU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[9U] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xdU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xaU] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xeU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xbU] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xfU] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xcU] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x10U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xdU] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x11U] 
        = (((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xeU] 
                                  >> 0x1dU)) | (0xfffff800U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = ((0xfffff800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U]) 
           | ((0x7f8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0x10U] 
                         << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0xfU] 
                                    >> 0x1dU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xffffff00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U]) 
           | (0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellout__mem_req_buf__data_out[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed 
        = ((8U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                  << 3U)) | ((4U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                                    << 2U)) | ((2U 
                                                & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed 
        = ((8U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                  << 2U)) | ((4U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                                    << 1U)) | ((2U 
                                                & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out)) 
                                               | (1U 
                                                  & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                                                     >> 1U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed 
        = ((8U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out) 
                  << 1U)) | ((4U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out)) 
                             | ((2U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                                       >> 1U)) | (1U 
                                                  & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                                                     >> 2U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__reversed 
        = ((8U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__3__KET____DOT__sel_in_decoder__data_out)) 
           | ((4U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__2__KET____DOT__sel_in_decoder__data_out) 
                     >> 1U)) | ((2U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__1__KET____DOT__sel_in_decoder__data_out) 
                                       >> 2U)) | (1U 
                                                  & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_xbar__DOT____Vcellout__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_sel_in_decoders__BRA__0__KET____DOT__sel_in_decoder__data_out) 
                                                     >> 3U)))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0U] 
        = (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[3U] 
             << 0x1dU) | (0x1ffffe00U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U] 
                                         >> 3U))) | 
           (0x1ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U]));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[1U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[3U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[4U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[3U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[2U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[4U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[5U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[4U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[3U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[5U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[6U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[5U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[4U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[6U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[7U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[6U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[5U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[7U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[8U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[7U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[6U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[8U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[9U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[8U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[7U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[9U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xaU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[9U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[8U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xaU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xbU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xaU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[9U] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xbU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xcU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xbU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xcU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xdU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xcU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xdU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xeU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xdU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xeU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xfU] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xeU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xfU] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x10U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0xfU] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x10U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x11U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x10U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
        = ((0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x11U] 
                      >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U] 
                                  << 0x1dU) | (0x1ffffe00U 
                                               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x11U] 
                                                  >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
        = ((0xfffff000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U]) 
           | ((0xe00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U]) 
              | (0x1ffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x12U] 
                           >> 3U))));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U])) 
                      << 0x34U) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[1U])) 
                                    << 0x14U) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U])) 
                                                 >> 0xcU)))) 
            << 6U) | (0x3fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U]));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x12U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U])) 
                      << 0x34U) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[1U])) 
                                    << 0x14U) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U])) 
                                                 >> 0xcU)))) 
            >> 0x1aU) | ((IData)(((((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U])) 
                                    << 0x34U) | (((QData)((IData)(
                                                                  vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[1U])) 
                                                  << 0x14U) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U])) 
                                                    >> 0xcU))) 
                                  >> 0x20U)) << 6U));
    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U] 
        = ((0x40U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0x13U]) 
           | ((IData)(((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[2U])) 
                         << 0x34U) | (((QData)((IData)(
                                                       vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[1U])) 
                                       << 0x14U) | 
                                      ((QData)((IData)(
                                                       vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_arb_bus_if__BRA__0__KET__.req_data[0U])) 
                                       >> 0xcU))) >> 0x20U)) 
              >> 0x1aU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 0U;
    if ((0xcc0U != (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x11U)))) {
        if ((0xf14U != (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x11U)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_rd_enable = 1U;
        }
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[0U] 
        = VL_SHIFTL_III(32,32,32, (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                         >> 0x18U)), 2U);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[1U] 
        = ((IData)(1U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[2U] 
        = ((IData)(2U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__gtid[3U] 
        = ((IData)(3U) + VL_SHIFTL_III(32,32,32, (3U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                     >> 0x18U)), 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
    if ((0x10000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        if ((0x8000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x4000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((0x200000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((0x100000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((0x80000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            }
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x13U)))) {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                = (
                                                   (0x40000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                    ? 
                                                   ((0x20000U 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                     ? 0xffff0000U
                                                     : 1U)
                                                    : 4U);
                                        }
                                    }
                                }
                            }
                        } else {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        }
                    } else {
                        if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((0x80000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x12U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U)))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                    if ((((0xb03U <= 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                          & (0xb23U 
                                             > (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))) 
                                         | ((0xb83U 
                                             <= (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U))) 
                                            & (0xba3U 
                                               > (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)))))) {
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                    }
                                }
                            }
                        } else {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        }
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x17U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x16U)))) {
                                if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x13U)))) {
                                            if ((0x40000U 
                                                 & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                            } else if (
                                                       (0x20000U 
                                                        & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                }
            } else {
                if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            } else if ((0x20000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            }
                        } else if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x12U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U)))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                                if ((((0xb03U <= (0xfffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U))) 
                                      & (0xb23U > (0xfffU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                      >> 0x11U)))) 
                                     | ((0xb83U <= 
                                         (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                                        & (0xba3U > 
                                           (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                                }
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x19U)))) {
                    if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((0x80000U 
                                             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x12U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                         >> 0x11U)))) {
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                        = 
                                                        (0xfU 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__thread_masks) 
                                                            >> 
                                                            (0xfU 
                                                             & VL_SHIFTL_III(4,32,32, 
                                                                             (3U 
                                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                                                >> 0x18U)), 2U))));
                                                }
                                            }
                                        } else if (
                                                   (0x40000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                    ? (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__active_warps)
                                                    : 0U);
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                = (3U 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                      >> 0x18U));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else if ((0x4000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x20000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        }
                    }
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                    = 
                                                    (0xfffU 
                                                     & (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret 
                                                                >> 0x20U)));
                                            }
                                        } else {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                    ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__1
                                                    : 
                                                   (0xfffU 
                                                    & (IData)(
                                                              (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles 
                                                               >> 0x20U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x20000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        }
                    }
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                    = (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__instret);
                                            }
                                        } else {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                    ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT____Vxrand_h8df4b479__0
                                                    : (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__cycles));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
            }
        }
    } else if ((0x8000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        if ((0x4000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        } else if ((0x20000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                            if ((((0xb03U <= (0xfffU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U))) 
                                  & (0xb23U > (0xfffU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) 
                                 | ((0xb83U <= (0xfffU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U))) 
                                    & (0xba3U > (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))))) {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                            }
                        }
                    } else {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x18U)))) {
                    if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x14U)))) {
                                    if ((0x80000U & 
                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x12U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x11U)))) {
                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            }
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
            }
        }
    } else if ((0x4000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    } else if ((0x20000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    }
                } else {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x17U)))) {
                    if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x12U)))) {
                                    if ((0x20000U & 
                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                    if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U))) 
                          & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                 >> 0x11U)))) 
                         | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U))) 
                            & (0xba3U > (0xfffU & (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0x11U)))))) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                    }
                } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                        if ((((0xb03U <= (0xfffU & 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U))) 
                              & (0xb23U > (0xfffU & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U)))) 
                             | ((0xb83U <= (0xfffU 
                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U))) 
                                & (0xba3U > (0xfffU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                >> 0x11U)))))) {
                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                        }
                    }
                }
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x14U)))) {
                            if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x12U)))) {
                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                }
                            } else {
                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w 
                                    = ((0x40000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                        ? 0U : ((0x20000U 
                                                 & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                 ? 0x40901120U
                                                 : 0U));
                            }
                        }
                    }
                }
            }
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
            }
        }
    } else if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
            if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x40000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            } else if ((0x20000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
                if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                            >> 0x11U))) 
                      & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                             >> 0x11U)))) 
                     | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x11U))) 
                        & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                               >> 0x11U)))))) {
                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
                }
            }
            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                          >> 0x17U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x16U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x15U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x14U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x13U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x12U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x11U)))) {
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_ro_w = 0U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
            }
        }
    } else if ((0x1000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((0x400000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((0x200000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((0x100000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((0x80000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
        if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                    >> 0x11U))) & (0xb23U 
                                                   > 
                                                   (0xfffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                       >> 0x11U)))) 
             | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x11U))) & 
                (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 0x11U)))))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
        }
    } else if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                         >> 0x12U)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                      >> 0x11U)))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 0U;
            if ((((0xb03U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                        >> 0x11U))) 
                  & (0xb23U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                         >> 0x11U)))) 
                 | ((0xb83U <= (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x11U))) 
                    & (0xba3U > (0xfffU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                           >> 0x11U)))))) {
                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_addr_valid_w = 1U;
            }
        }
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs2_data 
        = ((0x1daU >= ((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                               (3U 
                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                   >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x83U) + (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                       >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[
                         (((IData)(0xa2U) + (0x7fU 
                                             & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                 >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x83U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[
                  (((IData)(0x83U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                            (3U 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x83U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__1);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w = 0U;
    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                  >> 0x1cU)))) {
        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                      >> 0x1bU)))) {
            if ((0x4000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                if ((0x2000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x18U)))) {
                        if ((0x800000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x16U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x15U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x14U)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x13U)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x12U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                         >> 0x11U)))) {
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w 
                                                        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__mscratch;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                 >> 0x19U)))) {
                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                              >> 0x18U)))) {
                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0x17U)))) {
                        if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                      >> 0x16U)))) {
                            if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                          >> 0x15U)))) {
                                if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                              >> 0x14U)))) {
                                    if ((1U & (~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                  >> 0x13U)))) {
                                        if ((0x40000U 
                                             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w 
                                                = (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
                                                    ? 
                                                   (0xffU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & VL_SHIFTL_III(5,32,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                                            >> 0x18U)), 3U))))
                                                    : 
                                                   (7U 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(5U) 
                                                           + 
                                                           VL_SHIFTL_III(5,32,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                                             >> 0x18U)), 3U))))));
                                        } else if (
                                                   (0x20000U 
                                                    & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) {
                                            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w 
                                                = (0x1fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                                                      >> 
                                                      (0x1fU 
                                                       & VL_SHIFTL_III(5,32,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                                           >> 0x18U)), 3U))));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data 
        = ((0x20000000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])
            ? (0x1fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                        >> 0xcU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                      << 0x1dU) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
                                                   >> 3U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr 
        = (1U & (((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__3__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r) 
                    << 3U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__2__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r) 
                               << 2U) | (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__1__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r) 
                                          << 1U) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__g_pending_sizes__BRA__0__KET____DOT__counter__DOT__g_size_gt1__DOT__alm_empty_r)))) 
                  >> (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                            >> 0x18U))) | (3U < (0xfffU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                    >> 0x11U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_select = 0U;
    if (((6U <= (0xfU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                         >> 0x11U))) & (8U >= (0xfU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                  >> 0x11U))))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_select = 1U;
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data 
        = ((0x1daU >= ((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                                (3U 
                                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                    >> 3U)), 5U))))
            ? (((0U == (0x1fU & ((IData)(0x103U) + 
                                 (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                            >> 3U)), 5U)))))
                 ? 0U : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[
                         (((IData)(0x122U) + (0x7fU 
                                              & VL_SHIFTL_III(7,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                  >> 3U)), 5U))) 
                          >> 5U)] << ((IData)(0x20U) 
                                      - (0x1fU & ((IData)(0x103U) 
                                                  + 
                                                  (0x7fU 
                                                   & VL_SHIFTL_III(7,32,32, 
                                                                   (3U 
                                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                       >> 3U)), 5U))))))) 
               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[
                  (((IData)(0x103U) + (0x7fU & VL_SHIFTL_III(7,32,32, 
                                                             (3U 
                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                                 >> 3U)), 5U))) 
                   >> 5U)] >> (0x1fU & ((IData)(0x103U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,32,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                             >> 3U)), 5U))))))
            : vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vxrand_h8df4b479__0);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((0xcU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((2U & ((0x3ffffffeU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                     >> 2U)) ^ (0x1ffffeU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                   >> 0xbU)))) 
              | (1U & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
                        >> 3U) ^ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                  >> 0xcU)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken 
        = ((3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
           | ((8U & ((0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU]) 
                     ^ (0x7ffff8U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                     >> 9U)))) | (4U 
                                                  & ((0x7ffffffcU 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                                                         >> 1U)) 
                                                     ^ 
                                                     (0x3ffffcU 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                         >> 0xaU))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[0U] 
        = (IData)(((QData)((IData)((0xfU & (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                              << 0x12U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                >> 0xeU)) 
                                            | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                << 0x16U) 
                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                  >> 0xaU)))))) 
                   << 0x1fU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[1U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            << 3U) | (IData)((((QData)((IData)((0xfU 
                                                & (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                     << 0x12U) 
                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       >> 0xeU)) 
                                                   | ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                       << 0x16U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U] 
                                                         >> 0xaU)))))) 
                               << 0x1fU) >> 0x20U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__g_ipdom_stacks__BRA__0__KET____DOT__ipdom_stack__DOT____Vcellinp__store__wdata[2U] 
        = (((IData)((0x7ffffffffULL & (((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                        << 0x15U) | 
                                       ((QData)((IData)(
                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                        >> 0xbU)))) 
            >> 0x1dU) | ((IData)(((0x7ffffffffULL & 
                                   (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[1U])) 
                                     << 0x15U) | ((QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])) 
                                                  >> 0xbU))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[4U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[4U]) 
           | ((IData)(((0x1fffffffff80ULL & (((QData)((IData)(
                                                              vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                              << 0x20U) 
                                             | (0xffffffffffffff80ULL 
                                                & (QData)((IData)(
                                                                  vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                       | (QData)((IData)(((0x40U & 
                                           (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                            << 6U)) 
                                          | (0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                >> 1U))))))) 
              << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
        = (0xffffU & (((IData)(((0x1fffffffff80ULL 
                                 & (((QData)((IData)(
                                                     vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                     << 0x20U) | (0xffffffffffffff80ULL 
                                                  & (QData)((IData)(
                                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                | (QData)((IData)((
                                                   (0x40U 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                       << 6U)) 
                                                   | (0x3fU 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                         >> 1U))))))) 
                       >> 0x1dU) | ((IData)((((0x1fffffffff80ULL 
                                               & (((QData)((IData)(
                                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[4U])) 
                                                   << 0x20U) 
                                                  | (0xffffffffffffff80ULL 
                                                     & (QData)((IData)(
                                                                       vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U]))))) 
                                              | (QData)((IData)(
                                                                ((0x40U 
                                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                     << 6U)) 
                                                                 | (0x3fU 
                                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[3U] 
                                                                       >> 1U)))))) 
                                             >> 0x20U)) 
                                    << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U]) 
           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[2U] 
              >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U]) 
           | (0x18U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[1U] 
        = ((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                     << 0x20U) | (QData)((IData)((3U 
                                                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
           << 3U);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[2U] 
        = (((IData)((((QData)((IData)((3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                      << 0x20U) | (QData)((IData)((3U 
                                                   & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))))) 
            >> 0x1dU) | ((IData)(((((QData)((IData)(
                                                    (3U 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                                    << 0x20U) | (QData)((IData)(
                                                                (3U 
                                                                 & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                                  >> 0x20U)) << 3U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[3U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[3U]) 
           | ((IData)(((((QData)((IData)((3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U]))) 
                         << 0x20U) | (QData)((IData)(
                                                     (3U 
                                                      & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U])))) 
                       >> 0x20U)) >> 0x1dU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[3U] 
        = ((7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[3U]) 
           | (0x18U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                       << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[4U] 
        = (0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_ibuf__DOT__allocator__DOT__full_r)) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                    >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__req_skip 
        = (IData)(((0x180000U == (0x180000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU])) 
                   & (~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
        = (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
             << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
        = (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
        = (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
        = (((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
             << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
                          >> 3U)) + (((- (IData)((1U 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0x17U)))) 
                                      << 0xbU) | (0x7ffU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                                     >> 0xcU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_data_out[0U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
            << 0x1eU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[0U] 
                         >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_data_out[1U] 
        = (IData)((((QData)((IData)(((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                      << 0x1aU) | (
                                                   Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                   >> 6U)))) 
                    << 0x20U) | (QData)((IData)(((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                                  << 0x1cU) 
                                                 | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                                    >> 4U))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_data_out[2U] 
        = (IData)(((((QData)((IData)(((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                                       << 0x1aU) | 
                                      (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                       >> 6U)))) << 0x20U) 
                    | (QData)((IData)(((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U] 
                                        << 0x1cU) | 
                                       (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[1U] 
                                        >> 4U))))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_data_out[3U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[4U] 
            << 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[3U] 
                         >> 8U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_tag_out 
        = ((0xc0U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_tag_out)) 
           | ((0x30U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[2U]) 
              | ((0xcU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[1U]) 
                 | (3U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[0U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_tag_out 
        = ((0x3fU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_tag_out)) 
           | (0xc0U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__rsp_data_out[3U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__per_core_valid_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds 
        = ((0x3f000U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                        << 0xcU)) | ((0xfc0U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U]) 
                                     | (0x3fU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[0U] 
                                                 >> 0xcU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__3__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4) 
                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 0x11U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                              >> 0x11U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_hae94a066_0_4)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__mreq_queue_push 
        = ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__rdw_hazard3_st1)) 
           & (((~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U]) 
               & ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                      >> 2U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1))) 
              | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h4533e349_0_4) 
                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT____VdfgRegularize_h4533e349_0_4)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h9b96787c_0_4) 
                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT____VdfgRegularize_h9b96787c_0_4)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4) 
                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT____VdfgRegularize_h8ecff9fe_0_4)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_cache_wr_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_wr_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4) 
                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 0x19U)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_cache_rd_st1 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_creq_rd_st1) 
            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
               >> 2U)) | ((~ (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                              >> 0x19U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT____VdfgRegularize_h0dbd6671_0_4)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U] 
            << 8U) | (0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[1U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[2U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[1U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[3U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[2U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[4U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[3U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[5U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[4U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[6U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[5U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[7U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[6U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[8U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[7U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[9U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[8U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xaU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[9U] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xbU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xaU] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xcU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xbU] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xdU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xcU] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xeU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xdU] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0xfU] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xeU] 
            >> 0x18U) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__0__KET__.rsp_data[0x10U] 
        = (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0xfU] 
           >> 0x18U);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0U] 
        = ((0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x10U]) 
           | (0xffU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U] 
                       >> 8U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[1U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x11U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[2U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x12U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[3U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x13U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[4U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x14U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[5U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x15U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[6U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x16U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[7U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x17U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[8U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x18U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[9U] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x19U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xaU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1aU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xbU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1bU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xcU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1cU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xdU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1dU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xeU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1eU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0xfU] 
        = ((0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]) 
           | (0xffffff00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x1fU]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__l1_mem_bus_if__BRA__1__KET__.rsp_data[0x10U] 
        = (0xffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_data_out[0x20U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data 
        = (((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in)) 
            << 3U) | (QData)((IData)((7U & (IData)(
                                                   (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__rsp_data_in 
                                                    >> 0x20U))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
                  & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
                 << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[1U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[1U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[3U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[2U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[2U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[3U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[3U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[4U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[4U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[5U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[5U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[7U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[6U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[6U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[7U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[7U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[8U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[8U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[9U] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[9U]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xaU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xaU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xbU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xbU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
        = (((VVortex__ConstPool__CONST_h9eccd8e6_0[0xcU] 
             & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xcU]) 
            >> 0x1dU) | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                         << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
        = ((0x4000000U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU] 
                          << 3U)) | (((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__block_wid) 
                                      << 0x18U) | (
                                                   ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xdU] 
                                                     & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xdU]) 
                                                    >> 0x1dU) 
                                                   | ((VVortex__ConstPool__CONST_h9eccd8e6_0[0xeU] 
                                                       & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__dispatch__DOT__g_buffers__BRA__0__KET____DOT__buffer__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r[0xeU]) 
                                                      << 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
        = (3U | (0xfffffff8U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[0U] 
        = (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[1U] 
             << 0xdU) | (0x1ff8U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
                                    >> 0x13U))) | (7U 
                                                   & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U] 
        = ((7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[1U] 
                  >> 0x13U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[2U] 
                                 << 0xdU) | (0x1ff8U 
                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[1U] 
                                                >> 0x13U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[2U] 
        = ((7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[2U] 
                  >> 0x13U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[3U] 
                                 << 0xdU) | (0x1ff8U 
                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[2U] 
                                                >> 0x13U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[3U] 
        = ((7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[3U] 
                  >> 0x13U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U] 
                                 << 0xdU) | (0x1ff8U 
                                             & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[3U] 
                                                >> 0x13U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[4U] 
        = ((0xffffffc0U & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U] 
                            << 0x10U) | (0xffc0U & 
                                         (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U] 
                                          >> 0x10U)))) 
           | ((0x38U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U]) 
              | (7U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[4U] 
                       >> 0x13U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[5U] 
        = ((0x40000U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U] 
                        >> 1U)) | ((0x3fffcU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[0U] 
                                                >> 4U)) 
                                   | (3U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__dcache_coalesced_if__BRA__0__KET__.req_data[5U] 
                                            >> 0x10U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_valid_in 
        = Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_valid_out;
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[0U] 
        = (((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[7U] 
             << 0x10U) | (0xfffcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[6U] 
                                     >> 0x10U))) | 
           (3U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out) 
                  >> 6U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[7U] 
                  >> 0x10U)) | ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[8U] 
                                 << 0x10U) | (0xfffcU 
                                              & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[7U] 
                                                 >> 0x10U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__3__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[8U] 
                  >> 0x10U)) | (0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[8U] 
                                         >> 0x10U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[0U] 
            << 2U) | (3U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[0U] 
            >> 0x1eU) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[1U] 
                         << 2U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[1U] 
            >> 0x1eU) | (0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[2U] 
                                  << 2U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[0U] 
        = (((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[3U] 
             << 0x1cU) | (0xffffffcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[2U] 
                                        >> 4U))) | 
           (3U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out) 
                  >> 2U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[3U] 
                  >> 4U)) | ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[4U] 
                              << 0x1cU) | (0xffffffcU 
                                           & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[3U] 
                                              >> 4U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__1__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[4U] 
                  >> 4U)) | (0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[4U] 
                                      >> 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[0U] 
        = (((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[5U] 
             << 0x16U) | (0x3ffffcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[4U] 
                                       >> 0xaU))) | 
           (3U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_tag_out) 
                  >> 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[1U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[5U] 
                  >> 0xaU)) | ((Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[6U] 
                                << 0x16U) | (0x3ffffcU 
                                             & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[5U] 
                                                >> 0xaU))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_bus_tmp_if__BRA__2__KET__.req_data[2U] 
        = ((3U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[6U] 
                  >> 0xaU)) | (0xfcU & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__req_data_out[6U] 
                                        >> 0xaU)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[6U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[6U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[7U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[7U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[8U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[8U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[9U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[9U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xaU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xaU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xbU] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_data_m_st2[0xbU];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xcU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
            << 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                         >> 8U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xdU] 
        = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
            << 0x18U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                         >> 8U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT____Vcellinp__out_buf__data_in[0xeU] 
        = (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__pipe_reg2__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
           >> 8U);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[5U]) 
           | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
              << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[6U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[7U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[8U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[9U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_switch__DOT__pe_rsp_data[0xaU] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__alu_unit__DOT__g_alus__BRA__0__KET____DOT__pe_commit_if__BRA__1__KET____DOT__data[5U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[5U] 
        = ((0xffffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[5U]) 
           | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
              << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[6U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[0U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[7U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[1U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[8U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[2U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[9U] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[3U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[0xaU] 
        = ((TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[4U] 
            >> 0x10U) | (TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__1__KET____DOT__data[5U] 
                         << 0x10U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mreq_queue_pop 
        = (1U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__mem_req_queue__DOT__pending_size__DOT__g_size_gt1__DOT__empty_r)) 
                 & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_bypass__DOT__cache_bypass__DOT__mem_req_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
           & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__req_ready_in) 
              >> 1U));
    __Vtemp_237[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[0U];
    __Vtemp_237[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[1U];
    __Vtemp_237[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[2U];
    __Vtemp_237[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[3U];
    __Vtemp_237[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[4U];
    __Vtemp_237[5U] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        << 0x10U) | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_buf__data_out[5U]);
    __Vtemp_237[6U] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[0U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                                     << 0x10U));
    __Vtemp_237[7U] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[1U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                                     << 0x10U));
    __Vtemp_237[8U] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[2U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                                     << 0x10U));
    __Vtemp_237[9U] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[3U] 
                        >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                                     << 0x10U));
    __Vtemp_237[0xaU] = ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[4U] 
                          >> 0x10U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__commit_no_rsp_if.data[5U] 
                                       << 0x10U));
    if ((0x15fU >= (0x1ffU & ((IData)(0xb0U) * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))) {
        __Vtemp_240[0U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(1U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[(0xfU & (
                                                   ((IData)(0xb0U) 
                                                    * 
                                                    (1U 
                                                     & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                   >> 5U))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_240[1U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[((IData)(1U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_240[2U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(3U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[((IData)(2U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_240[3U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(4U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[((IData)(3U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_240[4U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(5U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[((IData)(4U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
        __Vtemp_240[5U] = (((0U == (0x1fU & ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in))))))
                             ? 0U : (__Vtemp_237[((IData)(6U) 
                                                  + 
                                                  (0xfU 
                                                   & (((IData)(0xb0U) 
                                                       * 
                                                       (1U 
                                                        & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                      >> 5U)))] 
                                     << ((IData)(0x20U) 
                                         - (0x1fU & 
                                            ((IData)(0xb0U) 
                                             * (1U 
                                                & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))))) 
                           | (__Vtemp_237[((IData)(5U) 
                                           + (0xfU 
                                              & (((IData)(0xb0U) 
                                                  * 
                                                  (1U 
                                                   & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))) 
                                                 >> 5U)))] 
                              >> (0x1fU & ((IData)(0xb0U) 
                                           * (1U & 
                                              (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)))))));
    } else {
        __Vtemp_240[0U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[0U];
        __Vtemp_240[1U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[1U];
        __Vtemp_240[2U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[2U];
        __Vtemp_240[3U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[3U];
        __Vtemp_240[4U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[4U];
        __Vtemp_240[5U] = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vxrand_h519368a0__0[5U];
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[0U] 
        = __Vtemp_240[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[1U] 
        = __Vtemp_240[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[2U] 
        = __Vtemp_240[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[3U] 
        = __Vtemp_240[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[4U] 
        = __Vtemp_240[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_arb__DOT____Vcellinp__g_more_inputs__DOT__g_one_output__DOT__out_buf__data_in[5U] 
        = ((0x10000U & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellinp__rsp_arb__valid_in)) 
                        << 0x10U)) | (0xffffU & __Vtemp_240[5U]));
    if ((4U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        if ((2U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3;
        } else if ((1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data16;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data16;
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data8;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data8;
        }
    } else if ((2U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        if ((1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__0;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__1;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__2;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vxrand_h8df4b479__3;
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
                = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
                = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
                = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                 >> 2U));
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
                = ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                    << 0x1eU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__rsp_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb1__DOT__pipe_buffer__DOT__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                 >> 2U));
        }
    } else if ((1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_op_type))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data16));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
            = VL_EXTENDS_II(32,16, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data16));
    } else {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[0U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__0__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[1U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__1__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[2U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__2__KET____DOT__rsp_data8));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_data[3U] 
            = VL_EXTENDS_II(32,8, (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__g_rsp_data__BRA__3__KET____DOT__rsp_data8));
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                 & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fire_out 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
           & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT____Vcellout__rsp_arb__ready_in) 
              >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__per_block_commit_if__BRA__0__KET__.data[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[4U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT__commit_out_data[5U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__gather_unit__DOT____Vlvbound_hf14f5370__0[5U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__0__KET____DOT__bank_rsp_valid) 
            << 4U) | ((0xcU & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x31U)) 
                               << 2U)) | (3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__0__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__1__KET____DOT__bank_rsp_valid) 
            << 4U) | ((0xcU & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x31U)) 
                               << 2U)) | (3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__1__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__2__KET____DOT__bank_rsp_valid) 
            << 4U) | ((0xcU & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x31U)) 
                               << 2U)) | (3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__2__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bram_buf__DOT____Vcellinp__g_register__DOT__g_pipe_regs__BRA__0__KET____DOT__pipe_register__data_in 
        = (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__g_data_store__BRA__3__KET____DOT__bank_rsp_valid) 
            << 4U) | ((0xcU & ((IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r 
                                        >> 0x31U)) 
                               << 2U)) | (3U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__local_mem__DOT__req_xbar__DOT__g_multiple_inputs__DOT__g_multiple_outputs__DOT__g_xbar_arbs__BRA__3__KET____DOT__xbar_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__data_out_r))));
    __Vtemp_242[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_242[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_243[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_245[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_243[2U]));
    __Vtemp_247[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_249[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_247[3U]));
    __Vtemp_252[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_256[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_260[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_264[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_268[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_272[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_276[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_280[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_284[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_288[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_292[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_296[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_242[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_242[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = __Vtemp_245[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = __Vtemp_249[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_252[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_256[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_260[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_3[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_264[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_268[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_272[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_276[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_2[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_280[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_284[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_288[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_292[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_35_1[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_296[0xfU]);
    __Vtemp_297[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_297[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_298[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_300[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_298[2U]));
    __Vtemp_302[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_304[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_302[3U]));
    __Vtemp_307[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_311[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_315[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_319[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_323[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_327[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_331[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_335[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_339[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_343[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_347[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_351[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_297[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_297[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = __Vtemp_300[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = __Vtemp_304[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_307[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_311[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_315[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_23[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_319[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_323[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_327[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_331[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_22[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_335[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_339[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_343[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_347[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_35_21[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__1__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_351[0xfU]);
    __Vtemp_352[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_352[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_353[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_355[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_353[2U]));
    __Vtemp_357[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_359[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_357[3U]));
    __Vtemp_362[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_366[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_370[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_374[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_378[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_382[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_386[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_390[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_394[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_398[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_402[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_406[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_352[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_352[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = __Vtemp_355[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = __Vtemp_359[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_362[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_366[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_370[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_43[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_374[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_378[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_382[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_386[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_42[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_390[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_394[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_398[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_402[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_35_41[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__2__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_406[0xfU]);
    __Vtemp_407[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 7U))))
                                                     ? 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                      << 7U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                        >> 0x19U))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                      [
                                                      (0x3fU 
                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                          >> 1U))][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                        [
                                                        (0x3fU 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                            >> 1U))][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((1U 
                                                                   & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                      | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                   ? 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                    << 0xfU) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                      >> 0x11U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [
                                                                    (0x3fU 
                                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                        >> 1U))][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (0x3fU 
                                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                          >> 1U))][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((1U 
                                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                         | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                      ? 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       << 0x17U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                         >> 9U))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 0x1fU) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                            >> 1U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((1U 
                                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                            | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                         ? 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          << 7U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                            >> 0x19U))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (0x3fU 
                                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((1U 
                                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                               ? 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))));
    __Vtemp_407[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((1U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                         | (IData)(
                                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                    >> 7U))))
                                                      ? 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                       << 7U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                         >> 0x19U))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                       [
                                                       (0x3fU 
                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                           >> 1U))][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((1U 
                                                                    & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                       | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 6U))))
                                                                    ? 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                     << 0xfU) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                       >> 0x11U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [
                                                                     (0x3fU 
                                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                         >> 1U))][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [
                                                                       (0x3fU 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                           >> 1U))][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((1U 
                                                                       & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                          | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 5U))))
                                                                       ? 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                        << 0x17U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                          >> 9U))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (0x3fU 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                            >> 1U))][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (0x3fU 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                              >> 1U))][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 4U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 0x1fU) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                             >> 1U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [
                                                                         (0x3fU 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                             >> 1U))][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((1U 
                                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                             | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 3U))))
                                                                          ? 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[2U] 
                                                                           << 7U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                             >> 0x19U))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (0x3fU 
                                                                            & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                               >> 1U))][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (0x3fU 
                                                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 2U))))
                                                                                ? 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0xfU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 0x11U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(
                                                                                (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                                >> 1U))))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x17U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 9U))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                                                | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w)))
                                                                                 ? 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                << 0x1fU) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[1U] 
                                                                                >> 1U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (0x3fU 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                                >> 1U))][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_408[2U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 9U))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][2U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][2U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 8U))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][2U])));
    __Vtemp_410[2U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xbU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][2U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][2U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xaU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[3U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][2U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][2U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_408[2U]));
    __Vtemp_412[3U] = ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                           | (IData)(
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                      >> 0xdU))))
                                     ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                         << 0x17U) 
                                        | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                           >> 9U)) : 
                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                      [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][3U] 
                                      << 0x18U) | (
                                                   vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                   [
                                                   (0x3fU 
                                                    & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                       >> 1U))][3U] 
                                                   >> 8U))) 
                                   << 8U)) | (0xffU 
                                              & ((1U 
                                                  & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                     | (IData)(
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                >> 0xcU))))
                                                  ? 
                                                 ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                   << 0x1fU) 
                                                  | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                     >> 1U))
                                                  : 
                                                 vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                 [(0x3fU 
                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                      >> 1U))][3U])));
    __Vtemp_414[3U] = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                           >> 0xfU))))
                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                              << 7U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                        >> 0x19U)) : 
                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                           [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                      >> 1U))][3U] 
                           << 8U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                     [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][3U] 
                                     >> 0x18U))) << 0x18U) 
                       | ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                | (IData)(
                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                           >> 0xeU))))
                                          ? ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                              << 0xfU) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[4U] 
                                                >> 0x11U))
                                          : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][3U] 
                                              << 0x10U) 
                                             | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                [(0x3fU 
                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                     >> 1U))][3U] 
                                                >> 0x10U))) 
                                        << 0x10U)) 
                          | __Vtemp_412[3U]));
    __Vtemp_417[4U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x12U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][4U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][4U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x11U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][4U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][4U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x10U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][4U]))));
    __Vtemp_421[5U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x16U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][5U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][5U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x15U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][5U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][5U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x14U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][5U]))));
    __Vtemp_425[6U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1aU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][6U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][6U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x19U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][6U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][6U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x18U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][6U]))));
    __Vtemp_429[7U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x1eU))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][7U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][7U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x1dU))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][7U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][7U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x1cU))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][7U]))));
    __Vtemp_433[8U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x22U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][8U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][8U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x21U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][8U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][8U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x20U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][8U]))));
    __Vtemp_437[9U] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                             | (IData)(
                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                        >> 0x26U))))
                                       ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                           << 0x10U) 
                                          | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                             >> 0x10U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                           [(0x3fU 
                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                >> 1U))][9U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][9U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((1U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                            | (IData)(
                                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                       >> 0x25U))))
                                                         ? 
                                                        ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                                          << 0x18U) 
                                                         | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                                            >> 8U))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (0x3fU 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                              >> 1U))][9U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                            [
                                                            (0x3fU 
                                                             & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                                >> 1U))][9U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((1U 
                                                          & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                             | (IData)(
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                        >> 0x24U))))
                                                          ? 
                                                         vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U]
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                         [
                                                         (0x3fU 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                             >> 1U))][9U]))));
    __Vtemp_441[0xaU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xaU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xaU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x29U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xaU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xaU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x28U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xaU]))));
    __Vtemp_445[0xbU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x2eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xbU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xbU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x2dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xbU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xbU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x2cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xbU]))));
    __Vtemp_449[0xcU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x32U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xcU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xcU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x31U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xcU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xcU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x30U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xcU]))));
    __Vtemp_453[0xdU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x36U))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xdU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xdU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x35U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xdU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xdU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x34U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xdU]))));
    __Vtemp_457[0xeU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3aU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xeU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xeU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x39U))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xeU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xeU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x38U))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xeU]))));
    __Vtemp_461[0xfU] = ((0xff0000U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                               | (IData)(
                                                         (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                          >> 0x3eU))))
                                         ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                             << 0x10U) 
                                            | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                               >> 0x10U))
                                         : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                             [(0x3fU 
                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                  >> 1U))][0xfU] 
                                             << 0x10U) 
                                            | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                               [(0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                    >> 1U))][0xfU] 
                                               >> 0x10U))) 
                                       << 0x10U)) | 
                         ((0xff00U & (((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                              | (IData)(
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                         >> 0x3dU))))
                                        ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                            << 0x18U) 
                                           | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                              >> 8U))
                                        : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                            [(0x3fU 
                                              & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                 >> 1U))][0xfU] 
                                            << 0x18U) 
                                           | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                              [(0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                   >> 1U))][0xfU] 
                                              >> 8U))) 
                                      << 8U)) | (0xffU 
                                                 & ((1U 
                                                     & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                                                        | (IData)(
                                                                  (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                                                                   >> 0x3cU))))
                                                     ? 
                                                    vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U]
                                                     : 
                                                    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                                                    [
                                                    (0x3fU 
                                                     & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                                                        >> 1U))][0xfU]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_407[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_407[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = __Vtemp_410[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = __Vtemp_414[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[4U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x13U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][4U] >> 0x18U))) 
            << 0x18U) | __Vtemp_417[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[5U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x17U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][5U] >> 0x18U))) 
            << 0x18U) | __Vtemp_421[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[6U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][6U] >> 0x18U))) 
            << 0x18U) | __Vtemp_425[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[7U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x1fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_63[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][7U] >> 0x18U))) 
            << 0x18U) | __Vtemp_429[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[8U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x23U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][8U] >> 0x18U))) 
            << 0x18U) | __Vtemp_433[8U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[9U] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x27U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] << 8U) | 
                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][9U] >> 0x18U))) 
            << 0x18U) | __Vtemp_437[9U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xaU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xaU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xaU] >> 0x18U))) 
            << 0x18U) | __Vtemp_441[0xaU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xbU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x2fU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_62[3U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xbU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xbU] >> 0x18U))) 
            << 0x18U) | __Vtemp_445[0xbU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xcU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x33U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[0U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xcU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xcU] >> 0x18U))) 
            << 0x18U) | __Vtemp_449[0xcU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xdU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x37U)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[1U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xdU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xdU] >> 0x18U))) 
            << 0x18U) | __Vtemp_453[0xdU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xeU] 
        = ((((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
                    | (IData)((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                               >> 0x3bU)))) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                                << 8U) 
                                               | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[2U] 
                                                  >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xeU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xeU] >> 0x18U))) 
            << 0x18U) | __Vtemp_457[0xeU]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram_n[0xfU] 
        = (((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__do_fill_st1) 
              | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__g_write_byteen_st1_wsel__DOT__write_byteen_w 
                 >> 0x3fU)) ? ((vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                << 8U) | (vlSelf->__VdfgRegularize_hd87f99a1_35_61[3U] 
                                          >> 0x18U))
              : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                  [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                             >> 1U))][0xfU] << 8U) 
                 | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__cache_data__DOT__data_store__DOT__dp_ram__DOT__g_no_out_reg__DOT__ram
                    [(0x3fU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__3__KET____DOT__bank__DOT__pipe_reg1__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[0x11U] 
                               >> 1U))][0xfU] >> 0x18U))) 
            << 0x18U) | __Vtemp_461[0xfU]);
    __Vtemp_462[0U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_462[1U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_462[2U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_462[3U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_462[4U] = (8U | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_463[0U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_463[1U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_463[2U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_463[3U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_463[4U] = (8U | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_464[0U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_464[1U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_464[2U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_464[3U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_464[4U] = (8U | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_465[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                              [
                                                              (3U 
                                                               & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                              >> 2U)), 5U)))))
                         ? 0U : (__Vtemp_464[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                      [
                                                                      (3U 
                                                                       & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                      >> 2U)), 5U))))))) 
                       | (__Vtemp_464[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                             [
                                                             (3U 
                                                              & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                             >> 2U)), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 2U)), 5U))))));
    __Vtemp_465[1U] = (IData)((((QData)((IData)((((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U)))))
                                                   ? 0U
                                                   : 
                                                  (__Vtemp_462[
                                                   (((IData)(0x22U) 
                                                     + 
                                                     (0x7fU 
                                                      & VL_SHIFTL_III(7,7,32, 
                                                                      (3U 
                                                                       & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                          [
                                                                          (3U 
                                                                           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                          >> 6U)), 5U))) 
                                                    >> 5U)] 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U))))))) 
                                                 | (__Vtemp_462[
                                                    (((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    >> 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((0U 
                                                               == 
                                                               (0x1fU 
                                                                & ((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                               ? 0U
                                                               : 
                                                              (__Vtemp_463[
                                                               (((IData)(0x22U) 
                                                                 + 
                                                                 (0x7fU 
                                                                  & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                >> 5U)] 
                                                               << 
                                                               ((IData)(0x20U) 
                                                                - 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                             | (__Vtemp_463[
                                                                (((IData)(3U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                >> 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))));
    __Vtemp_465[2U] = (IData)(((((QData)((IData)(((
                                                   (0U 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(3U) 
                                                        + 
                                                        (0x7fU 
                                                         & VL_SHIFTL_III(7,7,32, 
                                                                         (3U 
                                                                          & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                             [
                                                                             (3U 
                                                                              & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                             >> 6U)), 5U)))))
                                                    ? 0U
                                                    : 
                                                   (__Vtemp_462[
                                                    (((IData)(0x22U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                           [
                                                                           (3U 
                                                                            & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                           >> 6U)), 5U))) 
                                                     >> 5U)] 
                                                    << 
                                                    ((IData)(0x20U) 
                                                     - 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U))))))) 
                                                  | (__Vtemp_462[
                                                     (((IData)(3U) 
                                                       + 
                                                       (0x7fU 
                                                        & VL_SHIFTL_III(7,7,32, 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                            [
                                                                            (3U 
                                                                             & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                            >> 6U)), 5U))) 
                                                      >> 5U)] 
                                                     >> 
                                                     (0x1fU 
                                                      & ((IData)(3U) 
                                                         + 
                                                         (0x7fU 
                                                          & VL_SHIFTL_III(7,7,32, 
                                                                          (3U 
                                                                           & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                              [
                                                                              (3U 
                                                                               & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                              >> 6U)), 5U)))))))) 
                                 << 0x20U) | (QData)((IData)(
                                                             (((0U 
                                                                == 
                                                                (0x1fU 
                                                                 & ((IData)(3U) 
                                                                    + 
                                                                    (0x7fU 
                                                                     & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U)))))
                                                                ? 0U
                                                                : 
                                                               (__Vtemp_463[
                                                                (((IData)(0x22U) 
                                                                  + 
                                                                  (0x7fU 
                                                                   & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                 >> 5U)] 
                                                                << 
                                                                ((IData)(0x20U) 
                                                                 - 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))) 
                                                              | (__Vtemp_463[
                                                                 (((IData)(3U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))) 
                                                                  >> 5U)] 
                                                                 >> 
                                                                 (0x1fU 
                                                                  & ((IData)(3U) 
                                                                     + 
                                                                     (0x7fU 
                                                                      & VL_SHIFTL_III(7,7,32, 
                                                                                (3U 
                                                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                                [
                                                                                (3U 
                                                                                & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                                                                >> 4U)), 5U))))))))) 
                               >> 0x20U));
    __Vtemp_466[0U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U];
    __Vtemp_466[1U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[1U];
    __Vtemp_466[2U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[2U];
    __Vtemp_466[3U] = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[3U];
    __Vtemp_466[4U] = (8U | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[4U]);
    __Vtemp_467[0U] = (((0U == (0x1fU & ((IData)(3U) 
                                         + (0x7fU & 
                                            VL_SHIFTL_III(7,7,32, 
                                                          (3U 
                                                           & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                           [
                                                           (3U 
                                                            & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U)))))
                         ? 0U : (__Vtemp_466[(((IData)(0x22U) 
                                               + (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                              >> 5U)] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(3U) 
                                                 + 
                                                 (0x7fU 
                                                  & VL_SHIFTL_III(7,7,32, 
                                                                  (3U 
                                                                   & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                   [
                                                                   (3U 
                                                                    & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))))) 
                       | (__Vtemp_466[(((IData)(3U) 
                                        + (0x7fU & 
                                           VL_SHIFTL_III(7,7,32, 
                                                         (3U 
                                                          & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                          [
                                                          (3U 
                                                           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))) 
                                       >> 5U)] >> (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      (0x7fU 
                                                       & VL_SHIFTL_III(7,7,32, 
                                                                       (3U 
                                                                        & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                                                        [
                                                                        (3U 
                                                                         & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])]), 5U))))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[0U] 
        = ((__Vtemp_467[0U] << 2U) | ((2U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U] 
                                             >> 1U)) 
                                      | (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                                               [(3U 
                                                 & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                                               >> 0xcU))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[1U] 
        = ((__Vtemp_467[0U] >> 0x1eU) | (__Vtemp_465[0U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[2U] 
        = ((__Vtemp_465[0U] >> 0x1eU) | (__Vtemp_465[1U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[3U] 
        = ((__Vtemp_465[1U] >> 0x1eU) | (__Vtemp_465[2U] 
                                         << 2U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.rsp_data[4U] 
        = ((0x3cU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__data_table__DOT__g_no_out_reg__DOT__ram
                     [(3U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_core_arb__BRA__0__KET____DOT__core_bus_tmp_if__BRA__0__KET__.rsp_data[0U])] 
                     >> 6U)) | (__Vtemp_465[2U] >> 0x1eU));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__commit_arb__DOT__g_more_inputs__DOT__g_one_output__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__commit__DOT__g_commit_arbs__BRA__0__KET____DOT__valid_in) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__stream_pack__DOT__g_pack__DOT__arbiter__DOT__g_priority__DOT__priority_arbiter__DOT__g_encoder__DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_adapters__BRA__0__KET____DOT__lmem_adapter__DOT__rsp_valid_out) 
                 >> 3U));
    __Vtemp_469[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_469[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_471[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_475[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_469[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_469[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_471[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__0__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_475[3U]);
    __Vtemp_476[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_476[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_478[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_482[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_476[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_476[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_478[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__1__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_482[3U]);
    __Vtemp_483[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_483[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_485[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_489[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_483[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_483[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_485[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__2__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_489[3U]);
    __Vtemp_490[0U] = (IData)((((QData)((IData)((0xffU 
                                                 & ((0x80U 
                                                     & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                     ? 
                                                    ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                      << 6U) 
                                                     | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                      << 8U) 
                                                     | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                        >> 0x18U)))))) 
                                << 0x38U) | (((QData)((IData)(
                                                              (0xffU 
                                                               & ((0x40U 
                                                                   & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                   ? 
                                                                  ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                    << 0xeU) 
                                                                   | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                      >> 0x12U))
                                                                   : 
                                                                  ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                    [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                    << 0x10U) 
                                                                   | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                      [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                      >> 0x10U)))))) 
                                              << 0x30U) 
                                             | (((QData)((IData)(
                                                                 (0xffU 
                                                                  & ((0x20U 
                                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                      ? 
                                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       << 0x16U) 
                                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                         >> 0xaU))
                                                                      : 
                                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       << 0x18U) 
                                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                         >> 8U)))))) 
                                                 << 0x28U) 
                                                | (((QData)((IData)(
                                                                    (0xffU 
                                                                     & ((0x10U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 0x1eU) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                            >> 2U))
                                                                         : 
                                                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((((8U 
                                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                         ? 
                                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          << 6U) 
                                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                            >> 0x1aU))
                                                                         : 
                                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                          << 8U) 
                                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                            >> 0x18U))) 
                                                                       << 0x18U) 
                                                                      | ((0xff0000U 
                                                                          & (((4U 
                                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                               ? 
                                                                              ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                               | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                               : 
                                                                              ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                               | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                             << 0x10U)) 
                                                                         | ((0xff00U 
                                                                             & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                            | (0xffU 
                                                                               & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))));
    __Vtemp_490[1U] = (IData)(((((QData)((IData)((0xffU 
                                                  & ((0x80U 
                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                      ? 
                                                     ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                       << 6U) 
                                                      | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                         >> 0x1aU))
                                                      : 
                                                     ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                       << 8U) 
                                                      | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                         >> 0x18U)))))) 
                                 << 0x38U) | (((QData)((IData)(
                                                               (0xffU 
                                                                & ((0x40U 
                                                                    & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                    ? 
                                                                   ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                     << 0xeU) 
                                                                    | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                       >> 0x12U))
                                                                    : 
                                                                   ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                     [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                     << 0x10U) 
                                                                    | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                       [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                       >> 0x10U)))))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & ((0x20U 
                                                                       & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                       ? 
                                                                      ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                        << 0x16U) 
                                                                       | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                          >> 0xaU))
                                                                       : 
                                                                      ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                        [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U] 
                                                                          >> 8U)))))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & ((0x10U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 0x1eU) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                             >> 2U))
                                                                          : 
                                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][1U])))) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((((8U 
                                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                          ? 
                                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[1U] 
                                                                           << 6U) 
                                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                             >> 0x1aU))
                                                                          : 
                                                                         ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                           << 8U) 
                                                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                             >> 0x18U))) 
                                                                        << 0x18U) 
                                                                       | ((0xff0000U 
                                                                           & (((4U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                                ? 
                                                                               ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0xeU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0x12U))
                                                                                : 
                                                                               ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x10U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 0x10U))) 
                                                                              << 0x10U)) 
                                                                          | ((0xff00U 
                                                                              & (((2U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x16U) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 0xaU))
                                                                                 : 
                                                                                ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                << 0x18U) 
                                                                                | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U] 
                                                                                >> 8U))) 
                                                                                << 8U)) 
                                                                             | (0xffU 
                                                                                & ((1U 
                                                                                & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                                                 ? 
                                                                                ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                << 0x1eU) 
                                                                                | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[0U] 
                                                                                >> 2U))
                                                                                 : 
                                                                                vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                                                [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][0U]))))))))))) 
                               >> 0x20U));
    __Vtemp_492[2U] = ((0xff0000U & (((0x400U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x200U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x100U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U]))));
    __Vtemp_496[3U] = ((0xff0000U & (((0x4000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                       ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                           << 0xeU) 
                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                             >> 0x12U))
                                       : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 0x10U) 
                                          | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                             [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                             >> 0x10U))) 
                                     << 0x10U)) | (
                                                   (0xff00U 
                                                    & (((0x2000U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                         ? 
                                                        ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                            >> 0xaU))
                                                         : 
                                                        ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                          [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                          << 0x18U) 
                                                         | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                            [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                                            >> 8U))) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & ((0x1000U 
                                                          & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
                                                          ? 
                                                         ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                           << 0x1eU) 
                                                          | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                                                             >> 2U))
                                                          : 
                                                         vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                                         [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[0U] 
        = __Vtemp_490[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[1U] 
        = __Vtemp_490[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[2U] 
        = ((((0x800U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[2U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][2U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_492[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram_n[3U] 
        = ((((0x8000U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__wren))
              ? ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[4U] 
                  << 6U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__writeback_if__BRA__0__KET__.data[3U] 
                            >> 0x1aU)) : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           << 8U) | 
                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__g_gpr_rams__BRA__3__KET____DOT__gpr_ram__DOT__g_no_out_reg__DOT__ram
                                           [vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__gpr_wr_addr][3U] 
                                           >> 0x18U))) 
            << 0x18U) | __Vtemp_496[3U]);
    __Vtemp_497[0x12U] = ((0xffffff00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x12U]) 
                          | (VVortex__ConstPool__CONST_hb679b2e5_0[0x11U] 
                             >> 0x18U));
    __Vtemp_497[0x13U] = (3U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0x13U]);
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0U] 
            << 8U) | (0xffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__mem_bus_tmp_if.req_data[0U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[1U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[1U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[2U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[1U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[2U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[3U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[2U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[3U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[4U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[3U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[4U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[5U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[4U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[5U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[6U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[5U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[6U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[7U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[6U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[7U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[8U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[7U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[8U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[9U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[8U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[9U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xaU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[9U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xaU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xbU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xaU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xbU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xcU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xbU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xcU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xdU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xcU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xdU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xeU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xdU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xeU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0xfU] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xeU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0xfU] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x10U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0xfU] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0x10U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x11U] 
        = ((VVortex__ConstPool__CONST_hb679b2e5_0[0x10U] 
            >> 0x18U) | (VVortex__ConstPool__CONST_hb679b2e5_0[0x11U] 
                         << 8U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x12U] 
        = __Vtemp_497[0x12U];
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_cache_if.req_data[0x13U] 
        = __Vtemp_497[0x13U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_rem_mask_n 
        = (0xfU & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                   >> 1U));
    if ((0x20U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_mask_n 
            = (1U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_flags_n 
            = (7U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                     >> 0x12U));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_addr_n 
            = (0xfffffffU & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[6U] 
                              << 0xbU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_d[5U] 
                                          >> 0x15U)));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_rw_n 
            = (1U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[8U] 
                     >> 0x1aU));
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__out_req_tag_n 
            = ((4U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                      << 1U)) | (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_ibuf__DOT__allocator__DOT__acquire_addr_r));
        if (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__is_last_batch) {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_req_ready_n = 1U;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_rem_mask_n = 0xfU;
        } else {
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_req_ready_n = 0U;
            vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__req_rem_mask_n 
                = (0xfU & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__pipe_reg__DOT__g_depth1__DOT__g_partial_reset__DOT__value_r) 
                            >> 1U) & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask))));
        }
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged = 0U;
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0xeU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             VL_SHIFTL_III(4,32,32, 
                                                           (3U 
                                                            & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 2U)))));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0xfU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(1U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0x10U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(2U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0x11U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(3U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x12U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             VL_SHIFTL_III(4,32,32, 
                                                           (3U 
                                                            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                               >> 2U)), 2U)))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x13U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(1U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 2U)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x14U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(2U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 2U)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x15U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(3U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 2U)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x16U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             VL_SHIFTL_III(4,32,32, 
                                                           (3U 
                                                            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                               >> 4U)), 2U)))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x17U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(1U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 4U)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x18U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(2U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 4U)), 2U))))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x19U)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(3U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 4U)), 2U))))));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1aU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             VL_SHIFTL_III(4,32,32, 
                                                           (3U 
                                                            & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                               >> 6U)), 2U)))));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1bU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(1U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 6U)), 2U))))));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1cU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(2U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 6U)), 2U))))));
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged[0U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged[1U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged[2U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged[3U] 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT____Vxrand_hbe6bf8db__0[3U];
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0xeU)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                     (3U 
                                                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 5U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                   << 2U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                                             >> 0x1eU))));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0xfU)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                  >> 6U)));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0x10U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                  >> 0xeU)));
    }
    if ((1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
               & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                  >> 0x11U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                  >> 0x16U)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x12U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                     (3U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                         >> 2U)), 5U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                   << 2U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[1U] 
                                             >> 0x1eU))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x13U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 2U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                  >> 6U)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x14U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 2U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                  >> 0xeU)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 1U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x15U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 2U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                  >> 0x16U)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x16U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                     (3U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                         >> 4U)), 5U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                   << 2U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[2U] 
                                             >> 0x1eU))));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x17U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 4U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                  >> 6U)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x18U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 4U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                  >> 0xeU)));
    }
    if ((1U & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                >> 2U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                          >> 0x19U)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 4U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                  >> 0x16U)));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1aU)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & VL_SHIFTL_III(7,32,32, 
                                                     (3U 
                                                      & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                         >> 6U)), 5U)), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                   << 2U) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[3U] 
                                             >> 0x1eU))));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1bU)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(8U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 6U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                  >> 6U)));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1cU)))) {
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x10U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 6U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                  >> 0xeU)));
    }
    if ((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__current_pmask) 
                  >> 3U) & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[0U] 
                            >> 0x1dU)))) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged 
            = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__byteen_merged) 
               | (0xffffU & ((IData)(1U) << (0xfU & 
                                             ((IData)(3U) 
                                              + VL_SHIFTL_III(4,32,32, 
                                                              (3U 
                                                               & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                                  >> 6U)), 2U))))));
        VL_ASSIGNSEL_WI(128,8,(0x7fU & ((IData)(0x18U) 
                                        + VL_SHIFTL_III(7,32,32, 
                                                        (3U 
                                                         & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__in_addr_offset) 
                                                            >> 6U)), 5U))), vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_data_merged__BRA__0__KET____DOT__data_merged, 
                        (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__lsu_dcache_if__BRA__0__KET__.req_data[4U] 
                                  >> 0x16U)));
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[3U] 
        = (1U & (IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[4U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed) 
                 >> 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[5U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed) 
                 >> 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__g_model1__DOT__lzc__DOT__g_lzc__DOT__find_first__DOT__s_n[6U] 
        = (1U & ((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_enabled__DOT__g_coalescers__BRA__0__KET____DOT__mem_coalescer__DOT__g_seed_gen__BRA__0__KET____DOT__priority_encoder__DOT__reversed) 
                 >> 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__fill_enable 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__g_cache__DOT__cache__DOT__g_banks__BRA__0__KET____DOT__bank__DOT__fill_grant) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__mem_arb__DOT__rsp_valid_out));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[1U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_global_buf__data_in[8U] 
        = ((0x7800000U & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                           << 1U) & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask)) 
                                     << 0x17U))) | 
           ((0x400000U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_global 
        = (0U != (0xfU & (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                            << 0xaU) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                                        >> 0x16U)) 
                          & (~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local 
        = (0U != (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                    << 0xaU) | (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                                >> 0x16U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[0U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[0U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[0U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[1U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[1U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[1U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[2U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[2U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[2U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[3U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[3U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[3U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[4U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[4U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[4U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[5U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[5U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[6U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[6U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[6U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[7U] 
        = (VVortex__ConstPool__CONST_h4d451b67_0[7U] 
           & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[7U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT____Vcellinp__req_local_buf__data_in[8U] 
        = ((0xff800000U & ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                            << 1U) & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__mem_unit__DOT__g_lmem_switches__BRA__0__KET____DOT__lmem_switch__DOT__is_addr_local_mask) 
                                      << 0x17U))) | 
           ((0x400000U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U] 
                          >> 4U)) | (VVortex__ConstPool__CONST_h4d451b67_0[8U] 
                                     & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__lsu_mem_if__BRA__0__KET__.req_data[8U])));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = ((0xffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U]) 
           | (0x100U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[2U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffc3fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U]) 
           | (0x3c0U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[2U] 
                        << 2U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U]) 
           | (0xfffffc00U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U] 
                             << 4U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U] 
        = ((0x100U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[2U]) 
           | (0xffU & ((0x3f0U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[2U] 
                                  << 4U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U] 
                                             >> 0x1cU))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((0xffffffc7U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U]) 
           | (0x38U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((0x3ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U]) 
           | (0xfffffc00U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[0U] 
                             << 7U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U] 
        = ((0xfffffc00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[1U]) 
           | (0x3ffU & ((0x380U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[1U] 
                                   << 7U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[0U] 
                                              >> 0x19U))));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U] 
        = ((0xfffffff8U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__arb_core_bus_tmp_if__BRA__0__KET__.req_data[0U]) 
           | (7U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__icache__DOT__g_core_arb__BRA__0__KET____DOT__core_arb__DOT__req_data_in[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0U] 
        = (((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[3U] 
             << 0x1dU) | (0x1fffff00U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U] 
                                         >> 3U))) | 
           (0xffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[1U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[3U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[4U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[3U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[2U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[4U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[5U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[4U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[3U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[5U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[6U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[5U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[4U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[6U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[7U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[6U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[5U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[7U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[8U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[7U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[6U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[8U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[9U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[8U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[7U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[9U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xaU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[9U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[8U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xaU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xbU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xaU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[9U] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xbU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xcU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xbU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xaU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xcU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xdU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xcU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xbU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xdU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xeU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xdU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xcU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xeU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xfU] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xeU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xdU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xfU] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x10U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0xfU] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xeU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x10U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x11U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x10U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0xfU] 
        = ((0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x11U] 
                     >> 3U)) | ((vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U] 
                                 << 0x1dU) | (0x1fffff00U 
                                              & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x11U] 
                                                 >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0x10U] 
        = ((0xfffff800U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U]) 
           | ((0x700U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U]) 
              | (0xffU & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x12U] 
                          >> 3U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0x11U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U])) 
                      << 0x35U) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[1U])) 
                                    << 0x15U) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U])) 
                                                 >> 0xbU)))) 
            << 5U) | (0x1fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0x12U] 
        = (((IData)((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U])) 
                      << 0x35U) | (((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[1U])) 
                                    << 0x15U) | ((QData)((IData)(
                                                                 vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U])) 
                                                 >> 0xbU)))) 
            >> 0x1bU) | ((IData)(((((QData)((IData)(
                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U])) 
                                    << 0x35U) | (((QData)((IData)(
                                                                  vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[1U])) 
                                                  << 0x15U) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U])) 
                                                    >> 0xbU))) 
                                  >> 0x20U)) << 5U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__mem_arb__DOT__req_data_in[0x13U] 
        = ((0x20U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0x13U]) 
           | ((IData)(((((QData)((IData)(vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[2U])) 
                         << 0x35U) | (((QData)((IData)(
                                                       vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[1U])) 
                                       << 0x15U) | 
                                      ((QData)((IData)(
                                                       vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__dcache__DOT__g_cache_wrap__BRA__0__KET____DOT__cache_wrap__DOT__mem_bus_tmp_if.req_data[0U])) 
                                       >> 0xbU))) >> 0x20U)) 
              >> 0x1bU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = ((0x3fU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x13U]) 
           | (0x40U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | ((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U])) 
                        << 0x3aU) | (((QData)((IData)(
                                                      Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                                      << 0x1aU) | ((QData)((IData)(
                                                                   Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U])) 
                                                   >> 6U)))) 
              << 0xcU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[1U] 
        = (((IData)((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U])) 
                      << 0x3aU) | (((QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                                    << 0x1aU) | ((QData)((IData)(
                                                                 Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U])) 
                                                 >> 6U)))) 
            >> 0x14U) | ((IData)(((((QData)((IData)(
                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U])) 
                                    << 0x3aU) | (((QData)((IData)(
                                                                  Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U])) 
                                                    >> 6U))) 
                                  >> 0x20U)) << 0xcU));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[2U] 
        = ((0xfffff000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[2U]) 
           | ((IData)(((((QData)((IData)(Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x13U])) 
                         << 0x3aU) | (((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x12U])) 
                                       << 0x1aU) | 
                                      ((QData)((IData)(
                                                       Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U])) 
                                       >> 6U))) >> 0x20U)) 
              >> 0x14U));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x12U]) 
           | (0xfffff000U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x10U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x13U] 
        = ((0x40U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x13U]) 
           | (0x3fU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x11U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xfffff1ffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | (0xe00U & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x10U]));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[2U] 
        = ((0xfffU & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[2U]) 
           | (0xfffff000U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                             << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[3U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[4U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[1U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[5U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[2U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[6U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[3U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[7U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[4U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[8U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[5U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[9U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[6U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xaU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[7U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xbU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[8U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xcU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[9U] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xdU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xaU] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xeU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xbU] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0xfU] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xcU] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x10U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xdU] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x11U] 
        = (((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                       << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xeU] 
                                  >> 0x1dU)) | (0xfffff000U 
                                                & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                                                   << 3U)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x12U] 
        = ((0xfffff000U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0x12U]) 
           | ((0xff8U & (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0x10U] 
                         << 3U)) | (Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0xfU] 
                                    >> 0x1dU)));
    vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U] 
        = ((0xfffffe00U & vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__mem_bus_tmp_if.req_data[0U]) 
           | (0x1ffU & Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__l2cache__DOT__g_bypass__DOT__cache_bypass__DOT____Vcellinp__mem_req_buf__data_in[0U]));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_write_data 
        = ((6U == (0xfU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                           >> 0x11U))) ? vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data
            : ((7U == (0xfU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                               >> 0x11U))) ? (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w 
                                              | vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data)
                : (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__read_data_rw_w 
                   & (~ vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_req_data))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_ready 
        = ((1U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_ready)) 
           | (((~ ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__rsp_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_no_out_reg__DOT__fifo_state) 
                   >> 1U)) & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__no_pending_instr)) 
              << 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_req_valid 
        = ((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_select) 
             & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)) 
            << 1U) | ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_select)) 
                      & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__buf_out__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__valid_out_r)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xeU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | ((0U < (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
              & (0U != (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                              >> 0x18U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xdU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((1U < (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (1U != (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                               >> 0x18U)))) << 1U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((0xbU & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((2U < (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (2U != (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                               >> 0x18U)))) << 2U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask 
        = ((7U & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__wspawn_wmask)) 
           | (((3U < (7U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__rs1_data)) 
               & (3U != (3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                               >> 0x18U)))) << 3U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__else_tmask_n)) 
           | (0xfU & ((0xfU & ((~ (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken)) 
                               & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                   << 0xcU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                               >> 0x14U)))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_r;
    if ((2U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U])) {
        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n = 0U;
    }
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n 
        = (((~ ((IData)(0xfU) << (3U & VL_SHIFTL_III(2,32,32, 
                                                     (1U 
                                                      & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                                         >> 2U)), 2U)))) 
            & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__then_tmask_n)) 
           | (0xfU & (((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT__taken) 
                       & ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                           << 0xcU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                       >> 0x14U))) 
                      << (3U & VL_SHIFTL_III(2,32,32, 
                                             (1U & 
                                              (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                               >> 2U)), 2U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[0U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[0U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[1U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[1U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[2U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[2U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[3U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[3U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[4U] 
        = vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[4U];
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[5U] 
        = ((0xffff0000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch__DOT__pe_rsp_data[5U]) 
           | vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__sjoin_is_dvg 
        = ((3U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__wctl_unit__DOT____Vcellout__rsp_buf__data_out[0U] 
                  >> 8U)) != vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__schedule__DOT__split_join__DOT__ipdom_q_ptr
           [(3U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_commit_if__BRA__0__KET__.data[5U] 
                   >> 0xdU))]);
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_ready 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__req_queue__DOT__g_eb2__DOT__stream_buffer__DOT__g_out_reg__DOT__no_buffer) 
           & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_scheduler__DOT__ibuf_ready));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__no_rsp_buf_enable 
        = ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__req_skip) 
           | (0x2000000U == (0x2000800U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__mem_req_flags 
        = ((((0x3fffc00U <= (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                             >> 6U)) & (0x3fffd00U 
                                        > (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                           >> 6U))) 
            << 0xbU) | ((((1U <= (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                  >> 6U)) & (0x400U 
                                             > (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                                                >> 6U))) 
                         << 0xaU) | (((3U == (3U & 
                                              (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                               >> 0x13U))) 
                                      << 9U) | ((((0x3fffc00U 
                                                   <= 
                                                   (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                    >> 6U)) 
                                                  & (0x3fffd00U 
                                                     > 
                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                      >> 6U))) 
                                                 << 8U) 
                                                | ((((1U 
                                                      <= 
                                                      (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                       >> 6U)) 
                                                     & (0x400U 
                                                        > 
                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                                         >> 6U))) 
                                                    << 7U) 
                                                   | (((3U 
                                                        == 
                                                        (3U 
                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                            >> 0x13U))) 
                                                       << 6U) 
                                                      | ((((0x3fffc00U 
                                                            <= 
                                                            (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                             >> 6U)) 
                                                           & (0x3fffd00U 
                                                              > 
                                                              (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                               >> 6U))) 
                                                          << 5U) 
                                                         | ((((1U 
                                                               <= 
                                                               (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                >> 6U)) 
                                                              & (0x400U 
                                                                 > 
                                                                 (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                                                  >> 6U))) 
                                                             << 4U) 
                                                            | (((3U 
                                                                 == 
                                                                 (3U 
                                                                  & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                                     >> 0x13U))) 
                                                                << 3U) 
                                                               | ((((0x3fffc00U 
                                                                     <= 
                                                                     (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                      >> 6U)) 
                                                                    & (0x3fffd00U 
                                                                       > 
                                                                       (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                        >> 6U))) 
                                                                   << 2U) 
                                                                  | ((((1U 
                                                                        <= 
                                                                        (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                         >> 6U)) 
                                                                       & (0x400U 
                                                                          > 
                                                                          (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U] 
                                                                           >> 6U))) 
                                                                      << 1U) 
                                                                     | (3U 
                                                                        == 
                                                                        (3U 
                                                                         & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                                                            >> 0x13U))))))))))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__req_align 
        = ((0xc0U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[3U] 
                     << 6U)) | ((0x30U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[2U] 
                                          << 4U)) | 
                                ((0xcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[1U] 
                                          << 2U)) | 
                                 (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__lsu_unit__DOT__g_lsus__BRA__0__KET____DOT__lsu_slice__DOT__full_addr[0U]))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_bank_idx 
        = ((0x30U & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds 
                     >> 8U)) | ((0xcU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds 
                                         >> 4U)) | 
                                (3U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds)));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_data_in 
        = ((0x3f000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_data_in) 
           | (((0xf00U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds) 
               | (0xc0U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                           >> 1U))) | ((0x3cU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds) 
                                       | (3U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                                                >> 7U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_data_in 
        = ((0xfffU & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__req_data_in) 
           | ((0x3c000U & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds) 
              | (0x3000U & (vlSymsp->TOP__Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__scoreboard_if.data[3U] 
                            << 5U))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_valid 
        = (7U & (~ (((IData)((((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__data_fetched_st1) 
                               >> 2U) | (0U == (0x3fU 
                                                & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds 
                                                   >> 0xcU))))) 
                     << 2U) | ((2U & ((0xfffffffeU 
                                       & (IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__data_fetched_st1)) 
                                      | ((0U == (0x3fU 
                                                 & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds 
                                                    >> 6U))) 
                                         << 1U))) | 
                               (1U & ((IData)(vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__data_fetched_st1) 
                                      | (0U == (0x3fU 
                                                & vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__issue__DOT__g_issue_slices__BRA__0__KET____DOT__issue_slice__DOT__operands__DOT__src_opds))))))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_req_frm 
        = (7U & ((IData)(((0x1c000U == (0x1c000U & 
                                        vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU])) 
                          & (0xeU != (0xfU & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xdU] 
                                              >> 0x11U)))))
                  ? (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__csr_unit__DOT__csr_data__DOT__fcsr 
                     >> (0x1fU & ((IData)(5U) + VL_SHIFTL_III(5,32,32, 
                                                              (3U 
                                                               & (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xeU] 
                                                                  >> 0x18U)), 3U))))
                  : ((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                      << 0x12U) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xcU] 
                                   >> 0xeU))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[8U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[4U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][0U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][1U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[9U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[1U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[6U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[5U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][2U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[2U][3U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[2U] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[1U] 
                                                  >> 3U)))) 
                   >> 0x20U));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][4U] 
        = (IData)((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
                                    << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                                                 >> 3U)))));
    vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__g_fpus__BRA__0__KET____DOT__fpu_dpi__DOT__operands[0U][5U] 
        = (IData)(((QData)((IData)(((vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xbU] 
                                     << 0x1dU) | (vlSelf->Vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__fpu_unit__DOT__dispatch_unit__DOT__g_blocks__BRA__0__KET____DOT__execute_data_w[0xaU] 
                                                  >> 3U)))) 
                   >> 0x20U));
}
