<html>
<head>
<title>PSKey List for Build 0x10b7</title>
<style type="text/css">
<!--
body, h1, h2, th, td, p, li {font-family:Arial, helvetica, sans-serif;}

h1                  {font-size:12pt;}
h2                  {font-size:10pt;}
h3                  {font-size:10pt;}
body, th, td, p, li {font-size: 9pt;}

table  {border-collapse: collapse;}
th, td {border: solid; border-width: 1;}
table.unboxed td, table.unboxed th {border: none; padding-right: 2em;}
-->
</style>
</head>
<body>
<h1>PSKey List for Build 0x10b7</h1>
<ul>
<li><a href="#PSKeys Listed Alphabetically">Alphabetical</a>
<li><a href="#PSKeys Listed Numerically">Numerical
<li><a href="#permuted_index">Permuted
</ul>
<h2><a name="PSKeys Listed Alphabetically">PSKeys Listed Alphabetically</a></h2>
<table class=unboxed border=0>
<tr><td>0x00f8</td><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_AFH_ADAPTATION_RESPONSE_TIME</a></td></tr>
<tr><td>0x010b</td><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_AFH_MIN_MAP_CHANGE</a></td></tr>
<tr><td>0x00f9</td><td><a href="#PSKEY_AFH_OPTIONS">PSKEY_AFH_OPTIONS</a></td></tr>
<tr><td>0x00fb</td><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_AFH_REENABLE_CHANNEL_TIME</a></td></tr>
<tr><td>0x010c</td><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_LP_RUN_PERIOD</a></td></tr>
<tr><td>0x00fa</td><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_RSSI_RUN_PERIOD</a></td></tr>
<tr><td>0x0109</td><td><a href="#PSKEY_AFH_RSSI_THRESHOLD">PSKEY_AFH_RSSI_THRESHOLD</a></td></tr>
<tr><td>0x003d</td><td><a href="#PSKEY_AGC_HYST_LEVELS">PSKEY_AGC_HYST_LEVELS</a></td></tr>
<tr><td>0x003f</td><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_AGC_IQ_LVL_VALUES</a></td></tr>
<tr><td>0x041f</td><td><a href="#PSKEY_AMUX_AIO0">PSKEY_AMUX_AIO0</a></td></tr>
<tr><td>0x0420</td><td><a href="#PSKEY_AMUX_AIO1">PSKEY_AMUX_AIO1</a></td></tr>
<tr><td>0x0421</td><td><a href="#PSKEY_AMUX_AIO2">PSKEY_AMUX_AIO2</a></td></tr>
<tr><td>0x0422</td><td><a href="#PSKEY_AMUX_AIO3">PSKEY_AMUX_AIO3</a></td></tr>
<tr><td>0x01fe</td><td><a href="#PSKEY_ANA_FREQ">PSKEY_ANA_FREQ</a></td></tr>
<tr><td>0x01f6</td><td><a href="#PSKEY_ANA_FTRIM">PSKEY_ANA_FTRIM</a></td></tr>
<tr><td>0x020c</td><td><a href="#PSKEY_ANA_RX_FTRIM">PSKEY_ANA_RX_FTRIM</a></td></tr>
<tr><td>0x020b</td><td><a href="#PSKEY_ANA_RX_LEVEL">PSKEY_ANA_RX_LEVEL</a></td></tr>
<tr><td>0x03a7</td><td><a href="#PSKEY_ANALOGUE_ATTENUATOR">PSKEY_ANALOGUE_ATTENUATOR</a></td></tr>
<tr><td>0x035f</td><td><a href="#PSKEY_ARP_CACHE_TIMEOUT">PSKEY_ARP_CACHE_TIMEOUT</a></td></tr>
<tr><td>0x01fd</td><td><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">PSKEY_BCCMD_SECURITY_ACTIVE</a></td></tr>
<tr><td>0x01aa</td><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_CNF_CNT_LIMIT</a></td></tr>
<tr><td>0x0410</td><td><a href="#PSKEY_BCSP_LM_MODE">PSKEY_BCSP_LM_MODE</a></td></tr>
<tr><td>0x0192</td><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_BCSP_LM_PS_BLOCK</a></td></tr>
<tr><td>0x0411</td><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_BCSP_LM_SYNC_RETRIES</a></td></tr>
<tr><td>0x0412</td><td><a href="#PSKEY_BCSP_LM_TSHY">PSKEY_BCSP_LM_TSHY</a></td></tr>
<tr><td>0x0001</td><td><a href="#PSKEY_BDADDR">PSKEY_BDADDR</a></td></tr>
<tr><td>0x0034</td><td><a href="#PSKEY_BT_CLOCK_INIT">PSKEY_BT_CLOCK_INIT</a></td></tr>
<tr><td>0x03de</td><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_CDMA_LO_ERROR_LIMITS</a></td></tr>
<tr><td>0x03df</td><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_LO_REF_LIMITS</a></td></tr>
<tr><td>0x03b7</td><td><a href="#PSKEY_CHARGER_TRIM">PSKEY_CHARGER_TRIM</a></td></tr>
<tr><td>0x03b0</td><td><a href="#PSKEY_CLASS1_IQ_LVL">PSKEY_CLASS1_IQ_LVL</a></td></tr>
<tr><td>0x03af</td><td><a href="#PSKEY_CLASS1_TX_CONFIG2">PSKEY_CLASS1_TX_CONFIG2</a></td></tr>
<tr><td>0x0003</td><td><a href="#PSKEY_CLASSOFDEVICE">PSKEY_CLASSOFDEVICE</a></td></tr>
<tr><td>0x0246</td><td><a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_CLOCK_REQUEST_ENABLE</a></td></tr>
<tr><td>0x03b6</td><td><a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_CLOCK_REQUEST_FEATURES</a></td></tr>
<tr><td>0x03dd</td><td><a href="#PSKEY_CLOCK_STARTUP_DELAY">PSKEY_CLOCK_STARTUP_DELAY</a></td></tr>
<tr><td>0x01b8</td><td><a href="#PSKEY_CODEC_IN_GAIN">PSKEY_CODEC_IN_GAIN</a></td></tr>
<tr><td>0x21df</td><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_MIN_CPU_CLOCK</a></td></tr>
<tr><td>0x01b7</td><td><a href="#PSKEY_CODEC_OUT_GAIN">PSKEY_CODEC_OUT_GAIN</a></td></tr>
<tr><td>0x01b9</td><td><a href="#PSKEY_CODEC_PIO">PSKEY_CODEC_PIO</a></td></tr>
<tr><td>0x0112</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE</a></td></tr>
<tr><td>0x010f</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME</a></td></tr>
<tr><td>0x0111</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL</a></td></tr>
<tr><td>0x0110</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM</a></td></tr>
<tr><td>0x0036</td><td><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_CONDITIONAL_SCAN_ENABLE</a></td></tr>
<tr><td>0x0037</td><td><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">PSKEY_CONDITIONAL_SCAN_THRESHOLD</a></td></tr>
<tr><td>0x0002</td><td><a href="#PSKEY_COUNTRYCODE">PSKEY_COUNTRYCODE</a></td></tr>
<tr><td>0x0251</td><td><a href="#PSKEY_CPU_IDLE_MODE">PSKEY_CPU_IDLE_MODE</a></td></tr>
<tr><td>0x0252</td><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_DEEP_SLEEP_CLEAR_RTS</a></td></tr>
<tr><td>0x03dc</td><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_DEEP_SLEEP_CORRECTION_FACTOR</a></td></tr>
<tr><td>0x0255</td><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_SLEEP_PIO_WAKE</a></td></tr>
<tr><td>0x0229</td><td><a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_STATE</a></td></tr>
<tr><td>0x03c3</td><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</a></td></tr>
<tr><td>0x023c</td><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_SLEEP_WAKE_CTS</a></td></tr>
<tr><td>0x0004</td><td><a href="#PSKEY_DEVICE_DRIFT">PSKEY_DEVICE_DRIFT</a></td></tr>
<tr><td>0x0005</td><td><a href="#PSKEY_DEVICE_JITTER">PSKEY_DEVICE_JITTER</a></td></tr>
<tr><td>0x0108</td><td><a href="#PSKEY_DEVICE_NAME">PSKEY_DEVICE_NAME</a></td></tr>
<tr><td>0x0136</td><td><a href="#PSKEY_DFU_ATTRIBUTES">PSKEY_DFU_ATTRIBUTES</a></td></tr>
<tr><td>0x03f6</td><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD</a></td></tr>
<tr><td>0x03f5</td><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD</a></td></tr>
<tr><td>0x03f4</td><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT</a></td></tr>
<tr><td>0x0137</td><td><a href="#PSKEY_DFU_DETACH_TO">PSKEY_DFU_DETACH_TO</a></td></tr>
<tr><td>0x0139</td><td><a href="#PSKEY_DFU_ENABLE">PSKEY_DFU_ENABLE</a></td></tr>
<tr><td>0x013a</td><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_DFU_LIN_REG_ENABLE</a></td></tr>
<tr><td>0x0138</td><td><a href="#PSKEY_DFU_TRANSFER_SIZE">PSKEY_DFU_TRANSFER_SIZE</a></td></tr>
<tr><td>0x0160</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_VMAPP_PK_M_DASH</a></td></tr>
<tr><td>0x015f</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB</a></td></tr>
<tr><td>0x015e</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB</a></td></tr>
<tr><td>0x0162</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_PK_R2N_LSB</a></td></tr>
<tr><td>0x0161</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_PK_R2N_MSB</a></td></tr>
<tr><td>0x03e6</td><td><a href="#PSKEY_DRAIN_BORE_COUNTERS">PSKEY_DRAIN_BORE_COUNTERS</a></td></tr>
<tr><td>0x03e3</td><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_DRAIN_BORE_CURRENT_PEAK</a></td></tr>
<tr><td>0x03e7</td><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_DRAIN_BORE_TIMER_COUNTERS</a></td></tr>
<tr><td>0x0256</td><td><a href="#PSKEY_DRAIN_BORE_TIMERS">PSKEY_DRAIN_BORE_TIMERS</a></td></tr>
<tr><td>0x0257</td><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_DRAIN_TX_POWER_BASE</a></td></tr>
<tr><td>0x0268</td><td><a href="#PSKEY_DUT_VM_DISABLE">PSKEY_DUT_VM_DISABLE</a></td></tr>
<tr><td>0x0052</td><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_EDR_MODE_SWITCH_PIO</a></td></tr>
<tr><td>0x0051</td><td><a href="#PSKEY_EDR_SWITCH_MODE">PSKEY_EDR_SWITCH_MODE</a></td></tr>
<tr><td>0x0010</td><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_MASTERY_WITH_SLAVERY</a></td></tr>
<tr><td>0x00db</td><td><a href="#PSKEY_ENC_KEY_LMAX">PSKEY_ENC_KEY_LMAX</a></td></tr>
<tr><td>0x00da</td><td><a href="#PSKEY_ENC_KEY_LMIN">PSKEY_ENC_KEY_LMIN</a></td></tr>
<tr><td>0x0114</td><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_ERROR_CODE_LTADDR_EXHAUSTION</a></td></tr>
<tr><td>0x2001</td><td><a href="#PSKEY_EXTENDED_STUB">PSKEY_EXTENDED_STUB</a></td></tr>
<tr><td>0x023d</td><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_FC_HC2H_FLUSH_DELAY</a></td></tr>
<tr><td>0x035b</td><td><a href="#PSKEY_FIXED_PIN">PSKEY_FIXED_PIN</a></td></tr>
<tr><td>0x03e1</td><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_FORCE_16MHZ_REF_PIO</a></td></tr>
<tr><td>0x00c9</td><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_KEY_PIGEON_HOLE</a></td></tr>
<tr><td>0x0221</td><td><a href="#PSKEY_GBL_MISC_ENABLES">PSKEY_GBL_MISC_ENABLES</a></td></tr>
<tr><td>0x0011</td><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_ACL_PKT_LEN</a></td></tr>
<tr><td>0x0013</td><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_MAX_ACL_PKTS</a></td></tr>
<tr><td>0x0012</td><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_SCO_PKT_LEN</a></td></tr>
<tr><td>0x0014</td><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_MAX_SCO_PKTS</a></td></tr>
<tr><td>0x01cf</td><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_H4DS_LE_TIMER_PERIOD</a></td></tr>
<tr><td>0x01cd</td><td><a href="#PSKEY_H4DS_MAXWU">PSKEY_H4DS_MAXWU</a></td></tr>
<tr><td>0x01d0</td><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_H4DS_TWU_TIMER_PERIOD</a></td></tr>
<tr><td>0x01d1</td><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_UART_IDLE_TIMER_PERIOD</a></td></tr>
<tr><td>0x01cc</td><td><a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a></td></tr>
<tr><td>0x0237</td><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_FREEZE_PERIOD</a></td></tr>
<tr><td>0x010d</td><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_HCI_LMP_LOCAL_VERSION</a></td></tr>
<tr><td>0x00f2</td><td><a href="#PSKEY_HCI_NOP_DISABLE">PSKEY_HCI_NOP_DISABLE</a></td></tr>
<tr><td>0x0360</td><td><a href="#PSKEY_HFP_POWER_TABLE">PSKEY_HFP_POWER_TABLE</a></td></tr>
<tr><td>0x044d</td><td><a href="#PSKEY_HIDIO_AGILENT">PSKEY_HIDIO_AGILENT</a></td></tr>
<tr><td>0x0452</td><td><a href="#PSKEY_HIDIO_AGILENT_SP2">PSKEY_HIDIO_AGILENT_SP2</a></td></tr>
<tr><td>0x0453</td><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_HIDIO_AVAGO_LASER_CONFIG</a></td></tr>
<tr><td>0x0450</td><td><a href="#PSKEY_HIDIO_BUFFER_SIZE">PSKEY_HIDIO_BUFFER_SIZE</a></td></tr>
<tr><td>0x044e</td><td><a href="#PSKEY_HIDIO_BUTTON">PSKEY_HIDIO_BUTTON</a></td></tr>
<tr><td>0x0451</td><td><a href="#PSKEY_HIDIO_UART">PSKEY_HIDIO_UART</a></td></tr>
<tr><td>0x044f</td><td><a href="#PSKEY_HIDIO_WHEEL">PSKEY_HIDIO_WHEEL</a></td></tr>
<tr><td>0x0113</td><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_HOLD_ERROR_MESSAGE_NUMBER</a></td></tr>
<tr><td>0x01f9</td><td><a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a></td></tr>
<tr><td>0x0250</td><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_HOST_INTERFACE_PIO_USB</a></td></tr>
<tr><td>0x01ad</td><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_HOSTIO_BREAK_POLL_PERIOD</a></td></tr>
<tr><td>0x0193</td><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_HOSTIO_FC_PS_BLOCK</a></td></tr>
<tr><td>0x01a7</td><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE</a></td></tr>
<tr><td>0x01b0</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_HOSTIO_MAP_SCO_CODEC</a></td></tr>
<tr><td>0x01ab</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_SCO_PCM</a></td></tr>
<tr><td>0x01bd</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_PCM_SLOT</a></td></tr>
<tr><td>0x01ae</td><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE</a></td></tr>
<tr><td>0x0194</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a></td></tr>
<tr><td>0x0195</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PSKEY_HOSTIO_PROTOCOL_INFO1</a></td></tr>
<tr><td>0x0196</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PSKEY_HOSTIO_PROTOCOL_INFO2</a></td></tr>
<tr><td>0x0197</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PSKEY_HOSTIO_PROTOCOL_INFO3</a></td></tr>
<tr><td>0x0198</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PSKEY_HOSTIO_PROTOCOL_INFO4</a></td></tr>
<tr><td>0x0199</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PSKEY_HOSTIO_PROTOCOL_INFO5</a></td></tr>
<tr><td>0x019a</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PSKEY_HOSTIO_PROTOCOL_INFO6</a></td></tr>
<tr><td>0x019b</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PSKEY_HOSTIO_PROTOCOL_INFO7</a></td></tr>
<tr><td>0x019c</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PSKEY_HOSTIO_PROTOCOL_INFO8</a></td></tr>
<tr><td>0x019d</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PSKEY_HOSTIO_PROTOCOL_INFO9</a></td></tr>
<tr><td>0x019e</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PSKEY_HOSTIO_PROTOCOL_INFO10</a></td></tr>
<tr><td>0x019f</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PSKEY_HOSTIO_PROTOCOL_INFO11</a></td></tr>
<tr><td>0x01a0</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PSKEY_HOSTIO_PROTOCOL_INFO12</a></td></tr>
<tr><td>0x01a1</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PSKEY_HOSTIO_PROTOCOL_INFO13</a></td></tr>
<tr><td>0x01a2</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PSKEY_HOSTIO_PROTOCOL_INFO14</a></td></tr>
<tr><td>0x01a3</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PSKEY_HOSTIO_PROTOCOL_INFO15</a></td></tr>
<tr><td>0x01bc</td><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_HOSTIO_SCO_HCI_THRESHOLDS</a></td></tr>
<tr><td>0x01bb</td><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_HOSTIO_SCO_PCM_THRESHOLDS</a></td></tr>
<tr><td>0x01c8</td><td><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_HOSTIO_THROTTLE_TIMEOUT</a></td></tr>
<tr><td>0x01a4</td><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_UART_RESET_TIMEOUT</a></td></tr>
<tr><td>0x01a5</td><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_HCI_EXTN</a></td></tr>
<tr><td>0x01a6</td><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_USE_HCI_EXTN_CCFC</a></td></tr>
<tr><td>0x01fc</td><td><a href="#PSKEY_HQ_ACTIVE">PSKEY_HQ_ACTIVE</a></td></tr>
<tr><td>0x01fb</td><td><a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_HQ_HOST_TIMEOUT</a></td></tr>
<tr><td>0x03be</td><td><a href="#PSKEY_I2C_CONFIG">PSKEY_I2C_CONFIG</a></td></tr>
<tr><td>0x03cd</td><td><a href="#PSKEY_INITIAL_BOOTMODE">PSKEY_INITIAL_BOOTMODE</a></td></tr>
<tr><td>0x03b5</td><td><a href="#PSKEY_INITIAL_PIO_STATE">PSKEY_INITIAL_PIO_STATE</a></td></tr>
<tr><td>0x0355</td><td><a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_STATIC_ADDR</a></td></tr>
<tr><td>0x0359</td><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_STATIC_ROUTER_ADDR</a></td></tr>
<tr><td>0x0358</td><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_SUBNET_MASK</a></td></tr>
<tr><td>0x0354</td><td><a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_STATIC_ADDR</a></td></tr>
<tr><td>0x0356</td><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_STATIC_PREFIX_LEN</a></td></tr>
<tr><td>0x0357</td><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_STATIC_ROUTER_ADDR</a></td></tr>
<tr><td>0x022d</td><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_IQ_ENABLE_PHASE_TRIM</a></td></tr>
<tr><td>0x0214</td><td><a href="#PSKEY_IQ_TRIM_CHANNEL">PSKEY_IQ_TRIM_CHANNEL</a></td></tr>
<tr><td>0x0215</td><td><a href="#PSKEY_IQ_TRIM_GAIN">PSKEY_IQ_TRIM_GAIN</a></td></tr>
<tr><td>0x023a</td><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_IQ_TRIM_PIO_SETTINGS</a></td></tr>
<tr><td>0x004f</td><td><a href="#PSKEY_LC_CLOCKS_CONFIG">PSKEY_LC_CLOCKS_CONFIG</a></td></tr>
<tr><td>0x0028</td><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_COMBO_DISABLE_PIO_MASK</a></td></tr>
<tr><td>0x002b</td><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS</a></td></tr>
<tr><td>0x002a</td><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE</a></td></tr>
<tr><td>0x0050</td><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY</a></td></tr>
<tr><td>0x0035</td><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK</a></td></tr>
<tr><td>0x004a</td><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_COMBO_DOT11_PIOS_ENABLE</a></td></tr>
<tr><td>0x0033</td><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD</a></td></tr>
<tr><td>0x0045</td><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE</a></td></tr>
<tr><td>0x0030</td><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE</a></td></tr>
<tr><td>0x0029</td><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_MASK</a></td></tr>
<tr><td>0x002e</td><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_LC_CONNECTION_RX_WINDOW</a></td></tr>
<tr><td>0x0021</td><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a></td></tr>
<tr><td>0x004b</td><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_LC_ENABLE_LATE_SAMPLE</a></td></tr>
<tr><td>0x0053</td><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_LC_ENABLE_WATCHDOG_FAULT</a></td></tr>
<tr><td>0x0031</td><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a></td></tr>
<tr><td>0x0015</td><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_LOW_WATER_MARK</a></td></tr>
<tr><td>0x0020</td><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_POOLS_LOW_WATER_MARK</a></td></tr>
<tr><td>0x003b</td><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_LC_LOST_SYNC_SLOTS</a></td></tr>
<tr><td>0x0017</td><td><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_POWER</a></td></tr>
<tr><td>0x002d</td><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_TX_POWER_NO_RSSI</a></td></tr>
<tr><td>0x0047</td><td><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">PSKEY_LC_MULTISLOT_HOLDOFF</a></td></tr>
<tr><td>0x001f</td><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_LC_PEER_POWER_PERIOD</a></td></tr>
<tr><td>0x0022</td><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a></td></tr>
<tr><td>0x03b8</td><td><a href="#PSKEY_LC_USE_THROTTLING">PSKEY_LC_USE_THROTTLING</a></td></tr>
<tr><td>0x0032</td><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_LC_WIDEBAND_RSSI_CONFIG</a></td></tr>
<tr><td>0x00ca</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a></td></tr>
<tr><td>0x00cb</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_LINK_KEY_BD_ADDR1</a></td></tr>
<tr><td>0x00cc</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_LINK_KEY_BD_ADDR2</a></td></tr>
<tr><td>0x00cd</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_LINK_KEY_BD_ADDR3</a></td></tr>
<tr><td>0x00ce</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_LINK_KEY_BD_ADDR4</a></td></tr>
<tr><td>0x00cf</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_LINK_KEY_BD_ADDR5</a></td></tr>
<tr><td>0x00d0</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_LINK_KEY_BD_ADDR6</a></td></tr>
<tr><td>0x00d1</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_LINK_KEY_BD_ADDR7</a></td></tr>
<tr><td>0x00d2</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_LINK_KEY_BD_ADDR8</a></td></tr>
<tr><td>0x00d3</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_LINK_KEY_BD_ADDR9</a></td></tr>
<tr><td>0x00d4</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_LINK_KEY_BD_ADDR10</a></td></tr>
<tr><td>0x00d5</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_LINK_KEY_BD_ADDR11</a></td></tr>
<tr><td>0x00d6</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_LINK_KEY_BD_ADDR12</a></td></tr>
<tr><td>0x00d7</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_LINK_KEY_BD_ADDR13</a></td></tr>
<tr><td>0x00d8</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_LINK_KEY_BD_ADDR14</a></td></tr>
<tr><td>0x00d9</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_LINK_KEY_BD_ADDR15</a></td></tr>
<tr><td>0x010a</td><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_SCAN_INTERVAL</a></td></tr>
<tr><td>0x0107</td><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_LM_MAX_ABSENCE_INDEX</a></td></tr>
<tr><td>0x00f4</td><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_LM_MAX_EVENT_FILTERS</a></td></tr>
<tr><td>0x00f7</td><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_MAX_PAGE_HOLD_TIME</a></td></tr>
<tr><td>0x00f6</td><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_TEST_SEND_ACCEPTED_TWICE</a></td></tr>
<tr><td>0x00f0</td><td><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_LM_USE_UNIT_KEY</a></td></tr>
<tr><td>0x010e</td><td><a href="#PSKEY_LMP_REMOTE_VERSION">PSKEY_LMP_REMOTE_VERSION</a></td></tr>
<tr><td>0x0213</td><td><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_ADC_AMPL_MAX</a></td></tr>
<tr><td>0x0212</td><td><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_AMPL_MIN</a></td></tr>
<tr><td>0x0393</td><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_LO_DIV_LATCH_BYPASS</a></td></tr>
<tr><td>0x0211</td><td><a href="#PSKEY_LO_LVL_MAX">PSKEY_LO_LVL_MAX</a></td></tr>
<tr><td>0x0392</td><td><a href="#PSKEY_LO_VCO_STANDBY">PSKEY_LO_VCO_STANDBY</a></td></tr>
<tr><td>0x0423</td><td><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">PSKEY_LOCAL_NAME_SIMPLIFIED</a></td></tr>
<tr><td>0x0106</td><td><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">PSKEY_LOCAL_SUPPORTED_COMMANDS</a></td></tr>
<tr><td>0x00ef</td><td><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_LOCAL_SUPPORTED_FEATURES</a></td></tr>
<tr><td>0x03e4</td><td><a href="#PSKEY_LOOP_FILTER_TRIM">PSKEY_LOOP_FILTER_TRIM</a></td></tr>
<tr><td>0x000d</td><td><a href="#PSKEY_MAX_ACLS">PSKEY_MAX_ACLS</a></td></tr>
<tr><td>0x0238</td><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_FROZEN_HCI_HANDLES</a></td></tr>
<tr><td>0x00fd</td><td><a href="#PSKEY_MAX_PRIVATE_KEYS">PSKEY_MAX_PRIVATE_KEYS</a></td></tr>
<tr><td>0x000f</td><td><a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_REMOTE_MASTERS</a></td></tr>
<tr><td>0x000e</td><td><a href="#PSKEY_MAX_SCOS">PSKEY_MAX_SCOS</a></td></tr>
<tr><td>0x035e</td><td><a href="#PSKEY_MDNS_IPV4_ADDR">PSKEY_MDNS_IPV4_ADDR</a></td></tr>
<tr><td>0x035a</td><td><a href="#PSKEY_MDNS_NAME">PSKEY_MDNS_NAME</a></td></tr>
<tr><td>0x035c</td><td><a href="#PSKEY_MDNS_PORT">PSKEY_MDNS_PORT</a></td></tr>
<tr><td>0x035d</td><td><a href="#PSKEY_MDNS_TTL">PSKEY_MDNS_TTL</a></td></tr>
<tr><td>0x21d5</td><td><a href="#PSKEY_MIN_CPU_CLOCK">PSKEY_MIN_CPU_CLOCK</a></td></tr>
<tr><td>0x03c6</td><td><a href="#PSKEY_MIN_WAIT_STATES">PSKEY_MIN_WAIT_STATES</a></td></tr>
<tr><td>0x025e</td><td><a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a></td></tr>
<tr><td>0x025f</td><td><a href="#PSKEY_MOD_MANUF1">PSKEY_MOD_MANUF1</a></td></tr>
<tr><td>0x0260</td><td><a href="#PSKEY_MOD_MANUF2">PSKEY_MOD_MANUF2</a></td></tr>
<tr><td>0x0261</td><td><a href="#PSKEY_MOD_MANUF3">PSKEY_MOD_MANUF3</a></td></tr>
<tr><td>0x0262</td><td><a href="#PSKEY_MOD_MANUF4">PSKEY_MOD_MANUF4</a></td></tr>
<tr><td>0x0263</td><td><a href="#PSKEY_MOD_MANUF5">PSKEY_MOD_MANUF5</a></td></tr>
<tr><td>0x0264</td><td><a href="#PSKEY_MOD_MANUF6">PSKEY_MOD_MANUF6</a></td></tr>
<tr><td>0x0265</td><td><a href="#PSKEY_MOD_MANUF7">PSKEY_MOD_MANUF7</a></td></tr>
<tr><td>0x0266</td><td><a href="#PSKEY_MOD_MANUF8">PSKEY_MOD_MANUF8</a></td></tr>
<tr><td>0x0267</td><td><a href="#PSKEY_MOD_MANUF9">PSKEY_MOD_MANUF9</a></td></tr>
<tr><td>0x025a</td><td><a href="#PSKEY_MODULE_DESIGN">PSKEY_MODULE_DESIGN</a></td></tr>
<tr><td>0x0259</td><td><a href="#PSKEY_MODULE_ID">PSKEY_MODULE_ID</a></td></tr>
<tr><td>0x025c</td><td><a href="#PSKEY_MODULE_SECURITY_CODE">PSKEY_MODULE_SECURITY_CODE</a></td></tr>
<tr><td>0x03bf</td><td><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_MR_ANA_RX_FTRIM</a></td></tr>
<tr><td>0x21da</td><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM</a></td></tr>
<tr><td>0x0041</td><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_MR_FTRIM_OFFSET_6DB</a></td></tr>
<tr><td>0x0040</td><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_MR_FTRIM_OFFSET_12DB</a></td></tr>
<tr><td>0x03b2</td><td><a href="#PSKEY_MR_PIO_CONFIG">PSKEY_MR_PIO_CONFIG</a></td></tr>
<tr><td>0x21dc</td><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_RX_FILTER_TRIM_POINTS</a></td></tr>
<tr><td>0x21db</td><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_RX_GOLDEN_CURVE_SHAPE</a></td></tr>
<tr><td>0x03ba</td><td><a href="#PSKEY_MR_TX_CONFIG2">PSKEY_MR_TX_CONFIG2</a></td></tr>
<tr><td>0x03bb</td><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_MR_TX_FILTER_CONFIG</a></td></tr>
<tr><td>0x0394</td><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_OFF_TEMP</a></td></tr>
<tr><td>0x0042</td><td><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_NO_CAL_ON_BOOT</a></td></tr>
<tr><td>0x00fc</td><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_ON_ACR_MS_FAIL</a></td></tr>
<tr><td>0x03cc</td><td><a href="#PSKEY_ONCHIP_HCI_CLIENT">PSKEY_ONCHIP_HCI_CLIENT</a></td></tr>
<tr><td>0x0239</td><td><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PSKEY_PAGETABLE_DESTRUCTION_DELAY</a></td></tr>
<tr><td>0x01c9</td><td><a href="#PSKEY_PCM_ALWAYS_ENABLE">PSKEY_PCM_ALWAYS_ENABLE</a></td></tr>
<tr><td>0x01b3</td><td><a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a></td></tr>
<tr><td>0x01b2</td><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST</a></td></tr>
<tr><td>0x01b1</td><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST</a></td></tr>
<tr><td>0x01b5</td><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_CVSD_USE_NEW_FILTER</a></td></tr>
<tr><td>0x01b6</td><td><a href="#PSKEY_PCM_FORMAT">PSKEY_PCM_FORMAT</a></td></tr>
<tr><td>0x01ba</td><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_JITTER_CONFIG</a></td></tr>
<tr><td>0x024d</td><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_MIN_CPU_CLOCK</a></td></tr>
<tr><td>0x01e5</td><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_PCM_SLAVE_PROVIDE_CLOCK</a></td></tr>
<tr><td>0x020f</td><td><a href="#PSKEY_PCM0_ATTENUATION">PSKEY_PCM0_ATTENUATION</a></td></tr>
<tr><td>0x0202</td><td><a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_PIO_PROTECT_MASK</a></td></tr>
<tr><td>0x039f</td><td><a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_WAKEUP_STATE</a></td></tr>
<tr><td>0x0203</td><td><a href="#PSKEY_PMALLOC_SIZES">PSKEY_PMALLOC_SIZES</a></td></tr>
<tr><td>0x0044</td><td><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_MIN_ATTENUATION</a></td></tr>
<tr><td>0x00fe</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a></td></tr>
<tr><td>0x00ff</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_LINK_KEY_BD_ADDR1</a></td></tr>
<tr><td>0x0100</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_LINK_KEY_BD_ADDR2</a></td></tr>
<tr><td>0x0101</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_LINK_KEY_BD_ADDR3</a></td></tr>
<tr><td>0x0102</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_LINK_KEY_BD_ADDR4</a></td></tr>
<tr><td>0x0103</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_LINK_KEY_BD_ADDR5</a></td></tr>
<tr><td>0x0104</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_LINK_KEY_BD_ADDR6</a></td></tr>
<tr><td>0x0105</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_LINK_KEY_BD_ADDR7</a></td></tr>
<tr><td>0x020d</td><td><a href="#PSKEY_PSBC_DATA_VERSION">PSKEY_PSBC_DATA_VERSION</a></td></tr>
<tr><td>0x0320</td><td><a href="#PSKEY_RADIOTEST_ATTEN_INIT">PSKEY_RADIOTEST_ATTEN_INIT</a></td></tr>
<tr><td>0x03ce</td><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS</a></td></tr>
<tr><td>0x032c</td><td><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">PSKEY_RADIOTEST_DISABLE_MODULATION</a></td></tr>
<tr><td>0x0326</td><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_FIRST_TRIM_TIME</a></td></tr>
<tr><td>0x0328</td><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE</a></td></tr>
<tr><td>0x0327</td><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME</a></td></tr>
<tr><td>0x0254</td><td><a href="#PSKEY_RF_RESONANCE_TRIM">PSKEY_RF_RESONANCE_TRIM</a></td></tr>
<tr><td>0x03cf</td><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_TRAP_BAD_DIVISION_RATIOS</a></td></tr>
<tr><td>0x0353</td><td><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_FCOFF_THRESHOLD</a></td></tr>
<tr><td>0x0352</td><td><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_FCON_THRESHOLD</a></td></tr>
<tr><td>0x03c5</td><td><a href="#PSKEY_RSSI_CORRECTION">PSKEY_RSSI_CORRECTION</a></td></tr>
<tr><td>0x0043</td><td><a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a></td></tr>
<tr><td>0x03ca</td><td><a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_RX_ATTEN_BACKOFF</a></td></tr>
<tr><td>0x03c9</td><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_RATE</a></td></tr>
<tr><td>0x03d4</td><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_RX_DYNAMIC_LVL_OFFSET</a></td></tr>
<tr><td>0x023e</td><td><a href="#PSKEY_RX_HIGHSIDE">PSKEY_RX_HIGHSIDE</a></td></tr>
<tr><td>0x003e</td><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_RX_LEVEL_LOW_SIGNAL</a></td></tr>
<tr><td>0x0249</td><td><a href="#PSKEY_RX_MIN_ATTEN">PSKEY_RX_MIN_ATTEN</a></td></tr>
<tr><td>0x03a9</td><td><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_RX_MR_EQ_TAPS</a></td></tr>
<tr><td>0x003c</td><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_RX_MR_SAMP_CONFIG</a></td></tr>
<tr><td>0x003a</td><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_RX_MR_SYNC_CONFIG</a></td></tr>
<tr><td>0x0039</td><td><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_RX_MR_SYNC_TIMING</a></td></tr>
<tr><td>0x0242</td><td><a href="#PSKEY_RX_SINGLE_ENDED">PSKEY_RX_SINGLE_ENDED</a></td></tr>
<tr><td>0x03c4</td><td><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_SCHED_THROTTLE_TIMEOUT</a></td></tr>
<tr><td>0x0390</td><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_CLOCK_FILTER_DIVIDER</a></td></tr>
<tr><td>0x0391</td><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_FILTER_SHIFT</a></td></tr>
<tr><td>0x21d3</td><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_SLOW_CLOCK_SNIFF_SAMPLING</a></td></tr>
<tr><td>0x21d8</td><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS</a></td></tr>
<tr><td>0x0207</td><td><a href="#PSKEY_STUB">PSKEY_STUB</a></td></tr>
<tr><td>0x03c7</td><td><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">PSKEY_SYNTH_TXRX_THRESHOLDS</a></td></tr>
<tr><td>0x03db</td><td><a href="#PSKEY_TEMPERATURE_CALIBRATION">PSKEY_TEMPERATURE_CALIBRATION</a></td></tr>
<tr><td>0x03d7</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM</a></td></tr>
<tr><td>0x03ad</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1</a></td></tr>
<tr><td>0x03da</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a></td></tr>
<tr><td>0x03ae</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1</a></td></tr>
<tr><td>0x03d8</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_VS_DELTA_TX_BB</a></td></tr>
<tr><td>0x03ab</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER</a></td></tr>
<tr><td>0x03aa</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD</a></td></tr>
<tr><td>0x03d9</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL</a></td></tr>
<tr><td>0x03ac</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR</a></td></tr>
<tr><td>0x03d6</td><td><a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_TEST_DELTA_OFFSET</a></td></tr>
<tr><td>0x03d3</td><td><a href="#PSKEY_TEST_FORCE_OFFSET">PSKEY_TEST_FORCE_OFFSET</a></td></tr>
<tr><td>0x03c1</td><td><a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_OFFSET</a></td></tr>
<tr><td>0x03b4</td><td><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_OFFSET_CLASS1</a></td></tr>
<tr><td>0x03c2</td><td><a href="#PSKEY_TRIM_RADIO_FILTERS">PSKEY_TRIM_RADIO_FILTERS</a></td></tr>
<tr><td>0x03b3</td><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_PIO</a></td></tr>
<tr><td>0x0243</td><td><a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_CONFIG</a></td></tr>
<tr><td>0x001d</td><td><a href="#PSKEY_TX_GAIN_RAMP">PSKEY_TX_GAIN_RAMP</a></td></tr>
<tr><td>0x0038</td><td><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_TX_MR_MOD_DELAY</a></td></tr>
<tr><td>0x0217</td><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_HALF_MHZ</a></td></tr>
<tr><td>0x0240</td><td><a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a></td></tr>
<tr><td>0x03a8</td><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_LVL_CLASS1</a></td></tr>
<tr><td>0x0209</td><td><a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a></td></tr>
<tr><td>0x01c4</td><td><a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_TIMEOUT</a></td></tr>
<tr><td>0x0204</td><td><a href="#PSKEY_UART_BAUD_RATE">PSKEY_UART_BAUD_RATE</a></td></tr>
<tr><td>0x01be</td><td><a href="#PSKEY_UART_BAUDRATE">PSKEY_UART_BAUDRATE</a></td></tr>
<tr><td>0x0205</td><td><a href="#PSKEY_UART_CONFIG">PSKEY_UART_CONFIG</a></td></tr>
<tr><td>0x01bf</td><td><a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_CONFIG_BCSP</a></td></tr>
<tr><td>0x03fe</td><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_CONFIG_FLOW_CTRL_EN</a></td></tr>
<tr><td>0x01c0</td><td><a href="#PSKEY_UART_CONFIG_H4">PSKEY_UART_CONFIG_H4</a></td></tr>
<tr><td>0x01cb</td><td><a href="#PSKEY_UART_CONFIG_H4DS">PSKEY_UART_CONFIG_H4DS</a></td></tr>
<tr><td>0x01c1</td><td><a href="#PSKEY_UART_CONFIG_H5">PSKEY_UART_CONFIG_H5</a></td></tr>
<tr><td>0x0402</td><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_CONFIG_NON_BCSP_EN</a></td></tr>
<tr><td>0x03fd</td><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_UART_CONFIG_PARITY_BIT</a></td></tr>
<tr><td>0x0400</td><td><a href="#PSKEY_UART_CONFIG_RTS">PSKEY_UART_CONFIG_RTS</a></td></tr>
<tr><td>0x03ff</td><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_CONFIG_RTS_AUTO_EN</a></td></tr>
<tr><td>0x0403</td><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_CONFIG_RX_RATE_DELAY</a></td></tr>
<tr><td>0x03fc</td><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_UART_CONFIG_STOP_BITS</a></td></tr>
<tr><td>0x0401</td><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_CONFIG_TX_ZERO_EN</a></td></tr>
<tr><td>0x01c2</td><td><a href="#PSKEY_UART_CONFIG_USR">PSKEY_UART_CONFIG_USR</a></td></tr>
<tr><td>0x03b1</td><td><a href="#PSKEY_UART_CONFIG2">PSKEY_UART_CONFIG2</a></td></tr>
<tr><td>0x0419</td><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN</a></td></tr>
<tr><td>0x041d</td><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_CONFIG_NON_BCSP_EN</a></td></tr>
<tr><td>0x0418</td><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_DFU_CONFIG_PARITY_BIT</a></td></tr>
<tr><td>0x041b</td><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_UART_DFU_CONFIG_RTS</a></td></tr>
<tr><td>0x041a</td><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN</a></td></tr>
<tr><td>0x041e</td><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY</a></td></tr>
<tr><td>0x0417</td><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_DFU_CONFIG_STOP_BITS</a></td></tr>
<tr><td>0x041c</td><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_CONFIG_TX_ZERO_EN</a></td></tr>
<tr><td>0x040a</td><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_UART_HOST_ATTENTION_SPAN</a></td></tr>
<tr><td>0x0409</td><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_UART_HOST_INITIAL_STATE</a></td></tr>
<tr><td>0x01c7</td><td><a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a></td></tr>
<tr><td>0x01ca</td><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_SIGNAL</a></td></tr>
<tr><td>0x040b</td><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_UART_HOST_WAKEUP_TIME</a></td></tr>
<tr><td>0x040c</td><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_UART_HOST_WAKEUP_WAIT</a></td></tr>
<tr><td>0x0406</td><td><a href="#PSKEY_UART_SEQ_RETRIES">PSKEY_UART_SEQ_RETRIES</a></td></tr>
<tr><td>0x0405</td><td><a href="#PSKEY_UART_SEQ_TIMEOUT">PSKEY_UART_SEQ_TIMEOUT</a></td></tr>
<tr><td>0x0407</td><td><a href="#PSKEY_UART_SEQ_WINSIZE">PSKEY_UART_SEQ_WINSIZE</a></td></tr>
<tr><td>0x0222</td><td><a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a></td></tr>
<tr><td>0x01c3</td><td><a href="#PSKEY_UART_TX_CRCS">PSKEY_UART_TX_CRCS</a></td></tr>
<tr><td>0x01c5</td><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_MAX_ATTEMPTS</a></td></tr>
<tr><td>0x01c6</td><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_UART_TX_WINDOW_SIZE</a></td></tr>
<tr><td>0x0408</td><td><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_USE_CRC_ON_TX</a></td></tr>
<tr><td>0x02c5</td><td><a href="#PSKEY_USB_ATTRIBUTES">PSKEY_USB_ATTRIBUTES</a></td></tr>
<tr><td>0x03f2</td><td><a href="#PSKEY_USB_ATTRIBUTES_POWER">PSKEY_USB_ATTRIBUTES_POWER</a></td></tr>
<tr><td>0x03f3</td><td><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">PSKEY_USB_ATTRIBUTES_WAKEUP</a></td></tr>
<tr><td>0x02c7</td><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_IF_CLASS_CODES</a></td></tr>
<tr><td>0x02d4</td><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_IF_CLASS_CODES</a></td></tr>
<tr><td>0x02d9</td><td><a href="#PSKEY_USB_CONFIG">PSKEY_USB_CONFIG</a></td></tr>
<tr><td>0x02c4</td><td><a href="#PSKEY_USB_CONFIG_STRING">PSKEY_USB_CONFIG_STRING</a></td></tr>
<tr><td>0x02bd</td><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_USB_DEVICE_CLASS_CODES</a></td></tr>
<tr><td>0x02ca</td><td><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_USB_DFU_CLASS_CODES</a></td></tr>
<tr><td>0x02cb</td><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_USB_DFU_PRODUCT_ID</a></td></tr>
<tr><td>0x03b9</td><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET</a></td></tr>
<tr><td>0x02d8</td><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE</a></td></tr>
<tr><td>0x02c9</td><td><a href="#PSKEY_USB_LANGID">PSKEY_USB_LANGID</a></td></tr>
<tr><td>0x02c1</td><td><a href="#PSKEY_USB_MANUF_STRING">PSKEY_USB_MANUF_STRING</a></td></tr>
<tr><td>0x02c6</td><td><a href="#PSKEY_USB_MAX_POWER">PSKEY_USB_MAX_POWER</a></td></tr>
<tr><td>0x02ce</td><td><a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_DETACH</a></td></tr>
<tr><td>0x02d0</td><td><a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_PULLUP</a></td></tr>
<tr><td>0x02d3</td><td><a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_PIO_RESUME</a></td></tr>
<tr><td>0x02d1</td><td><a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_PIO_VBUS</a></td></tr>
<tr><td>0x02d2</td><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_USB_PIO_WAKE_TIMEOUT</a></td></tr>
<tr><td>0x02cf</td><td><a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_WAKEUP</a></td></tr>
<tr><td>0x02bf</td><td><a href="#PSKEY_USB_PRODUCT_ID">PSKEY_USB_PRODUCT_ID</a></td></tr>
<tr><td>0x02c2</td><td><a href="#PSKEY_USB_PRODUCT_STRING">PSKEY_USB_PRODUCT_STRING</a></td></tr>
<tr><td>0x02c3</td><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_USB_SERIAL_NUMBER_STRING</a></td></tr>
<tr><td>0x02d6</td><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a></td></tr>
<tr><td>0x02d5</td><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a></td></tr>
<tr><td>0x02d7</td><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_PIO_MASK</a></td></tr>
<tr><td>0x02be</td><td><a href="#PSKEY_USB_VENDOR_ID">PSKEY_USB_VENDOR_ID</a></td></tr>
<tr><td>0x02bc</td><td><a href="#PSKEY_USB_VERSION">PSKEY_USB_VERSION</a></td></tr>
<tr><td>0x03c0</td><td><a href="#PSKEY_USB_VM_CONTROL">PSKEY_USB_VM_CONTROL</a></td></tr>
<tr><td>0x023b</td><td><a href="#PSKEY_USE_EXTERNAL_CLOCK">PSKEY_USE_EXTERNAL_CLOCK</a></td></tr>
<tr><td>0x01b4</td><td><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_OLD_BCSP_LE</a></td></tr>
<tr><td>0x028a</td><td><a href="#PSKEY_USR0">PSKEY_USR0</a></td></tr>
<tr><td>0x028b</td><td><a href="#PSKEY_USR1">PSKEY_USR1</a></td></tr>
<tr><td>0x028c</td><td><a href="#PSKEY_USR2">PSKEY_USR2</a></td></tr>
<tr><td>0x028d</td><td><a href="#PSKEY_USR3">PSKEY_USR3</a></td></tr>
<tr><td>0x028e</td><td><a href="#PSKEY_USR4">PSKEY_USR4</a></td></tr>
<tr><td>0x028f</td><td><a href="#PSKEY_USR5">PSKEY_USR5</a></td></tr>
<tr><td>0x0290</td><td><a href="#PSKEY_USR6">PSKEY_USR6</a></td></tr>
<tr><td>0x0291</td><td><a href="#PSKEY_USR7">PSKEY_USR7</a></td></tr>
<tr><td>0x0292</td><td><a href="#PSKEY_USR8">PSKEY_USR8</a></td></tr>
<tr><td>0x0293</td><td><a href="#PSKEY_USR9">PSKEY_USR9</a></td></tr>
<tr><td>0x0294</td><td><a href="#PSKEY_USR10">PSKEY_USR10</a></td></tr>
<tr><td>0x0295</td><td><a href="#PSKEY_USR11">PSKEY_USR11</a></td></tr>
<tr><td>0x0296</td><td><a href="#PSKEY_USR12">PSKEY_USR12</a></td></tr>
<tr><td>0x0297</td><td><a href="#PSKEY_USR13">PSKEY_USR13</a></td></tr>
<tr><td>0x0298</td><td><a href="#PSKEY_USR14">PSKEY_USR14</a></td></tr>
<tr><td>0x0299</td><td><a href="#PSKEY_USR15">PSKEY_USR15</a></td></tr>
<tr><td>0x029a</td><td><a href="#PSKEY_USR16">PSKEY_USR16</a></td></tr>
<tr><td>0x029b</td><td><a href="#PSKEY_USR17">PSKEY_USR17</a></td></tr>
<tr><td>0x029c</td><td><a href="#PSKEY_USR18">PSKEY_USR18</a></td></tr>
<tr><td>0x029d</td><td><a href="#PSKEY_USR19">PSKEY_USR19</a></td></tr>
<tr><td>0x029e</td><td><a href="#PSKEY_USR20">PSKEY_USR20</a></td></tr>
<tr><td>0x029f</td><td><a href="#PSKEY_USR21">PSKEY_USR21</a></td></tr>
<tr><td>0x02a0</td><td><a href="#PSKEY_USR22">PSKEY_USR22</a></td></tr>
<tr><td>0x02a1</td><td><a href="#PSKEY_USR23">PSKEY_USR23</a></td></tr>
<tr><td>0x02a2</td><td><a href="#PSKEY_USR24">PSKEY_USR24</a></td></tr>
<tr><td>0x02a3</td><td><a href="#PSKEY_USR25">PSKEY_USR25</a></td></tr>
<tr><td>0x02a4</td><td><a href="#PSKEY_USR26">PSKEY_USR26</a></td></tr>
<tr><td>0x02a5</td><td><a href="#PSKEY_USR27">PSKEY_USR27</a></td></tr>
<tr><td>0x02a6</td><td><a href="#PSKEY_USR28">PSKEY_USR28</a></td></tr>
<tr><td>0x02a7</td><td><a href="#PSKEY_USR29">PSKEY_USR29</a></td></tr>
<tr><td>0x02a8</td><td><a href="#PSKEY_USR30">PSKEY_USR30</a></td></tr>
<tr><td>0x02a9</td><td><a href="#PSKEY_USR31">PSKEY_USR31</a></td></tr>
<tr><td>0x02aa</td><td><a href="#PSKEY_USR32">PSKEY_USR32</a></td></tr>
<tr><td>0x02ab</td><td><a href="#PSKEY_USR33">PSKEY_USR33</a></td></tr>
<tr><td>0x02ac</td><td><a href="#PSKEY_USR34">PSKEY_USR34</a></td></tr>
<tr><td>0x02ad</td><td><a href="#PSKEY_USR35">PSKEY_USR35</a></td></tr>
<tr><td>0x02ae</td><td><a href="#PSKEY_USR36">PSKEY_USR36</a></td></tr>
<tr><td>0x02af</td><td><a href="#PSKEY_USR37">PSKEY_USR37</a></td></tr>
<tr><td>0x02b0</td><td><a href="#PSKEY_USR38">PSKEY_USR38</a></td></tr>
<tr><td>0x02b1</td><td><a href="#PSKEY_USR39">PSKEY_USR39</a></td></tr>
<tr><td>0x02b2</td><td><a href="#PSKEY_USR40">PSKEY_USR40</a></td></tr>
<tr><td>0x02b3</td><td><a href="#PSKEY_USR41">PSKEY_USR41</a></td></tr>
<tr><td>0x02b4</td><td><a href="#PSKEY_USR42">PSKEY_USR42</a></td></tr>
<tr><td>0x02b5</td><td><a href="#PSKEY_USR43">PSKEY_USR43</a></td></tr>
<tr><td>0x02b6</td><td><a href="#PSKEY_USR44">PSKEY_USR44</a></td></tr>
<tr><td>0x02b7</td><td><a href="#PSKEY_USR45">PSKEY_USR45</a></td></tr>
<tr><td>0x02b8</td><td><a href="#PSKEY_USR46">PSKEY_USR46</a></td></tr>
<tr><td>0x02b9</td><td><a href="#PSKEY_USR47">PSKEY_USR47</a></td></tr>
<tr><td>0x02ba</td><td><a href="#PSKEY_USR48">PSKEY_USR48</a></td></tr>
<tr><td>0x02bb</td><td><a href="#PSKEY_USR49">PSKEY_USR49</a></td></tr>
<tr><td>0x025d</td><td><a href="#PSKEY_VM_DISABLE">PSKEY_VM_DISABLE</a></td></tr>
<tr><td>0x01f8</td><td><a href="#PSKEY_WD_PERIOD">PSKEY_WD_PERIOD</a></td></tr>
<tr><td>0x01f7</td><td><a href="#PSKEY_WD_TIMEOUT">PSKEY_WD_TIMEOUT</a></td></tr>
<tr><td>0x024b</td><td><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">PSKEY_XTAL_TARGET_AMPLITUDE</a></td></tr>
</table><p>
<h2><a name="PSKeys Listed Numerically">PSKeys Listed Numerically</a></h2>
<table class=unboxed border=0>
<tr><td>0x0001</td><td><a href="#PSKEY_BDADDR">PSKEY_BDADDR</a></td></tr>
<tr><td>0x0002</td><td><a href="#PSKEY_COUNTRYCODE">PSKEY_COUNTRYCODE</a></td></tr>
<tr><td>0x0003</td><td><a href="#PSKEY_CLASSOFDEVICE">PSKEY_CLASSOFDEVICE</a></td></tr>
<tr><td>0x0004</td><td><a href="#PSKEY_DEVICE_DRIFT">PSKEY_DEVICE_DRIFT</a></td></tr>
<tr><td>0x0005</td><td><a href="#PSKEY_DEVICE_JITTER">PSKEY_DEVICE_JITTER</a></td></tr>
<tr><td>0x000d</td><td><a href="#PSKEY_MAX_ACLS">PSKEY_MAX_ACLS</a></td></tr>
<tr><td>0x000e</td><td><a href="#PSKEY_MAX_SCOS">PSKEY_MAX_SCOS</a></td></tr>
<tr><td>0x000f</td><td><a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_REMOTE_MASTERS</a></td></tr>
<tr><td>0x0010</td><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_MASTERY_WITH_SLAVERY</a></td></tr>
<tr><td>0x0011</td><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_ACL_PKT_LEN</a></td></tr>
<tr><td>0x0012</td><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_SCO_PKT_LEN</a></td></tr>
<tr><td>0x0013</td><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_MAX_ACL_PKTS</a></td></tr>
<tr><td>0x0014</td><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_MAX_SCO_PKTS</a></td></tr>
<tr><td>0x0015</td><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_LOW_WATER_MARK</a></td></tr>
<tr><td>0x0017</td><td><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_POWER</a></td></tr>
<tr><td>0x001d</td><td><a href="#PSKEY_TX_GAIN_RAMP">PSKEY_TX_GAIN_RAMP</a></td></tr>
<tr><td>0x001f</td><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_LC_PEER_POWER_PERIOD</a></td></tr>
<tr><td>0x0020</td><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_POOLS_LOW_WATER_MARK</a></td></tr>
<tr><td>0x0021</td><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a></td></tr>
<tr><td>0x0022</td><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a></td></tr>
<tr><td>0x0028</td><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_COMBO_DISABLE_PIO_MASK</a></td></tr>
<tr><td>0x0029</td><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_MASK</a></td></tr>
<tr><td>0x002a</td><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE</a></td></tr>
<tr><td>0x002b</td><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS</a></td></tr>
<tr><td>0x002d</td><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_TX_POWER_NO_RSSI</a></td></tr>
<tr><td>0x002e</td><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_LC_CONNECTION_RX_WINDOW</a></td></tr>
<tr><td>0x0030</td><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE</a></td></tr>
<tr><td>0x0031</td><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a></td></tr>
<tr><td>0x0032</td><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_LC_WIDEBAND_RSSI_CONFIG</a></td></tr>
<tr><td>0x0033</td><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD</a></td></tr>
<tr><td>0x0034</td><td><a href="#PSKEY_BT_CLOCK_INIT">PSKEY_BT_CLOCK_INIT</a></td></tr>
<tr><td>0x0035</td><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK</a></td></tr>
<tr><td>0x0036</td><td><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_CONDITIONAL_SCAN_ENABLE</a></td></tr>
<tr><td>0x0037</td><td><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">PSKEY_CONDITIONAL_SCAN_THRESHOLD</a></td></tr>
<tr><td>0x0038</td><td><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_TX_MR_MOD_DELAY</a></td></tr>
<tr><td>0x0039</td><td><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_RX_MR_SYNC_TIMING</a></td></tr>
<tr><td>0x003a</td><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_RX_MR_SYNC_CONFIG</a></td></tr>
<tr><td>0x003b</td><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_LC_LOST_SYNC_SLOTS</a></td></tr>
<tr><td>0x003c</td><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_RX_MR_SAMP_CONFIG</a></td></tr>
<tr><td>0x003d</td><td><a href="#PSKEY_AGC_HYST_LEVELS">PSKEY_AGC_HYST_LEVELS</a></td></tr>
<tr><td>0x003e</td><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_RX_LEVEL_LOW_SIGNAL</a></td></tr>
<tr><td>0x003f</td><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_AGC_IQ_LVL_VALUES</a></td></tr>
<tr><td>0x0040</td><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_MR_FTRIM_OFFSET_12DB</a></td></tr>
<tr><td>0x0041</td><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_MR_FTRIM_OFFSET_6DB</a></td></tr>
<tr><td>0x0042</td><td><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_NO_CAL_ON_BOOT</a></td></tr>
<tr><td>0x0043</td><td><a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a></td></tr>
<tr><td>0x0044</td><td><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_MIN_ATTENUATION</a></td></tr>
<tr><td>0x0045</td><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE</a></td></tr>
<tr><td>0x0047</td><td><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">PSKEY_LC_MULTISLOT_HOLDOFF</a></td></tr>
<tr><td>0x004a</td><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_COMBO_DOT11_PIOS_ENABLE</a></td></tr>
<tr><td>0x004b</td><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_LC_ENABLE_LATE_SAMPLE</a></td></tr>
<tr><td>0x004f</td><td><a href="#PSKEY_LC_CLOCKS_CONFIG">PSKEY_LC_CLOCKS_CONFIG</a></td></tr>
<tr><td>0x0050</td><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY</a></td></tr>
<tr><td>0x0051</td><td><a href="#PSKEY_EDR_SWITCH_MODE">PSKEY_EDR_SWITCH_MODE</a></td></tr>
<tr><td>0x0052</td><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_EDR_MODE_SWITCH_PIO</a></td></tr>
<tr><td>0x0053</td><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_LC_ENABLE_WATCHDOG_FAULT</a></td></tr>
<tr><td>0x00c9</td><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_KEY_PIGEON_HOLE</a></td></tr>
<tr><td>0x00ca</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a></td></tr>
<tr><td>0x00cb</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_LINK_KEY_BD_ADDR1</a></td></tr>
<tr><td>0x00cc</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_LINK_KEY_BD_ADDR2</a></td></tr>
<tr><td>0x00cd</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_LINK_KEY_BD_ADDR3</a></td></tr>
<tr><td>0x00ce</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_LINK_KEY_BD_ADDR4</a></td></tr>
<tr><td>0x00cf</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_LINK_KEY_BD_ADDR5</a></td></tr>
<tr><td>0x00d0</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_LINK_KEY_BD_ADDR6</a></td></tr>
<tr><td>0x00d1</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_LINK_KEY_BD_ADDR7</a></td></tr>
<tr><td>0x00d2</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_LINK_KEY_BD_ADDR8</a></td></tr>
<tr><td>0x00d3</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_LINK_KEY_BD_ADDR9</a></td></tr>
<tr><td>0x00d4</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_LINK_KEY_BD_ADDR10</a></td></tr>
<tr><td>0x00d5</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_LINK_KEY_BD_ADDR11</a></td></tr>
<tr><td>0x00d6</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_LINK_KEY_BD_ADDR12</a></td></tr>
<tr><td>0x00d7</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_LINK_KEY_BD_ADDR13</a></td></tr>
<tr><td>0x00d8</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_LINK_KEY_BD_ADDR14</a></td></tr>
<tr><td>0x00d9</td><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_LINK_KEY_BD_ADDR15</a></td></tr>
<tr><td>0x00da</td><td><a href="#PSKEY_ENC_KEY_LMIN">PSKEY_ENC_KEY_LMIN</a></td></tr>
<tr><td>0x00db</td><td><a href="#PSKEY_ENC_KEY_LMAX">PSKEY_ENC_KEY_LMAX</a></td></tr>
<tr><td>0x00ef</td><td><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_LOCAL_SUPPORTED_FEATURES</a></td></tr>
<tr><td>0x00f0</td><td><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_LM_USE_UNIT_KEY</a></td></tr>
<tr><td>0x00f2</td><td><a href="#PSKEY_HCI_NOP_DISABLE">PSKEY_HCI_NOP_DISABLE</a></td></tr>
<tr><td>0x00f4</td><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_LM_MAX_EVENT_FILTERS</a></td></tr>
<tr><td>0x00f6</td><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_TEST_SEND_ACCEPTED_TWICE</a></td></tr>
<tr><td>0x00f7</td><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_MAX_PAGE_HOLD_TIME</a></td></tr>
<tr><td>0x00f8</td><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_AFH_ADAPTATION_RESPONSE_TIME</a></td></tr>
<tr><td>0x00f9</td><td><a href="#PSKEY_AFH_OPTIONS">PSKEY_AFH_OPTIONS</a></td></tr>
<tr><td>0x00fa</td><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_RSSI_RUN_PERIOD</a></td></tr>
<tr><td>0x00fb</td><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_AFH_REENABLE_CHANNEL_TIME</a></td></tr>
<tr><td>0x00fc</td><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_ON_ACR_MS_FAIL</a></td></tr>
<tr><td>0x00fd</td><td><a href="#PSKEY_MAX_PRIVATE_KEYS">PSKEY_MAX_PRIVATE_KEYS</a></td></tr>
<tr><td>0x00fe</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a></td></tr>
<tr><td>0x00ff</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_LINK_KEY_BD_ADDR1</a></td></tr>
<tr><td>0x0100</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_LINK_KEY_BD_ADDR2</a></td></tr>
<tr><td>0x0101</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_LINK_KEY_BD_ADDR3</a></td></tr>
<tr><td>0x0102</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_LINK_KEY_BD_ADDR4</a></td></tr>
<tr><td>0x0103</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_LINK_KEY_BD_ADDR5</a></td></tr>
<tr><td>0x0104</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_LINK_KEY_BD_ADDR6</a></td></tr>
<tr><td>0x0105</td><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_LINK_KEY_BD_ADDR7</a></td></tr>
<tr><td>0x0106</td><td><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">PSKEY_LOCAL_SUPPORTED_COMMANDS</a></td></tr>
<tr><td>0x0107</td><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_LM_MAX_ABSENCE_INDEX</a></td></tr>
<tr><td>0x0108</td><td><a href="#PSKEY_DEVICE_NAME">PSKEY_DEVICE_NAME</a></td></tr>
<tr><td>0x0109</td><td><a href="#PSKEY_AFH_RSSI_THRESHOLD">PSKEY_AFH_RSSI_THRESHOLD</a></td></tr>
<tr><td>0x010a</td><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_SCAN_INTERVAL</a></td></tr>
<tr><td>0x010b</td><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_AFH_MIN_MAP_CHANGE</a></td></tr>
<tr><td>0x010c</td><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_LP_RUN_PERIOD</a></td></tr>
<tr><td>0x010d</td><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_HCI_LMP_LOCAL_VERSION</a></td></tr>
<tr><td>0x010e</td><td><a href="#PSKEY_LMP_REMOTE_VERSION">PSKEY_LMP_REMOTE_VERSION</a></td></tr>
<tr><td>0x010f</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME</a></td></tr>
<tr><td>0x0110</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM</a></td></tr>
<tr><td>0x0111</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL</a></td></tr>
<tr><td>0x0112</td><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE</a></td></tr>
<tr><td>0x0113</td><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_HOLD_ERROR_MESSAGE_NUMBER</a></td></tr>
<tr><td>0x0114</td><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_ERROR_CODE_LTADDR_EXHAUSTION</a></td></tr>
<tr><td>0x0136</td><td><a href="#PSKEY_DFU_ATTRIBUTES">PSKEY_DFU_ATTRIBUTES</a></td></tr>
<tr><td>0x0137</td><td><a href="#PSKEY_DFU_DETACH_TO">PSKEY_DFU_DETACH_TO</a></td></tr>
<tr><td>0x0138</td><td><a href="#PSKEY_DFU_TRANSFER_SIZE">PSKEY_DFU_TRANSFER_SIZE</a></td></tr>
<tr><td>0x0139</td><td><a href="#PSKEY_DFU_ENABLE">PSKEY_DFU_ENABLE</a></td></tr>
<tr><td>0x013a</td><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_DFU_LIN_REG_ENABLE</a></td></tr>
<tr><td>0x015e</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB</a></td></tr>
<tr><td>0x015f</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB</a></td></tr>
<tr><td>0x0160</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_VMAPP_PK_M_DASH</a></td></tr>
<tr><td>0x0161</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_PK_R2N_MSB</a></td></tr>
<tr><td>0x0162</td><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_PK_R2N_LSB</a></td></tr>
<tr><td>0x0192</td><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_BCSP_LM_PS_BLOCK</a></td></tr>
<tr><td>0x0193</td><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_HOSTIO_FC_PS_BLOCK</a></td></tr>
<tr><td>0x0194</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a></td></tr>
<tr><td>0x0195</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PSKEY_HOSTIO_PROTOCOL_INFO1</a></td></tr>
<tr><td>0x0196</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PSKEY_HOSTIO_PROTOCOL_INFO2</a></td></tr>
<tr><td>0x0197</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PSKEY_HOSTIO_PROTOCOL_INFO3</a></td></tr>
<tr><td>0x0198</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PSKEY_HOSTIO_PROTOCOL_INFO4</a></td></tr>
<tr><td>0x0199</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PSKEY_HOSTIO_PROTOCOL_INFO5</a></td></tr>
<tr><td>0x019a</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PSKEY_HOSTIO_PROTOCOL_INFO6</a></td></tr>
<tr><td>0x019b</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PSKEY_HOSTIO_PROTOCOL_INFO7</a></td></tr>
<tr><td>0x019c</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PSKEY_HOSTIO_PROTOCOL_INFO8</a></td></tr>
<tr><td>0x019d</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PSKEY_HOSTIO_PROTOCOL_INFO9</a></td></tr>
<tr><td>0x019e</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PSKEY_HOSTIO_PROTOCOL_INFO10</a></td></tr>
<tr><td>0x019f</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PSKEY_HOSTIO_PROTOCOL_INFO11</a></td></tr>
<tr><td>0x01a0</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PSKEY_HOSTIO_PROTOCOL_INFO12</a></td></tr>
<tr><td>0x01a1</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PSKEY_HOSTIO_PROTOCOL_INFO13</a></td></tr>
<tr><td>0x01a2</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PSKEY_HOSTIO_PROTOCOL_INFO14</a></td></tr>
<tr><td>0x01a3</td><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PSKEY_HOSTIO_PROTOCOL_INFO15</a></td></tr>
<tr><td>0x01a4</td><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_UART_RESET_TIMEOUT</a></td></tr>
<tr><td>0x01a5</td><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_HCI_EXTN</a></td></tr>
<tr><td>0x01a6</td><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_USE_HCI_EXTN_CCFC</a></td></tr>
<tr><td>0x01a7</td><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE</a></td></tr>
<tr><td>0x01aa</td><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_CNF_CNT_LIMIT</a></td></tr>
<tr><td>0x01ab</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_SCO_PCM</a></td></tr>
<tr><td>0x01ad</td><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_HOSTIO_BREAK_POLL_PERIOD</a></td></tr>
<tr><td>0x01ae</td><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE</a></td></tr>
<tr><td>0x01b0</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_HOSTIO_MAP_SCO_CODEC</a></td></tr>
<tr><td>0x01b1</td><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST</a></td></tr>
<tr><td>0x01b2</td><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST</a></td></tr>
<tr><td>0x01b3</td><td><a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a></td></tr>
<tr><td>0x01b4</td><td><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_OLD_BCSP_LE</a></td></tr>
<tr><td>0x01b5</td><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_CVSD_USE_NEW_FILTER</a></td></tr>
<tr><td>0x01b6</td><td><a href="#PSKEY_PCM_FORMAT">PSKEY_PCM_FORMAT</a></td></tr>
<tr><td>0x01b7</td><td><a href="#PSKEY_CODEC_OUT_GAIN">PSKEY_CODEC_OUT_GAIN</a></td></tr>
<tr><td>0x01b8</td><td><a href="#PSKEY_CODEC_IN_GAIN">PSKEY_CODEC_IN_GAIN</a></td></tr>
<tr><td>0x01b9</td><td><a href="#PSKEY_CODEC_PIO">PSKEY_CODEC_PIO</a></td></tr>
<tr><td>0x01ba</td><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_JITTER_CONFIG</a></td></tr>
<tr><td>0x01bb</td><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_HOSTIO_SCO_PCM_THRESHOLDS</a></td></tr>
<tr><td>0x01bc</td><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_HOSTIO_SCO_HCI_THRESHOLDS</a></td></tr>
<tr><td>0x01bd</td><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_PCM_SLOT</a></td></tr>
<tr><td>0x01be</td><td><a href="#PSKEY_UART_BAUDRATE">PSKEY_UART_BAUDRATE</a></td></tr>
<tr><td>0x01bf</td><td><a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_CONFIG_BCSP</a></td></tr>
<tr><td>0x01c0</td><td><a href="#PSKEY_UART_CONFIG_H4">PSKEY_UART_CONFIG_H4</a></td></tr>
<tr><td>0x01c1</td><td><a href="#PSKEY_UART_CONFIG_H5">PSKEY_UART_CONFIG_H5</a></td></tr>
<tr><td>0x01c2</td><td><a href="#PSKEY_UART_CONFIG_USR">PSKEY_UART_CONFIG_USR</a></td></tr>
<tr><td>0x01c3</td><td><a href="#PSKEY_UART_TX_CRCS">PSKEY_UART_TX_CRCS</a></td></tr>
<tr><td>0x01c4</td><td><a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_TIMEOUT</a></td></tr>
<tr><td>0x01c5</td><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_MAX_ATTEMPTS</a></td></tr>
<tr><td>0x01c6</td><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_UART_TX_WINDOW_SIZE</a></td></tr>
<tr><td>0x01c7</td><td><a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a></td></tr>
<tr><td>0x01c8</td><td><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_HOSTIO_THROTTLE_TIMEOUT</a></td></tr>
<tr><td>0x01c9</td><td><a href="#PSKEY_PCM_ALWAYS_ENABLE">PSKEY_PCM_ALWAYS_ENABLE</a></td></tr>
<tr><td>0x01ca</td><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_SIGNAL</a></td></tr>
<tr><td>0x01cb</td><td><a href="#PSKEY_UART_CONFIG_H4DS">PSKEY_UART_CONFIG_H4DS</a></td></tr>
<tr><td>0x01cc</td><td><a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a></td></tr>
<tr><td>0x01cd</td><td><a href="#PSKEY_H4DS_MAXWU">PSKEY_H4DS_MAXWU</a></td></tr>
<tr><td>0x01cf</td><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_H4DS_LE_TIMER_PERIOD</a></td></tr>
<tr><td>0x01d0</td><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_H4DS_TWU_TIMER_PERIOD</a></td></tr>
<tr><td>0x01d1</td><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_UART_IDLE_TIMER_PERIOD</a></td></tr>
<tr><td>0x01e5</td><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_PCM_SLAVE_PROVIDE_CLOCK</a></td></tr>
<tr><td>0x01f6</td><td><a href="#PSKEY_ANA_FTRIM">PSKEY_ANA_FTRIM</a></td></tr>
<tr><td>0x01f7</td><td><a href="#PSKEY_WD_TIMEOUT">PSKEY_WD_TIMEOUT</a></td></tr>
<tr><td>0x01f8</td><td><a href="#PSKEY_WD_PERIOD">PSKEY_WD_PERIOD</a></td></tr>
<tr><td>0x01f9</td><td><a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a></td></tr>
<tr><td>0x01fb</td><td><a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_HQ_HOST_TIMEOUT</a></td></tr>
<tr><td>0x01fc</td><td><a href="#PSKEY_HQ_ACTIVE">PSKEY_HQ_ACTIVE</a></td></tr>
<tr><td>0x01fd</td><td><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">PSKEY_BCCMD_SECURITY_ACTIVE</a></td></tr>
<tr><td>0x01fe</td><td><a href="#PSKEY_ANA_FREQ">PSKEY_ANA_FREQ</a></td></tr>
<tr><td>0x0202</td><td><a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_PIO_PROTECT_MASK</a></td></tr>
<tr><td>0x0203</td><td><a href="#PSKEY_PMALLOC_SIZES">PSKEY_PMALLOC_SIZES</a></td></tr>
<tr><td>0x0204</td><td><a href="#PSKEY_UART_BAUD_RATE">PSKEY_UART_BAUD_RATE</a></td></tr>
<tr><td>0x0205</td><td><a href="#PSKEY_UART_CONFIG">PSKEY_UART_CONFIG</a></td></tr>
<tr><td>0x0207</td><td><a href="#PSKEY_STUB">PSKEY_STUB</a></td></tr>
<tr><td>0x0209</td><td><a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a></td></tr>
<tr><td>0x020b</td><td><a href="#PSKEY_ANA_RX_LEVEL">PSKEY_ANA_RX_LEVEL</a></td></tr>
<tr><td>0x020c</td><td><a href="#PSKEY_ANA_RX_FTRIM">PSKEY_ANA_RX_FTRIM</a></td></tr>
<tr><td>0x020d</td><td><a href="#PSKEY_PSBC_DATA_VERSION">PSKEY_PSBC_DATA_VERSION</a></td></tr>
<tr><td>0x020f</td><td><a href="#PSKEY_PCM0_ATTENUATION">PSKEY_PCM0_ATTENUATION</a></td></tr>
<tr><td>0x0211</td><td><a href="#PSKEY_LO_LVL_MAX">PSKEY_LO_LVL_MAX</a></td></tr>
<tr><td>0x0212</td><td><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_AMPL_MIN</a></td></tr>
<tr><td>0x0213</td><td><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_ADC_AMPL_MAX</a></td></tr>
<tr><td>0x0214</td><td><a href="#PSKEY_IQ_TRIM_CHANNEL">PSKEY_IQ_TRIM_CHANNEL</a></td></tr>
<tr><td>0x0215</td><td><a href="#PSKEY_IQ_TRIM_GAIN">PSKEY_IQ_TRIM_GAIN</a></td></tr>
<tr><td>0x0217</td><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_HALF_MHZ</a></td></tr>
<tr><td>0x0221</td><td><a href="#PSKEY_GBL_MISC_ENABLES">PSKEY_GBL_MISC_ENABLES</a></td></tr>
<tr><td>0x0222</td><td><a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a></td></tr>
<tr><td>0x0229</td><td><a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_STATE</a></td></tr>
<tr><td>0x022d</td><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_IQ_ENABLE_PHASE_TRIM</a></td></tr>
<tr><td>0x0237</td><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_FREEZE_PERIOD</a></td></tr>
<tr><td>0x0238</td><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_FROZEN_HCI_HANDLES</a></td></tr>
<tr><td>0x0239</td><td><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PSKEY_PAGETABLE_DESTRUCTION_DELAY</a></td></tr>
<tr><td>0x023a</td><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_IQ_TRIM_PIO_SETTINGS</a></td></tr>
<tr><td>0x023b</td><td><a href="#PSKEY_USE_EXTERNAL_CLOCK">PSKEY_USE_EXTERNAL_CLOCK</a></td></tr>
<tr><td>0x023c</td><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_SLEEP_WAKE_CTS</a></td></tr>
<tr><td>0x023d</td><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_FC_HC2H_FLUSH_DELAY</a></td></tr>
<tr><td>0x023e</td><td><a href="#PSKEY_RX_HIGHSIDE">PSKEY_RX_HIGHSIDE</a></td></tr>
<tr><td>0x0240</td><td><a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a></td></tr>
<tr><td>0x0242</td><td><a href="#PSKEY_RX_SINGLE_ENDED">PSKEY_RX_SINGLE_ENDED</a></td></tr>
<tr><td>0x0243</td><td><a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_CONFIG</a></td></tr>
<tr><td>0x0246</td><td><a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_CLOCK_REQUEST_ENABLE</a></td></tr>
<tr><td>0x0249</td><td><a href="#PSKEY_RX_MIN_ATTEN">PSKEY_RX_MIN_ATTEN</a></td></tr>
<tr><td>0x024b</td><td><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">PSKEY_XTAL_TARGET_AMPLITUDE</a></td></tr>
<tr><td>0x024d</td><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_MIN_CPU_CLOCK</a></td></tr>
<tr><td>0x0250</td><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_HOST_INTERFACE_PIO_USB</a></td></tr>
<tr><td>0x0251</td><td><a href="#PSKEY_CPU_IDLE_MODE">PSKEY_CPU_IDLE_MODE</a></td></tr>
<tr><td>0x0252</td><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_DEEP_SLEEP_CLEAR_RTS</a></td></tr>
<tr><td>0x0254</td><td><a href="#PSKEY_RF_RESONANCE_TRIM">PSKEY_RF_RESONANCE_TRIM</a></td></tr>
<tr><td>0x0255</td><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_SLEEP_PIO_WAKE</a></td></tr>
<tr><td>0x0256</td><td><a href="#PSKEY_DRAIN_BORE_TIMERS">PSKEY_DRAIN_BORE_TIMERS</a></td></tr>
<tr><td>0x0257</td><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_DRAIN_TX_POWER_BASE</a></td></tr>
<tr><td>0x0259</td><td><a href="#PSKEY_MODULE_ID">PSKEY_MODULE_ID</a></td></tr>
<tr><td>0x025a</td><td><a href="#PSKEY_MODULE_DESIGN">PSKEY_MODULE_DESIGN</a></td></tr>
<tr><td>0x025c</td><td><a href="#PSKEY_MODULE_SECURITY_CODE">PSKEY_MODULE_SECURITY_CODE</a></td></tr>
<tr><td>0x025d</td><td><a href="#PSKEY_VM_DISABLE">PSKEY_VM_DISABLE</a></td></tr>
<tr><td>0x025e</td><td><a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a></td></tr>
<tr><td>0x025f</td><td><a href="#PSKEY_MOD_MANUF1">PSKEY_MOD_MANUF1</a></td></tr>
<tr><td>0x0260</td><td><a href="#PSKEY_MOD_MANUF2">PSKEY_MOD_MANUF2</a></td></tr>
<tr><td>0x0261</td><td><a href="#PSKEY_MOD_MANUF3">PSKEY_MOD_MANUF3</a></td></tr>
<tr><td>0x0262</td><td><a href="#PSKEY_MOD_MANUF4">PSKEY_MOD_MANUF4</a></td></tr>
<tr><td>0x0263</td><td><a href="#PSKEY_MOD_MANUF5">PSKEY_MOD_MANUF5</a></td></tr>
<tr><td>0x0264</td><td><a href="#PSKEY_MOD_MANUF6">PSKEY_MOD_MANUF6</a></td></tr>
<tr><td>0x0265</td><td><a href="#PSKEY_MOD_MANUF7">PSKEY_MOD_MANUF7</a></td></tr>
<tr><td>0x0266</td><td><a href="#PSKEY_MOD_MANUF8">PSKEY_MOD_MANUF8</a></td></tr>
<tr><td>0x0267</td><td><a href="#PSKEY_MOD_MANUF9">PSKEY_MOD_MANUF9</a></td></tr>
<tr><td>0x0268</td><td><a href="#PSKEY_DUT_VM_DISABLE">PSKEY_DUT_VM_DISABLE</a></td></tr>
<tr><td>0x028a</td><td><a href="#PSKEY_USR0">PSKEY_USR0</a></td></tr>
<tr><td>0x028b</td><td><a href="#PSKEY_USR1">PSKEY_USR1</a></td></tr>
<tr><td>0x028c</td><td><a href="#PSKEY_USR2">PSKEY_USR2</a></td></tr>
<tr><td>0x028d</td><td><a href="#PSKEY_USR3">PSKEY_USR3</a></td></tr>
<tr><td>0x028e</td><td><a href="#PSKEY_USR4">PSKEY_USR4</a></td></tr>
<tr><td>0x028f</td><td><a href="#PSKEY_USR5">PSKEY_USR5</a></td></tr>
<tr><td>0x0290</td><td><a href="#PSKEY_USR6">PSKEY_USR6</a></td></tr>
<tr><td>0x0291</td><td><a href="#PSKEY_USR7">PSKEY_USR7</a></td></tr>
<tr><td>0x0292</td><td><a href="#PSKEY_USR8">PSKEY_USR8</a></td></tr>
<tr><td>0x0293</td><td><a href="#PSKEY_USR9">PSKEY_USR9</a></td></tr>
<tr><td>0x0294</td><td><a href="#PSKEY_USR10">PSKEY_USR10</a></td></tr>
<tr><td>0x0295</td><td><a href="#PSKEY_USR11">PSKEY_USR11</a></td></tr>
<tr><td>0x0296</td><td><a href="#PSKEY_USR12">PSKEY_USR12</a></td></tr>
<tr><td>0x0297</td><td><a href="#PSKEY_USR13">PSKEY_USR13</a></td></tr>
<tr><td>0x0298</td><td><a href="#PSKEY_USR14">PSKEY_USR14</a></td></tr>
<tr><td>0x0299</td><td><a href="#PSKEY_USR15">PSKEY_USR15</a></td></tr>
<tr><td>0x029a</td><td><a href="#PSKEY_USR16">PSKEY_USR16</a></td></tr>
<tr><td>0x029b</td><td><a href="#PSKEY_USR17">PSKEY_USR17</a></td></tr>
<tr><td>0x029c</td><td><a href="#PSKEY_USR18">PSKEY_USR18</a></td></tr>
<tr><td>0x029d</td><td><a href="#PSKEY_USR19">PSKEY_USR19</a></td></tr>
<tr><td>0x029e</td><td><a href="#PSKEY_USR20">PSKEY_USR20</a></td></tr>
<tr><td>0x029f</td><td><a href="#PSKEY_USR21">PSKEY_USR21</a></td></tr>
<tr><td>0x02a0</td><td><a href="#PSKEY_USR22">PSKEY_USR22</a></td></tr>
<tr><td>0x02a1</td><td><a href="#PSKEY_USR23">PSKEY_USR23</a></td></tr>
<tr><td>0x02a2</td><td><a href="#PSKEY_USR24">PSKEY_USR24</a></td></tr>
<tr><td>0x02a3</td><td><a href="#PSKEY_USR25">PSKEY_USR25</a></td></tr>
<tr><td>0x02a4</td><td><a href="#PSKEY_USR26">PSKEY_USR26</a></td></tr>
<tr><td>0x02a5</td><td><a href="#PSKEY_USR27">PSKEY_USR27</a></td></tr>
<tr><td>0x02a6</td><td><a href="#PSKEY_USR28">PSKEY_USR28</a></td></tr>
<tr><td>0x02a7</td><td><a href="#PSKEY_USR29">PSKEY_USR29</a></td></tr>
<tr><td>0x02a8</td><td><a href="#PSKEY_USR30">PSKEY_USR30</a></td></tr>
<tr><td>0x02a9</td><td><a href="#PSKEY_USR31">PSKEY_USR31</a></td></tr>
<tr><td>0x02aa</td><td><a href="#PSKEY_USR32">PSKEY_USR32</a></td></tr>
<tr><td>0x02ab</td><td><a href="#PSKEY_USR33">PSKEY_USR33</a></td></tr>
<tr><td>0x02ac</td><td><a href="#PSKEY_USR34">PSKEY_USR34</a></td></tr>
<tr><td>0x02ad</td><td><a href="#PSKEY_USR35">PSKEY_USR35</a></td></tr>
<tr><td>0x02ae</td><td><a href="#PSKEY_USR36">PSKEY_USR36</a></td></tr>
<tr><td>0x02af</td><td><a href="#PSKEY_USR37">PSKEY_USR37</a></td></tr>
<tr><td>0x02b0</td><td><a href="#PSKEY_USR38">PSKEY_USR38</a></td></tr>
<tr><td>0x02b1</td><td><a href="#PSKEY_USR39">PSKEY_USR39</a></td></tr>
<tr><td>0x02b2</td><td><a href="#PSKEY_USR40">PSKEY_USR40</a></td></tr>
<tr><td>0x02b3</td><td><a href="#PSKEY_USR41">PSKEY_USR41</a></td></tr>
<tr><td>0x02b4</td><td><a href="#PSKEY_USR42">PSKEY_USR42</a></td></tr>
<tr><td>0x02b5</td><td><a href="#PSKEY_USR43">PSKEY_USR43</a></td></tr>
<tr><td>0x02b6</td><td><a href="#PSKEY_USR44">PSKEY_USR44</a></td></tr>
<tr><td>0x02b7</td><td><a href="#PSKEY_USR45">PSKEY_USR45</a></td></tr>
<tr><td>0x02b8</td><td><a href="#PSKEY_USR46">PSKEY_USR46</a></td></tr>
<tr><td>0x02b9</td><td><a href="#PSKEY_USR47">PSKEY_USR47</a></td></tr>
<tr><td>0x02ba</td><td><a href="#PSKEY_USR48">PSKEY_USR48</a></td></tr>
<tr><td>0x02bb</td><td><a href="#PSKEY_USR49">PSKEY_USR49</a></td></tr>
<tr><td>0x02bc</td><td><a href="#PSKEY_USB_VERSION">PSKEY_USB_VERSION</a></td></tr>
<tr><td>0x02bd</td><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_USB_DEVICE_CLASS_CODES</a></td></tr>
<tr><td>0x02be</td><td><a href="#PSKEY_USB_VENDOR_ID">PSKEY_USB_VENDOR_ID</a></td></tr>
<tr><td>0x02bf</td><td><a href="#PSKEY_USB_PRODUCT_ID">PSKEY_USB_PRODUCT_ID</a></td></tr>
<tr><td>0x02c1</td><td><a href="#PSKEY_USB_MANUF_STRING">PSKEY_USB_MANUF_STRING</a></td></tr>
<tr><td>0x02c2</td><td><a href="#PSKEY_USB_PRODUCT_STRING">PSKEY_USB_PRODUCT_STRING</a></td></tr>
<tr><td>0x02c3</td><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_USB_SERIAL_NUMBER_STRING</a></td></tr>
<tr><td>0x02c4</td><td><a href="#PSKEY_USB_CONFIG_STRING">PSKEY_USB_CONFIG_STRING</a></td></tr>
<tr><td>0x02c5</td><td><a href="#PSKEY_USB_ATTRIBUTES">PSKEY_USB_ATTRIBUTES</a></td></tr>
<tr><td>0x02c6</td><td><a href="#PSKEY_USB_MAX_POWER">PSKEY_USB_MAX_POWER</a></td></tr>
<tr><td>0x02c7</td><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_IF_CLASS_CODES</a></td></tr>
<tr><td>0x02c9</td><td><a href="#PSKEY_USB_LANGID">PSKEY_USB_LANGID</a></td></tr>
<tr><td>0x02ca</td><td><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_USB_DFU_CLASS_CODES</a></td></tr>
<tr><td>0x02cb</td><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_USB_DFU_PRODUCT_ID</a></td></tr>
<tr><td>0x02ce</td><td><a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_DETACH</a></td></tr>
<tr><td>0x02cf</td><td><a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_WAKEUP</a></td></tr>
<tr><td>0x02d0</td><td><a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_PULLUP</a></td></tr>
<tr><td>0x02d1</td><td><a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_PIO_VBUS</a></td></tr>
<tr><td>0x02d2</td><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_USB_PIO_WAKE_TIMEOUT</a></td></tr>
<tr><td>0x02d3</td><td><a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_PIO_RESUME</a></td></tr>
<tr><td>0x02d4</td><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_IF_CLASS_CODES</a></td></tr>
<tr><td>0x02d5</td><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a></td></tr>
<tr><td>0x02d6</td><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a></td></tr>
<tr><td>0x02d7</td><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_PIO_MASK</a></td></tr>
<tr><td>0x02d8</td><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE</a></td></tr>
<tr><td>0x02d9</td><td><a href="#PSKEY_USB_CONFIG">PSKEY_USB_CONFIG</a></td></tr>
<tr><td>0x0320</td><td><a href="#PSKEY_RADIOTEST_ATTEN_INIT">PSKEY_RADIOTEST_ATTEN_INIT</a></td></tr>
<tr><td>0x0326</td><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_FIRST_TRIM_TIME</a></td></tr>
<tr><td>0x0327</td><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME</a></td></tr>
<tr><td>0x0328</td><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE</a></td></tr>
<tr><td>0x032c</td><td><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">PSKEY_RADIOTEST_DISABLE_MODULATION</a></td></tr>
<tr><td>0x0352</td><td><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_FCON_THRESHOLD</a></td></tr>
<tr><td>0x0353</td><td><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_FCOFF_THRESHOLD</a></td></tr>
<tr><td>0x0354</td><td><a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_STATIC_ADDR</a></td></tr>
<tr><td>0x0355</td><td><a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_STATIC_ADDR</a></td></tr>
<tr><td>0x0356</td><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_STATIC_PREFIX_LEN</a></td></tr>
<tr><td>0x0357</td><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_STATIC_ROUTER_ADDR</a></td></tr>
<tr><td>0x0358</td><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_SUBNET_MASK</a></td></tr>
<tr><td>0x0359</td><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_STATIC_ROUTER_ADDR</a></td></tr>
<tr><td>0x035a</td><td><a href="#PSKEY_MDNS_NAME">PSKEY_MDNS_NAME</a></td></tr>
<tr><td>0x035b</td><td><a href="#PSKEY_FIXED_PIN">PSKEY_FIXED_PIN</a></td></tr>
<tr><td>0x035c</td><td><a href="#PSKEY_MDNS_PORT">PSKEY_MDNS_PORT</a></td></tr>
<tr><td>0x035d</td><td><a href="#PSKEY_MDNS_TTL">PSKEY_MDNS_TTL</a></td></tr>
<tr><td>0x035e</td><td><a href="#PSKEY_MDNS_IPV4_ADDR">PSKEY_MDNS_IPV4_ADDR</a></td></tr>
<tr><td>0x035f</td><td><a href="#PSKEY_ARP_CACHE_TIMEOUT">PSKEY_ARP_CACHE_TIMEOUT</a></td></tr>
<tr><td>0x0360</td><td><a href="#PSKEY_HFP_POWER_TABLE">PSKEY_HFP_POWER_TABLE</a></td></tr>
<tr><td>0x0390</td><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_CLOCK_FILTER_DIVIDER</a></td></tr>
<tr><td>0x0391</td><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_FILTER_SHIFT</a></td></tr>
<tr><td>0x0392</td><td><a href="#PSKEY_LO_VCO_STANDBY">PSKEY_LO_VCO_STANDBY</a></td></tr>
<tr><td>0x0393</td><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_LO_DIV_LATCH_BYPASS</a></td></tr>
<tr><td>0x0394</td><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_OFF_TEMP</a></td></tr>
<tr><td>0x039f</td><td><a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_WAKEUP_STATE</a></td></tr>
<tr><td>0x03a7</td><td><a href="#PSKEY_ANALOGUE_ATTENUATOR">PSKEY_ANALOGUE_ATTENUATOR</a></td></tr>
<tr><td>0x03a8</td><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_LVL_CLASS1</a></td></tr>
<tr><td>0x03a9</td><td><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_RX_MR_EQ_TAPS</a></td></tr>
<tr><td>0x03aa</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD</a></td></tr>
<tr><td>0x03ab</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER</a></td></tr>
<tr><td>0x03ac</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR</a></td></tr>
<tr><td>0x03ad</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1</a></td></tr>
<tr><td>0x03ae</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1</a></td></tr>
<tr><td>0x03af</td><td><a href="#PSKEY_CLASS1_TX_CONFIG2">PSKEY_CLASS1_TX_CONFIG2</a></td></tr>
<tr><td>0x03b0</td><td><a href="#PSKEY_CLASS1_IQ_LVL">PSKEY_CLASS1_IQ_LVL</a></td></tr>
<tr><td>0x03b1</td><td><a href="#PSKEY_UART_CONFIG2">PSKEY_UART_CONFIG2</a></td></tr>
<tr><td>0x03b2</td><td><a href="#PSKEY_MR_PIO_CONFIG">PSKEY_MR_PIO_CONFIG</a></td></tr>
<tr><td>0x03b3</td><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_PIO</a></td></tr>
<tr><td>0x03b4</td><td><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_OFFSET_CLASS1</a></td></tr>
<tr><td>0x03b5</td><td><a href="#PSKEY_INITIAL_PIO_STATE">PSKEY_INITIAL_PIO_STATE</a></td></tr>
<tr><td>0x03b6</td><td><a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_CLOCK_REQUEST_FEATURES</a></td></tr>
<tr><td>0x03b7</td><td><a href="#PSKEY_CHARGER_TRIM">PSKEY_CHARGER_TRIM</a></td></tr>
<tr><td>0x03b8</td><td><a href="#PSKEY_LC_USE_THROTTLING">PSKEY_LC_USE_THROTTLING</a></td></tr>
<tr><td>0x03b9</td><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET</a></td></tr>
<tr><td>0x03ba</td><td><a href="#PSKEY_MR_TX_CONFIG2">PSKEY_MR_TX_CONFIG2</a></td></tr>
<tr><td>0x03bb</td><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_MR_TX_FILTER_CONFIG</a></td></tr>
<tr><td>0x03be</td><td><a href="#PSKEY_I2C_CONFIG">PSKEY_I2C_CONFIG</a></td></tr>
<tr><td>0x03bf</td><td><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_MR_ANA_RX_FTRIM</a></td></tr>
<tr><td>0x03c0</td><td><a href="#PSKEY_USB_VM_CONTROL">PSKEY_USB_VM_CONTROL</a></td></tr>
<tr><td>0x03c1</td><td><a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_OFFSET</a></td></tr>
<tr><td>0x03c2</td><td><a href="#PSKEY_TRIM_RADIO_FILTERS">PSKEY_TRIM_RADIO_FILTERS</a></td></tr>
<tr><td>0x03c3</td><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</a></td></tr>
<tr><td>0x03c4</td><td><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_SCHED_THROTTLE_TIMEOUT</a></td></tr>
<tr><td>0x03c5</td><td><a href="#PSKEY_RSSI_CORRECTION">PSKEY_RSSI_CORRECTION</a></td></tr>
<tr><td>0x03c6</td><td><a href="#PSKEY_MIN_WAIT_STATES">PSKEY_MIN_WAIT_STATES</a></td></tr>
<tr><td>0x03c7</td><td><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">PSKEY_SYNTH_TXRX_THRESHOLDS</a></td></tr>
<tr><td>0x03c9</td><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_RATE</a></td></tr>
<tr><td>0x03ca</td><td><a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_RX_ATTEN_BACKOFF</a></td></tr>
<tr><td>0x03cc</td><td><a href="#PSKEY_ONCHIP_HCI_CLIENT">PSKEY_ONCHIP_HCI_CLIENT</a></td></tr>
<tr><td>0x03cd</td><td><a href="#PSKEY_INITIAL_BOOTMODE">PSKEY_INITIAL_BOOTMODE</a></td></tr>
<tr><td>0x03ce</td><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS</a></td></tr>
<tr><td>0x03cf</td><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_TRAP_BAD_DIVISION_RATIOS</a></td></tr>
<tr><td>0x03d3</td><td><a href="#PSKEY_TEST_FORCE_OFFSET">PSKEY_TEST_FORCE_OFFSET</a></td></tr>
<tr><td>0x03d4</td><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_RX_DYNAMIC_LVL_OFFSET</a></td></tr>
<tr><td>0x03d6</td><td><a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_TEST_DELTA_OFFSET</a></td></tr>
<tr><td>0x03d7</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM</a></td></tr>
<tr><td>0x03d8</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_VS_DELTA_TX_BB</a></td></tr>
<tr><td>0x03d9</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL</a></td></tr>
<tr><td>0x03da</td><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a></td></tr>
<tr><td>0x03db</td><td><a href="#PSKEY_TEMPERATURE_CALIBRATION">PSKEY_TEMPERATURE_CALIBRATION</a></td></tr>
<tr><td>0x03dc</td><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_DEEP_SLEEP_CORRECTION_FACTOR</a></td></tr>
<tr><td>0x03dd</td><td><a href="#PSKEY_CLOCK_STARTUP_DELAY">PSKEY_CLOCK_STARTUP_DELAY</a></td></tr>
<tr><td>0x03de</td><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_CDMA_LO_ERROR_LIMITS</a></td></tr>
<tr><td>0x03df</td><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_LO_REF_LIMITS</a></td></tr>
<tr><td>0x03e1</td><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_FORCE_16MHZ_REF_PIO</a></td></tr>
<tr><td>0x03e3</td><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_DRAIN_BORE_CURRENT_PEAK</a></td></tr>
<tr><td>0x03e4</td><td><a href="#PSKEY_LOOP_FILTER_TRIM">PSKEY_LOOP_FILTER_TRIM</a></td></tr>
<tr><td>0x03e6</td><td><a href="#PSKEY_DRAIN_BORE_COUNTERS">PSKEY_DRAIN_BORE_COUNTERS</a></td></tr>
<tr><td>0x03e7</td><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_DRAIN_BORE_TIMER_COUNTERS</a></td></tr>
<tr><td>0x03f2</td><td><a href="#PSKEY_USB_ATTRIBUTES_POWER">PSKEY_USB_ATTRIBUTES_POWER</a></td></tr>
<tr><td>0x03f3</td><td><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">PSKEY_USB_ATTRIBUTES_WAKEUP</a></td></tr>
<tr><td>0x03f4</td><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT</a></td></tr>
<tr><td>0x03f5</td><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD</a></td></tr>
<tr><td>0x03f6</td><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD</a></td></tr>
<tr><td>0x03fc</td><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_UART_CONFIG_STOP_BITS</a></td></tr>
<tr><td>0x03fd</td><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_UART_CONFIG_PARITY_BIT</a></td></tr>
<tr><td>0x03fe</td><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_CONFIG_FLOW_CTRL_EN</a></td></tr>
<tr><td>0x03ff</td><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_CONFIG_RTS_AUTO_EN</a></td></tr>
<tr><td>0x0400</td><td><a href="#PSKEY_UART_CONFIG_RTS">PSKEY_UART_CONFIG_RTS</a></td></tr>
<tr><td>0x0401</td><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_CONFIG_TX_ZERO_EN</a></td></tr>
<tr><td>0x0402</td><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_CONFIG_NON_BCSP_EN</a></td></tr>
<tr><td>0x0403</td><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_CONFIG_RX_RATE_DELAY</a></td></tr>
<tr><td>0x0405</td><td><a href="#PSKEY_UART_SEQ_TIMEOUT">PSKEY_UART_SEQ_TIMEOUT</a></td></tr>
<tr><td>0x0406</td><td><a href="#PSKEY_UART_SEQ_RETRIES">PSKEY_UART_SEQ_RETRIES</a></td></tr>
<tr><td>0x0407</td><td><a href="#PSKEY_UART_SEQ_WINSIZE">PSKEY_UART_SEQ_WINSIZE</a></td></tr>
<tr><td>0x0408</td><td><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_USE_CRC_ON_TX</a></td></tr>
<tr><td>0x0409</td><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_UART_HOST_INITIAL_STATE</a></td></tr>
<tr><td>0x040a</td><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_UART_HOST_ATTENTION_SPAN</a></td></tr>
<tr><td>0x040b</td><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_UART_HOST_WAKEUP_TIME</a></td></tr>
<tr><td>0x040c</td><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_UART_HOST_WAKEUP_WAIT</a></td></tr>
<tr><td>0x0410</td><td><a href="#PSKEY_BCSP_LM_MODE">PSKEY_BCSP_LM_MODE</a></td></tr>
<tr><td>0x0411</td><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_BCSP_LM_SYNC_RETRIES</a></td></tr>
<tr><td>0x0412</td><td><a href="#PSKEY_BCSP_LM_TSHY">PSKEY_BCSP_LM_TSHY</a></td></tr>
<tr><td>0x0417</td><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_DFU_CONFIG_STOP_BITS</a></td></tr>
<tr><td>0x0418</td><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_DFU_CONFIG_PARITY_BIT</a></td></tr>
<tr><td>0x0419</td><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN</a></td></tr>
<tr><td>0x041a</td><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN</a></td></tr>
<tr><td>0x041b</td><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_UART_DFU_CONFIG_RTS</a></td></tr>
<tr><td>0x041c</td><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_CONFIG_TX_ZERO_EN</a></td></tr>
<tr><td>0x041d</td><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_CONFIG_NON_BCSP_EN</a></td></tr>
<tr><td>0x041e</td><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY</a></td></tr>
<tr><td>0x041f</td><td><a href="#PSKEY_AMUX_AIO0">PSKEY_AMUX_AIO0</a></td></tr>
<tr><td>0x0420</td><td><a href="#PSKEY_AMUX_AIO1">PSKEY_AMUX_AIO1</a></td></tr>
<tr><td>0x0421</td><td><a href="#PSKEY_AMUX_AIO2">PSKEY_AMUX_AIO2</a></td></tr>
<tr><td>0x0422</td><td><a href="#PSKEY_AMUX_AIO3">PSKEY_AMUX_AIO3</a></td></tr>
<tr><td>0x0423</td><td><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">PSKEY_LOCAL_NAME_SIMPLIFIED</a></td></tr>
<tr><td>0x044d</td><td><a href="#PSKEY_HIDIO_AGILENT">PSKEY_HIDIO_AGILENT</a></td></tr>
<tr><td>0x044e</td><td><a href="#PSKEY_HIDIO_BUTTON">PSKEY_HIDIO_BUTTON</a></td></tr>
<tr><td>0x044f</td><td><a href="#PSKEY_HIDIO_WHEEL">PSKEY_HIDIO_WHEEL</a></td></tr>
<tr><td>0x0450</td><td><a href="#PSKEY_HIDIO_BUFFER_SIZE">PSKEY_HIDIO_BUFFER_SIZE</a></td></tr>
<tr><td>0x0451</td><td><a href="#PSKEY_HIDIO_UART">PSKEY_HIDIO_UART</a></td></tr>
<tr><td>0x0452</td><td><a href="#PSKEY_HIDIO_AGILENT_SP2">PSKEY_HIDIO_AGILENT_SP2</a></td></tr>
<tr><td>0x0453</td><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_HIDIO_AVAGO_LASER_CONFIG</a></td></tr>
<tr><td>0x2001</td><td><a href="#PSKEY_EXTENDED_STUB">PSKEY_EXTENDED_STUB</a></td></tr>
<tr><td>0x21d3</td><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_SLOW_CLOCK_SNIFF_SAMPLING</a></td></tr>
<tr><td>0x21d5</td><td><a href="#PSKEY_MIN_CPU_CLOCK">PSKEY_MIN_CPU_CLOCK</a></td></tr>
<tr><td>0x21d8</td><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS</a></td></tr>
<tr><td>0x21da</td><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM</a></td></tr>
<tr><td>0x21db</td><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_RX_GOLDEN_CURVE_SHAPE</a></td></tr>
<tr><td>0x21dc</td><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_RX_FILTER_TRIM_POINTS</a></td></tr>
<tr><td>0x21df</td><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_MIN_CPU_CLOCK</a></td></tr>
</table><p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BDADDR"></a>PSKEY_BDADDR</td>
  <td>0x0001</td>
  <td>bdaddr</td>
  <td> 0x00A5A5, 0x5b, 0x0002 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The local device's Bluetooth address.  This should be unique to this
device - allocated during manufacturing.
</P>
<P>
The type bdaddr can be viewed as a uint16[4] array:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1st uint16:     The top 8 bits of the LAP are in the bottom 8
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bits of this word. The top 8 bits of this word
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;must be zero.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2nd uint16:     lower 16 bits of the LAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3rd uint16:     The 8 bit UAP is in the bottom 8 bits of this
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;word. The top 8 bits of this word must be
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;zero.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4th uint16:     16 bit NAP
</P>
<P>
For example, the Bluetooth address 123456789abc is encoded as 0078,
9abc, 0056, 1234.
</P>
<P>
The default value of this key is one of CSR's legal addresses:
00025b00a5a5.
</P>
<P>
As stated in the Bluetooth specification, LAP values from 9e8b00 up
to, and including, 9e8b3f must not be used as this range is reserved
for inquiry access codes (IACs).
</P>
<P>
Bluetooth module manufacturers must obtain their own block of
addresses from the Bluetooth SIG/IEEE.  If CSR's experience is
typical, these authorities define the NAP and UAP, allowing
manufacturers to set the 24 bit LAP.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_COUNTRYCODE"></a>PSKEY_COUNTRYCODE</td>
  <td>0x0002</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
North America and most of Europe use a particular block of 79
radio frequencies for Bluetooth, but not all countries allow use
of these frequencies.  Some countries allow the use of different
blocks of frequencies.  This key selects the frequency blocks used
by these exceptional countries.
</P>
<P>
Over time most countries are adopting the default 79 frequency block,
so the need for this value is diminishing.  At the time of writing
this comment it is expected that France, Spain and Japan will use
the default frequency block by January 2001.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0   North America and Europe, except ...
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1   France
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2   Spain
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3   Japan

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLASSOFDEVICE"></a>PSKEY_CLASSOFDEVICE</td>
  <td>0x0003</td>
  <td>bdcod</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The local device's default Bluetooth &quot;class of Device&quot; or CoD.
</P>
<P>
Type bdcod is really a uint32.  The class of device is a 24 bit
value stored in a uint32; the highest byte must be zero.
</P>
<P>
This is the device's default class of device, used when the device
boots.  The device's class of device may subsequently be changed by
an HCI command.  The HCI command does not change the value stored
under this pskey.
</P>
<P>
The least significant two bits reveal the format of the other 22
bits.  The only format currently defined is for where the two
bits are zero:
</P>
<P>
Bits      Content
<BR>
&nbsp;1 -  0   Format Type (0)
<BR>
&nbsp;2 -  7   Minor Dev Class (in the context of the Major Dev Class)
<BR>
&nbsp;8 - 12   Major Dev Class
13 - 23   Major Service Class
</P>
<P>
At the time of writing this comment the firmware makes no use of
this knowledge.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEVICE_DRIFT"></a>PSKEY_DEVICE_DRIFT</td>
  <td>0x0004</td>
  <td>uint16</td>
  <td>250</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This should hold the local device's radio drift in parts
per million.  The maximum value allowed by the Bluetooth specification
is 250.
</P>
<P>
This value is used in LMP_timing_accuracy_res messages sent to
peers, as described in Bluetooth version 1.1, LMP specification,
section 5.2.  It is also used in calculations in low power modes
to decide for how long the radio on a slave device must be turned on
in order to resynchronise with a remote master: reducing the value
therefore allows power saving.
</P>
<P>
The default value is appropriate when BlueCore's internal low power
oscillator is in use to maintain timing during low power modes.  This
is true for the default PS settings.  There are two occasions on which
this key might usefully be decreased.
</P>
<P>
- If <a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_STATE</a> is not set to its default value 1
<BR>
&nbsp;&nbsp;(use deep sleep whenever possible), the low power oscillator will
<BR>
&nbsp;&nbsp;not be used and the value of this PS key can be set to 20 to reflect
<BR>
&nbsp;&nbsp;normal Bluetooth connection accuracy in low power modes.
</P>
<P>
- If <a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</a> is set to TRUE, then the
<BR>
&nbsp;&nbsp;value of this PS key may be set to the worst-case accuracy of
<BR>
&nbsp;&nbsp;the external clock in use, in parts per million.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEVICE_JITTER"></a>PSKEY_DEVICE_JITTER</td>
  <td>0x0005</td>
  <td>uint16</td>
  <td>10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This should hold the local device's radio jitter in microseconds.
(LMP v1.1, section 5.2.)
</P>
<P>
This value is used in LMP_timing_accuracy_res messages sent to
peers.  This is the only use made of this pskey.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MAX_ACLS"></a>PSKEY_MAX_ACLS</td>
  <td>0x000d</td>
  <td>uint16</td>
  <td>7</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum number of concurrent ACL connections to other devices.
</P>
<P>
Links to remote devices use substantial amounts of RAM to maintain
connection state, so this value should be kept modest.  It is
advisable to trim this value to match the application, allowing any
liberated RAM to be used elsewhere.  The value must be reduced
if the chip is running any of the higher layers of the Bluetooth
stack as these take from the common supply of RAM.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MAX_SCOS"></a>PSKEY_MAX_SCOS</td>
  <td>0x000e</td>
  <td>uint16</td>
  <td>3</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum number of SCO links to (all) other devices.
</P>
<P>
The firmware may use a value lower than 3, e.g., because
SCO data can only flow over the BlueCore01b's single PCM interface.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MAX_REMOTE_MASTERS"></a>PSKEY_MAX_REMOTE_MASTERS</td>
  <td>0x000f</td>
  <td>uint16</td>
  <td>2</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The local device's maximum number of remote piconet masters.
</P>
<P>
Connecting to multiple remote masters implies the use of scatternets.
The current firmware supports one permanent remote master, plus a
second remote master in a temporary state either for performing a
remote name request or in order to connect by a role switch to become
a slave.
</P>
<P>
See the description of <a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_MASTERY_WITH_SLAVERY</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ENABLE_MASTERY_WITH_SLAVERY"></a>PSKEY_ENABLE_MASTERY_WITH_SLAVERY</td>
  <td>0x0010</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If set TRUE (value 1) then the firmware is configured to support
being a master of its own piconet at the same time as being a slave
in one or more other piconets.  This implies the use of scatternets.
</P>
<P>
This value is constrained by the value of the pskey
<a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_REMOTE_MASTERS</a>.
</P>
<P>
The &quot;barge-in&quot; connection sequence (an existing master page-scans,
it is paged by new a device, then the new device's link performs
a master/slave switch) implies a temporary scatternet.  This pskey
does not affect this behaviour.
</P>
<P>
See the description of <a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_REMOTE_MASTERS</a>.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H_HC_FC_MAX_ACL_PKT_LEN"></a>PSKEY_H_HC_FC_MAX_ACL_PKT_LEN</td>
  <td>0x0011</td>
  <td>uint16</td>
  <td>310</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum acceptable length, in bytes, of the data portion of HCI
ACL data packets received from the host.  This supports the
Host_Buffer_Size HCI command.
</P>
<P>
It sometimes makes sense to tune this value to obtain better
device throughput, but the product of the values of this key and
of <a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_MAX_ACL_PKTS</a> should be kept constant as this
effectively reserves a block of the device's precious RAM for use
by the host.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H_HC_FC_MAX_SCO_PKT_LEN"></a>PSKEY_H_HC_FC_MAX_SCO_PKT_LEN</td>
  <td>0x0012</td>
  <td>uint8</td>
  <td>64</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum acceptable length, in bytes, of the data portion of HCI
SCO data packets received from the host.  This supports the
Host_Buffer_Size HCI command.
</P>
<P>
It sometimes makes sense to tune this value to obtain better device
throughput, but the product of the values of this key and of
<a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_MAX_SCO_PKTS</a> should be kept constant as this
effectively reserves a block of the device's precious RAM for use
by the host.
</P>
<P>
This value should be changed only with great care: small values
will heavily load the (host and) chip processor(s), whereas large
values will normally increase audio latency.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H_HC_FC_MAX_ACL_PKTS"></a>PSKEY_H_HC_FC_MAX_ACL_PKTS</td>
  <td>0x0013</td>
  <td>uint16</td>
  <td>10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum number of HCI ACL data packets being sent to air that
can be held within the chip at any time.
</P>
<P>
This supports the Host_Buffer_Size HCI command.
</P>
<P>
See the description of <a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_ACL_PKT_LEN</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H_HC_FC_MAX_SCO_PKTS"></a>PSKEY_H_HC_FC_MAX_SCO_PKTS</td>
  <td>0x0014</td>
  <td>uint16</td>
  <td>8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum number of HCI SCO data packets being sent to air that
can be held within the chip at any time.
</P>
<P>
This supports the Host_Buffer_Size HCI command.
</P>
<P>
See the description of <a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_SCO_PKT_LEN</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_FC_BUFFER_LOW_WATER_MARK"></a>PSKEY_LC_FC_BUFFER_LOW_WATER_MARK</td>
  <td>0x0015</td>
  <td>lc_fc_lwm</td>
  <td>0x0600, 0x0700, 0x0800</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A set of values that control the assertion of flow control for data
received from air.
</P>
<P>
The LC determines how much buffer memory has been promised to
the host for host to air traffic, then it adds the safety margins
set by this key and compares the result with the available free
buffer memory.  The result determines when and how the LC applies
flow control for data received from air.
</P>
<P>
The key holds an array of three values.  Each value sets a behaviour
threshold, measured in a number of bytes:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0) Received data is discarded and a NAK is returned.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1) ACL flow control is asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2) L2CAP flow control is asserted.
</P>
<P>
Buffalo water mark?

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_MAX_TX_POWER"></a>PSKEY_LC_MAX_TX_POWER</td>
  <td>0x0017</td>
  <td>int16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The device's maximum transmit power in dBm.
</P>
<P>
The firmware ensures the device never speaks more loudly that this
value.
</P>
<P>
The firmware uses the highest value in the power table that is less
than or equal to the requested default power.
</P>
<P>
Correct operation depends having a valid power table - see
PSKEY_LC_POWER_TABLE.
</P>
<P>
The maximum value depends on the Bluetooth module class:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Class 1:  0  to +20 dBm.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Class 2:  -6 to +4  dBm.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Class 3:  up to 0   dBm.
</P>
<P>
Unlike most pskey values, this is a *signed* 16 bit integer.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_GAIN_RAMP"></a>PSKEY_TX_GAIN_RAMP</td>
  <td>0x001d</td>
  <td>uint16</td>
  <td>0x1810</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The device's transmitter gain ramp rate.  This controls the power
ramp-up at the start of a packet and ramp-down at end of a packet.
</P>
<P>
For BlueCore01b, the key's range is normally 0x04 to 0x3f.  0x04
gives the slowest ramp rate.
</P>
<P>
Although the hardware supports values below 0x04, using them will
put the software timings so far out that the module may not work.
</P>
<P>
The key's value has different effects according to whether the module
uses the chip's internal power amplifier or an external amplifier.
(See <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a>.)
</P>
<P>
If the internal power amplifier is ramped then the microseconds taken
to complete the ramp is (4*final_value)/ramp_rate.
</P>
<P>
If an external power amplifier is ramped then the microseconds taken
to complete the ramp is (final_value)/ramp_rate.
</P>
<P>
In both cases the final_value is taken from PSKEY_LC_POWER_TABLE.
</P>
<P>
Key value zero has a special behaviour - power is applied without
a ramp.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_PEER_POWER_PERIOD"></a>PSKEY_LC_PEER_POWER_PERIOD</td>
  <td>0x001f</td>
  <td>TIME</td>
  <td>1 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The period, measured in microseconds, between attempts to change a
peer's transmit power.  The same interval is used for measurements
of channel quality to support LMP channel quality driven data rate
messages.
</P>
<P>
Setting this to zero disables the periodic checks.  This means the
local device will not send messages concerning power management or
channel quality driven data rate to the remote device.  It will,
however, continue to respond correctly to such messages sent by the
remote device.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.
Value MILLISECOND is 1000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_FC_POOLS_LOW_WATER_MARK"></a>PSKEY_LC_FC_POOLS_LOW_WATER_MARK</td>
  <td>0x0020</td>
  <td>lc_fc_lwm</td>
  <td>0x0014, 0x0018, 0x001a</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
As <a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_LOW_WATER_MARK</a>, but describing numbers of
available pool memory blocks.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_DEFAULT_TX_POWER"></a>PSKEY_LC_DEFAULT_TX_POWER</td>
  <td>0x0021</td>
  <td>int16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The radio's default transmit power, measured in dBm.  The chip uses
this for page, inquiry and their scan responses.  This is also the
power used for new connections.
</P>
<P>
In 12.X builds the firmware uses the entry in the power table that is
closest to this pskey's value.  (If the two closest power tables are
equidistant from this key's value then it is indeterminate which
power table entry is used.)
</P>
<P>
In 13.X and later builds the firmware uses the highest value in the
power table that is less than or equal to the requested default
power.
</P>
<P>
Correct operation depends on the the device having a valid power
table - see PSKEY_LC_POWER_TABLE.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_RSSI_GOLDEN_RANGE"></a>PSKEY_LC_RSSI_GOLDEN_RANGE</td>
  <td>0x0022</td>
  <td>uint8</td>
  <td>80</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The RSSI signal used to measure the signal strength relative to
the golden receive range as defined in section 4.7 of part A of
the Bluetooth spec.
</P>
<P>
Pre 19.x builds:
</P>
<P>
With the attenuator setting specified in
PSKEY_LC_ATTEN_GOLDEN_RANGE_MINIMUM you should get this RSSI
reading for a signal at the bottom of the golden receive range.
With the attenuator setting specified in
PSKEY_LC_ATTEN_GOLDEN_RANGE_MAXIMUM you should get this RSSI
reading for a signal at the top of the golden receive range.
</P>
<P>
Taking this signal above 90 can lead to faulty behaviour.  If a
-60 dBm signal with an attenuation of 1 gives an RSSI above 90
then leave this setting at 90 as you have a module with good
sensitivity.  By leaving this setting at 90 devices you're
talking to will be able to lower their transmit power and thus
reduce interference between units.
</P>
<P>
19.x builds and some 20.x builds:
</P>
<P>
In builds where PSKEY_LC_ATTEN_GOLDEN_RANGE_MINIMUM and 
PSKEY_LC_ATTEN_GOLDEN_RANGE_MAXIMUM have been removed, this should
be the RSSI reading at zero attenuator setting when the received
power is at the bottom of the golden range. The top of the golden
range is placed 20 dBm above this.
</P>
<P>
21.x builds and some 20.x builds:
</P>
<P>
In builds where <a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_MIN_ATTENUATION</a> exists, with the 
attenuator setting specified in <a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_MIN_ATTENUATION</a>, you
should get an RSSI value of <a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a> for a signal
at the bottom of the golden receive range.  The top of the golden
range is placed 20 dBm above this.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DISABLE_PIO_MASK"></a>PSKEY_LC_COMBO_DISABLE_PIO_MASK</td>
  <td>0x0028</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A three-element array of uint16s specifying the use of PIO lines to
disable non-priority Bluetooth transmissions:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;{ uint16 pio_mask, uint16 pio_invert, uint16 pio_logic }
</P>
<P>
Bits 0 to 15 of &quot;pio_mask&quot; and &quot;pio_invert&quot; map to PIO0 to PIO15 respectively.
</P>
<P>
A bit of &quot;pio_mask&quot; set to high enables use of the corresponding PIO
pin to disable Bluetooth transmit.
</P>
<P>
A bit of &quot;pio_invert&quot; set to high indicates that the corresponding
PIO pin is active low instead of active high. 
</P>
<P>
If the &quot;pio_logic&quot; value is zero then any combination of the PIO lines
being asserted will disable Bluetooth transmissions (logical OR),
otherwise all of the specified PIO lines must be asserted to disable
transmissions (logical AND). 
</P>
<P>
This PS key is primarily intended for use by IEEE 802.11b combo
designs. The signalling is used to disable Bluetooth transmissions
that may degrade 802.11b throughput.
</P>
<P>
Summary:
Non-priority Bluetooth transmissions are disabled in accordance with
the following logic:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;masked = (PIO ^ pio_invert) &amp; pio_mask 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;disable = pio_logic ? masked != 0 : masked == pio_mask

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_PRIORITY_PIO_MASK"></a>PSKEY_LC_COMBO_PRIORITY_PIO_MASK</td>
  <td>0x0029</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A two-element array of uint16s specifying the use of PIO lines to
indicate the occurrence of priority Bluetooth activity (transmit or
receive):
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;{ uint16 pio_mask, uint16 pio_invert } 
</P>
<P>
Bits 0 to 15 of &quot;pio_mask&quot; and &quot;pio_invert&quot; map to PIO0 to PIO15
respectively. A bit of &quot;pio_mask&quot; set to high enables driving of the
corresponding PIO pin to indicate priority activity. A bit of
&quot;pio_invert&quot; set to high indicates that the corresponding PIO pin is
active low instead of active high. 
</P>
<P>
Priority operations will typically include, but may not be limited to,
the following: 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Inquiry, inquiry scanning and response 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Page, page scanning and response 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Master slave switch 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Park beacons and access windows 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Sniff instants 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Hold instants 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- SCO slots 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;- Broadcast 
</P>
<P>
This PS key is primarily intended for use by IEEE 802.11b combo
designs. The signalling is used to disable 802.11b transmissions that
may otherwise degrade Bluetooth reliability. 
</P>
<P>
SUMMARY
The PIO lines are driven in accordance with the following logic: 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;PIO = (PIO &amp; ~pio_mask) | ((priority ? pio_mask : 0) ^ pio_invert)
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE"></a>PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE</td>
  <td>0x002a</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Set the PIO pins used to obtain the channel number being used by a
co-located IEEE 802.11b system.  The value of this pskey is the number
of the PIO line used for the least significant bit of the channel
number.  The next three PIO lines in sequence are used for the
remaining bits of the channel number.
</P>
<P>
When this pskey is not set, no PIO lines are used for this purpose.
</P>
<P>
This pskey can also be set to the special value of 13 to indicate that
channel usage information will be provided from an alternative source,
e.g. via the HCI Set_AFH_Channel_Classification command.
</P>
<P>
Values above this are reserved for more esoteric or customer specific
coexistence schemes.
</P>
<P>
The value on the PIO lines decodes to an 802.11b channel number (with
centre frequency Fc) as follows:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;Number  Description
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0000b   802.11b inactive
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0001b   802.11b channel 1 (Fc = 2.412GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0010b   802.11b channel 2 (Fc = 2.417GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0011b   802.11b channel 3 (Fc = 2.422GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0100b   802.11b channel 4 (Fc = 2.427GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0101b   802.11b channel 5 (Fc = 2.432GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0110b   802.11b channel 6 (Fc = 2.437GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0111b   802.11b channel 7 (Fc = 2.442GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1000b   802.11b channel 8 (Fc = 2.447GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1001b   802.11b channel 9 (Fc = 2.452GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1010b   802.11b channel 10 (Fc = 2.457GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1011b   802.11b channel 11 (Fc = 2.462GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1100b   802.11b channel 12 (Fc = 2.467GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1101b   802.11b channel 13 (Fc = 2.472GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1110b   802.11b channel 14 (Fc = 2.484GHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1111b   Reserved (treated as 0000b)
</P>
<P>
This pskey is primarily intended for use by IEEE 802.11b combo
designs.  The signalling is used in combination with
<a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS</a> to disable non-priority Bluetooth
transmissions that may otherwise degrade 802.11b throughput.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS"></a>PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS</td>
  <td>0x002b</td>
  <td>uint16</td>
  <td>11</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Set the number of Bluetooth channels to block on either side of an
IEEE 802.11b channel centre frequency.
</P>
<P>
The default value of 11 results in 23 channels being blocked:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;Fc - 11, ..., Fc - 1, Fc, Fc + 1, ..., Fc + 11
</P>
<P>
This pskey is primarily intended for use by IEEE 802.11b combo
designs.  The signalling is used in combination with
<a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE</a> to disable non-priority
Bluetooth transmissions that may otherwise degrade 802.11b throughput.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_MAX_TX_POWER_NO_RSSI"></a>PSKEY_LC_MAX_TX_POWER_NO_RSSI</td>
  <td>0x002d</td>
  <td>int8</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value is used after a connection is made if it is found that a
remote device does not support RSSI measurements or power control.
The transmit power is lowered to correspond to the first entry in
PSKEY_LC_POWER_TABLE whose power in dBm is less than or equal to the
value of this pskey.
</P>
<P>
According to the Bluetooth radio specification, a device may only
transmit to a peer which does not support RSSI or the related LMP
messaging using the rules for a class 2 or class 3 device, in other
words with a maximum transmit power of 4 dBm, hence the default value
for this pskey.  This allows the default transmit power to be raised
above 4 dBm without violating the specification.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_CONNECTION_RX_WINDOW"></a>PSKEY_LC_CONNECTION_RX_WINDOW</td>
  <td>0x002e</td>
  <td>uint16</td>
  <td>10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The Bluetooth specification requires that a master or slave be
sensitive to timing jitter of transmissions from the other side up to
10 microseconds while the two devices are connected.  The value may be
controlled by this pskey.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE"></a>PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE</td>
  <td>0x0030</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Provides an option to select some Bluetooth packets for protection.
The intent is to improve SCO transmissions in a co-existence scheme. 
</P>
<P>
This key can take on three values: 
0: All high Priority and TX packets are protected - standard setting
1: SCO TX packets are not protected but other priority TX packets are 
2: No TX packets are protected. 
</P>
<P>
Although some packets are not protected this key does not affect
whether they are transmitted or not. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_ENHANCED_POWER_TABLE"></a>PSKEY_LC_ENHANCED_POWER_TABLE</td>
  <td>0x0031</td>
  <td>enhanced_power_setting[]</td>
  <td>{{ 4, 0, 0, 0}, {63, 0, 69, 0}, -24}, 
 {{ 9, 0, 0, 0}, {63, 0, 71, 0}, -20}, 
 {{15, 0, 0, 0}, {63, 0, 74, 0}, -16}, 
 {{22, 0, 0, 0}, {63, 0, 77, 0}, -12}, 
 {{30, 0, 0, 0}, {63, 0, 80, 0},  -8}, 
 {{38, 0, 0, 0}, {63, 0, 85, 0},  -4}, 
 {{46, 0, 0, 0}, {63, 0, 91, 0},   0}, 
 {{56, 0, 0, 0}, {63, 0, 105, 0},  4}</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This table is used in firmware which supports the Enhanced Data Rate
specification.  Any values set in PSKEY_LC_POWER_TABLE are ignored;
the two tables are mutually exclusive.
</P>
<P>
The chip has an internal power amplifier (PA); this has a gain
control.  Some module designs also have an external PA; this may have
a gain control.  Additional, the chip has a pre-amplifier (TX-PRE)
which also has a gain control.
</P>
<P>
The power table stored under this pskey provides a mapping between
the three PAs' gain settings and the corresponding transmit power.
This table is basis of all of the firmware's transmit power control:
LMP dynamic power control, <a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_POWER</a>,
<a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a>, etc.
</P>
<P>
Every module design must have an appropriate power table.  The
default value suits the CSR Casira hardware; this is not suitable
for other module designs.
</P>
<P>
The pskey's value is an array of &quot;power_setting&quot; types.  The array's
length is not fixed; typically an array is between 1 and 10 elements
long.
</P>
<P>
Each array element (of type &quot;power_setting&quot;) holds seven bytes within
five uint16s:
</P>
<P>
The first and second word control basic data rate operation.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1st uint16, lower byte: uint8 external_pa for basic rate
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1st uint16, upper byte: uint8 internal_pa for basic rate
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2nd uint16: bit 0 controls class 1 and class 2 operation 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;with a dynamically switchable external PA
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(see below). Bits 4 to 6 control the tx_pa_attn
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;value used BC5 and later chips, and must be zero
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;on chips earlier chips. Other bits must be zero.
</P>
<P>

The third and fourth words control enhanced data rate operation.
Its form mirrors that of the first and second words.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3rd uint16, lower byte: uint8 external_pa for enhanced rate
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3rd uint16, upper byte: uint8 internal_pa for enhanced rate
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;On chips prior to BC5, this should be
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fixed.  Currently the value 63 is
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;recommended.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4th uint16, lower byte: bit 0 inhibits user of this power with
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;enhanced data rate (see below). Bits
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 to 6 control the tx_pa_attn value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;used on chips which have a TX PA 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;attenuator, and should be zero 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;on chips which do not. Other bits must
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;be zero.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4th uint16, upper byte: uint8 TX-PRE level for enhanced rate
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Typically this is 64 greater than the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;internal_pa for basic rate (upper byte
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;of first word). On BC5 and later chips
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;this value must be zero.
</P>
<P>
The fifth word specifies the output power common to both data rates.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5th uint16, upper byte: int8  tx dBm
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5th uint16, lower byte: set to zero.
</P>
<P>
If the bottom bit of the second word is set ('EXT PA' bit), operation with 
dynamically switchable external PA is assumed.  
</P>
<P>
For any transmission with 'EXT PA' bit set, whether basic rate or enhanced 
data rate, class 1 logic will be assumed.  The external PA will be used 
and the AUX_DAC will be set to the lower byte of the first word or the lower 
byte of the third word of the entry as appropriate.  In addition, 
<a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_OFFSET_CLASS1</a> and <a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_LVL_CLASS1</a> are used
in place of <a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_HALF_MHZ</a> (or <a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_OFFSET</a>) and 
<a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a>.
</P>
<P>
If entries are present in the power table with the 'EXT PA' bit set, then 
class 2 operation is assumed for transmissions in which the 'EXT PA' bit is 
clear.  PIO1 and the AUX_DAC will be pulled low during transmit. In addition, 
the PIO given by <a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_PIO</a> will be asserted to indicate such 
a transmission.  
</P>
<P>
When no entries in the power table have the `EXT PA' bit set, 
<a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_PIO</a> is not used and the settings given by other PS 
keys such as <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a> are applied directly.
</P>
<P>
For example, power_setting { 0x0d11, 0, 0x3f11, 0x4d00, 0xf800 }
specifies:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;To get power output -8 dBm for basic data rate (1 Mbps) use
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;internal amp 13, external amp 17.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;To get power output -8 dBm, for enhanced data rate (2 or 3 Mbps) use
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;internal amp 63, external amp 17, TX-PRE amp 0x4d.
</P>
<P>
A power table is a list of these entries.  The entries must be in
ascending order of transmit power.
</P>
<P>
If the table contains only one entry (five uint16s) then the
firmware always uses these settings.
</P>
<P>
The firmware responds to peer requests to increase/decrease transmit
power by stepping up and down this table.  The Bluetooth spec.
constrains the sizes and number of steps, which in turn bounds the
size and content of the power table.
</P>
<P>
In EDR operation, if the bottom bit of the fourth word is set, the 
power is marked as unavailable for EDR transmissions. Depending on 
the setting of BCCMD Limit_EDR_Power, the chip will either change the
packet type table to basic rate; or refuse peer power control requests
which request it to exceed the maximum allowed EDR power. If 
<a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a> is greater than the maximum allowed EDR
power, BlueCore will refuse to enter use EDR until the peer requests
it to decrement its power sufficiently, after which it will attempt to
change the packet type table to use EDR.
</P>
<P>
Note that, although this table is not used directly for the
CSR-specific radiotest command set, two features of this table are
used to determine transmitter behaviour in radiotest mode:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- The first entry in the table is used to determine the fixed
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;internal_pa setting for EDR operation.  The internal_pa
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;value passed to the radiotest command in EDR mode (indicated
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;by packet types of 16 or over) is used to control the TX-PRE
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;level in the manner described above.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- The presence of an entry with the `EXT PA' bit set is
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;necessary before radiotest will use the class1 logic to
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transmit.  However, in addition, the external_pa value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;passed to radiotest (the upper byte of the transmitter gain)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;must be non-zero for class 1 mode to be used.
</P>
<P>
See <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a> to see how the chip's AUX_DAC pin controls
an external PA.
</P>
<P>
The current Casira design has a fixed-gain external PA; its AUX_DAC is
not connected to the PA.  The default power table thus always has
external_pa set to zero.
</P>
<P>
See PSKEY_LC_POWER_TABLE, <a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_POWER</a>,
<a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a>, <a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_LOCAL_SUPPORTED_FEATURES</a>,
<a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a>, <a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_PIO</a>, 
<a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_OFFSET_CLASS1</a>, <a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_LVL_CLASS1</a>, 
PSKEY_TRANSMIT_OFFSET_HALF_MHZ, <a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_OFFSET</a>, and 
<a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_WIDEBAND_RSSI_CONFIG"></a>PSKEY_LC_WIDEBAND_RSSI_CONFIG</td>
  <td>0x0032</td>
  <td>wideband_rssi_config</td>
  <td> 113, 98, 9, 50 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Hardware from BlueCore3-Ext has a facility for wideband RSSI
measurement. This key is used to configure the settings.
</P>
<P>
It consists of four 16-bit words.
</P>
<P>
The first word is the value of the wideband RSSI reading above which
the RSSI high target should be reduced.
</P>
<P>
The second word is the value of the wideband RSSI readinb below which
the RSSI high target should be increased.
</P>
<P>
THe third word is the step used when changing the RSSI high target.
</P>
<P>
The fourth word is the minimum allowed value of the RSSI high target.
The maximum value is <a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a>, or
<a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a> on builds without <a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD"></a>PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD</td>
  <td>0x0033</td>
  <td>uint16</td>
  <td>50</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is used only when we are using the Intel Phase 2 COEX scheme.
This key defines the value for T_priority_lead which is the time
between us raising the BT_Priority signal and the packet header
beggining.
</P>
<P>
This key might be removed on later builds once a good value has been
found.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BT_CLOCK_INIT"></a>PSKEY_BT_CLOCK_INIT</td>
  <td>0x0034</td>
  <td>uint32</td>
  <td>0UL</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value to which the Bluetooth clock will be initialised at boot.
The value 0 is standard; the only likely reason to alter this is
for debugging non-CSR devices known to encounter problems at certain
clock values.
</P>
<P>
(Historical note:  before this key was introduced, CSR devices
initialised their Bluetooth clocks from the lower 28 bits of the
Bluetooth address, i.e. the lower 4 bits of the UAP followed by
the LAP.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK"></a>PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK</td>
  <td>0x0035</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is used only when we are using some of the more advanced
coexistence schemes.  This key defines a PIO mask that shall be used
to indicate when we are overlapping in frequency (between the
Bluetooth device and the WLAN device).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_ENABLE"></a>PSKEY_CONDITIONAL_SCAN_ENABLE</td>
  <td>0x0036</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If set TRUE (value 1), then the firmware will rapidly scan the
Bluetooth band on the first slot pair of a page or inquiry scan,
looking for any transmissions in the band. If it finds none, it will
not listen for the remaining scan window. The intention is to save
power when there are no other devices nearby.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_THRESHOLD"></a>PSKEY_CONDITIONAL_SCAN_THRESHOLD</td>
  <td>0x0037</td>
  <td>uint16</td>
  <td>0x0e14</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
RSSI threshold for energy detection.
The lowest byte is the narrow band RSSI threshold. This is in LSB
for the ADC, not in mV. For pre-BC5 parts there is an upper byte and
this is the number of LSB above baseline for the wide band RSSI. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_MR_MOD_DELAY"></a>PSKEY_TX_MR_MOD_DELAY</td>
  <td>0x0038</td>
  <td>uint8</td>
  <td>0x59</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Trim timing for EDR transmit
Mod delay for TX

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_MR_SYNC_TIMING"></a>PSKEY_RX_MR_SYNC_TIMING</td>
  <td>0x0039</td>
  <td>uint16</td>
  <td>0x463F</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Trim timing for EDR sync

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_MR_SYNC_CONFIG"></a>PSKEY_RX_MR_SYNC_CONFIG</td>
  <td>0x003a</td>
  <td>uint16</td>
  <td>0x0024</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Acceptable correlation quality of EDR

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_LOST_SYNC_SLOTS"></a>PSKEY_LC_LOST_SYNC_SLOTS</td>
  <td>0x003b</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
In low power modes, a device will consider it has lost synchronisation
with its peer if it fails to receive an expected transmission in one
of the following circumstances:
</P>
<P>
- In sniff mode as a slave, during any sniff window when nothing
<BR>
&nbsp;&nbsp;is received.
</P>
<P>
- In sniff mode as a master, during any sniff window when the slave
<BR>
&nbsp;&nbsp;has been sent a POLL or a data packet and no reply has been
<BR>
&nbsp;&nbsp;received.
</P>
<P>
- In park mode as a slave, when no transmission is received on any
<BR>
&nbsp;&nbsp;park beacon in a train.
</P>
<P>
This key specifies a value in baseband slots (units of 625 us) which
must elapse since the last packet received from the remote device
before the logic described above applies.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_MR_SAMP_CONFIG"></a>PSKEY_RX_MR_SAMP_CONFIG</td>
  <td>0x003c</td>
  <td>uint16</td>
  <td>0x0426</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Acceptable correlation quality of EDR

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AGC_HYST_LEVELS"></a>PSKEY_AGC_HYST_LEVELS</td>
  <td>0x003d</td>
  <td>agc_hyst_config</td>
  <td> 0x4, 0x1, 0xd, 0xa, 0xe, 0xb, 0xe, 0xb </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
BlueCore contains an automatic gain control algorithm which attempts
to maintain a reasonable signal level by adding and removing various
sources of attenuation. This key controls the signal strength at which
these sources are added and removed. It should not be altered except
on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_LEVEL_LOW_SIGNAL"></a>PSKEY_RX_LEVEL_LOW_SIGNAL</td>
  <td>0x003e</td>
  <td>uint16</td>
  <td>0xf</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key gives the value used for the ANA_RX_LVL register when the
chip detects that the signal strength has fallen off. It should be
greater than or equal to <a href="#PSKEY_ANA_RX_LEVEL">PSKEY_ANA_RX_LEVEL</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AGC_IQ_LVL_VALUES"></a>PSKEY_AGC_IQ_LVL_VALUES</td>
  <td>0x003f</td>
  <td>IQ_LVL_VAL[]</td>
  <td> {0x20, 0}, {0x0e, 3} , {0x0c, 5}, {0x0a, 7}, 
                          {0x08, 11}, {0x06, 16}, {0x04, 23} </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key gives the values for the ANA_IQ_LVL register used by the AGC
algorithmn on the receive side, and the corresponding attenuation
values. The top byte in each word is the register value, the bottom
byte is an equivalent attenuation. This key should not be altered
except on specific advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_FTRIM_OFFSET_12DB"></a>PSKEY_MR_FTRIM_OFFSET_12DB</td>
  <td>0x0040</td>
  <td>uint16</td>
  <td>0x022</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The offset applied to ANA_RX_FTRIM when using EDR and with the 12 dB
IF attenuator is in.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_FTRIM_OFFSET_6DB"></a>PSKEY_MR_FTRIM_OFFSET_6DB</td>
  <td>0x0041</td>
  <td>uint16</td>
  <td>0x011</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The offset applied to ANA_RX_FTRIM when using EDR and with the 6 dB
IF attenuator is in.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_NO_CAL_ON_BOOT"></a>PSKEY_NO_CAL_ON_BOOT</td>
  <td>0x0042</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Setting this key to TRUE causes the LC not to calibrate the radio at
boot time. This means that the radio will not work until the key is
set to false and the chip is rebooted. This key is intend to allow
the use of a bootmode (see &quot;Understanding and Using Bootmodes&quot;,
document bcore-an-019P, on the CSR support website) where the radio
is disabled.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RSSI_HI_TARGET"></a>PSKEY_RSSI_HI_TARGET</td>
  <td>0x0043</td>
  <td>uint8</td>
  <td>80</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls a parameter used by BlueCore's automatic gain
control (AGC) algorithm. It should not be changed except on advice
from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PREFERRED_MIN_ATTENUATION"></a>PSKEY_PREFERRED_MIN_ATTENUATION</td>
  <td>0x0044</td>
  <td>uint8</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a> for 21.x builds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE"></a>PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE</td>
  <td>0x0045</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this key is set to TRUE then all Bluetooth activity will be treated
as high priority.
</P>
<P>
See also <a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_MASK</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_MULTISLOT_HOLDOFF"></a>PSKEY_LC_MULTISLOT_HOLDOFF</td>
  <td>0x0047</td>
  <td>TIME</td>
  <td>300 * MILLISECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BT 1.2 specification recommends that in low power modes the master
should use single slot packets to help the slave resynchronise. This
would be at the sniff instant or at the end of a hold.
</P>
<P>
However, a too literal following of this rule can cause bandwidth
problems with short sniff intervals as the master will use single slot
packets frequently.
</P>
<P>
Clearly, for really short sniff intervals, the slave should find it
not signficantly harder to resynchronise than it does in active mode
and in active mode multi-slot packet are encouraged.
</P>
<P>
So, a more lax interpretation, but still within the spirit of the
spec, would be to use the single slot behaviour only when the sniff
interval or hold period has been long enough that the slave might need
some help resynchronising.
</P>
<P>
This PS key holds a time indicating how long the master has to have
not heard from the slave before it will start using single slot
packets to help the slave resynchronise.
</P>
<P>
One way to calculate a good time is to know that in low power modes,
the error between the master and slave's clock can grow at up to 500
ppm (since each device's clock is allowed to be upto 250 ppm from
nominal). The slave is likely to get problems once it has to keep its
correlator open for a full slot. A full slot is 625 us which means an
maximum error between the two links of 312.5 us (as the sign of the
error is also unknown). At 500 ppm it will take about 600 ms to reach
this level. This suggests that the value of this key should be well
below 600 ms.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_PIOS_ENABLE"></a>PSKEY_LC_COMBO_DOT11_PIOS_ENABLE</td>
  <td>0x004a</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls whether the PIO signalling lines defined in
<a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_MASK</a> will be active at boot up. The BCCMD
COEX_PRIORITY_PIOS_ON can be used to control the setting dynamically.
</P>
<P>
This key is supported only on versions of firmware that support the
associated BCCMD. On firmware versions that don't support the BCCMD,
the value of <a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_MASK</a> can be altered to
provide the same effect as this key.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_ENABLE_LATE_SAMPLE"></a>PSKEY_LC_ENABLE_LATE_SAMPLE</td>
  <td>0x004b</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls when the LC should sample if data is available
for transmission.  If enabled the LC samples as late as possible
for data being available.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_CLOCKS_CONFIG"></a>PSKEY_LC_CLOCKS_CONFIG</td>
  <td>0x004f</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Miscellaneous configuration of hardware clocks for Bluetooth.
</P>
<P>
This key should only be changed on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY"></a>PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY</td>
  <td>0x0050</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this key is set to TRUE, the BlueCore's co-existence interface will
treat eSCO retransmissions as being low priority. (Note the priority 
of the initial transmission of the eSCO data remains high).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_EDR_SWITCH_MODE"></a>PSKEY_EDR_SWITCH_MODE</td>
  <td>0x0051</td>
  <td>edr_switch_mode</td>
  <td>HIGH_TO_LOW</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

The EDR_SWITCH_MODE will be used to describe the assertion
method for the EDR_SWITCH_MODE_PIO and will be used to setup
the driving method, Low To High or High To Low.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_EDR_MODE_SWITCH_PIO"></a>PSKEY_EDR_MODE_SWITCH_PIO</td>
  <td>0x0052</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

This key will assert the PIO line specified, 0-15 if present, 
if the key is not present it will become a zero length key with 
an attempt to read it failing, this will fail the psget method 
and disable use of this key. If the pskey is defined but the value 
is 0xffff, out of bounds, then the key will not setup a pio line. 
The use of this pskey is intended to be the mode select line for 
an EDR power amp, the assertion method will be in 
PSKEY EDR_SWITCH_MODE,this will be either high to low or low to 
high.
</P>
<P>
If a pio line is required for tx enablement then you should use 
the <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a>, pio pin 1 which asserts when we are 
transmitting.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_ENABLE_WATCHDOG_FAULT"></a>PSKEY_LC_ENABLE_WATCHDOG_FAULT</td>
  <td>0x0053</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a debugging option; CSR internal use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_FREE_KEY_PIGEON_HOLE"></a>PSKEY_FREE_KEY_PIGEON_HOLE</td>
  <td>0x00c9</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A bitfield indicating which link keys are stored.  A 1 in this mask
indicates that the corresponding link key is occupied.
</P>
<P>
Freaky pigeon hole?

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR0"></a>PSKEY_LINK_KEY_BD_ADDR0</td>
  <td>0x00ca</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1st uint16:     top 8 bits of the LAP in the lower byte
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2nd uint16:     lower 16 bits of the LAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3rd uint16:     16 bit UAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4th uint16:     8 bit NAP in the lower byte
Link key is 8 words, following the 4-word BDADDR.  The link key
is stored little-endian, so MSW is at position 11, LSW at
position 4.
Occupied keys should appear in <a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_KEY_PIGEON_HOLE</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR1"></a>PSKEY_LINK_KEY_BD_ADDR1</td>
  <td>0x00cb</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR2"></a>PSKEY_LINK_KEY_BD_ADDR2</td>
  <td>0x00cc</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR3"></a>PSKEY_LINK_KEY_BD_ADDR3</td>
  <td>0x00cd</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR4"></a>PSKEY_LINK_KEY_BD_ADDR4</td>
  <td>0x00ce</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR5"></a>PSKEY_LINK_KEY_BD_ADDR5</td>
  <td>0x00cf</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR6"></a>PSKEY_LINK_KEY_BD_ADDR6</td>
  <td>0x00d0</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR7"></a>PSKEY_LINK_KEY_BD_ADDR7</td>
  <td>0x00d1</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR8"></a>PSKEY_LINK_KEY_BD_ADDR8</td>
  <td>0x00d2</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR9"></a>PSKEY_LINK_KEY_BD_ADDR9</td>
  <td>0x00d3</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR10"></a>PSKEY_LINK_KEY_BD_ADDR10</td>
  <td>0x00d4</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR11"></a>PSKEY_LINK_KEY_BD_ADDR11</td>
  <td>0x00d5</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR12"></a>PSKEY_LINK_KEY_BD_ADDR12</td>
  <td>0x00d6</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR13"></a>PSKEY_LINK_KEY_BD_ADDR13</td>
  <td>0x00d7</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR14"></a>PSKEY_LINK_KEY_BD_ADDR14</td>
  <td>0x00d8</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LINK_KEY_BD_ADDR15"></a>PSKEY_LINK_KEY_BD_ADDR15</td>
  <td>0x00d9</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ENC_KEY_LMIN"></a>PSKEY_ENC_KEY_LMIN</td>
  <td>0x00da</td>
  <td>uint16</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The minimum length of an encryption key in bytes. 
Range 1-&gt;16. A value of 1 implies a minimum encryption key length of 8
bits, etc. 
</P>
<P>
(BT specification 1.1, Section 14.3.1 p159: 1&lt;=Lmax&lt;=16. Section
14.3.3, p161, 3rd paragraph: max key size between one and sixteen. 
Section 14.3.5, p166: table does not contain key of length zero.) 
</P>
<P>
See <a href="#PSKEY_ENC_KEY_LMAX">PSKEY_ENC_KEY_LMAX</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ENC_KEY_LMAX"></a>PSKEY_ENC_KEY_LMAX</td>
  <td>0x00db</td>
  <td>uint16</td>
  <td>16</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum length of an encryption key in bytes. 
</P>
<P>
Range 1-&gt;16. A value of 1 implies a maximum encryption key length of 8
bits, etc. 
</P>
<P>
(BT specification 1.1, Section 14.3.1 p159: 1&lt;=Lmax&lt;=16. Section
14.3.3, p161, 3rd paragraph: max key size between one and sixteen. 
Section 14.3.5, p166: table does not contain key of length zero.) 
</P>
<P>
UK Government restrictions require CSR to limit the maximum effective
key length to less than 16 for some firmware builds. 
</P>
<P>
See <a href="#PSKEY_ENC_KEY_LMIN">PSKEY_ENC_KEY_LMIN</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LOCAL_SUPPORTED_FEATURES"></a>PSKEY_LOCAL_SUPPORTED_FEATURES</td>
  <td>0x00ef</td>
  <td>uint16[]</td>
  <td> 0xffff, 0xFE8f, 0xF99B, 0x8000 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A 4 element array of uint16s holding a bitfield that describes the
features supported by the local device.
</P>
<P>
Coding matches the &quot;coding of features&quot; section in the LMP
specification.  The first byte of the coding of features is held in
the lower byte of the first uint16, etc.
</P>
<P>
The key's default value gives the firmware's capabilities.  Switching
a bit from 0 to 1 does not magically create a missing capability.
</P>
<P>
This key configures the local LM.  If a feature is marked as provided
by the default value, then clearing the key's bit turns off the
corresponding functionality.  For example, setting the Encryption bit
to zero stops the local device supporting encryption.
</P>
<P>
The three &quot;flow control lag&quot; bits should be left at zero.
</P>
<P>
The order in 1.2 of the spec is as follows.
</P>
<P>
First word, low to high (X =&gt; turned on in default config;
(X) =&gt; turned on if supported by hardware;)
<BR>
&nbsp;&nbsp;On   Bit   Feature
<BR>
&nbsp;&nbsp;&nbsp;X   0     3-slot packets
<BR>
&nbsp;&nbsp;&nbsp;X   1     5-slot packets
<BR>
&nbsp;&nbsp;&nbsp;X   2     Encryption
<BR>
&nbsp;&nbsp;&nbsp;X   3     Slot offset
<BR>
&nbsp;&nbsp;&nbsp;X   4     Timing accuracy
<BR>
&nbsp;&nbsp;&nbsp;X   5     Master/slave switch
<BR>
&nbsp;&nbsp;&nbsp;X   6     Hold mode
<BR>
&nbsp;&nbsp;&nbsp;X   7     Sniff mode
<BR>
&nbsp;&nbsp;&nbsp;X   8     Park mode
<BR>
&nbsp;&nbsp;&nbsp;X   9     Power control requests
<BR>
&nbsp;&nbsp;&nbsp;X  10     Data rate driven by channel quality
<BR>
&nbsp;&nbsp;&nbsp;X  11     SCO link
<BR>
&nbsp;&nbsp;&nbsp;X  12     HV2 packets
<BR>
&nbsp;&nbsp;&nbsp;X  13     HV3 packets
<BR>
&nbsp;&nbsp;&nbsp;X  14     mu-law voice encoding
<BR>
&nbsp;&nbsp;&nbsp;X  15     A-law voice encoding
</P>
<P>
Second word
<BR>
&nbsp;&nbsp;&nbsp;X   0     CVSD
<BR>
&nbsp;&nbsp;&nbsp;X   1     Paging scheme
<BR>
&nbsp;&nbsp;&nbsp;X   2     Power control
<BR>
&nbsp;&nbsp;&nbsp;X   3     Transparent SCO data
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4     }
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5     } L2CAP flow control lag (our default = 0)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6     }
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1.2 features from this point]
<BR>
&nbsp;&nbsp;&nbsp;X   7     Broadcast encryption
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;8     Reserved (Scatter mode)
<BR>
&nbsp;&nbsp;(X)  9     Enhanced Data Rate ACL 2 Mbps mode
<BR>
&nbsp;&nbsp;(X) 10     Enhanced Data Rate ACL 3 Mbps mode
<BR>
&nbsp;&nbsp;&nbsp;X  11     Enhanced inquiry scan
<BR>
&nbsp;&nbsp;&nbsp;X  12     Interlaced inquiry scan
<BR>
&nbsp;&nbsp;&nbsp;X  13     Interlaced page scan
<BR>
&nbsp;&nbsp;&nbsp;X  14     RSSI with inquiry results
<BR>
&nbsp;&nbsp;(X) 15     Extended SCO link --- EV3 packets
</P>
<P>
Third word
<BR>
&nbsp;&nbsp;(X)  0     Extended SCO link --- EV4 packets
<BR>
&nbsp;&nbsp;(X)  1     Extended SCO link --- EV5 packets
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2     Reserved (Absence masks)
<BR>
&nbsp;&nbsp;&nbsp;X   3     AFH capable slave
<BR>
&nbsp;&nbsp;&nbsp;X   4     AFH classification slave
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5     Reserved (Alias authentication)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6     Reserved (Anonymity mode)
<BR>
&nbsp;&nbsp;(X)  7     3-slot Enhanced Data Rate ACL packets
<BR>
&nbsp;&nbsp;(X)  8     5-slot Enhanced Data Rate ACL packets
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;9     Reserved (Sniff sub-rating)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10     Reserved (EPR (encryption pause/resume))
<BR>
&nbsp;&nbsp;&nbsp;X  11     AFH capable master
<BR>
&nbsp;&nbsp;&nbsp;X  12     AFH classification master
<BR>
&nbsp;&nbsp;(X) 13     Enhanced Data Rate eSCO 2 Mbps mode
<BR>
&nbsp;&nbsp;(X) 14     Enhanced Data Rate eSCO 3 Mbps mode
<BR>
&nbsp;&nbsp;(X) 15     3-slot Enhanced Data Rate eSCO packets
</P>
<P>
Fourth word
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0     Reserved (Extended inquiry response)
<BR>
&nbsp;&nbsp;&nbsp;X  15     Extended features [i.e. highest bit in feature mask]
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_USE_UNIT_KEY"></a>PSKEY_LM_USE_UNIT_KEY</td>
  <td>0x00f0</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Combination or unit keys can be used for authentication depending
on devices' storage capacity.  This key is set to TRUE if unit keys
are to be used by default instead of combination keys.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HCI_NOP_DISABLE"></a>PSKEY_HCI_NOP_DISABLE</td>
  <td>0x00f2</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
By default the BlueCore firmware sends an HCI command_status(NOP)
event to the host shortly after booting.  Although this is clearly
allowed by the HCI specification it is known to crash some host
stacks.
</P>
<P>
This pskey provides a simple workaround: if this key is TRUE then
this boot-time event is not emitted.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_MAX_EVENT_FILTERS"></a>PSKEY_LM_MAX_EVENT_FILTERS</td>
  <td>0x00f4</td>
  <td>uint8</td>
  <td>5</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Each time an event filter is added, it consumes valuable RAM
resources.  To limit the maximum amount of RAM event filters can
take we limit the maximum number of event filters.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_TEST_SEND_ACCEPTED_TWICE"></a>PSKEY_LM_TEST_SEND_ACCEPTED_TWICE</td>
  <td>0x00f6</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The Bluetooth 1.1 specification does not ensure reliability of LMP
traffic in test mode, since it does not differentiate test packets
(which are unreliable) from LMP packets at the baseband level.  This
can lead to loss of LMP messages.
</P>
<P>
If this key is set to TRUE, a slave in test mode will send the
LMP_Accepted reply to a test control message twice.  This increases
the likelihood that the message will be received by the tester.  (It
does not guarantee it because, since the link manager does not operate
in real time, there may be test messages in between the
transmissions.)
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_MAX_PAGE_HOLD_TIME"></a>PSKEY_LM_MAX_PAGE_HOLD_TIME</td>
  <td>0x00f7</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Each time a unit pages a new device and it currently has active links,
they are held for page timeout slots. If page timeout slots is greater
than this value, this value is used a the maximum hold time.
A value of zero indicates that holding around page is disabled.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_ADAPTATION_RESPONSE_TIME"></a>PSKEY_AFH_ADAPTATION_RESPONSE_TIME</td>
  <td>0x00f8</td>
  <td>uint16</td>
  <td>0x12c0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This sets the interval between successive channel classification
updates (and hence channel map adaptations) for an AFH enabled master.
The period is measured in baseband slots (625us), and can be set
between 1 and 30 seonds.
</P>
<P>
The slave classification intervals sent in the
LMP_channel_classfication_req message are derived from this value:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;AFH_max_interval = this_value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;AFH_min_interval = this_value / 2
</P>
<P>
This is not supported on 4Mbit builds. 
This is not supported on 17.x or earlier builds.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_OPTIONS"></a>PSKEY_AFH_OPTIONS</td>
  <td>0x00f9</td>
  <td>uint16</td>
  <td>0x0017</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This allows AFH to be configured how the user requires. The bits are
designated as below and are not restricted to classification.
bit 0 enable RSSI classification
bit 1 enable PLR classification
bit 2 enable use of combo information in classification
bit 3 &lt;reserved&gt;
bit 4 enable hysterisis of the classifications from slaves
bit 5 disable RSSI classification with low power links
bit 6 enable extended RSSI classification with low power links,
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;this enables the time period for RSSI classification to be 
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_LP_RUN_PERIOD</a>.
</P>
<P>
This is not supported on 4Mbit 18.x builds. 
This is not supported on 17.x or earlier builds.
</P>
<P>
RSSI - BlueCore makes signal strength measurements of channels not
being used by the Bluetooth link when the radio would otherwise be
idle. This inevitably increases the power consumption. However, it has
the advantage that it makes Bluetooth a good neighbour; it identifies
and avoids other users of the ISM band even if they are not causing
problems for Bluetooth operation.
</P>
<P>
PLR - Dropped packets and bit error rates for FEC encoded headers and
payloads are used to estimate the interference for each of the
channels being used. This gives priority to channels that are
degrading the Bluetooth performance. As mentioned above, it will not
identify other users of the ISM band unless they are corrupting
Bluetooth packets, and it will not rapidly detect the removal of an
interferer on a channel being avoided.
</P>
<P>
To use AFH functionality to avoid interference, at least one device in
the link must include a classifier.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_RSSI_RUN_PERIOD"></a>PSKEY_AFH_RSSI_RUN_PERIOD</td>
  <td>0x00fa</td>
  <td>uint16</td>
  <td>500</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is the period at which point the LC will schedule a RSSI
classification, that is, if slots are available the radio is used as a
spectrum analyser to read rssi on all channels or as many as it has
time for. These values are averaged and decay slowly.
The value of this key is in unit of ms.
</P>
<P>
This is not supported on 4Mbit builds. 
This is not supported on 17.x or earlier builds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_REENABLE_CHANNEL_TIME"></a>PSKEY_AFH_REENABLE_CHANNEL_TIME</td>
  <td>0x00fb</td>
  <td>uint16</td>
  <td>0x0FA0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key determins the amount of time it takes for a channel that was
marked as bad to be marked as good again (when we have no further
information about that channel).  The time will be approximately Key *
40 milliseconds.  The process of adding bad channels back into the
channel map is deliberately randomized, so this time might vary.
</P>
<P>
NB.  If we have RSSI classification enabled a channel might be makred
as good sooner if this algorithm thinks that the channel is good.
</P>
<P>
The value of this key is in units of 40 ms.
</P>
<P>
This is not supported on 4Mbit builds. 
This is not supported on 17.x or earlier builds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_NO_DROP_ON_ACR_MS_FAIL"></a>PSKEY_NO_DROP_ON_ACR_MS_FAIL</td>
  <td>0x00fc</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If the Role parameter to the HCI Accept_Connection_Request (acr)
command is 0x00 it requires the local device to become master of the
link.  This involves requesting the existing (paging) master to
perform a role switch, and only completing the connection if the
switch is performed.  The link is dropped if the request to perform a
role switch is refused.  The HCI Set_Event_Filter command can be
configured to achieve the same behaviour without involving the host
via Connection_Request.
</P>
<P>
If this peksy is set to TRUE this behaviour is altered: if the Role
parameter is 0x00 then it is treated as advice - the local device
requests the paging master to perform a role switch, but the link is
not dropped if this is refused.  The behaviour of the event filter is
similarly adjusted.  No attempt is made to hide a failure to switch.
For example, no Role_Change event is sent to the host.
</P>
<P>
This pskey has been added to attempt to ameliorate situations where
both devices insist on being master.  However, it changes the
behaviour of HCI, so there is no guarantee that a given host stack
will behave correctly.  Users must determine correct system operation
for themselves.
</P>
<P>
If this pskey is FALSE, the firmware provides the normal HCI
behaviour.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MAX_PRIVATE_KEYS"></a>PSKEY_MAX_PRIVATE_KEYS</td>
  <td>0x00fd</td>
  <td>uint8</td>
  <td>2</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
As we do not know how many devices we wish to be able to use at legacy
boot time, we allow the number of private keys we use in legacy mode
to be configurable. Setting this to zero will prevent any private link
key storage.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR0"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</td>
  <td>0x00fe</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1st uint16:     top 8 bits of the LAP in the lower byte
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2nd uint16:     lower 16 bits of the LAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3rd uint16:     16 bit UAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4th uint16:     8 bit NAP in the lower byte
Link key is 8 words, following the 4-word BDADDR.  The link key
is stored little-endian, so MSW is at position 11, LSW at
position 4.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR1"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR1</td>
  <td>0x00ff</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR2"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR2</td>
  <td>0x0100</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR3"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR3</td>
  <td>0x0101</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR4"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR4</td>
  <td>0x0102</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR5"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR5</td>
  <td>0x0103</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR6"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR6</td>
  <td>0x0104</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PRIVATE_LINK_KEY_BD_ADDR7"></a>PSKEY_PRIVATE_LINK_KEY_BD_ADDR7</td>
  <td>0x0105</td>
  <td>LM_LINK_KEY_BD_ADDR_T</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A Bluetooth address and its corresponding link key.
See description for <a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_ADDR0</a>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LOCAL_SUPPORTED_COMMANDS"></a>PSKEY_LOCAL_SUPPORTED_COMMANDS</td>
  <td>0x0106</td>
  <td>uint16[]</td>
  <td> 0xffff, 0x03ff, 0xfffe, 0xffff, 0xffff, 0xffff, 0x0ff3, 0xffe8, 0x003f </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

This is a large bitfield that describes which HCI commands are
supported by the host controller.  The Host can find this information
out itself by trying the command, the Host Controller will then return
with &quot;Unkown HCI Command&quot;, but some Host's might prefer to try this
command first.
</P>
<P>
The result returned by this command does not change after the Host
Controller has booted.  Sometimes it is not possible for the Host
Controller to perform some operations (eg. insufficent resources or
not having a link of the correct type).  This command will still imply
that the commands are available; if the Host tries such a command the
Host Controller should return a different status message than &quot;Unkown
HCI Command&quot;.
</P>
<P>
byte 0
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Inquiry
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Inquiry Cancel
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Periodic Inquiry Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Exit Periodic Inquiry Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Create Connection
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Disconnect
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Add SCO Connection
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Cancel Create Connection
</P>
<P>
byte 1
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Accept Connection Request
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Reject Connection Request
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Link Key Request Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Link Key Request Negative Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 PIN Code Request Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 PIN Code Request Negative Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Change Connection Packet Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Authentication Request
</P>
<P>
byte 2
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Set Connection Encryption
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Change Connection Link Key
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Master Link Key
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Remote Name Request
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Cancel Remote Name Request
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Read Remote Supported Features
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Remote Extended Features
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Read Remote Version Information
</P>
<P>
byte 3
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Clock Offset
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Read LMP Handle
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 &lt;reserved&gt; Exchange Fixed Info
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 &lt;reserved&gt; Exchange Alias Info
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 &lt;reserved&gt; Private Pairing Request Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 &lt;reserved&gt; Private Pairing Request Negative Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 &lt;reserved&gt; Generated Alias
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 &lt;reserved&gt; Alias Address Request Reply
</P>
<P>
byte 4
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 &lt;reserved&gt; Alias Address Request Negative Reply
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Hold Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Sniff Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Exit Sniff Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Park Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Exit Park Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 QoS Setup
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Role Discovery
</P>
<P>
byte 5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Switch Role
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Read Link Policy Settings
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Write Link Policy Settings
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Read Default Link Policy Settings
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Write Default Link Policy Settings
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Flow Specification
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Set Event Mark
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Reset
</P>
<P>
byte 6
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Set Event Filter
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Flush
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read PIN Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Write PIN Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Create New Unit Key
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Read Stored Link Key
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Write Stored Link Key
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Delete Stored Link Key
</P>
<P>
byte 7
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Write Local Name
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Read Local Name
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Connection Accept Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Write Connection Accept Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Read Page Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Write Page Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Scan Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Write Scan Enable
</P>
<P>
byte 8
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Page Scan Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Page Scan Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Inquiry Scan Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Write Inquiry Scan Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Read Authentication Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Write Authentication Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Encryption Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Write Encryption Mode
</P>
<P>
byte 9
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Class Of Device
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Class Of Device
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Voice Setting
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Write Voice Setting
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Read Automatic Flush Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Write Automatic Flush Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Num Broadcast Retransmissions
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Write Num Broadcast Retransmissions
</P>
<P>
byte 10
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Hold Mode Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Hold Mode Activity
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Transmit Power Level
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Read SCO Flow Control Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Write SCO Flow Control Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Set Host Controller To Host Flow Control
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Host Buffer Size
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Host Number Of Completed Packets
</P>
<P>
byte 11
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Link Supervision Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Link Supervision Timeout
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Number of Supported IAC
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Read Current IAC LAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Write Current IAC LAP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Read Page Scan Period Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Write Page Scan Period Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Read Page Scan Mode
</P>
<P>
byte 12
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Write Page Scan Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Set AFH Channel Classification
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 &lt;reserved&gt; (Read Extended Data Mode)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 &lt;reserved&gt; (Write Extended Data Mode)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Read Inquiry Scan Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Write Inquiry Scan Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Inquiry Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Write Inquiry Mode
</P>
<P>
byte 13
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Page Scan Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Page Scan Type
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Channel Classification Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Write Channel Classification Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 &lt;reserved&gt; Read Anonymity Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 &lt;reserved&gt; Write Anonymity Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 &lt;reserved&gt; Read Alias Authentication Enable
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 &lt;reserved&gt; Write Alias Authentication Enable
</P>
<P>
byte 14
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 &lt;reserved&gt; Read Anonymous Address Change Parameters
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 &lt;reserved&gt; Write Anonymous Address Change Parameters
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 &lt;reserved&gt; Reset Fixed Address Attempts Counter
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Read Local Version Information
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 &lt;reserved&gt; Read Local Supported Commands
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Read Local Supported Features
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read Local Extended Features
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Read Buffer Size
</P>
<P>
byte 15
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Country Code
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Read BD ADDR
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Read Failed Contact Count
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Reset Failed Contact Count
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Get Link Quality
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Read RSSI
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 Read AFH Channel Map
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 Read BD Clock
</P>
<P>
byte 16
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 Read Loopback Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 Write Loopback Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 Enable Device Under Test Mode
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 Setup Synchronous Connection
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 Accept Synchronous Connection
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 Reject Synchronous Connection
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_MAX_ABSENCE_INDEX"></a>PSKEY_LM_MAX_ABSENCE_INDEX</td>
  <td>0x0107</td>
  <td>uint8</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This describes the maximum absence index that the firmware will 
use when assigning absence masks. This is the index number so 
setting this to 0 gives a maximum number of absences as 1. The 
spec dictates that the minimum allowed is 1 absence hence setting 
this value to zero gives us the legal minimum the spec allows.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEVICE_NAME"></a>PSKEY_DEVICE_NAME</td>
  <td>0x0108</td>
  <td>uint16[]</td>
  <td>0x5343, 0x2052, 0x202d, 0x6362, 0x0034</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The local device's default &quot;user friendly&quot; name, used by the HCI
Read_Local_Name and Change_Local_Name commands and by
LMP_name_req/LMP_name_res transactions.
</P>
<P>
When the firmware is booted, the device's name is taken from this
pskey.  However, if the local host alters the local device's name, by
calling the HCI Change_Local_Name command, then the new name is held
in RAM.  Subsequent requests to read the device's name take from the
RAM store, not from this pskey.  The pskey's value only becomes
visble again after the firmware reboots.
</P>
<P>
The BT 1.1 HCI specification requires the device's default name to be
&quot;&quot;; an empty string.  The default (psrom) value of this pskey is &quot;CSR
- bc3&quot;, or something similar, thus the psrom value does not meet the
HCI specification.  If this pskey is set to hold nothing, i.e., no
uint16s are stored under the pskey, then the HCI default value is
obtained.
</P>
<P>
Over HCI and LMP the name is passed as a sequence of UTF-8 octets.
Because the ps stores data in arrays of uint16s, the name is packed
in this pskey, two octets per uint16.  This packing is important when
the ps store is small, notably where the ps is held in EEPROM.
</P>
<P>
Working from start of the device's name, the first character is
stored in the lower octet of the pskey's first uint16, the second
character in the upper octet of the first uint16, etc.  If the name
is an odd number of characters then the upper octet of the last
uint16 is '\0'.
</P>
<P>
This pskey can hold a maximum of 20 uint16s, limiting the default
device name to 40 octets.  The behaviour is undefined in this pskey
holds more than 20 uint16s.  (This size constraint does not apply to
a name written via the HCI Change_Local_Name command.)
</P>
<P>
The default name for BlueCore3 chips is &quot;CSR - bc3&quot;; when packed this
becomes {0x5343, 0x2052, 0x202d, 0x6362, 0x0033}.
</P>
<P>
This pskey is used from (HCI) 18.X builds.  HCI 17.X and earlier
builds use PSKEY_LOCAL_NAME0 -&gt; PSKEY_LOCAL_NAME17 and
PSKEY_LOCAL_NAME_LENGTH.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_RSSI_THRESHOLD"></a>PSKEY_AFH_RSSI_THRESHOLD</td>
  <td>0x0109</td>
  <td>uint16</td>
  <td>0x0800</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value controls the threshold of the entire RSSI classification
algorithm.  If the standard deviation of the power in the band is
below this level then the device assumes that the entire band is clear
and adapts its channel ratings accordingly.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LM_CASUAL_SCAN_INTERVAL"></a>PSKEY_LM_CASUAL_SCAN_INTERVAL</td>
  <td>0x010a</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this key is set and is none zero, `casual scanning' is enabled.
The value then gives a maximum interval in slots between page and
inquiry scans.
</P>
<P>
In this mode, page and inquiry scans are not necessarily performed
with the frequency of the intervals set via
HCI_write_inquiry_scan_activity and HCI_write_page_scan_activity.  If
the chip is active at any point after the interval specified over HCI
since the previous scan, it will perform the scan of the appropriate
type.  If it does not become active within
<a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_SCAN_INTERVAL</a> slots after the previous scan, it will
perform the scan at that point.
</P>
<P>
This is most useful on hardware starting with BlueCore3-ROM.  This
contains support for waking the chip from deep sleep if the host
provides a clock.  In this case, if the host provides a clock at any
time after the normal scan interval, the chip will wake to perform the
scan in synchronisation with the host.  Otherwise, it will wait until
<a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_SCAN_INTERVAL</a> slots have elapsed and wake anyway.
</P>
<P>
For this reason this key should only be set when the host provides
a clock input which goes low when the chip enters deep sleep.
Otherwise there will be a significant peformance impact as the chip
will be woken unnecessarily.  The key is also only useful with
host transports which do not use <a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a> as the
chip will stay awake for that period if woken by a host clock.
This is likely to be a considerable inefficiency.
</P>
<P>
On earlier hardware, the key is still usable, but casual wakeup relies
on the chip being woken up for some other reason, either by the host
or due to an internal timer.
</P>
<P>
Casual scanning is not used in continuous page scan, since in this
case the chip never becomes inactive.
</P>
<P>
If casual scanning is in use, the link manager will report the
scan repetition mode based on the larger of the page scan interval
and the casual scan interval.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_MIN_MAP_CHANGE"></a>PSKEY_AFH_MIN_MAP_CHANGE</td>
  <td>0x010b</td>
  <td>uint16[]</td>
  <td> 2, 4 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

This key defines the minimum amount by which the device will change a
channel map.  If the channel map is rapidly changing by only a very
small amount then the device prefers not to send too many channel map
changes of classification reports.
</P>
<P>
The first number is the number of channels that must have got worse to
cause the device to send a message.  The second message is the number
of channels that must have improved to cause the device to send a
message. Having the second number bigger than the first means that the
device will send messages more frequently as things become worse (as
it knocks out more channels).  The device will then only add channels
back in as things become better.
</P>
<P>
Setting either value to zero will disable this feature - the device
will send the channel map message whenever the channel map changes.
</P>
<P>
The 'all good' channel map is a special case: the device will always
send this.
</P>
<P>
This is not supported on 4Mbit builds.
This is not supported on 17.x or earlier builds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AFH_RSSI_LP_RUN_PERIOD"></a>PSKEY_AFH_RSSI_LP_RUN_PERIOD</td>
  <td>0x010c</td>
  <td>uint16</td>
  <td>5000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is the period with which the LC will schedule a RSSI
classification when the device only has 'low power mode' links, that
is, if slots are available the radio is used as a spectrum analyser to
read rssi on all channels or as many as it has time for. These values
are averaged and decay slowly.
</P>
<P>
A link is in a 'low power mode' if it is in sniff or park.  This key
is normally much larger than '<a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_RSSI_RUN_PERIOD</a>' to reduce
power when links are in sniff.
</P>
<P>
This period is enabled by bit 6 in <a href="#PSKEY_AFH_OPTIONS">PSKEY_AFH_OPTIONS</a>.
The value of this key is in unit of ms.
</P>
<P>
This is not supported on 4Mbit builds.
This is not supported on 17.x or earlier builds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HCI_LMP_LOCAL_VERSION"></a>PSKEY_HCI_LMP_LOCAL_VERSION</td>
  <td>0x010d</td>
  <td>uint16</td>
  <td>0x0303</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is the HCI_version and LMP_version information reported to 
the local host when the host send HCI_Read_Local_Version_Information. 
The HCI_Version is the top 8 bits, the LMP_Version is the bottom 8 
bits.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LMP_REMOTE_VERSION"></a>PSKEY_LMP_REMOTE_VERSION</td>
  <td>0x010e</td>
  <td>uint8</td>
  <td>0x03</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is the LMP_version information reported in LMP_version_res to the
remote host when the remote host sends LMP_version_req. 
The LMP_Version is the bottom 8 
bits.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME"></a>PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME</td>
  <td>0x010f</td>
  <td>TIME</td>
  <td>30000000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The period in microseconds for which conditional scanning will be
disabled once the leaky bucket reaches
PSKEY_CONDITIONAL_SCAN_BACKOFF_LEVEL. See that key's description for
how the leaky bucket works.
</P>
<P>
The firmware also stops conditional scanning for this period when it
receives an inquiry or when the last connection has just ended,
returning the firmware to the idle state. Conditional scanning is
never performed in the connected state.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM"></a>PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM</td>
  <td>0x0110</td>
  <td>int8</td>
  <td>-10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value provides a clip on the minimum level of the leaky bucket
used to manage the power use of the conditional scan. The closer this
value is to zero, the less a history of radio inactivity will matter
when deciding whether to conditional scan.
</P>
<P>
See the description of PSKEY_CONDITIONAL_SCAN_BACKOFF_LEVEL for a
description of the leaky bucket mechanism.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL"></a>PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL</td>
  <td>0x0111</td>
  <td>int8</td>
  <td>10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When using conditional scan, if the radio environment is busy,
performing the conditional scan plus the ordinary page/inquiry scan
will use more power than conditional scan alone. To turn off
conditional scan when the radio environment is busy, the LM uses a
leaky bucket filter.
</P>
<P>
The bucket level is incremented by 1 whenever the conditional scan
detected a radio source, and decremented by an amount which depends on
the scan window and interval when the conditional scan did not detect
a radio source. The decrement amount is calculated to keep the level
at zero at the percentage chance of radio activity where conditional
scanning uses an equal amount of power to not conditional scanning.
When the level rises above zero, it is becoming inefficient to
conditional scan. When the level goes below zero (possible as the
level is a signed value), it is more efficient to conditional scan
than not to.
</P>
<P>
When the bucket level reaches the value of this key, conditional
scanning is disabled for the period of time given by
<a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME</a>. It is then re-enabled with the
bucket level set back to zero.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE"></a>PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE</td>
  <td>0x0112</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When page scan and inquiry scan have the same interval, to save power
we arrange to do the scans back to back, with inquiry scan first and
then page scan. When this key is true, if the inquiry scan was a
conditional scan and the conditional scan heard nothing, the following
page scan is not performed. Conversely, if the inquiry scan was a
conditional scan and heard something, the following page scan is never
a conditional scan, but always an ordinary page scan. This key is best
used when the scan window is short compared to the scan interval.
</P>
<P>
When this key is false, the conditional scanning from page and inquiry
are not coupled in this way, although both still contribute to the
leaky bucket which decides whether to conditional scan.
</P>
<P>
This key only has an effect if conditional scan is enabled using
<a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_CONDITIONAL_SCAN_ENABLE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOLD_ERROR_MESSAGE_NUMBER"></a>PSKEY_HOLD_ERROR_MESSAGE_NUMBER</td>
  <td>0x0113</td>
  <td>uint16</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Maximum number of HCI Hardware Error Events which maybe present in
the queue of HCI events being sent to the host.
</P>
<P>
If this is set to 0 then no limit imposed.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ERROR_CODE_LTADDR_EXHAUSTION"></a>PSKEY_ERROR_CODE_LTADDR_EXHAUSTION</td>
  <td>0x0114</td>
  <td>uint8</td>
  <td>0x09</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BlueTooth specification doesn't make it clear as to which HCI
error code should be used if a device runs out of LT addresses when
it has fewer than the maximum allowed number of ACL connections (see
<a href="#PSKEY_MAX_ACLS">PSKEY_MAX_ACLS</a>). This can happen if a connection is lost without a
clean disconnect taking place; the device will then reserve the
address that the connection was using for some amount of time.
</P>
<P>
If an attempt is made to create an ACL connection, such as in order
to perform a remote name request or service search, when the device
has fewer than <a href="#PSKEY_MAX_ACLS">PSKEY_MAX_ACLS</a> existing ACL connections but has no
available LT_ADDRs, the value of this key is returned in the HCI
command complete event. Note that the value of this key does not get
validated at all. However, it is recommended that only the following
values are used:
</P>
<P>
- Connection Limit Exceeded (0x09)
<BR>
&nbsp;&nbsp;This is the same error code as is returned if <a href="#PSKEY_MAX_ACLS">PSKEY_MAX_ACLS</a> is
<BR>
&nbsp;&nbsp;exceeded. As this value is ambiguous, it is unsuitable for some
<BR>
&nbsp;&nbsp;hosts.
</P>
<P>
- Memory Capacity Exceeded (0x07)
<BR>
&nbsp;&nbsp;This error code is also returned if the device runs out of RAM and
<BR>
&nbsp;&nbsp;suggests to the host that the attempt should succeed if the host
<BR>
&nbsp;&nbsp;first performs an operation that will free up some RAM. As freeing
<BR>
&nbsp;&nbsp;RAM will not help in the case of LT_ADDR exhaustion, this error
<BR>
&nbsp;&nbsp;code is misleading and so unsuitable for some hosts.
</P>
<P>
- Connection Rejected due to Limited Resources (0x0d)
<BR>
&nbsp;&nbsp;This error code is meant to suggest that the connection has been
<BR>
&nbsp;&nbsp;rejected by the remote device but, in this case, the connection
<BR>
&nbsp;&nbsp;has been rejected by the local device so this error code is not
<BR>
&nbsp;&nbsp;correct.
</P>
<P>
- Unspecified Error (0x1f)
<BR>
&nbsp;&nbsp;The most suitable of the defined error codes but not specific
<BR>
&nbsp;&nbsp;to this error condition.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_ATTRIBUTES"></a>PSKEY_DFU_ATTRIBUTES</td>
  <td>0x0136</td>
  <td>uint8</td>
  <td>7</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The bmAttributes field of the run time DFU Functional Descriptor,
as defined in Table 4.2 of USB DFU specification 1.0.
</P>
<P>
The default value (7) mysteriously means &quot;manifest tolerant, upload
+ download capable.&quot;
</P>
<P>
This applies for the USB and &quot;DFU over UART&quot; (protocol name not yet
allocated) protocols.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_DETACH_TO"></a>PSKEY_DFU_DETACH_TO</td>
  <td>0x0137</td>
  <td>uint16</td>
  <td>5000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The wDetachTimeOut field of the run time DFU Functional Descriptor,
as defined in Table 4.2 of USB DFU specification 1.0.
</P>
<P>
The value is in milliseconds.
</P>
<P>
This applies for the USB and &quot;DFU over UART&quot; (protocol name not yet
allocated) protocols.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_TRANSFER_SIZE"></a>PSKEY_DFU_TRANSFER_SIZE</td>
  <td>0x0138</td>
  <td>uint16</td>
  <td>1023</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The wTransferSize field of the run time DFU Functional Descriptor,
as defined in Table 4.2 of USB DFU specification 1.0.  This key
applies to both the USB and &quot;DFU over UART&quot; (protocol name not yet
allocated) protocols.
</P>
<P>
The maximum permissible value for this key is 1023 for both
transports.  (This limit is imposed by the USB hardware).  The
default value (1023) is in bytes.  Note that the BCSP size may be
overridden (by a smaller value) at low baud rates.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_ENABLE"></a>PSKEY_DFU_ENABLE</td>
  <td>0x0139</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If TRUE this enables the use of dfu i.e. support for dfu will be
advertised in the USB descriptors and dfu commands will be
processed.  Otherwise support for the protocol will not be
advertised and dfu commands will be rejected.
</P>
<P>
This key applies to both the USB and &quot;DFU over UART&quot; (protocol name
not yet allocated) protocols.  It is intended for use in countries
such as Japan where firmware upgrades may not allowed for radio
devices.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_LIN_REG_ENABLE"></a>PSKEY_DFU_LIN_REG_ENABLE</td>
  <td>0x013a</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some chips have a linear regulator. On certain builds, the regsiter
that controls this functionality may need to be asserted at boot
time when in DFU mode. Setting this PSKEY to TRUE ensures that this
occurs.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB"></a>PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB</td>
  <td>0x015e</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a 32-word array containing the more significant block of the
public key for DFU signing of a VM application.
See  <a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB</a> for the other part.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB"></a>PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB</td>
  <td>0x015f</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a 32-word array containing the less significant block of the
public key for DFU signing of a VM application.
See  <a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB</a> for the other part.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFUENC_VMAPP_PK_M_DASH"></a>PSKEY_DFUENC_VMAPP_PK_M_DASH</td>
  <td>0x0160</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a 16-bit word containing the reciprocal of the public key mod
0x10000 used in DFU signing of a VM application.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFUENC_VMAPP_PK_R2N_MSB"></a>PSKEY_DFUENC_VMAPP_PK_R2N_MSB</td>
  <td>0x0161</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a 32-word array containing the more significant block of the
R2N multiplier for DFU signing of a VM application.
See  <a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_PK_R2N_LSB</a> for the other part.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFUENC_VMAPP_PK_R2N_LSB"></a>PSKEY_DFUENC_VMAPP_PK_R2N_LSB</td>
  <td>0x0162</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This is a 32-word array containing the less significant block of the
R2N multiplier for DFU signing of a VM application.
See  <a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_PK_R2N_MSB</a> for the other part.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCSP_LM_PS_BLOCK"></a>PSKEY_BCSP_LM_PS_BLOCK</td>
  <td>0x0192</td>
  <td>BCSP_LM_PS_BLOCK</td>
  <td> 1,       
                        0,       
                        250      </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the BCSP link establishment protocol.  This is only used
if BCSP is used over the chip's UART.
</P>
<P>
The configuration uses a structure of type BCSP_LM_PS_BLOCK in
which the fields are:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16  mode           0 - disable link establishment.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 - enable link establishment.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 - enable passive-start link
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;establishment.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16  sync_retries   Support for this argument has been
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;removed.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;It used to set the number of sync
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;packets emitted before the BCSP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;link establishment engine gave up
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;and marked the link as dead.  A
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;value of zero meant &quot;don't stop.&quot;
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;The BCSP link establishment engine
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;now always behaves as if the value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;is zero.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16  tshy           The Tshy value in milliseconds.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;This value is also used by the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BCSP link establishment engine's
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Tconf timer.
</P>
<P>
The &quot;mode&quot; field used to be a bool.  One particular manufacturer's
laptop crashes if it receives UART traffic while the machine is
booting, so the &quot;passive-start&quot; option has been added.  This causes
the chip's link establishment engine to emit no messages until it
receives traffic from the host.  If the host pulls the same trick
neither will talk to the other, so the link will never be used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_FC_PS_BLOCK"></a>PSKEY_HOSTIO_FC_PS_BLOCK</td>
  <td>0x0193</td>
  <td>HOSTIO_FC_PS_BLOCK</td>
  <td> 250,     
                        4,       
                        4,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the host to chip hci flow control.
</P>
<P>
The configuration uses a structure of type HOSTIO_FC_PS_BLOCK in
which the only field currently used is:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bool   allow_sco_fc - if TRUE then the chip will allow SCO
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;over HCI flow control to be turned on, else it
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;will be refused.
</P>
<P>
The remaining fields are redundant:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16 ncp_max_period - the default milliseconds between
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sending NCP (hci number of completed packets)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;events to the host.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16 acl_trip_level - the number of ACL packets required
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to cause an extra NCP event to be sent to the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;host.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16 sco_trip_level - the number of SCO packets required
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to cause an extra NCP event to be sent to the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;host.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO0"></a>PSKEY_HOSTIO_PROTOCOL_INFO0</td>
  <td>0x0194</td>
  <td>PROTOCOL_INFO</td>
  <td> 0,       
                        FALSE,   
                        0,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over BCSP channel 0.
</P>
<P>
The host transport subsystem provides 16 channels, each of which is
configured by a PROTOCOL_INFO struct held in the ps; the structure is
described below.
</P>
<P>
BCSP channel 0 is dedicated to signalling between BCSP stacks - it
carries message acknowledgements - so it is not available as a
channel to carry user messages through BCSP.  I.e., the information
on the PROTOCOL_INFO structure is useless for channel 0, but other
channels use the same structure and their descriptions refer here.
Channel 0 is used by the BCSP host transport only.
</P>
<P>
CSR document bc01-s-020 describes the allocation of BCSP's
channels.
</P>
<P>
The type PROTOCOL_INFO has the following fields:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16 max_tx_payload_size - The maximum size in bytes of
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BCSP payload sent to the host.  For ACL and SCO the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;actual maximum size will be the lower of the value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;from PS and the value indicated to BlueCore in the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;host's HOST_BUFFER_SIZE command, if one has been
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;received.  In addition, at runtime, we check these
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;values against the size of hardware buffer
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;allocated.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;int:1 reliable_stream - TRUE if the protocol uses BCSP's
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reliable stream.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;int:4 priority - A value between 0 and 7.  Lower values
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;have higher priority.  The priority is used by the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip's BCSP scheduler when deciding what data to
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;send to the host.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;int:1 enabled - TRUE if the protocol is enabled.  The
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;current design of the firmware code requires each
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;protocol to be enabled explicitly internally by the
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;firmware, so this flag should always be FALSE.
</P>
<P>
The last three fields are packed as bitfields in the second word.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO1"></a>PSKEY_HOSTIO_PROTOCOL_INFO1</td>
  <td>0x0195</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        FALSE,   
                        0,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over BCSP channel 1.  This
channel carries BCSP link establishment if BCSP is used.  This
channel is used only when BCSP is the host transport.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO2"></a>PSKEY_HOSTIO_PROTOCOL_INFO2</td>
  <td>0x0196</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        TRUE,    
                        3,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 2.
This channel carries bccmd - the host to chip &quot;private channel&quot;.
This channel is available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO3"></a>PSKEY_HOSTIO_PROTOCOL_INFO3</td>
  <td>0x0197</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        TRUE,    
                        3,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 3.
This channel carries hq - the chip to host &quot;private channel&quot;.  This
channel is available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO4"></a>PSKEY_HOSTIO_PROTOCOL_INFO4</td>
  <td>0x0198</td>
  <td>PROTOCOL_INFO</td>
  <td> 512,     
                        TRUE,    
                        4,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over channel 4.  This channel
carries dm (device manager) traffic.  This channel is available for
all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO5"></a>PSKEY_HOSTIO_PROTOCOL_INFO5</td>
  <td>0x0199</td>
  <td>PROTOCOL_INFO</td>
  <td> 259,     
                        TRUE,    
                        5,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over channel 5.  This channel
carries HCI commands and events.  This channel is available for all
host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO6"></a>PSKEY_HOSTIO_PROTOCOL_INFO6</td>
  <td>0x019a</td>
  <td>PROTOCOL_INFO</td>
  <td> 512,    
                        TRUE,    
                        6,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 6.
This channel carries HCI ACL traffic.  This channel is available for
all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO7"></a>PSKEY_HOSTIO_PROTOCOL_INFO7</td>
  <td>0x019b</td>
  <td>PROTOCOL_INFO</td>
  <td> 255,     
                        FALSE,   
                        1,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 7.
This channel carries HCO SCO traffic.  This channel is available for
all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.
</P>
<P>
See also <a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO8"></a>PSKEY_HOSTIO_PROTOCOL_INFO8</td>
  <td>0x019c</td>
  <td>PROTOCOL_INFO</td>
  <td> 2048,     
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 8.
This channel carries L2CAP traffic.  This channel is available for
all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.
</P>
<P>
This channel also carries PAN (BNEP, TCP, UDP) traffic in PAN builds.
In this case, if the value of max_tx_payload_size is less then 2048
then a value of 2048 will be assumed instead.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO9"></a>PSKEY_HOSTIO_PROTOCOL_INFO9</td>
  <td>0x019d</td>
  <td>PROTOCOL_INFO</td>
  <td> 2048,     
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 9.
This channel carries RFCOMM traffic.  This channel is available for
all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO10"></a>PSKEY_HOSTIO_PROTOCOL_INFO10</td>
  <td>0x019e</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 10.
This channel carries SDP traffic.  This channel is available for all
host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO11"></a>PSKEY_HOSTIO_PROTOCOL_INFO11</td>
  <td>0x019f</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 11.
This channel carries test information if BCSP is used.  This channel
is available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO12"></a>PSKEY_HOSTIO_PROTOCOL_INFO12</td>
  <td>0x01a0</td>
  <td>PROTOCOL_INFO</td>
  <td> 4095,    
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 12.
This channel is used to upgrade the chip's firmware.  This channel is
available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO13"></a>PSKEY_HOSTIO_PROTOCOL_INFO13</td>
  <td>0x01a1</td>
  <td>PROTOCOL_INFO</td>
  <td> 256,     
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 13.
This channel is used by the chip's application space (virtual
machine).  This channel is available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO14"></a>PSKEY_HOSTIO_PROTOCOL_INFO14</td>
  <td>0x01a2</td>
  <td>PROTOCOL_INFO</td>
  <td> 0,       
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 14.
This channel is unallocated.  Since this is the last free channel,
anything that needs an extra channel should multiplex within this
channel.  This channel is available for all host transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_PROTOCOL_INFO15"></a>PSKEY_HOSTIO_PROTOCOL_INFO15</td>
  <td>0x01a3</td>
  <td>PROTOCOL_INFO</td>
  <td> 0,       
                        TRUE,    
                        7,       
                        FALSE    </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the protocol that flows over host transport channel 15.
This channel is unallocated.  It should be reserved as a possible
means of signalling a later version of BCSP between host and chip.
(Alternatively, this could be done using an extension to the link
establishment protocol.)  This channel is available for all host
transports.
</P>
<P>
The protocol is configured with a PROTOCOL_INFO structure.  The
structure is described in the information on
<a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_INFO0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_UART_RESET_TIMEOUT"></a>PSKEY_HOSTIO_UART_RESET_TIMEOUT</td>
  <td>0x01a4</td>
  <td>TIME</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the UART's reset counter timeout in microseconds.
</P>
<P>
If the UART's receive data line is held low for this period then the
chip's (hardware) resets itself. Accuracy is +/- 30%, so it's
important to specify to the nearest microsecond. 
</P>
<P>
If this value is zero then the feature is disabled.
</P>
<P>
Values between 1 and 999 are treated as zero.
</P>
<P>
This feature only works with the UART host transports: BCSP, H4, H5
and VM access to the UART.
</P>
<P>
(Type TIME is fundamentally a uint32.) 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_USE_HCI_EXTN"></a>PSKEY_HOSTIO_USE_HCI_EXTN</td>
  <td>0x01a5</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If the system is using BCSP and this key is FALSE then the non-HCI
BCSP channels (currently 7: BCCMD, HQ, 4 higher layer access libs and
the VM's channel) are routed via their BCSP channels, else they are
routed via hci_extn (described in CSR document bc01-s-023).
</P>
<P>
If the system is using H4 or USB then these channels are always
routed over hci_extn.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_USE_HCI_EXTN_CCFC"></a>PSKEY_HOSTIO_USE_HCI_EXTN_CCFC</td>
  <td>0x01a6</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If the system is using hci_extn to carry the non-HCI channels (see
the description of <a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_HCI_EXTN</a>) and this key is TRUE
then the chip emits an &quot;hci command complete event&quot; for each HCI
manufacturer extension command.
</P>
<P>
Setting this TRUE means that the host-&gt;chip data flow through
hci_extn fits most closely to the HCI flow control model, but it also
means the hci_extn channel has glacial performance.  If this is FALSE
then the hci_extn traffic depends (only) on the tunnelled channels'
own flow control mechanisms.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE"></a>PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE</td>
  <td>0x01a7</td>
  <td>uint16</td>
  <td>255</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If the system is using hci_extn to carry the non-HCI channels (see
the description of <a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_HCI_EXTN</a>) then this value
specifies the maximum size of the HCI event payloads when primitives
on non-HCI channels are fragmented.  This value is the size of the
HCI event payload, of which one byte is used for the HCI-extn payload
descriptor.  Hence each fragment will be (at most) one byte less than
this value.  The minimum value for this PS value is therefore 2,
though such a low value is likely to give extremely poor
performance.  The maximum value is 255 (because the length field in
the HCI event header is only 8 bits wide).
</P>
<P>
Setting this value smaller than the maximum expected payload size
forces hci_extn to fragment.  This can be good when the host
connection carries time-critical traffic, notably SCO.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCSP_LM_CNF_CNT_LIMIT"></a>PSKEY_BCSP_LM_CNF_CNT_LIMIT</td>
  <td>0x01aa</td>
  <td>uint16</td>
  <td>20</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value of this pskey is only used if <a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_OLD_BCSP_LE</a> is
set to TRUE.
</P>
<P>
Most early versions of the BCSP Link Establishment engine detected
only that the peer BCSP stack had started - this is what the protocol
was designed to do, as the protocol was written to support a host and
BlueCore01 on the same circuit board (in a cell phone).
</P>
<P>
Later versions of the BCSP Link Establishment engine use an extension
that allows the local engine to spot when the peer engine restarts -
typically the case when the peer reboots.
</P>
<P>
To use this feature both sides of the BCSP link must support this
extension and the value of this variable must be non-zero.  This
variable sets the number of &quot;conf&quot; messages emitted by the local
engine, as described in bc01-s-010f.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_MAP_SCO_PCM"></a>PSKEY_HOSTIO_MAP_SCO_PCM</td>
  <td>0x01ab</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
At the time of writing this comment SCO over HCI only works over
BCSP.  Code to support for SCO over USB and H4 is present, but
it is untested.
</P>
<P>
To route SCO data over the PCM port there are two choices:
</P>
<P>
Use the BCCMD (private channel) command MAP_SCO_PCM to cause
the next HCI Add_SCO_Connection command to route to a PCM
port.
</P>
<P>
Use this pskey.
</P>
<P>
If this pskey is TRUE then all attempts to open SCO connections map
to PCM ports.  I.e., this pskey overrides the BCCMD command.
</P>
<P>
In HCI 14.X builds, only a single SCO stream can flow over the
BlueCore2-EXT's PCM port.
</P>
<P>
In HCI 15.X, and later, builds, setting the pskey causes all attempts
to open SCO channels to run over *the first* PCM channel in the PCM
port.  (The clock settings in <a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a> determine whether
the PCM port can carry more than one SCO channel.)
</P>
<P>
See <a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_PCM_SLOT</a>.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_BREAK_POLL_PERIOD"></a>PSKEY_HOSTIO_BREAK_POLL_PERIOD</td>
  <td>0x01ad</td>
  <td>TIME</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The rate at which to poll the UART at start up in order to determine
if the host is sending a break (continuous 0) in microseconds.
Between polls the chip enters a low power state (deep sleep). If the
break signal is removed, normal operation resumes.
</P>
<P>
This key is intended to be used in conjunction with
<a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_UART_RESET_TIMEOUT</a> and enables the host to force the
chip into a low power state using a limited number of IO lines.
</P>
<P>
To place the chip in a low power state, the host sends a continuous
break which will force a (hardware) reset if the aforementioned key
is set. After resetting, if the break is still present, the chip
will enter a low power state, waking only at the rate defined by this
key to check for the continuing presence of the break.
</P>
<P>
A short delay (of a few hundred microseconds) will occur after the
reset before the low power state is entered. This is due to the time
required to initialise the ps and the support for deep sleep. 
</P>
<P>
If this value is zero then the feature is disabled.
</P>
<P>
This feature only works with the BCSP, H4 and H5 host transports.
</P>
<P>
(Type TIME is fundamentally a uint32.) 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE"></a>PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE</td>
  <td>0x01ae</td>
  <td>uint16</td>
  <td>30</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A SCO link provides a steady flow of audio samples from air that
have to be sent to the host. When SCO data is passed to the host
over HCI (i.e., not over the chip's PCM port) the samples have to be
formed into HCI SCO packets.
</P>
<P>
This pskey sets the minimum number of *samples* in each HCI SCO
packet sent to the host over a UART transport - BCSP and H4. (USB
has separate rules for defining SCO transport.)
</P>
<P>
Audio people will want this set to zero to minimise audio data
latency, however this can crowd other data off the host transport.
When the available host bandwidth is too low this can block all other
traffic, so HCI ACL, HCI CMD/EVT, etc. stop flowing.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_MAP_SCO_CODEC"></a>PSKEY_HOSTIO_MAP_SCO_CODEC</td>
  <td>0x01b0</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some versions of BlueCore include an audio codec, typically used to
drive an external microphone and earpiece.  
</P>
<P>
If this pskey is TRUE, and if <a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_SCO_PCM</a> is also TRUE,
then all SCO connections are routed through the built-in audio codec
rather than though the normal PCM interface.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST"></a>PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST</td>
  <td>0x01b1</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Enables a high frequency emphasis filter used when transmitting voice
samples over the radio using CVSD (only used when the host interface
is the PCM interface).
</P>
<P>
A value of 0 disables the filter.  Higher values provide increasing
amounts of high frequency boost.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST"></a>PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST</td>
  <td>0x01b2</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Enables a high frequency emphasis filter used when receiving voice
samples over the radio using CVSD (only used when the host interface
is the PCM interface).
</P>
<P>
A value of 0 disables the filter.  Higher values provide increasing
amounts of high frequency boost.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_CONFIG32"></a>PSKEY_PCM_CONFIG32</td>
  <td>0x01b3</td>
  <td>uint32</td>
  <td>0x00800000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
PSKEY_PCM_CONFIG is only used in BlueCore01b firmware.  <a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a>
is used in firmware for BlueCore-2 and later devices.
</P>
<P>
The key's complex bitfield value is described in the &quot;BlueCore device data 
book&quot; for each BlueCore device. 
</P>
<P>
See <a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_JITTER_CONFIG</a> for more PCM configuration options.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USE_OLD_BCSP_LE"></a>PSKEY_USE_OLD_BCSP_LE</td>
  <td>0x01b4</td>
  <td>uint16</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this pskey is set to FALSE then the firmware uses the BCSP Link
Establishment protocol described in bcore-sp-008, otherwise it uses
the older protocol described in bc01-s-010g.  
</P>
<P>
The new protocol only differs significantly from the old one in
that:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;- The &quot;choke&quot; is turned off when moving from &quot;curious&quot; to
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&quot;garrulous&quot;.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;- The &quot;cnf_cnt_limit&quot; logic is removed; &quot;conf&quot; messages are
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;continuously emitted in the &quot;curious&quot; state.
</P>
<P>
It may be necessary to set this pskey to TRUE if the host
has an old implementation of bcsp-le
</P>
<P>
See the comment for <a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_CNF_CNT_LIMIT</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_CVSD_USE_NEW_FILTER"></a>PSKEY_PCM_CVSD_USE_NEW_FILTER</td>
  <td>0x01b5</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Versions of BlueCore2 starting with the first ROM version have a new
version of the CVSD filter.  This is on by default but may be disabled
by setting this key to FALSE.  The value is irrelevant for previous
chip revisions, up to and including 0x89.
</P>
<P>
On BlueCore3 with internal flash, setting this to FALSE enables an even
newer version of the CVSD filter.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_FORMAT"></a>PSKEY_PCM_FORMAT</td>
  <td>0x01b6</td>
  <td>uint16</td>
  <td>0x006c</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The data format used to send SCO data over the PCM port. The format is
the same as for HCI_Write_Voice_Setting. The bottom two bits of this
key (air format) are always ignored and should be set to zero. The air
format specified with HCI_Write_Voice_Setting will be used instead.
</P>
<P>
The Bluetooth HCI spec mandates that devices boot up with 16 bit
linear data format, unfortunately many PCM codecs do not expect this
format so this key allows the HCI format to be overridden so that
manufacturers can set it correctly for the hardware and application
authors do not need to know the correct format.
</P>
<P>
If this key is set to the magic value 0xffff then the format specified
with HCI_Write_Voice_Settings will be used and hence the PCM format
can be changed dynamically (this is almost never what you want).
</P>
<P>
On BlueCore2 all PCM streams get the same format.
</P>
<P>
On devices with an internal codec, if SCO data is routed to the
internal codec then this key will be ignored and the correct value for
the internal codec will be used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CODEC_OUT_GAIN"></a>PSKEY_CODEC_OUT_GAIN</td>
  <td>0x01b7</td>
  <td>uint16</td>
  <td>0x0005</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the audio output gain when using the built-in codec.
</P>
<P>
On devices with a codec (except BlueCore2-External) this is:
Bits   [2:0] set the analogue gain    (5 = unity gain)
Bits   [7:4] set the digital gain     (0 = unity gain)
Bits   [9:8] set the sigma-delta gain (0 = nominal)
</P>
<P>
On BlueCore2-External, this is
Bits   [2:0] set the gain (7 = maximum gain)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CODEC_IN_GAIN"></a>PSKEY_CODEC_IN_GAIN</td>
  <td>0x01b8</td>
  <td>uint16</td>
  <td>0x0008</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the audio input gain when using the built-in codec.
</P>
<P>
On devices with a codec (except BlueCore2-External) this is:
Bits   [3:0] set the analogue gain    (8 = optimum noise)
Bits   [7:4] set the digital gain     (0 = unity gain)
Bit      [8] enables scaling down of DAC outputs
</P>
<P>
On BlueCore2 External, the bits are
Bits  [3:0] set the gain (0xF = maximum)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CODEC_PIO"></a>PSKEY_CODEC_PIO</td>
  <td>0x01b9</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the PIO pin to drive high when the built-in codec is enabled.
This is typically used to bias the microphone input.
</P>
<P>
A value of 15 enables the AUX_DAC instead of a PIO.
</P>
<P>
When the key is not set, no PIO pin is enabled.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_LOW_JITTER_CONFIG"></a>PSKEY_PCM_LOW_JITTER_CONFIG</td>
  <td>0x01ba</td>
  <td>uint32</td>
  <td>0x00000000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Additional PCM configuration to support master mode with much reduced
jitter on the clock.  This is required to support certain external
codec chips.
</P>
<P>
Only useful for chips starting with BlueCore2-ROM.
</P>
<P>
See <a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a> for more PCM configuration options.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_SCO_PCM_THRESHOLDS"></a>PSKEY_HOSTIO_SCO_PCM_THRESHOLDS</td>
  <td>0x01bb</td>
  <td>uint16[]</td>
  <td>8, 20</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the upper and lower thresholds for the buffers used to hold SCO
data flowing between air and the PCM port.
</P>
<P>
The thresholds are checked just before a packet is received from air
and just after a packet is sent to air.
</P>
<P>
If the data pending in the buffer exceeds the upper threshold when the
level is checked, a sample is deleted from the buffer.If the pending
data in the buffer drops below the lower threshold, a sample is
inserted into the buffer.
</P>
<P>
The thresholds are held as a uint16[2]. The first value gives the
lower threshold and the second value gives the upper threshold.
</P>
<P>
This PS key has no effect on some versions of firmware.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_SCO_HCI_THRESHOLDS"></a>PSKEY_HOSTIO_SCO_HCI_THRESHOLDS</td>
  <td>0x01bc</td>
  <td>uint16[]</td>
  <td>10, 80</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the upper and lower thresholds for the buffers used to hold SCO
data flowing between air and the HCI.
</P>
<P>
The thresholds are checked just before a packet is received from air
and just after a packet is sent to air.
</P>
<P>
When the thresholds are exceeded, the firmware will insert or delete
single samples or groups of samples to bring the amount of data
pending in the buffer into range. The exact behaviour depends on
whether the SCO data is in transparent format and which host transport
is in use.
</P>
<P>
The thresholds are held as a uint16[2]. The first value gives the
lower threshold and the second value gives the upper threshold.
</P>
<P>
This PS key has no effect on some versions of firmware.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_MAP_SCO_PCM_SLOT"></a>PSKEY_HOSTIO_MAP_SCO_PCM_SLOT</td>
  <td>0x01bd</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When the pskey <a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_SCO_PCM</a> is TRUE, the first SCO
channel opened is routed over the chip's PCM port.  While this SCO
channel is in place, all subsequent attempts to open extra SCO
channels fail.
</P>
<P>
The SCO channel is routed over the PCM timing frame slot defined by
this pskey.  This pskey's default value, zero, routes to &quot;the first&quot;
PCM slot.
</P>
<P>
The number of slots in the PCM port's timing frame depends on the
value of <a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_CONFIG32</a>; there's no point in setting
<a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_PCM_SLOT</a> to 3, asking for SCO data to travel
over the 4th slot in the PCM frame if the PCM channel's clock rate
only supports a single slot per frame.
</P>
<P>
(This pskey is available only in builds for BlueCore-2 and later
chips.  Functionality equivalent to this pskey is available in
BlueCore01b builds using a bit field in PSKEY_PCM_CONFIG, a pskey
absent from builds for BlueCore-2 and later chips.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_BAUDRATE"></a>PSKEY_UART_BAUDRATE</td>
  <td>0x01be</td>
  <td>uint16</td>
  <td>0x009d</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The UART's (initial) Baud rate in builds from HCI 18.X. (This PS
key's name is similar to <a href="#PSKEY_UART_BAUD_RATE">PSKEY_UART_BAUD_RATE</a>, used in firmware
builds before HCI 18.X.)
</P>
<P>
A value of 0 has a special meaning which is to enable automatic
detection of the UART baud rate from data sent by the host to the
BlueCore following a chip reset. Note that this is designed for
use with ROM devices; automatic detection of Baud rate does not
work for the DFU upgrade procedure.
</P>
<P>
When the system is configured to use a UART-based host transport,
i.e. if <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects BCSP, H4, H5 or User (VM
access to the UART), then the UART's Baud rate is set to the value
of this PS key when the firmware boots. The PS key's value is:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Baud rate = pskey_value/0.004096
</P>
<P>
Some common values are:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;38k4 baud - 157 (0x009d)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;57k6 baud - 236 (0x00ec)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;115k2 baud - 472 (0x01d8)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;230k4 baud - 944 (0x03b0)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;460k8 baud - 1887 (0x075f)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;921k6 baud - 3775 (0x0ebf)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1382k4 baud - 5662 (0x161e)
</P>
<P>
The maximum rated speed for the UART hardware is 1.5 Mbaud, although
this key can be set to a higher value.
</P>
<P>
The BCCMD command &quot;Config_UART&quot; enables the host to set the UART
to a different Baud rate after booting, but the change is lost
when the firmware reboots.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_BCSP"></a>PSKEY_UART_CONFIG_BCSP</td>
  <td>0x01bf</td>
  <td>uint16</td>
  <td>0x0806</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects use of BCSP then the UART's
configuration register is set to the value of this PS key when it
boots. 
</P>
<P>
The UART configuration register is a bitfield:
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
The default value, 0x0806, selects use of BCSP mode and even parity.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_H4"></a>PSKEY_UART_CONFIG_H4</td>
  <td>0x01c0</td>
  <td>uint16</td>
  <td>0x08a8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects use of H4 then the UART's
configuration register is set to the value of this PS key when it
boots. 
</P>
<P>
The UART configuration register is a bitfield and shares its
format with <a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_CONFIG_BCSP</a>:
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
The default value, 0x08a8, selects use of hardware flow control,
as required by the H4 specification.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_H5"></a>PSKEY_UART_CONFIG_H5</td>
  <td>0x01c1</td>
  <td>uint16</td>
  <td>0x1806</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects use of H5 then the UART's
configuration register is set to the value of this pskey when it
boots. 
</P>
<P>
The UART configuration register is a bitfield:
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the &quot;Three
Wire Uart Transport Layer&quot;, but is commonly known as H5 within
CSR.)
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_USR"></a>PSKEY_UART_CONFIG_USR</td>
  <td>0x01c2</td>
  <td>uint16</td>
  <td>0x08a8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects use of VM access to the UART then
the UART's configuration register is set to the value of this PS
key when it boots. 
</P>
<P>
The UART configuration register is a bitfield:
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
The default value, 0x08a8, selects use of hardware flow control.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_TX_CRCS"></a>PSKEY_UART_TX_CRCS</td>
  <td>0x01c3</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Determines whether CRCs are used in BCSP packets sent to the host.
</P>
<P>
This PS key is also used with H5.
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the
&quot;Three-Wire UART Transport Layer&quot;, but is commonly known as H5
within CSR.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_ACK_TIMEOUT"></a>PSKEY_UART_ACK_TIMEOUT</td>
  <td>0x01c4</td>
  <td>uint16</td>
  <td>250</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When the firmware sends a reliable message over BCSP it starts a
timer.  The timer's period is the value of this pskey in
milliseconds.  If the host acknowledges reception of the message
before the timer fires then the timer is cancelled.  If the timer
fires then the message is sent again and another timer started, etc.
</P>
<P>
It is possible to limit the number of times a timer will be used for
a given reliable BCSP message using <a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_MAX_ATTEMPTS</a>.
</P>
<P>
This pskey is also used with H5.
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the &quot;Three
Wire Uart Transport Layer&quot;, but is commonly known as H5 within CSR.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_TX_MAX_ATTEMPTS"></a>PSKEY_UART_TX_MAX_ATTEMPTS</td>
  <td>0x01c5</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The description of <a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_TIMEOUT</a> outlines BCSP's mechanism
to retransmit reliable messages to the host until acknowledged.
</P>
<P>
The value of <a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_MAX_ATTEMPTS</a> sets a limit on the number of
times the send/timeout cycle will be attempted.  Current (HCI 18.X)
firmware will panic (and normally reboot) if this limit is reached.
</P>
<P>
Messages are sent indefinitely if this pskey is set to zero, i.e.,
the value zero is treated as infinity.
</P>
<P>
This pskey is also used with H5.
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the &quot;Three
Wire Uart Transport Layer&quot;, but is commonly known as H5 within CSR.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_TX_WINDOW_SIZE"></a>PSKEY_UART_TX_WINDOW_SIZE</td>
  <td>0x01c6</td>
  <td>uint16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The size of the sliding window used by BCSP.
</P>
<P>
When the baseband sends a reliable BCSP message to the host then the
host is required to acknowledge its reception.  (If it is not
acknowledged within a certain period the message is sent again.)
</P>
<P>
The baseband will send several packets to the host before waiting for
the first of the bunch to be acknowledged.  The maximum number of
sent packets that can be unacknowledged at any time is set by this
pskey.
</P>
<P>
This pskey is also used with the firmware's H5 driver.
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the &quot;Three
Wire Uart Transport Layer&quot;, but is commonly known as H5 within CSR.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_WAKE"></a>PSKEY_UART_HOST_WAKE</td>
  <td>0x01c7</td>
  <td>uint16[]</td>
  <td>4,  
500,             
10,              
0              </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the use of a wakeup signal by the BlueCore to wake the peer
UART device from a low power state. The wakeup signal, which may be
either a UART break condition or a pulse on a PIO line, is specified
via a separate PS key, <a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_SIGNAL</a>. 
</P>
<P>
If this PS key's mechanism is turned on, the firmware judges when the
peer may have entered its deep sleep state based on timers, and the
local device can be set to emit a wakeup signal before sending data
to the peer. Normally the length of the break condition is set to be
sufficient to allow the peer to come fully awake as the local device
will normally send a message to the peer afterwards.
</P>
<P>
Most systems do not require the BlueCore to emit a wakeup signal to
wake up the peer device. Systems using the BCSP transport, for
example, support the host and baseband entering a deep sleep state,
in which their UARTs are disabled. The devices may enter deep sleep
when they choose, without warning that they are about to enter deep
sleep and without signaling when they are in deep sleep. When one
device wishes to send data to its peer it sends a message; the
message can be lost (because the peer's UART may be turned off) but
the presence of the message rouses the peer. For reliable BCSP
channels the message is resent if it has not been acknowledged after
a delay (set by <a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_TIMEOUT</a>), and the message normally
gets through the second time, as the peer is then awake. This
mechanism is entirely adequate for most systems, but using a host
wakeup signal may reduce delay implied by <a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_TIMEOUT</a>.
</P>
<P>
This use of wakeup signals by the BlueCore is turned off by default,
as this suits most systems.
</P>
<P>
This PS key has four uint16 parameters:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;Enable: Values: 1 =&gt; enable mechanism
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 =&gt; disable mechanism
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;Sleep_Delay: Milliseconds after tx to host or rx from host, after
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;which host will be assumed to have gone into its
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;deep sleep state. (Range 1 -&gt; 65535.)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;Break_Length: Duration of wake signal in milliseconds.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(Range 1 -&gt; 1000.)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;Pause_Length: Milliseconds between end of wake signal and
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sending data to the host. (Range 0 -&gt; 1000.) 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOSTIO_THROTTLE_TIMEOUT"></a>PSKEY_HOSTIO_THROTTLE_TIMEOUT</td>
  <td>0x01c8</td>
  <td>TIME</td>
  <td>200 * MILLISECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key modifies the behaviour of the BlueCore's host interface
code. It should only be configured on advice from CSR.
</P>
<P>
PSKEY_NOTE_START
If the scheduler is blocked by interrupts (for a time specified by
<a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_SCHED_THROTTLE_TIMEOUT</a>), execution of the hostio interrupt
handlers is delayed to give the scheduler time to run. The maximum
time for which these interrupt handlers can be delayed is specified
by this PS key (in microseconds). 
PSKEY_NOTE_END

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_ALWAYS_ENABLE"></a>PSKEY_PCM_ALWAYS_ENABLE</td>
  <td>0x01c9</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
By default, the PCM port is only enabled when it is in use for audio.
If this key is set to TRUE, the PCM port will be turned on when the
chip boots and will remain on until reset.  This has considerable
implications for power consumption.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_WAKE_SIGNAL"></a>PSKEY_UART_HOST_WAKE_SIGNAL</td>
  <td>0x01ca</td>
  <td>uint16</td>
  <td>0x0000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
BlueCore can be configured to output a wakeup signal to the host
prior to sending it data if it considers that the host may be in a
low power state. <a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a> enables this wakeup signalling
and specifies the various timers required.
<a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_SIGNAL</a> is used to specify the wakeup signal to
use: this is a UART break signal, a pulse on a PIO line or, for the
H4DS transport only, a repeated byte sequence.
</P>
<P>
This PS key's value is a bitfield, allocated as:
<BR>
&nbsp;&nbsp;&nbsp;bits 0 to 3: Host Wake Mechanism. Values:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 - repeated byte sequence
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 - positive pulse on PIO
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 - negative pulse on PIO
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 - UART BREAK condition
<BR>
&nbsp;&nbsp;&nbsp;bits 4 to 7: PIO pin selection. Value selects PIO pin.
</P>
<P>
If the Host Wake Mechanism is 0x00, BlueCore will send a repeated
byte sequence. The duration of the byte train is specified by
<a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a>. This mechanism is available for the H4DS
transport only. The byte sequence has been chosen to work well with
BlueCore's Baud rate detection capability.
</P>
<P>
If the Host Wake Mechanism is 0x01 then a positive pulse is signalled
on the PIO pin selected by bits 4-&gt;7. (Value 0x0 in bits 4-&gt;7 selects
PIO[0], value 0x01 selects PIO[1], etc.). The duration of the pulse is
specified by <a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a> for the H4DS transport and by
<a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a> for all other host transports.
</P>
<P>
If the Host Wake Mechanism is 0x02 then a negative pulse is signalled
on the PIO pin selected by bits 4-&gt;7. The duration of the pulse is
specified by <a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a> for the H4DS transport, and by
<a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a> for all other host transports.
</P>
<P>
If the Host Wake Mechanism is 0x03 then a break condition is signalled
by the UART. The duration of the break signal is specified by
<a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_DURATION</a> for the H4DS transport, and by
<a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_WAKE</a> for all other host transports.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_H4DS"></a>PSKEY_UART_CONFIG_H4DS</td>
  <td>0x01cb</td>
  <td>uint16</td>
  <td>0x08a8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> selects use of H4DS then the UART's
configuration register is set to the value of this  PS key when the
system boots.  
</P>
<P>
The UART configuration register is a bitfield:
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
The default value, 0x08a8, selects use of hardware flow control, as
required by the H4 (sic) specification. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H4DS_WAKE_DURATION"></a>PSKEY_H4DS_WAKE_DURATION</td>
  <td>0x01cc</td>
  <td>uint16</td>
  <td>0x0020</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The H4DS protocol requires BlueCore to wake the host if it believes
the host may be asleep.  The protocol requires that this is performed
by sending a repeating byte sequence of sufficient duration to wake
the host, to allow the host to initialise its UART, and to lock onto
the byte train.  The (minimum) duration of the byte sequence is
configured with this pskey.
</P>
<P>
The pskey's value is in milliseconds.  The corresponding number of
bytes in the wakeup signal is calculated using the value of
<a href="#PSKEY_UART_BAUDRATE">PSKEY_UART_BAUDRATE</a>.
</P>
<P>
This pskey only has an effect when the H4DS host transport is in use,
as configured with <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.
</P>
<P>
See <a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_SIGNAL</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H4DS_MAXWU"></a>PSKEY_H4DS_MAXWU</td>
  <td>0x01cd</td>
  <td>uint16</td>
  <td>50</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The H4DS specification requires BlueCore to send Wake-Up messages
to the host until the host responds.  There's no point sending
Wake-Up messages indefinitely if the peer fails to respond - it
just wastes the BlueCore's power. (The host may not have been switched
on, or perhaps the UART cable has not been plugged in.)  Consequently,
the H4DS specification provides a mechanism to limit the number of
Wake-Up messages sent to the host in one batch.  If the limit is
reached, BlueCore stops sending Wake-Up messages until it hears (any)
UART traffic from the host.
</P>
<P>
This pskey sets the limit, &quot;MAXWU&quot; in the specification.
</P>
<P>
A value of zero is treated as infinity, i.e., the baseband does not
stop sending Wake-Up messages when the host does not respond.
</P>
<P>
Very small positive values (below 10) may cause problems.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H4DS_LE_TIMER_PERIOD"></a>PSKEY_H4DS_LE_TIMER_PERIOD</td>
  <td>0x01cf</td>
  <td>uint16</td>
  <td>250</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The H4DS specification's Link Establishment engine uses a pair of
timers with periods Tsync and Tconf.  This pskey sets the duration
of both timers.  The pskey's value is in milliseconds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H4DS_TWU_TIMER_PERIOD"></a>PSKEY_H4DS_TWU_TIMER_PERIOD</td>
  <td>0x01d0</td>
  <td>uint16</td>
  <td>250</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The H4DS specification's Deep Sleep engine uses a timer with period
Twu to schedule the transmission of Wake-Up messages.  This pskey
sets the duration of the timer.  The pskey's value is in milliseconds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_H4DS_UART_IDLE_TIMER_PERIOD"></a>PSKEY_H4DS_UART_IDLE_TIMER_PERIOD</td>
  <td>0x01d1</td>
  <td>uint16</td>
  <td>50</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The H4DS specification requires a device to detect when the UART
has become idle.  The BlueCore implementation achieves this by
running a timer with period Tuart_idle, the action function for
which asks &quot;has any traffic flowed since the timer was started?&quot;.
If the answer is &quot;no&quot;, the UART is considered to have become idle.
This pskey sets the duration of the timer.  The pskey's value is
in milliseconds.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_SLAVE_PROVIDE_CLOCK"></a>PSKEY_PCM_SLAVE_PROVIDE_CLOCK</td>
  <td>0x01e5</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls whether the BlueCore chip will provide the clock
on the PCM bus when configured as PCM slave.
<a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_JITTER_CONFIG</a> must hold a valid setting for this key
to have any effect.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ANA_FTRIM"></a>PSKEY_ANA_FTRIM</td>
  <td>0x01f6</td>
  <td>uint16</td>
  <td>0x1d</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
BlueCore uses a crystal as the basis of all of its accurate timing,
notably radio frequency control, UART baud rate and precise event
timing.  Each real crystal oscillates at a slightly different
frequency.  This ps value trims the crystal to an optimal value.
</P>
<P>
This value must be set per crystal, i.e. it will need to be
configured for each manufactured Bluetooth module.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_WD_TIMEOUT"></a>PSKEY_WD_TIMEOUT</td>
  <td>0x01f7</td>
  <td>TIME</td>
  <td>5 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
BlueCore has hardware support to run a watchdog timer.  This is a
timer that is set to the value of this key every time it is
&quot;kicked&quot; - written to by the firmware.  If the firmware fails to
kick the watchdog within this period the chip's watchdog hardware
forces a hardware reset of the chip.  This is to support the
outlandish possibility that the chip's firmware might crash or hang
up.
</P>
<P>
The value is in microseconds.   If the value is zero the watchdog is
disabled.
</P>
<P>
See the description of <a href="#PSKEY_WD_PERIOD">PSKEY_WD_PERIOD</a>.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_WD_PERIOD"></a>PSKEY_WD_PERIOD</td>
  <td>0x01f8</td>
  <td>TIME</td>
  <td>3 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Set the watchdog period - (nominally) the microseconds between
kicking the watchdog hardware.
</P>
<P>
This should be no more than 70% of <a href="#PSKEY_WD_TIMEOUT">PSKEY_WD_TIMEOUT</a> (unless the
timeout value is zero).
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOST_INTERFACE"></a>PSKEY_HOST_INTERFACE</td>
  <td>0x01f9</td>
  <td>phys_bus</td>
  <td>phys_bus_bcsp</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Select the physical connection that is used to pass information to
and from the host - BCSP, H4, USB, etc.  Only one of these can be
used at a time, not least because the USB interface uses some of
the same chip pins as the UART.
</P>
<P>
Much of the chip's support for BCSP/H5 is performed by hardware -
this allows interrupt routines to deal with complete BCSP/H5 packets.
When the chip uses its UART in a more naive fashion, e.g., for H4,
this support must be disabled.  The UART's hardware support for
BCSP/H5 must be enabled via <a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_CONFIG_BCSP</a>/H5.
</P>
<P>
The H4 specification requires the use of UART hardware flow control
and no use of parity.  These must also be set via <a href="#PSKEY_UART_CONFIG_H4">PSKEY_UART_CONFIG_H4</a>.
</P>
<P>
Type phys_bus is really a uint16.  The pskey takes values:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 - No chip to host connection
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 - BCSP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 - H2 - USB
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 - H4 - UART
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 - VM access to the UART
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 - H5
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7 - H4DS
</P>
<P>
(The &quot;H5&quot; host transport protocol is properly known as the &quot;Three
Wire Uart Transport Layer&quot;, but is commonly known as H5 within CSR.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HQ_HOST_TIMEOUT"></a>PSKEY_HQ_HOST_TIMEOUT</td>
  <td>0x01fb</td>
  <td>TIME</td>
  <td>5 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Each HQ message sent to the host should provoke a corresponding
reply from the host.  This ps key sets the period in microseconds
for which the hq task waits before giving up waiting for the reply.
</P>
<P>
See <a href="#PSKEY_HQ_ACTIVE">PSKEY_HQ_ACTIVE</a>.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HQ_ACTIVE"></a>PSKEY_HQ_ACTIVE</td>
  <td>0x01fc</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The chip's hq (host query) task can send messages to the host over
either BCSP channel 3 or tunnelled through the CSR manufacturer
specific HCI extensions.  The channel's protocol has an rpc-style
structure, which means each message should cause the host to send a
corresponding response back to the chip.  The protocol is described
in CSR document bc01-sp-042.
</P>
<P>
If this pskey is set to FALSE then the chip's hq task is configured
so that no HQ traffic is sent to the host.
</P>
<P>
See <a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_HQ_HOST_TIMEOUT</a>.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCCMD_SECURITY_ACTIVE"></a>PSKEY_BCCMD_SECURITY_ACTIVE</td>
  <td>0x01fd</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The firmware's bccmd task presents a command interpreter to the host
in a manner similar to HCI.  The command interpreter's command set is
not part of any Bluetooth standard - it is specific to the BlueCore
chips and firmware.  The command set is used for such things as
monitoring and controlling the chip, running radio tests, etc.
</P>
<P>
The command interpreter is accessed via the BCCMD protocol.  This can
run over a BCSP channel, over a CSR manufacturer-specific HCI
extension channel or over the chip's SPI interface.
</P>
<P>
The bccmd task provides a simple access control mechanism for BCCMD
commands presented over BCSP or HCI-extension; this mechanism is not
present for SPI access.
</P>
<P>
This pskey enables the security mechanism.
</P>
<P>
When a BlueCore module is freshly manufactured this bool flag is set
FALSE.  The host may then read and write all ps values and can run
all of the BCCMD commands.  This allows the manufacturer to configure
the Bluetooth module.
</P>
<P>
When the configuration is complete the manufacturer sets this pskey
to TRUE.  This enables the ps and bccmd access controls.  Once set
TRUE this key cannot be set back to FALSE via BCSP running over BCSP
or the HCI extension channel.  Setting security active is thus
normally a one-way operation.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ANA_FREQ"></a>PSKEY_ANA_FREQ</td>
  <td>0x01fe</td>
  <td>uint16</td>
  <td>26000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the BlueCore hardware to work with a particular reference clock
frequency.
</P>
<P>
For chips prior to BlueCore2-ROM the default, 4, configures the chip to
use a 16 MHz reference.  The value defines a reference frequency of n*250
kHz where n is an integer, but there is a pseudo-random mapping from n to
the required value.  This is covered in supporting documentation. 
</P>
<P>
For BlueCore2-ROM and subsequent chips, the value defines the reference
frequency in units of 1 kHz.  The default value, 26000, configures the chip
to use a 26 MHz reference.  If the key is absent or the value is zero,
the chip will attempt to pick a frequency; this cannot be relied upon
to be the correct frequency, so the radio will not be usable.
</P>
<P>
The automatic clock frequency detection mechanis is likely to be most 
useful in ROM parts, and is further described in bcore-me-014.
</P>
<P>
See also the description of <a href="#PSKEY_ANA_FTRIM">PSKEY_ANA_FTRIM</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PIO_PROTECT_MASK"></a>PSKEY_PIO_PROTECT_MASK</td>
  <td>0x0202</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The chip's PIO port can function as a general purpose input and
output port.  However, various optional hardware and software
configurations require some PIO pins for their own needs, e.g.,
an optional external PA/LNA block is driven using PIO pins 0 and 1.
</P>
<P>
This pskey prevents applications changing PIO pins that are required
for lower level functions.  This blocking action applies to
host-based applications requesting PIO changes via BCCMD and to VM
applications running on the chip.
</P>
<P>
Bits 0 to 7 of this uint16 pskey map to PIO0 to PIO7 respectively.
If a bit of the pskey's value is set high then application code
cannot change the value of the corresponding PIO port pin.
</P>
<P>
From build HCI 13.2 the firmware auto-generates the protection
bitmask from other pskey settings.  (E.g., if <a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_DETACH</a>
claims the use of PIO[5] then this bit cannot be changed by
application code.)  The auto-generated bitmask is ORed with this
pskey's value to derive the working protection bitmask.  At the time
of writing this comment the auto-generated bitmask is derived from
pskeys <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a>, <a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_PIO_VBUS</a>,
<a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_DETACH</a>, <a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_PULLUP</a>, <a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_WAKEUP</a>,
<a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_PIO_RESUME</a> and PSKEY_MKT_TASK_ACTIVE.
</P>
<P>
For earlier builds, the following gives some indication of which bits
need to be set.
</P>
<P>
The value 0x03 suits Casira as this has an external PA/LNA.
</P>
<P>
On the current Casira motherboard, PIO2 is connected USB+ via a 1k5
resistor.  The USB+ pin doubles as the UART RTS line on BlueCore, so
care must be taken if an application uses PIO2.
</P>
<P>
If Casira is configured to use USB then extra pins should be added to
this mask as the USB interface can take between 2 and 4 of the PIO
pins.  (See <a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_WAKEUP</a>, <a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_DETACH</a>,
<a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_PULLUP</a>, <a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_PIO_VBUS</a> and PSKEY_MKT_TASK_ACTIVE.)
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PMALLOC_SIZES"></a>PSKEY_PMALLOC_SIZES</td>
  <td>0x0203</td>
  <td>uint16[]</td>
  <td></td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The pmalloc pool memory manager is used throughout the firmware.  The
way in which its raw RAM block is fragmented is specified by this
pskey.  The value is an array of pairs of uint16s: {uint16 el_size,
uint16 n_elements}.  Each pair describes a pool containing n_elements
each of size el_size.  The array must be terminated with {0, 0}.
</P>
<P>
The total number of pools must not exceed MAX_POOLS, defined in
pmalloc.h.  (At the time of writing this comment the value is 20.)
</P>
<P>
The size of the raw RAM block is TOTAL_POOL_SIZE uint16s, defined in
xpmalloc.c, so this depends on the firmware build.  How this is
carved up is a complex issue - the bulk of the block will normally be
fragmented according to the value of this pskey, but the start of the
block is used to hold pool management information - pool control
blocks.  The size of this management information depends on the
number of pools and whether pmalloc debugging information is being
maintained - at the time of writing this comment it takes 7 uint16s
per pool.  This may typically take 10% of the total, so very crudely,
sum(el_size*n_elements) &lt;= (0.9 * TOTAL_POOL_SIZE).
</P>
<P>
If the definition of how the memory should be used exceeds the
capacity of TOTAL_POOL_SIZE then the allocation is simply truncated.
Typically the last pool in the array ends up with fewer elements than
requested.  The array does not have to be in size order, so it may
make sense for the last element in the list to define a pool whose
size may be flexible.  Also the memory is most efficiently used if
this last pool has a small el_size.
</P>
<P>
The pskey's default value is taken from C #include file ps_pools.h.
The include file is derived from file pools.cfg during compilation.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_BAUD_RATE"></a>PSKEY_UART_BAUD_RATE</td>
  <td>0x0204</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The UART's (initial) Baud rate in builds before HCI 18.X. (This PS
key's name is similar to <a href="#PSKEY_UART_BAUDRATE">PSKEY_UART_BAUDRATE</a>, used in builds from HCI
18.X.)
</P>
<P>
Set the chip's UART baud rate at boot time to:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;baud_rate = ps_value/0.004096
</P>
<P>
Some common baud_rate values:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;38k4 baud - 157 (0x009d)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;115k2 baud - 472 (0x01d8)
</P>
<P>
A BCCMD command allows the baud rate to be changed instantly but this
presents the problem that if the command succeeds then notification of
the command's behaviour will be sent at the new rate, and if it fails
it will be sent at the old rate. The preferred method is to change
this PS key then to reboot the chip. 
</P>
<P>
Although this key can be set higher, the maximum rated speed for the
UART hardware is 1.5 Mbaud.
</P>
<P>
This is a presentation PS key. PSKEY_HOSTIO_UART_PS_BLOCK is the real
data store, but this key should be used to access it.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG"></a>PSKEY_UART_CONFIG</td>
  <td>0x0205</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the settings of the chip's UART port.
</P>
<P>
&nbsp;&nbsp;Bit Meaning
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;0 0 =&gt; one stop bit, 1 =&gt; two stop bits.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1 0 =&gt; no parity bits, 1 =&gt; one parity bit.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2 0 =&gt; odd parity, 1 =&gt; even parity.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;3 0 =&gt; h/w flow control disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;4 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;5 0 =&gt; RTS deasserted, 1 =&gt; RTS asserted.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;6 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;7 0 =&gt; non-BCSP/H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;8 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;9 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;10 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;11 Set to 1.
<BR>
&nbsp;&nbsp;&nbsp;12 0 =&gt; H5 operation disabled, 1 =&gt; enabled.
<BR>
&nbsp;&nbsp;&nbsp;13 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;14 Set to 0.
<BR>
&nbsp;&nbsp;&nbsp;15 Set to 0.
</P>
<P>
This is a presentation PS key. PSKEY_HOSTIO_UART_PS_BLOCK is the real
data store, but this key should be used to access it.
</P>
<P>
This bitfield should be set to 0x0006 for BCSP and 0x00a8 for H4.
<a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a> must also be set appropriately.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_STUB"></a>PSKEY_STUB</td>
  <td>0x0207</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A key that can be harmlessly read or written.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TXRX_PIO_CONTROL"></a>PSKEY_TXRX_PIO_CONTROL</td>
  <td>0x0209</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The chip contains a radio power amplifier (PA) and low noise
amplifier (LNA), allowing it to act as a limited-range Bluetooth
device.  Although this is adequate for many applications, some
systems require more range and so use external PA/LNA devices.
</P>
<P>
If external devices are used the LNA is enabled by pin PIO0 and
the PA by pin PIO1, i.e., this takes over two pins of the PIO port.
</P>
<P>
Before transmitting, the chip normally ramps up the power to the
internal PA, then it ramps it down again afterwards.  However, if a
suitable external PA is used it may be possible to ramp the power
externally using the AUX_DAC pin.
</P>
<P>
This pskey sets the PA/LNA configuration:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;0: The two PIO lines are not driven for Tx and Rx.  The chip's
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;internal PA/LNA is used.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;1: The two PIO lines are driven high to enable the external PA
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;and LNA.  Tx power ramping is controlled by the internal PA.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;2: The two PIO lines are driven high to enable the external PA
and LNA.  Tx power ramping is controlled on the external PA
via the chip's AUX_DAC pin.  The
&quot;external_pa&quot; entries in PSKEY_POWER_TABLE are used.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;3: The two PIO lines are driven low to enable the external PA
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;and LNA.  Tx power ramping is controlled by the internal PA.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;4: PIO lines driven high for external PA and LNA;
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Tx power ramping controlled by internal PA.  External PA controlled
(not ramped) by chip's AUX_DAC pin.  The &quot;external_pa&quot; entries in
PSKEY_POWER_TABLE are used.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;5: PIO lines driven high for external PA and LNA;
Tx power ramping controlled by internal PA.  External LNA
gain controlled by chip's AUX_DAC pin.  The AUX_DAC
is varied by the AGC between zero and its maximum in 16 steps.
</P>
<P>
Hardware restrictions prevent the use of active low PIO pins and
external PA ramping.
</P>
<P>
The behaviour of the chip's AUX_DAC pin is undefined unless this key
is set to 2 or 4.
</P>
<P>
See also:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_POWER</a>
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#PSKEY_TX_GAIN_RAMP">PSKEY_TX_GAIN_RAMP</a>
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PSKEY_LC_POWER_TABLE
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_POWER</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ANA_RX_LEVEL"></a>PSKEY_ANA_RX_LEVEL</td>
  <td>0x020b</td>
  <td>uint16</td>
  <td>8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the initial value of the chip's $ANA_RX_LVL register.
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ANA_RX_FTRIM"></a>PSKEY_ANA_RX_FTRIM</td>
  <td>0x020c</td>
  <td>uint16</td>
  <td>0x844</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the initial value of the chip's $ANA_RX_FTRIM register.
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PSBC_DATA_VERSION"></a>PSKEY_PSBC_DATA_VERSION</td>
  <td>0x020d</td>
  <td>uint16</td>
  <td></td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The RCS minor version number of the source file psbc_data, which
defines all of the keys on BlueCore.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM0_ATTENUATION"></a>PSKEY_PCM0_ATTENUATION</td>
  <td>0x020f</td>
  <td>uint16</td>
  <td>3</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some Motorola CODECs allow their gain to be controlled by 3 extra
bits received at the end of a 13 bit PCM sample.
</P>
<P>
This pskey sets the value of these three bits for SCO data sent from
chip's first PCM channel (PCM channel 0).  It is expected that low
values will map to high volume levels, though the firmware has no
knowledge of this - it just passes the bits into the PCM stream.
If this value is not needed then it may make sense to set this key
to zero.
</P>
<P>
It is possible that the firmware will acquire dynamically-settable
attenuation controls for the PCM channel(s).  In this case this
pskey will set the initial attenuation value.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LO_LVL_MAX"></a>PSKEY_LO_LVL_MAX</td>
  <td>0x0211</td>
  <td>uint16</td>
  <td>9</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key sets the maximum value of the LO_LVL parameter used by
the local oscillator level auto calibration routine.
</P>
<P>
See PSKEY_LO_LVL_MIN.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LO_ADC_AMPL_MIN"></a>PSKEY_LO_ADC_AMPL_MIN</td>
  <td>0x0212</td>
  <td>uint16</td>
  <td>42</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Parameter for the LO level auto calibration routine.
</P>
<P>
The LO level is controlled to maintain the LO amplitude as
measured on the internal ADC within the range specified by
<a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_AMPL_MIN</a> and <a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_ADC_AMPL_MAX</a> subject to the
limits given in PSKEY_LO_LVL_MIN and <a href="#PSKEY_LO_LVL_MAX">PSKEY_LO_LVL_MAX</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LO_ADC_AMPL_MAX"></a>PSKEY_LO_ADC_AMPL_MAX</td>
  <td>0x0213</td>
  <td>uint16</td>
  <td>46</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See <a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_AMPL_MIN</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IQ_TRIM_CHANNEL"></a>PSKEY_IQ_TRIM_CHANNEL</td>
  <td>0x0214</td>
  <td>uint16</td>
  <td>44</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the Bluetooth radio channel on which to perform IQ trim auto
calibration.  For most of the world this can be in the range 0..78,
for France it must be in the range 54..76.  If the value in this
key is out of range for France and the firmware detects that it
is in France (by using the country code) then the value will be
silently brought into range.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IQ_TRIM_GAIN"></a>PSKEY_IQ_TRIM_GAIN</td>
  <td>0x0215</td>
  <td>uint16</td>
  <td>0x038</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Internal PA gain setting at which to perform IQ trim
auto-calibration.  If the pskey value is higher than the maximum
level in the power table (see PSKEY_LC_POWER_TABLE) the firmware will
silently limit it to the power table's maximum internal PA setting.
</P>
<P>
Bits [11:8] set the transmitter pre-amplifier gain while
bits [7:0] set the maximum allowed power amplifier gain (but a lower
value may be used).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_OFFSET_HALF_MHZ"></a>PSKEY_TX_OFFSET_HALF_MHZ</td>
  <td>0x0217</td>
  <td>int16</td>
  <td>-2</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Frequency offset used for transmit, in units of 500 kHz.
</P>
<P>
For BC5+ it controls only the basic rate Class 2 transmit offset
</P>
<P>
This key should only be changed on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_GBL_MISC_ENABLES"></a>PSKEY_GBL_MISC_ENABLES</td>
  <td>0x0221</td>
  <td>uint16</td>
  <td>0x818</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This allows settings for various bits in the chip's $GBL_MISC_ENABLES
register to be selected.  It allows the MISC_XAP_SUSPEND_ON_RX_EN,
MISC_TRISTATE_DRIVE_EN, MISC_SPI_STOP_OUT_EN and MISC_EXT_RAM_EN
bits (bits 0, 3, 4 and 7 respectively) to be selected.  The bits
are written as the value of the corresponding bits in this pskey;
the other bits in this pskey's value are ignored.
</P>
<P>
The default setting does not suspend the XAP on Rx, enables the
tristate drive and SPI stop output signal, and does not enable
external RAM.
</P>
<P>
(Setting 0x08 disables the SPI MISO line.)
</P>
<P>
This is for CSR internal use only.  Don't play with it unless
you know what it does.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_SLEEP_TIMEOUT"></a>PSKEY_UART_SLEEP_TIMEOUT</td>
  <td>0x0222</td>
  <td>uint16</td>
  <td>1000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Applies when the host interface is BCSP, TWUTL or VM access to the
UART, and depends on the key <a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_STATE</a> being set to allow
deep sleep. If we have had no transmission from the host for at least
this number of milliseconds, and we have no data to send, then we may
go into deep sleep, depending on restrictions from any other source.
Setting the value to 0 inhibits deep sleep for BCSP, TWUTL or VM UART
access, but has no effect if another host interface is in use.
</P>
<P>
The default BCSP/TWUTL retransmit period is 0.25 seconds, so setting
this value less than that, but non-zero, is probably a bad idea.
</P>
<P>
With BCSP or TWUTL, any data on the UART will wake the chip from deep
sleep. However the particular transmission that woke it will be lost.
The chip will wake up about 5ms later.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_STATE"></a>PSKEY_DEEP_SLEEP_STATE</td>
  <td>0x0229</td>
  <td>deep_sleep_state</td>
  <td>DEEP_SLEEP_ALWAYS</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
BlueCore has two types of low power state.  The one which allows
the more saving, and hence has the more constraints on its use, is
referred to as &quot;deep sleep&quot; and may be configured by this key.
</P>
<P>
Type deep_sleep_statue can be treated as a uint16, taking these
values:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;NEVER           (0): Deep sleep will never be used.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;ALWAYS          (1): Deep sleep will be used whenever possible.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;INACTIVE        (2): Deep sleep when there are no ACL
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;connections.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;ALWAYS_ACCURATE (3): Deep sleep will be used whenever possible;
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the firmware assumes the module has an
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;accurate external slow clock which does not
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;need calibrating after startup.
</P>
<P>
If the setting is ACCURATE (3), <a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</a>
should be set to TRUE to indicate that an external slow clock is
in use.  This combination of settings saves power as the firmware
will not need to calibrate the slow clock against the standard
20 ppm clock once the frequency of the external slow clock has
been ascertained.
</P>
<P>
In deep sleep, BlueCore's accurate clock is not operational and
timing is maintained by a low power but less accurate clock.
Deep sleep may be entered when an ACL connection is in hold,
sniff or park mode; hence accuracy is lost.  In certain
situations, where power saving is not a major priority but
maintaining accuracy of the clock is (for example, a network
access point which has a large number of parked connections), it
may be advantageous to disable deep sleep mode with this key.
</P>
<P>
Deep sleep also causes slightly slower response on the UART when
BCSP is in use if no data has been received for a while.  See
<a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a>.
</P>
<P>
This does not affect the other low power states, in which clock
accuracy is not lost.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IQ_ENABLE_PHASE_TRIM"></a>PSKEY_IQ_ENABLE_PHASE_TRIM</td>
  <td>0x022d</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Parameter for the IQ trim auto calibration routine.
</P>
<P>
Selects whether phase trimming is done as part of the IQ trim
routine.  If this is set to disabled then the appropriate bits from
PSKEY_IQ_TRIM are used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HCI_HANDLE_FREEZE_PERIOD"></a>PSKEY_HCI_HANDLE_FREEZE_PERIOD</td>
  <td>0x0237</td>
  <td>TIME</td>
  <td>15 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The default period in microseconds for which data reception on a HCI
connection handle is maintained after the corresponding connection
has been removed.
</P>
<P>
Reception must be enabled for this additional period as stray late
data may come from the host.  The freeze period should thus be
sufficiently large for the host to realise that a HCI connection has
been removed or has failed.
</P>
<P>
Any data received during the period when the connection handle is
frozen is diverted into a dummy buffer and thus effectively
discarded.
</P>
<P>
The value stored under this key is also the minimum time before a HCI
connection handle can be re-allocated for a new connection.
</P>
<P>
Maintaining a connection handle for this additional period consumes
some of the chip's resources.  Hence creating and destroying
connections rapidly relative to the freeze period will result in a
resource leak.  After the number of currently frozen handles reaches
a limit set by <a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_FROZEN_HCI_HANDLES</a>, further attempts to
create connections will be rejected.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MAX_FROZEN_HCI_HANDLES"></a>PSKEY_MAX_FROZEN_HCI_HANDLES</td>
  <td>0x0238</td>
  <td>uint16</td>
  <td>20</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The default number of frozen connection handles at which further
connection requests will be refused.
</P>
<P>
After a connection has been removed, its hci handle is maintained
active for a short period, defined by <a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_FREEZE_PERIOD</a>.
Some resources are required to maintain the link active and thus if
connections are created and destroyed rapidly in relation to this
period, resources will gradually be consumed.
</P>
<P>
To prevent constraining the operation of any existing connections due
to lack of memory, further connection requests will be rejected when
the number of currently frozen handles reaches the value stored under
this key.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PAGETABLE_DESTRUCTION_DELAY"></a>PSKEY_PAGETABLE_DESTRUCTION_DELAY</td>
  <td>0x0239</td>
  <td>TIME</td>
  <td>50*MILLISECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The default delay in microseconds from the point at which a buffer is
redirected until its page table and any mmu memory allocated to it
can be freed.
</P>
<P>
Buffers used to receive data from the host are redirected to point to
a dummy buffer when a connection is torn down.  This enables reception
to continue on this buffer (connection) handle for a certain period
after a link is removed.
</P>
<P>
Most of the buffer resources can be freed as soon as the handle is
redirected.  The buffer page table address however is cached by the
CSR chip hardware during the reception of a hci data packet payload.
The page table thus cannot be destroyed for a period equal to the
duration of the largest packet that the host can send.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IQ_TRIM_PIO_SETTINGS"></a>PSKEY_IQ_TRIM_PIO_SETTINGS</td>
  <td>0x023a</td>
  <td>uint8</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Defines the state of PIO lines 0 and 1 during automatic IQ
calibration.  Only the lower 4 bits of the uint8 are used and these
having the following meaning.  If bit 2 is set to 1 it enables PIO
bits 0 and 1 to be set to a particular state during IQ trim.  In this
case, the state of lines 1 and 0 is set by the pskey's bits 1 and 0
respectively.  If bit 2 is set to 0 then the existing values of the
PIO lines will be preserved through the IQ trim and bits 0 and 1 of
the pskey are ignored.  If pskey bit 3 is set to 1 then the external
transmit power control DAC is enabled at its maximum setting during
IQ trim.
</P>
<P>
During the auto-IQ trim both transmitter and receiver are active.
Energy from the transmitter is looped back to the receiver which is
used to measure the level of image rejection which has been
achieved.  For this to work successfully the transmitter must be
presented with a respectable load.
</P>
<P>
For Class 1 modules the transmitter drives a PA.  The impedance
presented to the transmitter is generally respectable even if the PA
is not switched on during the auto-IQ trim.
</P>
<P>
For modules with no PA the transmitter output is coupled via a
balun to the transmit/receive switch.  The impedance presented to the
transmitter during auto-IQ trim is dependent on the setting of the
transmit/receive switch, which is governed by PIO lines 0 and 1.
However different switch models exhibit different behaviour with the
PIO control lines, even switch models from the same manufacturer.
For example, it is possible for the switch to present a high
impedance, ground or even a time varying impedance to the
transmitter.
</P>
<P>
For modules with a PA, PIO lines 0 and 1 should be 0 to ensure that
the PA is disabled during auto-IQ trim (although certain modules
invert these PIO lines, requiring different settings).
</P>
<P>
For modules with no PA the pskey should be set to place the
transmit/receive switch in the state that provides optimum
performance for the auto-IQ trim algorithm.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USE_EXTERNAL_CLOCK"></a>PSKEY_USE_EXTERNAL_CLOCK</td>
  <td>0x023b</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
On BlueCore2, if set, the chip accepts a clock from an external
source.  
</P>
<P>
For BlueCore3 and onward, the external clock works if this is not
set, but some power is saved if it is TRUE.
</P>
<P>
For BlueCore5 and onward, if a crystal is used, this key MUST be
set to FALSE; otherwise the chip will not run.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_WAKE_CTS"></a>PSKEY_DEEP_SLEEP_WAKE_CTS</td>
  <td>0x023c</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Deep sleep is allowed with some (but not all) host interfaces that use
the UART. This key determines whether the chip will wake from deep
sleep due to activity on the CTS line from the host, and also due to
activity on the data RX line. Three values are allowed.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;0: The chip wakes due to activity on the data RX line,
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;but does not wake due to activity on the CTS line. This is
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;the default.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;1: The chip wakes due to activity on either the data RX line
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;or the CTS line.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;2: The chip wakes due to activity on the CTS line, but does
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;not wake due to activity on the data RX line.
</P>
<P>
Note that the chip is sensitive to the level on both lines: if the
line is held low, and wake-up on the line has been enabled, the chip
will be kept out of deep sleep. Note also that the chip is sensitive
to the lines themselves; it is not actually required that there is a
host using the UART for data communication.
</P>
<P>
If the host interface is set to `none', i.e. the firmware has been
informed that no host communication is in use, it is still possible to
use the CTS line to wake the chip. However the data RX line is
ignored. This is because this line is floating in many hardware
configurations with no host interface.
</P>
<P>
The key is ignored if the host interface is USB. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_FC_HC2H_FLUSH_DELAY"></a>PSKEY_FC_HC2H_FLUSH_DELAY</td>
  <td>0x023d</td>
  <td>TIME</td>
  <td>10 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The default delay in microseconds from destroying a connection until
any outstanding host controller to host flow control tokens are
flushed.
</P>
<P>
This delay is required to workaround a race hazard in the hci
specification.  The host might not acknowledge packets sent around
the time when it is sent a disconnect event - the buffers used for
these packets should thus be assumed to be free by the host
controller.  However as the processing of the disconnect is not
synchronised on the host and host controller, a delay is required to
ensure the host has actually flushed its buffers and thus prevent
temporary overruns.
</P>
<P>
The time delay from disconnection to flushing the buffers should be
less than the time for which a connection handle is frozen after
disconnection (defined by <a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_FREEZE_PERIOD</a>).  This
ensures the handle is not re-allocated during the flush delay and
thus that the buffers for the new link are not interfered with.
</P>
<P>
(Type TIME is fundamentally a uint32.  Value SECOND is 1000000.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_HIGHSIDE"></a>PSKEY_RX_HIGHSIDE</td>
  <td>0x023e</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this key is FALSE, the local oscillator frequency is 1.5 MHz less
than the carrier frequency to be received, whereas if it is TRUE the
LO frequency is 1.5 MHz higher than the carrier frequency.
</P>
<P>
For chips starting with BlueCore2-ROM and versions of firmware
starting with 17.4, this is taken as an input to the algorithm which
calculates the RF frequency parameters for each receive channel.  The
result may be that some channels do not use the value of this key.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_PRE_LVL"></a>PSKEY_TX_PRE_LVL</td>
  <td>0x0240</td>
  <td>uint8</td>
  <td>8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the level of the transmitter pre-amplifier.  Higher values give
more transmit power (at the expense of higher current consumption).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_SINGLE_ENDED"></a>PSKEY_RX_SINGLE_ENDED</td>
  <td>0x0242</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If TRUE, the receiver operates in single ended mode which means that
the receiver input pin to BlueCore must be connected.  If
FALSE, the receiver operates in differential mode using the two
transmit pins as the receiver inputs.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_FILTER_CONFIG"></a>PSKEY_TX_FILTER_CONFIG</td>
  <td>0x0243</td>
  <td>uint32</td>
  <td>0x88070003</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the transmit filter for optimum modulation.  For CSR
use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLOCK_REQUEST_ENABLE"></a>PSKEY_CLOCK_REQUEST_ENABLE</td>
  <td>0x0246</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BlueCore can be configured to use a PIO to indicate that it
requires an external high-speed clock reference at the frequency
configured by <a href="#PSKEY_ANA_FREQ">PSKEY_ANA_FREQ</a>. This line will be inactive when no
clock reference is required (for instance, when the BlueCore is in
deep sleep).
</P>
<P>
If set to 0, no PIO is used as a clock request.
If set to 1, PIO[6] is active when an external clock reference is
required, and is inactive otherwise.
If set to 2, PIO[2] is active when an external clock reference is
required, and is inactive otherwise.
If set to 3, PIO[2] is active when an external clock reference is
required or if PIO[3] is high, and is inactive when a clock
reference is not required and PIO[3] is low.
</P>
<P>
Values of 2 and 3 are only useful for versions of the BlueCore
hardware starting with BlueCore2-ROM.
</P>
<P>
In the default configuration, a PIO is held high when active and
held low when inactive.  In versions of BlueCore from BlueCore3-ROM,
this behaviour can be altered by setting
<a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_CLOCK_REQUEST_FEATURES</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_MIN_ATTEN"></a>PSKEY_RX_MIN_ATTEN</td>
  <td>0x0249</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Minimum allowed attenuation for receiver apart from channels
29,30,31,61,62,63.  This can be used to improve C/I performance and
to improve consistency of receiver sensitivity over frequency range.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_XTAL_TARGET_AMPLITUDE"></a>PSKEY_XTAL_TARGET_AMPLITUDE</td>
  <td>0x024b</td>
  <td>uint8</td>
  <td>45</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This sets the target crystal oscillation amplitude as determined by
the device's internal circuitry.  This is not as will be measured
using external instruments.
</P>
<P>
Pre-BC5 the pskey is used to set an absolute internal oscillation
amplitude.  For BC5 the pskey sets a % of the maximum measured
internal amplitude, it is a relative internal level.
<BR>
&nbsp;&nbsp;
Note: As a rule, the default value issued by CSR will not need to
be changed.  
</P>
<P>
The crystal bias level is chosen such that the oscillation amplitude
is as close as possible to the target.  This is done by gradually
decreasing the crystal bias level from its maximum until the target
amplitude is reached. 
</P>
<P>
The target amplitude is treated as a minimum; as long as it is
achievable, the firmware will use a crystal bias that produces at
least the requested amplitude.
</P>
<P>
It was originally possible to set the crystal bias level directly but
that control has been superseded by this improved &quot;set and measure&quot;
approach.  This provides correct operation with some variance in 
crystal parameters and also tracks over changes in temperature,
it is not intended as a level control mechanism per-se.
<BR>
&nbsp;
A module designer may wish to test the effect of changing the
configured target amplitude across a representative sample of modules
and adjust the production target amplitude accordingly.
</P>
<P>
This assessment of level should be made by observing the correct
operation of the unit rather than trying to measure the  amplitude
directly.
</P>
<P>
Typically, setting a value larger than the correct one will lead to a
stable crystal that draws an unnecessarily large current.  Setting a
value smaller than the correct one can lead to the system clock being
unstable and it may even stop.
</P>
<P>
Larger values than necessary have been observed to produce additional
phase noise.
</P>
<P>
Direct measurement using an oscilloscope is not recommended because
the additional load capacitance can disrupt operation of the
oscillator and the device's internal measurements.
</P>
<P>
Note that this key is not used during DFU.  In that mode the crystal
bias is always set to maximum.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PCM_MIN_CPU_CLOCK"></a>PSKEY_PCM_MIN_CPU_CLOCK</td>
  <td>0x024d</td>
  <td>uint16</td>
  <td>CPU_SLOW_4M</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The firmware tries to save power by reducing the clock rate when
the processor is idle.  The clock drives the CPU, PCM, UART, USB,
baseband hardware, etc.  This is normally called &quot;shallow sleep.&quot;
</P>
<P>
Some of the chip's hardware sets a lower limit on how slowly the
clock can be run. This key controls what limit PCM bus activity
places on the clock speed.
</P>
<P>
The default value of 4MHz is suitable for many PCM operations. It
may be necessary to increase this for high sample rates and certain
operating modes. It may be possible to reduce this value for
reduced power consumption, but the PCM function may not operate
correctly if run too slow. For more advice, contact CSR.
</P>
<P>
The pskey's acceptable values are:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0       CPU_FAST          (full rate)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1       CPU_SLOW_4M       (4 MHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2       CPU_SLOW_2M       (2 MHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3       CPU_SLOW_1p024M   (1.024 MHz)
</P>
<P>
See also <a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_MIN_CPU_CLOCK</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HOST_INTERFACE_PIO_USB"></a>PSKEY_HOST_INTERFACE_PIO_USB</td>
  <td>0x0250</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The PIO line used for forcing the host interface to be USB.  The absence
of this key, or the value 0xFFFF, indicates that this feature is not in use.
</P>
<P>
The interface to the host is normally set by <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.  If
this key is set then the specified PIO line is checked at boot time, and
if it is asserted (high) then the host interface is set to USB, overriding
the setting of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.
</P>
<P>
The other host transport related persistent store keys must be set
appropriately for both the default (probably BCSP) and USB transports.
</P>
<P>
If PSKEY_HOST_INTERFACE_PIO_H4 is also valid, and both PIO lines are
asserted (or they are the same line), this key takes precedence.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CPU_IDLE_MODE"></a>PSKEY_CPU_IDLE_MODE</td>
  <td>0x0251</td>
  <td>cpu_idle_mode</td>
  <td>cpu_idle_ram</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When the radio is active but the chip is otherwise idle, background
processor activity can be limited in various ways.  Which is most
apppropriate depends on details of the hardware.  Hence this key should
not be altered without appropriate knowledge.  The possibilities are
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;NONE        (0):  Processor continues normal task loop
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;LONG_LOOP   (1):  Processor executes long idle loop
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;SHORT_LOOP  (2):  Processor executes short idle loop
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;RAM         (3):  Processor idles in RAM
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;ROM         (4):  Processor idles in ROM
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_CLEAR_RTS"></a>PSKEY_DEEP_SLEEP_CLEAR_RTS</td>
  <td>0x0252</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is used for deep sleep with the BCSP and H5 host transports
only. If TRUE, the chip clears the RTS line (i.e. sets it high) when
it enters deep sleep, and (depending on the state of the UART) may
reset it afterwards if it is ready to receive.
</P>
<P>
If hardware flow control is in effect on the remote host, setting the
key causes the remote UART not to transmit packets while the chip is
in deep sleep. Therefore it is not possible to use the effect of BCSP
retransmissions to wake the chip. Usually, therefore, this key will be
used in combination with <a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_SLEEP_WAKE_CTS</a>.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RF_RESONANCE_TRIM"></a>PSKEY_RF_RESONANCE_TRIM</td>
  <td>0x0254</td>
  <td>uint16</td>
  <td>0x333B</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the frequency trim for the IQ and LNA resonant circuits.
Post BC5, use PSKEY_RF_RESONANTS_LO and PSKEY_RF_RESONANTS_HI

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_PIO_WAKE"></a>PSKEY_DEEP_SLEEP_PIO_WAKE</td>
  <td>0x0255</td>
  <td>uint16</td>
  <td>16</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The number of a PIO line, 0 to 15, which will cause the chip to wake
from deep sleep.  This use does not preclude the use of the same PIO
line as an ordinary input.  However, a PIO which is usually configured
as an output may not be used.  If the setting is out of range, no PIO
line will be used.  The wake-up is triggered by the level of the line
being held high for at least 1 millisecond, not by the rising or
falling edge.
</P>
<P>
If the chip notices it has been woken, and it is configured to use the
UART, it will remain out of deep sleep for at least the period given
by <a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a>.  This is because it cannot distinguish
wakeups from the two sources.  Otherwise, the chip may return to deep
sleep as soon as there is no task to be performed.
</P>
<P>
If the VM is configured to use a PIO line as an interrupt source, the
chip will automatically be woken from deep sleep on that line, so this
key is not usually required.  It may still be used; however, the chip
may generate interrupts on the PIO line set by this key, since it does
not discriminate between individual PIO lines.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DRAIN_BORE_TIMERS"></a>PSKEY_DRAIN_BORE_TIMERS</td>
  <td>0x0256</td>
  <td>uint32[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS-Key Configures the Drain subsystem (only in special builds).
This is the amount we scale each timer by.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DRAIN_TX_POWER_BASE"></a>PSKEY_DRAIN_TX_POWER_BASE</td>
  <td>0x0257</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS-Key Configures the Drain subsystem (only in special builds).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MODULE_ID"></a>PSKEY_MODULE_ID</td>
  <td>0x0259</td>
  <td>uint32</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A serial number for the module.  This number may be allocated by
the module manufacturer to track production, etc.  This value is not
used by any on-chip code and is for manufacturer information only.
</P>
<P>
The firmware makes no use of this key's value.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MODULE_DESIGN"></a>PSKEY_MODULE_DESIGN</td>
  <td>0x025a</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
An identifier of the Bluetooth module design.  This is allocated
by the module manufacturer, so the combination of this key and
PSKEY_MODULE_MANUFACTURER should be enough to specify a hardware
module design.
</P>
<P>
This value will normally be independent of firmware identifiers
which are used to distinguish various builds of the module's
software.
</P>
<P>
The firmware makes no use of this key's value.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MODULE_SECURITY_CODE"></a>PSKEY_MODULE_SECURITY_CODE</td>
  <td>0x025c</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When the module is intended to be used with certain host-side
applications or stacks, this key is set to an encrypted value.
</P>
<P>
The host-side application may subsequently check the value of this key
to determine whether or not it is licensed to run with the module.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_VM_DISABLE"></a>PSKEY_VM_DISABLE</td>
  <td>0x025d</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If TRUE, the VM will not be started when the chip boots.  If FALSE,
VM operation is normal.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF0"></a>PSKEY_MOD_MANUF0</td>
  <td>0x025e</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Keys <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a> to <a href="#PSKEY_MOD_MANUF9">PSKEY_MOD_MANUF9</a> are for use by module
manufactuers.  The firmware makes no use of these pskeys'
contents.
</P>
<P>
Keys <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a> to <a href="#PSKEY_MOD_MANUF4">PSKEY_MOD_MANUF4</a> are protected against DFU;
they are never included in uploads, and are ignored in downloads.
This makes them suitable for storing module specific or sensitive
information; use keys in the range <a href="#PSKEY_MOD_MANUF5">PSKEY_MOD_MANUF5</a> to
<a href="#PSKEY_MOD_MANUF9">PSKEY_MOD_MANUF9</a> if such protection is not required.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF1"></a>PSKEY_MOD_MANUF1</td>
  <td>0x025f</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF2"></a>PSKEY_MOD_MANUF2</td>
  <td>0x0260</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF3"></a>PSKEY_MOD_MANUF3</td>
  <td>0x0261</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF4"></a>PSKEY_MOD_MANUF4</td>
  <td>0x0262</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF5"></a>PSKEY_MOD_MANUF5</td>
  <td>0x0263</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF6"></a>PSKEY_MOD_MANUF6</td>
  <td>0x0264</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF7"></a>PSKEY_MOD_MANUF7</td>
  <td>0x0265</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF8"></a>PSKEY_MOD_MANUF8</td>
  <td>0x0266</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MOD_MANUF9"></a>PSKEY_MOD_MANUF9</td>
  <td>0x0267</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_MANUF0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DUT_VM_DISABLE"></a>PSKEY_DUT_VM_DISABLE</td>
  <td>0x0268</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If TRUE, the VM will be disabled when the chip enters radiotest
modes (either Bluetooth or CSR-specific test modes). If FALSE, the 
VM continues operating.  It is recommended this only be set to FALSE
if the VM application is being used to control test mode; this is 
necessary, for example, in configurations where no host interface is
present.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR0"></a>PSKEY_USR0</td>
  <td>0x028a</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Keys <a href="#PSKEY_USR0">PSKEY_USR0</a> to <a href="#PSKEY_USR49">PSKEY_USR49</a> are for use by host and on-chip
application- specific code to allocate as it chooses.
</P>
<P>
<a href="#PSKEY_USR0">PSKEY_USR0</a> to <a href="#PSKEY_USR24">PSKEY_USR24</a> may only be changed by DFU by placing
them in the application protected section of the file and signing
them with the application private key. These pskeys are never
incldued in DFU files uploaded from a BlueCore. This makes them
suitable for storing module specific or sensitive information;
use keys in the range <a href="#PSKEY_USR25">PSKEY_USR25</a> to <a href="#PSKEY_USR49">PSKEY_USR49</a> if such
protection is not required.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR1"></a>PSKEY_USR1</td>
  <td>0x028b</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR2"></a>PSKEY_USR2</td>
  <td>0x028c</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR3"></a>PSKEY_USR3</td>
  <td>0x028d</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR4"></a>PSKEY_USR4</td>
  <td>0x028e</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR5"></a>PSKEY_USR5</td>
  <td>0x028f</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR6"></a>PSKEY_USR6</td>
  <td>0x0290</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR7"></a>PSKEY_USR7</td>
  <td>0x0291</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR8"></a>PSKEY_USR8</td>
  <td>0x0292</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR9"></a>PSKEY_USR9</td>
  <td>0x0293</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR10"></a>PSKEY_USR10</td>
  <td>0x0294</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR11"></a>PSKEY_USR11</td>
  <td>0x0295</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR12"></a>PSKEY_USR12</td>
  <td>0x0296</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR13"></a>PSKEY_USR13</td>
  <td>0x0297</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR14"></a>PSKEY_USR14</td>
  <td>0x0298</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR15"></a>PSKEY_USR15</td>
  <td>0x0299</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR16"></a>PSKEY_USR16</td>
  <td>0x029a</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR17"></a>PSKEY_USR17</td>
  <td>0x029b</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR18"></a>PSKEY_USR18</td>
  <td>0x029c</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR19"></a>PSKEY_USR19</td>
  <td>0x029d</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR20"></a>PSKEY_USR20</td>
  <td>0x029e</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR21"></a>PSKEY_USR21</td>
  <td>0x029f</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR22"></a>PSKEY_USR22</td>
  <td>0x02a0</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR23"></a>PSKEY_USR23</td>
  <td>0x02a1</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR24"></a>PSKEY_USR24</td>
  <td>0x02a2</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR0">PSKEY_USR0</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR25"></a>PSKEY_USR25</td>
  <td>0x02a3</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Keys <a href="#PSKEY_USR0">PSKEY_USR0</a> to <a href="#PSKEY_USR49">PSKEY_USR49</a> are for use by host and on-chip
application- specific code to allocate as it chooses.
</P>
<P>
<a href="#PSKEY_USR25">PSKEY_USR25</a> to <a href="#PSKEY_USR49">PSKEY_USR49</a> may be changed by placing them in
either the unprotected or application protected areas of the DFU
file. These pskeys are included in DFU files uploaded from a
BlueCore. This makes them unsuitable for storing module specific
or sensitive information; use keys in the range <a href="#PSKEY_USR0">PSKEY_USR0</a> to
<a href="#PSKEY_USR24">PSKEY_USR24</a> for such data.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR26"></a>PSKEY_USR26</td>
  <td>0x02a4</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR27"></a>PSKEY_USR27</td>
  <td>0x02a5</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR28"></a>PSKEY_USR28</td>
  <td>0x02a6</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR29"></a>PSKEY_USR29</td>
  <td>0x02a7</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR30"></a>PSKEY_USR30</td>
  <td>0x02a8</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR31"></a>PSKEY_USR31</td>
  <td>0x02a9</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR32"></a>PSKEY_USR32</td>
  <td>0x02aa</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR33"></a>PSKEY_USR33</td>
  <td>0x02ab</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR34"></a>PSKEY_USR34</td>
  <td>0x02ac</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR35"></a>PSKEY_USR35</td>
  <td>0x02ad</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR36"></a>PSKEY_USR36</td>
  <td>0x02ae</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR37"></a>PSKEY_USR37</td>
  <td>0x02af</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR38"></a>PSKEY_USR38</td>
  <td>0x02b0</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR39"></a>PSKEY_USR39</td>
  <td>0x02b1</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR40"></a>PSKEY_USR40</td>
  <td>0x02b2</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR41"></a>PSKEY_USR41</td>
  <td>0x02b3</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR42"></a>PSKEY_USR42</td>
  <td>0x02b4</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR43"></a>PSKEY_USR43</td>
  <td>0x02b5</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR44"></a>PSKEY_USR44</td>
  <td>0x02b6</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR45"></a>PSKEY_USR45</td>
  <td>0x02b7</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR46"></a>PSKEY_USR46</td>
  <td>0x02b8</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR47"></a>PSKEY_USR47</td>
  <td>0x02b9</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR48"></a>PSKEY_USR48</td>
  <td>0x02ba</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USR49"></a>PSKEY_USR49</td>
  <td>0x02bb</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_USR25">PSKEY_USR25</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_VERSION"></a>PSKEY_USB_VERSION</td>
  <td>0x02bc</td>
  <td>uint16</td>
  <td>0x0200</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The version of the USB spec supported.
</P>
<P>
The value is in BCD, so 0x0200 presents as version &quot;2.0&quot;.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_DEVICE_CLASS_CODES"></a>PSKEY_USB_DEVICE_CLASS_CODES</td>
  <td>0x02bd</td>
  <td>usbclass</td>
  <td> 0xe0, 0x01, 0x01 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Three bytes giving the class information for the &quot;Standard Device
Descriptor&quot; of this USB device, as defined in Table 9.7 of version
1.1 of the USB specification.
</P>
<P>
Type usbclass is held as a uint16[3].  The three values are held in
the lower byte of each of the array in the order
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ class, subclass, protocol }.
</P>
<P>
Default value maps to:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;{ WIRELESS_CONTROLLER, RF_CONTROLLER, BLUETOOTH_PROGRAMMING }.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_VENDOR_ID"></a>PSKEY_USB_VENDOR_ID</td>
  <td>0x02be</td>
  <td>uint16</td>
  <td>0x0a12</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The idVendor field of the local USB device, as defined in Table 9.7
of version 1.1 of the USB specification.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PRODUCT_ID"></a>PSKEY_USB_PRODUCT_ID</td>
  <td>0x02bf</td>
  <td>uint16</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The idProduct field of the local USB device, as defined in Table
9.7 of version 1.1 of the USB specification.  This value applies
when the local device is acting as a Bluetooth device.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_MANUF_STRING"></a>PSKEY_USB_MANUF_STRING</td>
  <td>0x02c1</td>
  <td>unicodestring</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The USB manufacturer string, as described in table 9.7 of the USB
specification version 1.1. If no value is stored under this key then
there is no such string.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PRODUCT_STRING"></a>PSKEY_USB_PRODUCT_STRING</td>
  <td>0x02c2</td>
  <td>unicodestring</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The USB iProduct string, as described in table 9.7 of the USB
specification version 1.1. If no value is stored under this key then
there is no such string.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_SERIAL_NUMBER_STRING"></a>PSKEY_USB_SERIAL_NUMBER_STRING</td>
  <td>0x02c3</td>
  <td>unicodestring</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The USB serial number string, as described in table 9.7 of the USB
specification version 1.1.  If no value is stored under this key
then there is no such string.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_CONFIG_STRING"></a>PSKEY_USB_CONFIG_STRING</td>
  <td>0x02c4</td>
  <td>unicodestring</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The USB configuration string, as described in table 9.8 of the USB
specification version 1.1.  If no value is stored under this key
then there is no such string.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_ATTRIBUTES"></a>PSKEY_USB_ATTRIBUTES</td>
  <td>0x02c5</td>
  <td>uint8</td>
  <td>0xc0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The bmAttributes of the Standard Configuration Descriptor,
described in Table 9.8 of USB specification, version 1.1.
</P>
<P>
The default value (0xc0) means that the device is self-powered and
that remote wakeup is not supported.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_MAX_POWER"></a>PSKEY_USB_MAX_POWER</td>
  <td>0x02c6</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The MaxPower field of the local USB device, as defined in Table 9.8
of version 1.1 of the USB specification.
</P>
<P>
This value is given in units of 2 milliamps (sic).
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_BT_IF_CLASS_CODES"></a>PSKEY_USB_BT_IF_CLASS_CODES</td>
  <td>0x02c7</td>
  <td>usbclass</td>
  <td> 0xe0, 0x01, 0x01 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Three bytes giving the class information for the USB &quot;Interface
Descriptor&quot; (as defined in Table 9.9 of version 1.1 of the USB
specification) which contains the USB control, BT HCI event and BT
ACL endpoints. The class codes for the BT interface containing the
SCO endpoints are given by <a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_IF_CLASS_CODES</a>.
</P>
<P>
Type usbclass is held as a uint16[3].  The three values are held in
the lower byte of each of the array in the order
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ class, subclass, protocol }.
</P>
<P>
Default value maps to:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;{ WIRELESS_CONTROLLER, RF_CONTROLLER, BLUETOOTH_PROGRAMMING }.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_LANGID"></a>PSKEY_USB_LANGID</td>
  <td>0x02c9</td>
  <td>uint16</td>
  <td>0x0409</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Defines the languages supported by the USB interface. The languages
are used in USB identification strings as described in section 9.6.5
of version 1.1 of the USB specification. (Microsoft type &quot;LANGID&quot;,
used by the USB spec.)
</P>
<P>
The default value of 0x0409 maps to:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Primary language id ENGLISH (1),
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Secondary language id ENGLISH_US (9).
</P>
<P>
Value is 0 if no language strings are supported.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_DFU_CLASS_CODES"></a>PSKEY_USB_DFU_CLASS_CODES</td>
  <td>0x02ca</td>
  <td>usbclass</td>
  <td> 0xfe, 0x01, 0x00 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Three bytes giving the class information for an &quot;Interface Descriptor&quot;
as defined in Table 9.9 of version 1.1 of the USB specification. This
key describes the DFU (Device Firmware Upgrade) interface of this USB
device.
</P>
<P>
Type usbclass is held as a uint16[3]. The three values are held in the
lower byte of each of the array in the order
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ class, subclass, protocol }.
</P>
<P>
The default value maps to { APPLICATION_SPECIFIC_CLASS, DFU,
NO_PROTOCOL }.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_DFU_PRODUCT_ID"></a>PSKEY_USB_DFU_PRODUCT_ID</td>
  <td>0x02cb</td>
  <td>uint16</td>
  <td>0xffff</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The idProduct field of the local USB device, as defined in Table 9.7
of version 1.1 of the USB specification. This value applies when the
local device is acting as a DFU (Device Firmware Upgrade) device.
</P>
<P>
This must be different from the value held under <a href="#PSKEY_USB_PRODUCT_ID">PSKEY_USB_PRODUCT_ID</a>.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_DETACH"></a>PSKEY_USB_PIO_DETACH</td>
  <td>0x02ce</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS key sets the PIO line used for USB detach/attach signalling.
This must be one of the 2 available interrupt input pins (4 or 5). The
absence of this key indicates that this feature is not in use.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_WAKEUP"></a>PSKEY_USB_PIO_WAKEUP</td>
  <td>0x02cf</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The PIO line used for USB wakeup signalling in detach mode. The
absence of this key indicates that this feature is not in use.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_PULLUP"></a>PSKEY_USB_PIO_PULLUP</td>
  <td>0x02d0</td>
  <td>uint16</td>
  <td>16</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The PIO line used to control the pull-up resistor on the USB D+ line.
The absence of this key in the persistent storage indicates that this
feature is not in use.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.
</P>
<P>
On BlueCore, there are 16 PIO lines, 0 to 15 (depending on package
type), but 12 to 15 are not available for the USB pullup. However, an
internal pullup can be used by setting this key to 16. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_VBUS"></a>PSKEY_USB_PIO_VBUS</td>
  <td>0x02d1</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The PIO line used for USB VBus detection. This must be one of the
2 available interrupt input pins (4 or 5). The absence of this key
indicates that this feature is not in use.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_WAKE_TIMEOUT"></a>PSKEY_USB_PIO_WAKE_TIMEOUT</td>
  <td>0x02d2</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The number of seconds for which the PIO wake signal will be asserted
following the generation of data that is to be transmitted to the
host. The timeout is reset each time new data is generated.
</P>
<P>
If this value is 0, the signal is asserted indefinitely (or until the
host de-asserts detach).
</P>
<P>
This key is useful for hosts that are sometimes unable to respond to
the wake signal (e.g. laptops when their lids are closed). If wake is
asserted when the host cannot process wake and kept asserted until it
is able to process the signal, then the host could be woken up to
receive an event which is out of date. The host will, of course, have
to process any old events when it does reconnect to a device following
a wake timeout.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_PIO_RESUME"></a>PSKEY_USB_PIO_RESUME</td>
  <td>0x02d3</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The PIO line used to signal that the USB host wakeup from suspend. The
absence of this key indicates that this feature is not in use.
</P>
<P>
PIO resume is used in place of the bus resume signal for hosts that
are unable to respond to the bus signal during suspend e.g. PDAs that
power-down the root hub in suspend. 
</P>
<P>
The PIO line is high to indicate that the host should resume, low
otherwise. It remains asserted until activity is restored on the USB.
</P>
<P>
Setting this PS key is sufficient to enable this feature; no notice is
taken of the remote wakeup setting of <a href="#PSKEY_USB_ATTRIBUTES">PSKEY_USB_ATTRIBUTES</a> nor of
whether the host has enabled remote wakeup.
</P>
<P>
<a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_PIO_RESUME</a> is mutually exclusive with <a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_WAKEUP</a> -
both can be enabled simultaneously and assigned to the same PIO pin.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_BT_SCO_IF_CLASS_CODES"></a>PSKEY_USB_BT_SCO_IF_CLASS_CODES</td>
  <td>0x02d4</td>
  <td>usbclass</td>
  <td> 0xe0, 0x01, 0x01 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Three bytes giving the class information for the USB &quot;Interface
Descriptor&quot; (as defined in Table 9.9 of version 1.1 of the USB
specification) which contains the SCO endpoints.
</P>
<P>
This PS key enables different class codes to be used for the BT SCO
interface from the main BT interface (which contains the control,
event and acl endpoints and whose class codes are given by
<a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_IF_CLASS_CODES</a>). The advantage of this is that the host
OS can load different drivers to communicate with each of the
interfaces. This is expected to be of use for Microsoft's XP OS in
which the in-built BT USB driver will not give access to the SCO
endpoints.
</P>
<P>
Type usbclass is held as a uint16[3]. The three values are held in the
lower byte of each of the array in the order:
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{ class, subclass, protocol }.
</P>
<P>
Default value maps to:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;{ WIRELESS_CONTROLLER, RF_CONTROLLER, BLUETOOTH_PROGRAMMING }.
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_SUSPEND_PIO_LEVEL"></a>PSKEY_USB_SUSPEND_PIO_LEVEL</td>
  <td>0x02d5</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This description covers <a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a>,
<a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a>, <a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_PIO_MASK</a>.
</P>
<P>
To ensure that the limit on power drawn in suspend mode for a
bus-powered device is met, BlueCore usually sets all PIO lines to low.
However, this may not always be correct and this set of PS keys allows
the configuration to be set.
</P>
<P>
<a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_PIO_MASK</a> indicates which PIOs should be set when in
suspend mode. A 1 in the mask indicates a PIO line to be set according
to the corresponding bits in <a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a> and
<a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a>; a 0 indicates a PIO line that will be left
alone.
</P>
<P>
For each bit that is set to 1 in PSKEY_SUB_SUSPEND_PIO_MASK, a 0 (1)
for the corresponding bit in <a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a> indicates
that the line should be set low (high), and a 0 (1) for the
corresponding bit in <a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a> indicates that the line
will be set for input (output). Note that from BlueCore2 on if a line
is set for input the level is still useful: it determines whether a
weak pull-up or pull-down will be applied. Therefore for BlueCore 1,
<a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_DIR</a> is not used and any line to be driven is set
for output.
</P>
<P>
Any PIO line configured via <a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_PULLUP</a> is handled
separately; the bit does not need to be set in any of these three
PSKEYs. The keys apply to a bus-powered USB device only; on a
self-powered USB device the PIO lines are not modified in suspend
mode.
</P>
<P>
The names of these keys are misleading as the same
facilities are used to handle BCCMDVARID_WARM_HALT and
BCCMDVARID_COLD_HALT, regardless of the host transport.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_SUSPEND_PIO_DIR"></a>PSKEY_USB_SUSPEND_PIO_DIR</td>
  <td>0x02d6</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See <a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_SUSPEND_PIO_MASK"></a>PSKEY_USB_SUSPEND_PIO_MASK</td>
  <td>0x02d7</td>
  <td>uint16</td>
  <td>0xffff</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See <a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_LEVEL</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE"></a>PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE</td>
  <td>0x02d8</td>
  <td>uint8</td>
  <td>64</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The bMaxPacketSize0 field of the USB Standard Device Descriptor, as
defined in Table 9.7 of version 1.1 of the USB specification.
</P>
<P>
Only values 8, 16, 32 and 64 are valid for this field. 
</P>
<P>
This value is only used if the chip is presenting its USB interface.
See the description of <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_CONFIG"></a>PSKEY_USB_CONFIG</td>
  <td>0x02d9</td>
  <td>uint16</td>
  <td> 0x30 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key modifies the behaviour of the USB interface code.
It should only be configured on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_ATTEN_INIT"></a>PSKEY_RADIOTEST_ATTEN_INIT</td>
  <td>0x0320</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Initial value of the attenuator setting for radio tests.  This is
ignored by the main Bluetooth stack.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_FIRST_TRIM_TIME"></a>PSKEY_RADIOTEST_FIRST_TRIM_TIME</td>
  <td>0x0326</td>
  <td>TIME</td>
  <td>5 * SECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The time from the start of a test till the first IQ trim
auto-calibration is done.  A value of 0 disables the automatic
calibration completely during the test.  A calibration is still done
before the test starts.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME"></a>PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME</td>
  <td>0x0327</td>
  <td>TIME</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
In normal operation, the chip schedules regular trims of the IQ block
to prevent degradation of the radio performance.  These are placed so
as to avoid interfering with normal radio traffic.  This is not
possible in radiotest mode when the transmissions are back to back,
hence this key exists to choose the most suitable behaviour.
</P>
<P>
Once the first IQ trim auto calibration is done in test mode, then
subsequent trims are done at regular intervals with the period being
given by this key, which is a time in microseconds.  If the value is 0
then no subsequent trim is performed.
</P>
<P>
If <a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_FIRST_TRIM_TIME</a> is 0 then no trims are done during
the test regardless of the setting of this key.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE"></a>PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE</td>
  <td>0x0328</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If IQ trim is enabled (PSKEY_IQ_TRIM_ENABLE), enables trimming of the
value for the register ANA_LO_ENABLE; otherwise, has no effect.  This
trimming takes place before the start of each test.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_DISABLE_MODULATION"></a>PSKEY_RADIOTEST_DISABLE_MODULATION</td>
  <td>0x032c</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If enabled, do not use modulation during any of the radiotest_txdata
routines.  Clearly, this is no use for transmitting packets; it is
present to provide a low level way of showing the radio carrier
behaviour.
</P>
<P>
Has no effect on any other function.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RFCOMM_FCON_THRESHOLD"></a>PSKEY_RFCOMM_FCON_THRESHOLD</td>
  <td>0x0352</td>
  <td>uint16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The on-chip RFCOMM stack layer takes blocks of memory from the
chip's pool memory manager.  The layer uses this pskey and
<a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_FCOFF_THRESHOLD</a> as thresholds for toggling its flow
control on and off.  The two pskey values provide hysteresis.
</P>
<P>
The layer ensures that at least this many pool memory blocks of size
suitable for use by a DLC (server channel) are available before it
allows RFCOMM data to flow onto the chip from RFCOMM peers.
</P>
<P>
The layer is a serious memory hog, so the value of this key needs to
be chosen with care.  Setting the value too high causes RFCOMM to
stick in its FCOFF state, in which case no data will flow.
</P>
<P>
This value must ALWAYS be set to a value HIGHER than
<a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_FCOFF_THRESHOLD</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RFCOMM_FCOFF_THRESHOLD"></a>PSKEY_RFCOMM_FCOFF_THRESHOLD</td>
  <td>0x0353</td>
  <td>uint16</td>
  <td>3</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
See the description of <a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_FCON_THRESHOLD</a>.
</P>
<P>
When fewer than this number of pool memory blocks is available the
RFCOMM layer sends FCOFF to peer RFCOMMs, so signalling that the
peers should stop sending data to the local RFCOMM layer.
</P>
<P>
Setting this value too low could cause rfcomm to panic from heap
exhaustion.
</P>
<P>
This must be lower than <a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_FCON_THRESHOLD</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV6_STATIC_ADDR"></a>PSKEY_IPV6_STATIC_ADDR</td>
  <td>0x0354</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv6 address assigned to the local device.
</P>
<P>
The address is stored as eight 16-bit words corresponding directly to
the conventional uncompressed text representation of IPv6 addresses.
For example, the IPv6 address 1234:0:0:0:0:0:0:5678 is stored as
{ 0x1234, 0, 0, 0, 0, 0, 0, 0x5678 }.
</P>
<P>
If this key is not defined then the local device's IPv6 addresses will
only include the link-local address derived from the Bluetooth address
and any autoconfigured address.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV4_STATIC_ADDR"></a>PSKEY_IPV4_STATIC_ADDR</td>
  <td>0x0355</td>
  <td>uint32</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv4 address assigned to the local device.
</P>
<P>
The address is stored as a 32-bit value in standard network form.
For example, the IPv4 address 192.168.1.2 is stored as 0xc0a80102.
</P>
<P>
If this key is not defined then the local device's IPv4 addresses will
only include a randomly-derived link-local address and any
autoconfigured address.
</P>
<P>
If this key is defined, <a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_SUBNET_MASK</a> should also be
defined.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV6_STATIC_PREFIX_LEN"></a>PSKEY_IPV6_STATIC_PREFIX_LEN</td>
  <td>0x0356</td>
  <td>uint8</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv6 prefix length (applied w.r.t. <a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_STATIC_ADDR</a>)
assigned to the local device.
</P>
<P>
The prefix length is measured in bits.
</P>
<P>
This key should be defined if <a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_STATIC_ADDR</a> is.
</P>
<P>
If this key is defined, <a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_STATIC_ROUTER_ADDR</a> should also be
defined.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV6_STATIC_ROUTER_ADDR"></a>PSKEY_IPV6_STATIC_ROUTER_ADDR</td>
  <td>0x0357</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv6 address assigned to the subnet router (gateway).
</P>
<P>
The address is stored as eight 16-bit words corresponding directly to
the conventional uncompressed text representation of IPv6 addresses.
For example, the IPv6 address 1234:0:0:0:0:0:0:cafe is stored as
{ 0x1234, 0, 0, 0, 0, 0, 0, 0xcafe }.
</P>
<P>
This key should be defined if <a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_STATIC_PREFIX_LEN</a> is.
The subnet router and the local device should share the same prefix.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV4_STATIC_SUBNET_MASK"></a>PSKEY_IPV4_STATIC_SUBNET_MASK</td>
  <td>0x0358</td>
  <td>uint32</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv4 subnet mask (applied w.r.t. <a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_STATIC_ADDR</a>)
assigned to the local device.
</P>
<P>
The mask is stored as a 32-bit value in standard network form.
For example, the subnet mask 255.255.248.0 is stored as 0xfffff800.
</P>
<P>
This key should be defined if <a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_STATIC_ADDR</a> is.
</P>
<P>
If this key is defined, <a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_STATIC_ROUTER_ADDR</a> should also be
defined.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_IPV4_STATIC_ROUTER_ADDR"></a>PSKEY_IPV4_STATIC_ROUTER_ADDR</td>
  <td>0x0359</td>
  <td>uint32</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The static IPv4 address assigned to the subnet router (gateway).
</P>
<P>
The address is stored as a 32-bit value in standard network form.
For example, the IPv4 address 192.168.1.254 is stored as 0xc0a801fe.
</P>
<P>
This key should be defined if <a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_SUBNET_MASK</a> is.
The subnet router and the local device should be on the same subnet.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MDNS_NAME"></a>PSKEY_MDNS_NAME</td>
  <td>0x035a</td>
  <td>char[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The name assigned to the local device for the purposes of multicast
DNS.
</P>
<P>
The name must not include a trailing NUL, and must not be more than
16 characters long.  It must be a label, not be a FQDN (i.e. must not
contain dots).  All letters must be in lowercase.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_FIXED_PIN"></a>PSKEY_FIXED_PIN</td>
  <td>0x035b</td>
  <td>uint8[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The fixed PIN assigned to the local device.  This must have a length
greater than zero (and less than 17).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MDNS_PORT"></a>PSKEY_MDNS_PORT</td>
  <td>0x035c</td>
  <td>uint16</td>
  <td>5353</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The port number to be used by the local device for multicast DNS.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MDNS_TTL"></a>PSKEY_MDNS_TTL</td>
  <td>0x035d</td>
  <td>uint8</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The TTL (Hop Limit for IPv6) to be used by the local device for
multicast DNS.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MDNS_IPV4_ADDR"></a>PSKEY_MDNS_IPV4_ADDR</td>
  <td>0x035e</td>
  <td>uint32</td>
  <td>0xe00000fb</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The IPv4 address to be used by the local device for multicast DNS.
</P>
<P>
The address is stored as a 32-bit value in standard network form.
For example, the IPv4 address 224.0.0.251 is stored as 0xe00000fb.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ARP_CACHE_TIMEOUT"></a>PSKEY_ARP_CACHE_TIMEOUT</td>
  <td>0x035f</td>
  <td>uint16</td>
  <td>120</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The time in seconds before an ARP cache entry is considered stale and
hence is rechecked (via an ARP request) when it is next used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HFP_POWER_TABLE"></a>PSKEY_HFP_POWER_TABLE</td>
  <td>0x0360</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS key configures the HFP library power table.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SLOW_CLOCK_FILTER_DIVIDER"></a>PSKEY_SLOW_CLOCK_FILTER_DIVIDER</td>
  <td>0x0390</td>
  <td>uint16</td>
  <td>3333</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The reciprocal of the fraction of the currently calibrated slow clock
period by which the filtered value must differ from the calibrated
period in order to cause a recalibration. The value default value
corresponds to 300 ppm.
</P>
<P>
See also the description of <a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_FILTER_SHIFT</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SLOW_CLOCK_FILTER_SHIFT"></a>PSKEY_SLOW_CLOCK_FILTER_SHIFT</td>
  <td>0x0391</td>
  <td>uint16</td>
  <td>5</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The filter constant applied to instantaneous values of the slow clock
period sampled in sniff is 1/2^<a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_FILTER_SHIFT</a>. When
the difference between the last period from the slow clock
calibration and the filtered value exceeds the calibrated value
divided by <a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_CLOCK_FILTER_DIVIDER</a>, a recalibration of the
slow clock is performed.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LO_VCO_STANDBY"></a>PSKEY_LO_VCO_STANDBY</td>
  <td>0x0392</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is for CSR's internal use for diagnosing radio issues. This
key has no effect on some versions of firmware.
</P>
<P>
DO NOT CHANGE THE VALUE OF THIS KEY UNLESS INSTRUCTED TO DO SO BY CSR.
</P>
<P>
This key controls whether critical radio components are kept in
standby mode between packets or allowed to turn off. Keeping the
components in standby is the safer option. The difference in power
consumption between the two modes is less than 1% when the radio is
active and makes no difference when there is no radio activity. All
testing and qualification will be run at the default setting.
</P>
<P>
Changing the value of this key will invalidate qualification and all
testing results. A thorough series of tests will need to be run to
ensure the new value is correct. A normal test suite is unlikely to
pick up problems. Qualification tests are unlikely to pick up
problems. Tests will need to be run on a variety of modules, with
chips from a variety of batches, at a range of environmental
conditions (including a range of temperatures and temperature
gradients).
</P>
<P>
This key has no effect on the operation of the radio in radiotest test
modes. It only affects operation during real links. This makes testing
tricky.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LO_DIV_LATCH_BYPASS"></a>PSKEY_LO_DIV_LATCH_BYPASS</td>
  <td>0x0393</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is for CSR's internal use for diagnosing radio issues. This
key has no effect on some versions of firmware.
</P>
<P>
DO NOT CHANGE THE VALUE OF THIS KEY UNLESS INSTRUCTED TO DO SO BY CSR.
</P>
<P>
This key selects between two ways of controlling a critical radio
component. CSR will make a determination as to the best setting and
make this the default. All testing and qualification will be run at
this default setting.
</P>
<P>
Changing the value of this key will invalidate qualification and all
testing results. A thorough series of tests will need to be run to
ensure the new value is correct. A normal test suite is unlikely to
pick up problems. Qualification tests are unlikely to pick up
problems. Tests will need to be run on a variety of modules, with
chips from a variety of batches, at a range of environmental
conditions (including a range of temperatures and temperature
gradients).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_TX_IF_ATTEN_OFF_TEMP"></a>PSKEY_MR_TX_IF_ATTEN_OFF_TEMP</td>
  <td>0x0394</td>
  <td>int16</td>
  <td>55</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PSKEY controls the temperature above which the TX IF attentuator
is turned off when using EDR. The units of this key are degrees
Celsius. The value should correspond to the discontinuity in the
temperature values in <a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD</a>
and <a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER</a>.
</P>
<P>
The basic rate setting is controlled by <a href="#PSKEY_ANALOGUE_ATTENUATOR">PSKEY_ANALOGUE_ATTENUATOR</a>. 
</P>
<P>
(The abbreviation MR for Medium Rate is used consistently in place of
EDR for Enhanced Data Rate throughout the PS keys as many were
introduced before the abbreviation EDR came into use.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_PIO_WAKEUP_STATE"></a>PSKEY_PIO_WAKEUP_STATE</td>
  <td>0x039f</td>
  <td>uint16</td>
  <td>0xFFFF</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Controls the state for each PIO line (0 to 15) that will wake 
the chip from deep sleep. Each bit corresponds to a PIO line.
Setting a bit high will result in the chip waking when that 
line goes high, setting the bit low will cause the chip to 
wake when the line goes low. The PIO lines must already have 
been configured to wake the chip using either 
<a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_SLEEP_PIO_WAKE</a> or the VM. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ANALOGUE_ATTENUATOR"></a>PSKEY_ANALOGUE_ATTENUATOR</td>
  <td>0x03a7</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Controls the use of an analogue attenuator after the transmit
DAC.  Only to be set on advice from CSR.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_PRE_LVL_CLASS1"></a>PSKEY_TX_PRE_LVL_CLASS1</td>
  <td>0x03a8</td>
  <td>uint8</td>
  <td>8</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the level of the transmitter pre-amplifier when used with
class 1 operation.  Otherwise the same as <a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_MR_EQ_TAPS"></a>PSKEY_RX_MR_EQ_TAPS</td>
  <td>0x03a9</td>
  <td>uint16[]</td>
  <td> 0x0EF3, 0x0F19, 0x1D13, 0x4BB4 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Set the default value for the four RX_MR_EQ_TAPS configuration
registers used for Enhanced Data Rate reception.  Change only on
advice from CSR.
</P>
<P>
(The abbreviation MR for Medium Rate is used consistently in place of
EDR for Enhanced Data Rate throughout the PS keys as many were
introduced before the abbreviation EDR came into use.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD"></a>PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD</td>
  <td>0x03aa</td>
  <td>temperature_calibration[]</td>
  <td> { -30,  8 }, 
                          {   0,  4 }, 
                          {  25,  0 }, 
                          {  54,  0 }, 
                          {  55, 10 }, 
                          {  85,  4 }, 
                          { 105,  4 }</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied
separately to both the top nybbles of <a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_CONFIG</a> when
transmitting the payload of a packet at Enhanced Data Rate; hence they
must lie in the range -15 to 15.  The adjusted nybbles will be limited
to the range 0 to 15.
</P>
<P>
Note that, using the default values, there is a discontinuity in the
values in this key at 55 deg C, which corresponds to switching off
the TX IF attenuator (see <a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_OFF_TEMP</a>). Since
BlueCore can only measure temperatures at a resolution of 1 deg C,
this is represented by two consecutive values at 54 and 55 deg C.
</P>
<P>
(The abbreviation MR for Medium Rate is used consistently in place of
EDR for Enhanced Data Rate throughout the PS keys as many were
introduced before the abbreviation EDR came into use.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER"></a>PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER</td>
  <td>0x03ab</td>
  <td>temperature_calibration[]</td>
  <td> { -30,  5 }, 
                          {   0,  4 }, 
                          {  25,  0 }, 
                          {  54, -4 }, 
                          {  55,  5 }, 
                          {  85,  4 }, 
                          { 105,  4 }</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied
separately to both the top nybbles of <a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_CONFIG</a> when
transmitting the header of a packet at Enhanced Data Rate; hence they
must lie in the range -15 to 15.  The adjusted nybbles will be limited
to the range 0 to 15.
</P>
<P>
Note that, using the default values, there is a discontinuity in the
values in this key at 55 deg C, which corresponds to switching off
the TX IF attenuator (see <a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_OFF_TEMP</a>). Since
BlueCore can only measure temperatures at a resolution of 1 deg C,
this is represented by two consecutive values at 54 and 55 deg C.
</P>
<P>
(The abbreviation MR for Medium Rate is used consistently in place of
EDR for Enhanced Data Rate throughout the PS keys as many were
introduced before the abbreviation EDR came into use.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR"></a>PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR</td>
  <td>0x03ac</td>
  <td>temperature_calibration[]</td>
  <td> { 0, 0 } </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied to
<a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a> during Enhanced Data Rate transmissions.
</P>
<P>
(The abbreviation MR for Medium Rate is used consistently in place of
EDR for Enhanced Data Rate throughout the PS keys as many were
introduced before the abbreviation EDR came into use.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1"></a>PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1</td>
  <td>0x03ad</td>
  <td>temperature_calibration[]</td>
  <td> { 0, 0 } </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Table in the same form as <a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a> used
for the EXTERNAL power amplifier when transmitting at class 1 powers.
(The external PA is not used for lower power transmissions.)  The
value of this key is only used when the class 1 bit is set in
<a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1"></a>PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1</td>
  <td>0x03ae</td>
  <td>temperature_calibration[]</td>
  <td> { -40, -3 }, { -20, -1 }, {  10, -1 }, 
                          {  20,  0 }, {  30,  0 }, {  50, 2 }, 
                          {  60,  4 }, {  70,  7 },  { 80, 9 } </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Table in the same form as <a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a> used
when transmitting at class 1 powers.  The value of this key is only
used when the class 1 bit is set in <a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLASS1_TX_CONFIG2"></a>PSKEY_CLASS1_TX_CONFIG2</td>
  <td>0x03af</td>
  <td>uint16</td>
  <td>0x8807</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value of the transmit configuration in packets sent at class 1
powers.  For CSR use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLASS1_IQ_LVL"></a>PSKEY_CLASS1_IQ_LVL</td>
  <td>0x03b0</td>
  <td>uint16</td>
  <td>0x1818</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value of the IQ demand level to be used when transmitting packets
(both header and payload) at Enhanced Data Rate.  Both bytes should be
set.  For CSR use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG2"></a>PSKEY_UART_CONFIG2</td>
  <td>0x03b1</td>
  <td>uint8</td>
  <td>2</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configuration for UART rx sampling point in case there are any
problems with fast (just below 4Mbps) UARTs.
</P>
<P>
Currently 2 bits are defined.  Bit 0 is prefetch, bit 1 is RX offset.
The default value is 2, ie RX offset enabled, prefetch disabled.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_PIO_CONFIG"></a>PSKEY_MR_PIO_CONFIG</td>
  <td>0x03b2</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Additional configuration for PIO lines used for hardware from
BlueCore4 which supports Enhanced Data Rate (EDR).  Each bit
specifies a different feature.
</P>
<P>
Currently only bit 0 is defined.  If it is set, any use of PIO 1 for
activating an external power amplifier (as configured by
<a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a>) is tied to the enhanced data rate packet
transmission: the PIO line goes high when the modulation scheme
switches to EDR's Phase Shift Keying (PSK).  If it is clear, the
default behaviour obtains: the PIO goes high when the packet header
starts.  This bit is mostly useful for test purposes.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TX_AVOID_PA_CLASS1_PIO"></a>PSKEY_TX_AVOID_PA_CLASS1_PIO</td>
  <td>0x03b3</td>
  <td>uint16</td>
  <td>0xFFFF</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS key is only used for class 1 operation, i.e. when
<a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a> has entries with the class 1 bit set.
If no entry in the table is set for class 1 operation, the value of
this PS key is ignored.
</P>
<P>
The value gives a PIO line which will be asserted during a
transmission when the external power amplifier is not in use.  The
value 1 is not allowed, as it is always used to activate the external
PA.  Any other PIO line may be used.  If the value is 0, it indicates
that PIO 0 will be used for this purpose, in addition to any use
specified by <a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_CONTROL</a> during receive operations.
</P>
<P>
A value greater than 15 indicates that no PIO will be asserted when
the external PA is not in use.
</P>
<P>
Note that the PIO line is asserted by software, so does not have the
accuracy of the hardware used for the external PA.  However, the
PIO is guaranteed to be asserted at least while the radio is in use
for transmission.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TRANSMIT_OFFSET_CLASS1"></a>PSKEY_TRANSMIT_OFFSET_CLASS1</td>
  <td>0x03b4</td>
  <td>int16</td>
  <td>-16</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Offset used for transmit, in units of 62.5 kHz, used when the radio
is transmitting at a class 1 power with an external amplifier.
This is required for entries in <a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_TABLE</a> where
the class 1 bit is set.
</P>
<P>
Otherwise, the behaviour of this PS key is similiar to
<a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_OFFSET</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_INITIAL_PIO_STATE"></a>PSKEY_INITIAL_PIO_STATE</td>
  <td>0x03b5</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

This key may be used to set the initial state of the PIO pins prior to
the VM application running.  The key is an array of uint16s which can
be considered to have the following structure:-
</P>
<P>
struct {
<BR>
&nbsp;&nbsp;&nbsp;uint16 mask;
<BR>
&nbsp;&nbsp;&nbsp;uint16 direction;
<BR>
&nbsp;&nbsp;&nbsp;uint16 level;
<BR>
&nbsp;&nbsp;&nbsp;uint16 bias;
<BR>
&nbsp;&nbsp;&nbsp;uint16 buskeep_en;
<BR>
&nbsp;&nbsp;&nbsp;uint16 disable_pull;
}
</P>
<P>
Each word within the structure can be considered to be an array of
bits corresponding to individual PIO pins.
</P>
<P>
The mask word is used to control which PIO pins are controlled by this
key.  Note that PIOs which are assigned to firmware functions
(including those masked by <a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_PIO_PROTECT_MASK</a>) are also masked
out.
</P>
<P>
The direction word is used to control pin direction:-
0 = input
1 = output 
</P>
<P>
The level word is optional and controls pin output levels:-
0 = low 
1 = high
From BlueCore2-External on, for pins set as inputs by the direction
word, the corresponding bits in this word determine the direction of
a weak pull device (0=pull-down, 1=pull-up).
If the word is not present, pins will be set to their default power-on
levels.
</P>
<P>
The bias word is optional and controls the strength of the bias
applied to pins configured as input:-
0 = weak bias
1 = strong bias
If the word is not present, pins will be set to their default power-on
bias strength. 
</P>
<P>
The buskeep_en word is optional and controls whether &quot;bus-keeper&quot;
functionality (see PSKEY_BCSP_PULL_CONTROL) is enabled for pins
configured as inputs, on chips which support this:-
0 = bus-keeper disabled
1 = bus-keeper enabled
If the word is not present, no bus-keepers will be enabled.
</P>
<P>
The disable_pull word is optional and controls whether the internal
pull device is disabled (see PSKEY_BCSP_PULL_CONTROL) for pins
configured as inputs, on chips which support this. (These bits have
no effect on pins configured as outputs.)
0 = pull device enabled
1 = pull device disabled
If the word is not present, pull devices will be enabled.
NOTE: disabling pull devices when pins are not driven externally can
lead to excessive current consumption and potentially damage the
chip.
</P>
<P>
Example
-------
</P>
<P>
To set PIO 3 as an output driving a high signal and PIO 5 as an input
with strong-bias set the key to (0x0028,0x0008,0x0008,0x0020). 
</P>
<P>
mask      = 0x0028    # (1&lt;&lt;5 | 1&lt;&lt;3) 
direction = 0x0008    # (1&lt;&lt;3) 
level     = 0x0008    # (1&lt;&lt;3)
bias      = 0x0020    # (1&lt;&lt;5) 
</P>
<P>


</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLOCK_REQUEST_FEATURES"></a>PSKEY_CLOCK_REQUEST_FEATURES</td>
  <td>0x03b6</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key is only applicable if the value of <a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_CLOCK_REQUEST_ENABLE</a>
is non-zero.
</P>
<P>
The clock request PIO can be configured to be active-high or -low. In
an inactive state, it can be be tristated or driven as an output by
BlueCore.
</P>
<P>
Bit 0 of this PSKEY inverts the polarity of the PIO when not
tristated.
When it is set, the PIO is active low.
When it is clear, the PIO is active high.
</P>
<P>
When bit 1 is set, PIO is tristated when the clock request is
inactive.  When bit 1 is clear, PIO is a driven output when the clock
request is inactive.
</P>
<P>
The default behaviour is that the PIO is active high and always
driven.
</P>
<P>
The key is available from BlueCore3-ROM, but has no effect on 
BlueCore3-Multimedia. BlueCore3-Multimedia has the clock request 
line but this cannot be configured to either be inverted or tristated.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CHARGER_TRIM"></a>PSKEY_CHARGER_TRIM</td>
  <td>0x03b7</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some chip variants from BlueCore3-Flash onwards have battery 
charger circuitry. This key supplies a value for the charger 
trim which must be in the range 0..0xf. 
</P>
<P>
Taking BC4-audio as an example the trim value alters:
</P>
<P>
The voltage at which the charger will move from &quot;trickle charge&quot; 
to &quot;fast charge&quot; modes, ranging from approximately 2.7 to 3.075V 
in 25mV steps.
</P>
<P>
The voltage at which the charger will move from &quot;fast charge&quot; to 
&quot;standby&quot; modes, ranging from approximately 3.8 to 4.55V in 50mV
steps.
</P>
<P>
The voltage at which the charger will move from &quot;standby&quot; to 
&quot;fast charge&quot; modes, ranging from approximately 3.75 to 4.35V in 40mV
steps.
</P>
<P>
So with a trim value of 0x4, the charger will move from &quot;trickle&quot; to
&quot;fast&quot; charge at ~2.8V, move from &quot;fast charge&quot; to &quot;standby&quot; at ~4.0V,
and move from &quot;standby&quot; to &quot;fast charge&quot; at ~3.9v.
</P>
<P>
These values are only to be taken as rough approximations for
BC4-audio and may also alter for other BlueCore variants.
</P>
<P>
This key should only be set on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LC_USE_THROTTLING"></a>PSKEY_LC_USE_THROTTLING</td>
  <td>0x03b8</td>
  <td>bool</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Allow the LC to select the packet type it chooses depending on the
packet error rate. Setting this to FALSE makes the LC select packet
size on data size only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET"></a>PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET</td>
  <td>0x03b9</td>
  <td>bool</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If a USB reset is received after a device has been enumerated and the
Bluecore is in a bootmode other than the default, the USB subsystem
will force a reset into the default bootmode unless this key is set to
TRUE.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_TX_CONFIG2"></a>PSKEY_MR_TX_CONFIG2</td>
  <td>0x03ba</td>
  <td>uint16</td>
  <td>0xaa07</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Value used to override the transmit configuration on headers of
Enhanced Data Rate packets.  For CSR use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_TX_FILTER_CONFIG"></a>PSKEY_MR_TX_FILTER_CONFIG</td>
  <td>0x03bb</td>
  <td>uint32</td>
  <td>0x22000001UL</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the transmit filter used in Enhanced Data Rate packets for
optimum modulation.  For CSR use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_I2C_CONFIG"></a>PSKEY_I2C_CONFIG</td>
  <td>0x03be</td>
  <td>uint16</td>
  <td>0x0000</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the I2C bus.  The default value of this pskey configures
the I2C bus for maximally-portable use, i.e. standard mode with long
timeouts, suitable for slow I2C EEPROMs.
</P>
<P>
If bit 0 is set, the I2C bus is configured for fast mode.  All other
devices on the bus (i.e. all slave devices) must obey the fast mode
I2C specification.  Note that in this mode the firmware does not have
timeouts for SCL stretching -- the firmware will block while SCL is
held low by the slave.
</P>
<P>
Also note that fast mode is currently not implemented for signalling
I2C operations such as (re)starts, stops and read acknowledgements;
these will be performed as if in standard mode.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_ANA_RX_FTRIM"></a>PSKEY_MR_ANA_RX_FTRIM</td>
  <td>0x03bf</td>
  <td>uint16</td>
  <td>0x844</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets the initial value of the chip's $ANA_RX_FTRIM register when in
enhanced data rate (formerly known as medium rate).
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_VM_CONTROL"></a>PSKEY_USB_VM_CONTROL</td>
  <td>0x03c0</td>
  <td>bool</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some VM applications such as the HID-proxy or USB cable-replacement
dongle can supply their own USB descriptors. When using such an 
application, this key must be set to TRUE to ensure that the 
firmware does not attempt to register the default HCI descriptors.   

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TRANSMIT_OFFSET"></a>PSKEY_TRANSMIT_OFFSET</td>
  <td>0x03c1</td>
  <td>int16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Offset used for transmit, in units of 62.5 kHz.
</P>
<P>
This value takes precedence over <a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_HALF_MHZ</a> if both
are set.  It provides the same parameter but with greater resolution.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TRIM_RADIO_FILTERS"></a>PSKEY_TRIM_RADIO_FILTERS</td>
  <td>0x03c2</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key should only be altered on advice from CSR.
</P>
<P>
If bit 0 is set, the chip will perform a long (approximately 80 ms)
trim of the radio's transmit and receive filters at boot, and
periodically a short update.  This is not supported in firmware
which supports enhanced data rate.
</P>
<P>
If bit 1 is set, the chip will automatically determine a suitable
value for the RSSI range on receive to prevent the receiver from
saturating.  (This affects the value originally set by
<a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a> or by <a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_RANGE</a> on builds
without <a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_TARGET</a>).
</P>
<P>
If bit 2 is set, the chip will dynamically configure the DC offset in
the transmit baseband at startup.  This only applies to BlueCore2:
this feature is always enabled on BlueCore3.
</P>
<P>
In builds with PSKEY_MR_RX_FILTER_RESPONSE key present, bit 3 is used
to enable a receive filters trim for use with Enhanced Data Rate
(EDR).  An initialisation value given by PSKEY_MR_RX_FILTER_TRIM
which must also be present.
</P>
<P>
If the PSKEY_MR_RX_FILTER_RESPONSE key is not present, bit 3 has no
function. The newer the golden curve trim can be enabled when present
by setting the MR_ENABLE_RX_GOLDEN_CURVE_TRIM pskey to true.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK"></a>PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</td>
  <td>0x03c3</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Versions of BlueCore from BlueCore3 can take a 32 kHz clock input to
AIO0 to act as a timing source when the chip is in deep sleep.
(This is referred to as the slow clock.)  Its frequency must be stable
to at least 250 parts per million.  Its use is enabled by setting this
key to TRUE.
</P>
<P>
The clock does not have to be exactly 32 kHz; anything within a few
percent (including 30 kHz) is useful.  The firmware will calibrate
this external slow clock against the standard 20 ppm clock (as supplied
by crystal or TCXO) at startup.  If <a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_STATE</a> is set to
DEEP_SLEEP_ALWAYS_ACCURATE, the firmware will assume the external
slow clock does not need subsequent calibration, saving extra power.
</P>
<P>
If the worst-case accuracy of the supplied clock is significantly
better than 250 parts per million, <a href="#PSKEY_DEVICE_DRIFT">PSKEY_DEVICE_DRIFT</a> can usefully be
set to that accuracy.  This allows a slave in low power mode to turn
on its radio for less time when attempting to resynchronise with its
master.
</P>
<P>
(Type bool is fundamentally a uint16 with values 0 and 1 mapping to
FALSE and TRUE.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SCHED_THROTTLE_TIMEOUT"></a>PSKEY_SCHED_THROTTLE_TIMEOUT</td>
  <td>0x03c4</td>
  <td>TIME</td>
  <td>500 * MILLISECOND</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key modifies the behaviour of the Bluecore's scheduler.  It 
should only be configured on advice from CSR.
PSKEY_NOTE_START
The maximum time, in microseconds, for which the scheduler can be
blocked by interrupts. If this time is exceeded, execution of the
hostio interrupt handlers is delayed (for a maximum time specified
by <a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_HOSTIO_THROTTLE_TIMEOUT</a>) to allow the scheduler to run.
PSKEY_NOTE_END

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RSSI_CORRECTION"></a>PSKEY_RSSI_CORRECTION</td>
  <td>0x03c5</td>
  <td>int8</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BlueCore (from BlueCore2-Ext chip version onwards) is able to
measure the signal strength of packets received from air. This
measurement is of the signal strength at the input to the chip rather
than at the input to the module i.e. it does account for any
attenuation or gain provided by external components such as the
antenna or a LNA.
</P>
<P>
This pskey specifies a value in dB that will be added to the
BlueCore's RSSI reading to correct for external components.
</P>
<P>
In builds prior to 19, this pskey only affects the RSSI values
reported in 'inquiry response with RSSI' HCI events; it does not
affect the RSSI value reported via the HCI_Read_RSSI command. In
19 builds and upwards, this key affects all RSSI values reported
by the chip.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MIN_WAIT_STATES"></a>PSKEY_MIN_WAIT_STATES</td>
  <td>0x03c6</td>
  <td>uint16</td>
  <td>1</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Some firmware requires flash devices that can be accessed without
wait states.
If the flash device requires wait states then it this key should
be set to 1, otherwise it should be set to 0.
</P>
<P>
The key is checked by DFU for upgrades.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SYNTH_TXRX_THRESHOLDS"></a>PSKEY_SYNTH_TXRX_THRESHOLDS</td>
  <td>0x03c7</td>
  <td>uint16</td>
  <td>0x1e6a</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The minimum and maximum tuning voltage in internal units used by the
local oscillator for transmit and receive.
</P>
<P>
This key is for CSR use only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_ATTEN_UPDATE_RATE"></a>PSKEY_RX_ATTEN_UPDATE_RATE</td>
  <td>0x03c9</td>
  <td>uint16</td>
  <td>2</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This sets the rate at which the automatic gain control updates the
receiver's attenuation.
</P>
<P>
Only useful from BlueCore3.
</P>
<P>
A value of 4 in <a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_RX_ATTEN_BACKOFF</a> implies
<a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_RATE</a> must be at least 2: if one key is changed,
the other should be changed in direct proportion.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_ATTEN_BACKOFF"></a>PSKEY_RX_ATTEN_BACKOFF</td>
  <td>0x03ca</td>
  <td>uint16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The back-off value of the attenuation used by the receiver as a
difference between the final attenuation selected by AGC for one
packet and the initial attenuation selected for the following packet
from the same remote transmitter.
</P>
<P>
Only useful from BlueCore3.
</P>
<P>
There is a dependency betwen this key and <a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_RATE</a>
which must be maintained for correct operation of the AGC: see the
description of <a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_RATE</a> for details.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_ONCHIP_HCI_CLIENT"></a>PSKEY_ONCHIP_HCI_CLIENT</td>
  <td>0x03cc</td>
  <td>bool</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls the routing of HCI traffic.  For a vanilla 'HCI'
firmware build this key should be set to FALSE (0).  For a firmware
build that incorporates upper stack layers, this key should be set to
TRUE (1).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_INITIAL_BOOTMODE"></a>PSKEY_INITIAL_BOOTMODE</td>
  <td>0x03cd</td>
  <td>int16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The firmware is capable of switching between a number of different
'bootmodes'.  Each bootmode presents a different view of the
persistent store, with some keys being overridden by bootmode-specific
values.  A device can support a maximum of 8 bootmodes.  If this key
is present the device will enter the specified bootmode after a cold
reset.  If the key is not present, bootmode 0 will be used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS"></a>PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS</td>
  <td>0x03ce</td>
  <td>uint16</td>
  <td>0x2314</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Used in an identical way to <a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_LO_REF_LIMITS</a>, except in
radiotest mode.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RF_TRAP_BAD_DIVISION_RATIOS"></a>PSKEY_RF_TRAP_BAD_DIVISION_RATIOS</td>
  <td>0x03cf</td>
  <td>uint16</td>
  <td>0x4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PSKEY enables code to trap the frequency division ratios that
cause unwanted effects.
</P>
<P>
When creating the lookup table for RF oscillations, certain entries
can create spurs at 1.8 GHz.  Bits 0 and 1 control this.
</P>
<P>
Bit 0 should be turned on or off to enable or disable trapping of such
ratios on transmission.
</P>
<P>
Bit 1 should be turned on or off to enable or disable trapping of such
ratios on reception.
</P>
<P>
Bit 2 should be turned on or off to enable or disable trapping of
division ratios that clash with the 48 MHz USB clock.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEST_FORCE_OFFSET"></a>PSKEY_TEST_FORCE_OFFSET</td>
  <td>0x03d3</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key modifies the behaviour of <a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_TEST_DELTA_OFFSET</a>.  It should
only be configured on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_RX_DYNAMIC_LVL_OFFSET"></a>PSKEY_RX_DYNAMIC_LVL_OFFSET</td>
  <td>0x03d4</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value of this key is added to the receiver level to optimise certain
channels during reception.
</P>
<P>
It consists of four four-bit fields.  Bits 0 to 3 control the
behaviour at resonance, bits 4 to 7 one channel away, bits 8 to 11 two
channels away, and bits 12 to 15 three channels away.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEST_DELTA_OFFSET"></a>PSKEY_TEST_DELTA_OFFSET</td>
  <td>0x03d6</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This offset is applied to the frequency trim in certain test modes.
The value zero is equivalent to normal operation.  It should only be
configured on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM"></a>PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM</td>
  <td>0x03d7</td>
  <td>temperature_calibration[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied
separately to <a href="#PSKEY_ANA_FTRIM">PSKEY_ANA_FTRIM</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_TX_BB"></a>PSKEY_TEMPERATURE_VS_DELTA_TX_BB</td>
  <td>0x03d8</td>
  <td>temperature_calibration[]</td>
  <td> { -20, 7 }, { -10, 4 }, {  0, 3 }, 
                          {  10, 0 }, { 100, 0 }, { 110, 2 }, { 120, 5 }  </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied
separately to both the top nybbles of <a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_CONFIG</a>; hence
they must lie in the range -15 to 15.  The adjusted nybbles will be
limited to the range 0 to 15.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL"></a>PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL</td>
  <td>0x03d9</td>
  <td>temperature_calibration[]</td>
  <td> { -10, 0 }, { 10, 2 }, { 20, 2 }, { 30, 4 }, 
                          {  50, 4 }, { 60, 6 } </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The value is a table in the same format as
<a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</a>.  The values of the table
(even-numbered 16-bit words) in this case are an adjustment applied to
<a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_LVL</a> which should be in the range -15 to 15.  The
adjusted value will be limited to the range 0 to 15.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA"></a>PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA</td>
  <td>0x03da</td>
  <td>temperature_calibration[]</td>
  <td> { -40, -3 }, { -20, -1 }, {  10, -1 }, 
                          {  20,  0 }, {  30,  0 }, {  50, 2 }, 
                          {  60,  4 }, {  70,  7 },  { 80, 9 } </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>

The value consists of a table of pairs of 16-bit signed values, as
many pairs as necessary.  Each pair is in a similar format to
<a href="#PSKEY_TEMPERATURE_CALIBRATION">PSKEY_TEMPERATURE_CALIBRATION</a>: the first value is a temperature in
degrees Celsius, while in this case the second is a signed correction
to be made to the internal PA setting at that temperature.  The value
will be interpolated linearly between those settings, but will not be
extrapolated beyond the end of the temperature range.  The
temperatures should increase monotonically, but the corrections at
each temperature need not.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_TEMPERATURE_CALIBRATION"></a>PSKEY_TEMPERATURE_CALIBRATION</td>
  <td>0x03db</td>
  <td>temperature_calibration</td>
  <td> 0x0017, 0x59b3 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value must be set to enable temperature compensation which is
available from some BC2-ROM versions and all later parts. It is used
to calibrate the internal thermometer and can be set separately for
each individual chip.  It consists of two words.
</P>
<P>
The first word is the calibration temperature in degrees Celsius
stored as an int16.  The second word is a uint16 comprising of 
two 8 bit fields.  
</P>
<P>
Pre BC5 they are coded as:
<BR>
&nbsp;&nbsp;- Lower 8 bits: the value read from ADC channel 1  (at cal temp)
<BR>
&nbsp;&nbsp;- Upper 8 bits: the value read from ADC channel 36 (at cal temp)
</P>
<P>
Post BC5 they are coded as:
<BR>
&nbsp;&nbsp;- Lower 8 bits: ADC channel 1  coded as 10 bits - 700 (at cal temp)
<BR>
&nbsp;&nbsp;- Upper 8 bits: ADC channel 36 coded as 10 bits - 300 (at cal temp)
</P>
<P>
All three readings must be made together. Pre BC5 ADC values are
simply the values returned from the standard BCCMD ADC interface.
</P>
<P>
Post BC5 the (8 bit) BCCMD ADC readings need to be multiplied by 4
and then 700 or 300 subtracted from the result to obtain the 8 bit
values for the pskeys (as shown above).
</P>
<P>
To turn temperature compensation off, both words should be set to
zero.  (Note that this must be *two* zero 16-bit words, as zero
is an acceptable value for the temperature in degrees Celsius.)
</P>
<P>
Note that in version 17 of the firmware and before the second reading
was made from channel 10.  This will not work for chips starting
with BlueCore3.  However, from version 18 onwards channel 36 maps to
the correct channel for the temperature reading regardless of the
underlying hardware.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DEEP_SLEEP_CORRECTION_FACTOR"></a>PSKEY_DEEP_SLEEP_CORRECTION_FACTOR</td>
  <td>0x03dc</td>
  <td>int16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
In deep sleep, BlueCore has a low power oscillator circuit which is used to
keep time.  Different variants of the chip have slightly different
behaviour.  This key allows the correction for the chip to be tweaked:
lower (signed) values make the clock run slower, and higher values make it
run faster.  This should only need to be changed for different hardware;
therefore, the value should only be altered on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CLOCK_STARTUP_DELAY"></a>PSKEY_CLOCK_STARTUP_DELAY</td>
  <td>0x03dd</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
On waking from deep sleep, BlueCore usually expects an external clock
supplied to the chip to be stable within 5 milliseconds of the clock
request line being asserted.  If this is not the case, special action
must be taken to avoid loss of clock accuracy.  In particular, the
clock accuracy must not fall below 250 parts per million while there
are Bluetooth connections to the device.
</P>
<P>
On BlueCore2-ROM, this key should be set to the maximum time in
milliseconds which it will take an external clock to stabilise.  This
results in slightly less efficient power consumption on entry to and
exit from deep sleep.  It has no effect if the value is less than 6
milliseconds, or if no clock request line is in use.
</P>
<P>
On BlueCore3 and later, a value from 1 to 31 inclusive is used
directly as count of cycles of the low power oscillator (LPO).
Setting a value of zero (the default) causes a delay of 5 cycles to be
used.  The frequency of the internal LPO is nominally 1 kHz but varies
somewhat between individual chips, so care should be taken when
picking a suitable value. When supplying an external slow clock (see
<a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK</a>), the nominal 32 kHz clock is
divided by 32 before use.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CDMA_LO_ERROR_LIMITS"></a>PSKEY_CDMA_LO_ERROR_LIMITS</td>
  <td>0x03de</td>
  <td>uint16</td>
  <td>0x140F</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value is used in the run-time generation of the local oscillator
configuration table when using a CDMA (non n*250 kHz) reference clock.
</P>
<P>
Bits [7:0]  define the maximum acceptable local oscillator frequency
error on transmit in uints of 1 kHz when using the preferred frequency
offset.
</P>
<P>
Bits [15:8] define the maximum allowed local oscillator frequency
error in units of 1 kHz to terminate the search.
</P>
<P>
Available from BlueCore2-ROM only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CDMA_LO_REF_LIMITS"></a>PSKEY_CDMA_LO_REF_LIMITS</td>
  <td>0x03df</td>
  <td>uint16</td>
  <td>0x2314</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This value is used in the run-time generation of the local oscillator
configuration table when using a CDMA (non n*250 kHz) reference clock.
</P>
<P>
Bits [7:0]  define the minimum allowed local oscillator frequency
reference in units of 10 kHz.
</P>
<P>
Bits [15:8] define the maximum allowed local oscillator frequency
reference in units of 10 kHz.
</P>
<P>
Available from BlueCore2-ROM only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_FORCE_16MHZ_REF_PIO"></a>PSKEY_FORCE_16MHZ_REF_PIO</td>
  <td>0x03e1</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The number of a PIO line, 0 to 15, which will cause the value of
<a href="#PSKEY_ANA_FREQ">PSKEY_ANA_FREQ</a> to be ignored and a 16 MHz reference to be assumed
instead.  A value of 0xFFFF, or absence of a value, indicates the feature is
not to be used.
</P>
<P>
This is useful in ROM builds which may set the <a href="#PSKEY_ANA_FREQ">PSKEY_ANA_FREQ</a> default for
a non-16 MHz reference (eg. 13 or 26 MHz, as commonly used in GSM phones).
It allows correct operation with modules that use a 16 MHz crystal instead.
Without this facility it would not be possible to make a host connection at a
standard UART baud rate or with USB for modules that use a 16 MHz crystal.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DRAIN_BORE_CURRENT_PEAK"></a>PSKEY_DRAIN_BORE_CURRENT_PEAK</td>
  <td>0x03e3</td>
  <td>uint32[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS-Key Configures the Drain subsystem (only in special builds).
This key lists the current consumption in different modes.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LOOP_FILTER_TRIM"></a>PSKEY_LOOP_FILTER_TRIM</td>
  <td>0x03e4</td>
  <td>uint16</td>
  <td>0x0a85</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Sets a trim for optimising the loop filter to give the best trade-off between
phase noise and the time taken for the the synthesiser to settle at the start
of each radio packet.
</P>
<P>
Bits  [3:0] define the resistor trim for the internal loop filter
Bits  [7:4] define the capacitor trim for the internal loop filter
Bits [11:8] define the phase comparator level; this can be used to optimise
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;both the internal and external loop filters
</P>
<P>
Versions of BlueCore from BlueCore2-ROM only.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DRAIN_BORE_COUNTERS"></a>PSKEY_DRAIN_BORE_COUNTERS</td>
  <td>0x03e6</td>
  <td>uint32[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS-Key Configures the Drain subsystem (only in special builds).
This is the amount we scale each individual counter by.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DRAIN_BORE_TIMER_COUNTERS"></a>PSKEY_DRAIN_BORE_TIMER_COUNTERS</td>
  <td>0x03e7</td>
  <td>uint32[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This PS-Key Configures the Drain subsystem (only in special builds).
This is the amount we scale the counters associated with the timers by.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_ATTRIBUTES_POWER"></a>PSKEY_USB_ATTRIBUTES_POWER</td>
  <td>0x03f2</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This bit is set if the device is self-powered. This bit is described
in table 9-8 in USB spec v1.1 - it corresponds to D6 in Offset 7. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_USB_ATTRIBUTES_WAKEUP"></a>PSKEY_USB_ATTRIBUTES_WAKEUP</td>
  <td>0x03f3</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This bit is set if the device can respond to a remote wake-up command.
This bit is described in table 9-8 in USB spec v1.1 - it corresponds
to D5 in Offset 7.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT"></a>PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT</td>
  <td>0x03f4</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this bit is set the device can talk via USB after a firmware
upgrade, or it can deal with a second firmware download.
</P>
<P>
If this bit is clear the device can only be reset after a firmware
upgrade.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD"></a>PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD</td>
  <td>0x03f5</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this bit is set, then the device supports firmware upload to
host.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD"></a>PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD</td>
  <td>0x03f6</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
If this bit is set, then the device supports firmware download from
host.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_STOP_BITS"></a>PSKEY_UART_CONFIG_STOP_BITS</td>
  <td>0x03fc</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configures the number of UART stop bits.
</P>
<P>
This field should be set to 0 (1 stop bit) for both BCSP and H4. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_PARITY_BIT"></a>PSKEY_UART_CONFIG_PARITY_BIT</td>
  <td>0x03fd</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the UART parity.
</P>
<P>
This field should be set to 3 (even parity) for BCSP and 0 (no parity)
for H4.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_FLOW_CTRL_EN"></a>PSKEY_UART_CONFIG_FLOW_CTRL_EN</td>
  <td>0x03fe</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure UART hardware flow control.
</P>
<P>
This field should be set to 0 (no hardware flow control) for BCSP and
1 (hardware flow control) for H4. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_RTS_AUTO_EN"></a>PSKEY_UART_CONFIG_RTS_AUTO_EN</td>
  <td>0x03ff</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When UART data flows into the chip it passes from the wire, through a
very small fixed buffer, then into one of the chip's large (virtual
memory/MMU) buffers. If this PS key is enabled then the chip deasserts
RTS to the host if the small fixed buffer fills. This gives time for
the MMU write logic to organise itself when setting up to write to an
MMU buffer.
</P>
<P>
In practice this field should be set to 0 because the small fixed
buffer should never overflow.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_RTS"></a>PSKEY_UART_CONFIG_RTS</td>
  <td>0x0400</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the UART RTS output.
</P>
<P>
This field should be set to 0 for BCSP and 1 (RTS asserted) for H4.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_TX_ZERO_EN"></a>PSKEY_UART_CONFIG_TX_ZERO_EN</td>
  <td>0x0401</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The hardware bit this corresponds to is toggled by software to
generate a serial break condition.
</P>
<P>
This field should be set to 0 because the device should not generate
a serial break condition while booting. 

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_NON_BCSP_EN"></a>PSKEY_UART_CONFIG_NON_BCSP_EN</td>
  <td>0x0402</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BlueCore contains hardware that performs much of the grunt work
of coding/decoding BCSP packets.  By default this is enabled as the
BlueCore firmware uses BCSP by default.  However, where the UART has
to be used as a plain UART, e.g. for H4, then the BCSP hardware must
be disabled.  This is the role of this bit.
</P>
<P>
This PS key should be set to 0 (Enable) for BCSP and 1 (Disable) for
H4.
</P>
<P>
Switching between BCSP and H4 requires more than just setting this
bit; see <a href="#PSKEY_UART_CONFIG">PSKEY_UART_CONFIG</a> and <a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_INTERFACE</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_CONFIG_RX_RATE_DELAY"></a>PSKEY_UART_CONFIG_RX_RATE_DELAY</td>
  <td>0x0403</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The hardware bits this corresponds to are toggled by software to
pacify the UART when the clock rate is changed.
</P>
<P>
This field should be set to 0.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_SEQ_TIMEOUT"></a>PSKEY_UART_SEQ_TIMEOUT</td>
  <td>0x0405</td>
  <td>uint16</td>
  <td>250</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Ack message timeout in the BCSP sequencing layer.
</P>
<P>
See <a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_TIMEOUT</a>.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_SEQ_RETRIES"></a>PSKEY_UART_SEQ_RETRIES</td>
  <td>0x0406</td>
  <td>uint16</td>
  <td>20</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The maximum number of times the chip's BCSP engine attempts to send a
packet to the host before it marks the link as dead.
</P>
<P>
In 12.X and later builds the firmware is panic()ed on detecting link
failure; this will normally provoke a reboot.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_SEQ_WINSIZE"></a>PSKEY_UART_SEQ_WINSIZE</td>
  <td>0x0407</td>
  <td>uint16</td>
  <td>4</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Size of the sliding window used by BCSP.
</P>
<P>
A small value needs less ram, but will induce more ACK's.
</P>
<P>
A large value will allow messages to be queued, and reduce the
frequency of ACK's, but will take up more RAM.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_USE_CRC_ON_TX"></a>PSKEY_UART_USE_CRC_ON_TX</td>
  <td>0x0408</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
UART: Are CRCs used on BCSP tx?

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_INITIAL_STATE"></a>PSKEY_UART_HOST_INITIAL_STATE</td>
  <td>0x0409</td>
  <td>hwakeup_state</td>
  <td>HOST_NEVER_SLEEPS</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Selects the initial wake and sleep settings and state for the host.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_ATTENTION_SPAN"></a>PSKEY_UART_HOST_ATTENTION_SPAN</td>
  <td>0x040a</td>
  <td>uint16</td>
  <td>30</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Seconds before host falls asleep.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_WAKEUP_TIME"></a>PSKEY_UART_HOST_WAKEUP_TIME</td>
  <td>0x040b</td>
  <td>uint16</td>
  <td>100</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Milliseconds wakeup pulse needed.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_HOST_WAKEUP_WAIT"></a>PSKEY_UART_HOST_WAKEUP_WAIT</td>
  <td>0x040c</td>
  <td>uint16</td>
  <td>10</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Millisecond pause before comms.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCSP_LM_MODE"></a>PSKEY_BCSP_LM_MODE</td>
  <td>0x0410</td>
  <td>uint16</td>
  <td>1 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the BCSP link establishment protocol (BCSP-LE).  This is
only used if BCSP is used over the chip's UART.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 - disable link establishment.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 - enable link establishment.
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 - enable passive-start link
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;establishment.
</P>
<P>
The &quot;mode&quot; field used to be a bool.  One particular manufacturer's
laptop crashed if it received UART traffic while the machine was
booting, so the &quot;passive-start&quot; option has been added.  This causes
the chip's link establishment engine to emit no messages until it's
received traffic from the host.  If the host pulls the same trick
neither will talk to the other, so the link will never be used.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCSP_LM_SYNC_RETRIES"></a>PSKEY_BCSP_LM_SYNC_RETRIES</td>
  <td>0x0411</td>
  <td>uint16</td>
  <td>0 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the BCSP link establishment protocol.  This is only used
if BCSP is used over the chip's UART.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16  sync_retries   Support for this argument has been
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;removed.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;This used to set the number of sync
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;packets emitted before the BCSP
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;link establishment engine gave up
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;and marked the link as dead.  A
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;value of zero meant &quot;don't stop.&quot;
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;The BCSP link establishment engine
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;now always behaves as if the value
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;is zero.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_BCSP_LM_TSHY"></a>PSKEY_BCSP_LM_TSHY</td>
  <td>0x0412</td>
  <td>uint16</td>
  <td>250 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the BCSP link establishment protocol.  This is only used
if BCSP is used over the chip's UART.
</P>
<P>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16  tshy           The Tshy value in milliseconds.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_STOP_BITS"></a>PSKEY_UART_DFU_CONFIG_STOP_BITS</td>
  <td>0x0417</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the number of UART stop bits to use within the boot loader
(DFU mode).
</P>
<P>
This field should be set to 0 (1 stop bit).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_PARITY_BIT"></a>PSKEY_UART_DFU_CONFIG_PARITY_BIT</td>
  <td>0x0418</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the UART parity to use within the boot loader (DFU mode).
</P>
<P>
This field should be set to 3 (even parity).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN"></a>PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN</td>
  <td>0x0419</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure UART hardware flow control to use within the boot loader
(DFU mode).
</P>
<P>
This field should be set to 0 (no hardware flow control).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN"></a>PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN</td>
  <td>0x041a</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
When UART data flows into the chip it passes from the wire, through a
very small fixed buffer, then into one of the chip's large (virtual
memory/mmu) buffers.  If this pskey is enabled then the chip
deasserts RTS to the host if the small fixed buffer (almost?) fills.
This gives time for the mmu write logic to organise itself when
setting up to write to an mmu buffer.
</P>
<P>
In practice this field should be set to 0, since the small fixed
buffer should never overflow.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_RTS"></a>PSKEY_UART_DFU_CONFIG_RTS</td>
  <td>0x041b</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Configure the UART RTS output within the boot loader (DFU mode).
</P>
<P>
This field should be set to 0.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_TX_ZERO_EN"></a>PSKEY_UART_DFU_CONFIG_TX_ZERO_EN</td>
  <td>0x041c</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The hardware bit this corresponds to is toggled by software
to generate a serial break condition.
</P>
<P>
This field should be set to 0.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_NON_BCSP_EN"></a>PSKEY_UART_DFU_CONFIG_NON_BCSP_EN</td>
  <td>0x041d</td>
  <td>bool</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The BlueCore contains hardware that performs much of the grunt work of
coding/decoding BCSP packets.  This should always be enabled because
the boot loader (DFU mode) always uses BCSP for UART transports.
</P>
<P>
This pskey should be set to 0 (disable).

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY"></a>PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY</td>
  <td>0x041e</td>
  <td>uint16</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The hardware bits this corresponds to are toggled by software
to pacify the UART when the clock rate is changed.
</P>
<P>
This field should be set to 0.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AMUX_AIO0"></a>PSKEY_AMUX_AIO0</td>
  <td>0x041f</td>
  <td>ana_amux_sel</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Analogue multiplexer setting for the AIO 0 line on BlueCore.
</P>
<P>
Multiplexed with PIO 12 on all pre BC5 chips. On some later
chips it may be multiplexed with PIO 20 instead. Consult 
your data sheet for exact details. To use as a PIO line, 
the AMUX must be set to `Select AIO0 as a PIO'.
</P>
<P>
Not all settings are available on all chips.  
</P>
<P>
Additionally on BC02-Ext, the crystal clock/2 may be routed
by editing the PSkey with the value 007e 
(using Entry -&gt; Edit raw).
</P>
<P>
On BC4-Headset and BC4-Audio Flash, set this PSkey
to 'AMUX' and use PSKEY_AMUX_CLOCK to produce the desired clock.
On BC5MM edit, this entry with the value 00be, then use
PSKEY_AMUX_CLOCK to produce certain clocks.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AMUX_AIO1"></a>PSKEY_AMUX_AIO1</td>
  <td>0x0420</td>
  <td>ana_amux_sel</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Analogue muliplexer setting for the AIO 1 line on BlueCore.
</P>
<P>
Multiplexed with PIO 13 on all pre BC5 chips. On some later 
chips it may be multiplexed with PIO 21 instead. Consult 
your data sheet for exact details. To use as a PIO line, 
the AMUX must be set to `Select AIO1 as a PIO'.
</P>
<P>
The clock routing options are not available on BC3-MM.  On BC5 chips
write the values 0xbe or 0xfe (using Entry -&gt; Edit Raw) to route
the crystal or crystal/2 clock on AIO1 respectively.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AMUX_AIO2"></a>PSKEY_AMUX_AIO2</td>
  <td>0x0421</td>
  <td>ana_amux_sel</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Analogue muliplexer setting for the AIO 2 line on BlueCore.
</P>
<P>
Multiplexed with PIO 14 where present. 
To use as a PIO line, the AMUX must be set to `Select AIO2 as a PIO'.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_AMUX_AIO3"></a>PSKEY_AMUX_AIO3</td>
  <td>0x0422</td>
  <td>ana_amux_sel</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Analogue muliplexer setting for the AIO 3 line on BlueCore.
</P>
<P>
Multiplexed with PIO 15 where present.
To use as a PIO line, the AMUX must be set to `Select AIO3 as a PIO'.
</P>
<P>

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_LOCAL_NAME_SIMPLIFIED"></a>PSKEY_LOCAL_NAME_SIMPLIFIED</td>
  <td>0x0423</td>
  <td>local_name_complete</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
On firmware builds prior to 18, the local name is represented 
in the Persistent Store by a collection of keys.  This key
provides an easy way to manipulate those keys.
</P>
<P>
See the description at key PSKEY_LOCAL_NAME0 for more
information.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_AGILENT"></a>PSKEY_HIDIO_AGILENT</td>
  <td>0x044d</td>
  <td>uint8[]</td>
  <td> 0x09, 0x0A, 0x0B </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Assignment of PIO lines to access an Agilent 2030 sensor.
</P>
<P>
Byte 1 : SDIO line
Byte 2 : SCLK line
Byte 3 : PD line
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_BUTTON"></a>PSKEY_HIDIO_BUTTON</td>
  <td>0x044e</td>
  <td>uint8[]</td>
  <td> 0x00, 0x01, 0x02, 0x07, 0x08 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Assignment of PIO lines for mouse buttons. A button can be made
active low by zeroing the bit that corresponds to the button's PIO
in <a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_WAKEUP_STATE</a>.
</P>
<P>
Byte 1 : Button 1
Byte 2 : Button 2
Byte 3 : Button 3
Byte 4 : Button 4
Byte 5 : Button 5
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_WHEEL"></a>PSKEY_HIDIO_WHEEL</td>
  <td>0x044f</td>
  <td>uint8[]</td>
  <td> 0x03, 0x04, 0x05 </td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Assignment of PIO lines for mouse wheel control. A 'Quad' input can
be made active low by zeroing the bit that corresponds to the input's
PIO in <a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_WAKEUP_STATE</a>.
</P>
<P>
Byte 1 : Wheel Quad A
Byte 2 : Wheel Quad B
Byte 3 : Wheel Enable
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_BUFFER_SIZE"></a>PSKEY_HIDIO_BUFFER_SIZE</td>
  <td>0x0450</td>
  <td>uint16</td>
  <td>800</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Size of the HIDIO report buffer in bytes.
</P>
<P>
This is the buffer used to hold reports generated when the HID device
is not connected to the Host i.e. during reconnection.
</P>
<P>
The actual buffer allocated may be larger than that requested due to
the power of 2 granularity of the buffer sub-system.  Minimum size is
127.
</P>
<P>
A keyboard will typically want to remember every key press, so a
buffer size of around 800 bytes is recommended for this purpose.
</P>
<P>
When a mouse reconnects, you may not want to see a large amount of
delayed pointer movement, so a buffer size in the order of 127 seems
reasonable.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_UART"></a>PSKEY_HIDIO_UART</td>
  <td>0x0451</td>
  <td>uint16</td>
  <td>0x0006</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
For the HIDIO module to use the UART 'sensor' to communicate with an
external MCU, it uses a Synchronisation PIO.  This key defines that PIO.
</P>
<P>
See 'hidstream.html' in Bluelab for more information.
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_AGILENT_SP2"></a>PSKEY_HIDIO_AGILENT_SP2</td>
  <td>0x0452</td>
  <td>uint8[]</td>
  <td>0x00, 0x01, 0x02, 0x03, 0x06, 0x07, 0xFF</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Assignment of PIO lines to access a second generation Avago (was
Agilent) sensor (30x0/50x0/60x0/70x0).
</P>
<P>
Note that not all pins are present on all sensors. Please see the
relevant Avago datasheet for more information.
</P>
<P>
Byte 1 : SCLK line
Byte 2 : MOSI line
Byte 3 : MISO line
Byte 4 : NCS line
Byte 5 : MOT line   (Set to 16 if MOT not connected)
Byte 6 : STDWN line (Set to 16 if STDWN not connected)
Byte 7 : NRST line  (Set to 16 if NRST not connected) 
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_HIDIO_AVAGO_LASER_CONFIG"></a>PSKEY_HIDIO_AVAGO_LASER_CONFIG</td>
  <td>0x0453</td>
  <td>uint8[]</td>
  <td>0x00, 0x00</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Two words should be specified that get written to the LASER_CTRL0
and LSRPWR_CFG0 registers respectively. Only valid when Bluecore is
interfaced directly to an Avago (was Agilent) laser sensor (currently
60x0 and 70x0 series) using the AGILENT_SP2 serial interface.
</P>
<P>
The firmware takes care of writing the complementary values to the
LASER_CTRL1 and LSRPWR_CFG1 registers, respectively.
</P>
<P>
Defaults to a laser power of 0 to safely set the laser to its lowest
power.
</P>
<P>
Laser sensors must be calibrated to ensure they are within class 1
laser power requirements. See the relevant Avago datasheet for more
information about the laser sensor registers and calibration of the
laser.
</P>
<P>
Protected from DFU.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_EXTENDED_STUB"></a>PSKEY_EXTENDED_STUB</td>
  <td>0x2001</td>
  <td>uint16</td>
  <td>0</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
A key that can be harmlessly read or written.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SLOW_CLOCK_SNIFF_SAMPLING"></a>PSKEY_SLOW_CLOCK_SNIFF_SAMPLING</td>
  <td>0x21d3</td>
  <td>bool</td>
  <td>TRUE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
This key controls whether extra calibration of the internal low power
oscillator is to be performed. This mechanism can potentially improve
timing accuracy in low power modes.
</P>
<P>
This key should only be changed on advice from CSR.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MIN_CPU_CLOCK"></a>PSKEY_MIN_CPU_CLOCK</td>
  <td>0x21d5</td>
  <td>uint16</td>
  <td>CPU_SLOW_ANY</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The firmware tries to save power by reducing the clock rate when the
processor is idle (&quot;shallow sleep&quot;). This key controls the minimum
clock rate that is permitted during shallow sleep.
</P>
<P>
This key should only be changed on advice from CSR. Incorrect
settings can lead to unnecessarily increased power consumption.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS"></a>PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS</td>
  <td>0x21d8</td>
  <td>uint16</td>
  <td>7</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The internal low power oscillator (known as the &quot;slow clock&quot;) is
recalibrated against the accurate clock when the temperature changes.
If the temperature change since the last calibration exceeds the value
of this key, another calibration is performed.
</P>
<P>
The units of this key are degrees Celsius.

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM"></a>PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM</td>
  <td>0x21da</td>
  <td>bool</td>
  <td>FALSE</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Enables the golden curve RX filter trim code used to optimise
the EDR receive performance.
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_RX_GOLDEN_CURVE_SHAPE"></a>PSKEY_MR_RX_GOLDEN_CURVE_SHAPE</td>
  <td>0x21db</td>
  <td>int16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Array of filter response points.
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_MR_RX_FILTER_TRIM_POINTS"></a>PSKEY_MR_RX_FILTER_TRIM_POINTS</td>
  <td>0x21dc</td>
  <td>uint16[]</td>
  <td>none</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
Array of filter trim points
</P>
<P>
(This is for CSR internal use only.  If you don't know what it's for,
don't play with it.)

</p>
  </td>
 </tr>
</table>
<p>

<table width=100% border=1 cellspacing=0 cellpadding=5>
 <tr align=center valign=top>
  <th width=40% align=left>Key Name</th>
  <th width=15%>Key Number</th>
  <th width=15%>Type</th>
  <th width=30%>Default Setting</th>
 </tr>
 <tr align=center valign=top>
  <th align=left><a name="PSKEY_CODEC_MIN_CPU_CLOCK"></a>PSKEY_CODEC_MIN_CPU_CLOCK</td>
  <td>0x21df</td>
  <td>uint16</td>
  <td>CPU_SLOW_4M</td>
 </tr>
 <tr>
  <td colspan=4 align=left valign=top>
  <p>
The firmware tries to save power by reducing the clock rate when
the processor is idle.  The clock drives the CPU, PCM, UART, USB,
baseband hardware, etc.  This is normally called &quot;shallow sleep.&quot;
</P>
<P>
Some of the chip's hardware sets a lower limit on how slowly the
clock can be run. On chips with an internal audio codec, this key
controls what limit codec activity places on the clock speed.
</P>
<P>
The default value should always be safe. It may be possible to
reduce this value for reduced power consumption, but the codec
function may not operate correctly if run too slow. For more
advice, contact CSR.
</P>
<P>
The pskey's acceptable values are:
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0       CPU_FAST          (full rate)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1       CPU_SLOW_4M       (4 MHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2       CPU_SLOW_2M       (2 MHz)
<BR>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3       CPU_SLOW_1p024M   (1.024 MHz)
</P>
<P>
See also <a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_MIN_CPU_CLOCK</a>.

</p>
  </td>
 </tr>
</table>
<p>
<h2><a name="permuted_index">Permuted Index</a></h2>
<a href="#permuted_index_digits">digits</a>
<a href="#permuted_index_A">A</a>
<a href="#permuted_index_B">B</a>
<a href="#permuted_index_C">C</a>
<a href="#permuted_index_D">D</a>
<a href="#permuted_index_E">E</a>
<a href="#permuted_index_F">F</a>
<a href="#permuted_index_G">G</a>
<a href="#permuted_index_H">H</a>
<a href="#permuted_index_I">I</a>
<a href="#permuted_index_J">J</a>
<a href="#permuted_index_K">K</a>
<a href="#permuted_index_L">L</a>
<a href="#permuted_index_M">M</a>
<a href="#permuted_index_N">N</a>
<a href="#permuted_index_O">O</a>
<a href="#permuted_index_P">P</a>
Q
<a href="#permuted_index_R">R</a>
<a href="#permuted_index_S">S</a>
<a href="#permuted_index_T">T</a>
<a href="#permuted_index_U">U</a>
<a href="#permuted_index_V">V</a>
<a href="#permuted_index_W">W</a>
<a href="#permuted_index_X">X</a>
Y
<a href="#permuted_index_Z">Z</a>
<table class=unboxed border=0>
<tr><th colspan=3><a name="permuted_index_digits">digits</a>
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">0_MAX_PACKET_SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_MR_FTRIM_OFFSET_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">6DB</a><td>0x0041
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_MR_FTRIM_OFFSET_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">12DB</a><td>0x0040
<tr><td align=right><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_FORCE_</a><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">16MHZ_REF_PIO</a><td>0x03e1
<tr><th colspan=3><a name="permuted_index_A">A</a>
<tr><td align=right><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_LM_MAX_</a><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">ABSENCE_INDEX</a><td>0x0107
<tr><td align=right><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_TEST_SEND_</a><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">ACCEPTED_TWICE</a><td>0x00f6
<tr><td align=right><a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_</a><td><a href="#PSKEY_UART_ACK_TIMEOUT">ACK_TIMEOUT</a><td>0x01c4
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">ACL_PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_MAX_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">ACL_PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_MAX_ACLS">PSKEY_MAX_</a><td><a href="#PSKEY_MAX_ACLS">ACLS</a><td>0x000d
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_ON_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">ACR_MS_FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">PSKEY_BCCMD_SECURITY_</a><td><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">ACTIVE</a><td>0x01fd
<tr><td align=right><a href="#PSKEY_HQ_ACTIVE">PSKEY_HQ_</a><td><a href="#PSKEY_HQ_ACTIVE">ACTIVE</a><td>0x01fc
<tr><td align=right><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">ADAPTATION_RESPONSE_TIME</a><td>0x00f8
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_</a><td><a href="#PSKEY_LO_ADC_AMPL_MAX">ADC_AMPL_MAX</a><td>0x0213
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_</a><td><a href="#PSKEY_LO_ADC_AMPL_MIN">ADC_AMPL_MIN</a><td>0x0212
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_STATIC_</a><td><a href="#PSKEY_IPV4_STATIC_ADDR">ADDR</a><td>0x0355
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_STATIC_ROUTER_</a><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">ADDR</a><td>0x0359
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_STATIC_</a><td><a href="#PSKEY_IPV6_STATIC_ADDR">ADDR</a><td>0x0354
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_STATIC_ROUTER_</a><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">ADDR</a><td>0x0357
<tr><td align=right><a href="#PSKEY_MDNS_IPV4_ADDR">PSKEY_MDNS_IPV4_</a><td><a href="#PSKEY_MDNS_IPV4_ADDR">ADDR</a><td>0x035e
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">ADDR0</a><td>0x00ca
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">ADDR0</a><td>0x00fe
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">ADDR1</a><td>0x00cb
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">ADDR1</a><td>0x00ff
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">ADDR2</a><td>0x00cc
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">ADDR2</a><td>0x0100
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">ADDR3</a><td>0x00cd
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">ADDR3</a><td>0x0101
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">ADDR4</a><td>0x00ce
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">ADDR4</a><td>0x0102
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">ADDR5</a><td>0x00cf
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">ADDR5</a><td>0x0103
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">ADDR6</a><td>0x00d0
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">ADDR6</a><td>0x0104
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">ADDR7</a><td>0x00d1
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_LINK_KEY_BD_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">ADDR7</a><td>0x0105
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">ADDR8</a><td>0x00d2
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">ADDR9</a><td>0x00d3
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">ADDR10</a><td>0x00d4
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">ADDR11</a><td>0x00d5
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">ADDR12</a><td>0x00d6
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">ADDR13</a><td>0x00d7
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">ADDR14</a><td>0x00d8
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_LINK_KEY_BD_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">ADDR15</a><td>0x00d9
<tr><td align=right><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_</a><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">AFH_ADAPTATION_RESPONSE_TIME</a><td>0x00f8
<tr><td align=right><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_</a><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">AFH_MIN_MAP_CHANGE</a><td>0x010b
<tr><td align=right><a href="#PSKEY_AFH_OPTIONS">PSKEY_</a><td><a href="#PSKEY_AFH_OPTIONS">AFH_OPTIONS</a><td>0x00f9
<tr><td align=right><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_</a><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">AFH_REENABLE_CHANNEL_TIME</a><td>0x00fb
<tr><td align=right><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_</a><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">AFH_RSSI_LP_RUN_PERIOD</a><td>0x010c
<tr><td align=right><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_</a><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">AFH_RSSI_RUN_PERIOD</a><td>0x00fa
<tr><td align=right><a href="#PSKEY_AFH_RSSI_THRESHOLD">PSKEY_</a><td><a href="#PSKEY_AFH_RSSI_THRESHOLD">AFH_RSSI_THRESHOLD</a><td>0x0109
<tr><td align=right><a href="#PSKEY_AGC_HYST_LEVELS">PSKEY_</a><td><a href="#PSKEY_AGC_HYST_LEVELS">AGC_HYST_LEVELS</a><td>0x003d
<tr><td align=right><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_</a><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">AGC_IQ_LVL_VALUES</a><td>0x003f
<tr><td align=right><a href="#PSKEY_HIDIO_AGILENT">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_AGILENT">AGILENT</a><td>0x044d
<tr><td align=right><a href="#PSKEY_HIDIO_AGILENT_SP2">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_AGILENT_SP2">AGILENT_SP2</a><td>0x0452
<tr><td align=right><a href="#PSKEY_AMUX_AIO0">PSKEY_AMUX_</a><td><a href="#PSKEY_AMUX_AIO0">AIO0</a><td>0x041f
<tr><td align=right><a href="#PSKEY_AMUX_AIO1">PSKEY_AMUX_</a><td><a href="#PSKEY_AMUX_AIO1">AIO1</a><td>0x0420
<tr><td align=right><a href="#PSKEY_AMUX_AIO2">PSKEY_AMUX_</a><td><a href="#PSKEY_AMUX_AIO2">AIO2</a><td>0x0421
<tr><td align=right><a href="#PSKEY_AMUX_AIO3">PSKEY_AMUX_</a><td><a href="#PSKEY_AMUX_AIO3">AIO3</a><td>0x0422
<tr><td align=right><a href="#PSKEY_PCM_ALWAYS_ENABLE">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_ALWAYS_ENABLE">ALWAYS_ENABLE</a><td>0x01c9
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_ADC_</a><td><a href="#PSKEY_LO_ADC_AMPL_MAX">AMPL_MAX</a><td>0x0213
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_</a><td><a href="#PSKEY_LO_ADC_AMPL_MIN">AMPL_MIN</a><td>0x0212
<tr><td align=right><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">PSKEY_XTAL_TARGET_</a><td><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">AMPLITUDE</a><td>0x024b
<tr><td align=right><a href="#PSKEY_AMUX_AIO0">PSKEY_</a><td><a href="#PSKEY_AMUX_AIO0">AMUX_AIO0</a><td>0x041f
<tr><td align=right><a href="#PSKEY_AMUX_AIO1">PSKEY_</a><td><a href="#PSKEY_AMUX_AIO1">AMUX_AIO1</a><td>0x0420
<tr><td align=right><a href="#PSKEY_AMUX_AIO2">PSKEY_</a><td><a href="#PSKEY_AMUX_AIO2">AMUX_AIO2</a><td>0x0421
<tr><td align=right><a href="#PSKEY_AMUX_AIO3">PSKEY_</a><td><a href="#PSKEY_AMUX_AIO3">AMUX_AIO3</a><td>0x0422
<tr><td align=right><a href="#PSKEY_ANA_FREQ">PSKEY_</a><td><a href="#PSKEY_ANA_FREQ">ANA_FREQ</a><td>0x01fe
<tr><td align=right><a href="#PSKEY_ANA_FTRIM">PSKEY_</a><td><a href="#PSKEY_ANA_FTRIM">ANA_FTRIM</a><td>0x01f6
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">ANA_FTRIM</a><td>0x03d7
<tr><td align=right><a href="#PSKEY_ANA_RX_FTRIM">PSKEY_</a><td><a href="#PSKEY_ANA_RX_FTRIM">ANA_RX_FTRIM</a><td>0x020c
<tr><td align=right><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_MR_</a><td><a href="#PSKEY_MR_ANA_RX_FTRIM">ANA_RX_FTRIM</a><td>0x03bf
<tr><td align=right><a href="#PSKEY_ANA_RX_LEVEL">PSKEY_</a><td><a href="#PSKEY_ANA_RX_LEVEL">ANA_RX_LEVEL</a><td>0x020b
<tr><td align=right><a href="#PSKEY_ANALOGUE_ATTENUATOR">PSKEY_</a><td><a href="#PSKEY_ANALOGUE_ATTENUATOR">ANALOGUE_ATTENUATOR</a><td>0x03a7
<tr><td align=right><a href="#PSKEY_ARP_CACHE_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_ARP_CACHE_TIMEOUT">ARP_CACHE_TIMEOUT</a><td>0x035f
<tr><td align=right><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_MAX_</a><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">ATTEMPTS</a><td>0x01c5
<tr><td align=right><a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_RX_</a><td><a href="#PSKEY_RX_ATTEN_BACKOFF">ATTEN_BACKOFF</a><td>0x03ca
<tr><td align=right><a href="#PSKEY_RADIOTEST_ATTEN_INIT">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_ATTEN_INIT">ATTEN_INIT</a><td>0x0320
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">ATTEN_OFF_TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_RX_MIN_ATTEN">PSKEY_RX_MIN_</a><td><a href="#PSKEY_RX_MIN_ATTEN">ATTEN</a><td>0x0249
<tr><td align=right><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_</a><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">ATTEN_UPDATE_RATE</a><td>0x03c9
<tr><td align=right><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">ATTENTION_SPAN</a><td>0x040a
<tr><td align=right><a href="#PSKEY_PCM0_ATTENUATION">PSKEY_PCM0_</a><td><a href="#PSKEY_PCM0_ATTENUATION">ATTENUATION</a><td>0x020f
<tr><td align=right><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_MIN_</a><td><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">ATTENUATION</a><td>0x0044
<tr><td align=right><a href="#PSKEY_ANALOGUE_ATTENUATOR">PSKEY_ANALOGUE_</a><td><a href="#PSKEY_ANALOGUE_ATTENUATOR">ATTENUATOR</a><td>0x03a7
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">ATTRIBUTES_CAN_DOWNLOAD</a><td>0x03f6
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">ATTRIBUTES_CAN_UPLOAD</a><td>0x03f5
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_ATTRIBUTES">ATTRIBUTES</a><td>0x0136
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">ATTRIBUTES_MANIFESTATION_TOLERANT</a><td>0x03f4
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_POWER">PSKEY_USB_</a><td><a href="#PSKEY_USB_ATTRIBUTES_POWER">ATTRIBUTES_POWER</a><td>0x03f2
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES">PSKEY_USB_</a><td><a href="#PSKEY_USB_ATTRIBUTES">ATTRIBUTES</a><td>0x02c5
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">PSKEY_USB_</a><td><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">ATTRIBUTES_WAKEUP</a><td>0x03f3
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_CONFIG_RTS_</a><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">AUTO_EN</a><td>0x03ff
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_CONFIG_RTS_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">AUTO_EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">AVAGO_LASER_CONFIG</a><td>0x0453
<tr><td align=right><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_</a><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">AVOID_PA_CLASS1_PIO</a><td>0x03b3
<tr><th colspan=3><a name="permuted_index_B">B</a>
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_BACK_TO_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">BACK_OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">BACK_TO_BACK_OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_SCAN_BUCKET_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">BACKOFF_LEVEL</a><td>0x0111
<tr><td align=right><a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_RX_ATTEN_</a><td><a href="#PSKEY_RX_ATTEN_BACKOFF">BACKOFF</a><td>0x03ca
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">BACKOFF_TIME</a><td>0x010f
<tr><td align=right><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_TRAP_</a><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">BAD_DIVISION_RATIOS</a><td>0x03cf
<tr><td align=right><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_DRAIN_TX_POWER_</a><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">BASE</a><td>0x0257
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_UART_BAUD_RATE">PSKEY_UART_</a><td><a href="#PSKEY_UART_BAUD_RATE">BAUD_RATE</a><td>0x0204
<tr><td align=right><a href="#PSKEY_UART_BAUDRATE">PSKEY_UART_</a><td><a href="#PSKEY_UART_BAUDRATE">BAUDRATE</a><td>0x01be
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">BB_MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">BB_MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_VS_DELTA_TX_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">BB</a><td>0x03d8
<tr><td align=right><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">PSKEY_</a><td><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">BCCMD_SECURITY_ACTIVE</a><td>0x01fd
<tr><td align=right><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_CONFIG_NON_</a><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">BCSP_EN</a><td>0x0402
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_CONFIG_NON_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">BCSP_EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_OLD_</a><td><a href="#PSKEY_USE_OLD_BCSP_LE">BCSP_LE</a><td>0x01b4
<tr><td align=right><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_</a><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">BCSP_LM_CNF_CNT_LIMIT</a><td>0x01aa
<tr><td align=right><a href="#PSKEY_BCSP_LM_MODE">PSKEY_</a><td><a href="#PSKEY_BCSP_LM_MODE">BCSP_LM_MODE</a><td>0x0410
<tr><td align=right><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_</a><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">BCSP_LM_PS_BLOCK</a><td>0x0192
<tr><td align=right><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_</a><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">BCSP_LM_SYNC_RETRIES</a><td>0x0411
<tr><td align=right><a href="#PSKEY_BCSP_LM_TSHY">PSKEY_</a><td><a href="#PSKEY_BCSP_LM_TSHY">BCSP_LM_TSHY</a><td>0x0412
<tr><td align=right><a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_BCSP">BCSP</a><td>0x01bf
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">BD_ADDR0</a><td>0x00ca
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">BD_ADDR0</a><td>0x00fe
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">BD_ADDR1</a><td>0x00cb
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">BD_ADDR1</a><td>0x00ff
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">BD_ADDR2</a><td>0x00cc
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">BD_ADDR2</a><td>0x0100
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">BD_ADDR3</a><td>0x00cd
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">BD_ADDR3</a><td>0x0101
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">BD_ADDR4</a><td>0x00ce
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">BD_ADDR4</a><td>0x0102
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">BD_ADDR5</a><td>0x00cf
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">BD_ADDR5</a><td>0x0103
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">BD_ADDR6</a><td>0x00d0
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">BD_ADDR6</a><td>0x0104
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">BD_ADDR7</a><td>0x00d1
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_LINK_KEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">BD_ADDR7</a><td>0x0105
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">BD_ADDR8</a><td>0x00d2
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">BD_ADDR9</a><td>0x00d3
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">BD_ADDR10</a><td>0x00d4
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">BD_ADDR11</a><td>0x00d5
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">BD_ADDR12</a><td>0x00d6
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">BD_ADDR13</a><td>0x00d7
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">BD_ADDR14</a><td>0x00d8
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_LINK_KEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">BD_ADDR15</a><td>0x00d9
<tr><td align=right><a href="#PSKEY_BDADDR">PSKEY_</a><td><a href="#PSKEY_BDADDR">BDADDR</a><td>0x0001
<tr><td align=right><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_UART_CONFIG_PARITY_</a><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">BIT</a><td>0x03fd
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_DFU_CONFIG_PARITY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">BIT</a><td>0x0418
<tr><td align=right><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_UART_CONFIG_STOP_</a><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">BITS</a><td>0x03fc
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_DFU_CONFIG_STOP_</a><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">BITS</a><td>0x0417
<tr><td align=right><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_BCSP_LM_PS_</a><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">BLOCK</a><td>0x0192
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">BLOCK_CHANNELS</a><td>0x002b
<tr><td align=right><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_HOSTIO_FC_PS_</a><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">BLOCK</a><td>0x0193
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_RX_HI_FREQ_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_TX_HI_FREQ_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_NO_CAL_ON_</a><td><a href="#PSKEY_NO_CAL_ON_BOOT">BOOT</a><td>0x0042
<tr><td align=right><a href="#PSKEY_INITIAL_BOOTMODE">PSKEY_INITIAL_</a><td><a href="#PSKEY_INITIAL_BOOTMODE">BOOTMODE</a><td>0x03cd
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">BOOTMODE_ON_HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_COUNTERS">PSKEY_DRAIN_</a><td><a href="#PSKEY_DRAIN_BORE_COUNTERS">BORE_COUNTERS</a><td>0x03e6
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_DRAIN_</a><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">BORE_CURRENT_PEAK</a><td>0x03e3
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_DRAIN_</a><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">BORE_TIMER_COUNTERS</a><td>0x03e7
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMERS">PSKEY_DRAIN_</a><td><a href="#PSKEY_DRAIN_BORE_TIMERS">BORE_TIMERS</a><td>0x0256
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_CONDITIONAL_SCAN_BUCKET_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">BOTTOM</a><td>0x0110
<tr><td align=right><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">BREAK_POLL_PERIOD</a><td>0x01ad
<tr><td align=right><a href="#PSKEY_BT_CLOCK_INIT">PSKEY_</a><td><a href="#PSKEY_BT_CLOCK_INIT">BT_CLOCK_INIT</a><td>0x0034
<tr><td align=right><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_</a><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">BT_IF_CLASS_CODES</a><td>0x02c7
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">BT_SCO_IF_CLASS_CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">BUCKET_BACKOFF_LEVEL</a><td>0x0111
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">BUCKET_BOTTOM</a><td>0x0110
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">BUFFER_LOW_WATER_MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_HIDIO_BUFFER_SIZE">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_BUFFER_SIZE">BUFFER_SIZE</a><td>0x0450
<tr><td align=right><a href="#PSKEY_HIDIO_BUTTON">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_BUTTON">BUTTON</a><td>0x044e
<tr><td align=right><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_LO_DIV_LATCH_</a><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">BYPASS</a><td>0x0393
<tr><th colspan=3><a name="permuted_index_C">C</a>
<tr><td align=right><a href="#PSKEY_ARP_CACHE_TIMEOUT">PSKEY_ARP_</a><td><a href="#PSKEY_ARP_CACHE_TIMEOUT">CACHE_TIMEOUT</a><td>0x035f
<tr><td align=right><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_NO_</a><td><a href="#PSKEY_NO_CAL_ON_BOOT">CAL_ON_BOOT</a><td>0x0042
<tr><td align=right><a href="#PSKEY_TEMPERATURE_CALIBRATION">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_CALIBRATION">CALIBRATION</a><td>0x03db
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_DFU_ATTRIBUTES_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">CAN_DOWNLOAD</a><td>0x03f6
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_DFU_ATTRIBUTES_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">CAN_UPLOAD</a><td>0x03f5
<tr><td align=right><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_</a><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">CASUAL_SCAN_INTERVAL</a><td>0x010a
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_USE_HCI_EXTN_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">CCFC</a><td>0x01a6
<tr><td align=right><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_</a><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">CDMA_LO_ERROR_LIMITS</a><td>0x03de
<tr><td align=right><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_</a><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">CDMA_LO_REF_LIMITS</a><td>0x03df
<tr><td align=right><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">CDMA_LO_REF_LIMITS</a><td>0x03ce
<tr><td align=right><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_AFH_MIN_MAP_</a><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">CHANGE</a><td>0x010b
<tr><td align=right><a href="#PSKEY_IQ_TRIM_CHANNEL">PSKEY_IQ_TRIM_</a><td><a href="#PSKEY_IQ_TRIM_CHANNEL">CHANNEL</a><td>0x0214
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">CHANNEL_PIO_BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_AFH_REENABLE_</a><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">CHANNEL_TIME</a><td>0x00fb
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_DOT11_BLOCK_</a><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">CHANNELS</a><td>0x002b
<tr><td align=right><a href="#PSKEY_CHARGER_TRIM">PSKEY_</a><td><a href="#PSKEY_CHARGER_TRIM">CHARGER_TRIM</a><td>0x03b7
<tr><td align=right><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_IF_</a><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">CLASS_CODES</a><td>0x02c7
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_IF_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">CLASS_CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_USB_DEVICE_</a><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">CLASS_CODES</a><td>0x02bd
<tr><td align=right><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_USB_DFU_</a><td><a href="#PSKEY_USB_DFU_CLASS_CODES">CLASS_CODES</a><td>0x02ca
<tr><td align=right><a href="#PSKEY_CLASS1_IQ_LVL">PSKEY_</a><td><a href="#PSKEY_CLASS1_IQ_LVL">CLASS1_IQ_LVL</a><td>0x03b0
<tr><td align=right><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_</a><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">CLASS1_PIO</a><td>0x03b3
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_OFFSET_</a><td><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">CLASS1</a><td>0x03b4
<tr><td align=right><a href="#PSKEY_CLASS1_TX_CONFIG2">PSKEY_</a><td><a href="#PSKEY_CLASS1_TX_CONFIG2">CLASS1_TX_CONFIG2</a><td>0x03af
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_LVL_</a><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">CLASS1</a><td>0x03a8
<tr><td align=right><a href="#PSKEY_CLASSOFDEVICE">PSKEY_</a><td><a href="#PSKEY_CLASSOFDEVICE">CLASSOFDEVICE</a><td>0x0003
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">CLEAR_RTS</a><td>0x0252
<tr><td align=right><a href="#PSKEY_ONCHIP_HCI_CLIENT">PSKEY_ONCHIP_HCI_</a><td><a href="#PSKEY_ONCHIP_HCI_CLIENT">CLIENT</a><td>0x03cc
<tr><td align=right><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_MIN_CPU_</a><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">CLOCK</a><td>0x21df
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_EXTERNAL_</a><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">CLOCK</a><td>0x03c3
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">CLOCK_FILTER_DIVIDER</a><td>0x0390
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">CLOCK_FILTER_SHIFT</a><td>0x0391
<tr><td align=right><a href="#PSKEY_BT_CLOCK_INIT">PSKEY_BT_</a><td><a href="#PSKEY_BT_CLOCK_INIT">CLOCK_INIT</a><td>0x0034
<tr><td align=right><a href="#PSKEY_MIN_CPU_CLOCK">PSKEY_MIN_CPU_</a><td><a href="#PSKEY_MIN_CPU_CLOCK">CLOCK</a><td>0x21d5
<tr><td align=right><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_MIN_CPU_</a><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">CLOCK</a><td>0x024d
<tr><td align=right><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_PCM_SLAVE_PROVIDE_</a><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">CLOCK</a><td>0x01e5
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_</a><td><a href="#PSKEY_CLOCK_REQUEST_ENABLE">CLOCK_REQUEST_ENABLE</a><td>0x0246
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_</a><td><a href="#PSKEY_CLOCK_REQUEST_FEATURES">CLOCK_REQUEST_FEATURES</a><td>0x03b6
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_SLOW_</a><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">CLOCK_SNIFF_SAMPLING</a><td>0x21d3
<tr><td align=right><a href="#PSKEY_CLOCK_STARTUP_DELAY">PSKEY_</a><td><a href="#PSKEY_CLOCK_STARTUP_DELAY">CLOCK_STARTUP_DELAY</a><td>0x03dd
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_SLOW_</a><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">CLOCK_TEMP_HYSTERESIS</a><td>0x21d8
<tr><td align=right><a href="#PSKEY_USE_EXTERNAL_CLOCK">PSKEY_USE_EXTERNAL_</a><td><a href="#PSKEY_USE_EXTERNAL_CLOCK">CLOCK</a><td>0x023b
<tr><td align=right><a href="#PSKEY_LC_CLOCKS_CONFIG">PSKEY_LC_</a><td><a href="#PSKEY_LC_CLOCKS_CONFIG">CLOCKS_CONFIG</a><td>0x004f
<tr><td align=right><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_</a><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">CNF_CNT_LIMIT</a><td>0x01aa
<tr><td align=right><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_CNF_</a><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">CNT_LIMIT</a><td>0x01aa
<tr><td align=right><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_ERROR_</a><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">CODE_LTADDR_EXHAUSTION</a><td>0x0114
<tr><td align=right><a href="#PSKEY_MODULE_SECURITY_CODE">PSKEY_MODULE_SECURITY_</a><td><a href="#PSKEY_MODULE_SECURITY_CODE">CODE</a><td>0x025c
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_HOSTIO_MAP_SCO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">CODEC</a><td>0x01b0
<tr><td align=right><a href="#PSKEY_CODEC_IN_GAIN">PSKEY_</a><td><a href="#PSKEY_CODEC_IN_GAIN">CODEC_IN_GAIN</a><td>0x01b8
<tr><td align=right><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_</a><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">CODEC_MIN_CPU_CLOCK</a><td>0x21df
<tr><td align=right><a href="#PSKEY_CODEC_OUT_GAIN">PSKEY_</a><td><a href="#PSKEY_CODEC_OUT_GAIN">CODEC_OUT_GAIN</a><td>0x01b7
<tr><td align=right><a href="#PSKEY_CODEC_PIO">PSKEY_</a><td><a href="#PSKEY_CODEC_PIO">CODEC_PIO</a><td>0x01b9
<tr><td align=right><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_IF_CLASS_</a><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">CODES</a><td>0x02c7
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_IF_CLASS_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_USB_DEVICE_CLASS_</a><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">CODES</a><td>0x02bd
<tr><td align=right><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_USB_DFU_CLASS_</a><td><a href="#PSKEY_USB_DFU_CLASS_CODES">CODES</a><td>0x02ca
<tr><td align=right><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">COMBO_DISABLE_PIO_MASK</a><td>0x0028
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">COMBO_DOT11_BLOCK_CHANNELS</a><td>0x002b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">COMBO_DOT11_CHANNEL_PIO_BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">COMBO_DOT11_ESCO_RTX_PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">COMBO_DOT11_FREQ_PIO_MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">COMBO_DOT11_PIOS_ENABLE</a><td>0x004a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">COMBO_DOT11_PRIORITY_LEAD</a><td>0x0033
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">COMBO_DOT11_PRIORITY_OVERRIDE</a><td>0x0045
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">COMBO_DOT11_TX_PROTECTION_MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_</a><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">COMBO_PRIORITY_PIO_MASK</a><td>0x0029
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">PSKEY_LOCAL_SUPPORTED_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">COMMANDS</a><td>0x0106
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">CONDITIONAL_SCAN_BACKOFF_TIME</a><td>0x010f
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL</a><td>0x0111
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">CONDITIONAL_SCAN_BUCKET_BOTTOM</a><td>0x0110
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">CONDITIONAL_SCAN_ENABLE</a><td>0x0036
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">PSKEY_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">CONDITIONAL_SCAN_THRESHOLD</a><td>0x0037
<tr><td align=right><a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_BCSP">CONFIG_BCSP</a><td>0x01bf
<tr><td align=right><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">CONFIG_FLOW_CTRL_EN</a><td>0x03fe
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">CONFIG_FLOW_CTRL_EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_H4">CONFIG_H4</a><td>0x01c0
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4DS">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_H4DS">CONFIG_H4DS</a><td>0x01cb
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H5">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_H5">CONFIG_H5</a><td>0x01c1
<tr><td align=right><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_HIDIO_AVAGO_LASER_</a><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">CONFIG</a><td>0x0453
<tr><td align=right><a href="#PSKEY_I2C_CONFIG">PSKEY_I2C_</a><td><a href="#PSKEY_I2C_CONFIG">CONFIG</a><td>0x03be
<tr><td align=right><a href="#PSKEY_LC_CLOCKS_CONFIG">PSKEY_LC_CLOCKS_</a><td><a href="#PSKEY_LC_CLOCKS_CONFIG">CONFIG</a><td>0x004f
<tr><td align=right><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_LC_WIDEBAND_RSSI_</a><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">CONFIG</a><td>0x0032
<tr><td align=right><a href="#PSKEY_MR_PIO_CONFIG">PSKEY_MR_PIO_</a><td><a href="#PSKEY_MR_PIO_CONFIG">CONFIG</a><td>0x03b2
<tr><td align=right><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_MR_TX_FILTER_</a><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">CONFIG</a><td>0x03bb
<tr><td align=right><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">CONFIG_NON_BCSP_EN</a><td>0x0402
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">CONFIG_NON_BCSP_EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">CONFIG_PARITY_BIT</a><td>0x03fd
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">CONFIG_PARITY_BIT</a><td>0x0418
<tr><td align=right><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_JITTER_</a><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">CONFIG</a><td>0x01ba
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">CONFIG_RTS_AUTO_EN</a><td>0x03ff
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">CONFIG_RTS_AUTO_EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_RTS">CONFIG_RTS</a><td>0x0400
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">CONFIG_RTS</a><td>0x041b
<tr><td align=right><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_RX_MR_SAMP_</a><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">CONFIG</a><td>0x003c
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_RX_MR_SYNC_</a><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">CONFIG</a><td>0x003a
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">CONFIG_RX_RATE_DELAY</a><td>0x0403
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">CONFIG_RX_RATE_DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">CONFIG_STOP_BITS</a><td>0x03fc
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">CONFIG_STOP_BITS</a><td>0x0417
<tr><td align=right><a href="#PSKEY_USB_CONFIG_STRING">PSKEY_USB_</a><td><a href="#PSKEY_USB_CONFIG_STRING">CONFIG_STRING</a><td>0x02c4
<tr><td align=right><a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_FILTER_</a><td><a href="#PSKEY_TX_FILTER_CONFIG">CONFIG</a><td>0x0243
<tr><td align=right><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">CONFIG_TX_ZERO_EN</a><td>0x0401
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">CONFIG_TX_ZERO_EN</a><td>0x041c
<tr><td align=right><a href="#PSKEY_UART_CONFIG">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG">CONFIG</a><td>0x0205
<tr><td align=right><a href="#PSKEY_USB_CONFIG">PSKEY_USB_</a><td><a href="#PSKEY_USB_CONFIG">CONFIG</a><td>0x02d9
<tr><td align=right><a href="#PSKEY_UART_CONFIG_USR">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG_USR">CONFIG_USR</a><td>0x01c2
<tr><td align=right><a href="#PSKEY_CLASS1_TX_CONFIG2">PSKEY_CLASS1_TX_</a><td><a href="#PSKEY_CLASS1_TX_CONFIG2">CONFIG2</a><td>0x03af
<tr><td align=right><a href="#PSKEY_MR_TX_CONFIG2">PSKEY_MR_TX_</a><td><a href="#PSKEY_MR_TX_CONFIG2">CONFIG2</a><td>0x03ba
<tr><td align=right><a href="#PSKEY_UART_CONFIG2">PSKEY_UART_</a><td><a href="#PSKEY_UART_CONFIG2">CONFIG2</a><td>0x03b1
<tr><td align=right><a href="#PSKEY_PCM_CONFIG32">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_CONFIG32">CONFIG32</a><td>0x01b3
<tr><td align=right><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_LC_</a><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">CONNECTION_RX_WINDOW</a><td>0x002e
<tr><td align=right><a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_PIO_</a><td><a href="#PSKEY_TXRX_PIO_CONTROL">CONTROL</a><td>0x0209
<tr><td align=right><a href="#PSKEY_USB_VM_CONTROL">PSKEY_USB_VM_</a><td><a href="#PSKEY_USB_VM_CONTROL">CONTROL</a><td>0x03c0
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">CORRECTION_FACTOR</a><td>0x03dc
<tr><td align=right><a href="#PSKEY_RSSI_CORRECTION">PSKEY_RSSI_</a><td><a href="#PSKEY_RSSI_CORRECTION">CORRECTION</a><td>0x03c5
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_COUNTERS">PSKEY_DRAIN_BORE_</a><td><a href="#PSKEY_DRAIN_BORE_COUNTERS">COUNTERS</a><td>0x03e6
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_DRAIN_BORE_TIMER_</a><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">COUNTERS</a><td>0x03e7
<tr><td align=right><a href="#PSKEY_COUNTRYCODE">PSKEY_</a><td><a href="#PSKEY_COUNTRYCODE">COUNTRYCODE</a><td>0x0002
<tr><td align=right><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_MIN_</a><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">CPU_CLOCK</a><td>0x21df
<tr><td align=right><a href="#PSKEY_MIN_CPU_CLOCK">PSKEY_MIN_</a><td><a href="#PSKEY_MIN_CPU_CLOCK">CPU_CLOCK</a><td>0x21d5
<tr><td align=right><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_MIN_</a><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">CPU_CLOCK</a><td>0x024d
<tr><td align=right><a href="#PSKEY_CPU_IDLE_MODE">PSKEY_</a><td><a href="#PSKEY_CPU_IDLE_MODE">CPU_IDLE_MODE</a><td>0x0251
<tr><td align=right><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_USE_</a><td><a href="#PSKEY_UART_USE_CRC_ON_TX">CRC_ON_TX</a><td>0x0408
<tr><td align=right><a href="#PSKEY_UART_TX_CRCS">PSKEY_UART_TX_</a><td><a href="#PSKEY_UART_TX_CRCS">CRCS</a><td>0x01c3
<tr><td align=right><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_CONFIG_FLOW_</a><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">CTRL_EN</a><td>0x03fe
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_CONFIG_FLOW_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">CTRL_EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_SLEEP_WAKE_</a><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">CTS</a><td>0x023c
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_DRAIN_BORE_</a><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">CURRENT_PEAK</a><td>0x03e3
<tr><td align=right><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_RX_GOLDEN_</a><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">CURVE_SHAPE</a><td>0x21db
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_RX_GOLDEN_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">CURVE_TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">CVSD_RX_HI_FREQ_BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">CVSD_TX_HI_FREQ_BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">CVSD_USE_NEW_FILTER</a><td>0x01b5
<tr><th colspan=3><a name="permuted_index_D">D</a>
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_VMAPP_PK_M_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">DASH</a><td>0x0160
<tr><td align=right><a href="#PSKEY_PSBC_DATA_VERSION">PSKEY_PSBC_</a><td><a href="#PSKEY_PSBC_DATA_VERSION">DATA_VERSION</a><td>0x020d
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">DEEP_SLEEP_CLEAR_RTS</a><td>0x0252
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">DEEP_SLEEP_CORRECTION_FACTOR</a><td>0x03dc
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">DEEP_SLEEP_PIO_WAKE</a><td>0x0255
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_STATE">DEEP_SLEEP_STATE</a><td>0x0229
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">DEEP_SLEEP_USE_EXTERNAL_CLOCK</a><td>0x03c3
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_</a><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">DEEP_SLEEP_WAKE_CTS</a><td>0x023c
<tr><td align=right><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_</a><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">DEFAULT_TX_POWER</a><td>0x0021
<tr><td align=right><a href="#PSKEY_CLOCK_STARTUP_DELAY">PSKEY_CLOCK_STARTUP_</a><td><a href="#PSKEY_CLOCK_STARTUP_DELAY">DELAY</a><td>0x03dd
<tr><td align=right><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_FC_HC2H_FLUSH_</a><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">DELAY</a><td>0x023d
<tr><td align=right><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PSKEY_PAGETABLE_DESTRUCTION_</a><td><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">DELAY</a><td>0x0239
<tr><td align=right><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_TX_MR_MOD_</a><td><a href="#PSKEY_TX_MR_MOD_DELAY">DELAY</a><td>0x0038
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_CONFIG_RX_RATE_</a><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">DELAY</a><td>0x0403
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_CONFIG_RX_RATE_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">DELTA_ANA_FTRIM</a><td>0x03d7
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">DELTA_EXTERNAL_PA_CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">DELTA_INTERNAL_PA_CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">DELTA_INTERNAL_PA</a><td>0x03da
<tr><td align=right><a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_TEST_</a><td><a href="#PSKEY_TEST_DELTA_OFFSET">DELTA_OFFSET</a><td>0x03d6
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">DELTA_TX_BB_MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">DELTA_TX_BB_MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">DELTA_TX_BB</a><td>0x03d8
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">DELTA_TX_PRE_LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">DELTA_TX_PRE_LVL</a><td>0x03d9
<tr><td align=right><a href="#PSKEY_MODULE_DESIGN">PSKEY_MODULE_</a><td><a href="#PSKEY_MODULE_DESIGN">DESIGN</a><td>0x025a
<tr><td align=right><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PSKEY_PAGETABLE_</a><td><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">DESTRUCTION_DELAY</a><td>0x0239
<tr><td align=right><a href="#PSKEY_DFU_DETACH_TO">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_DETACH_TO">DETACH_TO</a><td>0x0137
<tr><td align=right><a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_DETACH">DETACH</a><td>0x02ce
<tr><td align=right><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_USB_</a><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">DEVICE_CLASS_CODES</a><td>0x02bd
<tr><td align=right><a href="#PSKEY_DEVICE_DRIFT">PSKEY_</a><td><a href="#PSKEY_DEVICE_DRIFT">DEVICE_DRIFT</a><td>0x0004
<tr><td align=right><a href="#PSKEY_DEVICE_JITTER">PSKEY_</a><td><a href="#PSKEY_DEVICE_JITTER">DEVICE_JITTER</a><td>0x0005
<tr><td align=right><a href="#PSKEY_DEVICE_NAME">PSKEY_</a><td><a href="#PSKEY_DEVICE_NAME">DEVICE_NAME</a><td>0x0108
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES">PSKEY_</a><td><a href="#PSKEY_DFU_ATTRIBUTES">DFU_ATTRIBUTES</a><td>0x0136
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">DFU_ATTRIBUTES_CAN_DOWNLOAD</a><td>0x03f6
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">DFU_ATTRIBUTES_CAN_UPLOAD</a><td>0x03f5
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">DFU_ATTRIBUTES_MANIFESTATION_TOLERANT</a><td>0x03f4
<tr><td align=right><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_USB_</a><td><a href="#PSKEY_USB_DFU_CLASS_CODES">DFU_CLASS_CODES</a><td>0x02ca
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">DFU_CONFIG_FLOW_CTRL_EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">DFU_CONFIG_NON_BCSP_EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">DFU_CONFIG_PARITY_BIT</a><td>0x0418
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">DFU_CONFIG_RTS_AUTO_EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">DFU_CONFIG_RTS</a><td>0x041b
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">DFU_CONFIG_RX_RATE_DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">DFU_CONFIG_STOP_BITS</a><td>0x0417
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">DFU_CONFIG_TX_ZERO_EN</a><td>0x041c
<tr><td align=right><a href="#PSKEY_DFU_DETACH_TO">PSKEY_</a><td><a href="#PSKEY_DFU_DETACH_TO">DFU_DETACH_TO</a><td>0x0137
<tr><td align=right><a href="#PSKEY_DFU_ENABLE">PSKEY_</a><td><a href="#PSKEY_DFU_ENABLE">DFU_ENABLE</a><td>0x0139
<tr><td align=right><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_</a><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">DFU_LIN_REG_ENABLE</a><td>0x013a
<tr><td align=right><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_USB_</a><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">DFU_PRODUCT_ID</a><td>0x02cb
<tr><td align=right><a href="#PSKEY_DFU_TRANSFER_SIZE">PSKEY_</a><td><a href="#PSKEY_DFU_TRANSFER_SIZE">DFU_TRANSFER_SIZE</a><td>0x0138
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">DFUENC_VMAPP_PK_M_DASH</a><td>0x0160
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">DFUENC_VMAPP_PK_MODULUS_LSB</a><td>0x015f
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">DFUENC_VMAPP_PK_MODULUS_MSB</a><td>0x015e
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">DFUENC_VMAPP_PK_R2N_LSB</a><td>0x0162
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">DFUENC_VMAPP_PK_R2N_MSB</a><td>0x0161
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_PIO_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">DIR</a><td>0x02d6
<tr><td align=right><a href="#PSKEY_DUT_VM_DISABLE">PSKEY_DUT_VM_</a><td><a href="#PSKEY_DUT_VM_DISABLE">DISABLE</a><td>0x0268
<tr><td align=right><a href="#PSKEY_HCI_NOP_DISABLE">PSKEY_HCI_NOP_</a><td><a href="#PSKEY_HCI_NOP_DISABLE">DISABLE</a><td>0x00f2
<tr><td align=right><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">DISABLE_MODULATION</a><td>0x032c
<tr><td align=right><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">DISABLE_PIO_MASK</a><td>0x0028
<tr><td align=right><a href="#PSKEY_VM_DISABLE">PSKEY_VM_</a><td><a href="#PSKEY_VM_DISABLE">DISABLE</a><td>0x025d
<tr><td align=right><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_LO_</a><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">DIV_LATCH_BYPASS</a><td>0x0393
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_CLOCK_FILTER_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">DIVIDER</a><td>0x0390
<tr><td align=right><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_TRAP_BAD_</a><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">DIVISION_RATIOS</a><td>0x03cf
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">DONT_RESET_BOOTMODE_ON_HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">DOT11_BLOCK_CHANNELS</a><td>0x002b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">DOT11_CHANNEL_PIO_BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">DOT11_ESCO_RTX_PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">DOT11_FREQ_PIO_MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">DOT11_PIOS_ENABLE</a><td>0x004a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">DOT11_PRIORITY_LEAD</a><td>0x0033
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">DOT11_PRIORITY_OVERRIDE</a><td>0x0045
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">DOT11_TX_PROTECTION_MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">PSKEY_DFU_ATTRIBUTES_CAN_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_DOWNLOAD">DOWNLOAD</a><td>0x03f6
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_COUNTERS">PSKEY_</a><td><a href="#PSKEY_DRAIN_BORE_COUNTERS">DRAIN_BORE_COUNTERS</a><td>0x03e6
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_</a><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">DRAIN_BORE_CURRENT_PEAK</a><td>0x03e3
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_</a><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">DRAIN_BORE_TIMER_COUNTERS</a><td>0x03e7
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMERS">PSKEY_</a><td><a href="#PSKEY_DRAIN_BORE_TIMERS">DRAIN_BORE_TIMERS</a><td>0x0256
<tr><td align=right><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_</a><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">DRAIN_TX_POWER_BASE</a><td>0x0257
<tr><td align=right><a href="#PSKEY_DEVICE_DRIFT">PSKEY_DEVICE_</a><td><a href="#PSKEY_DEVICE_DRIFT">DRIFT</a><td>0x0004
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">DROP_ON_ACR_MS_FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_WAKE_</a><td><a href="#PSKEY_H4DS_WAKE_DURATION">DURATION</a><td>0x01cc
<tr><td align=right><a href="#PSKEY_DUT_VM_DISABLE">PSKEY_</a><td><a href="#PSKEY_DUT_VM_DISABLE">DUT_VM_DISABLE</a><td>0x0268
<tr><td align=right><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_RX_</a><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">DYNAMIC_LVL_OFFSET</a><td>0x03d4
<tr><th colspan=3><a name="permuted_index_E">E</a>
<tr><td align=right><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_</a><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">EDR_MODE_SWITCH_PIO</a><td>0x0052
<tr><td align=right><a href="#PSKEY_EDR_SWITCH_MODE">PSKEY_</a><td><a href="#PSKEY_EDR_SWITCH_MODE">EDR_SWITCH_MODE</a><td>0x0051
<tr><td align=right><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_CONFIG_FLOW_CTRL_</a><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">EN</a><td>0x03fe
<tr><td align=right><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_CONFIG_NON_BCSP_</a><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">EN</a><td>0x0402
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_CONFIG_RTS_AUTO_</a><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">EN</a><td>0x03ff
<tr><td align=right><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_CONFIG_TX_ZERO_</a><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">EN</a><td>0x0401
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_CONFIG_FLOW_CTRL_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_CONFIG_NON_BCSP_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_CONFIG_RTS_AUTO_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_CONFIG_TX_ZERO_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">EN</a><td>0x041c
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_CLOCK_REQUEST_</a><td><a href="#PSKEY_CLOCK_REQUEST_ENABLE">ENABLE</a><td>0x0246
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">ENABLE</a><td>0x0036
<tr><td align=right><a href="#PSKEY_DFU_ENABLE">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_ENABLE">ENABLE</a><td>0x0139
<tr><td align=right><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_DFU_LIN_REG_</a><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">ENABLE</a><td>0x013a
<tr><td align=right><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_LC_</a><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">ENABLE_LATE_SAMPLE</a><td>0x004b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_COMBO_DOT11_PIOS_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">ENABLE</a><td>0x004a
<tr><td align=right><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_</a><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">ENABLE_MASTERY_WITH_SLAVERY</a><td>0x0010
<tr><td align=right><a href="#PSKEY_PCM_ALWAYS_ENABLE">PSKEY_PCM_ALWAYS_</a><td><a href="#PSKEY_PCM_ALWAYS_ENABLE">ENABLE</a><td>0x01c9
<tr><td align=right><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_IQ_</a><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">ENABLE_PHASE_TRIM</a><td>0x022d
<tr><td align=right><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_LO_LVL_TRIM_</a><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">ENABLE</a><td>0x0328
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">ENABLE_RX_GOLDEN_CURVE_TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_LC_</a><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">ENABLE_WATCHDOG_FAULT</a><td>0x0053
<tr><td align=right><a href="#PSKEY_GBL_MISC_ENABLES">PSKEY_GBL_MISC_</a><td><a href="#PSKEY_GBL_MISC_ENABLES">ENABLES</a><td>0x0221
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMAX">PSKEY_</a><td><a href="#PSKEY_ENC_KEY_LMAX">ENC_KEY_LMAX</a><td>0x00db
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMIN">PSKEY_</a><td><a href="#PSKEY_ENC_KEY_LMIN">ENC_KEY_LMIN</a><td>0x00da
<tr><td align=right><a href="#PSKEY_RX_SINGLE_ENDED">PSKEY_RX_SINGLE_</a><td><a href="#PSKEY_RX_SINGLE_ENDED">ENDED</a><td>0x0242
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">ENDPOINT_0_MAX_PACKET_SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_</a><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">ENHANCED_POWER_TABLE</a><td>0x0031
<tr><td align=right><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_RX_MR_</a><td><a href="#PSKEY_RX_MR_EQ_TAPS">EQ_TAPS</a><td>0x03a9
<tr><td align=right><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_</a><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">ERROR_CODE_LTADDR_EXHAUSTION</a><td>0x0114
<tr><td align=right><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_CDMA_LO_</a><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">ERROR_LIMITS</a><td>0x03de
<tr><td align=right><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_HOLD_</a><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">ERROR_MESSAGE_NUMBER</a><td>0x0113
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">ESCO_RTX_PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_LM_MAX_</a><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">EVENT_FILTERS</a><td>0x00f4
<tr><td align=right><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_ERROR_CODE_LTADDR_</a><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">EXHAUSTION</a><td>0x0114
<tr><td align=right><a href="#PSKEY_EXTENDED_STUB">PSKEY_</a><td><a href="#PSKEY_EXTENDED_STUB">EXTENDED_STUB</a><td>0x2001
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_USE_</a><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">EXTERNAL_CLOCK</a><td>0x03c3
<tr><td align=right><a href="#PSKEY_USE_EXTERNAL_CLOCK">PSKEY_USE_</a><td><a href="#PSKEY_USE_EXTERNAL_CLOCK">EXTERNAL_CLOCK</a><td>0x023b
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">EXTERNAL_PA_CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_USE_HCI_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">EXTN_CCFC</a><td>0x01a6
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_HCI_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">EXTN</a><td>0x01a5
<tr><td align=right><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_HCI_</a><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">EXTN_PAYLOAD_SIZE</a><td>0x01a7
<tr><th colspan=3><a name="permuted_index_F">F</a>
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_DEEP_SLEEP_CORRECTION_</a><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">FACTOR</a><td>0x03dc
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_ON_ACR_MS_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_LC_ENABLE_WATCHDOG_</a><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">FAULT</a><td>0x0053
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">FC_BUFFER_LOW_WATER_MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_</a><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">FC_HC2H_FLUSH_DELAY</a><td>0x023d
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">FC_MAX_ACL_PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">FC_MAX_ACL_PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">FC_MAX_SCO_PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">FC_MAX_SCO_PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">FC_POOLS_LOW_WATER_MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">FC_PS_BLOCK</a><td>0x0193
<tr><td align=right><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_</a><td><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">FCOFF_THRESHOLD</a><td>0x0353
<tr><td align=right><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_</a><td><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">FCON_THRESHOLD</a><td>0x0352
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_CLOCK_REQUEST_</a><td><a href="#PSKEY_CLOCK_REQUEST_FEATURES">FEATURES</a><td>0x03b6
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_LOCAL_SUPPORTED_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">FEATURES</a><td>0x00ef
<tr><td align=right><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_MR_TX_</a><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">FILTER_CONFIG</a><td>0x03bb
<tr><td align=right><a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_TX_</a><td><a href="#PSKEY_TX_FILTER_CONFIG">FILTER_CONFIG</a><td>0x0243
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_SLOW_CLOCK_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">FILTER_DIVIDER</a><td>0x0390
<tr><td align=right><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_CVSD_USE_NEW_</a><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">FILTER</a><td>0x01b5
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">FILTER_SHIFT</a><td>0x0391
<tr><td align=right><a href="#PSKEY_LOOP_FILTER_TRIM">PSKEY_LOOP_</a><td><a href="#PSKEY_LOOP_FILTER_TRIM">FILTER_TRIM</a><td>0x03e4
<tr><td align=right><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_RX_</a><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">FILTER_TRIM_POINTS</a><td>0x21dc
<tr><td align=right><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_LM_MAX_EVENT_</a><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">FILTERS</a><td>0x00f4
<tr><td align=right><a href="#PSKEY_TRIM_RADIO_FILTERS">PSKEY_TRIM_RADIO_</a><td><a href="#PSKEY_TRIM_RADIO_FILTERS">FILTERS</a><td>0x03c2
<tr><td align=right><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">FIRST_TRIM_TIME</a><td>0x0326
<tr><td align=right><a href="#PSKEY_FIXED_PIN">PSKEY_</a><td><a href="#PSKEY_FIXED_PIN">FIXED_PIN</a><td>0x035b
<tr><td align=right><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">FLOW_CTRL_EN</a><td>0x03fe
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">FLOW_CTRL_EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_FC_HC2H_</a><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">FLUSH_DELAY</a><td>0x023d
<tr><td align=right><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_</a><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">FORCE_16MHZ_REF_PIO</a><td>0x03e1
<tr><td align=right><a href="#PSKEY_TEST_FORCE_OFFSET">PSKEY_TEST_</a><td><a href="#PSKEY_TEST_FORCE_OFFSET">FORCE_OFFSET</a><td>0x03d3
<tr><td align=right><a href="#PSKEY_PCM_FORMAT">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_FORMAT">FORMAT</a><td>0x01b6
<tr><td align=right><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_</a><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">FREE_KEY_PIGEON_HOLE</a><td>0x00c9
<tr><td align=right><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_</a><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">FREEZE_PERIOD</a><td>0x0237
<tr><td align=right><a href="#PSKEY_ANA_FREQ">PSKEY_ANA_</a><td><a href="#PSKEY_ANA_FREQ">FREQ</a><td>0x01fe
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_RX_HI_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">FREQ_BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_TX_HI_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">FREQ_BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">FREQ_PIO_MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_</a><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">FROZEN_HCI_HANDLES</a><td>0x0238
<tr><td align=right><a href="#PSKEY_ANA_FTRIM">PSKEY_ANA_</a><td><a href="#PSKEY_ANA_FTRIM">FTRIM</a><td>0x01f6
<tr><td align=right><a href="#PSKEY_ANA_RX_FTRIM">PSKEY_ANA_RX_</a><td><a href="#PSKEY_ANA_RX_FTRIM">FTRIM</a><td>0x020c
<tr><td align=right><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_MR_ANA_RX_</a><td><a href="#PSKEY_MR_ANA_RX_FTRIM">FTRIM</a><td>0x03bf
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_MR_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">FTRIM_OFFSET_6DB</a><td>0x0041
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_MR_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">FTRIM_OFFSET_12DB</a><td>0x0040
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_VS_DELTA_ANA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">FTRIM</a><td>0x03d7
<tr><th colspan=3><a name="permuted_index_G">G</a>
<tr><td align=right><a href="#PSKEY_CODEC_IN_GAIN">PSKEY_CODEC_IN_</a><td><a href="#PSKEY_CODEC_IN_GAIN">GAIN</a><td>0x01b8
<tr><td align=right><a href="#PSKEY_CODEC_OUT_GAIN">PSKEY_CODEC_OUT_</a><td><a href="#PSKEY_CODEC_OUT_GAIN">GAIN</a><td>0x01b7
<tr><td align=right><a href="#PSKEY_IQ_TRIM_GAIN">PSKEY_IQ_TRIM_</a><td><a href="#PSKEY_IQ_TRIM_GAIN">GAIN</a><td>0x0215
<tr><td align=right><a href="#PSKEY_TX_GAIN_RAMP">PSKEY_TX_</a><td><a href="#PSKEY_TX_GAIN_RAMP">GAIN_RAMP</a><td>0x001d
<tr><td align=right><a href="#PSKEY_GBL_MISC_ENABLES">PSKEY_</a><td><a href="#PSKEY_GBL_MISC_ENABLES">GBL_MISC_ENABLES</a><td>0x0221
<tr><td align=right><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_RX_</a><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">GOLDEN_CURVE_SHAPE</a><td>0x21db
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_RX_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">GOLDEN_CURVE_TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_</a><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">GOLDEN_RANGE</a><td>0x0022
<tr><th colspan=3><a name="permuted_index_H">H</a>
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">H_HC_FC_MAX_ACL_PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">H_HC_FC_MAX_ACL_PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">H_HC_FC_MAX_SCO_PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">H_HC_FC_MAX_SCO_PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_H4">H4</a><td>0x01c0
<tr><td align=right><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_</a><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">H4DS_LE_TIMER_PERIOD</a><td>0x01cf
<tr><td align=right><a href="#PSKEY_H4DS_MAXWU">PSKEY_</a><td><a href="#PSKEY_H4DS_MAXWU">H4DS_MAXWU</a><td>0x01cd
<tr><td align=right><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_</a><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">H4DS_TWU_TIMER_PERIOD</a><td>0x01d0
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4DS">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_H4DS">H4DS</a><td>0x01cb
<tr><td align=right><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_</a><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">H4DS_UART_IDLE_TIMER_PERIOD</a><td>0x01d1
<tr><td align=right><a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_</a><td><a href="#PSKEY_H4DS_WAKE_DURATION">H4DS_WAKE_DURATION</a><td>0x01cc
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H5">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_H5">H5</a><td>0x01c1
<tr><td align=right><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_</a><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">HALF_MHZ</a><td>0x0217
<tr><td align=right><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_</a><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">HANDLE_FREEZE_PERIOD</a><td>0x0237
<tr><td align=right><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_FROZEN_HCI_</a><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">HANDLES</a><td>0x0238
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">HC_FC_MAX_ACL_PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">HC_FC_MAX_ACL_PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">HC_FC_MAX_SCO_PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">HC_FC_MAX_SCO_PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">PSKEY_FC_</a><td><a href="#PSKEY_FC_HC2H_FLUSH_DELAY">HC2H_FLUSH_DELAY</a><td>0x023d
<tr><td align=right><a href="#PSKEY_ONCHIP_HCI_CLIENT">PSKEY_ONCHIP_</a><td><a href="#PSKEY_ONCHIP_HCI_CLIENT">HCI_CLIENT</a><td>0x03cc
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_USE_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">HCI_EXTN_CCFC</a><td>0x01a6
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_USE_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">HCI_EXTN</a><td>0x01a5
<tr><td align=right><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">HCI_EXTN_PAYLOAD_SIZE</a><td>0x01a7
<tr><td align=right><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_</a><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">HCI_HANDLE_FREEZE_PERIOD</a><td>0x0237
<tr><td align=right><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_MAX_FROZEN_</a><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">HCI_HANDLES</a><td>0x0238
<tr><td align=right><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_</a><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">HCI_LMP_LOCAL_VERSION</a><td>0x010d
<tr><td align=right><a href="#PSKEY_HCI_NOP_DISABLE">PSKEY_</a><td><a href="#PSKEY_HCI_NOP_DISABLE">HCI_NOP_DISABLE</a><td>0x00f2
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">HCI_SCO_SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_HOSTIO_SCO_</a><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">HCI_THRESHOLDS</a><td>0x01bc
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_HFP_POWER_TABLE">PSKEY_</a><td><a href="#PSKEY_HFP_POWER_TABLE">HFP_POWER_TABLE</a><td>0x0360
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_RX_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">HI_FREQ_BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_TX_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">HI_FREQ_BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_</a><td><a href="#PSKEY_RSSI_HI_TARGET">HI_TARGET</a><td>0x0043
<tr><td align=right><a href="#PSKEY_HIDIO_AGILENT">PSKEY_</a><td><a href="#PSKEY_HIDIO_AGILENT">HIDIO_AGILENT</a><td>0x044d
<tr><td align=right><a href="#PSKEY_HIDIO_AGILENT_SP2">PSKEY_</a><td><a href="#PSKEY_HIDIO_AGILENT_SP2">HIDIO_AGILENT_SP2</a><td>0x0452
<tr><td align=right><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_</a><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">HIDIO_AVAGO_LASER_CONFIG</a><td>0x0453
<tr><td align=right><a href="#PSKEY_HIDIO_BUFFER_SIZE">PSKEY_</a><td><a href="#PSKEY_HIDIO_BUFFER_SIZE">HIDIO_BUFFER_SIZE</a><td>0x0450
<tr><td align=right><a href="#PSKEY_HIDIO_BUTTON">PSKEY_</a><td><a href="#PSKEY_HIDIO_BUTTON">HIDIO_BUTTON</a><td>0x044e
<tr><td align=right><a href="#PSKEY_HIDIO_UART">PSKEY_</a><td><a href="#PSKEY_HIDIO_UART">HIDIO_UART</a><td>0x0451
<tr><td align=right><a href="#PSKEY_HIDIO_WHEEL">PSKEY_</a><td><a href="#PSKEY_HIDIO_WHEEL">HIDIO_WHEEL</a><td>0x044f
<tr><td align=right><a href="#PSKEY_RX_HIGHSIDE">PSKEY_RX_</a><td><a href="#PSKEY_RX_HIGHSIDE">HIGHSIDE</a><td>0x023e
<tr><td align=right><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_</a><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">HOLD_ERROR_MESSAGE_NUMBER</a><td>0x0113
<tr><td align=right><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_MAX_PAGE_</a><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">HOLD_TIME</a><td>0x00f7
<tr><td align=right><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">PSKEY_LC_MULTISLOT_</a><td><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">HOLDOFF</a><td>0x0047
<tr><td align=right><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_KEY_PIGEON_</a><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">HOLE</a><td>0x00c9
<tr><td align=right><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">HOST_ATTENTION_SPAN</a><td>0x040a
<tr><td align=right><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">HOST_INITIAL_STATE</a><td>0x0409
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE">PSKEY_</a><td><a href="#PSKEY_HOST_INTERFACE">HOST_INTERFACE</a><td>0x01f9
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_</a><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">HOST_INTERFACE_PIO_USB</a><td>0x0250
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_BOOTMODE_ON_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_HQ_</a><td><a href="#PSKEY_HQ_HOST_TIMEOUT">HOST_TIMEOUT</a><td>0x01fb
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">HOST_WAKE_SIGNAL</a><td>0x01ca
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_WAKE">HOST_WAKE</a><td>0x01c7
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">HOST_WAKEUP_TIME</a><td>0x040b
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_UART_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">HOST_WAKEUP_WAIT</a><td>0x040c
<tr><td align=right><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_</a><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">HOSTIO_BREAK_POLL_PERIOD</a><td>0x01ad
<tr><td align=right><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_</a><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">HOSTIO_FC_PS_BLOCK</a><td>0x0193
<tr><td align=right><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_</a><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">HOSTIO_HCI_EXTN_PAYLOAD_SIZE</a><td>0x01a7
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">HOSTIO_MAP_SCO_CODEC</a><td>0x01b0
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">HOSTIO_MAP_SCO_PCM</a><td>0x01ab
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">HOSTIO_MAP_SCO_PCM_SLOT</a><td>0x01bd
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">HOSTIO_MIN_UART_HCI_SCO_SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">HOSTIO_PROTOCOL_INFO0</a><td>0x0194
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">HOSTIO_PROTOCOL_INFO1</a><td>0x0195
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">HOSTIO_PROTOCOL_INFO2</a><td>0x0196
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">HOSTIO_PROTOCOL_INFO3</a><td>0x0197
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">HOSTIO_PROTOCOL_INFO4</a><td>0x0198
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">HOSTIO_PROTOCOL_INFO5</a><td>0x0199
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">HOSTIO_PROTOCOL_INFO6</a><td>0x019a
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">HOSTIO_PROTOCOL_INFO7</a><td>0x019b
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">HOSTIO_PROTOCOL_INFO8</a><td>0x019c
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">HOSTIO_PROTOCOL_INFO9</a><td>0x019d
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">HOSTIO_PROTOCOL_INFO10</a><td>0x019e
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">HOSTIO_PROTOCOL_INFO11</a><td>0x019f
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">HOSTIO_PROTOCOL_INFO12</a><td>0x01a0
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">HOSTIO_PROTOCOL_INFO13</a><td>0x01a1
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">HOSTIO_PROTOCOL_INFO14</a><td>0x01a2
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PSKEY_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">HOSTIO_PROTOCOL_INFO15</a><td>0x01a3
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_</a><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">HOSTIO_SCO_HCI_THRESHOLDS</a><td>0x01bc
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_</a><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">HOSTIO_SCO_PCM_THRESHOLDS</a><td>0x01bb
<tr><td align=right><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">HOSTIO_THROTTLE_TIMEOUT</a><td>0x01c8
<tr><td align=right><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">HOSTIO_UART_RESET_TIMEOUT</a><td>0x01a4
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">HOSTIO_USE_HCI_EXTN</a><td>0x01a5
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">HOSTIO_USE_HCI_EXTN_CCFC</a><td>0x01a6
<tr><td align=right><a href="#PSKEY_HQ_ACTIVE">PSKEY_</a><td><a href="#PSKEY_HQ_ACTIVE">HQ_ACTIVE</a><td>0x01fc
<tr><td align=right><a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_HQ_HOST_TIMEOUT">HQ_HOST_TIMEOUT</a><td>0x01fb
<tr><td align=right><a href="#PSKEY_AGC_HYST_LEVELS">PSKEY_AGC_</a><td><a href="#PSKEY_AGC_HYST_LEVELS">HYST_LEVELS</a><td>0x003d
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_SLOW_CLOCK_TEMP_</a><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">HYSTERESIS</a><td>0x21d8
<tr><th colspan=3><a name="permuted_index_I">I</a>
<tr><td align=right><a href="#PSKEY_I2C_CONFIG">PSKEY_</a><td><a href="#PSKEY_I2C_CONFIG">I2C_CONFIG</a><td>0x03be
<tr><td align=right><a href="#PSKEY_MODULE_ID">PSKEY_MODULE_</a><td><a href="#PSKEY_MODULE_ID">ID</a><td>0x0259
<tr><td align=right><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_USB_DFU_PRODUCT_</a><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">ID</a><td>0x02cb
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_ID">PSKEY_USB_PRODUCT_</a><td><a href="#PSKEY_USB_PRODUCT_ID">ID</a><td>0x02bf
<tr><td align=right><a href="#PSKEY_USB_VENDOR_ID">PSKEY_USB_VENDOR_</a><td><a href="#PSKEY_USB_VENDOR_ID">ID</a><td>0x02be
<tr><td align=right><a href="#PSKEY_CPU_IDLE_MODE">PSKEY_CPU_</a><td><a href="#PSKEY_CPU_IDLE_MODE">IDLE_MODE</a><td>0x0251
<tr><td align=right><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_UART_</a><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">IDLE_TIMER_PERIOD</a><td>0x01d1
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">IF_ATTEN_OFF_TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_USB_BT_</a><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">IF_CLASS_CODES</a><td>0x02c7
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_SCO_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">IF_CLASS_CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_CODEC_IN_GAIN">PSKEY_CODEC_</a><td><a href="#PSKEY_CODEC_IN_GAIN">IN_GAIN</a><td>0x01b8
<tr><td align=right><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_LM_MAX_ABSENCE_</a><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">INDEX</a><td>0x0107
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">INFO0</a><td>0x0194
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">INFO1</a><td>0x0195
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">INFO2</a><td>0x0196
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">INFO3</a><td>0x0197
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">INFO4</a><td>0x0198
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">INFO5</a><td>0x0199
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">INFO6</a><td>0x019a
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">INFO7</a><td>0x019b
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">INFO8</a><td>0x019c
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">INFO9</a><td>0x019d
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">INFO10</a><td>0x019e
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">INFO11</a><td>0x019f
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">INFO12</a><td>0x01a0
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">INFO13</a><td>0x01a1
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">INFO14</a><td>0x01a2
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PSKEY_HOSTIO_PROTOCOL_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">INFO15</a><td>0x01a3
<tr><td align=right><a href="#PSKEY_BT_CLOCK_INIT">PSKEY_BT_CLOCK_</a><td><a href="#PSKEY_BT_CLOCK_INIT">INIT</a><td>0x0034
<tr><td align=right><a href="#PSKEY_RADIOTEST_ATTEN_INIT">PSKEY_RADIOTEST_ATTEN_</a><td><a href="#PSKEY_RADIOTEST_ATTEN_INIT">INIT</a><td>0x0320
<tr><td align=right><a href="#PSKEY_INITIAL_BOOTMODE">PSKEY_</a><td><a href="#PSKEY_INITIAL_BOOTMODE">INITIAL_BOOTMODE</a><td>0x03cd
<tr><td align=right><a href="#PSKEY_INITIAL_PIO_STATE">PSKEY_</a><td><a href="#PSKEY_INITIAL_PIO_STATE">INITIAL_PIO_STATE</a><td>0x03b5
<tr><td align=right><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">INITIAL_STATE</a><td>0x0409
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE">PSKEY_HOST_</a><td><a href="#PSKEY_HOST_INTERFACE">INTERFACE</a><td>0x01f9
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_HOST_</a><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">INTERFACE_PIO_USB</a><td>0x0250
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">INTERNAL_PA_CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">INTERNAL_PA</a><td>0x03da
<tr><td align=right><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_SCAN_</a><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">INTERVAL</a><td>0x010a
<tr><td align=right><a href="#PSKEY_MDNS_IPV4_ADDR">PSKEY_MDNS_</a><td><a href="#PSKEY_MDNS_IPV4_ADDR">IPV4_ADDR</a><td>0x035e
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_</a><td><a href="#PSKEY_IPV4_STATIC_ADDR">IPV4_STATIC_ADDR</a><td>0x0355
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_</a><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">IPV4_STATIC_ROUTER_ADDR</a><td>0x0359
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_</a><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">IPV4_STATIC_SUBNET_MASK</a><td>0x0358
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_</a><td><a href="#PSKEY_IPV6_STATIC_ADDR">IPV6_STATIC_ADDR</a><td>0x0354
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_</a><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">IPV6_STATIC_PREFIX_LEN</a><td>0x0356
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_</a><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">IPV6_STATIC_ROUTER_ADDR</a><td>0x0357
<tr><td align=right><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_</a><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">IQ_ENABLE_PHASE_TRIM</a><td>0x022d
<tr><td align=right><a href="#PSKEY_CLASS1_IQ_LVL">PSKEY_CLASS1_</a><td><a href="#PSKEY_CLASS1_IQ_LVL">IQ_LVL</a><td>0x03b0
<tr><td align=right><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_AGC_</a><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">IQ_LVL_VALUES</a><td>0x003f
<tr><td align=right><a href="#PSKEY_IQ_TRIM_CHANNEL">PSKEY_</a><td><a href="#PSKEY_IQ_TRIM_CHANNEL">IQ_TRIM_CHANNEL</a><td>0x0214
<tr><td align=right><a href="#PSKEY_IQ_TRIM_GAIN">PSKEY_</a><td><a href="#PSKEY_IQ_TRIM_GAIN">IQ_TRIM_GAIN</a><td>0x0215
<tr><td align=right><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_</a><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">IQ_TRIM_PIO_SETTINGS</a><td>0x023a
<tr><th colspan=3><a name="permuted_index_J">J</a>
<tr><td align=right><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_LOW_</a><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">JITTER_CONFIG</a><td>0x01ba
<tr><td align=right><a href="#PSKEY_DEVICE_JITTER">PSKEY_DEVICE_</a><td><a href="#PSKEY_DEVICE_JITTER">JITTER</a><td>0x0005
<tr><th colspan=3><a name="permuted_index_K">K</a>
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">KEY_BD_ADDR0</a><td>0x00ca
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">KEY_BD_ADDR0</a><td>0x00fe
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">KEY_BD_ADDR1</a><td>0x00cb
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">KEY_BD_ADDR1</a><td>0x00ff
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">KEY_BD_ADDR2</a><td>0x00cc
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">KEY_BD_ADDR2</a><td>0x0100
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">KEY_BD_ADDR3</a><td>0x00cd
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">KEY_BD_ADDR3</a><td>0x0101
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">KEY_BD_ADDR4</a><td>0x00ce
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">KEY_BD_ADDR4</a><td>0x0102
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">KEY_BD_ADDR5</a><td>0x00cf
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">KEY_BD_ADDR5</a><td>0x0103
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">KEY_BD_ADDR6</a><td>0x00d0
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">KEY_BD_ADDR6</a><td>0x0104
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">KEY_BD_ADDR7</a><td>0x00d1
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_LINK_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">KEY_BD_ADDR7</a><td>0x0105
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">KEY_BD_ADDR8</a><td>0x00d2
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">KEY_BD_ADDR9</a><td>0x00d3
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">KEY_BD_ADDR10</a><td>0x00d4
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">KEY_BD_ADDR11</a><td>0x00d5
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">KEY_BD_ADDR12</a><td>0x00d6
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">KEY_BD_ADDR13</a><td>0x00d7
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">KEY_BD_ADDR14</a><td>0x00d8
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_LINK_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">KEY_BD_ADDR15</a><td>0x00d9
<tr><td align=right><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_LM_USE_UNIT_</a><td><a href="#PSKEY_LM_USE_UNIT_KEY">KEY</a><td>0x00f0
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMAX">PSKEY_ENC_</a><td><a href="#PSKEY_ENC_KEY_LMAX">KEY_LMAX</a><td>0x00db
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMIN">PSKEY_ENC_</a><td><a href="#PSKEY_ENC_KEY_LMIN">KEY_LMIN</a><td>0x00da
<tr><td align=right><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_</a><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">KEY_PIGEON_HOLE</a><td>0x00c9
<tr><td align=right><a href="#PSKEY_MAX_PRIVATE_KEYS">PSKEY_MAX_PRIVATE_</a><td><a href="#PSKEY_MAX_PRIVATE_KEYS">KEYS</a><td>0x00fd
<tr><th colspan=3><a name="permuted_index_L">L</a>
<tr><td align=right><a href="#PSKEY_USB_LANGID">PSKEY_USB_</a><td><a href="#PSKEY_USB_LANGID">LANGID</a><td>0x02c9
<tr><td align=right><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">PSKEY_HIDIO_AVAGO_</a><td><a href="#PSKEY_HIDIO_AVAGO_LASER_CONFIG">LASER_CONFIG</a><td>0x0453
<tr><td align=right><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_LO_DIV_</a><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">LATCH_BYPASS</a><td>0x0393
<tr><td align=right><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_LC_ENABLE_</a><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">LATE_SAMPLE</a><td>0x004b
<tr><td align=right><a href="#PSKEY_LC_CLOCKS_CONFIG">PSKEY_</a><td><a href="#PSKEY_LC_CLOCKS_CONFIG">LC_CLOCKS_CONFIG</a><td>0x004f
<tr><td align=right><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">LC_COMBO_DISABLE_PIO_MASK</a><td>0x0028
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_BLOCK_CHANNELS">LC_COMBO_DOT11_BLOCK_CHANNELS</a><td>0x002b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">LC_COMBO_DOT11_CHANNEL_PIO_BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">LC_COMBO_DOT11_ESCO_RTX_PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">LC_COMBO_DOT11_FREQ_PIO_MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">LC_COMBO_DOT11_PIOS_ENABLE</a><td>0x004a
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">LC_COMBO_DOT11_PRIORITY_LEAD</a><td>0x0033
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">LC_COMBO_DOT11_PRIORITY_OVERRIDE</a><td>0x0045
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">LC_COMBO_DOT11_TX_PROTECTION_MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_</a><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">LC_COMBO_PRIORITY_PIO_MASK</a><td>0x0029
<tr><td align=right><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_</a><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">LC_CONNECTION_RX_WINDOW</a><td>0x002e
<tr><td align=right><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_</a><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">LC_DEFAULT_TX_POWER</a><td>0x0021
<tr><td align=right><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_</a><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">LC_ENABLE_LATE_SAMPLE</a><td>0x004b
<tr><td align=right><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_</a><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">LC_ENABLE_WATCHDOG_FAULT</a><td>0x0053
<tr><td align=right><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_</a><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">LC_ENHANCED_POWER_TABLE</a><td>0x0031
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">LC_FC_BUFFER_LOW_WATER_MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">LC_FC_POOLS_LOW_WATER_MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_</a><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">LC_LOST_SYNC_SLOTS</a><td>0x003b
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_</a><td><a href="#PSKEY_LC_MAX_TX_POWER">LC_MAX_TX_POWER</a><td>0x0017
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">LC_MAX_TX_POWER_NO_RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">PSKEY_</a><td><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">LC_MULTISLOT_HOLDOFF</a><td>0x0047
<tr><td align=right><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_</a><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">LC_PEER_POWER_PERIOD</a><td>0x001f
<tr><td align=right><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_</a><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">LC_RSSI_GOLDEN_RANGE</a><td>0x0022
<tr><td align=right><a href="#PSKEY_LC_USE_THROTTLING">PSKEY_</a><td><a href="#PSKEY_LC_USE_THROTTLING">LC_USE_THROTTLING</a><td>0x03b8
<tr><td align=right><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_</a><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">LC_WIDEBAND_RSSI_CONFIG</a><td>0x0032
<tr><td align=right><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_H4DS_</a><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">LE_TIMER_PERIOD</a><td>0x01cf
<tr><td align=right><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_OLD_BCSP_</a><td><a href="#PSKEY_USE_OLD_BCSP_LE">LE</a><td>0x01b4
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_COMBO_DOT11_PRIORITY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">LEAD</a><td>0x0033
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_ACL_PKT_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_SCO_PKT_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_STATIC_PREFIX_</a><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">LEN</a><td>0x0356
<tr><td align=right><a href="#PSKEY_ANA_RX_LEVEL">PSKEY_ANA_RX_</a><td><a href="#PSKEY_ANA_RX_LEVEL">LEVEL</a><td>0x020b
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">LEVEL</a><td>0x0111
<tr><td align=right><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_RX_</a><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">LEVEL_LOW_SIGNAL</a><td>0x003e
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_PIO_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">LEVEL</a><td>0x02d5
<tr><td align=right><a href="#PSKEY_AGC_HYST_LEVELS">PSKEY_AGC_HYST_</a><td><a href="#PSKEY_AGC_HYST_LEVELS">LEVELS</a><td>0x003d
<tr><td align=right><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_LM_CNF_CNT_</a><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">LIMIT</a><td>0x01aa
<tr><td align=right><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_CDMA_LO_ERROR_</a><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">LIMITS</a><td>0x03de
<tr><td align=right><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_LO_REF_</a><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">LIMITS</a><td>0x03df
<tr><td align=right><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_CDMA_LO_REF_</a><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">LIMITS</a><td>0x03ce
<tr><td align=right><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">LIN_REG_ENABLE</a><td>0x013a
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR0">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR0">LINK_KEY_BD_ADDR0</a><td>0x00ca
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">LINK_KEY_BD_ADDR0</a><td>0x00fe
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR1">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR1">LINK_KEY_BD_ADDR1</a><td>0x00cb
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">LINK_KEY_BD_ADDR1</a><td>0x00ff
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR2">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR2">LINK_KEY_BD_ADDR2</a><td>0x00cc
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">LINK_KEY_BD_ADDR2</a><td>0x0100
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR3">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR3">LINK_KEY_BD_ADDR3</a><td>0x00cd
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">LINK_KEY_BD_ADDR3</a><td>0x0101
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR4">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR4">LINK_KEY_BD_ADDR4</a><td>0x00ce
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">LINK_KEY_BD_ADDR4</a><td>0x0102
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR5">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR5">LINK_KEY_BD_ADDR5</a><td>0x00cf
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">LINK_KEY_BD_ADDR5</a><td>0x0103
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR6">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR6">LINK_KEY_BD_ADDR6</a><td>0x00d0
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">LINK_KEY_BD_ADDR6</a><td>0x0104
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR7">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR7">LINK_KEY_BD_ADDR7</a><td>0x00d1
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_PRIVATE_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">LINK_KEY_BD_ADDR7</a><td>0x0105
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR8">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR8">LINK_KEY_BD_ADDR8</a><td>0x00d2
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR9">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR9">LINK_KEY_BD_ADDR9</a><td>0x00d3
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR10">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR10">LINK_KEY_BD_ADDR10</a><td>0x00d4
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR11">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR11">LINK_KEY_BD_ADDR11</a><td>0x00d5
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR12">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR12">LINK_KEY_BD_ADDR12</a><td>0x00d6
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR13">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR13">LINK_KEY_BD_ADDR13</a><td>0x00d7
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR14">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR14">LINK_KEY_BD_ADDR14</a><td>0x00d8
<tr><td align=right><a href="#PSKEY_LINK_KEY_BD_ADDR15">PSKEY_</a><td><a href="#PSKEY_LINK_KEY_BD_ADDR15">LINK_KEY_BD_ADDR15</a><td>0x00d9
<tr><td align=right><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_</a><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">LM_CASUAL_SCAN_INTERVAL</a><td>0x010a
<tr><td align=right><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">PSKEY_BCSP_</a><td><a href="#PSKEY_BCSP_LM_CNF_CNT_LIMIT">LM_CNF_CNT_LIMIT</a><td>0x01aa
<tr><td align=right><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_</a><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">LM_MAX_ABSENCE_INDEX</a><td>0x0107
<tr><td align=right><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_</a><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">LM_MAX_EVENT_FILTERS</a><td>0x00f4
<tr><td align=right><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_</a><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">LM_MAX_PAGE_HOLD_TIME</a><td>0x00f7
<tr><td align=right><a href="#PSKEY_BCSP_LM_MODE">PSKEY_BCSP_</a><td><a href="#PSKEY_BCSP_LM_MODE">LM_MODE</a><td>0x0410
<tr><td align=right><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_BCSP_</a><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">LM_PS_BLOCK</a><td>0x0192
<tr><td align=right><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_BCSP_</a><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">LM_SYNC_RETRIES</a><td>0x0411
<tr><td align=right><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_</a><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">LM_TEST_SEND_ACCEPTED_TWICE</a><td>0x00f6
<tr><td align=right><a href="#PSKEY_BCSP_LM_TSHY">PSKEY_BCSP_</a><td><a href="#PSKEY_BCSP_LM_TSHY">LM_TSHY</a><td>0x0412
<tr><td align=right><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_</a><td><a href="#PSKEY_LM_USE_UNIT_KEY">LM_USE_UNIT_KEY</a><td>0x00f0
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMAX">PSKEY_ENC_KEY_</a><td><a href="#PSKEY_ENC_KEY_LMAX">LMAX</a><td>0x00db
<tr><td align=right><a href="#PSKEY_ENC_KEY_LMIN">PSKEY_ENC_KEY_</a><td><a href="#PSKEY_ENC_KEY_LMIN">LMIN</a><td>0x00da
<tr><td align=right><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_HCI_</a><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">LMP_LOCAL_VERSION</a><td>0x010d
<tr><td align=right><a href="#PSKEY_LMP_REMOTE_VERSION">PSKEY_</a><td><a href="#PSKEY_LMP_REMOTE_VERSION">LMP_REMOTE_VERSION</a><td>0x010e
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_</a><td><a href="#PSKEY_LO_ADC_AMPL_MAX">LO_ADC_AMPL_MAX</a><td>0x0213
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_</a><td><a href="#PSKEY_LO_ADC_AMPL_MIN">LO_ADC_AMPL_MIN</a><td>0x0212
<tr><td align=right><a href="#PSKEY_LO_DIV_LATCH_BYPASS">PSKEY_</a><td><a href="#PSKEY_LO_DIV_LATCH_BYPASS">LO_DIV_LATCH_BYPASS</a><td>0x0393
<tr><td align=right><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">PSKEY_CDMA_</a><td><a href="#PSKEY_CDMA_LO_ERROR_LIMITS">LO_ERROR_LIMITS</a><td>0x03de
<tr><td align=right><a href="#PSKEY_LO_LVL_MAX">PSKEY_</a><td><a href="#PSKEY_LO_LVL_MAX">LO_LVL_MAX</a><td>0x0211
<tr><td align=right><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">LO_LVL_TRIM_ENABLE</a><td>0x0328
<tr><td align=right><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_</a><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">LO_REF_LIMITS</a><td>0x03df
<tr><td align=right><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_CDMA_</a><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">LO_REF_LIMITS</a><td>0x03ce
<tr><td align=right><a href="#PSKEY_LO_VCO_STANDBY">PSKEY_</a><td><a href="#PSKEY_LO_VCO_STANDBY">LO_VCO_STANDBY</a><td>0x0392
<tr><td align=right><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">PSKEY_</a><td><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">LOCAL_NAME_SIMPLIFIED</a><td>0x0423
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">PSKEY_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">LOCAL_SUPPORTED_COMMANDS</a><td>0x0106
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">LOCAL_SUPPORTED_FEATURES</a><td>0x00ef
<tr><td align=right><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_HCI_LMP_</a><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">LOCAL_VERSION</a><td>0x010d
<tr><td align=right><a href="#PSKEY_LOOP_FILTER_TRIM">PSKEY_</a><td><a href="#PSKEY_LOOP_FILTER_TRIM">LOOP_FILTER_TRIM</a><td>0x03e4
<tr><td align=right><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_LC_</a><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">LOST_SYNC_SLOTS</a><td>0x003b
<tr><td align=right><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">LOW_JITTER_CONFIG</a><td>0x01ba
<tr><td align=right><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_RX_LEVEL_</a><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">LOW_SIGNAL</a><td>0x003e
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">LOW_WATER_MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_POOLS_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">LOW_WATER_MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_</a><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">LP_RUN_PERIOD</a><td>0x010c
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">LSB</a><td>0x015f
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_PK_R2N_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">LSB</a><td>0x0162
<tr><td align=right><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">PSKEY_ERROR_CODE_</a><td><a href="#PSKEY_ERROR_CODE_LTADDR_EXHAUSTION">LTADDR_EXHAUSTION</a><td>0x0114
<tr><td align=right><a href="#PSKEY_CLASS1_IQ_LVL">PSKEY_CLASS1_IQ_</a><td><a href="#PSKEY_CLASS1_IQ_LVL">LVL</a><td>0x03b0
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_PRE_</a><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">LVL_CLASS1</a><td>0x03a8
<tr><td align=right><a href="#PSKEY_LO_LVL_MAX">PSKEY_LO_</a><td><a href="#PSKEY_LO_LVL_MAX">LVL_MAX</a><td>0x0211
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_RX_DYNAMIC_</a><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">LVL_OFFSET</a><td>0x03d4
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">LVL</a><td>0x03d9
<tr><td align=right><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_LO_</a><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">LVL_TRIM_ENABLE</a><td>0x0328
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_PRE_</a><td><a href="#PSKEY_TX_PRE_LVL">LVL</a><td>0x0240
<tr><td align=right><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_AGC_IQ_</a><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">LVL_VALUES</a><td>0x003f
<tr><th colspan=3><a name="permuted_index_M">M</a>
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_VMAPP_PK_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">M_DASH</a><td>0x0160
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_DFU_ATTRIBUTES_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">MANIFESTATION_TOLERANT</a><td>0x03f4
<tr><td align=right><a href="#PSKEY_USB_MANUF_STRING">PSKEY_USB_</a><td><a href="#PSKEY_USB_MANUF_STRING">MANUF_STRING</a><td>0x02c1
<tr><td align=right><a href="#PSKEY_MOD_MANUF0">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF0">MANUF0</a><td>0x025e
<tr><td align=right><a href="#PSKEY_MOD_MANUF1">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF1">MANUF1</a><td>0x025f
<tr><td align=right><a href="#PSKEY_MOD_MANUF2">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF2">MANUF2</a><td>0x0260
<tr><td align=right><a href="#PSKEY_MOD_MANUF3">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF3">MANUF3</a><td>0x0261
<tr><td align=right><a href="#PSKEY_MOD_MANUF4">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF4">MANUF4</a><td>0x0262
<tr><td align=right><a href="#PSKEY_MOD_MANUF5">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF5">MANUF5</a><td>0x0263
<tr><td align=right><a href="#PSKEY_MOD_MANUF6">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF6">MANUF6</a><td>0x0264
<tr><td align=right><a href="#PSKEY_MOD_MANUF7">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF7">MANUF7</a><td>0x0265
<tr><td align=right><a href="#PSKEY_MOD_MANUF8">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF8">MANUF8</a><td>0x0266
<tr><td align=right><a href="#PSKEY_MOD_MANUF9">PSKEY_MOD_</a><td><a href="#PSKEY_MOD_MANUF9">MANUF9</a><td>0x0267
<tr><td align=right><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_AFH_MIN_</a><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">MAP_CHANGE</a><td>0x010b
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">MAP_SCO_CODEC</a><td>0x01b0
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">MAP_SCO_PCM</a><td>0x01ab
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">MAP_SCO_PCM_SLOT</a><td>0x01bd
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_LOW_WATER_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_POOLS_LOW_WATER_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_SUBNET_</a><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">MASK</a><td>0x0358
<tr><td align=right><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_COMBO_DISABLE_PIO_</a><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">MASK</a><td>0x0028
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_DOT11_FREQ_PIO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_PIO_</a><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">MASK</a><td>0x0029
<tr><td align=right><a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_PIO_PROTECT_</a><td><a href="#PSKEY_PIO_PROTECT_MASK">MASK</a><td>0x0202
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_PIO_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">MASK</a><td>0x02d7
<tr><td align=right><a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_REMOTE_</a><td><a href="#PSKEY_MAX_REMOTE_MASTERS">MASTERS</a><td>0x000f
<tr><td align=right><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_</a><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">MASTERY_WITH_SLAVERY</a><td>0x0010
<tr><td align=right><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">PSKEY_LM_</a><td><a href="#PSKEY_LM_MAX_ABSENCE_INDEX">MAX_ABSENCE_INDEX</a><td>0x0107
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">MAX_ACL_PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">MAX_ACL_PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_MAX_ACLS">PSKEY_</a><td><a href="#PSKEY_MAX_ACLS">MAX_ACLS</a><td>0x000d
<tr><td align=right><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_TX_</a><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">MAX_ATTEMPTS</a><td>0x01c5
<tr><td align=right><a href="#PSKEY_LM_MAX_EVENT_FILTERS">PSKEY_LM_</a><td><a href="#PSKEY_LM_MAX_EVENT_FILTERS">MAX_EVENT_FILTERS</a><td>0x00f4
<tr><td align=right><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">PSKEY_</a><td><a href="#PSKEY_MAX_FROZEN_HCI_HANDLES">MAX_FROZEN_HCI_HANDLES</a><td>0x0238
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MAX">PSKEY_LO_ADC_AMPL_</a><td><a href="#PSKEY_LO_ADC_AMPL_MAX">MAX</a><td>0x0213
<tr><td align=right><a href="#PSKEY_LO_LVL_MAX">PSKEY_LO_LVL_</a><td><a href="#PSKEY_LO_LVL_MAX">MAX</a><td>0x0211
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_0_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">MAX_PACKET_SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_</a><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">MAX_PAGE_HOLD_TIME</a><td>0x00f7
<tr><td align=right><a href="#PSKEY_USB_MAX_POWER">PSKEY_USB_</a><td><a href="#PSKEY_USB_MAX_POWER">MAX_POWER</a><td>0x02c6
<tr><td align=right><a href="#PSKEY_MAX_PRIVATE_KEYS">PSKEY_</a><td><a href="#PSKEY_MAX_PRIVATE_KEYS">MAX_PRIVATE_KEYS</a><td>0x00fd
<tr><td align=right><a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_</a><td><a href="#PSKEY_MAX_REMOTE_MASTERS">MAX_REMOTE_MASTERS</a><td>0x000f
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">MAX_SCO_PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">MAX_SCO_PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_MAX_SCOS">PSKEY_</a><td><a href="#PSKEY_MAX_SCOS">MAX_SCOS</a><td>0x000e
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_</a><td><a href="#PSKEY_LC_MAX_TX_POWER">MAX_TX_POWER</a><td>0x0017
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">MAX_TX_POWER_NO_RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_H4DS_MAXWU">PSKEY_H4DS_</a><td><a href="#PSKEY_H4DS_MAXWU">MAXWU</a><td>0x01cd
<tr><td align=right><a href="#PSKEY_MDNS_IPV4_ADDR">PSKEY_</a><td><a href="#PSKEY_MDNS_IPV4_ADDR">MDNS_IPV4_ADDR</a><td>0x035e
<tr><td align=right><a href="#PSKEY_MDNS_NAME">PSKEY_</a><td><a href="#PSKEY_MDNS_NAME">MDNS_NAME</a><td>0x035a
<tr><td align=right><a href="#PSKEY_MDNS_PORT">PSKEY_</a><td><a href="#PSKEY_MDNS_PORT">MDNS_PORT</a><td>0x035c
<tr><td align=right><a href="#PSKEY_MDNS_TTL">PSKEY_</a><td><a href="#PSKEY_MDNS_TTL">MDNS_TTL</a><td>0x035d
<tr><td align=right><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_HOLD_ERROR_</a><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">MESSAGE_NUMBER</a><td>0x0113
<tr><td align=right><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_OFFSET_HALF_</a><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">MHZ</a><td>0x0217
<tr><td align=right><a href="#PSKEY_RX_MIN_ATTEN">PSKEY_RX_</a><td><a href="#PSKEY_RX_MIN_ATTEN">MIN_ATTEN</a><td>0x0249
<tr><td align=right><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_PREFERRED_</a><td><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">MIN_ATTENUATION</a><td>0x0044
<tr><td align=right><a href="#PSKEY_MIN_CPU_CLOCK">PSKEY_</a><td><a href="#PSKEY_MIN_CPU_CLOCK">MIN_CPU_CLOCK</a><td>0x21d5
<tr><td align=right><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">PSKEY_CODEC_</a><td><a href="#PSKEY_CODEC_MIN_CPU_CLOCK">MIN_CPU_CLOCK</a><td>0x21df
<tr><td align=right><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">MIN_CPU_CLOCK</a><td>0x024d
<tr><td align=right><a href="#PSKEY_LO_ADC_AMPL_MIN">PSKEY_LO_ADC_AMPL_</a><td><a href="#PSKEY_LO_ADC_AMPL_MIN">MIN</a><td>0x0212
<tr><td align=right><a href="#PSKEY_AFH_MIN_MAP_CHANGE">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_MIN_MAP_CHANGE">MIN_MAP_CHANGE</a><td>0x010b
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">MIN_UART_HCI_SCO_SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_MIN_WAIT_STATES">PSKEY_</a><td><a href="#PSKEY_MIN_WAIT_STATES">MIN_WAIT_STATES</a><td>0x03c6
<tr><td align=right><a href="#PSKEY_GBL_MISC_ENABLES">PSKEY_GBL_</a><td><a href="#PSKEY_GBL_MISC_ENABLES">MISC_ENABLES</a><td>0x0221
<tr><td align=right><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_TX_MR_</a><td><a href="#PSKEY_TX_MR_MOD_DELAY">MOD_DELAY</a><td>0x0038
<tr><td align=right><a href="#PSKEY_MOD_MANUF0">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF0">MOD_MANUF0</a><td>0x025e
<tr><td align=right><a href="#PSKEY_MOD_MANUF1">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF1">MOD_MANUF1</a><td>0x025f
<tr><td align=right><a href="#PSKEY_MOD_MANUF2">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF2">MOD_MANUF2</a><td>0x0260
<tr><td align=right><a href="#PSKEY_MOD_MANUF3">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF3">MOD_MANUF3</a><td>0x0261
<tr><td align=right><a href="#PSKEY_MOD_MANUF4">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF4">MOD_MANUF4</a><td>0x0262
<tr><td align=right><a href="#PSKEY_MOD_MANUF5">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF5">MOD_MANUF5</a><td>0x0263
<tr><td align=right><a href="#PSKEY_MOD_MANUF6">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF6">MOD_MANUF6</a><td>0x0264
<tr><td align=right><a href="#PSKEY_MOD_MANUF7">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF7">MOD_MANUF7</a><td>0x0265
<tr><td align=right><a href="#PSKEY_MOD_MANUF8">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF8">MOD_MANUF8</a><td>0x0266
<tr><td align=right><a href="#PSKEY_MOD_MANUF9">PSKEY_</a><td><a href="#PSKEY_MOD_MANUF9">MOD_MANUF9</a><td>0x0267
<tr><td align=right><a href="#PSKEY_BCSP_LM_MODE">PSKEY_BCSP_LM_</a><td><a href="#PSKEY_BCSP_LM_MODE">MODE</a><td>0x0410
<tr><td align=right><a href="#PSKEY_CPU_IDLE_MODE">PSKEY_CPU_IDLE_</a><td><a href="#PSKEY_CPU_IDLE_MODE">MODE</a><td>0x0251
<tr><td align=right><a href="#PSKEY_EDR_SWITCH_MODE">PSKEY_EDR_SWITCH_</a><td><a href="#PSKEY_EDR_SWITCH_MODE">MODE</a><td>0x0051
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_DOT11_TX_PROTECTION_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_EDR_</a><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">MODE_SWITCH_PIO</a><td>0x0052
<tr><td align=right><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">PSKEY_RADIOTEST_DISABLE_</a><td><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">MODULATION</a><td>0x032c
<tr><td align=right><a href="#PSKEY_MODULE_DESIGN">PSKEY_</a><td><a href="#PSKEY_MODULE_DESIGN">MODULE_DESIGN</a><td>0x025a
<tr><td align=right><a href="#PSKEY_MODULE_ID">PSKEY_</a><td><a href="#PSKEY_MODULE_ID">MODULE_ID</a><td>0x0259
<tr><td align=right><a href="#PSKEY_MODULE_SECURITY_CODE">PSKEY_</a><td><a href="#PSKEY_MODULE_SECURITY_CODE">MODULE_SECURITY_CODE</a><td>0x025c
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_PK_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">MODULUS_LSB</a><td>0x015f
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_PK_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">MODULUS_MSB</a><td>0x015e
<tr><td align=right><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_</a><td><a href="#PSKEY_MR_ANA_RX_FTRIM">MR_ANA_RX_FTRIM</a><td>0x03bf
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">MR_ENABLE_RX_GOLDEN_CURVE_TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_RX_</a><td><a href="#PSKEY_RX_MR_EQ_TAPS">MR_EQ_TAPS</a><td>0x03a9
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">MR_FTRIM_OFFSET_6DB</a><td>0x0041
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">MR_FTRIM_OFFSET_12DB</a><td>0x0040
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_TX_</a><td><a href="#PSKEY_TX_MR_MOD_DELAY">MR_MOD_DELAY</a><td>0x0038
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_MR_PIO_CONFIG">PSKEY_</a><td><a href="#PSKEY_MR_PIO_CONFIG">MR_PIO_CONFIG</a><td>0x03b2
<tr><td align=right><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_</a><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">MR_RX_FILTER_TRIM_POINTS</a><td>0x21dc
<tr><td align=right><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_</a><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">MR_RX_GOLDEN_CURVE_SHAPE</a><td>0x21db
<tr><td align=right><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_RX_</a><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">MR_SAMP_CONFIG</a><td>0x003c
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_RX_</a><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">MR_SYNC_CONFIG</a><td>0x003a
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_RX_</a><td><a href="#PSKEY_RX_MR_SYNC_TIMING">MR_SYNC_TIMING</a><td>0x0039
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_MR_TX_CONFIG2">PSKEY_</a><td><a href="#PSKEY_MR_TX_CONFIG2">MR_TX_CONFIG2</a><td>0x03ba
<tr><td align=right><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_</a><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">MR_TX_FILTER_CONFIG</a><td>0x03bb
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">MR_TX_IF_ATTEN_OFF_TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_ON_ACR_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">MS_FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_PK_MODULUS_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">MSB</a><td>0x015e
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_PK_R2N_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">MSB</a><td>0x0161
<tr><td align=right><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">PSKEY_LC_</a><td><a href="#PSKEY_LC_MULTISLOT_HOLDOFF">MULTISLOT_HOLDOFF</a><td>0x0047
<tr><th colspan=3><a name="permuted_index_N">N</a>
<tr><td align=right><a href="#PSKEY_DEVICE_NAME">PSKEY_DEVICE_</a><td><a href="#PSKEY_DEVICE_NAME">NAME</a><td>0x0108
<tr><td align=right><a href="#PSKEY_MDNS_NAME">PSKEY_MDNS_</a><td><a href="#PSKEY_MDNS_NAME">NAME</a><td>0x035a
<tr><td align=right><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">PSKEY_LOCAL_</a><td><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">NAME_SIMPLIFIED</a><td>0x0423
<tr><td align=right><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_CVSD_USE_</a><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">NEW_FILTER</a><td>0x01b5
<tr><td align=right><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_</a><td><a href="#PSKEY_NO_CAL_ON_BOOT">NO_CAL_ON_BOOT</a><td>0x0042
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">NO_DROP_ON_ACR_MS_FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_TX_POWER_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">NO_RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">NON_BCSP_EN</a><td>0x0402
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">NON_BCSP_EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_HCI_NOP_DISABLE">PSKEY_HCI_</a><td><a href="#PSKEY_HCI_NOP_DISABLE">NOP_DISABLE</a><td>0x00f2
<tr><td align=right><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">PSKEY_HOLD_ERROR_MESSAGE_</a><td><a href="#PSKEY_HOLD_ERROR_MESSAGE_NUMBER">NUMBER</a><td>0x0113
<tr><td align=right><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_USB_SERIAL_</a><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">NUMBER_STRING</a><td>0x02c3
<tr><th colspan=3><a name="permuted_index_O">O</a>
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">OFF_TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">PSKEY_MR_FTRIM_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_6DB">OFFSET_6DB</a><td>0x0041
<tr><td align=right><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">PSKEY_MR_FTRIM_</a><td><a href="#PSKEY_MR_FTRIM_OFFSET_12DB">OFFSET_12DB</a><td>0x0040
<tr><td align=right><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_TRANSMIT_</a><td><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">OFFSET_CLASS1</a><td>0x03b4
<tr><td align=right><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_TX_</a><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">OFFSET_HALF_MHZ</a><td>0x0217
<tr><td align=right><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_RX_DYNAMIC_LVL_</a><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">OFFSET</a><td>0x03d4
<tr><td align=right><a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_TEST_DELTA_</a><td><a href="#PSKEY_TEST_DELTA_OFFSET">OFFSET</a><td>0x03d6
<tr><td align=right><a href="#PSKEY_TEST_FORCE_OFFSET">PSKEY_TEST_FORCE_</a><td><a href="#PSKEY_TEST_FORCE_OFFSET">OFFSET</a><td>0x03d3
<tr><td align=right><a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_TRANSMIT_</a><td><a href="#PSKEY_TRANSMIT_OFFSET">OFFSET</a><td>0x03c1
<tr><td align=right><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_USE_</a><td><a href="#PSKEY_USE_OLD_BCSP_LE">OLD_BCSP_LE</a><td>0x01b4
<tr><td align=right><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">PSKEY_NO_DROP_</a><td><a href="#PSKEY_NO_DROP_ON_ACR_MS_FAIL">ON_ACR_MS_FAIL</a><td>0x00fc
<tr><td align=right><a href="#PSKEY_NO_CAL_ON_BOOT">PSKEY_NO_CAL_</a><td><a href="#PSKEY_NO_CAL_ON_BOOT">ON_BOOT</a><td>0x0042
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_BOOTMODE_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">ON_HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_USE_CRC_</a><td><a href="#PSKEY_UART_USE_CRC_ON_TX">ON_TX</a><td>0x0408
<tr><td align=right><a href="#PSKEY_ONCHIP_HCI_CLIENT">PSKEY_</a><td><a href="#PSKEY_ONCHIP_HCI_CLIENT">ONCHIP_HCI_CLIENT</a><td>0x03cc
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_AFH_OPTIONS">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_OPTIONS">OPTIONS</a><td>0x00f9
<tr><td align=right><a href="#PSKEY_CODEC_OUT_GAIN">PSKEY_CODEC_</a><td><a href="#PSKEY_CODEC_OUT_GAIN">OUT_GAIN</a><td>0x01b7
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_COMBO_DOT11_PRIORITY_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">OVERRIDE</a><td>0x0045
<tr><th colspan=3><a name="permuted_index_P">P</a>
<tr><td align=right><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_</a><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PA_CLASS1_PIO</a><td>0x03b3
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PA_CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PA_CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PA</a><td>0x03da
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_0_MAX_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PACKET_SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_MAX_</a><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PAGE_HOLD_TIME</a><td>0x00f7
<tr><td align=right><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PSKEY_</a><td><a href="#PSKEY_PAGETABLE_DESTRUCTION_DELAY">PAGETABLE_DESTRUCTION_DELAY</a><td>0x0239
<tr><td align=right><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PARITY_BIT</a><td>0x03fd
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PARITY_BIT</a><td>0x0418
<tr><td align=right><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_HCI_EXTN_</a><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PAYLOAD_SIZE</a><td>0x01a7
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_PCM_ALWAYS_ENABLE">PSKEY_</a><td><a href="#PSKEY_PCM_ALWAYS_ENABLE">PCM_ALWAYS_ENABLE</a><td>0x01c9
<tr><td align=right><a href="#PSKEY_PCM_CONFIG32">PSKEY_</a><td><a href="#PSKEY_PCM_CONFIG32">PCM_CONFIG32</a><td>0x01b3
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PCM_CVSD_RX_HI_FREQ_BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PCM_CVSD_TX_HI_FREQ_BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_</a><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PCM_CVSD_USE_NEW_FILTER</a><td>0x01b5
<tr><td align=right><a href="#PSKEY_PCM_FORMAT">PSKEY_</a><td><a href="#PSKEY_PCM_FORMAT">PCM_FORMAT</a><td>0x01b6
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_SCO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PCM</a><td>0x01ab
<tr><td align=right><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PSKEY_</a><td><a href="#PSKEY_PCM_LOW_JITTER_CONFIG">PCM_LOW_JITTER_CONFIG</a><td>0x01ba
<tr><td align=right><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PSKEY_</a><td><a href="#PSKEY_PCM_MIN_CPU_CLOCK">PCM_MIN_CPU_CLOCK</a><td>0x024d
<tr><td align=right><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_</a><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PCM_SLAVE_PROVIDE_CLOCK</a><td>0x01e5
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PCM_SLOT</a><td>0x01bd
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_HOSTIO_SCO_</a><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PCM_THRESHOLDS</a><td>0x01bb
<tr><td align=right><a href="#PSKEY_PCM0_ATTENUATION">PSKEY_</a><td><a href="#PSKEY_PCM0_ATTENUATION">PCM0_ATTENUATION</a><td>0x020f
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PSKEY_DRAIN_BORE_CURRENT_</a><td><a href="#PSKEY_DRAIN_BORE_CURRENT_PEAK">PEAK</a><td>0x03e3
<tr><td align=right><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_LC_</a><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">PEER_POWER_PERIOD</a><td>0x001f
<tr><td align=right><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_LP_RUN_</a><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PERIOD</a><td>0x010c
<tr><td align=right><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_RSSI_RUN_</a><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PERIOD</a><td>0x00fa
<tr><td align=right><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_H4DS_LE_TIMER_</a><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PERIOD</a><td>0x01cf
<tr><td align=right><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_H4DS_TWU_TIMER_</a><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PERIOD</a><td>0x01d0
<tr><td align=right><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_UART_IDLE_TIMER_</a><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PERIOD</a><td>0x01d1
<tr><td align=right><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PSKEY_HCI_HANDLE_FREEZE_</a><td><a href="#PSKEY_HCI_HANDLE_FREEZE_PERIOD">PERIOD</a><td>0x0237
<tr><td align=right><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_HOSTIO_BREAK_POLL_</a><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PERIOD</a><td>0x01ad
<tr><td align=right><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_LC_PEER_POWER_</a><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">PERIOD</a><td>0x001f
<tr><td align=right><a href="#PSKEY_WD_PERIOD">PSKEY_WD_</a><td><a href="#PSKEY_WD_PERIOD">PERIOD</a><td>0x01f8
<tr><td align=right><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_IQ_ENABLE_</a><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PHASE_TRIM</a><td>0x022d
<tr><td align=right><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PSKEY_FREE_KEY_</a><td><a href="#PSKEY_FREE_KEY_PIGEON_HOLE">PIGEON_HOLE</a><td>0x00c9
<tr><td align=right><a href="#PSKEY_FIXED_PIN">PSKEY_FIXED_</a><td><a href="#PSKEY_FIXED_PIN">PIN</a><td>0x035b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PSKEY_LC_COMBO_DOT11_CHANNEL_</a><td><a href="#PSKEY_LC_COMBO_DOT11_CHANNEL_PIO_BASE">PIO_BASE</a><td>0x002a
<tr><td align=right><a href="#PSKEY_CODEC_PIO">PSKEY_CODEC_</a><td><a href="#PSKEY_CODEC_PIO">PIO</a><td>0x01b9
<tr><td align=right><a href="#PSKEY_MR_PIO_CONFIG">PSKEY_MR_</a><td><a href="#PSKEY_MR_PIO_CONFIG">PIO_CONFIG</a><td>0x03b2
<tr><td align=right><a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_TXRX_</a><td><a href="#PSKEY_TXRX_PIO_CONTROL">PIO_CONTROL</a><td>0x0209
<tr><td align=right><a href="#PSKEY_USB_PIO_DETACH">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_DETACH">PIO_DETACH</a><td>0x02ce
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_SUSPEND_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PIO_DIR</a><td>0x02d6
<tr><td align=right><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_EDR_MODE_SWITCH_</a><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PIO</a><td>0x0052
<tr><td align=right><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_FORCE_16MHZ_REF_</a><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PIO</a><td>0x03e1
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_SUSPEND_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PIO_LEVEL</a><td>0x02d5
<tr><td align=right><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PSKEY_LC_COMBO_DISABLE_</a><td><a href="#PSKEY_LC_COMBO_DISABLE_PIO_MASK">PIO_MASK</a><td>0x0028
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PSKEY_LC_COMBO_DOT11_FREQ_</a><td><a href="#PSKEY_LC_COMBO_DOT11_FREQ_PIO_MASK">PIO_MASK</a><td>0x0035
<tr><td align=right><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_PRIORITY_</a><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PIO_MASK</a><td>0x0029
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_SUSPEND_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PIO_MASK</a><td>0x02d7
<tr><td align=right><a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_</a><td><a href="#PSKEY_PIO_PROTECT_MASK">PIO_PROTECT_MASK</a><td>0x0202
<tr><td align=right><a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_PULLUP">PIO_PULLUP</a><td>0x02d0
<tr><td align=right><a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_RESUME">PIO_RESUME</a><td>0x02d3
<tr><td align=right><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_IQ_TRIM_</a><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PIO_SETTINGS</a><td>0x023a
<tr><td align=right><a href="#PSKEY_INITIAL_PIO_STATE">PSKEY_INITIAL_</a><td><a href="#PSKEY_INITIAL_PIO_STATE">PIO_STATE</a><td>0x03b5
<tr><td align=right><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_TX_AVOID_PA_CLASS1_</a><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PIO</a><td>0x03b3
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_HOST_INTERFACE_</a><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PIO_USB</a><td>0x0250
<tr><td align=right><a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_VBUS">PIO_VBUS</a><td>0x02d1
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PIO_WAKE</a><td>0x0255
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PIO_WAKE_TIMEOUT</a><td>0x02d2
<tr><td align=right><a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_</a><td><a href="#PSKEY_PIO_WAKEUP_STATE">PIO_WAKEUP_STATE</a><td>0x039f
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_</a><td><a href="#PSKEY_USB_PIO_WAKEUP">PIO_WAKEUP</a><td>0x02cf
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PIOS_ENABLE">PIOS_ENABLE</a><td>0x004a
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_VMAPP_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PK_M_DASH</a><td>0x0160
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_VMAPP_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PK_MODULUS_LSB</a><td>0x015f
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_VMAPP_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PK_MODULUS_MSB</a><td>0x015e
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PK_R2N_LSB</a><td>0x0162
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PK_R2N_MSB</a><td>0x0161
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PSKEY_H_HC_FC_MAX_ACL_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKT_LEN">PKT_LEN</a><td>0x0011
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_SCO_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PSKEY_H_HC_FC_MAX_ACL_</a><td><a href="#PSKEY_H_HC_FC_MAX_ACL_PKTS">PKTS</a><td>0x0013
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_MAX_SCO_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_PMALLOC_SIZES">PSKEY_</a><td><a href="#PSKEY_PMALLOC_SIZES">PMALLOC_SIZES</a><td>0x0203
<tr><td align=right><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_RX_FILTER_TRIM_</a><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">POINTS</a><td>0x21dc
<tr><td align=right><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">PSKEY_HOSTIO_BREAK_</a><td><a href="#PSKEY_HOSTIO_BREAK_POLL_PERIOD">POLL_PERIOD</a><td>0x01ad
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">POOLS_LOW_WATER_MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_MDNS_PORT">PSKEY_MDNS_</a><td><a href="#PSKEY_MDNS_PORT">PORT</a><td>0x035c
<tr><td align=right><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_DRAIN_TX_</a><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">POWER_BASE</a><td>0x0257
<tr><td align=right><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_TX_</a><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">POWER</a><td>0x0021
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_TX_</a><td><a href="#PSKEY_LC_MAX_TX_POWER">POWER</a><td>0x0017
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_TX_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">POWER_NO_RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_LC_PEER_POWER_PERIOD">PSKEY_LC_PEER_</a><td><a href="#PSKEY_LC_PEER_POWER_PERIOD">POWER_PERIOD</a><td>0x001f
<tr><td align=right><a href="#PSKEY_HFP_POWER_TABLE">PSKEY_HFP_</a><td><a href="#PSKEY_HFP_POWER_TABLE">POWER_TABLE</a><td>0x0360
<tr><td align=right><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_</a><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">POWER_TABLE</a><td>0x0031
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_POWER">PSKEY_USB_ATTRIBUTES_</a><td><a href="#PSKEY_USB_ATTRIBUTES_POWER">POWER</a><td>0x03f2
<tr><td align=right><a href="#PSKEY_USB_MAX_POWER">PSKEY_USB_MAX_</a><td><a href="#PSKEY_USB_MAX_POWER">POWER</a><td>0x02c6
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_TX_</a><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">PRE_LVL_CLASS1</a><td>0x03a8
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_TX_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PRE_LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_DELTA_TX_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PRE_LVL</a><td>0x03d9
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL">PSKEY_TX_</a><td><a href="#PSKEY_TX_PRE_LVL">PRE_LVL</a><td>0x0240
<tr><td align=right><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PSKEY_</a><td><a href="#PSKEY_PREFERRED_MIN_ATTENUATION">PREFERRED_MIN_ATTENUATION</a><td>0x0044
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_STATIC_</a><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PREFIX_LEN</a><td>0x0356
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_DOT11_ESCO_RTX_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_LEAD">PRIORITY_LEAD</a><td>0x0033
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_PRIORITY_OVERRIDE">PRIORITY_OVERRIDE</a><td>0x0045
<tr><td align=right><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PSKEY_LC_COMBO_</a><td><a href="#PSKEY_LC_COMBO_PRIORITY_PIO_MASK">PRIORITY_PIO_MASK</a><td>0x0029
<tr><td align=right><a href="#PSKEY_MAX_PRIVATE_KEYS">PSKEY_MAX_</a><td><a href="#PSKEY_MAX_PRIVATE_KEYS">PRIVATE_KEYS</a><td>0x00fd
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR0">PRIVATE_LINK_KEY_BD_ADDR0</a><td>0x00fe
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR1">PRIVATE_LINK_KEY_BD_ADDR1</a><td>0x00ff
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR2">PRIVATE_LINK_KEY_BD_ADDR2</a><td>0x0100
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR3">PRIVATE_LINK_KEY_BD_ADDR3</a><td>0x0101
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR4">PRIVATE_LINK_KEY_BD_ADDR4</a><td>0x0102
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR5">PRIVATE_LINK_KEY_BD_ADDR5</a><td>0x0103
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR6">PRIVATE_LINK_KEY_BD_ADDR6</a><td>0x0104
<tr><td align=right><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PSKEY_</a><td><a href="#PSKEY_PRIVATE_LINK_KEY_BD_ADDR7">PRIVATE_LINK_KEY_BD_ADDR7</a><td>0x0105
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_ID">PSKEY_USB_</a><td><a href="#PSKEY_USB_PRODUCT_ID">PRODUCT_ID</a><td>0x02bf
<tr><td align=right><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_USB_DFU_</a><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">PRODUCT_ID</a><td>0x02cb
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_STRING">PSKEY_USB_</a><td><a href="#PSKEY_USB_PRODUCT_STRING">PRODUCT_STRING</a><td>0x02c2
<tr><td align=right><a href="#PSKEY_PIO_PROTECT_MASK">PSKEY_PIO_</a><td><a href="#PSKEY_PIO_PROTECT_MASK">PROTECT_MASK</a><td>0x0202
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_DOT11_TX_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PROTECTION_MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO0">PROTOCOL_INFO0</a><td>0x0194
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO1">PROTOCOL_INFO1</a><td>0x0195
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO2">PROTOCOL_INFO2</a><td>0x0196
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO3">PROTOCOL_INFO3</a><td>0x0197
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO4">PROTOCOL_INFO4</a><td>0x0198
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO5">PROTOCOL_INFO5</a><td>0x0199
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO6">PROTOCOL_INFO6</a><td>0x019a
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO7">PROTOCOL_INFO7</a><td>0x019b
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO8">PROTOCOL_INFO8</a><td>0x019c
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO9">PROTOCOL_INFO9</a><td>0x019d
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO10">PROTOCOL_INFO10</a><td>0x019e
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO11">PROTOCOL_INFO11</a><td>0x019f
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO12">PROTOCOL_INFO12</a><td>0x01a0
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO13">PROTOCOL_INFO13</a><td>0x01a1
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO14">PROTOCOL_INFO14</a><td>0x01a2
<tr><td align=right><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_PROTOCOL_INFO15">PROTOCOL_INFO15</a><td>0x01a3
<tr><td align=right><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_PCM_SLAVE_</a><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PROVIDE_CLOCK</a><td>0x01e5
<tr><td align=right><a href="#PSKEY_BCSP_LM_PS_BLOCK">PSKEY_BCSP_LM_</a><td><a href="#PSKEY_BCSP_LM_PS_BLOCK">PS_BLOCK</a><td>0x0192
<tr><td align=right><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PSKEY_HOSTIO_FC_</a><td><a href="#PSKEY_HOSTIO_FC_PS_BLOCK">PS_BLOCK</a><td>0x0193
<tr><td align=right><a href="#PSKEY_PSBC_DATA_VERSION">PSKEY_</a><td><a href="#PSKEY_PSBC_DATA_VERSION">PSBC_DATA_VERSION</a><td>0x020d
<tr><td align=right><a href="#PSKEY_USB_PIO_PULLUP">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_PULLUP">PULLUP</a><td>0x02d0
<tr><th colspan=3><a name="permuted_index_R">R</a>
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_VMAPP_PK_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">R2N_LSB</a><td>0x0162
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_VMAPP_PK_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">R2N_MSB</a><td>0x0161
<tr><td align=right><a href="#PSKEY_TRIM_RADIO_FILTERS">PSKEY_TRIM_</a><td><a href="#PSKEY_TRIM_RADIO_FILTERS">RADIO_FILTERS</a><td>0x03c2
<tr><td align=right><a href="#PSKEY_RADIOTEST_ATTEN_INIT">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_ATTEN_INIT">RADIOTEST_ATTEN_INIT</a><td>0x0320
<tr><td align=right><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">RADIOTEST_CDMA_LO_REF_LIMITS</a><td>0x03ce
<tr><td align=right><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_DISABLE_MODULATION">RADIOTEST_DISABLE_MODULATION</a><td>0x032c
<tr><td align=right><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">RADIOTEST_FIRST_TRIM_TIME</a><td>0x0326
<tr><td align=right><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">RADIOTEST_LO_LVL_TRIM_ENABLE</a><td>0x0328
<tr><td align=right><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_</a><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">RADIOTEST_SUBSEQUENT_TRIM_TIME</a><td>0x0327
<tr><td align=right><a href="#PSKEY_TX_GAIN_RAMP">PSKEY_TX_GAIN_</a><td><a href="#PSKEY_TX_GAIN_RAMP">RAMP</a><td>0x001d
<tr><td align=right><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_RSSI_GOLDEN_</a><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">RANGE</a><td>0x0022
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_CONFIG_RX_</a><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">RATE_DELAY</a><td>0x0403
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_CONFIG_RX_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">RATE_DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_UPDATE_</a><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">RATE</a><td>0x03c9
<tr><td align=right><a href="#PSKEY_UART_BAUD_RATE">PSKEY_UART_BAUD_</a><td><a href="#PSKEY_UART_BAUD_RATE">RATE</a><td>0x0204
<tr><td align=right><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_TRAP_BAD_DIVISION_</a><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">RATIOS</a><td>0x03cf
<tr><td align=right><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">REENABLE_CHANNEL_TIME</a><td>0x00fb
<tr><td align=right><a href="#PSKEY_CDMA_LO_REF_LIMITS">PSKEY_CDMA_LO_</a><td><a href="#PSKEY_CDMA_LO_REF_LIMITS">REF_LIMITS</a><td>0x03df
<tr><td align=right><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">PSKEY_RADIOTEST_CDMA_LO_</a><td><a href="#PSKEY_RADIOTEST_CDMA_LO_REF_LIMITS">REF_LIMITS</a><td>0x03ce
<tr><td align=right><a href="#PSKEY_FORCE_16MHZ_REF_PIO">PSKEY_FORCE_16MHZ_</a><td><a href="#PSKEY_FORCE_16MHZ_REF_PIO">REF_PIO</a><td>0x03e1
<tr><td align=right><a href="#PSKEY_DFU_LIN_REG_ENABLE">PSKEY_DFU_LIN_</a><td><a href="#PSKEY_DFU_LIN_REG_ENABLE">REG_ENABLE</a><td>0x013a
<tr><td align=right><a href="#PSKEY_MAX_REMOTE_MASTERS">PSKEY_MAX_</a><td><a href="#PSKEY_MAX_REMOTE_MASTERS">REMOTE_MASTERS</a><td>0x000f
<tr><td align=right><a href="#PSKEY_LMP_REMOTE_VERSION">PSKEY_LMP_</a><td><a href="#PSKEY_LMP_REMOTE_VERSION">REMOTE_VERSION</a><td>0x010e
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_ENABLE">PSKEY_CLOCK_</a><td><a href="#PSKEY_CLOCK_REQUEST_ENABLE">REQUEST_ENABLE</a><td>0x0246
<tr><td align=right><a href="#PSKEY_CLOCK_REQUEST_FEATURES">PSKEY_CLOCK_</a><td><a href="#PSKEY_CLOCK_REQUEST_FEATURES">REQUEST_FEATURES</a><td>0x03b6
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">RESET_BOOTMODE_ON_HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_UART_</a><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">RESET_TIMEOUT</a><td>0x01a4
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_RF_RESONANCE_TRIM">PSKEY_RF_</a><td><a href="#PSKEY_RF_RESONANCE_TRIM">RESONANCE_TRIM</a><td>0x0254
<tr><td align=right><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_AFH_ADAPTATION_</a><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">RESPONSE_TIME</a><td>0x00f8
<tr><td align=right><a href="#PSKEY_USB_PIO_RESUME">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_RESUME">RESUME</a><td>0x02d3
<tr><td align=right><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_BCSP_LM_SYNC_</a><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">RETRIES</a><td>0x0411
<tr><td align=right><a href="#PSKEY_UART_SEQ_RETRIES">PSKEY_UART_SEQ_</a><td><a href="#PSKEY_UART_SEQ_RETRIES">RETRIES</a><td>0x0406
<tr><td align=right><a href="#PSKEY_RF_RESONANCE_TRIM">PSKEY_</a><td><a href="#PSKEY_RF_RESONANCE_TRIM">RF_RESONANCE_TRIM</a><td>0x0254
<tr><td align=right><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_</a><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">RF_TRAP_BAD_DIVISION_RATIOS</a><td>0x03cf
<tr><td align=right><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_</a><td><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">RFCOMM_FCOFF_THRESHOLD</a><td>0x0353
<tr><td align=right><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_</a><td><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">RFCOMM_FCON_THRESHOLD</a><td>0x0352
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_STATIC_</a><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">ROUTER_ADDR</a><td>0x0359
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_STATIC_</a><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">ROUTER_ADDR</a><td>0x0357
<tr><td align=right><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_LC_WIDEBAND_</a><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">RSSI_CONFIG</a><td>0x0032
<tr><td align=right><a href="#PSKEY_RSSI_CORRECTION">PSKEY_</a><td><a href="#PSKEY_RSSI_CORRECTION">RSSI_CORRECTION</a><td>0x03c5
<tr><td align=right><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">PSKEY_LC_</a><td><a href="#PSKEY_LC_RSSI_GOLDEN_RANGE">RSSI_GOLDEN_RANGE</a><td>0x0022
<tr><td align=right><a href="#PSKEY_RSSI_HI_TARGET">PSKEY_</a><td><a href="#PSKEY_RSSI_HI_TARGET">RSSI_HI_TARGET</a><td>0x0043
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_TX_POWER_NO_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">RSSI_LP_RUN_PERIOD</a><td>0x010c
<tr><td align=right><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">RSSI_RUN_PERIOD</a><td>0x00fa
<tr><td align=right><a href="#PSKEY_AFH_RSSI_THRESHOLD">PSKEY_AFH_</a><td><a href="#PSKEY_AFH_RSSI_THRESHOLD">RSSI_THRESHOLD</a><td>0x0109
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">RTS_AUTO_EN</a><td>0x03ff
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">RTS_AUTO_EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_DEEP_SLEEP_CLEAR_</a><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">RTS</a><td>0x0252
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_RTS">RTS</a><td>0x0400
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">RTS</a><td>0x041b
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">PSKEY_LC_COMBO_DOT11_ESCO_</a><td><a href="#PSKEY_LC_COMBO_DOT11_ESCO_RTX_PRIORITY">RTX_PRIORITY</a><td>0x0050
<tr><td align=right><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">PSKEY_AFH_RSSI_</a><td><a href="#PSKEY_AFH_RSSI_RUN_PERIOD">RUN_PERIOD</a><td>0x00fa
<tr><td align=right><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">PSKEY_AFH_RSSI_LP_</a><td><a href="#PSKEY_AFH_RSSI_LP_RUN_PERIOD">RUN_PERIOD</a><td>0x010c
<tr><td align=right><a href="#PSKEY_RX_ATTEN_BACKOFF">PSKEY_</a><td><a href="#PSKEY_RX_ATTEN_BACKOFF">RX_ATTEN_BACKOFF</a><td>0x03ca
<tr><td align=right><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_</a><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">RX_ATTEN_UPDATE_RATE</a><td>0x03c9
<tr><td align=right><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">PSKEY_</a><td><a href="#PSKEY_RX_DYNAMIC_LVL_OFFSET">RX_DYNAMIC_LVL_OFFSET</a><td>0x03d4
<tr><td align=right><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_</a><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">RX_FILTER_TRIM_POINTS</a><td>0x21dc
<tr><td align=right><a href="#PSKEY_ANA_RX_FTRIM">PSKEY_ANA_</a><td><a href="#PSKEY_ANA_RX_FTRIM">RX_FTRIM</a><td>0x020c
<tr><td align=right><a href="#PSKEY_MR_ANA_RX_FTRIM">PSKEY_MR_ANA_</a><td><a href="#PSKEY_MR_ANA_RX_FTRIM">RX_FTRIM</a><td>0x03bf
<tr><td align=right><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_</a><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">RX_GOLDEN_CURVE_SHAPE</a><td>0x21db
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">RX_GOLDEN_CURVE_TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_</a><td><a href="#PSKEY_PCM_CVSD_RX_HI_FREQ_BOOST">RX_HI_FREQ_BOOST</a><td>0x01b2
<tr><td align=right><a href="#PSKEY_RX_HIGHSIDE">PSKEY_</a><td><a href="#PSKEY_RX_HIGHSIDE">RX_HIGHSIDE</a><td>0x023e
<tr><td align=right><a href="#PSKEY_ANA_RX_LEVEL">PSKEY_ANA_</a><td><a href="#PSKEY_ANA_RX_LEVEL">RX_LEVEL</a><td>0x020b
<tr><td align=right><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_</a><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">RX_LEVEL_LOW_SIGNAL</a><td>0x003e
<tr><td align=right><a href="#PSKEY_RX_MIN_ATTEN">PSKEY_</a><td><a href="#PSKEY_RX_MIN_ATTEN">RX_MIN_ATTEN</a><td>0x0249
<tr><td align=right><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_</a><td><a href="#PSKEY_RX_MR_EQ_TAPS">RX_MR_EQ_TAPS</a><td>0x03a9
<tr><td align=right><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_</a><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">RX_MR_SAMP_CONFIG</a><td>0x003c
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_</a><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">RX_MR_SYNC_CONFIG</a><td>0x003a
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_</a><td><a href="#PSKEY_RX_MR_SYNC_TIMING">RX_MR_SYNC_TIMING</a><td>0x0039
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">RX_RATE_DELAY</a><td>0x0403
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">RX_RATE_DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_RX_SINGLE_ENDED">PSKEY_</a><td><a href="#PSKEY_RX_SINGLE_ENDED">RX_SINGLE_ENDED</a><td>0x0242
<tr><td align=right><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_LC_CONNECTION_</a><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">RX_WINDOW</a><td>0x002e
<tr><th colspan=3><a name="permuted_index_S">S</a>
<tr><td align=right><a href="#PSKEY_RX_MR_SAMP_CONFIG">PSKEY_RX_MR_</a><td><a href="#PSKEY_RX_MR_SAMP_CONFIG">SAMP_CONFIG</a><td>0x003c
<tr><td align=right><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">PSKEY_LC_ENABLE_LATE_</a><td><a href="#PSKEY_LC_ENABLE_LATE_SAMPLE">SAMPLE</a><td>0x004b
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_SLOW_CLOCK_SNIFF_</a><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">SAMPLING</a><td>0x21d3
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">SCAN_BACK_TO_BACK_OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">SCAN_BACKOFF_TIME</a><td>0x010f
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BACKOFF_LEVEL">SCAN_BUCKET_BACKOFF_LEVEL</a><td>0x0111
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BUCKET_BOTTOM">SCAN_BUCKET_BOTTOM</a><td>0x0110
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_ENABLE">SCAN_ENABLE</a><td>0x0036
<tr><td align=right><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">PSKEY_LM_CASUAL_</a><td><a href="#PSKEY_LM_CASUAL_SCAN_INTERVAL">SCAN_INTERVAL</a><td>0x010a
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">PSKEY_CONDITIONAL_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">SCAN_THRESHOLD</a><td>0x0037
<tr><td align=right><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">SCHED_THROTTLE_TIMEOUT</a><td>0x03c4
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">PSKEY_HOSTIO_MAP_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_CODEC">SCO_CODEC</a><td>0x01b0
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">SCO_HCI_THRESHOLDS</a><td>0x01bc
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_USB_BT_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">SCO_IF_CLASS_CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">PSKEY_HOSTIO_MAP_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM">SCO_PCM</a><td>0x01ab
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">SCO_PCM_SLOT</a><td>0x01bd
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">SCO_PCM_THRESHOLDS</a><td>0x01bb
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">PSKEY_H_HC_FC_MAX_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKT_LEN">SCO_PKT_LEN</a><td>0x0012
<tr><td align=right><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">PSKEY_H_HC_FC_MAX_</a><td><a href="#PSKEY_H_HC_FC_MAX_SCO_PKTS">SCO_PKTS</a><td>0x0014
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_HCI_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">SCO_SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_MAX_SCOS">PSKEY_MAX_</a><td><a href="#PSKEY_MAX_SCOS">SCOS</a><td>0x000e
<tr><td align=right><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">PSKEY_BCCMD_</a><td><a href="#PSKEY_BCCMD_SECURITY_ACTIVE">SECURITY_ACTIVE</a><td>0x01fd
<tr><td align=right><a href="#PSKEY_MODULE_SECURITY_CODE">PSKEY_MODULE_</a><td><a href="#PSKEY_MODULE_SECURITY_CODE">SECURITY_CODE</a><td>0x025c
<tr><td align=right><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_TEST_</a><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">SEND_ACCEPTED_TWICE</a><td>0x00f6
<tr><td align=right><a href="#PSKEY_UART_SEQ_RETRIES">PSKEY_UART_</a><td><a href="#PSKEY_UART_SEQ_RETRIES">SEQ_RETRIES</a><td>0x0406
<tr><td align=right><a href="#PSKEY_UART_SEQ_TIMEOUT">PSKEY_UART_</a><td><a href="#PSKEY_UART_SEQ_TIMEOUT">SEQ_TIMEOUT</a><td>0x0405
<tr><td align=right><a href="#PSKEY_UART_SEQ_WINSIZE">PSKEY_UART_</a><td><a href="#PSKEY_UART_SEQ_WINSIZE">SEQ_WINSIZE</a><td>0x0407
<tr><td align=right><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_USB_</a><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">SERIAL_NUMBER_STRING</a><td>0x02c3
<tr><td align=right><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_IQ_TRIM_PIO_</a><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">SETTINGS</a><td>0x023a
<tr><td align=right><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">PSKEY_MR_RX_GOLDEN_CURVE_</a><td><a href="#PSKEY_MR_RX_GOLDEN_CURVE_SHAPE">SHAPE</a><td>0x21db
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_SLOW_CLOCK_FILTER_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">SHIFT</a><td>0x0391
<tr><td align=right><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">PSKEY_RX_LEVEL_LOW_</a><td><a href="#PSKEY_RX_LEVEL_LOW_SIGNAL">SIGNAL</a><td>0x003e
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_WAKE_</a><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">SIGNAL</a><td>0x01ca
<tr><td align=right><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">PSKEY_LOCAL_NAME_</a><td><a href="#PSKEY_LOCAL_NAME_SIMPLIFIED">SIMPLIFIED</a><td>0x0423
<tr><td align=right><a href="#PSKEY_RX_SINGLE_ENDED">PSKEY_RX_</a><td><a href="#PSKEY_RX_SINGLE_ENDED">SINGLE_ENDED</a><td>0x0242
<tr><td align=right><a href="#PSKEY_DFU_TRANSFER_SIZE">PSKEY_DFU_TRANSFER_</a><td><a href="#PSKEY_DFU_TRANSFER_SIZE">SIZE</a><td>0x0138
<tr><td align=right><a href="#PSKEY_HIDIO_BUFFER_SIZE">PSKEY_HIDIO_BUFFER_</a><td><a href="#PSKEY_HIDIO_BUFFER_SIZE">SIZE</a><td>0x0450
<tr><td align=right><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_</a><td><a href="#PSKEY_HOSTIO_HCI_EXTN_PAYLOAD_SIZE">SIZE</a><td>0x01a7
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_UART_HCI_SCO_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_UART_TX_WINDOW_</a><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">SIZE</a><td>0x01c6
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_USB_ENDPOINT_0_MAX_PACKET_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_PMALLOC_SIZES">PSKEY_PMALLOC_</a><td><a href="#PSKEY_PMALLOC_SIZES">SIZES</a><td>0x0203
<tr><td align=right><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">PSKEY_PCM_</a><td><a href="#PSKEY_PCM_SLAVE_PROVIDE_CLOCK">SLAVE_PROVIDE_CLOCK</a><td>0x01e5
<tr><td align=right><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_MASTERY_WITH_</a><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">SLAVERY</a><td>0x0010
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_CLEAR_RTS">SLEEP_CLEAR_RTS</a><td>0x0252
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_CORRECTION_FACTOR">SLEEP_CORRECTION_FACTOR</a><td>0x03dc
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">SLEEP_PIO_WAKE</a><td>0x0255
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_STATE">SLEEP_STATE</a><td>0x0229
<tr><td align=right><a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_</a><td><a href="#PSKEY_UART_SLEEP_TIMEOUT">SLEEP_TIMEOUT</a><td>0x0222
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">SLEEP_USE_EXTERNAL_CLOCK</a><td>0x03c3
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">SLEEP_WAKE_CTS</a><td>0x023c
<tr><td align=right><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">PSKEY_HOSTIO_MAP_SCO_PCM_</a><td><a href="#PSKEY_HOSTIO_MAP_SCO_PCM_SLOT">SLOT</a><td>0x01bd
<tr><td align=right><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_LC_LOST_SYNC_</a><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">SLOTS</a><td>0x003b
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">PSKEY_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_DIVIDER">SLOW_CLOCK_FILTER_DIVIDER</a><td>0x0390
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">PSKEY_</a><td><a href="#PSKEY_SLOW_CLOCK_FILTER_SHIFT">SLOW_CLOCK_FILTER_SHIFT</a><td>0x0391
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_</a><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">SLOW_CLOCK_SNIFF_SAMPLING</a><td>0x21d3
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_</a><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">SLOW_CLOCK_TEMP_HYSTERESIS</a><td>0x21d8
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">PSKEY_SLOW_CLOCK_</a><td><a href="#PSKEY_SLOW_CLOCK_SNIFF_SAMPLING">SNIFF_SAMPLING</a><td>0x21d3
<tr><td align=right><a href="#PSKEY_HIDIO_AGILENT_SP2">PSKEY_HIDIO_AGILENT_</a><td><a href="#PSKEY_HIDIO_AGILENT_SP2">SP2</a><td>0x0452
<tr><td align=right><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_UART_HOST_ATTENTION_</a><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">SPAN</a><td>0x040a
<tr><td align=right><a href="#PSKEY_LO_VCO_STANDBY">PSKEY_LO_VCO_</a><td><a href="#PSKEY_LO_VCO_STANDBY">STANDBY</a><td>0x0392
<tr><td align=right><a href="#PSKEY_CLOCK_STARTUP_DELAY">PSKEY_CLOCK_</a><td><a href="#PSKEY_CLOCK_STARTUP_DELAY">STARTUP_DELAY</a><td>0x03dd
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_STATE">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_STATE">STATE</a><td>0x0229
<tr><td align=right><a href="#PSKEY_INITIAL_PIO_STATE">PSKEY_INITIAL_PIO_</a><td><a href="#PSKEY_INITIAL_PIO_STATE">STATE</a><td>0x03b5
<tr><td align=right><a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_WAKEUP_</a><td><a href="#PSKEY_PIO_WAKEUP_STATE">STATE</a><td>0x039f
<tr><td align=right><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_UART_HOST_INITIAL_</a><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">STATE</a><td>0x0409
<tr><td align=right><a href="#PSKEY_MIN_WAIT_STATES">PSKEY_MIN_WAIT_</a><td><a href="#PSKEY_MIN_WAIT_STATES">STATES</a><td>0x03c6
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ADDR">PSKEY_IPV4_</a><td><a href="#PSKEY_IPV4_STATIC_ADDR">STATIC_ADDR</a><td>0x0355
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ADDR">PSKEY_IPV6_</a><td><a href="#PSKEY_IPV6_STATIC_ADDR">STATIC_ADDR</a><td>0x0354
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">PSKEY_IPV6_</a><td><a href="#PSKEY_IPV6_STATIC_PREFIX_LEN">STATIC_PREFIX_LEN</a><td>0x0356
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">PSKEY_IPV4_</a><td><a href="#PSKEY_IPV4_STATIC_ROUTER_ADDR">STATIC_ROUTER_ADDR</a><td>0x0359
<tr><td align=right><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">PSKEY_IPV6_</a><td><a href="#PSKEY_IPV6_STATIC_ROUTER_ADDR">STATIC_ROUTER_ADDR</a><td>0x0357
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_</a><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">STATIC_SUBNET_MASK</a><td>0x0358
<tr><td align=right><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">STOP_BITS</a><td>0x03fc
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">STOP_BITS</a><td>0x0417
<tr><td align=right><a href="#PSKEY_USB_CONFIG_STRING">PSKEY_USB_CONFIG_</a><td><a href="#PSKEY_USB_CONFIG_STRING">STRING</a><td>0x02c4
<tr><td align=right><a href="#PSKEY_USB_MANUF_STRING">PSKEY_USB_MANUF_</a><td><a href="#PSKEY_USB_MANUF_STRING">STRING</a><td>0x02c1
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_STRING">PSKEY_USB_PRODUCT_</a><td><a href="#PSKEY_USB_PRODUCT_STRING">STRING</a><td>0x02c2
<tr><td align=right><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_USB_SERIAL_NUMBER_</a><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">STRING</a><td>0x02c3
<tr><td align=right><a href="#PSKEY_STUB">PSKEY_</a><td><a href="#PSKEY_STUB">STUB</a><td>0x0207
<tr><td align=right><a href="#PSKEY_EXTENDED_STUB">PSKEY_EXTENDED_</a><td><a href="#PSKEY_EXTENDED_STUB">STUB</a><td>0x2001
<tr><td align=right><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">PSKEY_IPV4_STATIC_</a><td><a href="#PSKEY_IPV4_STATIC_SUBNET_MASK">SUBNET_MASK</a><td>0x0358
<tr><td align=right><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_RADIOTEST_</a><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">SUBSEQUENT_TRIM_TIME</a><td>0x0327
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">PSKEY_LOCAL_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_COMMANDS">SUPPORTED_COMMANDS</a><td>0x0106
<tr><td align=right><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">PSKEY_LOCAL_</a><td><a href="#PSKEY_LOCAL_SUPPORTED_FEATURES">SUPPORTED_FEATURES</a><td>0x00ef
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_USB_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">SUSPEND_PIO_DIR</a><td>0x02d6
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_USB_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">SUSPEND_PIO_LEVEL</a><td>0x02d5
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_USB_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">SUSPEND_PIO_MASK</a><td>0x02d7
<tr><td align=right><a href="#PSKEY_EDR_SWITCH_MODE">PSKEY_EDR_</a><td><a href="#PSKEY_EDR_SWITCH_MODE">SWITCH_MODE</a><td>0x0051
<tr><td align=right><a href="#PSKEY_EDR_MODE_SWITCH_PIO">PSKEY_EDR_MODE_</a><td><a href="#PSKEY_EDR_MODE_SWITCH_PIO">SWITCH_PIO</a><td>0x0052
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_CONFIG">PSKEY_RX_MR_</a><td><a href="#PSKEY_RX_MR_SYNC_CONFIG">SYNC_CONFIG</a><td>0x003a
<tr><td align=right><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">PSKEY_BCSP_LM_</a><td><a href="#PSKEY_BCSP_LM_SYNC_RETRIES">SYNC_RETRIES</a><td>0x0411
<tr><td align=right><a href="#PSKEY_LC_LOST_SYNC_SLOTS">PSKEY_LC_LOST_</a><td><a href="#PSKEY_LC_LOST_SYNC_SLOTS">SYNC_SLOTS</a><td>0x003b
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_RX_MR_</a><td><a href="#PSKEY_RX_MR_SYNC_TIMING">SYNC_TIMING</a><td>0x0039
<tr><td align=right><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">PSKEY_</a><td><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">SYNTH_TXRX_THRESHOLDS</a><td>0x03c7
<tr><th colspan=3><a name="permuted_index_T">T</a>
<tr><td align=right><a href="#PSKEY_HFP_POWER_TABLE">PSKEY_HFP_POWER_</a><td><a href="#PSKEY_HFP_POWER_TABLE">TABLE</a><td>0x0360
<tr><td align=right><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">PSKEY_LC_ENHANCED_POWER_</a><td><a href="#PSKEY_LC_ENHANCED_POWER_TABLE">TABLE</a><td>0x0031
<tr><td align=right><a href="#PSKEY_RX_MR_EQ_TAPS">PSKEY_RX_MR_EQ_</a><td><a href="#PSKEY_RX_MR_EQ_TAPS">TAPS</a><td>0x03a9
<tr><td align=right><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">PSKEY_XTAL_</a><td><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">TARGET_AMPLITUDE</a><td>0x024b
<tr><td align=right><a href="#PSKEY_RSSI_HI_TARGET">PSKEY_RSSI_HI_</a><td><a href="#PSKEY_RSSI_HI_TARGET">TARGET</a><td>0x0043
<tr><td align=right><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">PSKEY_SLOW_CLOCK_</a><td><a href="#PSKEY_SLOW_CLOCK_TEMP_HYSTERESIS">TEMP_HYSTERESIS</a><td>0x21d8
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_TX_IF_ATTEN_OFF_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_TEMPERATURE_CALIBRATION">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_CALIBRATION">TEMPERATURE_CALIBRATION</a><td>0x03db
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">TEMPERATURE_VS_DELTA_ANA_FTRIM</a><td>0x03d7
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">TEMPERATURE_VS_DELTA_INTERNAL_PA</a><td>0x03da
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">TEMPERATURE_VS_DELTA_TX_BB</a><td>0x03d8
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">TEMPERATURE_VS_DELTA_TX_PRE_LVL</a><td>0x03d9
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_TEST_DELTA_OFFSET">PSKEY_</a><td><a href="#PSKEY_TEST_DELTA_OFFSET">TEST_DELTA_OFFSET</a><td>0x03d6
<tr><td align=right><a href="#PSKEY_TEST_FORCE_OFFSET">PSKEY_</a><td><a href="#PSKEY_TEST_FORCE_OFFSET">TEST_FORCE_OFFSET</a><td>0x03d3
<tr><td align=right><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_</a><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">TEST_SEND_ACCEPTED_TWICE</a><td>0x00f6
<tr><td align=right><a href="#PSKEY_AFH_RSSI_THRESHOLD">PSKEY_AFH_RSSI_</a><td><a href="#PSKEY_AFH_RSSI_THRESHOLD">THRESHOLD</a><td>0x0109
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">PSKEY_CONDITIONAL_SCAN_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_THRESHOLD">THRESHOLD</a><td>0x0037
<tr><td align=right><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">PSKEY_RFCOMM_FCOFF_</a><td><a href="#PSKEY_RFCOMM_FCOFF_THRESHOLD">THRESHOLD</a><td>0x0353
<tr><td align=right><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">PSKEY_RFCOMM_FCON_</a><td><a href="#PSKEY_RFCOMM_FCON_THRESHOLD">THRESHOLD</a><td>0x0352
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">PSKEY_HOSTIO_SCO_HCI_</a><td><a href="#PSKEY_HOSTIO_SCO_HCI_THRESHOLDS">THRESHOLDS</a><td>0x01bc
<tr><td align=right><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">PSKEY_HOSTIO_SCO_PCM_</a><td><a href="#PSKEY_HOSTIO_SCO_PCM_THRESHOLDS">THRESHOLDS</a><td>0x01bb
<tr><td align=right><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">PSKEY_SYNTH_TXRX_</a><td><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">THRESHOLDS</a><td>0x03c7
<tr><td align=right><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">THROTTLE_TIMEOUT</a><td>0x01c8
<tr><td align=right><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_SCHED_</a><td><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">THROTTLE_TIMEOUT</a><td>0x03c4
<tr><td align=right><a href="#PSKEY_LC_USE_THROTTLING">PSKEY_LC_USE_</a><td><a href="#PSKEY_LC_USE_THROTTLING">THROTTLING</a><td>0x03b8
<tr><td align=right><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">PSKEY_AFH_ADAPTATION_RESPONSE_</a><td><a href="#PSKEY_AFH_ADAPTATION_RESPONSE_TIME">TIME</a><td>0x00f8
<tr><td align=right><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">PSKEY_AFH_REENABLE_CHANNEL_</a><td><a href="#PSKEY_AFH_REENABLE_CHANNEL_TIME">TIME</a><td>0x00fb
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">PSKEY_CONDITIONAL_SCAN_BACKOFF_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACKOFF_TIME">TIME</a><td>0x010f
<tr><td align=right><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">PSKEY_LM_MAX_PAGE_HOLD_</a><td><a href="#PSKEY_LM_MAX_PAGE_HOLD_TIME">TIME</a><td>0x00f7
<tr><td align=right><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_FIRST_TRIM_</a><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">TIME</a><td>0x0326
<tr><td align=right><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_RADIOTEST_SUBSEQUENT_TRIM_</a><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">TIME</a><td>0x0327
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_UART_HOST_WAKEUP_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">TIME</a><td>0x040b
<tr><td align=right><a href="#PSKEY_ARP_CACHE_TIMEOUT">PSKEY_ARP_CACHE_</a><td><a href="#PSKEY_ARP_CACHE_TIMEOUT">TIMEOUT</a><td>0x035f
<tr><td align=right><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">PSKEY_HOSTIO_THROTTLE_</a><td><a href="#PSKEY_HOSTIO_THROTTLE_TIMEOUT">TIMEOUT</a><td>0x01c8
<tr><td align=right><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_UART_RESET_</a><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">TIMEOUT</a><td>0x01a4
<tr><td align=right><a href="#PSKEY_HQ_HOST_TIMEOUT">PSKEY_HQ_HOST_</a><td><a href="#PSKEY_HQ_HOST_TIMEOUT">TIMEOUT</a><td>0x01fb
<tr><td align=right><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">PSKEY_SCHED_THROTTLE_</a><td><a href="#PSKEY_SCHED_THROTTLE_TIMEOUT">TIMEOUT</a><td>0x03c4
<tr><td align=right><a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_UART_ACK_</a><td><a href="#PSKEY_UART_ACK_TIMEOUT">TIMEOUT</a><td>0x01c4
<tr><td align=right><a href="#PSKEY_UART_SEQ_TIMEOUT">PSKEY_UART_SEQ_</a><td><a href="#PSKEY_UART_SEQ_TIMEOUT">TIMEOUT</a><td>0x0405
<tr><td align=right><a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_UART_SLEEP_</a><td><a href="#PSKEY_UART_SLEEP_TIMEOUT">TIMEOUT</a><td>0x0222
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_USB_PIO_WAKE_</a><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">TIMEOUT</a><td>0x02d2
<tr><td align=right><a href="#PSKEY_WD_TIMEOUT">PSKEY_WD_</a><td><a href="#PSKEY_WD_TIMEOUT">TIMEOUT</a><td>0x01f7
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">PSKEY_DRAIN_BORE_</a><td><a href="#PSKEY_DRAIN_BORE_TIMER_COUNTERS">TIMER_COUNTERS</a><td>0x03e7
<tr><td align=right><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">PSKEY_H4DS_LE_</a><td><a href="#PSKEY_H4DS_LE_TIMER_PERIOD">TIMER_PERIOD</a><td>0x01cf
<tr><td align=right><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_H4DS_TWU_</a><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">TIMER_PERIOD</a><td>0x01d0
<tr><td align=right><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_UART_IDLE_</a><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">TIMER_PERIOD</a><td>0x01d1
<tr><td align=right><a href="#PSKEY_DRAIN_BORE_TIMERS">PSKEY_DRAIN_BORE_</a><td><a href="#PSKEY_DRAIN_BORE_TIMERS">TIMERS</a><td>0x0256
<tr><td align=right><a href="#PSKEY_RX_MR_SYNC_TIMING">PSKEY_RX_MR_SYNC_</a><td><a href="#PSKEY_RX_MR_SYNC_TIMING">TIMING</a><td>0x0039
<tr><td align=right><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">PSKEY_CONDITIONAL_SCAN_BACK_</a><td><a href="#PSKEY_CONDITIONAL_SCAN_BACK_TO_BACK_OPTIMISE">TO_BACK_OPTIMISE</a><td>0x0112
<tr><td align=right><a href="#PSKEY_DFU_DETACH_TO">PSKEY_DFU_DETACH_</a><td><a href="#PSKEY_DFU_DETACH_TO">TO</a><td>0x0137
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">PSKEY_DFU_ATTRIBUTES_MANIFESTATION_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_MANIFESTATION_TOLERANT">TOLERANT</a><td>0x03f4
<tr><td align=right><a href="#PSKEY_DFU_TRANSFER_SIZE">PSKEY_DFU_</a><td><a href="#PSKEY_DFU_TRANSFER_SIZE">TRANSFER_SIZE</a><td>0x0138
<tr><td align=right><a href="#PSKEY_TRANSMIT_OFFSET">PSKEY_</a><td><a href="#PSKEY_TRANSMIT_OFFSET">TRANSMIT_OFFSET</a><td>0x03c1
<tr><td align=right><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">PSKEY_</a><td><a href="#PSKEY_TRANSMIT_OFFSET_CLASS1">TRANSMIT_OFFSET_CLASS1</a><td>0x03b4
<tr><td align=right><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">PSKEY_RF_</a><td><a href="#PSKEY_RF_TRAP_BAD_DIVISION_RATIOS">TRAP_BAD_DIVISION_RATIOS</a><td>0x03cf
<tr><td align=right><a href="#PSKEY_IQ_TRIM_CHANNEL">PSKEY_IQ_</a><td><a href="#PSKEY_IQ_TRIM_CHANNEL">TRIM_CHANNEL</a><td>0x0214
<tr><td align=right><a href="#PSKEY_CHARGER_TRIM">PSKEY_CHARGER_</a><td><a href="#PSKEY_CHARGER_TRIM">TRIM</a><td>0x03b7
<tr><td align=right><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">PSKEY_RADIOTEST_LO_LVL_</a><td><a href="#PSKEY_RADIOTEST_LO_LVL_TRIM_ENABLE">TRIM_ENABLE</a><td>0x0328
<tr><td align=right><a href="#PSKEY_IQ_TRIM_GAIN">PSKEY_IQ_</a><td><a href="#PSKEY_IQ_TRIM_GAIN">TRIM_GAIN</a><td>0x0215
<tr><td align=right><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">PSKEY_IQ_ENABLE_PHASE_</a><td><a href="#PSKEY_IQ_ENABLE_PHASE_TRIM">TRIM</a><td>0x022d
<tr><td align=right><a href="#PSKEY_LOOP_FILTER_TRIM">PSKEY_LOOP_FILTER_</a><td><a href="#PSKEY_LOOP_FILTER_TRIM">TRIM</a><td>0x03e4
<tr><td align=right><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_</a><td><a href="#PSKEY_MR_ENABLE_RX_GOLDEN_CURVE_TRIM">TRIM</a><td>0x21da
<tr><td align=right><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">PSKEY_IQ_</a><td><a href="#PSKEY_IQ_TRIM_PIO_SETTINGS">TRIM_PIO_SETTINGS</a><td>0x023a
<tr><td align=right><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">PSKEY_MR_RX_FILTER_</a><td><a href="#PSKEY_MR_RX_FILTER_TRIM_POINTS">TRIM_POINTS</a><td>0x21dc
<tr><td align=right><a href="#PSKEY_TRIM_RADIO_FILTERS">PSKEY_</a><td><a href="#PSKEY_TRIM_RADIO_FILTERS">TRIM_RADIO_FILTERS</a><td>0x03c2
<tr><td align=right><a href="#PSKEY_RF_RESONANCE_TRIM">PSKEY_RF_RESONANCE_</a><td><a href="#PSKEY_RF_RESONANCE_TRIM">TRIM</a><td>0x0254
<tr><td align=right><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">PSKEY_RADIOTEST_FIRST_</a><td><a href="#PSKEY_RADIOTEST_FIRST_TRIM_TIME">TRIM_TIME</a><td>0x0326
<tr><td align=right><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">PSKEY_RADIOTEST_SUBSEQUENT_</a><td><a href="#PSKEY_RADIOTEST_SUBSEQUENT_TRIM_TIME">TRIM_TIME</a><td>0x0327
<tr><td align=right><a href="#PSKEY_BCSP_LM_TSHY">PSKEY_BCSP_LM_</a><td><a href="#PSKEY_BCSP_LM_TSHY">TSHY</a><td>0x0412
<tr><td align=right><a href="#PSKEY_MDNS_TTL">PSKEY_MDNS_</a><td><a href="#PSKEY_MDNS_TTL">TTL</a><td>0x035d
<tr><td align=right><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">PSKEY_LM_TEST_SEND_ACCEPTED_</a><td><a href="#PSKEY_LM_TEST_SEND_ACCEPTED_TWICE">TWICE</a><td>0x00f6
<tr><td align=right><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">PSKEY_H4DS_</a><td><a href="#PSKEY_H4DS_TWU_TIMER_PERIOD">TWU_TIMER_PERIOD</a><td>0x01d0
<tr><td align=right><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">PSKEY_</a><td><a href="#PSKEY_TX_AVOID_PA_CLASS1_PIO">TX_AVOID_PA_CLASS1_PIO</a><td>0x03b3
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">TX_BB_MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">TX_BB_MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">TX_BB</a><td>0x03d8
<tr><td align=right><a href="#PSKEY_CLASS1_TX_CONFIG2">PSKEY_CLASS1_</a><td><a href="#PSKEY_CLASS1_TX_CONFIG2">TX_CONFIG2</a><td>0x03af
<tr><td align=right><a href="#PSKEY_MR_TX_CONFIG2">PSKEY_MR_</a><td><a href="#PSKEY_MR_TX_CONFIG2">TX_CONFIG2</a><td>0x03ba
<tr><td align=right><a href="#PSKEY_UART_TX_CRCS">PSKEY_UART_</a><td><a href="#PSKEY_UART_TX_CRCS">TX_CRCS</a><td>0x01c3
<tr><td align=right><a href="#PSKEY_TX_FILTER_CONFIG">PSKEY_</a><td><a href="#PSKEY_TX_FILTER_CONFIG">TX_FILTER_CONFIG</a><td>0x0243
<tr><td align=right><a href="#PSKEY_MR_TX_FILTER_CONFIG">PSKEY_MR_</a><td><a href="#PSKEY_MR_TX_FILTER_CONFIG">TX_FILTER_CONFIG</a><td>0x03bb
<tr><td align=right><a href="#PSKEY_TX_GAIN_RAMP">PSKEY_</a><td><a href="#PSKEY_TX_GAIN_RAMP">TX_GAIN_RAMP</a><td>0x001d
<tr><td align=right><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">PSKEY_PCM_CVSD_</a><td><a href="#PSKEY_PCM_CVSD_TX_HI_FREQ_BOOST">TX_HI_FREQ_BOOST</a><td>0x01b1
<tr><td align=right><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">PSKEY_MR_</a><td><a href="#PSKEY_MR_TX_IF_ATTEN_OFF_TEMP">TX_IF_ATTEN_OFF_TEMP</a><td>0x0394
<tr><td align=right><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_UART_</a><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">TX_MAX_ATTEMPTS</a><td>0x01c5
<tr><td align=right><a href="#PSKEY_TX_MR_MOD_DELAY">PSKEY_</a><td><a href="#PSKEY_TX_MR_MOD_DELAY">TX_MR_MOD_DELAY</a><td>0x0038
<tr><td align=right><a href="#PSKEY_TX_OFFSET_HALF_MHZ">PSKEY_</a><td><a href="#PSKEY_TX_OFFSET_HALF_MHZ">TX_OFFSET_HALF_MHZ</a><td>0x0217
<tr><td align=right><a href="#PSKEY_DRAIN_TX_POWER_BASE">PSKEY_DRAIN_</a><td><a href="#PSKEY_DRAIN_TX_POWER_BASE">TX_POWER_BASE</a><td>0x0257
<tr><td align=right><a href="#PSKEY_LC_DEFAULT_TX_POWER">PSKEY_LC_DEFAULT_</a><td><a href="#PSKEY_LC_DEFAULT_TX_POWER">TX_POWER</a><td>0x0021
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER">PSKEY_LC_MAX_</a><td><a href="#PSKEY_LC_MAX_TX_POWER">TX_POWER</a><td>0x0017
<tr><td align=right><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">PSKEY_LC_MAX_</a><td><a href="#PSKEY_LC_MAX_TX_POWER_NO_RSSI">TX_POWER_NO_RSSI</a><td>0x002d
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL">PSKEY_</a><td><a href="#PSKEY_TX_PRE_LVL">TX_PRE_LVL</a><td>0x0240
<tr><td align=right><a href="#PSKEY_TX_PRE_LVL_CLASS1">PSKEY_</a><td><a href="#PSKEY_TX_PRE_LVL_CLASS1">TX_PRE_LVL_CLASS1</a><td>0x03a8
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">TX_PRE_LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_VS_DELTA_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">TX_PRE_LVL</a><td>0x03d9
<tr><td align=right><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">PSKEY_LC_COMBO_DOT11_</a><td><a href="#PSKEY_LC_COMBO_DOT11_TX_PROTECTION_MODE">TX_PROTECTION_MODE</a><td>0x0030
<tr><td align=right><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_USE_CRC_ON_</a><td><a href="#PSKEY_UART_USE_CRC_ON_TX">TX</a><td>0x0408
<tr><td align=right><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_UART_</a><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">TX_WINDOW_SIZE</a><td>0x01c6
<tr><td align=right><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">TX_ZERO_EN</a><td>0x0401
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_CONFIG_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">TX_ZERO_EN</a><td>0x041c
<tr><td align=right><a href="#PSKEY_TXRX_PIO_CONTROL">PSKEY_</a><td><a href="#PSKEY_TXRX_PIO_CONTROL">TXRX_PIO_CONTROL</a><td>0x0209
<tr><td align=right><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">PSKEY_SYNTH_</a><td><a href="#PSKEY_SYNTH_TXRX_THRESHOLDS">TXRX_THRESHOLDS</a><td>0x03c7
<tr><th colspan=3><a name="permuted_index_U">U</a>
<tr><td align=right><a href="#PSKEY_UART_ACK_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_UART_ACK_TIMEOUT">UART_ACK_TIMEOUT</a><td>0x01c4
<tr><td align=right><a href="#PSKEY_UART_BAUD_RATE">PSKEY_</a><td><a href="#PSKEY_UART_BAUD_RATE">UART_BAUD_RATE</a><td>0x0204
<tr><td align=right><a href="#PSKEY_UART_BAUDRATE">PSKEY_</a><td><a href="#PSKEY_UART_BAUDRATE">UART_BAUDRATE</a><td>0x01be
<tr><td align=right><a href="#PSKEY_UART_CONFIG">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG">UART_CONFIG</a><td>0x0205
<tr><td align=right><a href="#PSKEY_UART_CONFIG_BCSP">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_BCSP">UART_CONFIG_BCSP</a><td>0x01bf
<tr><td align=right><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_FLOW_CTRL_EN">UART_CONFIG_FLOW_CTRL_EN</a><td>0x03fe
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_H4">UART_CONFIG_H4</a><td>0x01c0
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H4DS">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_H4DS">UART_CONFIG_H4DS</a><td>0x01cb
<tr><td align=right><a href="#PSKEY_UART_CONFIG_H5">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_H5">UART_CONFIG_H5</a><td>0x01c1
<tr><td align=right><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_NON_BCSP_EN">UART_CONFIG_NON_BCSP_EN</a><td>0x0402
<tr><td align=right><a href="#PSKEY_UART_CONFIG_PARITY_BIT">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_PARITY_BIT">UART_CONFIG_PARITY_BIT</a><td>0x03fd
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_RTS">UART_CONFIG_RTS</a><td>0x0400
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_RTS_AUTO_EN">UART_CONFIG_RTS_AUTO_EN</a><td>0x03ff
<tr><td align=right><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_RX_RATE_DELAY">UART_CONFIG_RX_RATE_DELAY</a><td>0x0403
<tr><td align=right><a href="#PSKEY_UART_CONFIG_STOP_BITS">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_STOP_BITS">UART_CONFIG_STOP_BITS</a><td>0x03fc
<tr><td align=right><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">UART_CONFIG_TX_ZERO_EN</a><td>0x0401
<tr><td align=right><a href="#PSKEY_UART_CONFIG_USR">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG_USR">UART_CONFIG_USR</a><td>0x01c2
<tr><td align=right><a href="#PSKEY_UART_CONFIG2">PSKEY_</a><td><a href="#PSKEY_UART_CONFIG2">UART_CONFIG2</a><td>0x03b1
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_FLOW_CTRL_EN">UART_DFU_CONFIG_FLOW_CTRL_EN</a><td>0x0419
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_NON_BCSP_EN">UART_DFU_CONFIG_NON_BCSP_EN</a><td>0x041d
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_PARITY_BIT">UART_DFU_CONFIG_PARITY_BIT</a><td>0x0418
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS">UART_DFU_CONFIG_RTS</a><td>0x041b
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RTS_AUTO_EN">UART_DFU_CONFIG_RTS_AUTO_EN</a><td>0x041a
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_RX_RATE_DELAY">UART_DFU_CONFIG_RX_RATE_DELAY</a><td>0x041e
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_STOP_BITS">UART_DFU_CONFIG_STOP_BITS</a><td>0x0417
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">UART_DFU_CONFIG_TX_ZERO_EN</a><td>0x041c
<tr><td align=right><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">PSKEY_HOSTIO_MIN_</a><td><a href="#PSKEY_HOSTIO_MIN_UART_HCI_SCO_SIZE">UART_HCI_SCO_SIZE</a><td>0x01ae
<tr><td align=right><a href="#PSKEY_HIDIO_UART">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_UART">UART</a><td>0x0451
<tr><td align=right><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">PSKEY_</a><td><a href="#PSKEY_UART_HOST_ATTENTION_SPAN">UART_HOST_ATTENTION_SPAN</a><td>0x040a
<tr><td align=right><a href="#PSKEY_UART_HOST_INITIAL_STATE">PSKEY_</a><td><a href="#PSKEY_UART_HOST_INITIAL_STATE">UART_HOST_INITIAL_STATE</a><td>0x0409
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE">PSKEY_</a><td><a href="#PSKEY_UART_HOST_WAKE">UART_HOST_WAKE</a><td>0x01c7
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_</a><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">UART_HOST_WAKE_SIGNAL</a><td>0x01ca
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">UART_HOST_WAKEUP_TIME</a><td>0x040b
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">UART_HOST_WAKEUP_WAIT</a><td>0x040c
<tr><td align=right><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">PSKEY_H4DS_</a><td><a href="#PSKEY_H4DS_UART_IDLE_TIMER_PERIOD">UART_IDLE_TIMER_PERIOD</a><td>0x01d1
<tr><td align=right><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_UART_RESET_TIMEOUT">UART_RESET_TIMEOUT</a><td>0x01a4
<tr><td align=right><a href="#PSKEY_UART_SEQ_RETRIES">PSKEY_</a><td><a href="#PSKEY_UART_SEQ_RETRIES">UART_SEQ_RETRIES</a><td>0x0406
<tr><td align=right><a href="#PSKEY_UART_SEQ_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_UART_SEQ_TIMEOUT">UART_SEQ_TIMEOUT</a><td>0x0405
<tr><td align=right><a href="#PSKEY_UART_SEQ_WINSIZE">PSKEY_</a><td><a href="#PSKEY_UART_SEQ_WINSIZE">UART_SEQ_WINSIZE</a><td>0x0407
<tr><td align=right><a href="#PSKEY_UART_SLEEP_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_UART_SLEEP_TIMEOUT">UART_SLEEP_TIMEOUT</a><td>0x0222
<tr><td align=right><a href="#PSKEY_UART_TX_CRCS">PSKEY_</a><td><a href="#PSKEY_UART_TX_CRCS">UART_TX_CRCS</a><td>0x01c3
<tr><td align=right><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">PSKEY_</a><td><a href="#PSKEY_UART_TX_MAX_ATTEMPTS">UART_TX_MAX_ATTEMPTS</a><td>0x01c5
<tr><td align=right><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_</a><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">UART_TX_WINDOW_SIZE</a><td>0x01c6
<tr><td align=right><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_</a><td><a href="#PSKEY_UART_USE_CRC_ON_TX">UART_USE_CRC_ON_TX</a><td>0x0408
<tr><td align=right><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_LM_USE_</a><td><a href="#PSKEY_LM_USE_UNIT_KEY">UNIT_KEY</a><td>0x00f0
<tr><td align=right><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">PSKEY_RX_ATTEN_</a><td><a href="#PSKEY_RX_ATTEN_UPDATE_RATE">UPDATE_RATE</a><td>0x03c9
<tr><td align=right><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">PSKEY_DFU_ATTRIBUTES_CAN_</a><td><a href="#PSKEY_DFU_ATTRIBUTES_CAN_UPLOAD">UPLOAD</a><td>0x03f5
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES">PSKEY_</a><td><a href="#PSKEY_USB_ATTRIBUTES">USB_ATTRIBUTES</a><td>0x02c5
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_POWER">PSKEY_</a><td><a href="#PSKEY_USB_ATTRIBUTES_POWER">USB_ATTRIBUTES_POWER</a><td>0x03f2
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">PSKEY_</a><td><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">USB_ATTRIBUTES_WAKEUP</a><td>0x03f3
<tr><td align=right><a href="#PSKEY_USB_BT_IF_CLASS_CODES">PSKEY_</a><td><a href="#PSKEY_USB_BT_IF_CLASS_CODES">USB_BT_IF_CLASS_CODES</a><td>0x02c7
<tr><td align=right><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">PSKEY_</a><td><a href="#PSKEY_USB_BT_SCO_IF_CLASS_CODES">USB_BT_SCO_IF_CLASS_CODES</a><td>0x02d4
<tr><td align=right><a href="#PSKEY_USB_CONFIG">PSKEY_</a><td><a href="#PSKEY_USB_CONFIG">USB_CONFIG</a><td>0x02d9
<tr><td align=right><a href="#PSKEY_USB_CONFIG_STRING">PSKEY_</a><td><a href="#PSKEY_USB_CONFIG_STRING">USB_CONFIG_STRING</a><td>0x02c4
<tr><td align=right><a href="#PSKEY_USB_DEVICE_CLASS_CODES">PSKEY_</a><td><a href="#PSKEY_USB_DEVICE_CLASS_CODES">USB_DEVICE_CLASS_CODES</a><td>0x02bd
<tr><td align=right><a href="#PSKEY_USB_DFU_CLASS_CODES">PSKEY_</a><td><a href="#PSKEY_USB_DFU_CLASS_CODES">USB_DFU_CLASS_CODES</a><td>0x02ca
<tr><td align=right><a href="#PSKEY_USB_DFU_PRODUCT_ID">PSKEY_</a><td><a href="#PSKEY_USB_DFU_PRODUCT_ID">USB_DFU_PRODUCT_ID</a><td>0x02cb
<tr><td align=right><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">PSKEY_</a><td><a href="#PSKEY_USB_DONT_RESET_BOOTMODE_ON_HOST_RESET">USB_DONT_RESET_BOOTMODE_ON_HOST_RESET</a><td>0x03b9
<tr><td align=right><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">PSKEY_</a><td><a href="#PSKEY_USB_ENDPOINT_0_MAX_PACKET_SIZE">USB_ENDPOINT_0_MAX_PACKET_SIZE</a><td>0x02d8
<tr><td align=right><a href="#PSKEY_HOST_INTERFACE_PIO_USB">PSKEY_HOST_INTERFACE_PIO_</a><td><a href="#PSKEY_HOST_INTERFACE_PIO_USB">USB</a><td>0x0250
<tr><td align=right><a href="#PSKEY_USB_LANGID">PSKEY_</a><td><a href="#PSKEY_USB_LANGID">USB_LANGID</a><td>0x02c9
<tr><td align=right><a href="#PSKEY_USB_MANUF_STRING">PSKEY_</a><td><a href="#PSKEY_USB_MANUF_STRING">USB_MANUF_STRING</a><td>0x02c1
<tr><td align=right><a href="#PSKEY_USB_MAX_POWER">PSKEY_</a><td><a href="#PSKEY_USB_MAX_POWER">USB_MAX_POWER</a><td>0x02c6
<tr><td align=right><a href="#PSKEY_USB_PIO_DETACH">PSKEY_</a><td><a href="#PSKEY_USB_PIO_DETACH">USB_PIO_DETACH</a><td>0x02ce
<tr><td align=right><a href="#PSKEY_USB_PIO_PULLUP">PSKEY_</a><td><a href="#PSKEY_USB_PIO_PULLUP">USB_PIO_PULLUP</a><td>0x02d0
<tr><td align=right><a href="#PSKEY_USB_PIO_RESUME">PSKEY_</a><td><a href="#PSKEY_USB_PIO_RESUME">USB_PIO_RESUME</a><td>0x02d3
<tr><td align=right><a href="#PSKEY_USB_PIO_VBUS">PSKEY_</a><td><a href="#PSKEY_USB_PIO_VBUS">USB_PIO_VBUS</a><td>0x02d1
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">USB_PIO_WAKE_TIMEOUT</a><td>0x02d2
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_</a><td><a href="#PSKEY_USB_PIO_WAKEUP">USB_PIO_WAKEUP</a><td>0x02cf
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_ID">PSKEY_</a><td><a href="#PSKEY_USB_PRODUCT_ID">USB_PRODUCT_ID</a><td>0x02bf
<tr><td align=right><a href="#PSKEY_USB_PRODUCT_STRING">PSKEY_</a><td><a href="#PSKEY_USB_PRODUCT_STRING">USB_PRODUCT_STRING</a><td>0x02c2
<tr><td align=right><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">PSKEY_</a><td><a href="#PSKEY_USB_SERIAL_NUMBER_STRING">USB_SERIAL_NUMBER_STRING</a><td>0x02c3
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_DIR">PSKEY_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_DIR">USB_SUSPEND_PIO_DIR</a><td>0x02d6
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">PSKEY_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_LEVEL">USB_SUSPEND_PIO_LEVEL</a><td>0x02d5
<tr><td align=right><a href="#PSKEY_USB_SUSPEND_PIO_MASK">PSKEY_</a><td><a href="#PSKEY_USB_SUSPEND_PIO_MASK">USB_SUSPEND_PIO_MASK</a><td>0x02d7
<tr><td align=right><a href="#PSKEY_USB_VENDOR_ID">PSKEY_</a><td><a href="#PSKEY_USB_VENDOR_ID">USB_VENDOR_ID</a><td>0x02be
<tr><td align=right><a href="#PSKEY_USB_VERSION">PSKEY_</a><td><a href="#PSKEY_USB_VERSION">USB_VERSION</a><td>0x02bc
<tr><td align=right><a href="#PSKEY_USB_VM_CONTROL">PSKEY_</a><td><a href="#PSKEY_USB_VM_CONTROL">USB_VM_CONTROL</a><td>0x03c0
<tr><td align=right><a href="#PSKEY_UART_USE_CRC_ON_TX">PSKEY_UART_</a><td><a href="#PSKEY_UART_USE_CRC_ON_TX">USE_CRC_ON_TX</a><td>0x0408
<tr><td align=right><a href="#PSKEY_USE_EXTERNAL_CLOCK">PSKEY_</a><td><a href="#PSKEY_USE_EXTERNAL_CLOCK">USE_EXTERNAL_CLOCK</a><td>0x023b
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_USE_EXTERNAL_CLOCK">USE_EXTERNAL_CLOCK</a><td>0x03c3
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN_CCFC">USE_HCI_EXTN_CCFC</a><td>0x01a6
<tr><td align=right><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">PSKEY_HOSTIO_</a><td><a href="#PSKEY_HOSTIO_USE_HCI_EXTN">USE_HCI_EXTN</a><td>0x01a5
<tr><td align=right><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">PSKEY_PCM_CVSD_</a><td><a href="#PSKEY_PCM_CVSD_USE_NEW_FILTER">USE_NEW_FILTER</a><td>0x01b5
<tr><td align=right><a href="#PSKEY_USE_OLD_BCSP_LE">PSKEY_</a><td><a href="#PSKEY_USE_OLD_BCSP_LE">USE_OLD_BCSP_LE</a><td>0x01b4
<tr><td align=right><a href="#PSKEY_LC_USE_THROTTLING">PSKEY_LC_</a><td><a href="#PSKEY_LC_USE_THROTTLING">USE_THROTTLING</a><td>0x03b8
<tr><td align=right><a href="#PSKEY_LM_USE_UNIT_KEY">PSKEY_LM_</a><td><a href="#PSKEY_LM_USE_UNIT_KEY">USE_UNIT_KEY</a><td>0x00f0
<tr><td align=right><a href="#PSKEY_UART_CONFIG_USR">PSKEY_UART_CONFIG_</a><td><a href="#PSKEY_UART_CONFIG_USR">USR</a><td>0x01c2
<tr><td align=right><a href="#PSKEY_USR0">PSKEY_</a><td><a href="#PSKEY_USR0">USR0</a><td>0x028a
<tr><td align=right><a href="#PSKEY_USR1">PSKEY_</a><td><a href="#PSKEY_USR1">USR1</a><td>0x028b
<tr><td align=right><a href="#PSKEY_USR2">PSKEY_</a><td><a href="#PSKEY_USR2">USR2</a><td>0x028c
<tr><td align=right><a href="#PSKEY_USR3">PSKEY_</a><td><a href="#PSKEY_USR3">USR3</a><td>0x028d
<tr><td align=right><a href="#PSKEY_USR4">PSKEY_</a><td><a href="#PSKEY_USR4">USR4</a><td>0x028e
<tr><td align=right><a href="#PSKEY_USR5">PSKEY_</a><td><a href="#PSKEY_USR5">USR5</a><td>0x028f
<tr><td align=right><a href="#PSKEY_USR6">PSKEY_</a><td><a href="#PSKEY_USR6">USR6</a><td>0x0290
<tr><td align=right><a href="#PSKEY_USR7">PSKEY_</a><td><a href="#PSKEY_USR7">USR7</a><td>0x0291
<tr><td align=right><a href="#PSKEY_USR8">PSKEY_</a><td><a href="#PSKEY_USR8">USR8</a><td>0x0292
<tr><td align=right><a href="#PSKEY_USR9">PSKEY_</a><td><a href="#PSKEY_USR9">USR9</a><td>0x0293
<tr><td align=right><a href="#PSKEY_USR10">PSKEY_</a><td><a href="#PSKEY_USR10">USR10</a><td>0x0294
<tr><td align=right><a href="#PSKEY_USR11">PSKEY_</a><td><a href="#PSKEY_USR11">USR11</a><td>0x0295
<tr><td align=right><a href="#PSKEY_USR12">PSKEY_</a><td><a href="#PSKEY_USR12">USR12</a><td>0x0296
<tr><td align=right><a href="#PSKEY_USR13">PSKEY_</a><td><a href="#PSKEY_USR13">USR13</a><td>0x0297
<tr><td align=right><a href="#PSKEY_USR14">PSKEY_</a><td><a href="#PSKEY_USR14">USR14</a><td>0x0298
<tr><td align=right><a href="#PSKEY_USR15">PSKEY_</a><td><a href="#PSKEY_USR15">USR15</a><td>0x0299
<tr><td align=right><a href="#PSKEY_USR16">PSKEY_</a><td><a href="#PSKEY_USR16">USR16</a><td>0x029a
<tr><td align=right><a href="#PSKEY_USR17">PSKEY_</a><td><a href="#PSKEY_USR17">USR17</a><td>0x029b
<tr><td align=right><a href="#PSKEY_USR18">PSKEY_</a><td><a href="#PSKEY_USR18">USR18</a><td>0x029c
<tr><td align=right><a href="#PSKEY_USR19">PSKEY_</a><td><a href="#PSKEY_USR19">USR19</a><td>0x029d
<tr><td align=right><a href="#PSKEY_USR20">PSKEY_</a><td><a href="#PSKEY_USR20">USR20</a><td>0x029e
<tr><td align=right><a href="#PSKEY_USR21">PSKEY_</a><td><a href="#PSKEY_USR21">USR21</a><td>0x029f
<tr><td align=right><a href="#PSKEY_USR22">PSKEY_</a><td><a href="#PSKEY_USR22">USR22</a><td>0x02a0
<tr><td align=right><a href="#PSKEY_USR23">PSKEY_</a><td><a href="#PSKEY_USR23">USR23</a><td>0x02a1
<tr><td align=right><a href="#PSKEY_USR24">PSKEY_</a><td><a href="#PSKEY_USR24">USR24</a><td>0x02a2
<tr><td align=right><a href="#PSKEY_USR25">PSKEY_</a><td><a href="#PSKEY_USR25">USR25</a><td>0x02a3
<tr><td align=right><a href="#PSKEY_USR26">PSKEY_</a><td><a href="#PSKEY_USR26">USR26</a><td>0x02a4
<tr><td align=right><a href="#PSKEY_USR27">PSKEY_</a><td><a href="#PSKEY_USR27">USR27</a><td>0x02a5
<tr><td align=right><a href="#PSKEY_USR28">PSKEY_</a><td><a href="#PSKEY_USR28">USR28</a><td>0x02a6
<tr><td align=right><a href="#PSKEY_USR29">PSKEY_</a><td><a href="#PSKEY_USR29">USR29</a><td>0x02a7
<tr><td align=right><a href="#PSKEY_USR30">PSKEY_</a><td><a href="#PSKEY_USR30">USR30</a><td>0x02a8
<tr><td align=right><a href="#PSKEY_USR31">PSKEY_</a><td><a href="#PSKEY_USR31">USR31</a><td>0x02a9
<tr><td align=right><a href="#PSKEY_USR32">PSKEY_</a><td><a href="#PSKEY_USR32">USR32</a><td>0x02aa
<tr><td align=right><a href="#PSKEY_USR33">PSKEY_</a><td><a href="#PSKEY_USR33">USR33</a><td>0x02ab
<tr><td align=right><a href="#PSKEY_USR34">PSKEY_</a><td><a href="#PSKEY_USR34">USR34</a><td>0x02ac
<tr><td align=right><a href="#PSKEY_USR35">PSKEY_</a><td><a href="#PSKEY_USR35">USR35</a><td>0x02ad
<tr><td align=right><a href="#PSKEY_USR36">PSKEY_</a><td><a href="#PSKEY_USR36">USR36</a><td>0x02ae
<tr><td align=right><a href="#PSKEY_USR37">PSKEY_</a><td><a href="#PSKEY_USR37">USR37</a><td>0x02af
<tr><td align=right><a href="#PSKEY_USR38">PSKEY_</a><td><a href="#PSKEY_USR38">USR38</a><td>0x02b0
<tr><td align=right><a href="#PSKEY_USR39">PSKEY_</a><td><a href="#PSKEY_USR39">USR39</a><td>0x02b1
<tr><td align=right><a href="#PSKEY_USR40">PSKEY_</a><td><a href="#PSKEY_USR40">USR40</a><td>0x02b2
<tr><td align=right><a href="#PSKEY_USR41">PSKEY_</a><td><a href="#PSKEY_USR41">USR41</a><td>0x02b3
<tr><td align=right><a href="#PSKEY_USR42">PSKEY_</a><td><a href="#PSKEY_USR42">USR42</a><td>0x02b4
<tr><td align=right><a href="#PSKEY_USR43">PSKEY_</a><td><a href="#PSKEY_USR43">USR43</a><td>0x02b5
<tr><td align=right><a href="#PSKEY_USR44">PSKEY_</a><td><a href="#PSKEY_USR44">USR44</a><td>0x02b6
<tr><td align=right><a href="#PSKEY_USR45">PSKEY_</a><td><a href="#PSKEY_USR45">USR45</a><td>0x02b7
<tr><td align=right><a href="#PSKEY_USR46">PSKEY_</a><td><a href="#PSKEY_USR46">USR46</a><td>0x02b8
<tr><td align=right><a href="#PSKEY_USR47">PSKEY_</a><td><a href="#PSKEY_USR47">USR47</a><td>0x02b9
<tr><td align=right><a href="#PSKEY_USR48">PSKEY_</a><td><a href="#PSKEY_USR48">USR48</a><td>0x02ba
<tr><td align=right><a href="#PSKEY_USR49">PSKEY_</a><td><a href="#PSKEY_USR49">USR49</a><td>0x02bb
<tr><th colspan=3><a name="permuted_index_V">V</a>
<tr><td align=right><a href="#PSKEY_AGC_IQ_LVL_VALUES">PSKEY_AGC_IQ_LVL_</a><td><a href="#PSKEY_AGC_IQ_LVL_VALUES">VALUES</a><td>0x003f
<tr><td align=right><a href="#PSKEY_USB_PIO_VBUS">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_VBUS">VBUS</a><td>0x02d1
<tr><td align=right><a href="#PSKEY_LO_VCO_STANDBY">PSKEY_LO_</a><td><a href="#PSKEY_LO_VCO_STANDBY">VCO_STANDBY</a><td>0x0392
<tr><td align=right><a href="#PSKEY_USB_VENDOR_ID">PSKEY_USB_</a><td><a href="#PSKEY_USB_VENDOR_ID">VENDOR_ID</a><td>0x02be
<tr><td align=right><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">PSKEY_HCI_LMP_LOCAL_</a><td><a href="#PSKEY_HCI_LMP_LOCAL_VERSION">VERSION</a><td>0x010d
<tr><td align=right><a href="#PSKEY_LMP_REMOTE_VERSION">PSKEY_LMP_REMOTE_</a><td><a href="#PSKEY_LMP_REMOTE_VERSION">VERSION</a><td>0x010e
<tr><td align=right><a href="#PSKEY_PSBC_DATA_VERSION">PSKEY_PSBC_DATA_</a><td><a href="#PSKEY_PSBC_DATA_VERSION">VERSION</a><td>0x020d
<tr><td align=right><a href="#PSKEY_USB_VERSION">PSKEY_USB_</a><td><a href="#PSKEY_USB_VERSION">VERSION</a><td>0x02bc
<tr><td align=right><a href="#PSKEY_USB_VM_CONTROL">PSKEY_USB_</a><td><a href="#PSKEY_USB_VM_CONTROL">VM_CONTROL</a><td>0x03c0
<tr><td align=right><a href="#PSKEY_VM_DISABLE">PSKEY_</a><td><a href="#PSKEY_VM_DISABLE">VM_DISABLE</a><td>0x025d
<tr><td align=right><a href="#PSKEY_DUT_VM_DISABLE">PSKEY_DUT_</a><td><a href="#PSKEY_DUT_VM_DISABLE">VM_DISABLE</a><td>0x0268
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">PSKEY_DFUENC_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_M_DASH">VMAPP_PK_M_DASH</a><td>0x0160
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">PSKEY_DFUENC_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_LSB">VMAPP_PK_MODULUS_LSB</a><td>0x015f
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">PSKEY_DFUENC_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_MODULUS_MSB">VMAPP_PK_MODULUS_MSB</a><td>0x015e
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">PSKEY_DFUENC_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_LSB">VMAPP_PK_R2N_LSB</a><td>0x0162
<tr><td align=right><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">PSKEY_DFUENC_</a><td><a href="#PSKEY_DFUENC_VMAPP_PK_R2N_MSB">VMAPP_PK_R2N_MSB</a><td>0x0161
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_ANA_FTRIM">VS_DELTA_ANA_FTRIM</a><td>0x03d7
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_EXTERNAL_PA_CLASS1">VS_DELTA_EXTERNAL_PA_CLASS1</a><td>0x03ad
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA_CLASS1">VS_DELTA_INTERNAL_PA_CLASS1</a><td>0x03ae
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_INTERNAL_PA">VS_DELTA_INTERNAL_PA</a><td>0x03da
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_HEADER">VS_DELTA_TX_BB_MR_HEADER</a><td>0x03ab
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB_MR_PAYLOAD">VS_DELTA_TX_BB_MR_PAYLOAD</a><td>0x03aa
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_BB">VS_DELTA_TX_BB</a><td>0x03d8
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL_MR">VS_DELTA_TX_PRE_LVL_MR</a><td>0x03ac
<tr><td align=right><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">PSKEY_TEMPERATURE_</a><td><a href="#PSKEY_TEMPERATURE_VS_DELTA_TX_PRE_LVL">VS_DELTA_TX_PRE_LVL</a><td>0x03d9
<tr><th colspan=3><a name="permuted_index_W">W</a>
<tr><td align=right><a href="#PSKEY_MIN_WAIT_STATES">PSKEY_MIN_</a><td><a href="#PSKEY_MIN_WAIT_STATES">WAIT_STATES</a><td>0x03c6
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_UART_HOST_WAKEUP_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">WAIT</a><td>0x040c
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">PSKEY_DEEP_SLEEP_</a><td><a href="#PSKEY_DEEP_SLEEP_WAKE_CTS">WAKE_CTS</a><td>0x023c
<tr><td align=right><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">PSKEY_DEEP_SLEEP_PIO_</a><td><a href="#PSKEY_DEEP_SLEEP_PIO_WAKE">WAKE</a><td>0x0255
<tr><td align=right><a href="#PSKEY_H4DS_WAKE_DURATION">PSKEY_H4DS_</a><td><a href="#PSKEY_H4DS_WAKE_DURATION">WAKE_DURATION</a><td>0x01cc
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_WAKE_SIGNAL">WAKE_SIGNAL</a><td>0x01ca
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_WAKE_TIMEOUT">WAKE_TIMEOUT</a><td>0x02d2
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKE">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_WAKE">WAKE</a><td>0x01c7
<tr><td align=right><a href="#PSKEY_PIO_WAKEUP_STATE">PSKEY_PIO_</a><td><a href="#PSKEY_PIO_WAKEUP_STATE">WAKEUP_STATE</a><td>0x039f
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_TIME">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_TIME">WAKEUP_TIME</a><td>0x040b
<tr><td align=right><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">PSKEY_USB_ATTRIBUTES_</a><td><a href="#PSKEY_USB_ATTRIBUTES_WAKEUP">WAKEUP</a><td>0x03f3
<tr><td align=right><a href="#PSKEY_USB_PIO_WAKEUP">PSKEY_USB_PIO_</a><td><a href="#PSKEY_USB_PIO_WAKEUP">WAKEUP</a><td>0x02cf
<tr><td align=right><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">PSKEY_UART_HOST_</a><td><a href="#PSKEY_UART_HOST_WAKEUP_WAIT">WAKEUP_WAIT</a><td>0x040c
<tr><td align=right><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">PSKEY_LC_ENABLE_</a><td><a href="#PSKEY_LC_ENABLE_WATCHDOG_FAULT">WATCHDOG_FAULT</a><td>0x0053
<tr><td align=right><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">PSKEY_LC_FC_BUFFER_LOW_</a><td><a href="#PSKEY_LC_FC_BUFFER_LOW_WATER_MARK">WATER_MARK</a><td>0x0015
<tr><td align=right><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">PSKEY_LC_FC_POOLS_LOW_</a><td><a href="#PSKEY_LC_FC_POOLS_LOW_WATER_MARK">WATER_MARK</a><td>0x0020
<tr><td align=right><a href="#PSKEY_WD_PERIOD">PSKEY_</a><td><a href="#PSKEY_WD_PERIOD">WD_PERIOD</a><td>0x01f8
<tr><td align=right><a href="#PSKEY_WD_TIMEOUT">PSKEY_</a><td><a href="#PSKEY_WD_TIMEOUT">WD_TIMEOUT</a><td>0x01f7
<tr><td align=right><a href="#PSKEY_HIDIO_WHEEL">PSKEY_HIDIO_</a><td><a href="#PSKEY_HIDIO_WHEEL">WHEEL</a><td>0x044f
<tr><td align=right><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">PSKEY_LC_</a><td><a href="#PSKEY_LC_WIDEBAND_RSSI_CONFIG">WIDEBAND_RSSI_CONFIG</a><td>0x0032
<tr><td align=right><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">PSKEY_LC_CONNECTION_RX_</a><td><a href="#PSKEY_LC_CONNECTION_RX_WINDOW">WINDOW</a><td>0x002e
<tr><td align=right><a href="#PSKEY_UART_TX_WINDOW_SIZE">PSKEY_UART_TX_</a><td><a href="#PSKEY_UART_TX_WINDOW_SIZE">WINDOW_SIZE</a><td>0x01c6
<tr><td align=right><a href="#PSKEY_UART_SEQ_WINSIZE">PSKEY_UART_SEQ_</a><td><a href="#PSKEY_UART_SEQ_WINSIZE">WINSIZE</a><td>0x0407
<tr><td align=right><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">PSKEY_ENABLE_MASTERY_</a><td><a href="#PSKEY_ENABLE_MASTERY_WITH_SLAVERY">WITH_SLAVERY</a><td>0x0010
<tr><th colspan=3><a name="permuted_index_X">X</a>
<tr><td align=right><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">PSKEY_</a><td><a href="#PSKEY_XTAL_TARGET_AMPLITUDE">XTAL_TARGET_AMPLITUDE</a><td>0x024b
<tr><th colspan=3><a name="permuted_index_Z">Z</a>
<tr><td align=right><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">PSKEY_UART_CONFIG_TX_</a><td><a href="#PSKEY_UART_CONFIG_TX_ZERO_EN">ZERO_EN</a><td>0x0401
<tr><td align=right><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">PSKEY_UART_DFU_CONFIG_TX_</a><td><a href="#PSKEY_UART_DFU_CONFIG_TX_ZERO_EN">ZERO_EN</a><td>0x041c
</table>
</body>
</html>
