#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DB */
#define DB__0__INTTYPE CYREG_PICU1_INTTYPE2
#define DB__0__MASK 0x04u
#define DB__0__PC CYREG_PRT1_PC2
#define DB__0__PORT 1u
#define DB__0__SHIFT 2u
#define DB__1__INTTYPE CYREG_PICU1_INTTYPE3
#define DB__1__MASK 0x08u
#define DB__1__PC CYREG_PRT1_PC3
#define DB__1__PORT 1u
#define DB__1__SHIFT 3u
#define DB__2__INTTYPE CYREG_PICU1_INTTYPE4
#define DB__2__MASK 0x10u
#define DB__2__PC CYREG_PRT1_PC4
#define DB__2__PORT 1u
#define DB__2__SHIFT 4u
#define DB__3__INTTYPE CYREG_PICU1_INTTYPE5
#define DB__3__MASK 0x20u
#define DB__3__PC CYREG_PRT1_PC5
#define DB__3__PORT 1u
#define DB__3__SHIFT 5u
#define DB__4__INTTYPE CYREG_PICU1_INTTYPE6
#define DB__4__MASK 0x40u
#define DB__4__PC CYREG_PRT1_PC6
#define DB__4__PORT 1u
#define DB__4__SHIFT 6u
#define DB__5__INTTYPE CYREG_PICU1_INTTYPE7
#define DB__5__MASK 0x80u
#define DB__5__PC CYREG_PRT1_PC7
#define DB__5__PORT 1u
#define DB__5__SHIFT 7u
#define DB__AG CYREG_PRT1_AG
#define DB__AMUX CYREG_PRT1_AMUX
#define DB__BIE CYREG_PRT1_BIE
#define DB__BIT_MASK CYREG_PRT1_BIT_MASK
#define DB__BYP CYREG_PRT1_BYP
#define DB__CTL CYREG_PRT1_CTL
#define DB__DM0 CYREG_PRT1_DM0
#define DB__DM1 CYREG_PRT1_DM1
#define DB__DM2 CYREG_PRT1_DM2
#define DB__DR CYREG_PRT1_DR
#define DB__INP_DIS CYREG_PRT1_INP_DIS
#define DB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define DB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DB__LCD_EN CYREG_PRT1_LCD_EN
#define DB__PORT 1u
#define DB__PRT CYREG_PRT1_PRT
#define DB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DB__PS CYREG_PRT1_PS
#define DB__SLW CYREG_PRT1_SLW

/* P0 */
#define P0__0__AG CYREG_PRT0_AG
#define P0__0__AMUX CYREG_PRT0_AMUX
#define P0__0__BIE CYREG_PRT0_BIE
#define P0__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__0__BYP CYREG_PRT0_BYP
#define P0__0__CTL CYREG_PRT0_CTL
#define P0__0__DM0 CYREG_PRT0_DM0
#define P0__0__DM1 CYREG_PRT0_DM1
#define P0__0__DM2 CYREG_PRT0_DM2
#define P0__0__DR CYREG_PRT0_DR
#define P0__0__INP_DIS CYREG_PRT0_INP_DIS
#define P0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P0__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__0__LCD_EN CYREG_PRT0_LCD_EN
#define P0__0__MASK 0x01u
#define P0__0__PC CYREG_PRT0_PC0
#define P0__0__PORT 0u
#define P0__0__PRT CYREG_PRT0_PRT
#define P0__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__0__PS CYREG_PRT0_PS
#define P0__0__SHIFT 0u
#define P0__0__SLW CYREG_PRT0_SLW
#define P0__1__AG CYREG_PRT0_AG
#define P0__1__AMUX CYREG_PRT0_AMUX
#define P0__1__BIE CYREG_PRT0_BIE
#define P0__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__1__BYP CYREG_PRT0_BYP
#define P0__1__CTL CYREG_PRT0_CTL
#define P0__1__DM0 CYREG_PRT0_DM0
#define P0__1__DM1 CYREG_PRT0_DM1
#define P0__1__DM2 CYREG_PRT0_DM2
#define P0__1__DR CYREG_PRT0_DR
#define P0__1__INP_DIS CYREG_PRT0_INP_DIS
#define P0__1__INTTYPE CYREG_PICU0_INTTYPE1
#define P0__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__1__LCD_EN CYREG_PRT0_LCD_EN
#define P0__1__MASK 0x02u
#define P0__1__PC CYREG_PRT0_PC1
#define P0__1__PORT 0u
#define P0__1__PRT CYREG_PRT0_PRT
#define P0__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__1__PS CYREG_PRT0_PS
#define P0__1__SHIFT 1u
#define P0__1__SLW CYREG_PRT0_SLW
#define P0__2__AG CYREG_PRT15_AG
#define P0__2__AMUX CYREG_PRT15_AMUX
#define P0__2__BIE CYREG_PRT15_BIE
#define P0__2__BIT_MASK CYREG_PRT15_BIT_MASK
#define P0__2__BYP CYREG_PRT15_BYP
#define P0__2__CTL CYREG_PRT15_CTL
#define P0__2__DM0 CYREG_PRT15_DM0
#define P0__2__DM1 CYREG_PRT15_DM1
#define P0__2__DM2 CYREG_PRT15_DM2
#define P0__2__DR CYREG_PRT15_DR
#define P0__2__INP_DIS CYREG_PRT15_INP_DIS
#define P0__2__INTTYPE CYREG_PICU15_INTTYPE5
#define P0__2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P0__2__LCD_EN CYREG_PRT15_LCD_EN
#define P0__2__MASK 0x20u
#define P0__2__PC CYREG_IO_PC_PRT15_PC5
#define P0__2__PORT 15u
#define P0__2__PRT CYREG_PRT15_PRT
#define P0__2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P0__2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P0__2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P0__2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P0__2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P0__2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P0__2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P0__2__PS CYREG_PRT15_PS
#define P0__2__SHIFT 5u
#define P0__2__SLW CYREG_PRT15_SLW
#define P0__3__AG CYREG_PRT0_AG
#define P0__3__AMUX CYREG_PRT0_AMUX
#define P0__3__BIE CYREG_PRT0_BIE
#define P0__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__3__BYP CYREG_PRT0_BYP
#define P0__3__CTL CYREG_PRT0_CTL
#define P0__3__DM0 CYREG_PRT0_DM0
#define P0__3__DM1 CYREG_PRT0_DM1
#define P0__3__DM2 CYREG_PRT0_DM2
#define P0__3__DR CYREG_PRT0_DR
#define P0__3__INP_DIS CYREG_PRT0_INP_DIS
#define P0__3__INTTYPE CYREG_PICU0_INTTYPE3
#define P0__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__3__LCD_EN CYREG_PRT0_LCD_EN
#define P0__3__MASK 0x08u
#define P0__3__PC CYREG_PRT0_PC3
#define P0__3__PORT 0u
#define P0__3__PRT CYREG_PRT0_PRT
#define P0__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__3__PS CYREG_PRT0_PS
#define P0__3__SHIFT 3u
#define P0__3__SLW CYREG_PRT0_SLW
#define P0__4__AG CYREG_PRT0_AG
#define P0__4__AMUX CYREG_PRT0_AMUX
#define P0__4__BIE CYREG_PRT0_BIE
#define P0__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__4__BYP CYREG_PRT0_BYP
#define P0__4__CTL CYREG_PRT0_CTL
#define P0__4__DM0 CYREG_PRT0_DM0
#define P0__4__DM1 CYREG_PRT0_DM1
#define P0__4__DM2 CYREG_PRT0_DM2
#define P0__4__DR CYREG_PRT0_DR
#define P0__4__INP_DIS CYREG_PRT0_INP_DIS
#define P0__4__INTTYPE CYREG_PICU0_INTTYPE4
#define P0__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__4__LCD_EN CYREG_PRT0_LCD_EN
#define P0__4__MASK 0x10u
#define P0__4__PC CYREG_PRT0_PC4
#define P0__4__PORT 0u
#define P0__4__PRT CYREG_PRT0_PRT
#define P0__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__4__PS CYREG_PRT0_PS
#define P0__4__SHIFT 4u
#define P0__4__SLW CYREG_PRT0_SLW
#define P0__5__AG CYREG_PRT0_AG
#define P0__5__AMUX CYREG_PRT0_AMUX
#define P0__5__BIE CYREG_PRT0_BIE
#define P0__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__5__BYP CYREG_PRT0_BYP
#define P0__5__CTL CYREG_PRT0_CTL
#define P0__5__DM0 CYREG_PRT0_DM0
#define P0__5__DM1 CYREG_PRT0_DM1
#define P0__5__DM2 CYREG_PRT0_DM2
#define P0__5__DR CYREG_PRT0_DR
#define P0__5__INP_DIS CYREG_PRT0_INP_DIS
#define P0__5__INTTYPE CYREG_PICU0_INTTYPE5
#define P0__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__5__LCD_EN CYREG_PRT0_LCD_EN
#define P0__5__MASK 0x20u
#define P0__5__PC CYREG_PRT0_PC5
#define P0__5__PORT 0u
#define P0__5__PRT CYREG_PRT0_PRT
#define P0__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__5__PS CYREG_PRT0_PS
#define P0__5__SHIFT 5u
#define P0__5__SLW CYREG_PRT0_SLW
#define P0__6__AG CYREG_PRT0_AG
#define P0__6__AMUX CYREG_PRT0_AMUX
#define P0__6__BIE CYREG_PRT0_BIE
#define P0__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__6__BYP CYREG_PRT0_BYP
#define P0__6__CTL CYREG_PRT0_CTL
#define P0__6__DM0 CYREG_PRT0_DM0
#define P0__6__DM1 CYREG_PRT0_DM1
#define P0__6__DM2 CYREG_PRT0_DM2
#define P0__6__DR CYREG_PRT0_DR
#define P0__6__INP_DIS CYREG_PRT0_INP_DIS
#define P0__6__INTTYPE CYREG_PICU0_INTTYPE6
#define P0__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__6__LCD_EN CYREG_PRT0_LCD_EN
#define P0__6__MASK 0x40u
#define P0__6__PC CYREG_PRT0_PC6
#define P0__6__PORT 0u
#define P0__6__PRT CYREG_PRT0_PRT
#define P0__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__6__PS CYREG_PRT0_PS
#define P0__6__SHIFT 6u
#define P0__6__SLW CYREG_PRT0_SLW
#define P0__7__AG CYREG_PRT0_AG
#define P0__7__AMUX CYREG_PRT0_AMUX
#define P0__7__BIE CYREG_PRT0_BIE
#define P0__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define P0__7__BYP CYREG_PRT0_BYP
#define P0__7__CTL CYREG_PRT0_CTL
#define P0__7__DM0 CYREG_PRT0_DM0
#define P0__7__DM1 CYREG_PRT0_DM1
#define P0__7__DM2 CYREG_PRT0_DM2
#define P0__7__DR CYREG_PRT0_DR
#define P0__7__INP_DIS CYREG_PRT0_INP_DIS
#define P0__7__INTTYPE CYREG_PICU0_INTTYPE7
#define P0__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P0__7__LCD_EN CYREG_PRT0_LCD_EN
#define P0__7__MASK 0x80u
#define P0__7__PC CYREG_PRT0_PC7
#define P0__7__PORT 0u
#define P0__7__PRT CYREG_PRT0_PRT
#define P0__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P0__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P0__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P0__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P0__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P0__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P0__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P0__7__PS CYREG_PRT0_PS
#define P0__7__SHIFT 7u
#define P0__7__SLW CYREG_PRT0_SLW

/* P2 */
#define P2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define P2__0__MASK 0x01u
#define P2__0__PC CYREG_PRT2_PC0
#define P2__0__PORT 2u
#define P2__0__SHIFT 0u
#define P2__1__INTTYPE CYREG_PICU2_INTTYPE1
#define P2__1__MASK 0x02u
#define P2__1__PC CYREG_PRT2_PC1
#define P2__1__PORT 2u
#define P2__1__SHIFT 1u
#define P2__2__INTTYPE CYREG_PICU2_INTTYPE2
#define P2__2__MASK 0x04u
#define P2__2__PC CYREG_PRT2_PC2
#define P2__2__PORT 2u
#define P2__2__SHIFT 2u
#define P2__3__INTTYPE CYREG_PICU2_INTTYPE3
#define P2__3__MASK 0x08u
#define P2__3__PC CYREG_PRT2_PC3
#define P2__3__PORT 2u
#define P2__3__SHIFT 3u
#define P2__4__INTTYPE CYREG_PICU2_INTTYPE4
#define P2__4__MASK 0x10u
#define P2__4__PC CYREG_PRT2_PC4
#define P2__4__PORT 2u
#define P2__4__SHIFT 4u
#define P2__5__INTTYPE CYREG_PICU2_INTTYPE5
#define P2__5__MASK 0x20u
#define P2__5__PC CYREG_PRT2_PC5
#define P2__5__PORT 2u
#define P2__5__SHIFT 5u
#define P2__6__INTTYPE CYREG_PICU2_INTTYPE6
#define P2__6__MASK 0x40u
#define P2__6__PC CYREG_PRT2_PC6
#define P2__6__PORT 2u
#define P2__6__SHIFT 6u
#define P2__7__INTTYPE CYREG_PICU2_INTTYPE7
#define P2__7__MASK 0x80u
#define P2__7__PC CYREG_PRT2_PC7
#define P2__7__PORT 2u
#define P2__7__SHIFT 7u
#define P2__AG CYREG_PRT2_AG
#define P2__AMUX CYREG_PRT2_AMUX
#define P2__BIE CYREG_PRT2_BIE
#define P2__BIT_MASK CYREG_PRT2_BIT_MASK
#define P2__BYP CYREG_PRT2_BYP
#define P2__CTL CYREG_PRT2_CTL
#define P2__DM0 CYREG_PRT2_DM0
#define P2__DM1 CYREG_PRT2_DM1
#define P2__DM2 CYREG_PRT2_DM2
#define P2__DR CYREG_PRT2_DR
#define P2__INP_DIS CYREG_PRT2_INP_DIS
#define P2__INTSTAT CYREG_PICU2_INTSTAT
#define P2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P2__LCD_EN CYREG_PRT2_LCD_EN
#define P2__MASK 0xFFu
#define P2__PORT 2u
#define P2__PRT CYREG_PRT2_PRT
#define P2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P2__PS CYREG_PRT2_PS
#define P2__SHIFT 0u
#define P2__SLW CYREG_PRT2_SLW
#define P2__SNAP CYREG_PICU2_SNAP
#define P2__UserButton__INTTYPE CYREG_PICU2_INTTYPE2
#define P2__UserButton__MASK 0x04u
#define P2__UserButton__PC CYREG_PRT2_PC2
#define P2__UserButton__PORT 2u
#define P2__UserButton__SHIFT 2u
#define P2__UserLed__INTTYPE CYREG_PICU2_INTTYPE1
#define P2__UserLed__MASK 0x02u
#define P2__UserLed__PC CYREG_PRT2_PC1
#define P2__UserLed__PORT 2u
#define P2__UserLed__SHIFT 1u

/* P3 */
#define P3__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P3__0__MASK 0x01u
#define P3__0__PC CYREG_PRT3_PC0
#define P3__0__PORT 3u
#define P3__0__SHIFT 0u
#define P3__1__INTTYPE CYREG_PICU3_INTTYPE1
#define P3__1__MASK 0x02u
#define P3__1__PC CYREG_PRT3_PC1
#define P3__1__PORT 3u
#define P3__1__SHIFT 1u
#define P3__2__INTTYPE CYREG_PICU3_INTTYPE2
#define P3__2__MASK 0x04u
#define P3__2__PC CYREG_PRT3_PC2
#define P3__2__PORT 3u
#define P3__2__SHIFT 2u
#define P3__3__INTTYPE CYREG_PICU3_INTTYPE3
#define P3__3__MASK 0x08u
#define P3__3__PC CYREG_PRT3_PC3
#define P3__3__PORT 3u
#define P3__3__SHIFT 3u
#define P3__4__INTTYPE CYREG_PICU3_INTTYPE4
#define P3__4__MASK 0x10u
#define P3__4__PC CYREG_PRT3_PC4
#define P3__4__PORT 3u
#define P3__4__SHIFT 4u
#define P3__5__INTTYPE CYREG_PICU3_INTTYPE5
#define P3__5__MASK 0x20u
#define P3__5__PC CYREG_PRT3_PC5
#define P3__5__PORT 3u
#define P3__5__SHIFT 5u
#define P3__6__INTTYPE CYREG_PICU3_INTTYPE6
#define P3__6__MASK 0x40u
#define P3__6__PC CYREG_PRT3_PC6
#define P3__6__PORT 3u
#define P3__6__SHIFT 6u
#define P3__7__INTTYPE CYREG_PICU3_INTTYPE7
#define P3__7__MASK 0x80u
#define P3__7__PC CYREG_PRT3_PC7
#define P3__7__PORT 3u
#define P3__7__SHIFT 7u
#define P3__AG CYREG_PRT3_AG
#define P3__AMUX CYREG_PRT3_AMUX
#define P3__BIE CYREG_PRT3_BIE
#define P3__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3__BYP CYREG_PRT3_BYP
#define P3__CTL CYREG_PRT3_CTL
#define P3__DM0 CYREG_PRT3_DM0
#define P3__DM1 CYREG_PRT3_DM1
#define P3__DM2 CYREG_PRT3_DM2
#define P3__DR CYREG_PRT3_DR
#define P3__INP_DIS CYREG_PRT3_INP_DIS
#define P3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3__LCD_EN CYREG_PRT3_LCD_EN
#define P3__MASK 0xFFu
#define P3__PORT 3u
#define P3__PRT CYREG_PRT3_PRT
#define P3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3__PS CYREG_PRT3_PS
#define P3__SHIFT 0u
#define P3__SLW CYREG_PRT3_SLW

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_Bypass */
#define ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_Bypass__0__MASK 0x04u
#define ADC_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 2u
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x04u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 2u
#define ADC_Bypass__SLW CYREG_PRT0_SLW

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x04u
#define ADC_IRQ__INTC_NUMBER 2u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* CAN_CanIP */
#define CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_CanIP__PM_ACT_MSK 0x01u
#define CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_CanIP__PM_STBY_MSK 0x01u
#define CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_isr */
#define CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_isr__INTC_MASK 0x10000u
#define CAN_isr__INTC_NUMBER 16u
#define CAN_isr__INTC_PRIOR_NUM 7u
#define CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CAN_RX */
#define CAN_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define CAN_RX__0__MASK 0x40u
#define CAN_RX__0__PC CYREG_PRT12_PC6
#define CAN_RX__0__PORT 12u
#define CAN_RX__0__SHIFT 6u
#define CAN_RX__AG CYREG_PRT12_AG
#define CAN_RX__BIE CYREG_PRT12_BIE
#define CAN_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define CAN_RX__BYP CYREG_PRT12_BYP
#define CAN_RX__DM0 CYREG_PRT12_DM0
#define CAN_RX__DM1 CYREG_PRT12_DM1
#define CAN_RX__DM2 CYREG_PRT12_DM2
#define CAN_RX__DR CYREG_PRT12_DR
#define CAN_RX__INP_DIS CYREG_PRT12_INP_DIS
#define CAN_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CAN_RX__MASK 0x40u
#define CAN_RX__PORT 12u
#define CAN_RX__PRT CYREG_PRT12_PRT
#define CAN_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CAN_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CAN_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CAN_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CAN_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CAN_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CAN_RX__PS CYREG_PRT12_PS
#define CAN_RX__SHIFT 6u
#define CAN_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define CAN_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CAN_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CAN_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CAN_RX__SLW CYREG_PRT12_SLW

/* CAN_TX */
#define CAN_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define CAN_TX__0__MASK 0x80u
#define CAN_TX__0__PC CYREG_PRT12_PC7
#define CAN_TX__0__PORT 12u
#define CAN_TX__0__SHIFT 7u
#define CAN_TX__AG CYREG_PRT12_AG
#define CAN_TX__BIE CYREG_PRT12_BIE
#define CAN_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define CAN_TX__BYP CYREG_PRT12_BYP
#define CAN_TX__DM0 CYREG_PRT12_DM0
#define CAN_TX__DM1 CYREG_PRT12_DM1
#define CAN_TX__DM2 CYREG_PRT12_DM2
#define CAN_TX__DR CYREG_PRT12_DR
#define CAN_TX__INP_DIS CYREG_PRT12_INP_DIS
#define CAN_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CAN_TX__MASK 0x80u
#define CAN_TX__PORT 12u
#define CAN_TX__PRT CYREG_PRT12_PRT
#define CAN_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CAN_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CAN_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CAN_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CAN_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CAN_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CAN_TX__PS CYREG_PRT12_PS
#define CAN_TX__SHIFT 7u
#define CAN_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define CAN_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CAN_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CAN_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CAN_TX__SLW CYREG_PRT12_SLW

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* P12 */
#define P12__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P12__0__MASK 0x01u
#define P12__0__PC CYREG_PRT12_PC0
#define P12__0__PORT 12u
#define P12__0__SHIFT 0u
#define P12__1__INTTYPE CYREG_PICU12_INTTYPE1
#define P12__1__MASK 0x02u
#define P12__1__PC CYREG_PRT12_PC1
#define P12__1__PORT 12u
#define P12__1__SHIFT 1u
#define P12__2__INTTYPE CYREG_PICU12_INTTYPE2
#define P12__2__MASK 0x04u
#define P12__2__PC CYREG_PRT12_PC2
#define P12__2__PORT 12u
#define P12__2__SHIFT 2u
#define P12__3__INTTYPE CYREG_PICU12_INTTYPE3
#define P12__3__MASK 0x08u
#define P12__3__PC CYREG_PRT12_PC3
#define P12__3__PORT 12u
#define P12__3__SHIFT 3u
#define P12__4__INTTYPE CYREG_PICU12_INTTYPE4
#define P12__4__MASK 0x10u
#define P12__4__PC CYREG_PRT12_PC4
#define P12__4__PORT 12u
#define P12__4__SHIFT 4u
#define P12__5__INTTYPE CYREG_PICU12_INTTYPE5
#define P12__5__MASK 0x20u
#define P12__5__PC CYREG_PRT12_PC5
#define P12__5__PORT 12u
#define P12__5__SHIFT 5u
#define P12__AG CYREG_PRT12_AG
#define P12__BIE CYREG_PRT12_BIE
#define P12__BIT_MASK CYREG_PRT12_BIT_MASK
#define P12__BYP CYREG_PRT12_BYP
#define P12__DM0 CYREG_PRT12_DM0
#define P12__DM1 CYREG_PRT12_DM1
#define P12__DM2 CYREG_PRT12_DM2
#define P12__DR CYREG_PRT12_DR
#define P12__INP_DIS CYREG_PRT12_INP_DIS
#define P12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P12__PORT 12u
#define P12__PRT CYREG_PRT12_PRT
#define P12__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P12__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P12__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P12__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P12__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P12__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P12__PS CYREG_PRT12_PS
#define P12__SIO_CFG CYREG_PRT12_SIO_CFG
#define P12__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P12__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P12__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P12__SLW CYREG_PRT12_SLW

/* HW_INT */
#define HW_INT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HW_INT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HW_INT__INTC_MASK 0x40u
#define HW_INT__INTC_NUMBER 6u
#define HW_INT__INTC_PRIOR_NUM 2u
#define HW_INT__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define HW_INT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HW_INT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CLK_PC1 */
#define CLK_PC1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CLK_PC1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CLK_PC1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CLK_PC1__CFG2_SRC_SEL_MASK 0x07u
#define CLK_PC1__INDEX 0x03u
#define CLK_PC1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_PC1__PM_ACT_MSK 0x08u
#define CLK_PC1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_PC1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x04u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x10u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x10u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x05u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x20u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x20u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x01u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x02u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x02u

/* Clock_9 */
#define Clock_9__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_9__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_9__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_9__CFG2_SRC_SEL_MASK 0x07u
#define Clock_9__INDEX 0x02u
#define Clock_9__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_9__PM_ACT_MSK 0x04u
#define Clock_9__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_9__PM_STBY_MSK 0x04u

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x08u
#define USBUART_ep_1__INTC_NUMBER 3u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x10u
#define USBUART_ep_2__INTC_NUMBER 4u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x20u
#define USBUART_ep_3__INTC_NUMBER 5u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Counter_1ms_CounterHW */
#define Counter_1ms_CounterHW__CAP0 CYREG_TMR1_CAP0
#define Counter_1ms_CounterHW__CAP1 CYREG_TMR1_CAP1
#define Counter_1ms_CounterHW__CFG0 CYREG_TMR1_CFG0
#define Counter_1ms_CounterHW__CFG1 CYREG_TMR1_CFG1
#define Counter_1ms_CounterHW__CFG2 CYREG_TMR1_CFG2
#define Counter_1ms_CounterHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Counter_1ms_CounterHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Counter_1ms_CounterHW__PER0 CYREG_TMR1_PER0
#define Counter_1ms_CounterHW__PER1 CYREG_TMR1_PER1
#define Counter_1ms_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Counter_1ms_CounterHW__PM_ACT_MSK 0x02u
#define Counter_1ms_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Counter_1ms_CounterHW__PM_STBY_MSK 0x02u
#define Counter_1ms_CounterHW__RT0 CYREG_TMR1_RT0
#define Counter_1ms_CounterHW__RT1 CYREG_TMR1_RT1
#define Counter_1ms_CounterHW__SR0 CYREG_TMR1_SR0

/* Counter_1ms_isr */
#define Counter_1ms_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Counter_1ms_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Counter_1ms_isr__INTC_MASK 0x02u
#define Counter_1ms_isr__INTC_NUMBER 1u
#define Counter_1ms_isr__INTC_PRIOR_NUM 7u
#define Counter_1ms_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Counter_1ms_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Counter_1ms_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Micros_Counter_CounterUDB */
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB10_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB11_A0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB11_A1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB11_D0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB11_D1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB11_F0
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB11_F1
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Micros_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB08_ST

/* Millis_Counter_CounterUDB */
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Millis_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* IgnitionTimer_1_PWMUDB */
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__0__POS 0
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__2__POS 2
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__3__POS 3
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define IgnitionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IgnitionTimer_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* InjectionTimer_1_PWMUDB */
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define InjectionTimer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__0__POS 0
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__2__POS 2
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__3__POS 3
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define InjectionTimer_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define InjectionTimer_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1

/* InjectionTimer_2_PWMUDB */
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define InjectionTimer_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__0__POS 0
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__2__POS 2
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__3__POS 3
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define InjectionTimer_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define InjectionTimer_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1

/* BootloaderResetTimer_TimerHW */
#define BootloaderResetTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define BootloaderResetTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define BootloaderResetTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define BootloaderResetTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define BootloaderResetTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define BootloaderResetTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define BootloaderResetTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define BootloaderResetTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define BootloaderResetTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define BootloaderResetTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BootloaderResetTimer_TimerHW__PM_ACT_MSK 0x01u
#define BootloaderResetTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BootloaderResetTimer_TimerHW__PM_STBY_MSK 0x01u
#define BootloaderResetTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define BootloaderResetTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define BootloaderResetTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* CrankTriggerDummyTimer_isr */
#define CrankTriggerDummyTimer_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CrankTriggerDummyTimer_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CrankTriggerDummyTimer_isr__INTC_MASK 0x80000u
#define CrankTriggerDummyTimer_isr__INTC_NUMBER 19u
#define CrankTriggerDummyTimer_isr__INTC_PRIOR_NUM 3u
#define CrankTriggerDummyTimer_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define CrankTriggerDummyTimer_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CrankTriggerDummyTimer_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CrankTriggerDummyTimer_TimerHW */
#define CrankTriggerDummyTimer_TimerHW__CAP0 CYREG_TMR2_CAP0
#define CrankTriggerDummyTimer_TimerHW__CAP1 CYREG_TMR2_CAP1
#define CrankTriggerDummyTimer_TimerHW__CFG0 CYREG_TMR2_CFG0
#define CrankTriggerDummyTimer_TimerHW__CFG1 CYREG_TMR2_CFG1
#define CrankTriggerDummyTimer_TimerHW__CFG2 CYREG_TMR2_CFG2
#define CrankTriggerDummyTimer_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define CrankTriggerDummyTimer_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define CrankTriggerDummyTimer_TimerHW__PER0 CYREG_TMR2_PER0
#define CrankTriggerDummyTimer_TimerHW__PER1 CYREG_TMR2_PER1
#define CrankTriggerDummyTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CrankTriggerDummyTimer_TimerHW__PM_ACT_MSK 0x04u
#define CrankTriggerDummyTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CrankTriggerDummyTimer_TimerHW__PM_STBY_MSK 0x04u
#define CrankTriggerDummyTimer_TimerHW__RT0 CYREG_TMR2_RT0
#define CrankTriggerDummyTimer_TimerHW__RT1 CYREG_TMR2_RT1
#define CrankTriggerDummyTimer_TimerHW__SR0 CYREG_TMR2_SR0

/* IgnitionPortControlReg */
#define IgnitionPortControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define IgnitionPortControlReg_Sync_ctrl_reg__0__POS 0
#define IgnitionPortControlReg_Sync_ctrl_reg__1__MASK 0x02u
#define IgnitionPortControlReg_Sync_ctrl_reg__1__POS 1
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define IgnitionPortControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define IgnitionPortControlReg_Sync_ctrl_reg__MASK 0x03u
#define IgnitionPortControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define IgnitionPortControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define IgnitionPortControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* IgnitionTimerControlReg */
#define IgnitionTimerControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define IgnitionTimerControlReg_Sync_ctrl_reg__0__POS 0
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define IgnitionTimerControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__MASK 0x01u
#define IgnitionTimerControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define IgnitionTimerControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* BootloaderResetInterrupt */
#define BootloaderResetInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BootloaderResetInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BootloaderResetInterrupt__INTC_MASK 0x01u
#define BootloaderResetInterrupt__INTC_NUMBER 0u
#define BootloaderResetInterrupt__INTC_PRIOR_NUM 7u
#define BootloaderResetInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define BootloaderResetInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BootloaderResetInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CrankTriggerDummyTimerReg */
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__MASK 0x01u
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__0__POS 0
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK 0x01u
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CrankTriggerDummyTimerReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* InjectionTimerControlReg_1 */
#define InjectionTimerControlReg_1_Sync_ctrl_reg__0__MASK 0x01u
#define InjectionTimerControlReg_1_Sync_ctrl_reg__0__POS 0
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define InjectionTimerControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__MASK 0x01u
#define InjectionTimerControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define InjectionTimerControlReg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* InjectionTimerControlReg_2 */
#define InjectionTimerControlReg_2_Sync_ctrl_reg__0__MASK 0x01u
#define InjectionTimerControlReg_2_Sync_ctrl_reg__0__POS 0
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define InjectionTimerControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__MASK 0x01u
#define InjectionTimerControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define InjectionTimerControlReg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* InjectionTimerPortControlReg_1 */
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__MASK 0x01u
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__0__POS 0
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__MASK 0x02u
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__1__POS 1
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK 0x03u
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define InjectionTimerPortControlReg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* InjectionTimerPortControlReg_2 */
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__MASK 0x01u
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__0__POS 0
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__MASK 0x02u
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__1__POS 1
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK 0x03u
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define InjectionTimerPortControlReg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "CY8CKIT59_Ardudino-Speeduino"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x2000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008004u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
