Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 31 14:44:40 2023
| Host         : DESKTOP-G1Q762K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processeur_control_sets_placed.rpt
| Design       : processeur
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                       |                    |                1 |              1 |
|  clk_IBUF_BUFG |                                       | data_path/SR[0]    |                2 |              4 |
|  clk_IBUF_BUFG | command_unit/FSM_onehot_E_reg[2]_0[0] | command_unit/SR[0] |                2 |              4 |
|  clk_IBUF_BUFG | command_unit/FSM_onehot_E_reg[3]_0    | data_path/SR[0]    |                4 |              8 |
|  clk_IBUF_BUFG | data_path/x[13]_i_1_n_0               | data_path/SR[0]    |                3 |              8 |
|  clk_IBUF_BUFG | command_unit/FSM_onehot_E_reg[0]_0    | data_path/SR[0]    |                4 |             16 |
|  clk_IBUF_BUFG | command_unit/E[0]                     |                    |                7 |             16 |
|  clk_IBUF_BUFG | command_unit/Q[1]                     | command_unit/SR[0] |                8 |             24 |
|  clk_IBUF_BUFG | command_unit/Q[2]                     | command_unit/SR[0] |               10 |             24 |
+----------------+---------------------------------------+--------------------+------------------+----------------+


