#--------------------------|-------------
# Design is ClockDomainController
#--------------------------|-------------
#   Number of flops                |      86
#   Number of latches              |      0
#--------------------------|-------------


#---------------------------------------
#   Clock            Number of flops/latches
#---------------------------------------


# All latches are on some clocks
# Total number of Flops not on the clock lines are: 86
# Flops not on the clock lines are:
# ------------------------------------------------
set flops_on_comb_logic {
  u_CdcPgcbClock/u_domainIsmLockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_lockedPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/SyncForDefPwrOn_u_clkreqHoldPG_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_ismWakePG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_clkackPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_forceRdyPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_gClockReqSyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_dfxForceClkreq_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_domainPokPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/u_clkreqStartHoldPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/AsyncReqXC_0_u_gClockReqAsyncPG_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcPgcbClock/assert_clkreq_pg_reg
  u_CdcPgcbClock/clkreq_start_ok_reg
  u_CdcPgcbClock/gclock_req_async_pg_f_reg
  u_CdcPgcbClock/force_pgate_req_not_pg_active_pg_reg
  u_CdcPgcbClock/pmc_wake_pg_reg
  u_CdcPgcbClock/force_pgate_req_pg_reg
  u_CdcPgcbClock/unlock_domain_pg_reg
  u_CdcPgcbClock/clkreq_reg
  u_CdcPgcbClock/cdc_restore_pg_reg
  u_CdcPgcbClock/restore_wake_pg_reg
  u_CdcPgcbClock/pwrgate_active_pg_reg
  u_CdcMainClock/u_clkreq_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_clkgate_dis_sync_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcMainClock/pg_active_ds_lpst_u_unlockIsm_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_clkackSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/doPok_u_resetSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/ResetSync_0_u_rstMux_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_clkreq_start_hold_ack_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_gclock_req_sync_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_gclock_req_async_ByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_ism_lockedByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_unlockAll_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_forcePowerGate_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_forcePowerGateNoPGActive_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_clkreqHeldByPgcb_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_clkgate_ovrd_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_force_clkreq_sync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_pwrgate_active_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_powerGateDisabled_ctech_lib_doublesync_setb1_ctech_lib_dcszo_0
  u_CdcMainClock/u_pgcbPok_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/AsyncReqXC_0_u_gClockReqAsyncSync_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
  u_CdcMainClock/idle_timer_reg_0
  u_CdcMainClock/idle_timer_reg_1
  u_CdcMainClock/idle_timer_reg_2
  u_CdcMainClock/idle_timer_reg_3
  u_CdcMainClock/idle_timer_reg_4
  u_CdcMainClock/idle_timer_reg_5
  u_CdcMainClock/idle_timer_reg_6
  u_CdcMainClock/idle_timer_reg_7
  u_CdcMainClock/idle_timer_reg_8
  u_CdcMainClock/idle_timer_reg_9
  u_CdcMainClock/idle_timer_reg_10
  u_CdcMainClock/idle_timer_reg_11
  u_CdcMainClock/idle_timer_reg_12
  u_CdcMainClock/idle_timer_reg_13
  u_CdcMainClock/idle_timer_reg_14
  u_CdcMainClock/idle_timer_reg_15
  u_CdcMainClock/last_do_force_pgate_reg
  u_CdcMainClock/last_cdcpg_driving_clkreq_reg
  u_CdcMainClock/last_gclock_req_reg
  u_CdcMainClock/last_current_state_reg_0
  u_CdcMainClock/last_current_state_reg_1
  u_CdcMainClock/last_current_state_reg_2
  u_CdcMainClock/gclock_ack_async_reg_0
  u_CdcMainClock/gclock_active_reg
  u_CdcMainClock/clkgate_disabled_reg
  u_CdcMainClock/current_state_reg_0
  u_CdcMainClock/current_state_reg_1
  u_CdcMainClock/current_state_reg_2
  u_CdcMainClock/cfg_update_q_reg
  u_CdcMainClock/clkreq_start_hold_reg
  u_CdcMainClock/force_ready_reg
  u_CdcMainClock/ism_wake_reg
  u_CdcMainClock/pok_preout_reg
  u_CdcMainClock/last_current_state_reg_3
  u_CdcMainClock/domain_locked_reg
  u_CdcMainClock/current_state_reg_3
  u_CdcMainClock/clkgate_disabled_q_reg
  u_CdcMainClock/clkreq_disabled_q_reg
  u_CdcMainClock/boundary_locked_f_reg
  u_CdcMainClock/ism_locked_f_reg
  u_CdcMainClock/gclock_enable_reg
  u_CdcMainClock/clkreq_hold_reg
  u_CdcMainClock/last_pg_disabled_reg
  u_CdcMainClock/u_CdcMainCg/postscc_nodsync_cg_u_pgcbRstMux_ctech_lib_doublesync_rstb1_ctech_lib_dcszo_0
}


