

================================================================
== Vivado HLS Report for 'SCIG_1'
================================================================
* Date:           Mon Jan  6 15:36:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        37|         32|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 32, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 32, D = 37, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	14  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond2)
	12  / (!exitcond2)
12 --> 
	11  / true
13 --> 
14 --> 
	51  / (exitcond)
	15  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	14  / true
51 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt = alloca i9, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 52 'alloca' 'IFMPadDimSqrt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [10500 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:107]   --->   Operation 53 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inElem_V = alloca [256 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:127]   --->   Operation 54 'alloca' 'inElem_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:68]   --->   Operation 55 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/stream_convolution_slideWindow.h:70]   --->   Operation 56 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 57 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_V_203 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 58 'read' 'tmp_V_203' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_203)" [./../hw_library/stream_convolution_slideWindow.h:74]   --->   Operation 59 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 60 [1/1] (3.63ns)   --->   "%tmp_V_205 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:76]   --->   Operation 60 'read' 'tmp_V_205' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_205)" [./../hw_library/stream_convolution_slideWindow.h:78]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_V_207 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:80]   --->   Operation 62 'read' 'tmp_V_207' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_207)" [./../hw_library/stream_convolution_slideWindow.h:82]   --->   Operation 63 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_V_209 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:84]   --->   Operation 64 'read' 'tmp_V_209' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_209)" [./../hw_library/stream_convolution_slideWindow.h:86]   --->   Operation 65 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V_211 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:88]   --->   Operation 66 'read' 'tmp_V_211' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_211)" [./../hw_library/stream_convolution_slideWindow.h:90]   --->   Operation 67 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_V_213 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:92]   --->   Operation 68 'read' 'tmp_V_213' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_213)" [./../hw_library/stream_convolution_slideWindow.h:94]   --->   Operation 69 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_V_215 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:96]   --->   Operation 72 'read' 'tmp_V_215' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_215)" [./../hw_library/stream_convolution_slideWindow.h:98]   --->   Operation 73 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %10" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_211, %tmp_V_205" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 75 'mul' 'KER_size_0' <Predicate = (!tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%oy = alloca i32"   --->   Operation 76 'alloca' 'oy' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%ox = alloca i32"   --->   Operation 77 'alloca' 'ox' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%ky = alloca i32"   --->   Operation 78 'alloca' 'ky' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%inp_j = alloca i32"   --->   Operation 79 'alloca' 'inp_j' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%inp_i = alloca i32"   --->   Operation 80 'alloca' 'inp_i' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%kx = alloca i32"   --->   Operation 81 'alloca' 'kx' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 82 'specregionbegin' 'tmp_65' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "store i9 144, i9* %IFMPadDimSqrt, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 83 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i9* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:105]   --->   Operation 84 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (12.5ns)   --->   "%baseIterBound = mul i32 %tmp_V_203, 1672" [./../hw_library/stream_convolution_slideWindow.h:121]   --->   Operation 85 'mul' 'baseIterBound' <Predicate = (tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %baseIterBound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:122]   --->   Operation 86 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%inElem_V_addr = getelementptr [256 x i16]* %inElem_V, i64 0, i64 0" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 87 'getelementptr' 'inElem_V_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%inElem_V_addr_3 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 1" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 88 'getelementptr' 'inElem_V_addr_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%inElem_V_addr_4 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 89 'getelementptr' 'inElem_V_addr_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%inElem_V_addr_5 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 3" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 90 'getelementptr' 'inElem_V_addr_5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%inElem_V_addr_6 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 4" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 91 'getelementptr' 'inElem_V_addr_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%inElem_V_addr_7 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 5" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 92 'getelementptr' 'inElem_V_addr_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%inElem_V_addr_8 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 6" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 93 'getelementptr' 'inElem_V_addr_8' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%inElem_V_addr_9 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 7" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 94 'getelementptr' 'inElem_V_addr_9' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%inElem_V_addr_10 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 8" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 95 'getelementptr' 'inElem_V_addr_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%inElem_V_addr_11 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 9" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 96 'getelementptr' 'inElem_V_addr_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%inElem_V_addr_12 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 10" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 97 'getelementptr' 'inElem_V_addr_12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%inElem_V_addr_13 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 11" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 98 'getelementptr' 'inElem_V_addr_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%inElem_V_addr_14 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 12" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 99 'getelementptr' 'inElem_V_addr_14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%inElem_V_addr_15 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 13" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 100 'getelementptr' 'inElem_V_addr_15' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%inElem_V_addr_16 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 14" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 101 'getelementptr' 'inElem_V_addr_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%inElem_V_addr_17 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 15" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 102 'getelementptr' 'inElem_V_addr_17' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%inElem_V_addr_18 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 16" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 103 'getelementptr' 'inElem_V_addr_18' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%inElem_V_addr_19 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 17" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 104 'getelementptr' 'inElem_V_addr_19' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%inElem_V_addr_20 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 18" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 105 'getelementptr' 'inElem_V_addr_20' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inElem_V_addr_21 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 19" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 106 'getelementptr' 'inElem_V_addr_21' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inElem_V_addr_22 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 20" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 107 'getelementptr' 'inElem_V_addr_22' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%inElem_V_addr_23 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 21" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 108 'getelementptr' 'inElem_V_addr_23' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%inElem_V_addr_24 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 22" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 109 'getelementptr' 'inElem_V_addr_24' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%inElem_V_addr_25 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 23" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 110 'getelementptr' 'inElem_V_addr_25' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%inElem_V_addr_26 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 24" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 111 'getelementptr' 'inElem_V_addr_26' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%inElem_V_addr_27 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 25" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 112 'getelementptr' 'inElem_V_addr_27' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%inElem_V_addr_28 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 26" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 113 'getelementptr' 'inElem_V_addr_28' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%inElem_V_addr_29 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 27" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 114 'getelementptr' 'inElem_V_addr_29' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%inElem_V_addr_30 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 28" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 115 'getelementptr' 'inElem_V_addr_30' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%inElem_V_addr_31 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 29" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 116 'getelementptr' 'inElem_V_addr_31' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%inElem_V_addr_32 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 30" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 117 'getelementptr' 'inElem_V_addr_32' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%inElem_V_addr_33 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 31" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 118 'getelementptr' 'inElem_V_addr_33' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 119 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 120 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_i"   --->   Operation 120 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 121 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_j"   --->   Operation 121 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 122 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 122 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 123 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 123 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 124 [1/1] (1.76ns)   --->   "store i32 0, i32* %oy"   --->   Operation 124 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 125 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 125 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 126 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_205, %KER_size_0" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 126 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:186]   --->   Operation 127 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [./../hw_library/stream_convolution_slideWindow.h:182]   --->   Operation 128 'specregionbegin' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_207, %KER_size_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 129 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:187]   --->   Operation 130 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:188]   --->   Operation 131 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.76ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%i6 = phi i32 [ 0, %10 ], [ %i_9, %12 ]"   --->   Operation 133 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i6, %KER_bound" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 134 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i6, 1" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 135 'add' 'i_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %13, label %12" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 137 'specregionbegin' 'tmp_68' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:190]   --->   Operation 138 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (3.63ns)   --->   "%tmp_V_217 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:191]   --->   Operation 139 'read' 'tmp_V_217' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 140 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_217)" [./../hw_library/stream_convolution_slideWindow.h:192]   --->   Operation 140 'write' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_68)" [./../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 141 'specregionend' 'empty_140' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 142 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_66)" [./../hw_library/stream_convolution_slideWindow.h:194]   --->   Operation 143 'specregionend' 'empty_141' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 144 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/stream_convolution_slideWindow.h:195]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.42>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge225 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 146 'phi' 'inp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_10, %._crit_edge225 ]"   --->   Operation 147 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i, %baseIterBound" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 148 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (2.55ns)   --->   "%i_10 = add i32 %i, 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 149 'add' 'i_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %3" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 151 'specregionbegin' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:124]   --->   Operation 152 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt_load = load i9* %IFMPadDimSqrt, align 2"   --->   Operation 153 'load' 'IFMPadDimSqrt_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%extLd = sext i9 %IFMPadDimSqrt_load to i32"   --->   Operation 154 'sext' 'extLd' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (2.47ns)   --->   "%tmp_100 = icmp ult i32 %inp, %extLd" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 155 'icmp' 'tmp_100' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (1.76ns)   --->   "br i1 %tmp_100, label %4, label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 156 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%inp_j_load_2 = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 157 'load' 'inp_j_load_2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%inp_i_load_2 = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 158 'load' 'inp_i_load_2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 159 'specregionbegin' 'tmp_69' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i16]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:128]   --->   Operation 160 'specmemcore' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp_101 = or i32 %inp_j_load_2, %inp_i_load_2" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 161 'or' 'tmp_101' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_101, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 162 'bitselect' 'tmp_191' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_195)   --->   "%tmp_192 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inp_i_load_2, i32 3, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 163 'partselect' 'tmp_192' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_195)   --->   "%tmp_193 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inp_j_load_2, i32 3, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 164 'partselect' 'tmp_193' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_195)   --->   "%tmp_194 = or i29 %tmp_192, %tmp_193" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 165 'or' 'tmp_194' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (2.46ns) (out node of the LUT)   --->   "%tmp_195 = icmp ne i29 %tmp_194, 0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 166 'icmp' 'tmp_195' <Predicate = (!exitcond & tmp_100)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %tmp_195, %tmp_191" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 167 'or' 'or_cond2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %.preheader218.0, label %.preheader.0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 168 'br' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 5.90>
ST_15 : Operation 169 [1/1] (3.63ns)   --->   "%tmp_V_218 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 169 'read' 'tmp_V_218' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i32 %tmp_V_218 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 170 'trunc' 'tmp_196' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (2.26ns)   --->   "store i16 %tmp_196, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 171 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 172 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 172 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 16 <SV = 10> <Delay = 5.90>
ST_16 : Operation 173 [1/1] (3.63ns)   --->   "%tmp_V_219 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 173 'read' 'tmp_V_219' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i32 %tmp_V_219 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 174 'trunc' 'tmp_197' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.26ns)   --->   "store i16 %tmp_197, i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 175 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 176 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 176 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 177 [2/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 177 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 178 [1/1] (2.55ns)   --->   "%inp_3 = add i32 1, %inp" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 178 'add' 'inp_3' <Predicate = (!exitcond & tmp_100)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 179 'br' <Predicate = (!exitcond & tmp_100)> <Delay = 1.76>

State 17 <SV = 11> <Delay = 7.49>
ST_17 : Operation 180 [1/1] (3.63ns)   --->   "%tmp_V_220 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 180 'read' 'tmp_V_220' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_198 = trunc i32 %tmp_V_220 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 181 'trunc' 'tmp_198' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (2.26ns)   --->   "store i16 %tmp_198, i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 182 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 183 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 183 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_228 = shl i32 %inp, 5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 184 'shl' 'tmp_228' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_106 = zext i32 %tmp_228 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 185 'zext' 'tmp_106' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_17 : Operation 186 [1/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 186 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_106" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 187 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load, i16* %inputBuf_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 188 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_17 : Operation 189 [2/2] (2.26ns)   --->   "%inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 189 'load' 'inElem_V_load_3' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 [ %inp_3, %.loopexit_ifconv ], [ %inp, %3 ]"   --->   Operation 190 'phi' 'inp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (2.47ns)   --->   "%tmp_109 = icmp ugt i32 %inp_1, 72" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 191 'icmp' 'tmp_109' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (1.76ns)   --->   "br i1 %tmp_109, label %5, label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 192 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%oy_load_2 = load i32* %oy"   --->   Operation 193 'load' 'oy_load_2' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%ox_load_2 = load i32* %ox"   --->   Operation 194 'load' 'ox_load_2' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%ky_load = load i32* %ky"   --->   Operation 195 'load' 'ky_load' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%kx_load = load i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 196 'load' 'kx_load' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (2.55ns)   --->   "%tmp = add i32 %oy_load_2, %ky_load"   --->   Operation 197 'add' 'tmp' <Predicate = (!exitcond & tmp_109)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_229 = shl i32 %tmp, 4"   --->   Operation 198 'shl' 'tmp_229' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_230 = shl i32 %tmp, 2"   --->   Operation 199 'shl' 'tmp_230' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp2 = sub i32 %tmp_229, %tmp_230"   --->   Operation 200 'sub' 'tmp2' <Predicate = (!exitcond & tmp_109)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i32 %ox_load_2 to i27"   --->   Operation 201 'trunc' 'tmp_231' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i32 %kx_load to i27" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 202 'trunc' 'tmp_232' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i32 %tmp2 to i27"   --->   Operation 203 'trunc' 'tmp_233' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (2.55ns)   --->   "%kx_2 = add i32 1, %kx_load" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 204 'add' 'kx_2' <Predicate = (!exitcond & tmp_109)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (2.47ns)   --->   "%tmp_112 = icmp eq i32 %kx_2, 5" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 205 'icmp' 'tmp_112' <Predicate = (!exitcond & tmp_109)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_112, label %6, label %.._crit_edge225_crit_edge" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 206 'br' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (1.76ns)   --->   "store i32 %kx_2, i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 207 'store' <Predicate = (!exitcond & tmp_109 & !tmp_112)> <Delay = 1.76>
ST_17 : Operation 208 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 208 'br' <Predicate = (!exitcond & tmp_109 & !tmp_112)> <Delay = 1.76>
ST_17 : Operation 209 [1/1] (2.55ns)   --->   "%ky_2 = add i32 %ky_load, 1" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 209 'add' 'ky_2' <Predicate = (!exitcond & tmp_109 & tmp_112)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (2.47ns)   --->   "%tmp_113 = icmp eq i32 %ky_2, 5" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 210 'icmp' 'tmp_113' <Predicate = (!exitcond & tmp_109 & tmp_112)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %tmp_113, label %7, label %.._crit_edge225_crit_edge608" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 211 'br' <Predicate = (!exitcond & tmp_109 & tmp_112)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 212 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & !tmp_113)> <Delay = 1.76>
ST_17 : Operation 213 [1/1] (1.76ns)   --->   "store i32 %ky_2, i32* %ky" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 213 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & !tmp_113)> <Delay = 1.76>
ST_17 : Operation 214 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 214 'br' <Predicate = (!exitcond & tmp_109 & tmp_112 & !tmp_113)> <Delay = 1.76>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%ox_load = load i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 215 'load' 'ox_load' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (2.55ns)   --->   "%ox_2 = add i32 %ox_load, 1" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 216 'add' 'ox_2' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (2.47ns)   --->   "%tmp_114 = icmp eq i32 %ox_2, 8" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 217 'icmp' 'tmp_114' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 218 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113)> <Delay = 1.76>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %tmp_114, label %8, label %.._crit_edge225_crit_edge609" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 219 'br' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 220 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & !tmp_114)> <Delay = 1.76>
ST_17 : Operation 221 [1/1] (1.76ns)   --->   "store i32 %ox_2, i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 221 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & !tmp_114)> <Delay = 1.76>
ST_17 : Operation 222 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 222 'br' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & !tmp_114)> <Delay = 1.76>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%oy_load = load i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 223 'load' 'oy_load' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (2.55ns)   --->   "%oy_2 = add i32 %oy_load, 1" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 224 'add' 'oy_2' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (2.47ns)   --->   "%tmp_115 = icmp eq i32 %oy_2, 8" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 225 'icmp' 'tmp_115' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_115, i32 0, i32 %inp_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 226 'select' 'p_inp_1' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.69ns)   --->   "%p_2 = select i1 %tmp_115, i32 0, i32 %oy_2" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 227 'select' 'p_2' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 228 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 1.76>
ST_17 : Operation 229 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 229 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 1.76>
ST_17 : Operation 230 [1/1] (1.76ns)   --->   "store i32 %p_2, i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 230 'store' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 1.76>
ST_17 : Operation 231 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 231 'br' <Predicate = (!exitcond & tmp_109 & tmp_112 & tmp_113 & tmp_114)> <Delay = 1.76>

State 18 <SV = 12> <Delay = 7.47>
ST_18 : Operation 232 [1/1] (3.63ns)   --->   "%tmp_V_221 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 232 'read' 'tmp_V_221' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i32 %tmp_V_221 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 233 'trunc' 'tmp_199' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (2.26ns)   --->   "store i16 %tmp_199, i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 234 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 235 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 235 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_191_s = or i32 %tmp_228, 1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 236 'or' 'tmp_191_s' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_192_1 = zext i32 %tmp_191_s to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 237 'zext' 'tmp_192_1' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_18 : Operation 238 [1/2] (2.26ns)   --->   "%inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 238 'load' 'inElem_V_load_3' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_6 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 239 'getelementptr' 'inputBuf_V_addr_6' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_3, i16* %inputBuf_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 240 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 241 [2/2] (2.26ns)   --->   "%inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 241 'load' 'inElem_V_load_4' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i27 %tmp_231, %tmp_233" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 242 'add' 'tmp3' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%input_ind3 = add i27 %tmp3, %tmp_232" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 243 'add' 'input_ind3' <Predicate = (!exitcond & tmp_109)> <Delay = 4.22> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %input_ind3, i5 0)" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 244 'bitconcatenate' 'tmp_110' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_111 = zext i32 %tmp_110 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 245 'zext' 'tmp_111' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_37 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_111" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 246 'getelementptr' 'inputBuf_V_addr_37' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_18 : Operation 247 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_37, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 247 'load' 'inputBuf_V_load' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge608 ], [ %inp_1, %.._crit_edge225_crit_edge609 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 248 'phi' 'inp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_67)" [./../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 249 'specregionend' 'empty_138' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 250 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 6.88>
ST_19 : Operation 251 [1/1] (3.63ns)   --->   "%tmp_V_222 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 251 'read' 'tmp_V_222' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_200 = trunc i32 %tmp_V_222 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 252 'trunc' 'tmp_200' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (2.26ns)   --->   "store i16 %tmp_200, i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 253 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 254 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 254 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_191_1 = or i32 %tmp_228, 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 255 'or' 'tmp_191_1' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_192_2 = zext i32 %tmp_191_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 256 'zext' 'tmp_192_2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_19 : Operation 257 [1/2] (2.26ns)   --->   "%inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 257 'load' 'inElem_V_load_4' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_7 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 258 'getelementptr' 'inputBuf_V_addr_7' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_4, i16* %inputBuf_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 259 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 260 [2/2] (2.26ns)   --->   "%inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 260 'load' 'inElem_V_load_5' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 261 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_37, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 261 'load' 'inputBuf_V_load' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_V_250 = sext i16 %inputBuf_V_load to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 262 'sext' 'tmp_V_250' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_250)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 263 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_200_s = or i32 %tmp_110, 1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 264 'or' 'tmp_200_s' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_201_1 = zext i32 %tmp_200_s to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 265 'zext' 'tmp_201_1' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_38 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 266 'getelementptr' 'inputBuf_V_addr_38' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_19 : Operation 267 [2/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_38, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 267 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 20 <SV = 14> <Delay = 6.88>
ST_20 : Operation 268 [1/1] (3.63ns)   --->   "%tmp_V_223 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 268 'read' 'tmp_V_223' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_201 = trunc i32 %tmp_V_223 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 269 'trunc' 'tmp_201' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (2.26ns)   --->   "store i16 %tmp_201, i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 270 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 271 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 271 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_191_2 = or i32 %tmp_228, 3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 272 'or' 'tmp_191_2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_192_3 = zext i32 %tmp_191_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 273 'zext' 'tmp_192_3' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_20 : Operation 274 [1/2] (2.26ns)   --->   "%inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 274 'load' 'inElem_V_load_5' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_8 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 275 'getelementptr' 'inputBuf_V_addr_8' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_5, i16* %inputBuf_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 276 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 277 [2/2] (2.26ns)   --->   "%inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 277 'load' 'inElem_V_load_6' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 278 [1/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_38, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 278 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_V_251 = sext i16 %inputBuf_V_load_1 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 279 'sext' 'tmp_V_251' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_251)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 280 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_200_1 = or i32 %tmp_110, 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 281 'or' 'tmp_200_1' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_201_2 = zext i32 %tmp_200_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 282 'zext' 'tmp_201_2' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_39 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 283 'getelementptr' 'inputBuf_V_addr_39' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_20 : Operation 284 [2/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_39, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 284 'load' 'inputBuf_V_load_2' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 21 <SV = 15> <Delay = 6.88>
ST_21 : Operation 285 [1/1] (3.63ns)   --->   "%tmp_V_224 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 285 'read' 'tmp_V_224' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i32 %tmp_V_224 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 286 'trunc' 'tmp_202' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (2.26ns)   --->   "store i16 %tmp_202, i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 287 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 288 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 288 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_191_3 = or i32 %tmp_228, 4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 289 'or' 'tmp_191_3' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_192_4 = zext i32 %tmp_191_3 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 290 'zext' 'tmp_192_4' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_21 : Operation 291 [1/2] (2.26ns)   --->   "%inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 291 'load' 'inElem_V_load_6' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_9 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 292 'getelementptr' 'inputBuf_V_addr_9' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_6, i16* %inputBuf_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 293 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 294 [2/2] (2.26ns)   --->   "%inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 294 'load' 'inElem_V_load_7' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 295 [1/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_39, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 295 'load' 'inputBuf_V_load_2' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_V_252 = sext i16 %inputBuf_V_load_2 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 296 'sext' 'tmp_V_252' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_252)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 297 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_200_2 = or i32 %tmp_110, 3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 298 'or' 'tmp_200_2' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_201_3 = zext i32 %tmp_200_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 299 'zext' 'tmp_201_3' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_40 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 300 'getelementptr' 'inputBuf_V_addr_40' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_21 : Operation 301 [2/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i16* %inputBuf_V_addr_40, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 301 'load' 'inputBuf_V_load_3' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 22 <SV = 16> <Delay = 6.88>
ST_22 : Operation 302 [1/1] (3.63ns)   --->   "%tmp_V_225 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 302 'read' 'tmp_V_225' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_203 = trunc i32 %tmp_V_225 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 303 'trunc' 'tmp_203' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (2.26ns)   --->   "store i16 %tmp_203, i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 304 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 305 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 305 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_191_4 = or i32 %tmp_228, 5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 306 'or' 'tmp_191_4' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_192_5 = zext i32 %tmp_191_4 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 307 'zext' 'tmp_192_5' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_22 : Operation 308 [1/2] (2.26ns)   --->   "%inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 308 'load' 'inElem_V_load_7' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_10 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 309 'getelementptr' 'inputBuf_V_addr_10' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_7, i16* %inputBuf_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 310 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 311 [2/2] (2.26ns)   --->   "%inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 311 'load' 'inElem_V_load_8' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 312 [1/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i16* %inputBuf_V_addr_40, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 312 'load' 'inputBuf_V_load_3' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_V_253 = sext i16 %inputBuf_V_load_3 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 313 'sext' 'tmp_V_253' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_253)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 314 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_200_3 = or i32 %tmp_110, 4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 315 'or' 'tmp_200_3' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_201_4 = zext i32 %tmp_200_3 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 316 'zext' 'tmp_201_4' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_41 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 317 'getelementptr' 'inputBuf_V_addr_41' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_22 : Operation 318 [2/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i16* %inputBuf_V_addr_41, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 318 'load' 'inputBuf_V_load_4' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 23 <SV = 17> <Delay = 6.88>
ST_23 : Operation 319 [1/1] (3.63ns)   --->   "%tmp_V_226 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 319 'read' 'tmp_V_226' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i32 %tmp_V_226 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 320 'trunc' 'tmp_204' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (2.26ns)   --->   "store i16 %tmp_204, i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 321 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 322 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 322 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_191_5 = or i32 %tmp_228, 6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 323 'or' 'tmp_191_5' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_192_6 = zext i32 %tmp_191_5 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 324 'zext' 'tmp_192_6' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_23 : Operation 325 [1/2] (2.26ns)   --->   "%inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 325 'load' 'inElem_V_load_8' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_11 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 326 'getelementptr' 'inputBuf_V_addr_11' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_8, i16* %inputBuf_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 327 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 328 [2/2] (2.26ns)   --->   "%inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 328 'load' 'inElem_V_load_9' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 329 [1/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i16* %inputBuf_V_addr_41, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 329 'load' 'inputBuf_V_load_4' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_V_254 = sext i16 %inputBuf_V_load_4 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 330 'sext' 'tmp_V_254' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_254)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 331 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_200_4 = or i32 %tmp_110, 5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 332 'or' 'tmp_200_4' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_201_5 = zext i32 %tmp_200_4 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 333 'zext' 'tmp_201_5' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_42 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 334 'getelementptr' 'inputBuf_V_addr_42' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_23 : Operation 335 [2/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i16* %inputBuf_V_addr_42, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 335 'load' 'inputBuf_V_load_5' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 24 <SV = 18> <Delay = 6.88>
ST_24 : Operation 336 [1/1] (3.63ns)   --->   "%tmp_V_227 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 336 'read' 'tmp_V_227' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i32 %tmp_V_227 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 337 'trunc' 'tmp_205' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (2.26ns)   --->   "store i16 %tmp_205, i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 338 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 339 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 339 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_191_6 = or i32 %tmp_228, 7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 340 'or' 'tmp_191_6' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_192_7 = zext i32 %tmp_191_6 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 341 'zext' 'tmp_192_7' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_24 : Operation 342 [1/2] (2.26ns)   --->   "%inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 342 'load' 'inElem_V_load_9' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_12 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 343 'getelementptr' 'inputBuf_V_addr_12' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_9, i16* %inputBuf_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 344 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 345 [2/2] (2.26ns)   --->   "%inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 345 'load' 'inElem_V_load_10' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 346 [1/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i16* %inputBuf_V_addr_42, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 346 'load' 'inputBuf_V_load_5' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_V_255 = sext i16 %inputBuf_V_load_5 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 347 'sext' 'tmp_V_255' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_255)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 348 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_200_5 = or i32 %tmp_110, 6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 349 'or' 'tmp_200_5' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_201_6 = zext i32 %tmp_200_5 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 350 'zext' 'tmp_201_6' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_43 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 351 'getelementptr' 'inputBuf_V_addr_43' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_24 : Operation 352 [2/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i16* %inputBuf_V_addr_43, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 352 'load' 'inputBuf_V_load_6' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 25 <SV = 19> <Delay = 6.88>
ST_25 : Operation 353 [1/1] (3.63ns)   --->   "%tmp_V_228 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 353 'read' 'tmp_V_228' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_206 = trunc i32 %tmp_V_228 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 354 'trunc' 'tmp_206' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (2.26ns)   --->   "store i16 %tmp_206, i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 355 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 356 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 356 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_191_7 = or i32 %tmp_228, 8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 357 'or' 'tmp_191_7' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_192_8 = zext i32 %tmp_191_7 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 358 'zext' 'tmp_192_8' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_25 : Operation 359 [1/2] (2.26ns)   --->   "%inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 359 'load' 'inElem_V_load_10' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_13 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 360 'getelementptr' 'inputBuf_V_addr_13' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_10, i16* %inputBuf_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 361 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 362 [2/2] (2.26ns)   --->   "%inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 362 'load' 'inElem_V_load_11' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 363 [1/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i16* %inputBuf_V_addr_43, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 363 'load' 'inputBuf_V_load_6' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_V_256 = sext i16 %inputBuf_V_load_6 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 364 'sext' 'tmp_V_256' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_256)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 365 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_200_6 = or i32 %tmp_110, 7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 366 'or' 'tmp_200_6' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_201_7 = zext i32 %tmp_200_6 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 367 'zext' 'tmp_201_7' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_44 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 368 'getelementptr' 'inputBuf_V_addr_44' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_25 : Operation 369 [2/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i16* %inputBuf_V_addr_44, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 369 'load' 'inputBuf_V_load_7' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 26 <SV = 20> <Delay = 6.88>
ST_26 : Operation 370 [1/1] (3.63ns)   --->   "%tmp_V_229 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 370 'read' 'tmp_V_229' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i32 %tmp_V_229 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 371 'trunc' 'tmp_207' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (2.26ns)   --->   "store i16 %tmp_207, i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 372 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 373 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 373 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_191_8 = or i32 %tmp_228, 9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 374 'or' 'tmp_191_8' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_192_9 = zext i32 %tmp_191_8 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 375 'zext' 'tmp_192_9' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_26 : Operation 376 [1/2] (2.26ns)   --->   "%inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 376 'load' 'inElem_V_load_11' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_14 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 377 'getelementptr' 'inputBuf_V_addr_14' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_11, i16* %inputBuf_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 378 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 379 [2/2] (2.26ns)   --->   "%inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 379 'load' 'inElem_V_load_12' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 380 [1/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i16* %inputBuf_V_addr_44, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 380 'load' 'inputBuf_V_load_7' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_V_257 = sext i16 %inputBuf_V_load_7 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 381 'sext' 'tmp_V_257' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_257)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 382 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_200_7 = or i32 %tmp_110, 8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 383 'or' 'tmp_200_7' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_201_8 = zext i32 %tmp_200_7 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 384 'zext' 'tmp_201_8' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_45 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 385 'getelementptr' 'inputBuf_V_addr_45' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_26 : Operation 386 [2/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i16* %inputBuf_V_addr_45, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 386 'load' 'inputBuf_V_load_8' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 27 <SV = 21> <Delay = 6.88>
ST_27 : Operation 387 [1/1] (3.63ns)   --->   "%tmp_V_230 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 387 'read' 'tmp_V_230' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_208 = trunc i32 %tmp_V_230 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 388 'trunc' 'tmp_208' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (2.26ns)   --->   "store i16 %tmp_208, i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 389 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 390 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 390 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_191_9 = or i32 %tmp_228, 10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 391 'or' 'tmp_191_9' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_192_s = zext i32 %tmp_191_9 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 392 'zext' 'tmp_192_s' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_27 : Operation 393 [1/2] (2.26ns)   --->   "%inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 393 'load' 'inElem_V_load_12' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_15 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_s" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 394 'getelementptr' 'inputBuf_V_addr_15' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_27 : Operation 395 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_12, i16* %inputBuf_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 395 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 396 [2/2] (2.26ns)   --->   "%inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 396 'load' 'inElem_V_load_13' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 397 [1/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i16* %inputBuf_V_addr_45, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 397 'load' 'inputBuf_V_load_8' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_V_258 = sext i16 %inputBuf_V_load_8 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 398 'sext' 'tmp_V_258' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_258)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 399 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_200_8 = or i32 %tmp_110, 9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 400 'or' 'tmp_200_8' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_201_9 = zext i32 %tmp_200_8 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 401 'zext' 'tmp_201_9' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_46 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 402 'getelementptr' 'inputBuf_V_addr_46' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_27 : Operation 403 [2/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i16* %inputBuf_V_addr_46, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 403 'load' 'inputBuf_V_load_9' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 28 <SV = 22> <Delay = 6.88>
ST_28 : Operation 404 [1/1] (3.63ns)   --->   "%tmp_V_231 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 404 'read' 'tmp_V_231' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i32 %tmp_V_231 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 405 'trunc' 'tmp_209' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (2.26ns)   --->   "store i16 %tmp_209, i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 406 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 407 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 407 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_191_10 = or i32 %tmp_228, 11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 408 'or' 'tmp_191_10' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_192_10 = zext i32 %tmp_191_10 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 409 'zext' 'tmp_192_10' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_28 : Operation 410 [1/2] (2.26ns)   --->   "%inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 410 'load' 'inElem_V_load_13' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_16 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 411 'getelementptr' 'inputBuf_V_addr_16' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_28 : Operation 412 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_13, i16* %inputBuf_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 412 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 413 [2/2] (2.26ns)   --->   "%inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 413 'load' 'inElem_V_load_14' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 414 [1/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i16* %inputBuf_V_addr_46, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 414 'load' 'inputBuf_V_load_9' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_V_259 = sext i16 %inputBuf_V_load_9 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 415 'sext' 'tmp_V_259' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_28 : Operation 416 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_259)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 416 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_200_9 = or i32 %tmp_110, 10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 417 'or' 'tmp_200_9' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_201_s = zext i32 %tmp_200_9 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 418 'zext' 'tmp_201_s' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_47 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_s" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 419 'getelementptr' 'inputBuf_V_addr_47' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_28 : Operation 420 [2/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i16* %inputBuf_V_addr_47, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 420 'load' 'inputBuf_V_load_10' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 29 <SV = 23> <Delay = 6.88>
ST_29 : Operation 421 [1/1] (3.63ns)   --->   "%tmp_V_232 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 421 'read' 'tmp_V_232' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i32 %tmp_V_232 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 422 'trunc' 'tmp_210' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (2.26ns)   --->   "store i16 %tmp_210, i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 423 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 424 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 424 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_191_11 = or i32 %tmp_228, 12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 425 'or' 'tmp_191_11' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_192_11 = zext i32 %tmp_191_11 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 426 'zext' 'tmp_192_11' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_29 : Operation 427 [1/2] (2.26ns)   --->   "%inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 427 'load' 'inElem_V_load_14' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_17 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 428 'getelementptr' 'inputBuf_V_addr_17' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_14, i16* %inputBuf_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 429 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 430 [2/2] (2.26ns)   --->   "%inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 430 'load' 'inElem_V_load_15' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 431 [1/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i16* %inputBuf_V_addr_47, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 431 'load' 'inputBuf_V_load_10' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_V_260 = sext i16 %inputBuf_V_load_10 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 432 'sext' 'tmp_V_260' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_29 : Operation 433 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_260)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 433 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_200_10 = or i32 %tmp_110, 11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 434 'or' 'tmp_200_10' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_29 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_201_10 = zext i32 %tmp_200_10 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 435 'zext' 'tmp_201_10' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_29 : Operation 436 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_48 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 436 'getelementptr' 'inputBuf_V_addr_48' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_29 : Operation 437 [2/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i16* %inputBuf_V_addr_48, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 437 'load' 'inputBuf_V_load_11' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 30 <SV = 24> <Delay = 6.88>
ST_30 : Operation 438 [1/1] (3.63ns)   --->   "%tmp_V_233 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 438 'read' 'tmp_V_233' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i32 %tmp_V_233 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 439 'trunc' 'tmp_211' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (2.26ns)   --->   "store i16 %tmp_211, i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 440 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 441 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 441 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_191_12 = or i32 %tmp_228, 13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 442 'or' 'tmp_191_12' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_192_12 = zext i32 %tmp_191_12 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 443 'zext' 'tmp_192_12' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_30 : Operation 444 [1/2] (2.26ns)   --->   "%inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 444 'load' 'inElem_V_load_15' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_18 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 445 'getelementptr' 'inputBuf_V_addr_18' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_15, i16* %inputBuf_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 446 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 447 [2/2] (2.26ns)   --->   "%inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 447 'load' 'inElem_V_load_16' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 448 [1/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i16* %inputBuf_V_addr_48, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 448 'load' 'inputBuf_V_load_11' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_V_261 = sext i16 %inputBuf_V_load_11 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 449 'sext' 'tmp_V_261' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 450 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_261)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 450 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_200_11 = or i32 %tmp_110, 12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 451 'or' 'tmp_200_11' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_201_11 = zext i32 %tmp_200_11 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 452 'zext' 'tmp_201_11' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_49 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 453 'getelementptr' 'inputBuf_V_addr_49' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_30 : Operation 454 [2/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i16* %inputBuf_V_addr_49, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 454 'load' 'inputBuf_V_load_12' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 31 <SV = 25> <Delay = 6.88>
ST_31 : Operation 455 [1/1] (3.63ns)   --->   "%tmp_V_234 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 455 'read' 'tmp_V_234' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i32 %tmp_V_234 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 456 'trunc' 'tmp_212' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (2.26ns)   --->   "store i16 %tmp_212, i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 457 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 458 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 458 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_191_13 = or i32 %tmp_228, 14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 459 'or' 'tmp_191_13' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_192_13 = zext i32 %tmp_191_13 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 460 'zext' 'tmp_192_13' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_31 : Operation 461 [1/2] (2.26ns)   --->   "%inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 461 'load' 'inElem_V_load_16' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_19 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 462 'getelementptr' 'inputBuf_V_addr_19' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_31 : Operation 463 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_16, i16* %inputBuf_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 463 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 464 [2/2] (2.26ns)   --->   "%inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 464 'load' 'inElem_V_load_17' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 465 [1/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i16* %inputBuf_V_addr_49, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 465 'load' 'inputBuf_V_load_12' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_V_262 = sext i16 %inputBuf_V_load_12 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 466 'sext' 'tmp_V_262' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_31 : Operation 467 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_262)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 467 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_200_12 = or i32 %tmp_110, 13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 468 'or' 'tmp_200_12' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_201_12 = zext i32 %tmp_200_12 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 469 'zext' 'tmp_201_12' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_50 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 470 'getelementptr' 'inputBuf_V_addr_50' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_31 : Operation 471 [2/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i16* %inputBuf_V_addr_50, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 471 'load' 'inputBuf_V_load_13' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 32 <SV = 26> <Delay = 6.88>
ST_32 : Operation 472 [1/1] (3.63ns)   --->   "%tmp_V_235 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 472 'read' 'tmp_V_235' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i32 %tmp_V_235 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 473 'trunc' 'tmp_213' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_32 : Operation 474 [1/1] (2.26ns)   --->   "store i16 %tmp_213, i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 474 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 475 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 475 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_191_14 = or i32 %tmp_228, 15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 476 'or' 'tmp_191_14' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_192_14 = zext i32 %tmp_191_14 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 477 'zext' 'tmp_192_14' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_32 : Operation 478 [1/2] (2.26ns)   --->   "%inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 478 'load' 'inElem_V_load_17' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 479 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_20 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 479 'getelementptr' 'inputBuf_V_addr_20' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_32 : Operation 480 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_17, i16* %inputBuf_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 480 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 481 [2/2] (2.26ns)   --->   "%inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 481 'load' 'inElem_V_load_18' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 482 [1/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i16* %inputBuf_V_addr_50, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 482 'load' 'inputBuf_V_load_13' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_V_263 = sext i16 %inputBuf_V_load_13 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 483 'sext' 'tmp_V_263' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_32 : Operation 484 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_263)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 484 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_200_13 = or i32 %tmp_110, 14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 485 'or' 'tmp_200_13' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_201_13 = zext i32 %tmp_200_13 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 486 'zext' 'tmp_201_13' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_51 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 487 'getelementptr' 'inputBuf_V_addr_51' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_32 : Operation 488 [2/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i16* %inputBuf_V_addr_51, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 488 'load' 'inputBuf_V_load_14' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 33 <SV = 27> <Delay = 6.88>
ST_33 : Operation 489 [1/1] (3.63ns)   --->   "%tmp_V_236 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 489 'read' 'tmp_V_236' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_214 = trunc i32 %tmp_V_236 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 490 'trunc' 'tmp_214' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_33 : Operation 491 [1/1] (2.26ns)   --->   "store i16 %tmp_214, i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 491 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 492 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 492 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_191_15 = or i32 %tmp_228, 16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 493 'or' 'tmp_191_15' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_192_15 = zext i32 %tmp_191_15 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 494 'zext' 'tmp_192_15' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_33 : Operation 495 [1/2] (2.26ns)   --->   "%inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 495 'load' 'inElem_V_load_18' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 496 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_21 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 496 'getelementptr' 'inputBuf_V_addr_21' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_33 : Operation 497 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_18, i16* %inputBuf_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 497 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 498 [2/2] (2.26ns)   --->   "%inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 498 'load' 'inElem_V_load_19' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 499 [1/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i16* %inputBuf_V_addr_51, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 499 'load' 'inputBuf_V_load_14' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_V_264 = sext i16 %inputBuf_V_load_14 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 500 'sext' 'tmp_V_264' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_33 : Operation 501 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_264)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 501 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_33 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_200_14 = or i32 %tmp_110, 15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 502 'or' 'tmp_200_14' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_201_14 = zext i32 %tmp_200_14 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 503 'zext' 'tmp_201_14' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_52 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 504 'getelementptr' 'inputBuf_V_addr_52' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_33 : Operation 505 [2/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i16* %inputBuf_V_addr_52, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 505 'load' 'inputBuf_V_load_15' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 34 <SV = 28> <Delay = 6.88>
ST_34 : Operation 506 [1/1] (3.63ns)   --->   "%tmp_V_237 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 506 'read' 'tmp_V_237' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_34 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i32 %tmp_V_237 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 507 'trunc' 'tmp_215' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_34 : Operation 508 [1/1] (2.26ns)   --->   "store i16 %tmp_215, i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 508 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 509 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 509 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_191_16 = or i32 %tmp_228, 17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 510 'or' 'tmp_191_16' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_192_16 = zext i32 %tmp_191_16 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 511 'zext' 'tmp_192_16' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_34 : Operation 512 [1/2] (2.26ns)   --->   "%inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 512 'load' 'inElem_V_load_19' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 513 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_22 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 513 'getelementptr' 'inputBuf_V_addr_22' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_34 : Operation 514 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_19, i16* %inputBuf_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 514 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 515 [2/2] (2.26ns)   --->   "%inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 515 'load' 'inElem_V_load_20' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 516 [1/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i16* %inputBuf_V_addr_52, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 516 'load' 'inputBuf_V_load_15' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_V_265 = sext i16 %inputBuf_V_load_15 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 517 'sext' 'tmp_V_265' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_34 : Operation 518 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_265)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 518 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_200_15 = or i32 %tmp_110, 16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 519 'or' 'tmp_200_15' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_34 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_201_15 = zext i32 %tmp_200_15 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 520 'zext' 'tmp_201_15' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_53 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 521 'getelementptr' 'inputBuf_V_addr_53' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_34 : Operation 522 [2/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i16* %inputBuf_V_addr_53, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 522 'load' 'inputBuf_V_load_16' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 35 <SV = 29> <Delay = 6.88>
ST_35 : Operation 523 [1/1] (3.63ns)   --->   "%tmp_V_238 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 523 'read' 'tmp_V_238' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_35 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_216 = trunc i32 %tmp_V_238 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 524 'trunc' 'tmp_216' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (2.26ns)   --->   "store i16 %tmp_216, i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 525 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 526 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 526 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_191_17 = or i32 %tmp_228, 18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 527 'or' 'tmp_191_17' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_35 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_192_17 = zext i32 %tmp_191_17 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 528 'zext' 'tmp_192_17' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_35 : Operation 529 [1/2] (2.26ns)   --->   "%inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 529 'load' 'inElem_V_load_20' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 530 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_23 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 530 'getelementptr' 'inputBuf_V_addr_23' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_35 : Operation 531 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_20, i16* %inputBuf_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 531 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 532 [2/2] (2.26ns)   --->   "%inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 532 'load' 'inElem_V_load_21' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 533 [1/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i16* %inputBuf_V_addr_53, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 533 'load' 'inputBuf_V_load_16' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_V_266 = sext i16 %inputBuf_V_load_16 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 534 'sext' 'tmp_V_266' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_35 : Operation 535 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_266)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 535 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_35 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_200_16 = or i32 %tmp_110, 17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 536 'or' 'tmp_200_16' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_35 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_201_16 = zext i32 %tmp_200_16 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 537 'zext' 'tmp_201_16' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_54 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 538 'getelementptr' 'inputBuf_V_addr_54' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_35 : Operation 539 [2/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i16* %inputBuf_V_addr_54, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 539 'load' 'inputBuf_V_load_17' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 36 <SV = 30> <Delay = 6.88>
ST_36 : Operation 540 [1/1] (3.63ns)   --->   "%tmp_V_239 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 540 'read' 'tmp_V_239' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_36 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_217 = trunc i32 %tmp_V_239 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 541 'trunc' 'tmp_217' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_36 : Operation 542 [1/1] (2.26ns)   --->   "store i16 %tmp_217, i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 542 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 543 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 543 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_191_18 = or i32 %tmp_228, 19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 544 'or' 'tmp_191_18' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_36 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_192_18 = zext i32 %tmp_191_18 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 545 'zext' 'tmp_192_18' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_36 : Operation 546 [1/2] (2.26ns)   --->   "%inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 546 'load' 'inElem_V_load_21' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 547 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_24 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 547 'getelementptr' 'inputBuf_V_addr_24' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_36 : Operation 548 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_21, i16* %inputBuf_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 548 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_36 : Operation 549 [2/2] (2.26ns)   --->   "%inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 549 'load' 'inElem_V_load_22' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 550 [1/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i16* %inputBuf_V_addr_54, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 550 'load' 'inputBuf_V_load_17' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_36 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_V_267 = sext i16 %inputBuf_V_load_17 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 551 'sext' 'tmp_V_267' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_36 : Operation 552 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_267)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 552 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_36 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_200_17 = or i32 %tmp_110, 18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 553 'or' 'tmp_200_17' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_201_17 = zext i32 %tmp_200_17 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 554 'zext' 'tmp_201_17' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_55 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 555 'getelementptr' 'inputBuf_V_addr_55' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_36 : Operation 556 [2/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i16* %inputBuf_V_addr_55, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 556 'load' 'inputBuf_V_load_18' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 37 <SV = 31> <Delay = 6.88>
ST_37 : Operation 557 [1/1] (3.63ns)   --->   "%tmp_V_240 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 557 'read' 'tmp_V_240' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_218 = trunc i32 %tmp_V_240 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 558 'trunc' 'tmp_218' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_37 : Operation 559 [1/1] (2.26ns)   --->   "store i16 %tmp_218, i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 559 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 560 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 560 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_191_19 = or i32 %tmp_228, 20" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 561 'or' 'tmp_191_19' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_192_19 = zext i32 %tmp_191_19 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 562 'zext' 'tmp_192_19' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_37 : Operation 563 [1/2] (2.26ns)   --->   "%inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 563 'load' 'inElem_V_load_22' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_25 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 564 'getelementptr' 'inputBuf_V_addr_25' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_22, i16* %inputBuf_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 565 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_37 : Operation 566 [2/2] (2.26ns)   --->   "%inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 566 'load' 'inElem_V_load_23' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 567 [1/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i16* %inputBuf_V_addr_55, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 567 'load' 'inputBuf_V_load_18' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_37 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_V_268 = sext i16 %inputBuf_V_load_18 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 568 'sext' 'tmp_V_268' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_37 : Operation 569 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_268)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 569 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_200_18 = or i32 %tmp_110, 19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 570 'or' 'tmp_200_18' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_37 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_201_18 = zext i32 %tmp_200_18 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 571 'zext' 'tmp_201_18' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_56 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 572 'getelementptr' 'inputBuf_V_addr_56' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_37 : Operation 573 [2/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i16* %inputBuf_V_addr_56, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 573 'load' 'inputBuf_V_load_19' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 38 <SV = 32> <Delay = 6.88>
ST_38 : Operation 574 [1/1] (3.63ns)   --->   "%tmp_V_241 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 574 'read' 'tmp_V_241' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_38 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_219 = trunc i32 %tmp_V_241 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 575 'trunc' 'tmp_219' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_38 : Operation 576 [1/1] (2.26ns)   --->   "store i16 %tmp_219, i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 576 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 577 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 577 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_191_20 = or i32 %tmp_228, 21" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 578 'or' 'tmp_191_20' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_38 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_192_20 = zext i32 %tmp_191_20 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 579 'zext' 'tmp_192_20' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_38 : Operation 580 [1/2] (2.26ns)   --->   "%inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 580 'load' 'inElem_V_load_23' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 581 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_26 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_20" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 581 'getelementptr' 'inputBuf_V_addr_26' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_38 : Operation 582 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_23, i16* %inputBuf_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 582 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_38 : Operation 583 [2/2] (2.26ns)   --->   "%inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 583 'load' 'inElem_V_load_24' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 584 [1/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i16* %inputBuf_V_addr_56, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 584 'load' 'inputBuf_V_load_19' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_38 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_V_269 = sext i16 %inputBuf_V_load_19 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 585 'sext' 'tmp_V_269' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_38 : Operation 586 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_269)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 586 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_200_19 = or i32 %tmp_110, 20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 587 'or' 'tmp_200_19' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_201_19 = zext i32 %tmp_200_19 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 588 'zext' 'tmp_201_19' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_57 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 589 'getelementptr' 'inputBuf_V_addr_57' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_38 : Operation 590 [2/2] (3.25ns)   --->   "%inputBuf_V_load_20 = load i16* %inputBuf_V_addr_57, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 590 'load' 'inputBuf_V_load_20' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 39 <SV = 33> <Delay = 6.88>
ST_39 : Operation 591 [1/1] (3.63ns)   --->   "%tmp_V_242 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 591 'read' 'tmp_V_242' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_220 = trunc i32 %tmp_V_242 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 592 'trunc' 'tmp_220' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_39 : Operation 593 [1/1] (2.26ns)   --->   "store i16 %tmp_220, i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 593 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 594 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 594 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_191_21 = or i32 %tmp_228, 22" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 595 'or' 'tmp_191_21' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_39 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_192_21 = zext i32 %tmp_191_21 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 596 'zext' 'tmp_192_21' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_39 : Operation 597 [1/2] (2.26ns)   --->   "%inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 597 'load' 'inElem_V_load_24' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 598 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_27 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_21" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 598 'getelementptr' 'inputBuf_V_addr_27' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_39 : Operation 599 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_24, i16* %inputBuf_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 599 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_39 : Operation 600 [2/2] (2.26ns)   --->   "%inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 600 'load' 'inElem_V_load_25' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 601 [1/2] (3.25ns)   --->   "%inputBuf_V_load_20 = load i16* %inputBuf_V_addr_57, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 601 'load' 'inputBuf_V_load_20' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_V_270 = sext i16 %inputBuf_V_load_20 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 602 'sext' 'tmp_V_270' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_270)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 603 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_200_20 = or i32 %tmp_110, 21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 604 'or' 'tmp_200_20' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_201_20 = zext i32 %tmp_200_20 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 605 'zext' 'tmp_201_20' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_58 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 606 'getelementptr' 'inputBuf_V_addr_58' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_39 : Operation 607 [2/2] (3.25ns)   --->   "%inputBuf_V_load_21 = load i16* %inputBuf_V_addr_58, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 607 'load' 'inputBuf_V_load_21' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 40 <SV = 34> <Delay = 6.88>
ST_40 : Operation 608 [1/1] (3.63ns)   --->   "%tmp_V_243 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 608 'read' 'tmp_V_243' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_221 = trunc i32 %tmp_V_243 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 609 'trunc' 'tmp_221' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_40 : Operation 610 [1/1] (2.26ns)   --->   "store i16 %tmp_221, i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 610 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 611 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 611 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_191_22 = or i32 %tmp_228, 23" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 612 'or' 'tmp_191_22' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_40 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_192_22 = zext i32 %tmp_191_22 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 613 'zext' 'tmp_192_22' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_40 : Operation 614 [1/2] (2.26ns)   --->   "%inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 614 'load' 'inElem_V_load_25' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 615 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_28 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_22" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 615 'getelementptr' 'inputBuf_V_addr_28' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_40 : Operation 616 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_25, i16* %inputBuf_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 616 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_40 : Operation 617 [2/2] (2.26ns)   --->   "%inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 617 'load' 'inElem_V_load_26' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 618 [1/2] (3.25ns)   --->   "%inputBuf_V_load_21 = load i16* %inputBuf_V_addr_58, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 618 'load' 'inputBuf_V_load_21' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_40 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_V_271 = sext i16 %inputBuf_V_load_21 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 619 'sext' 'tmp_V_271' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_40 : Operation 620 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_271)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 620 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_200_21 = or i32 %tmp_110, 22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 621 'or' 'tmp_200_21' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_40 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_201_21 = zext i32 %tmp_200_21 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 622 'zext' 'tmp_201_21' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_40 : Operation 623 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_59 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 623 'getelementptr' 'inputBuf_V_addr_59' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_40 : Operation 624 [2/2] (3.25ns)   --->   "%inputBuf_V_load_22 = load i16* %inputBuf_V_addr_59, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 624 'load' 'inputBuf_V_load_22' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 41 <SV = 35> <Delay = 6.88>
ST_41 : Operation 625 [1/1] (3.63ns)   --->   "%tmp_V_244 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 625 'read' 'tmp_V_244' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_41 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_222 = trunc i32 %tmp_V_244 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 626 'trunc' 'tmp_222' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_41 : Operation 627 [1/1] (2.26ns)   --->   "store i16 %tmp_222, i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 627 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 628 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 628 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_191_23 = or i32 %tmp_228, 24" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 629 'or' 'tmp_191_23' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_41 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_192_23 = zext i32 %tmp_191_23 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 630 'zext' 'tmp_192_23' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_41 : Operation 631 [1/2] (2.26ns)   --->   "%inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 631 'load' 'inElem_V_load_26' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 632 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_29 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_23" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 632 'getelementptr' 'inputBuf_V_addr_29' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_41 : Operation 633 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_26, i16* %inputBuf_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 633 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_41 : Operation 634 [2/2] (2.26ns)   --->   "%inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 634 'load' 'inElem_V_load_27' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 635 [1/2] (3.25ns)   --->   "%inputBuf_V_load_22 = load i16* %inputBuf_V_addr_59, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 635 'load' 'inputBuf_V_load_22' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_41 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_V_272 = sext i16 %inputBuf_V_load_22 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 636 'sext' 'tmp_V_272' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_41 : Operation 637 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_272)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 637 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_41 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_200_22 = or i32 %tmp_110, 23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 638 'or' 'tmp_200_22' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_41 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_201_22 = zext i32 %tmp_200_22 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 639 'zext' 'tmp_201_22' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_41 : Operation 640 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_60 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 640 'getelementptr' 'inputBuf_V_addr_60' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_41 : Operation 641 [2/2] (3.25ns)   --->   "%inputBuf_V_load_23 = load i16* %inputBuf_V_addr_60, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 641 'load' 'inputBuf_V_load_23' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 42 <SV = 36> <Delay = 6.88>
ST_42 : Operation 642 [1/1] (3.63ns)   --->   "%tmp_V_245 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 642 'read' 'tmp_V_245' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_223 = trunc i32 %tmp_V_245 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 643 'trunc' 'tmp_223' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_42 : Operation 644 [1/1] (2.26ns)   --->   "store i16 %tmp_223, i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 644 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 645 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 645 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_191_24 = or i32 %tmp_228, 25" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 646 'or' 'tmp_191_24' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_42 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_192_24 = zext i32 %tmp_191_24 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 647 'zext' 'tmp_192_24' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_42 : Operation 648 [1/2] (2.26ns)   --->   "%inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 648 'load' 'inElem_V_load_27' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 649 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_30 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_24" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 649 'getelementptr' 'inputBuf_V_addr_30' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_42 : Operation 650 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_27, i16* %inputBuf_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 650 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_42 : Operation 651 [2/2] (2.26ns)   --->   "%inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 651 'load' 'inElem_V_load_28' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 652 [1/2] (3.25ns)   --->   "%inputBuf_V_load_23 = load i16* %inputBuf_V_addr_60, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 652 'load' 'inputBuf_V_load_23' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_42 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_V_273 = sext i16 %inputBuf_V_load_23 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 653 'sext' 'tmp_V_273' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_42 : Operation 654 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_273)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 654 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_200_23 = or i32 %tmp_110, 24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 655 'or' 'tmp_200_23' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_42 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_201_23 = zext i32 %tmp_200_23 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 656 'zext' 'tmp_201_23' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_42 : Operation 657 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_61 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 657 'getelementptr' 'inputBuf_V_addr_61' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_42 : Operation 658 [2/2] (3.25ns)   --->   "%inputBuf_V_load_24 = load i16* %inputBuf_V_addr_61, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 658 'load' 'inputBuf_V_load_24' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 43 <SV = 37> <Delay = 6.88>
ST_43 : Operation 659 [1/1] (3.63ns)   --->   "%tmp_V_246 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 659 'read' 'tmp_V_246' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_43 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i32 %tmp_V_246 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 660 'trunc' 'tmp_224' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_43 : Operation 661 [1/1] (2.26ns)   --->   "store i16 %tmp_224, i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 661 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 662 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 662 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_191_25 = or i32 %tmp_228, 26" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 663 'or' 'tmp_191_25' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_43 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_192_25 = zext i32 %tmp_191_25 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 664 'zext' 'tmp_192_25' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_43 : Operation 665 [1/2] (2.26ns)   --->   "%inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 665 'load' 'inElem_V_load_28' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 666 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_31 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_25" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 666 'getelementptr' 'inputBuf_V_addr_31' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_43 : Operation 667 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_28, i16* %inputBuf_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 667 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_43 : Operation 668 [2/2] (2.26ns)   --->   "%inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 668 'load' 'inElem_V_load_29' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 669 [1/2] (3.25ns)   --->   "%inputBuf_V_load_24 = load i16* %inputBuf_V_addr_61, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 669 'load' 'inputBuf_V_load_24' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_43 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_V_274 = sext i16 %inputBuf_V_load_24 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 670 'sext' 'tmp_V_274' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_43 : Operation 671 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_274)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 671 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_200_24 = or i32 %tmp_110, 25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 672 'or' 'tmp_200_24' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_201_24 = zext i32 %tmp_200_24 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 673 'zext' 'tmp_201_24' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_62 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 674 'getelementptr' 'inputBuf_V_addr_62' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_43 : Operation 675 [2/2] (3.25ns)   --->   "%inputBuf_V_load_25 = load i16* %inputBuf_V_addr_62, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 675 'load' 'inputBuf_V_load_25' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 44 <SV = 38> <Delay = 6.88>
ST_44 : Operation 676 [1/1] (3.63ns)   --->   "%tmp_V_247 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 676 'read' 'tmp_V_247' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_44 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_225 = trunc i32 %tmp_V_247 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 677 'trunc' 'tmp_225' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_44 : Operation 678 [1/1] (2.26ns)   --->   "store i16 %tmp_225, i16* %inElem_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 678 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 679 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 679 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_191_26 = or i32 %tmp_228, 27" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 680 'or' 'tmp_191_26' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_44 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_192_26 = zext i32 %tmp_191_26 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 681 'zext' 'tmp_192_26' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_44 : Operation 682 [1/2] (2.26ns)   --->   "%inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 682 'load' 'inElem_V_load_29' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 683 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_32 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_26" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 683 'getelementptr' 'inputBuf_V_addr_32' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_44 : Operation 684 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_29, i16* %inputBuf_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 684 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_44 : Operation 685 [2/2] (2.26ns)   --->   "%inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 685 'load' 'inElem_V_load_30' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 686 [1/2] (3.25ns)   --->   "%inputBuf_V_load_25 = load i16* %inputBuf_V_addr_62, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 686 'load' 'inputBuf_V_load_25' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_44 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_V_275 = sext i16 %inputBuf_V_load_25 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 687 'sext' 'tmp_V_275' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_44 : Operation 688 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_275)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 688 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_44 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_200_25 = or i32 %tmp_110, 26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 689 'or' 'tmp_200_25' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_44 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_201_25 = zext i32 %tmp_200_25 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 690 'zext' 'tmp_201_25' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_44 : Operation 691 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_63 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 691 'getelementptr' 'inputBuf_V_addr_63' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_44 : Operation 692 [2/2] (3.25ns)   --->   "%inputBuf_V_load_26 = load i16* %inputBuf_V_addr_63, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 692 'load' 'inputBuf_V_load_26' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 45 <SV = 39> <Delay = 7.49>
ST_45 : Operation 693 [1/1] (3.63ns)   --->   "%tmp_V_248 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 693 'read' 'tmp_V_248' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_45 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i32 %tmp_V_248 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 694 'trunc' 'tmp_226' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_45 : Operation 695 [1/1] (2.26ns)   --->   "store i16 %tmp_226, i16* %inElem_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 695 'store' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 696 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 696 'store' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 697 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 697 'br' <Predicate = (!exitcond & tmp_100 & or_cond2)> <Delay = 1.76>
ST_45 : Operation 698 [1/1] (0.00ns)   --->   "%inp_j_load = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 698 'load' 'inp_j_load' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_45 : Operation 699 [1/1] (0.00ns)   --->   "%inp_i_load = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 699 'load' 'inp_i_load' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_45 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_191_27 = or i32 %tmp_228, 28" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 700 'or' 'tmp_191_27' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_45 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_192_27 = zext i32 %tmp_191_27 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 701 'zext' 'tmp_192_27' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_45 : Operation 702 [1/2] (2.26ns)   --->   "%inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 702 'load' 'inElem_V_load_30' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 703 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_33 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_27" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 703 'getelementptr' 'inputBuf_V_addr_33' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_45 : Operation 704 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_30, i16* %inputBuf_V_addr_33, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 704 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_45 : Operation 705 [2/2] (2.26ns)   --->   "%inElem_V_load_31 = load i16* %inElem_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 705 'load' 'inElem_V_load_31' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 706 [1/1] (2.55ns)   --->   "%inp_j_3 = add nsw i32 1, %inp_j_load" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 706 'add' 'inp_j_3' <Predicate = (!exitcond & tmp_100)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 707 [1/1] (2.47ns)   --->   "%tmp_107 = icmp eq i32 %inp_j_3, 10" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 707 'icmp' 'tmp_107' <Predicate = (!exitcond & tmp_100)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 708 [1/1] (2.55ns)   --->   "%inp_i_3 = add nsw i32 1, %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 708 'add' 'inp_i_3' <Predicate = (!exitcond & tmp_100)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 709 [1/1] (2.47ns)   --->   "%tmp_108 = icmp eq i32 %inp_i_3, 10" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 709 'icmp' 'tmp_108' <Predicate = (!exitcond & tmp_100)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node inp_i_2)   --->   "%p_s = select i1 %tmp_108, i32 -2, i32 %inp_i_3" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 710 'select' 'p_s' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 711 [1/1] (0.69ns) (out node of the LUT)   --->   "%inp_i_2 = select i1 %tmp_107, i32 %p_s, i32 %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 711 'select' 'inp_i_2' <Predicate = (!exitcond & tmp_100)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 712 [1/1] (0.69ns)   --->   "%inp_j_1 = select i1 %tmp_107, i32 -2, i32 %inp_j_3" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 712 'select' 'inp_j_1' <Predicate = (!exitcond & tmp_100)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 713 [1/1] (1.76ns)   --->   "store i32 %inp_i_2, i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 713 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 1.76>
ST_45 : Operation 714 [1/1] (1.76ns)   --->   "store i32 %inp_j_1, i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 714 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 1.76>
ST_45 : Operation 715 [1/2] (3.25ns)   --->   "%inputBuf_V_load_26 = load i16* %inputBuf_V_addr_63, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 715 'load' 'inputBuf_V_load_26' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_45 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_V_276 = sext i16 %inputBuf_V_load_26 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 716 'sext' 'tmp_V_276' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_45 : Operation 717 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_276)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 717 'write' <Predicate = (!exitcond & tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_45 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_200_26 = or i32 %tmp_110, 27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 718 'or' 'tmp_200_26' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_45 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_201_26 = zext i32 %tmp_200_26 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 719 'zext' 'tmp_201_26' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_45 : Operation 720 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_64 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 720 'getelementptr' 'inputBuf_V_addr_64' <Predicate = (!exitcond & tmp_109)> <Delay = 0.00>
ST_45 : Operation 721 [2/2] (3.25ns)   --->   "%inputBuf_V_load_27 = load i16* %inputBuf_V_addr_64, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 721 'load' 'inputBuf_V_load_27' <Predicate = (!exitcond & tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 46 <SV = 40> <Delay = 7.67>
ST_46 : Operation 722 [1/1] (3.63ns)   --->   "%tmp_V_249 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 722 'read' 'tmp_V_249' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_46 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i32 %tmp_V_249 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 723 'trunc' 'tmp_227' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 0.00>
ST_46 : Operation 724 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 724 'br' <Predicate = (!exitcond & tmp_100 & !or_cond2)> <Delay = 1.76>
ST_46 : Operation 725 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %tmp_227, %.preheader.0 ], [ 2, %.preheader218.0 ]" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 725 'phi' 'storemerge' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_46 : Operation 726 [1/1] (2.26ns)   --->   "store i16 %storemerge, i16* %inElem_V_addr_33, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 726 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_191_28 = or i32 %tmp_228, 29" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 727 'or' 'tmp_191_28' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_46 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_192_28 = zext i32 %tmp_191_28 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 728 'zext' 'tmp_192_28' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_46 : Operation 729 [1/2] (2.26ns)   --->   "%inElem_V_load_31 = load i16* %inElem_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 729 'load' 'inElem_V_load_31' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 730 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_34 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_28" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 730 'getelementptr' 'inputBuf_V_addr_34' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_46 : Operation 731 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_31, i16* %inputBuf_V_addr_34, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 731 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_46 : Operation 732 [2/2] (2.26ns)   --->   "%inElem_V_load_32 = load i16* %inElem_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 732 'load' 'inElem_V_load_32' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 733 [1/2] (3.25ns)   --->   "%inputBuf_V_load_27 = load i16* %inputBuf_V_addr_64, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 733 'load' 'inputBuf_V_load_27' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_46 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_V_277 = sext i16 %inputBuf_V_load_27 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 734 'sext' 'tmp_V_277' <Predicate = (tmp_109)> <Delay = 0.00>
ST_46 : Operation 735 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_277)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 735 'write' <Predicate = (tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_46 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_200_27 = or i32 %tmp_110, 28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 736 'or' 'tmp_200_27' <Predicate = (tmp_109)> <Delay = 0.00>
ST_46 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_201_27 = zext i32 %tmp_200_27 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 737 'zext' 'tmp_201_27' <Predicate = (tmp_109)> <Delay = 0.00>
ST_46 : Operation 738 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_65 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 738 'getelementptr' 'inputBuf_V_addr_65' <Predicate = (tmp_109)> <Delay = 0.00>
ST_46 : Operation 739 [2/2] (3.25ns)   --->   "%inputBuf_V_load_28 = load i16* %inputBuf_V_addr_65, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 739 'load' 'inputBuf_V_load_28' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 47 <SV = 41> <Delay = 6.88>
ST_47 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_191_29 = or i32 %tmp_228, 30" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 740 'or' 'tmp_191_29' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_192_29 = zext i32 %tmp_191_29 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 741 'zext' 'tmp_192_29' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_47 : Operation 742 [1/2] (2.26ns)   --->   "%inElem_V_load_32 = load i16* %inElem_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 742 'load' 'inElem_V_load_32' <Predicate = (!exitcond & tmp_100)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_47 : Operation 743 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_35 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_29" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 743 'getelementptr' 'inputBuf_V_addr_35' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_47 : Operation 744 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_32, i16* %inputBuf_V_addr_35, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 744 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_47 : Operation 745 [1/2] (3.25ns)   --->   "%inputBuf_V_load_28 = load i16* %inputBuf_V_addr_65, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 745 'load' 'inputBuf_V_load_28' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_47 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_V_278 = sext i16 %inputBuf_V_load_28 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 746 'sext' 'tmp_V_278' <Predicate = (tmp_109)> <Delay = 0.00>
ST_47 : Operation 747 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_278)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 747 'write' <Predicate = (tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_47 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_200_28 = or i32 %tmp_110, 29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 748 'or' 'tmp_200_28' <Predicate = (tmp_109)> <Delay = 0.00>
ST_47 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_201_28 = zext i32 %tmp_200_28 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 749 'zext' 'tmp_201_28' <Predicate = (tmp_109)> <Delay = 0.00>
ST_47 : Operation 750 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_66 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 750 'getelementptr' 'inputBuf_V_addr_66' <Predicate = (tmp_109)> <Delay = 0.00>
ST_47 : Operation 751 [2/2] (3.25ns)   --->   "%inputBuf_V_load_29 = load i16* %inputBuf_V_addr_66, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 751 'load' 'inputBuf_V_load_29' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 48 <SV = 42> <Delay = 6.88>
ST_48 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_191_30 = or i32 %tmp_228, 31" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 752 'or' 'tmp_191_30' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_192_30 = zext i32 %tmp_191_30 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 753 'zext' 'tmp_192_30' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_48 : Operation 754 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_36 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_192_30" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 754 'getelementptr' 'inputBuf_V_addr_36' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_48 : Operation 755 [1/1] (3.25ns)   --->   "store i16 %storemerge, i16* %inputBuf_V_addr_36, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 755 'store' <Predicate = (!exitcond & tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_48 : Operation 756 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_69)" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 756 'specregionend' 'empty' <Predicate = (!exitcond & tmp_100)> <Delay = 0.00>
ST_48 : Operation 757 [1/2] (3.25ns)   --->   "%inputBuf_V_load_29 = load i16* %inputBuf_V_addr_66, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 757 'load' 'inputBuf_V_load_29' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_48 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_V_279 = sext i16 %inputBuf_V_load_29 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 758 'sext' 'tmp_V_279' <Predicate = (tmp_109)> <Delay = 0.00>
ST_48 : Operation 759 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_279)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 759 'write' <Predicate = (tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_48 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_200_29 = or i32 %tmp_110, 30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 760 'or' 'tmp_200_29' <Predicate = (tmp_109)> <Delay = 0.00>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_201_29 = zext i32 %tmp_200_29 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 761 'zext' 'tmp_201_29' <Predicate = (tmp_109)> <Delay = 0.00>
ST_48 : Operation 762 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_67 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 762 'getelementptr' 'inputBuf_V_addr_67' <Predicate = (tmp_109)> <Delay = 0.00>
ST_48 : Operation 763 [2/2] (3.25ns)   --->   "%inputBuf_V_load_30 = load i16* %inputBuf_V_addr_67, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 763 'load' 'inputBuf_V_load_30' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 49 <SV = 43> <Delay = 6.88>
ST_49 : Operation 764 [1/2] (3.25ns)   --->   "%inputBuf_V_load_30 = load i16* %inputBuf_V_addr_67, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 764 'load' 'inputBuf_V_load_30' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_49 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_V_280 = sext i16 %inputBuf_V_load_30 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 765 'sext' 'tmp_V_280' <Predicate = (tmp_109)> <Delay = 0.00>
ST_49 : Operation 766 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_280)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 766 'write' <Predicate = (tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_49 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_200_30 = or i32 %tmp_110, 31" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 767 'or' 'tmp_200_30' <Predicate = (tmp_109)> <Delay = 0.00>
ST_49 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_201_30 = zext i32 %tmp_200_30 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 768 'zext' 'tmp_201_30' <Predicate = (tmp_109)> <Delay = 0.00>
ST_49 : Operation 769 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_68 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_201_30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 769 'getelementptr' 'inputBuf_V_addr_68' <Predicate = (tmp_109)> <Delay = 0.00>
ST_49 : Operation 770 [2/2] (3.25ns)   --->   "%inputBuf_V_load_31 = load i16* %inputBuf_V_addr_68, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 770 'load' 'inputBuf_V_load_31' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 50 <SV = 44> <Delay = 6.88>
ST_50 : Operation 771 [1/2] (3.25ns)   --->   "%inputBuf_V_load_31 = load i16* %inputBuf_V_addr_68, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 771 'load' 'inputBuf_V_load_31' <Predicate = (tmp_109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_50 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_V_281 = sext i16 %inputBuf_V_load_31 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 772 'sext' 'tmp_V_281' <Predicate = (tmp_109)> <Delay = 0.00>
ST_50 : Operation 773 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_281)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 773 'write' <Predicate = (tmp_109)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 51 <SV = 9> <Delay = 0.00>
ST_51 : Operation 774 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_65)" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 774 'specregionend' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 775 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 775 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:68) [8]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:70) [9]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:72) [10]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:74) [11]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:76) [12]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:78) [13]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:80) [14]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:82) [15]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:84) [16]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:86) [17]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:88) [18]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:90) [19]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:92) [20]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:94) [21]  (3.63 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [28]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/stream_convolution_slideWindow.h:184) [29]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/stream_convolution_slideWindow.h:185) [30]  (12.6 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/stream_convolution_slideWindow.h:189) [36]  (0 ns)
	'add' operation ('i', ./../hw_library/stream_convolution_slideWindow.h:189) [38]  (2.55 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:191) [43]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:192) [44]  (3.63 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 4.43ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ./../hw_library/stream_convolution_slideWindow.h:123) [104]  (2.47 ns)
	blocking operation 1.96 ns on control path)

 <State 15>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [128]  (3.63 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_196', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [130]  (2.27 ns)

 <State 16>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [131]  (3.63 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_197', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [133]  (2.27 ns)

 <State 17>: 7.49ns
The critical path consists of the following:
	'load' operation ('oy_load', ./../hw_library/stream_convolution_slideWindow.h:171) on local variable 'oy' [668]  (0 ns)
	'add' operation ('oy', ./../hw_library/stream_convolution_slideWindow.h:171) [669]  (2.55 ns)
	'icmp' operation ('tmp_115', ./../hw_library/stream_convolution_slideWindow.h:172) [670]  (2.47 ns)
	'select' operation ('p_2', ./../hw_library/stream_convolution_slideWindow.h:172) [672]  (0.698 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:172) of variable 'p_2', ./../hw_library/stream_convolution_slideWindow.h:172 on local variable 'oy' [675]  (1.77 ns)

 <State 18>: 7.48ns
The critical path consists of the following:
	'add' operation ('tmp3', ./../hw_library/stream_convolution_slideWindow.h:159) [449]  (0 ns)
	'add' operation ('input_ind3', ./../hw_library/stream_convolution_slideWindow.h:159) [450]  (4.22 ns)
	'getelementptr' operation ('inputBuf_V_addr_37', ./../hw_library/stream_convolution_slideWindow.h:159) [453]  (0 ns)
	'load' operation ('inputBuf_V_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [454]  (3.25 ns)

 <State 19>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [454]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [456]  (3.63 ns)

 <State 20>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_1', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [460]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [462]  (3.63 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_2', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [466]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [468]  (3.63 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_3', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [472]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [474]  (3.63 ns)

 <State 23>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_4', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [478]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [480]  (3.63 ns)

 <State 24>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_5', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [484]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [486]  (3.63 ns)

 <State 25>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_6', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [490]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [492]  (3.63 ns)

 <State 26>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_7', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [496]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [498]  (3.63 ns)

 <State 27>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_8', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [502]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [504]  (3.63 ns)

 <State 28>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_9', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [508]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [510]  (3.63 ns)

 <State 29>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_10', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [514]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [516]  (3.63 ns)

 <State 30>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_11', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [520]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [522]  (3.63 ns)

 <State 31>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_12', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [526]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [528]  (3.63 ns)

 <State 32>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_13', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [532]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [534]  (3.63 ns)

 <State 33>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_14', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [538]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [540]  (3.63 ns)

 <State 34>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_15', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [544]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [546]  (3.63 ns)

 <State 35>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_16', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [550]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [552]  (3.63 ns)

 <State 36>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_17', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [556]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [558]  (3.63 ns)

 <State 37>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_18', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [562]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [564]  (3.63 ns)

 <State 38>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_19', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [568]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [570]  (3.63 ns)

 <State 39>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_20', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [574]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [576]  (3.63 ns)

 <State 40>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_21', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [580]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [582]  (3.63 ns)

 <State 41>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_22', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [586]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [588]  (3.63 ns)

 <State 42>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_23', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [592]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [594]  (3.63 ns)

 <State 43>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_24', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [598]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [600]  (3.63 ns)

 <State 44>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_25', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [604]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [606]  (3.63 ns)

 <State 45>: 7.49ns
The critical path consists of the following:
	'load' operation ('inp_j_load', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j' [259]  (0 ns)
	'add' operation ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [422]  (2.55 ns)
	'icmp' operation ('tmp_107', ./../hw_library/stream_convolution_slideWindow.h:145) [423]  (2.47 ns)
	'select' operation ('inp_i_2', ./../hw_library/stream_convolution_slideWindow.h:145) [427]  (0.698 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:145) of variable 'inp_i_2', ./../hw_library/stream_convolution_slideWindow.h:145 on local variable 'inp_i' [430]  (1.77 ns)

 <State 46>: 7.67ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [221]  (3.63 ns)
	multiplexor before 'phi' operation ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('tmp_227', ./../hw_library/stream_convolution_slideWindow.h:137) [258]  (1.77 ns)
	'phi' operation ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('tmp_227', ./../hw_library/stream_convolution_slideWindow.h:137) [258]  (0 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:131) of variable 'storemerge', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [261]  (2.27 ns)

 <State 47>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_28', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [622]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [624]  (3.63 ns)

 <State 48>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_29', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [628]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [630]  (3.63 ns)

 <State 49>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_30', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [634]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [636]  (3.63 ns)

 <State 50>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_31', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [640]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [642]  (3.63 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
