do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:39:14 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:14 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:39:15 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:39:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 352; length of actual is 350.
# ** Warning: acc2.vhd(120): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(120): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(169): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:40:12 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:40:12 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:49:44 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): syntax error, missing "RETURN" clause
# ** Error: acc2.vhd(99): Illegal concurrent statement.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement must be inside of a subprogram.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:49:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:51:26 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(96): near "array": (vcom-1576) expecting STRING or IDENTIFIER or <<.
# ** Error: acc2.vhd(100): Illegal target for signal assignment.
# ** Error: acc2.vhd(100): (vcom-1136) Unknown identifier "result".
# ** Error: acc2.vhd(102): RETURN statement in procedure must not return a value.
# ** Error: acc2.vhd(103): near "function": (vcom-1576) expecting ';'.
# End time: 11:51:26 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:49 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(98): (vcom-1136) Unknown identifier "img_word_t_byte_arr_tis".
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:54:49 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:10 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(101): Target of signal assignment is not a signal.
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:10 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:29 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:55:29 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:56:15 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): Target type img_byte_arr_t in signal assignment is different from expression type img_word_t_byte_arr_t.
# ** Warning: acc2.vhd(121): (vcom-1156) Concatenation result right index bound 4 does not belong to the index subtype range 0 to 3.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(170): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(305): VHDL Compiler exiting
# End time: 11:56:15 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(122): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(123): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(124): (vcom-1167) Index value 32 (of type work.types.word_t) is out of range 31 downto 0.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(124): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Warning: acc2.vhd(173): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:59:20 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:59:20 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1012) Slice range direction (downto) does not match slice prefix direction (to).
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:10:17 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:10:17 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:21 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 352; length of actual is 349.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(121): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:22 on Nov 09,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:12:22 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:12:55 on Nov 09,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(121): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: acc2.vhd(121): Bad right hand side (infix expression) in signal assignment.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 352; length of actual is 2.
# ** Warning: acc2.vhd(174): (vcom-1272) Length of expected is 8; length of actual is 32.
# ** Error: acc2.vhd(309): VHDL Compiler exiting
# End time: 12:12:55 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
