# lobster128

!(lobster128)[https://raw.githubusercontent.com/lobster128/lobster128/master/lobster1.png]

128-bit FPGA CPU in SystemVerilog.

* [x] 128 128-bit registers.
* [ ] Floating point.
* [ ] Vector instructions.
* [ ] Paging.
* [ ] D-cache and I-cache.
* [ ] GCC backend.
* [ ] vasm backend.
* [ ] Fully pipelined with minimal stalls.
* [ ] Hardware task switch.
* [ ] VLIW instructions (aka. not RISC).
