# Basys3Verilog
Xilinx Vivado Veilog Codes for Real Digital Boolean Board Chapters (The board we used in laboratory is Basys 3 instead of boolean board).

All chapters and tasks inside chapters are given in the file names. 

File Name Format: verilog-challenge(if the task belongs to challenge part)-chapternumber-tasknumber-submodulename(if there is).v

Also constraint files have the same file name format: verilog-chapternumber-tasknumber.xdc

Link: https://www.realdigital.org/course/digital-logic-for-the-boolean-board 
