# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"first_cell_calculator_func_synth.v" \
"../../../../../DWT.srcs/sources_1/new/euclidean_distance_3F_32bit.v" \
"../../../../../DWT.srcs/sources_1/new/first_cell_calculator.v" \

# Do not sort compile order
nosort
