Classic Timing Analyzer report for Proj_Hardware
Sat May 18 03:33:18 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.351 ns                         ; reset                           ; UnidadeControle:CtrlUnit|PCCond[0] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.020 ns                        ; mux_srcB:ALUSrcB|out[5]         ; Zero                               ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.700 ns                        ; reset                           ; UnidadeControle:CtrlUnit|USExt     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 40.85 MHz ( period = 24.480 ns ) ; mux_srcB:ALUSrcB|out[5]         ; Registrador:PC|Saida[7]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:RegisterB|Saida[18] ; mux_srcB:ALUSrcB|out[18]           ; clock      ; clock    ; 576          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                    ;            ;          ; 576          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.85 MHz ( period = 24.480 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 40.85 MHz ( period = 24.480 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 40.85 MHz ( period = 24.480 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.450 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.450 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.450 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.450 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 41.01 MHz ( period = 24.384 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.096 ns                ;
; N/A                                     ; 41.01 MHz ( period = 24.384 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.096 ns                ;
; N/A                                     ; 41.02 MHz ( period = 24.378 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 41.02 MHz ( period = 24.378 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 41.02 MHz ( period = 24.378 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 41.03 MHz ( period = 24.372 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.112 ns                ;
; N/A                                     ; 41.07 MHz ( period = 24.348 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.269 ns                ;
; N/A                                     ; 41.07 MHz ( period = 24.348 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.269 ns                ;
; N/A                                     ; 41.07 MHz ( period = 24.348 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.269 ns                ;
; N/A                                     ; 41.07 MHz ( period = 24.348 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.269 ns                ;
; N/A                                     ; 41.14 MHz ( period = 24.310 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.076 ns                ;
; N/A                                     ; 41.18 MHz ( period = 24.282 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 41.18 MHz ( period = 24.282 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 41.20 MHz ( period = 24.270 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.237 ns                ;
; N/A                                     ; 41.24 MHz ( period = 24.248 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 41.24 MHz ( period = 24.248 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 41.24 MHz ( period = 24.248 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.218 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 41.31 MHz ( period = 24.208 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.201 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.152 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.152 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 41.43 MHz ( period = 24.140 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.114 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.974 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.104 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.104 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.104 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 41.53 MHz ( period = 24.078 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.134 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 41.54 MHz ( period = 24.074 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.056 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.056 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.056 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.193 ns                ;
; N/A                                     ; 41.61 MHz ( period = 24.032 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 41.61 MHz ( period = 24.032 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 41.61 MHz ( period = 24.032 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 41.61 MHz ( period = 24.032 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 41.62 MHz ( period = 24.026 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 41.62 MHz ( period = 24.026 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 41.62 MHz ( period = 24.026 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 41.62 MHz ( period = 24.026 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.012 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.099 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.008 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.008 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 41.67 MHz ( period = 23.996 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 7.925 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.994 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.994 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.994 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.992 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.060 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.060 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.964 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.964 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.964 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.964 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 41.74 MHz ( period = 23.960 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 41.74 MHz ( period = 23.960 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 41.74 MHz ( period = 23.960 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 41.74 MHz ( period = 23.960 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.74 MHz ( period = 23.960 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.75 MHz ( period = 23.954 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.076 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.948 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 41.77 MHz ( period = 23.938 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 41.77 MHz ( period = 23.938 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 41.78 MHz ( period = 23.934 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 41.81 MHz ( period = 23.920 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 41.81 MHz ( period = 23.920 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.912 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.912 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.912 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.900 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.900 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.898 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.898 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.892 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.890 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.886 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.886 ns )                    ; mux_srcB:ALUSrcB|out[7] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 7.839 ns                ;
; N/A                                     ; 41.87 MHz ( period = 23.882 ns )                    ; mux_srcB:ALUSrcB|out[4] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.864 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 41.90 MHz ( period = 23.864 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.860 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.860 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.860 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.858 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 7.846 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.852 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.840 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.078 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.840 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.078 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.840 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.078 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.836 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 41.95 MHz ( period = 23.836 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 41.96 MHz ( period = 23.830 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 41.96 MHz ( period = 23.830 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 41.96 MHz ( period = 23.830 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 41.96 MHz ( period = 23.830 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.824 ns )                    ; mux_srcB:ALUSrcB|out[7] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 41.98 MHz ( period = 23.822 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 41.98 MHz ( period = 23.822 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 7.826 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 7.831 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 7.832 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.008 ns                ;
; N/A                                     ; 41.99 MHz ( period = 23.818 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.008 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 42.00 MHz ( period = 23.810 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.790 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.069 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.764 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.038 ns                ;
; N/A                                     ; 42.08 MHz ( period = 23.764 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.038 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.760 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 42.09 MHz ( period = 23.756 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 7.971 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.752 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.752 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 42.10 MHz ( period = 23.752 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.748 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.748 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.748 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 42.11 MHz ( period = 23.748 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 42.12 MHz ( period = 23.744 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 42.12 MHz ( period = 23.744 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 42.13 MHz ( period = 23.738 ns )                    ; mux_srcB:ALUSrcB|out[6] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.787 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.732 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.038 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.728 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.728 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.728 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 42.16 MHz ( period = 23.720 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 42.16 MHz ( period = 23.720 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 7.956 ns                ;
; N/A                                     ; 42.17 MHz ( period = 23.716 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.710 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.710 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.710 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.706 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 42.18 MHz ( period = 23.706 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.698 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.698 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.698 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.698 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 7.942 ns                ;
; N/A                                     ; 42.20 MHz ( period = 23.696 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 42.21 MHz ( period = 23.690 ns )                    ; mux_srcA:ALUSrcA|out[4] ; UnidadeControle:CtrlUnit|state[3] ; clock      ; clock    ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 42.21 MHz ( period = 23.690 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.688 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 7.941 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.688 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 7.941 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 42.23 MHz ( period = 23.680 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.670 ns )                    ; mux_srcA:ALUSrcA|out[5] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.668 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.668 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 7.915 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 7.915 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.660 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 7.915 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 42.27 MHz ( period = 23.658 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.650 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 7.925 ns                ;
; N/A                                     ; 42.28 MHz ( period = 23.650 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 7.925 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.632 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.632 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 42.32 MHz ( period = 23.630 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[26]                     ; mux_srcB:ALUSrcB|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[2]                      ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mega_mux:MemToRegMux|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[3]                      ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mega_mux:MemToRegMux|out[2]  ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[22]                     ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[18]                     ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[24]                     ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[0]                      ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|USExt                      ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[19]                     ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[12]                     ; mega_mux:MemToRegMux|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr20_16[1]                          ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[2]                           ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[28]                     ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[27]                     ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 5.351 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A   ; None         ; 5.133 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A   ; None         ; 5.036 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A   ; None         ; 4.995 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A   ; None         ; 4.943 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A   ; None         ; 4.912 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.909 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A   ; None         ; 4.763 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A   ; None         ; 4.758 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A   ; None         ; 4.657 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A   ; None         ; 4.581 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.579 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A   ; None         ; 4.579 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A   ; None         ; 4.540 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A   ; None         ; 4.529 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A   ; None         ; 4.477 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 4.462 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A   ; None         ; 4.451 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.451 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 4.448 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A   ; None         ; 4.396 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A   ; None         ; 4.369 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A   ; None         ; 4.118 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A   ; None         ; 4.092 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A   ; None         ; 4.092 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A   ; None         ; 4.076 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A   ; None         ; 4.073 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A   ; None         ; 4.031 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A   ; None         ; 3.945 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A   ; None         ; 3.866 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A   ; None         ; 3.661 ns   ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A   ; None         ; 3.642 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A   ; None         ; 3.642 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A   ; None         ; 3.369 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A   ; None         ; 3.275 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A   ; None         ; 3.274 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A   ; None         ; 3.270 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A   ; None         ; 3.270 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A   ; None         ; 3.270 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A   ; None         ; 3.027 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A   ; None         ; 2.981 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A   ; None         ; 2.939 ns   ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+
; N/A                                     ; None                                                ; 17.020 ns  ; mux_srcB:ALUSrcB|out[5]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.969 ns  ; mux_srcB:ALUSrcB|out[3]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.904 ns  ; mux_srcB:ALUSrcB|out[4]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.844 ns  ; mux_srcB:ALUSrcB|out[5]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.832 ns  ; mux_srcB:ALUSrcB|out[6]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.811 ns  ; mux_srcB:ALUSrcB|out[1]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.808 ns  ; mux_srcA:ALUSrcA|out[4]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.793 ns  ; mux_srcB:ALUSrcB|out[3]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.777 ns  ; mux_srcB:ALUSrcB|out[7]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.760 ns  ; mux_srcA:ALUSrcA|out[0]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.728 ns  ; mux_srcB:ALUSrcB|out[4]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.710 ns  ; mux_srcA:ALUSrcA|out[2]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.700 ns  ; mux_srcA:ALUSrcA|out[5]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.656 ns  ; mux_srcB:ALUSrcB|out[6]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.644 ns  ; mux_srcB:ALUSrcB|out[2]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.635 ns  ; mux_srcB:ALUSrcB|out[1]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.635 ns  ; mux_srcA:ALUSrcA|out[1]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.632 ns  ; mux_srcA:ALUSrcA|out[4]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.610 ns  ; mux_srcB:ALUSrcB|out[0]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.609 ns  ; mux_srcA:ALUSrcA|out[6]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.601 ns  ; mux_srcB:ALUSrcB|out[7]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.584 ns  ; mux_srcA:ALUSrcA|out[0]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.534 ns  ; mux_srcA:ALUSrcA|out[2]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.524 ns  ; mux_srcA:ALUSrcA|out[5]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.471 ns  ; mux_srcA:ALUSrcA|out[7]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.468 ns  ; mux_srcB:ALUSrcB|out[2]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.459 ns  ; mux_srcA:ALUSrcA|out[1]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.441 ns  ; mux_srcA:ALUSrcA|out[3]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.434 ns  ; mux_srcB:ALUSrcB|out[0]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.433 ns  ; mux_srcA:ALUSrcA|out[6]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.389 ns  ; mux_srcB:ALUSrcB|out[5]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.338 ns  ; mux_srcB:ALUSrcB|out[3]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.295 ns  ; mux_srcA:ALUSrcA|out[7]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.273 ns  ; mux_srcB:ALUSrcB|out[4]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.265 ns  ; mux_srcA:ALUSrcA|out[3]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.218 ns  ; mux_srcB:ALUSrcB|out[13]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.201 ns  ; mux_srcB:ALUSrcB|out[6]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.180 ns  ; mux_srcB:ALUSrcB|out[1]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.177 ns  ; mux_srcA:ALUSrcA|out[4]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.146 ns  ; mux_srcB:ALUSrcB|out[7]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.140 ns  ; mux_srcB:ALUSrcB|out[10]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.129 ns  ; mux_srcA:ALUSrcA|out[0]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.107 ns  ; mux_srcB:ALUSrcB|out[9]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; mux_srcB:ALUSrcB|out[11]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.096 ns  ; mux_srcB:ALUSrcB|out[14]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.079 ns  ; mux_srcA:ALUSrcA|out[2]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.069 ns  ; mux_srcA:ALUSrcA|out[5]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.068 ns  ; mux_srcB:ALUSrcB|out[5]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 16.059 ns  ; mux_srcB:ALUSrcB|out[8]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.042 ns  ; mux_srcB:ALUSrcB|out[13]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 16.017 ns  ; mux_srcB:ALUSrcB|out[3]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 16.014 ns  ; mux_srcA:ALUSrcA|out[14]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 16.013 ns  ; mux_srcB:ALUSrcB|out[2]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 16.004 ns  ; mux_srcA:ALUSrcA|out[1]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.993 ns  ; mux_srcA:ALUSrcA|out[13]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.993 ns  ; mux_srcB:ALUSrcB|out[12]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.979 ns  ; mux_srcB:ALUSrcB|out[0]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.978 ns  ; mux_srcA:ALUSrcA|out[6]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.964 ns  ; mux_srcB:ALUSrcB|out[10]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.952 ns  ; mux_srcB:ALUSrcB|out[4]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.931 ns  ; mux_srcB:ALUSrcB|out[9]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.920 ns  ; mux_srcB:ALUSrcB|out[14]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.895 ns  ; mux_srcA:ALUSrcA|out[15]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.895 ns  ; mux_srcA:ALUSrcA|out[9]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.893 ns  ; mux_srcB:ALUSrcB|out[15]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.884 ns  ; mux_srcA:ALUSrcA|out[8]           ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.883 ns  ; mux_srcB:ALUSrcB|out[8]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.880 ns  ; mux_srcB:ALUSrcB|out[6]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.859 ns  ; mux_srcB:ALUSrcB|out[1]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.857 ns  ; mux_srcB:ALUSrcB|out[11]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.856 ns  ; mux_srcA:ALUSrcA|out[4]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.847 ns  ; mux_srcA:ALUSrcA|out[17]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.840 ns  ; mux_srcA:ALUSrcA|out[7]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.838 ns  ; mux_srcA:ALUSrcA|out[14]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.825 ns  ; mux_srcB:ALUSrcB|out[7]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.817 ns  ; mux_srcA:ALUSrcA|out[13]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.817 ns  ; mux_srcB:ALUSrcB|out[12]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.812 ns  ; mux_srcA:ALUSrcA|out[10]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.810 ns  ; mux_srcA:ALUSrcA|out[3]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.808 ns  ; mux_srcA:ALUSrcA|out[0]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.758 ns  ; mux_srcA:ALUSrcA|out[2]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.748 ns  ; mux_srcA:ALUSrcA|out[5]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.719 ns  ; mux_srcA:ALUSrcA|out[15]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.719 ns  ; mux_srcA:ALUSrcA|out[9]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.717 ns  ; mux_srcB:ALUSrcB|out[15]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.710 ns  ; mux_srcA:ALUSrcA|out[12]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.708 ns  ; mux_srcA:ALUSrcA|out[8]           ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.692 ns  ; mux_srcB:ALUSrcB|out[2]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.683 ns  ; mux_srcA:ALUSrcA|out[1]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.671 ns  ; mux_srcA:ALUSrcA|out[17]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.658 ns  ; mux_srcB:ALUSrcB|out[0]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.657 ns  ; mux_srcA:ALUSrcA|out[6]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.653 ns  ; mux_srcB:ALUSrcB|out[17]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.636 ns  ; mux_srcA:ALUSrcA|out[10]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.623 ns  ; mux_srcB:ALUSrcB|out[18]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.618 ns  ; mux_srcA:ALUSrcA|out[11]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.587 ns  ; mux_srcB:ALUSrcB|out[13]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.534 ns  ; mux_srcA:ALUSrcA|out[12]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.519 ns  ; mux_srcA:ALUSrcA|out[7]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.509 ns  ; mux_srcB:ALUSrcB|out[10]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.489 ns  ; mux_srcA:ALUSrcA|out[3]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.477 ns  ; mux_srcB:ALUSrcB|out[17]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.476 ns  ; mux_srcB:ALUSrcB|out[9]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; mux_srcB:ALUSrcB|out[19]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; mux_srcB:ALUSrcB|out[14]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.452 ns  ; mux_srcB:ALUSrcB|out[16]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.447 ns  ; mux_srcB:ALUSrcB|out[18]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.442 ns  ; mux_srcA:ALUSrcA|out[11]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.428 ns  ; mux_srcB:ALUSrcB|out[8]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; mux_srcB:ALUSrcB|out[11]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; mux_srcA:ALUSrcA|out[14]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.362 ns  ; mux_srcA:ALUSrcA|out[13]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.362 ns  ; mux_srcB:ALUSrcB|out[12]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.293 ns  ; mux_srcB:ALUSrcB|out[19]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; mux_srcB:ALUSrcB|out[16]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 15.266 ns  ; mux_srcB:ALUSrcB|out[13]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.264 ns  ; mux_srcA:ALUSrcA|out[15]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.264 ns  ; mux_srcA:ALUSrcA|out[9]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.262 ns  ; mux_srcB:ALUSrcB|out[15]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; mux_srcA:ALUSrcA|out[8]           ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.232 ns  ; mux_srcB:ALUSrcB|out[17]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.216 ns  ; mux_srcA:ALUSrcA|out[17]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.188 ns  ; mux_srcB:ALUSrcB|out[10]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; mux_srcA:ALUSrcA|out[10]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.159 ns  ; mux_srcA:ALUSrcA|out[19]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.155 ns  ; mux_srcB:ALUSrcB|out[9]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.154 ns  ; mux_srcB:ALUSrcB|out[23]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 15.144 ns  ; mux_srcB:ALUSrcB|out[14]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.107 ns  ; mux_srcB:ALUSrcB|out[8]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.081 ns  ; mux_srcB:ALUSrcB|out[11]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.079 ns  ; mux_srcA:ALUSrcA|out[12]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; mux_srcA:ALUSrcA|out[14]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.041 ns  ; mux_srcA:ALUSrcA|out[13]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.041 ns  ; mux_srcB:ALUSrcB|out[12]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 15.004 ns  ; mux_srcB:ALUSrcB|out[21]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.992 ns  ; mux_srcB:ALUSrcB|out[18]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.987 ns  ; mux_srcA:ALUSrcA|out[11]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; mux_srcA:ALUSrcA|out[19]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.959 ns  ; mux_srcA:ALUSrcA|out[18]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.951 ns  ; mux_srcB:ALUSrcB|out[16]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; mux_srcA:ALUSrcA|out[15]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; mux_srcA:ALUSrcA|out[9]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.942 ns  ; mux_srcA:ALUSrcA|out[16]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.941 ns  ; mux_srcB:ALUSrcB|out[15]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.932 ns  ; mux_srcA:ALUSrcA|out[8]           ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.895 ns  ; mux_srcA:ALUSrcA|out[17]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.860 ns  ; mux_srcA:ALUSrcA|out[10]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; mux_srcB:ALUSrcB|out[19]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.828 ns  ; mux_srcB:ALUSrcB|out[21]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; mux_srcA:ALUSrcA|out[18]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.766 ns  ; mux_srcA:ALUSrcA|out[16]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.758 ns  ; mux_srcA:ALUSrcA|out[12]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.709 ns  ; mux_srcB:ALUSrcB|out[22]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.701 ns  ; mux_srcB:ALUSrcB|out[17]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.698 ns  ; mux_srcA:ALUSrcA|out[23]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.671 ns  ; mux_srcB:ALUSrcB|out[18]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.666 ns  ; mux_srcA:ALUSrcA|out[11]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.641 ns  ; mux_srcB:ALUSrcB|out[20]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.627 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; mux_srcB:ALUSrcB|out[27]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.582 ns  ; mux_srcA:ALUSrcA|out[16]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.528 ns  ; mux_srcA:ALUSrcA|out[19]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.517 ns  ; mux_srcB:ALUSrcB|out[19]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.500 ns  ; mux_srcB:ALUSrcB|out[16]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.492 ns  ; mux_srcB:ALUSrcB|out[27]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.470 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.465 ns  ; mux_srcB:ALUSrcB|out[20]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.452 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.451 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.450 ns  ; mux_srcB:ALUSrcB|out[23]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.441 ns  ; mux_srcA:ALUSrcA|out[20]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.373 ns  ; mux_srcB:ALUSrcB|out[21]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.359 ns  ; mux_srcB:ALUSrcB|out[24]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.349 ns  ; mux_srcB:ALUSrcB|out[23]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.328 ns  ; mux_srcA:ALUSrcA|out[18]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.294 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.284 ns  ; mux_srcA:ALUSrcA|out[22]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.276 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.255 ns  ; mux_srcA:ALUSrcA|out[21]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.207 ns  ; mux_srcA:ALUSrcA|out[19]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.154 ns  ; mux_srcA:ALUSrcA|out[24]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.079 ns  ; mux_srcA:ALUSrcA|out[21]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.078 ns  ; mux_srcB:ALUSrcB|out[29]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.067 ns  ; mux_srcA:ALUSrcA|out[30]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.061 ns  ; mux_srcA:ALUSrcA|out[22]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.052 ns  ; mux_srcB:ALUSrcB|out[21]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.048 ns  ; mux_srcB:ALUSrcB|out[30]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.038 ns  ; mux_srcA:ALUSrcA|out[23]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 14.032 ns  ; mux_srcA:ALUSrcA|out[25]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.023 ns  ; mux_srcB:ALUSrcB|out[26]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 14.010 ns  ; mux_srcB:ALUSrcB|out[20]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 14.007 ns  ; mux_srcA:ALUSrcA|out[18]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 14.005 ns  ; mux_srcB:ALUSrcB|out[22]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 13.996 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 13.994 ns  ; mux_srcA:ALUSrcA|out[23]          ; PCWCtrl  ; clock      ;
; N/A                                     ; None                                                ; 13.991 ns  ; mux_srcB:ALUSrcB|out[22]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 13.990 ns  ; mux_srcA:ALUSrcA|out[16]          ; Overflow ; clock      ;
; N/A                                     ; None                                                ; 13.895 ns  ; mux_srcB:ALUSrcB|out[26]          ; LessThan ; clock      ;
; N/A                                     ; None                                                ; 13.891 ns  ; mux_srcB:ALUSrcB|out[25]          ; Zero     ; clock      ;
; N/A                                     ; None                                                ; 13.878 ns  ; mux_srcA:ALUSrcA|out[27]          ; PCWCtrl  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -2.700 ns ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A           ; None        ; -2.742 ns ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A           ; None        ; -2.788 ns ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A           ; None        ; -3.031 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A           ; None        ; -3.031 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A           ; None        ; -3.031 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A           ; None        ; -3.035 ns ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A           ; None        ; -3.036 ns ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A           ; None        ; -3.130 ns ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A           ; None        ; -3.403 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A           ; None        ; -3.403 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A           ; None        ; -3.422 ns ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A           ; None        ; -3.627 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A           ; None        ; -3.706 ns ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A           ; None        ; -3.792 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A           ; None        ; -3.834 ns ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A           ; None        ; -3.837 ns ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A           ; None        ; -3.853 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A           ; None        ; -3.853 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A           ; None        ; -3.879 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A           ; None        ; -4.130 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A           ; None        ; -4.157 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A           ; None        ; -4.209 ns ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A           ; None        ; -4.212 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -4.212 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -4.223 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A           ; None        ; -4.238 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -4.290 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A           ; None        ; -4.301 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A           ; None        ; -4.340 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A           ; None        ; -4.340 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A           ; None        ; -4.342 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A           ; None        ; -4.418 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A           ; None        ; -4.519 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A           ; None        ; -4.524 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A           ; None        ; -4.670 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A           ; None        ; -4.673 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -4.704 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A           ; None        ; -4.756 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A           ; None        ; -4.797 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A           ; None        ; -4.894 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A           ; None        ; -5.112 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 03:33:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
Info: Clock "clock" has Internal fmax of 40.85 MHz between source register "mux_srcB:ALUSrcB|out[5]" and destination register "Registrador:PC|Saida[0]" (period= 24.48 ns)
    Info: + Longest register to register delay is 8.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
        Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 5; COMB Node = 'Ula32:ALU|Mux58~0'
        Info: 3: + IC(0.553 ns) + CELL(0.272 ns) = 1.108 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 2; COMB Node = 'Ula32:ALU|carry_temp[7]~28'
        Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 1.618 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.878 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.417 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.685 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 10: + IC(0.604 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 12: + IC(0.888 ns) + CELL(0.228 ns) = 5.170 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 1; COMB Node = 'Ula32:ALU|Igual~10'
        Info: 13: + IC(0.614 ns) + CELL(0.053 ns) = 5.837 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ula32:ALU|Igual~11'
        Info: 14: + IC(0.197 ns) + CELL(0.053 ns) = 6.087 ns; Loc. = LCCOMB_X18_Y14_N2; Fanout = 9; COMB Node = 'Ula32:ALU|Maior~0'
        Info: 15: + IC(0.236 ns) + CELL(0.154 ns) = 6.477 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 33; COMB Node = 'PCWCtrl~0'
        Info: 16: + IC(0.929 ns) + CELL(0.746 ns) = 8.152 ns; Loc. = LCFF_X17_Y19_N1; Fanout = 4; REG Node = 'Registrador:PC|Saida[0]'
        Info: Total cell delay = 2.202 ns ( 27.01 % )
        Info: Total interconnect delay = 5.950 ns ( 72.99 % )
    Info: - Smallest clock skew is -3.998 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.458 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y19_N1; Fanout = 4; REG Node = 'Registrador:PC|Saida[0]'
            Info: Total cell delay = 1.472 ns ( 59.89 % )
            Info: Total interconnect delay = 0.986 ns ( 40.11 % )
        Info: - Longest clock path from clock "clock" to source register is 6.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.878 ns) + CELL(0.225 ns) = 6.456 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
            Info: Total cell delay = 2.137 ns ( 33.10 % )
            Info: Total interconnect delay = 4.319 ns ( 66.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:RegisterB|Saida[18]" and destination pin or register "mux_srcB:ALUSrcB|out[18]" for clock "clock" (Hold time is 3.04 ns)
    Info: + Largest clock skew is 4.037 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.509 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.928 ns) + CELL(0.228 ns) = 6.509 ns; Loc. = LCCOMB_X21_Y16_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[18]'
            Info: Total cell delay = 2.140 ns ( 32.88 % )
            Info: Total interconnect delay = 4.369 ns ( 67.12 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = 'Registrador:RegisterB|Saida[18]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 1; REG Node = 'Registrador:RegisterB|Saida[18]'
        Info: 2: + IC(0.242 ns) + CELL(0.228 ns) = 0.470 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux18~2'
        Info: 3: + IC(0.208 ns) + CELL(0.225 ns) = 0.903 ns; Loc. = LCCOMB_X21_Y16_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[18]'
        Info: Total cell delay = 0.453 ns ( 50.17 % )
        Info: Total interconnect delay = 0.450 ns ( 49.83 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UnidadeControle:CtrlUnit|PCCond[0]" (data pin = "reset", clock pin = "clock") is 5.351 ns
    Info: + Longest pin to register delay is 7.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 23; PIN Node = 'reset'
        Info: 2: + IC(4.434 ns) + CELL(0.225 ns) = 5.533 ns; Loc. = LCCOMB_X6_Y13_N6; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit|PCWriteCond~0'
        Info: 3: + IC(0.501 ns) + CELL(0.228 ns) = 6.262 ns; Loc. = LCCOMB_X5_Y13_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|PCCond[1]~1'
        Info: 4: + IC(0.735 ns) + CELL(0.746 ns) = 7.743 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 1; REG Node = 'UnidadeControle:CtrlUnit|PCCond[0]'
        Info: Total cell delay = 2.073 ns ( 26.77 % )
        Info: Total interconnect delay = 5.670 ns ( 73.23 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 1; REG Node = 'UnidadeControle:CtrlUnit|PCCond[0]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
Info: tco from clock "clock" to destination pin "Zero" through register "mux_srcB:ALUSrcB|out[5]" is 17.020 ns
    Info: + Longest clock path from clock "clock" to source register is 6.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(0.774 ns) + CELL(0.346 ns) = 3.780 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.573 ns) + CELL(0.000 ns) = 5.353 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.878 ns) + CELL(0.225 ns) = 6.456 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
        Info: Total cell delay = 2.137 ns ( 33.10 % )
        Info: Total interconnect delay = 4.319 ns ( 66.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y17_N10; Fanout = 4; REG Node = 'mux_srcB:ALUSrcB|out[5]'
        Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 5; COMB Node = 'Ula32:ALU|Mux58~0'
        Info: 3: + IC(0.553 ns) + CELL(0.272 ns) = 1.108 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 2; COMB Node = 'Ula32:ALU|carry_temp[7]~28'
        Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 1.618 ns; Loc. = LCCOMB_X18_Y17_N0; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.878 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.417 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.685 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 10: + IC(0.604 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 12: + IC(0.611 ns) + CELL(0.053 ns) = 4.718 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'Ula32:ALU|Mux7~1'
        Info: 13: + IC(0.249 ns) + CELL(0.228 ns) = 5.195 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 14: + IC(0.601 ns) + CELL(0.053 ns) = 5.849 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 5; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 15: + IC(0.222 ns) + CELL(0.053 ns) = 6.124 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 3; COMB Node = 'Ula32:ALU|Equal0~8'
        Info: 16: + IC(2.468 ns) + CELL(1.972 ns) = 10.564 ns; Loc. = PIN_E20; Fanout = 0; PIN Node = 'Zero'
        Info: Total cell delay = 3.327 ns ( 31.49 % )
        Info: Total interconnect delay = 7.237 ns ( 68.51 % )
Info: th for register "UnidadeControle:CtrlUnit|USExt" (data pin = "reset", clock pin = "clock") is -2.700 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 10; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1382; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X7_Y14_N25; Fanout = 6; REG Node = 'UnidadeControle:CtrlUnit|USExt'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 23; PIN Node = 'reset'
        Info: 2: + IC(4.077 ns) + CELL(0.228 ns) = 5.179 ns; Loc. = LCCOMB_X7_Y14_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|USExt~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.334 ns; Loc. = LCFF_X7_Y14_N25; Fanout = 6; REG Node = 'UnidadeControle:CtrlUnit|USExt'
        Info: Total cell delay = 1.257 ns ( 23.57 % )
        Info: Total interconnect delay = 4.077 ns ( 76.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sat May 18 03:33:19 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


