#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc0f1ff70 .scope module, "add8" "add8" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 8 "s"
    .port_info 5 /OUTPUT 1 "cout"
o0x7f8d2cc42148 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc0f4bc10_0 .net "a", 7 0, o0x7f8d2cc42148;  0 drivers
o0x7f8d2cc42178 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc0f4bd10_0 .net "b", 7 0, o0x7f8d2cc42178;  0 drivers
o0x7f8d2cc40258 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0f4bdf0_0 .net "cin", 0 0, o0x7f8d2cc40258;  0 drivers
v0x7fffc0f4be90_0 .net "cout", 0 0, L_0x7fffc0f56020;  1 drivers
v0x7fffc0f4bf30_0 .net "ret", 6 0, L_0x7fffc0f550d0;  1 drivers
v0x7fffc0f4bfd0_0 .net "s", 7 0, L_0x7fffc0f567a0;  1 drivers
o0x7f8d2cc40318 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0f4c090_0 .net "sub", 0 0, o0x7f8d2cc40318;  0 drivers
L_0x7fffc0f4f730 .part o0x7f8d2cc42148, 0, 1;
L_0x7fffc0f4f7d0 .part o0x7f8d2cc42178, 0, 1;
L_0x7fffc0f504f0 .part o0x7f8d2cc42148, 1, 1;
L_0x7fffc0f505e0 .part o0x7f8d2cc42178, 1, 1;
L_0x7fffc0f50720 .part L_0x7fffc0f550d0, 0, 1;
L_0x7fffc0f51390 .part o0x7f8d2cc42148, 2, 1;
L_0x7fffc0f51470 .part o0x7f8d2cc42178, 2, 1;
L_0x7fffc0f51560 .part L_0x7fffc0f550d0, 1, 1;
L_0x7fffc0f522a0 .part o0x7f8d2cc42148, 3, 1;
L_0x7fffc0f523d0 .part o0x7f8d2cc42178, 3, 1;
L_0x7fffc0f52560 .part L_0x7fffc0f550d0, 2, 1;
L_0x7fffc0f531c0 .part o0x7f8d2cc42148, 4, 1;
L_0x7fffc0f532d0 .part o0x7f8d2cc42178, 4, 1;
L_0x7fffc0f533c0 .part L_0x7fffc0f550d0, 3, 1;
L_0x7fffc0f54110 .part o0x7f8d2cc42148, 5, 1;
L_0x7fffc0f541b0 .part o0x7f8d2cc42178, 5, 1;
L_0x7fffc0f54330 .part L_0x7fffc0f550d0, 4, 1;
L_0x7fffc0f55030 .part o0x7f8d2cc42148, 6, 1;
L_0x7fffc0f55170 .part o0x7f8d2cc42178, 6, 1;
L_0x7fffc0f55260 .part L_0x7fffc0f550d0, 5, 1;
LS_0x7fffc0f550d0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc0f4f5e0, L_0x7fffc0f503a0, L_0x7fffc0f51240, L_0x7fffc0f52150;
LS_0x7fffc0f550d0_0_4 .concat8 [ 1 1 1 0], L_0x7fffc0f53070, L_0x7fffc0f53fc0, L_0x7fffc0f54ee0;
L_0x7fffc0f550d0 .concat8 [ 4 3 0 0], LS_0x7fffc0f550d0_0_0, LS_0x7fffc0f550d0_0_4;
L_0x7fffc0f561c0 .part o0x7f8d2cc42148, 7, 1;
L_0x7fffc0f56320 .part o0x7f8d2cc42178, 7, 1;
L_0x7fffc0f56520 .part L_0x7fffc0f550d0, 6, 1;
LS_0x7fffc0f567a0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc0f4f000, L_0x7fffc0f4fd90, L_0x7fffc0f50c30, L_0x7fffc0f51b10;
LS_0x7fffc0f567a0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc0f529d0, L_0x7fffc0f53920, L_0x7fffc0f54840, L_0x7fffc0f55aa0;
L_0x7fffc0f567a0 .concat8 [ 4 4 0 0], LS_0x7fffc0f567a0_0_0, LS_0x7fffc0f567a0_0_4;
S_0x7fffc0f15a90 .scope module, "add0" "full_add" 2 30, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f4ea70 .functor XOR 1, L_0x7fffc0f4f7d0, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f4ec40 .functor XOR 1, L_0x7fffc0f4f730, L_0x7fffc0f4eb40, C4<0>, C4<0>;
L_0x7fffc0f4ee50 .functor AND 1, L_0x7fffc0f4f730, L_0x7fffc0f4ed60, C4<1>, C4<1>;
L_0x7fffc0f4f000 .functor XOR 1, o0x7f8d2cc40258, L_0x7fffc0f4ef60, C4<0>, C4<0>;
L_0x7fffc0f4f350 .functor AND 1, o0x7f8d2cc40258, L_0x7fffc0f4f2b0, C4<1>, C4<1>;
L_0x7fffc0f4f5e0 .functor OR 1, L_0x7fffc0f4f460, L_0x7fffc0f4f540, C4<0>, C4<0>;
v0x7fffc0f0c480_0 .net *"_s13", 0 0, L_0x7fffc0f4ed60;  1 drivers
v0x7fffc0f11070_0 .net *"_s14", 0 0, L_0x7fffc0f4ee50;  1 drivers
v0x7fffc0f15c60_0 .net *"_s17", 0 0, L_0x7fffc0f4ef60;  1 drivers
v0x7fffc0f1a850_0 .net *"_s2", 0 0, L_0x7fffc0f4ea70;  1 drivers
v0x7fffc0f43060_0 .net *"_s24", 0 0, L_0x7fffc0f4f2b0;  1 drivers
v0x7fffc0f43190_0 .net *"_s25", 0 0, L_0x7fffc0f4f350;  1 drivers
v0x7fffc0f43270_0 .net *"_s28", 0 0, L_0x7fffc0f4f460;  1 drivers
v0x7fffc0f43350_0 .net *"_s30", 0 0, L_0x7fffc0f4f540;  1 drivers
v0x7fffc0f43430_0 .net *"_s7", 0 0, L_0x7fffc0f4eb40;  1 drivers
v0x7fffc0f43510_0 .net *"_s8", 0 0, L_0x7fffc0f4ec40;  1 drivers
v0x7fffc0f435f0_0 .net "a", 0 0, L_0x7fffc0f4f730;  1 drivers
v0x7fffc0f436b0_0 .net "b", 0 0, L_0x7fffc0f4f7d0;  1 drivers
v0x7fffc0f43770_0 .net "cin", 0 0, o0x7f8d2cc40258;  alias, 0 drivers
v0x7fffc0f43830_0 .net "cout", 0 0, L_0x7fffc0f4f5e0;  1 drivers
v0x7fffc0f438f0_0 .net "line", 3 0, L_0x7fffc0f4f140;  1 drivers
v0x7fffc0f439d0_0 .net "s", 0 0, L_0x7fffc0f4f000;  1 drivers
v0x7fffc0f43a90_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f4eb40 .part L_0x7fffc0f4f140, 0, 1;
L_0x7fffc0f4ed60 .part L_0x7fffc0f4f140, 0, 1;
L_0x7fffc0f4ef60 .part L_0x7fffc0f4f140, 1, 1;
L_0x7fffc0f4f140 .concat8 [ 1 1 1 1], L_0x7fffc0f4ea70, L_0x7fffc0f4ec40, L_0x7fffc0f4ee50, L_0x7fffc0f4f350;
L_0x7fffc0f4f2b0 .part L_0x7fffc0f4f140, 1, 1;
L_0x7fffc0f4f460 .part L_0x7fffc0f4f140, 3, 1;
L_0x7fffc0f4f540 .part L_0x7fffc0f4f140, 2, 1;
S_0x7fffc0f43c10 .scope module, "add1" "full_add" 2 31, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f4f8c0 .functor XOR 1, L_0x7fffc0f505e0, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f4f9d0 .functor XOR 1, L_0x7fffc0f504f0, L_0x7fffc0f4f930, C4<0>, C4<0>;
L_0x7fffc0f4fbe0 .functor AND 1, L_0x7fffc0f504f0, L_0x7fffc0f4faf0, C4<1>, C4<1>;
L_0x7fffc0f4fd90 .functor XOR 1, L_0x7fffc0f50720, L_0x7fffc0f4fcf0, C4<0>, C4<0>;
L_0x7fffc0f500c0 .functor AND 1, L_0x7fffc0f50720, L_0x7fffc0f50020, C4<1>, C4<1>;
L_0x7fffc0f503a0 .functor OR 1, L_0x7fffc0f50220, L_0x7fffc0f50300, C4<0>, C4<0>;
v0x7fffc0f43e50_0 .net *"_s13", 0 0, L_0x7fffc0f4faf0;  1 drivers
v0x7fffc0f43f30_0 .net *"_s14", 0 0, L_0x7fffc0f4fbe0;  1 drivers
v0x7fffc0f44010_0 .net *"_s17", 0 0, L_0x7fffc0f4fcf0;  1 drivers
v0x7fffc0f440d0_0 .net *"_s2", 0 0, L_0x7fffc0f4f8c0;  1 drivers
v0x7fffc0f441b0_0 .net *"_s24", 0 0, L_0x7fffc0f50020;  1 drivers
v0x7fffc0f442e0_0 .net *"_s25", 0 0, L_0x7fffc0f500c0;  1 drivers
v0x7fffc0f443c0_0 .net *"_s28", 0 0, L_0x7fffc0f50220;  1 drivers
v0x7fffc0f444a0_0 .net *"_s30", 0 0, L_0x7fffc0f50300;  1 drivers
v0x7fffc0f44580_0 .net *"_s7", 0 0, L_0x7fffc0f4f930;  1 drivers
v0x7fffc0f44660_0 .net *"_s8", 0 0, L_0x7fffc0f4f9d0;  1 drivers
v0x7fffc0f44740_0 .net "a", 0 0, L_0x7fffc0f504f0;  1 drivers
v0x7fffc0f44800_0 .net "b", 0 0, L_0x7fffc0f505e0;  1 drivers
v0x7fffc0f448c0_0 .net "cin", 0 0, L_0x7fffc0f50720;  1 drivers
v0x7fffc0f44980_0 .net "cout", 0 0, L_0x7fffc0f503a0;  1 drivers
v0x7fffc0f44a40_0 .net "line", 3 0, L_0x7fffc0f4feb0;  1 drivers
v0x7fffc0f44b20_0 .net "s", 0 0, L_0x7fffc0f4fd90;  1 drivers
v0x7fffc0f44be0_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f4f930 .part L_0x7fffc0f4feb0, 0, 1;
L_0x7fffc0f4faf0 .part L_0x7fffc0f4feb0, 0, 1;
L_0x7fffc0f4fcf0 .part L_0x7fffc0f4feb0, 1, 1;
L_0x7fffc0f4feb0 .concat8 [ 1 1 1 1], L_0x7fffc0f4f8c0, L_0x7fffc0f4f9d0, L_0x7fffc0f4fbe0, L_0x7fffc0f500c0;
L_0x7fffc0f50020 .part L_0x7fffc0f4feb0, 1, 1;
L_0x7fffc0f50220 .part L_0x7fffc0f4feb0, 3, 1;
L_0x7fffc0f50300 .part L_0x7fffc0f4feb0, 2, 1;
S_0x7fffc0f44d20 .scope module, "add2" "full_add" 2 32, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f507c0 .functor XOR 1, L_0x7fffc0f51470, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f508d0 .functor XOR 1, L_0x7fffc0f51390, L_0x7fffc0f50830, C4<0>, C4<0>;
L_0x7fffc0f50a80 .functor AND 1, L_0x7fffc0f51390, L_0x7fffc0f50990, C4<1>, C4<1>;
L_0x7fffc0f50c30 .functor XOR 1, L_0x7fffc0f51560, L_0x7fffc0f50b90, C4<0>, C4<0>;
L_0x7fffc0f50f60 .functor AND 1, L_0x7fffc0f51560, L_0x7fffc0f50ec0, C4<1>, C4<1>;
L_0x7fffc0f51240 .functor OR 1, L_0x7fffc0f510c0, L_0x7fffc0f511a0, C4<0>, C4<0>;
v0x7fffc0f44f40_0 .net *"_s13", 0 0, L_0x7fffc0f50990;  1 drivers
v0x7fffc0f45020_0 .net *"_s14", 0 0, L_0x7fffc0f50a80;  1 drivers
v0x7fffc0f45100_0 .net *"_s17", 0 0, L_0x7fffc0f50b90;  1 drivers
v0x7fffc0f451c0_0 .net *"_s2", 0 0, L_0x7fffc0f507c0;  1 drivers
v0x7fffc0f452a0_0 .net *"_s24", 0 0, L_0x7fffc0f50ec0;  1 drivers
v0x7fffc0f453d0_0 .net *"_s25", 0 0, L_0x7fffc0f50f60;  1 drivers
v0x7fffc0f454b0_0 .net *"_s28", 0 0, L_0x7fffc0f510c0;  1 drivers
v0x7fffc0f45590_0 .net *"_s30", 0 0, L_0x7fffc0f511a0;  1 drivers
v0x7fffc0f45670_0 .net *"_s7", 0 0, L_0x7fffc0f50830;  1 drivers
v0x7fffc0f45750_0 .net *"_s8", 0 0, L_0x7fffc0f508d0;  1 drivers
v0x7fffc0f45830_0 .net "a", 0 0, L_0x7fffc0f51390;  1 drivers
v0x7fffc0f458f0_0 .net "b", 0 0, L_0x7fffc0f51470;  1 drivers
v0x7fffc0f459b0_0 .net "cin", 0 0, L_0x7fffc0f51560;  1 drivers
v0x7fffc0f45a70_0 .net "cout", 0 0, L_0x7fffc0f51240;  1 drivers
v0x7fffc0f45b30_0 .net "line", 3 0, L_0x7fffc0f50d50;  1 drivers
v0x7fffc0f45c10_0 .net "s", 0 0, L_0x7fffc0f50c30;  1 drivers
v0x7fffc0f45cd0_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f50830 .part L_0x7fffc0f50d50, 0, 1;
L_0x7fffc0f50990 .part L_0x7fffc0f50d50, 0, 1;
L_0x7fffc0f50b90 .part L_0x7fffc0f50d50, 1, 1;
L_0x7fffc0f50d50 .concat8 [ 1 1 1 1], L_0x7fffc0f507c0, L_0x7fffc0f508d0, L_0x7fffc0f50a80, L_0x7fffc0f50f60;
L_0x7fffc0f50ec0 .part L_0x7fffc0f50d50, 1, 1;
L_0x7fffc0f510c0 .part L_0x7fffc0f50d50, 3, 1;
L_0x7fffc0f511a0 .part L_0x7fffc0f50d50, 2, 1;
S_0x7fffc0f45f40 .scope module, "add3" "full_add" 2 33, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f516a0 .functor XOR 1, L_0x7fffc0f523d0, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f517b0 .functor XOR 1, L_0x7fffc0f522a0, L_0x7fffc0f51710, C4<0>, C4<0>;
L_0x7fffc0f51960 .functor AND 1, L_0x7fffc0f522a0, L_0x7fffc0f51870, C4<1>, C4<1>;
L_0x7fffc0f51b10 .functor XOR 1, L_0x7fffc0f52560, L_0x7fffc0f51a70, C4<0>, C4<0>;
L_0x7fffc0f51e70 .functor AND 1, L_0x7fffc0f52560, L_0x7fffc0f51dd0, C4<1>, C4<1>;
L_0x7fffc0f52150 .functor OR 1, L_0x7fffc0f51fd0, L_0x7fffc0f520b0, C4<0>, C4<0>;
v0x7fffc0f461b0_0 .net *"_s13", 0 0, L_0x7fffc0f51870;  1 drivers
v0x7fffc0f462b0_0 .net *"_s14", 0 0, L_0x7fffc0f51960;  1 drivers
v0x7fffc0f46390_0 .net *"_s17", 0 0, L_0x7fffc0f51a70;  1 drivers
v0x7fffc0f46450_0 .net *"_s2", 0 0, L_0x7fffc0f516a0;  1 drivers
v0x7fffc0f46530_0 .net *"_s24", 0 0, L_0x7fffc0f51dd0;  1 drivers
v0x7fffc0f46660_0 .net *"_s25", 0 0, L_0x7fffc0f51e70;  1 drivers
v0x7fffc0f46740_0 .net *"_s28", 0 0, L_0x7fffc0f51fd0;  1 drivers
v0x7fffc0f46820_0 .net *"_s30", 0 0, L_0x7fffc0f520b0;  1 drivers
v0x7fffc0f46900_0 .net *"_s7", 0 0, L_0x7fffc0f51710;  1 drivers
v0x7fffc0f469e0_0 .net *"_s8", 0 0, L_0x7fffc0f517b0;  1 drivers
v0x7fffc0f46ac0_0 .net "a", 0 0, L_0x7fffc0f522a0;  1 drivers
v0x7fffc0f46b80_0 .net "b", 0 0, L_0x7fffc0f523d0;  1 drivers
v0x7fffc0f46c40_0 .net "cin", 0 0, L_0x7fffc0f52560;  1 drivers
v0x7fffc0f46d00_0 .net "cout", 0 0, L_0x7fffc0f52150;  1 drivers
v0x7fffc0f46dc0_0 .net "line", 3 0, L_0x7fffc0f51bd0;  1 drivers
v0x7fffc0f46ea0_0 .net "s", 0 0, L_0x7fffc0f51b10;  1 drivers
v0x7fffc0f46f60_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f51710 .part L_0x7fffc0f51bd0, 0, 1;
L_0x7fffc0f51870 .part L_0x7fffc0f51bd0, 0, 1;
L_0x7fffc0f51a70 .part L_0x7fffc0f51bd0, 1, 1;
L_0x7fffc0f51bd0 .concat8 [ 1 1 1 1], L_0x7fffc0f516a0, L_0x7fffc0f517b0, L_0x7fffc0f51960, L_0x7fffc0f51e70;
L_0x7fffc0f51dd0 .part L_0x7fffc0f51bd0, 1, 1;
L_0x7fffc0f51fd0 .part L_0x7fffc0f51bd0, 3, 1;
L_0x7fffc0f520b0 .part L_0x7fffc0f51bd0, 2, 1;
S_0x7fffc0f47210 .scope module, "add4" "full_add" 2 34, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f52600 .functor XOR 1, L_0x7fffc0f532d0, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f52710 .functor XOR 1, L_0x7fffc0f531c0, L_0x7fffc0f52670, C4<0>, C4<0>;
L_0x7fffc0f52820 .functor AND 1, L_0x7fffc0f531c0, L_0x7fffc0f52780, C4<1>, C4<1>;
L_0x7fffc0f529d0 .functor XOR 1, L_0x7fffc0f533c0, L_0x7fffc0f52930, C4<0>, C4<0>;
L_0x7fffc0f52d90 .functor AND 1, L_0x7fffc0f533c0, L_0x7fffc0f52cf0, C4<1>, C4<1>;
L_0x7fffc0f53070 .functor OR 1, L_0x7fffc0f52ef0, L_0x7fffc0f52fd0, C4<0>, C4<0>;
v0x7fffc0f47480_0 .net *"_s13", 0 0, L_0x7fffc0f52780;  1 drivers
v0x7fffc0f47580_0 .net *"_s14", 0 0, L_0x7fffc0f52820;  1 drivers
v0x7fffc0f47660_0 .net *"_s17", 0 0, L_0x7fffc0f52930;  1 drivers
v0x7fffc0f47720_0 .net *"_s2", 0 0, L_0x7fffc0f52600;  1 drivers
v0x7fffc0f47800_0 .net *"_s24", 0 0, L_0x7fffc0f52cf0;  1 drivers
v0x7fffc0f47930_0 .net *"_s25", 0 0, L_0x7fffc0f52d90;  1 drivers
v0x7fffc0f47a10_0 .net *"_s28", 0 0, L_0x7fffc0f52ef0;  1 drivers
v0x7fffc0f47af0_0 .net *"_s30", 0 0, L_0x7fffc0f52fd0;  1 drivers
v0x7fffc0f47bd0_0 .net *"_s7", 0 0, L_0x7fffc0f52670;  1 drivers
v0x7fffc0f47cb0_0 .net *"_s8", 0 0, L_0x7fffc0f52710;  1 drivers
v0x7fffc0f47d90_0 .net "a", 0 0, L_0x7fffc0f531c0;  1 drivers
v0x7fffc0f47e50_0 .net "b", 0 0, L_0x7fffc0f532d0;  1 drivers
v0x7fffc0f47f10_0 .net "cin", 0 0, L_0x7fffc0f533c0;  1 drivers
v0x7fffc0f47fd0_0 .net "cout", 0 0, L_0x7fffc0f53070;  1 drivers
v0x7fffc0f48090_0 .net "line", 3 0, L_0x7fffc0f52af0;  1 drivers
v0x7fffc0f48170_0 .net "s", 0 0, L_0x7fffc0f529d0;  1 drivers
v0x7fffc0f48230_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f52670 .part L_0x7fffc0f52af0, 0, 1;
L_0x7fffc0f52780 .part L_0x7fffc0f52af0, 0, 1;
L_0x7fffc0f52930 .part L_0x7fffc0f52af0, 1, 1;
L_0x7fffc0f52af0 .concat8 [ 1 1 1 1], L_0x7fffc0f52600, L_0x7fffc0f52710, L_0x7fffc0f52820, L_0x7fffc0f52d90;
L_0x7fffc0f52cf0 .part L_0x7fffc0f52af0, 1, 1;
L_0x7fffc0f52ef0 .part L_0x7fffc0f52af0, 3, 1;
L_0x7fffc0f52fd0 .part L_0x7fffc0f52af0, 2, 1;
S_0x7fffc0f484e0 .scope module, "add5" "full_add" 2 35, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f53260 .functor XOR 1, L_0x7fffc0f541b0, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f53610 .functor XOR 1, L_0x7fffc0f54110, L_0x7fffc0f53570, C4<0>, C4<0>;
L_0x7fffc0f53770 .functor AND 1, L_0x7fffc0f54110, L_0x7fffc0f53680, C4<1>, C4<1>;
L_0x7fffc0f53920 .functor XOR 1, L_0x7fffc0f54330, L_0x7fffc0f53880, C4<0>, C4<0>;
L_0x7fffc0f53ce0 .functor AND 1, L_0x7fffc0f54330, L_0x7fffc0f53c40, C4<1>, C4<1>;
L_0x7fffc0f53fc0 .functor OR 1, L_0x7fffc0f53e40, L_0x7fffc0f53f20, C4<0>, C4<0>;
v0x7fffc0f48700_0 .net *"_s13", 0 0, L_0x7fffc0f53680;  1 drivers
v0x7fffc0f48800_0 .net *"_s14", 0 0, L_0x7fffc0f53770;  1 drivers
v0x7fffc0f488e0_0 .net *"_s17", 0 0, L_0x7fffc0f53880;  1 drivers
v0x7fffc0f489a0_0 .net *"_s2", 0 0, L_0x7fffc0f53260;  1 drivers
v0x7fffc0f48a80_0 .net *"_s24", 0 0, L_0x7fffc0f53c40;  1 drivers
v0x7fffc0f48b60_0 .net *"_s25", 0 0, L_0x7fffc0f53ce0;  1 drivers
v0x7fffc0f48c40_0 .net *"_s28", 0 0, L_0x7fffc0f53e40;  1 drivers
v0x7fffc0f48d20_0 .net *"_s30", 0 0, L_0x7fffc0f53f20;  1 drivers
v0x7fffc0f48e00_0 .net *"_s7", 0 0, L_0x7fffc0f53570;  1 drivers
v0x7fffc0f48ee0_0 .net *"_s8", 0 0, L_0x7fffc0f53610;  1 drivers
v0x7fffc0f48fc0_0 .net "a", 0 0, L_0x7fffc0f54110;  1 drivers
v0x7fffc0f49080_0 .net "b", 0 0, L_0x7fffc0f541b0;  1 drivers
v0x7fffc0f49140_0 .net "cin", 0 0, L_0x7fffc0f54330;  1 drivers
v0x7fffc0f49200_0 .net "cout", 0 0, L_0x7fffc0f53fc0;  1 drivers
v0x7fffc0f492c0_0 .net "line", 3 0, L_0x7fffc0f53a40;  1 drivers
v0x7fffc0f493a0_0 .net "s", 0 0, L_0x7fffc0f53920;  1 drivers
v0x7fffc0f49460_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f53570 .part L_0x7fffc0f53a40, 0, 1;
L_0x7fffc0f53680 .part L_0x7fffc0f53a40, 0, 1;
L_0x7fffc0f53880 .part L_0x7fffc0f53a40, 1, 1;
L_0x7fffc0f53a40 .concat8 [ 1 1 1 1], L_0x7fffc0f53260, L_0x7fffc0f53610, L_0x7fffc0f53770, L_0x7fffc0f53ce0;
L_0x7fffc0f53c40 .part L_0x7fffc0f53a40, 1, 1;
L_0x7fffc0f53e40 .part L_0x7fffc0f53a40, 3, 1;
L_0x7fffc0f53f20 .part L_0x7fffc0f53a40, 2, 1;
S_0x7fffc0f49710 .scope module, "add6" "full_add" 2 36, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f543d0 .functor XOR 1, L_0x7fffc0f55170, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f544e0 .functor XOR 1, L_0x7fffc0f55030, L_0x7fffc0f54440, C4<0>, C4<0>;
L_0x7fffc0f54690 .functor AND 1, L_0x7fffc0f55030, L_0x7fffc0f545a0, C4<1>, C4<1>;
L_0x7fffc0f54840 .functor XOR 1, L_0x7fffc0f55260, L_0x7fffc0f547a0, C4<0>, C4<0>;
L_0x7fffc0f54c00 .functor AND 1, L_0x7fffc0f55260, L_0x7fffc0f54b60, C4<1>, C4<1>;
L_0x7fffc0f54ee0 .functor OR 1, L_0x7fffc0f54d60, L_0x7fffc0f54e40, C4<0>, C4<0>;
v0x7fffc0f49930_0 .net *"_s13", 0 0, L_0x7fffc0f545a0;  1 drivers
v0x7fffc0f49a30_0 .net *"_s14", 0 0, L_0x7fffc0f54690;  1 drivers
v0x7fffc0f49b10_0 .net *"_s17", 0 0, L_0x7fffc0f547a0;  1 drivers
v0x7fffc0f49bd0_0 .net *"_s2", 0 0, L_0x7fffc0f543d0;  1 drivers
v0x7fffc0f49cb0_0 .net *"_s24", 0 0, L_0x7fffc0f54b60;  1 drivers
v0x7fffc0f49de0_0 .net *"_s25", 0 0, L_0x7fffc0f54c00;  1 drivers
v0x7fffc0f49ec0_0 .net *"_s28", 0 0, L_0x7fffc0f54d60;  1 drivers
v0x7fffc0f49fa0_0 .net *"_s30", 0 0, L_0x7fffc0f54e40;  1 drivers
v0x7fffc0f4a080_0 .net *"_s7", 0 0, L_0x7fffc0f54440;  1 drivers
v0x7fffc0f4a160_0 .net *"_s8", 0 0, L_0x7fffc0f544e0;  1 drivers
v0x7fffc0f4a240_0 .net "a", 0 0, L_0x7fffc0f55030;  1 drivers
v0x7fffc0f4a300_0 .net "b", 0 0, L_0x7fffc0f55170;  1 drivers
v0x7fffc0f4a3c0_0 .net "cin", 0 0, L_0x7fffc0f55260;  1 drivers
v0x7fffc0f4a480_0 .net "cout", 0 0, L_0x7fffc0f54ee0;  1 drivers
v0x7fffc0f4a540_0 .net "line", 3 0, L_0x7fffc0f54960;  1 drivers
v0x7fffc0f4a620_0 .net "s", 0 0, L_0x7fffc0f54840;  1 drivers
v0x7fffc0f4a6e0_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f54440 .part L_0x7fffc0f54960, 0, 1;
L_0x7fffc0f545a0 .part L_0x7fffc0f54960, 0, 1;
L_0x7fffc0f547a0 .part L_0x7fffc0f54960, 1, 1;
L_0x7fffc0f54960 .concat8 [ 1 1 1 1], L_0x7fffc0f543d0, L_0x7fffc0f544e0, L_0x7fffc0f54690, L_0x7fffc0f54c00;
L_0x7fffc0f54b60 .part L_0x7fffc0f54960, 1, 1;
L_0x7fffc0f54d60 .part L_0x7fffc0f54960, 3, 1;
L_0x7fffc0f54e40 .part L_0x7fffc0f54960, 2, 1;
S_0x7fffc0f4a990 .scope module, "add7" "full_add" 2 37, 2 1 0, S_0x7fffc0f1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f55630 .functor XOR 1, L_0x7fffc0f56320, o0x7f8d2cc40318, C4<0>, C4<0>;
L_0x7fffc0f55740 .functor XOR 1, L_0x7fffc0f561c0, L_0x7fffc0f556a0, C4<0>, C4<0>;
L_0x7fffc0f558f0 .functor AND 1, L_0x7fffc0f561c0, L_0x7fffc0f55800, C4<1>, C4<1>;
L_0x7fffc0f55aa0 .functor XOR 1, L_0x7fffc0f56520, L_0x7fffc0f55a00, C4<0>, C4<0>;
L_0x7fffc0f55d40 .functor AND 1, L_0x7fffc0f56520, L_0x7fffc0f55ca0, C4<1>, C4<1>;
L_0x7fffc0f56020 .functor OR 1, L_0x7fffc0f55ea0, L_0x7fffc0f55f80, C4<0>, C4<0>;
v0x7fffc0f4abb0_0 .net *"_s13", 0 0, L_0x7fffc0f55800;  1 drivers
v0x7fffc0f4acb0_0 .net *"_s14", 0 0, L_0x7fffc0f558f0;  1 drivers
v0x7fffc0f4ad90_0 .net *"_s17", 0 0, L_0x7fffc0f55a00;  1 drivers
v0x7fffc0f4ae50_0 .net *"_s2", 0 0, L_0x7fffc0f55630;  1 drivers
v0x7fffc0f4af30_0 .net *"_s24", 0 0, L_0x7fffc0f55ca0;  1 drivers
v0x7fffc0f4b060_0 .net *"_s25", 0 0, L_0x7fffc0f55d40;  1 drivers
v0x7fffc0f4b140_0 .net *"_s28", 0 0, L_0x7fffc0f55ea0;  1 drivers
v0x7fffc0f4b220_0 .net *"_s30", 0 0, L_0x7fffc0f55f80;  1 drivers
v0x7fffc0f4b300_0 .net *"_s7", 0 0, L_0x7fffc0f556a0;  1 drivers
v0x7fffc0f4b3e0_0 .net *"_s8", 0 0, L_0x7fffc0f55740;  1 drivers
v0x7fffc0f4b4c0_0 .net "a", 0 0, L_0x7fffc0f561c0;  1 drivers
v0x7fffc0f4b580_0 .net "b", 0 0, L_0x7fffc0f56320;  1 drivers
v0x7fffc0f4b640_0 .net "cin", 0 0, L_0x7fffc0f56520;  1 drivers
v0x7fffc0f4b700_0 .net "cout", 0 0, L_0x7fffc0f56020;  alias, 1 drivers
v0x7fffc0f4b7c0_0 .net "line", 3 0, L_0x7fffc0f55b60;  1 drivers
v0x7fffc0f4b8a0_0 .net "s", 0 0, L_0x7fffc0f55aa0;  1 drivers
v0x7fffc0f4b960_0 .net "sub", 0 0, o0x7f8d2cc40318;  alias, 0 drivers
L_0x7fffc0f556a0 .part L_0x7fffc0f55b60, 0, 1;
L_0x7fffc0f55800 .part L_0x7fffc0f55b60, 0, 1;
L_0x7fffc0f55a00 .part L_0x7fffc0f55b60, 1, 1;
L_0x7fffc0f55b60 .concat8 [ 1 1 1 1], L_0x7fffc0f55630, L_0x7fffc0f55740, L_0x7fffc0f558f0, L_0x7fffc0f55d40;
L_0x7fffc0f55ca0 .part L_0x7fffc0f55b60, 1, 1;
L_0x7fffc0f55ea0 .part L_0x7fffc0f55b60, 3, 1;
L_0x7fffc0f55f80 .part L_0x7fffc0f55b60, 2, 1;
S_0x7fffc0f23f30 .scope module, "gate_and" "gate_and" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f8d2cc42328 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8d2cc42358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56b10 .functor AND 1, o0x7f8d2cc42328, o0x7f8d2cc42358, C4<1>, C4<1>;
v0x7fffc0f4c300_0 .net "e1", 0 0, o0x7f8d2cc42328;  0 drivers
v0x7fffc0f4c3e0_0 .net "e2", 0 0, o0x7f8d2cc42358;  0 drivers
v0x7fffc0f4c4a0_0 .net "s", 0 0, L_0x7fffc0f56b10;  1 drivers
S_0x7fffc0f22980 .scope module, "gate_nand" "gate_nand" 3 30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f8d2cc42448 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8d2cc42478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56b80 .functor NAND 1, o0x7f8d2cc42448, o0x7f8d2cc42478, C4<1>, C4<1>;
v0x7fffc0f4c5c0_0 .net "e1", 0 0, o0x7f8d2cc42448;  0 drivers
v0x7fffc0f4c680_0 .net "e2", 0 0, o0x7f8d2cc42478;  0 drivers
v0x7fffc0f4c740_0 .net "s", 0 0, L_0x7fffc0f56b80;  1 drivers
S_0x7fffc0f026f0 .scope module, "gate_nor" "gate_nor" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f8d2cc42568 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8d2cc42598 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56bf0 .functor NOR 1, o0x7f8d2cc42568, o0x7f8d2cc42598, C4<0>, C4<0>;
v0x7fffc0f4c860_0 .net "e1", 0 0, o0x7f8d2cc42568;  0 drivers
v0x7fffc0f4c920_0 .net "e2", 0 0, o0x7f8d2cc42598;  0 drivers
v0x7fffc0f4c9e0_0 .net "s", 0 0, L_0x7fffc0f56bf0;  1 drivers
S_0x7fffc0f1ec70 .scope module, "gate_not" "gate_not" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /OUTPUT 1 "s"
o0x7f8d2cc42688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56c60 .functor NOT 1, o0x7f8d2cc42688, C4<0>, C4<0>, C4<0>;
v0x7fffc0f4cb00_0 .net "e1", 0 0, o0x7f8d2cc42688;  0 drivers
v0x7fffc0f4cbc0_0 .net "s", 0 0, L_0x7fffc0f56c60;  1 drivers
S_0x7fffc0f1e890 .scope module, "gate_or" "gate_or" 3 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f8d2cc42748 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8d2cc42778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56cd0 .functor OR 1, o0x7f8d2cc42748, o0x7f8d2cc42778, C4<0>, C4<0>;
v0x7fffc0f4cce0_0 .net "e1", 0 0, o0x7f8d2cc42748;  0 drivers
v0x7fffc0f4cda0_0 .net "e2", 0 0, o0x7f8d2cc42778;  0 drivers
v0x7fffc0f4ce60_0 .net "s", 0 0, L_0x7fffc0f56cd0;  1 drivers
S_0x7fffc0f1a680 .scope module, "gate_xor" "gate_xor" 3 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1"
    .port_info 1 /INPUT 1 "e2"
    .port_info 2 /OUTPUT 1 "s"
o0x7f8d2cc42868 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f8d2cc42898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffc0f56d40 .functor XOR 1, o0x7f8d2cc42868, o0x7f8d2cc42898, C4<0>, C4<0>;
v0x7fffc0f4cfb0_0 .net "e1", 0 0, o0x7f8d2cc42868;  0 drivers
v0x7fffc0f4d070_0 .net "e2", 0 0, o0x7f8d2cc42898;  0 drivers
v0x7fffc0f4d130_0 .net "s", 0 0, L_0x7fffc0f56d40;  1 drivers
S_0x7fffc0f1a2a0 .scope module, "test" "test" 4 1;
 .timescale 0 0;
v0x7fffc0f4e5a0_0 .var "a", 0 0;
v0x7fffc0f4e660_0 .var "b", 0 0;
v0x7fffc0f4e730_0 .var "cin", 0 0;
v0x7fffc0f4e830_0 .net "cout", 0 0, L_0x7fffc0f578f0;  1 drivers
v0x7fffc0f4e900_0 .net "s", 0 0, L_0x7fffc0f572c0;  1 drivers
v0x7fffc0f4e9a0_0 .var "sub", 0 0;
S_0x7fffc0f4d280 .scope module, "test_additionneur" "full_add" 4 5, 2 1 0, S_0x7fffc0f1a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 1 "sub"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "cout"
L_0x7fffc0f56db0 .functor XOR 1, v0x7fffc0f4e660_0, v0x7fffc0f4e9a0_0, C4<0>, C4<0>;
L_0x7fffc0f56f60 .functor XOR 1, v0x7fffc0f4e5a0_0, L_0x7fffc0f56ec0, C4<0>, C4<0>;
L_0x7fffc0f57160 .functor AND 1, v0x7fffc0f4e5a0_0, L_0x7fffc0f57070, C4<1>, C4<1>;
L_0x7fffc0f572c0 .functor XOR 1, v0x7fffc0f4e730_0, L_0x7fffc0f57220, C4<0>, C4<0>;
L_0x7fffc0f57660 .functor AND 1, v0x7fffc0f4e730_0, L_0x7fffc0f575c0, C4<1>, C4<1>;
L_0x7fffc0f578f0 .functor OR 1, L_0x7fffc0f57770, L_0x7fffc0f57850, C4<0>, C4<0>;
v0x7fffc0f4d4f0_0 .net *"_s13", 0 0, L_0x7fffc0f57070;  1 drivers
v0x7fffc0f4d5f0_0 .net *"_s14", 0 0, L_0x7fffc0f57160;  1 drivers
v0x7fffc0f4d6d0_0 .net *"_s17", 0 0, L_0x7fffc0f57220;  1 drivers
v0x7fffc0f4d7c0_0 .net *"_s2", 0 0, L_0x7fffc0f56db0;  1 drivers
v0x7fffc0f4d8a0_0 .net *"_s24", 0 0, L_0x7fffc0f575c0;  1 drivers
v0x7fffc0f4d9d0_0 .net *"_s25", 0 0, L_0x7fffc0f57660;  1 drivers
v0x7fffc0f4dab0_0 .net *"_s28", 0 0, L_0x7fffc0f57770;  1 drivers
v0x7fffc0f4db90_0 .net *"_s30", 0 0, L_0x7fffc0f57850;  1 drivers
v0x7fffc0f4dc70_0 .net *"_s7", 0 0, L_0x7fffc0f56ec0;  1 drivers
v0x7fffc0f4dd50_0 .net *"_s8", 0 0, L_0x7fffc0f56f60;  1 drivers
v0x7fffc0f4de30_0 .net "a", 0 0, v0x7fffc0f4e5a0_0;  1 drivers
v0x7fffc0f4def0_0 .net "b", 0 0, v0x7fffc0f4e660_0;  1 drivers
v0x7fffc0f4dfb0_0 .net "cin", 0 0, v0x7fffc0f4e730_0;  1 drivers
v0x7fffc0f4e070_0 .net "cout", 0 0, L_0x7fffc0f578f0;  alias, 1 drivers
v0x7fffc0f4e130_0 .net "line", 3 0, L_0x7fffc0f57450;  1 drivers
v0x7fffc0f4e210_0 .net "s", 0 0, L_0x7fffc0f572c0;  alias, 1 drivers
v0x7fffc0f4e2d0_0 .net "sub", 0 0, v0x7fffc0f4e9a0_0;  1 drivers
L_0x7fffc0f56ec0 .part L_0x7fffc0f57450, 0, 1;
L_0x7fffc0f57070 .part L_0x7fffc0f57450, 0, 1;
L_0x7fffc0f57220 .part L_0x7fffc0f57450, 1, 1;
L_0x7fffc0f57450 .concat8 [ 1 1 1 1], L_0x7fffc0f56db0, L_0x7fffc0f56f60, L_0x7fffc0f57160, L_0x7fffc0f57660;
L_0x7fffc0f575c0 .part L_0x7fffc0f57450, 1, 1;
L_0x7fffc0f57770 .part L_0x7fffc0f57450, 3, 1;
L_0x7fffc0f57850 .part L_0x7fffc0f57450, 2, 1;
    .scope S_0x7fffc0f1a2a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0f4e9a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffc0f1a2a0;
T_1 ;
    %vpi_call 4 92 "$dumpfile", "full_add.vcd" {0 0 0};
    %vpi_call 4 93 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffc0f1a2a0;
T_2 ;
    %vpi_call 4 98 "$display", "\011\011time,\011a,\011b, \011sub, \011cin,\011s,\011tcout" {0 0 0};
    %vpi_call 4 99 "$monitor", "%d \011%b \011%b \011%b \011%b \011%b \011%b", $time, v0x7fffc0f4e5a0_0, v0x7fffc0f4e660_0, v0x7fffc0f4e9a0_0, v0x7fffc0f4e730_0, v0x7fffc0f4e900_0, v0x7fffc0f4e830_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder.v";
    "../primitive/gate.v";
    "testbench.v";
