<stg><name>load_graph</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="30" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in

]]></Node>
<StgValue><ssdm name="node_feature_in_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="62">
<![CDATA[
:8 %sext_ln333 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9 %mem_addr = getelementptr i32 %mem, i64 %sext_ln333

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_20, i32 0, i32 0, void @empty_9, i32 0, i32 100000, void @empty_8, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in

]]></Node>
<StgValue><ssdm name="edge_attr_in_read"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln333 = br void

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %add_ln333, void %.split6, i8 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln333 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln333 = icmp_eq  i8 %i, i8 171

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln333 = br i1 %icmp_ln333, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
.split6:0 %i_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln333"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="node_feature_addr"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split6:4 %store_ln334 = store i32 %mem_addr_read, i11 %node_feature_addr

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.split6:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
:1 %sext_ln337 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln337"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln337

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="71" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln337 = br void

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i7 %add_ln337, void %.split4, i7 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="74" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln337 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln337"/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="76" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln337 = icmp_eq  i7 %i_1, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln337 = br i1 %icmp_ln337, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="79" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:2 %mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
.split4:0 %i_1_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln337"/></StgValue>
</operation>

<operation id="82" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="edge_attr_addr"/></StgValue>
</operation>

<operation id="83" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split4:4 %store_ln338 = store i32 %mem_addr_1_read, i11 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="85" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="62">
<![CDATA[
:1 %sext_ln341 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln341"/></StgValue>
</operation>

<operation id="87" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln341

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="89" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="90" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="91" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="92" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="93" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="94" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="95" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln341 = br void

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="96" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i7 %add_ln341, void %.split, i7 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="97" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln341 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="98" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="99" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln341 = icmp_eq  i7 %i_2, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="101" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln341 = br i1 %icmp_ln341, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="102" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:2 %mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_2

]]></Node>
<StgValue><ssdm name="mem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="103" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %i_2_cast = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="104" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln341"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="106" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:4 %store_ln342 = store i32 %mem_addr_2_read, i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="107" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="108" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
:0 %ret_ln344 = ret

]]></Node>
<StgValue><ssdm name="ret_ln344"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="157" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="158" name="node_feature_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="node_feature_in"/></StgValue>
</port>
<port id="159" name="edge_list_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_list_in"/></StgValue>
</port>
<port id="160" name="edge_attr_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_attr_in"/></StgValue>
</port>
<port id="161" name="node_feature" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="node_feature"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="edge_attr" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="edge_list" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i64" to="node_feature_in_read" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="node_feature_in" to="node_feature_in_read" fromId="158" toId="32">
</dataflow>
<dataflow id="168" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="167" toId="33">
</dataflow>
<dataflow id="169" from="node_feature_in_read" to="trunc_ln" fromId="32" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_170" to="trunc_ln" fromId="170" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_172" to="trunc_ln" fromId="172" toId="33">
</dataflow>
<dataflow id="174" from="trunc_ln" to="sext_ln333" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="mem" to="mem_addr" fromId="157" toId="35">
</dataflow>
<dataflow id="176" from="sext_ln333" to="mem_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="178" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="36">
</dataflow>
<dataflow id="179" from="mem_addr" to="empty" fromId="35" toId="36">
</dataflow>
<dataflow id="181" from="StgValue_180" to="empty" fromId="180" toId="36">
</dataflow>
<dataflow id="182" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="37">
</dataflow>
<dataflow id="183" from="mem_addr" to="empty" fromId="35" toId="37">
</dataflow>
<dataflow id="184" from="StgValue_180" to="empty" fromId="180" toId="37">
</dataflow>
<dataflow id="185" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="38">
</dataflow>
<dataflow id="186" from="mem_addr" to="empty" fromId="35" toId="38">
</dataflow>
<dataflow id="187" from="StgValue_180" to="empty" fromId="180" toId="38">
</dataflow>
<dataflow id="188" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="39">
</dataflow>
<dataflow id="189" from="mem_addr" to="empty" fromId="35" toId="39">
</dataflow>
<dataflow id="190" from="StgValue_180" to="empty" fromId="180" toId="39">
</dataflow>
<dataflow id="191" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="40">
</dataflow>
<dataflow id="192" from="mem_addr" to="empty" fromId="35" toId="40">
</dataflow>
<dataflow id="193" from="StgValue_180" to="empty" fromId="180" toId="40">
</dataflow>
<dataflow id="194" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="41">
</dataflow>
<dataflow id="195" from="mem_addr" to="empty" fromId="35" toId="41">
</dataflow>
<dataflow id="196" from="StgValue_180" to="empty" fromId="180" toId="41">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="197" toId="42">
</dataflow>
<dataflow id="199" from="edge_list" to="specmemcore_ln0" fromId="163" toId="42">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specmemcore_ln0" fromId="200" toId="42">
</dataflow>
<dataflow id="203" from="StgValue_202" to="specmemcore_ln0" fromId="202" toId="42">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specmemcore_ln0" fromId="204" toId="42">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="197" toId="43">
</dataflow>
<dataflow id="207" from="edge_attr" to="specmemcore_ln0" fromId="162" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_200" to="specmemcore_ln0" fromId="200" toId="43">
</dataflow>
<dataflow id="209" from="StgValue_202" to="specmemcore_ln0" fromId="202" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_204" to="specmemcore_ln0" fromId="204" toId="43">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="197" toId="44">
</dataflow>
<dataflow id="212" from="node_feature" to="specmemcore_ln0" fromId="161" toId="44">
</dataflow>
<dataflow id="213" from="StgValue_200" to="specmemcore_ln0" fromId="200" toId="44">
</dataflow>
<dataflow id="214" from="StgValue_202" to="specmemcore_ln0" fromId="202" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_204" to="specmemcore_ln0" fromId="204" toId="44">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="216" toId="45">
</dataflow>
<dataflow id="218" from="mem" to="specinterface_ln0" fromId="157" toId="45">
</dataflow>
<dataflow id="220" from="empty_20" to="specinterface_ln0" fromId="219" toId="45">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="45">
</dataflow>
<dataflow id="223" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="45">
</dataflow>
<dataflow id="225" from="empty_9" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="226" from="StgValue_221" to="specinterface_ln0" fromId="221" toId="45">
</dataflow>
<dataflow id="228" from="StgValue_227" to="specinterface_ln0" fromId="227" toId="45">
</dataflow>
<dataflow id="230" from="empty_8" to="specinterface_ln0" fromId="229" toId="45">
</dataflow>
<dataflow id="232" from="empty_7" to="specinterface_ln0" fromId="231" toId="45">
</dataflow>
<dataflow id="233" from="empty_9" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="235" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="45">
</dataflow>
<dataflow id="236" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="45">
</dataflow>
<dataflow id="237" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="45">
</dataflow>
<dataflow id="238" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="45">
</dataflow>
<dataflow id="239" from="empty_9" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="240" from="empty_9" to="specinterface_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="241" from="_ssdm_op_Read.ap_auto.i64" to="edge_attr_in_read" fromId="164" toId="46">
</dataflow>
<dataflow id="242" from="edge_attr_in" to="edge_attr_in_read" fromId="160" toId="46">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.ap_auto.i64" to="edge_list_in_read" fromId="164" toId="47">
</dataflow>
<dataflow id="244" from="edge_list_in" to="edge_list_in_read" fromId="159" toId="47">
</dataflow>
<dataflow id="245" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="177" toId="48">
</dataflow>
<dataflow id="246" from="mem_addr" to="empty" fromId="35" toId="48">
</dataflow>
<dataflow id="247" from="StgValue_180" to="empty" fromId="180" toId="48">
</dataflow>
<dataflow id="248" from="add_ln333" to="i" fromId="51" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln0" to="i" fromId="61" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="251" from="StgValue_250" to="i" fromId="250" toId="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln333" to="i" fromId="49" toId="50">
</dataflow>
<dataflow id="253" from="i" to="add_ln333" fromId="50" toId="51">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln333" fromId="254" toId="51">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="256" toId="52">
</dataflow>
<dataflow id="259" from="StgValue_258" to="specpipeline_ln0" fromId="258" toId="52">
</dataflow>
<dataflow id="260" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="52">
</dataflow>
<dataflow id="262" from="StgValue_261" to="specpipeline_ln0" fromId="261" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="52">
</dataflow>
<dataflow id="265" from="p_str" to="specpipeline_ln0" fromId="264" toId="52">
</dataflow>
<dataflow id="266" from="i" to="icmp_ln333" fromId="50" toId="53">
</dataflow>
<dataflow id="268" from="StgValue_267" to="icmp_ln333" fromId="267" toId="53">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="269" toId="54">
</dataflow>
<dataflow id="272" from="StgValue_271" to="empty_48" fromId="271" toId="54">
</dataflow>
<dataflow id="273" from="StgValue_271" to="empty_48" fromId="271" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_271" to="empty_48" fromId="271" toId="54">
</dataflow>
<dataflow id="275" from="icmp_ln333" to="br_ln333" fromId="53" toId="55">
</dataflow>
<dataflow id="277" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_read" fromId="276" toId="56">
</dataflow>
<dataflow id="278" from="mem_addr" to="mem_addr_read" fromId="35" toId="56">
</dataflow>
<dataflow id="279" from="i" to="i_cast" fromId="50" toId="57">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopName" to="specloopname_ln333" fromId="280" toId="58">
</dataflow>
<dataflow id="283" from="empty_25" to="specloopname_ln333" fromId="282" toId="58">
</dataflow>
<dataflow id="284" from="node_feature" to="node_feature_addr" fromId="161" toId="59">
</dataflow>
<dataflow id="286" from="StgValue_285" to="node_feature_addr" fromId="285" toId="59">
</dataflow>
<dataflow id="287" from="i_cast" to="node_feature_addr" fromId="57" toId="59">
</dataflow>
<dataflow id="288" from="mem_addr_read" to="store_ln334" fromId="56" toId="60">
</dataflow>
<dataflow id="289" from="node_feature_addr" to="store_ln334" fromId="59" toId="60">
</dataflow>
<dataflow id="290" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="167" toId="62">
</dataflow>
<dataflow id="291" from="edge_attr_in_read" to="trunc_ln1" fromId="46" toId="62">
</dataflow>
<dataflow id="292" from="StgValue_170" to="trunc_ln1" fromId="170" toId="62">
</dataflow>
<dataflow id="293" from="StgValue_172" to="trunc_ln1" fromId="172" toId="62">
</dataflow>
<dataflow id="294" from="trunc_ln1" to="sext_ln337" fromId="62" toId="63">
</dataflow>
<dataflow id="295" from="mem" to="mem_addr_1" fromId="157" toId="64">
</dataflow>
<dataflow id="296" from="sext_ln337" to="mem_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="297" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="65">
</dataflow>
<dataflow id="298" from="mem_addr_1" to="empty_49" fromId="64" toId="65">
</dataflow>
<dataflow id="300" from="StgValue_299" to="empty_49" fromId="299" toId="65">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="66">
</dataflow>
<dataflow id="302" from="mem_addr_1" to="empty_49" fromId="64" toId="66">
</dataflow>
<dataflow id="303" from="StgValue_299" to="empty_49" fromId="299" toId="66">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="67">
</dataflow>
<dataflow id="305" from="mem_addr_1" to="empty_49" fromId="64" toId="67">
</dataflow>
<dataflow id="306" from="StgValue_299" to="empty_49" fromId="299" toId="67">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="68">
</dataflow>
<dataflow id="308" from="mem_addr_1" to="empty_49" fromId="64" toId="68">
</dataflow>
<dataflow id="309" from="StgValue_299" to="empty_49" fromId="299" toId="68">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="69">
</dataflow>
<dataflow id="311" from="mem_addr_1" to="empty_49" fromId="64" toId="69">
</dataflow>
<dataflow id="312" from="StgValue_299" to="empty_49" fromId="299" toId="69">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="70">
</dataflow>
<dataflow id="314" from="mem_addr_1" to="empty_49" fromId="64" toId="70">
</dataflow>
<dataflow id="315" from="StgValue_299" to="empty_49" fromId="299" toId="70">
</dataflow>
<dataflow id="316" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_49" fromId="177" toId="71">
</dataflow>
<dataflow id="317" from="mem_addr_1" to="empty_49" fromId="64" toId="71">
</dataflow>
<dataflow id="318" from="StgValue_299" to="empty_49" fromId="299" toId="71">
</dataflow>
<dataflow id="319" from="add_ln337" to="i_1" fromId="74" toId="73">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="320" from="br_ln0" to="i_1" fromId="84" toId="73">
<BackEdge/>
</dataflow>
<dataflow id="322" from="StgValue_321" to="i_1" fromId="321" toId="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="323" from="br_ln337" to="i_1" fromId="72" toId="73">
</dataflow>
<dataflow id="324" from="i_1" to="add_ln337" fromId="73" toId="74">
</dataflow>
<dataflow id="326" from="StgValue_325" to="add_ln337" fromId="325" toId="74">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="256" toId="75">
</dataflow>
<dataflow id="328" from="StgValue_258" to="specpipeline_ln0" fromId="258" toId="75">
</dataflow>
<dataflow id="329" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="75">
</dataflow>
<dataflow id="330" from="StgValue_261" to="specpipeline_ln0" fromId="261" toId="75">
</dataflow>
<dataflow id="331" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="75">
</dataflow>
<dataflow id="332" from="p_str" to="specpipeline_ln0" fromId="264" toId="75">
</dataflow>
<dataflow id="333" from="i_1" to="icmp_ln337" fromId="73" toId="76">
</dataflow>
<dataflow id="335" from="StgValue_334" to="icmp_ln337" fromId="334" toId="76">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="269" toId="77">
</dataflow>
<dataflow id="338" from="StgValue_337" to="empty_50" fromId="337" toId="77">
</dataflow>
<dataflow id="339" from="StgValue_337" to="empty_50" fromId="337" toId="77">
</dataflow>
<dataflow id="340" from="StgValue_337" to="empty_50" fromId="337" toId="77">
</dataflow>
<dataflow id="341" from="icmp_ln337" to="br_ln337" fromId="76" toId="78">
</dataflow>
<dataflow id="342" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_1_read" fromId="276" toId="79">
</dataflow>
<dataflow id="343" from="mem_addr_1" to="mem_addr_1_read" fromId="64" toId="79">
</dataflow>
<dataflow id="344" from="i_1" to="i_1_cast" fromId="73" toId="80">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecLoopName" to="specloopname_ln337" fromId="280" toId="81">
</dataflow>
<dataflow id="347" from="empty_28" to="specloopname_ln337" fromId="346" toId="81">
</dataflow>
<dataflow id="348" from="edge_attr" to="edge_attr_addr" fromId="162" toId="82">
</dataflow>
<dataflow id="349" from="StgValue_285" to="edge_attr_addr" fromId="285" toId="82">
</dataflow>
<dataflow id="350" from="i_1_cast" to="edge_attr_addr" fromId="80" toId="82">
</dataflow>
<dataflow id="351" from="mem_addr_1_read" to="store_ln338" fromId="79" toId="83">
</dataflow>
<dataflow id="352" from="edge_attr_addr" to="store_ln338" fromId="82" toId="83">
</dataflow>
<dataflow id="353" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="167" toId="85">
</dataflow>
<dataflow id="354" from="edge_list_in_read" to="trunc_ln2" fromId="47" toId="85">
</dataflow>
<dataflow id="355" from="StgValue_170" to="trunc_ln2" fromId="170" toId="85">
</dataflow>
<dataflow id="356" from="StgValue_172" to="trunc_ln2" fromId="172" toId="85">
</dataflow>
<dataflow id="357" from="trunc_ln2" to="sext_ln341" fromId="85" toId="86">
</dataflow>
<dataflow id="358" from="mem" to="mem_addr_2" fromId="157" toId="87">
</dataflow>
<dataflow id="359" from="sext_ln341" to="mem_addr_2" fromId="86" toId="87">
</dataflow>
<dataflow id="360" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="88">
</dataflow>
<dataflow id="361" from="mem_addr_2" to="empty_51" fromId="87" toId="88">
</dataflow>
<dataflow id="363" from="StgValue_362" to="empty_51" fromId="362" toId="88">
</dataflow>
<dataflow id="364" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="89">
</dataflow>
<dataflow id="365" from="mem_addr_2" to="empty_51" fromId="87" toId="89">
</dataflow>
<dataflow id="366" from="StgValue_362" to="empty_51" fromId="362" toId="89">
</dataflow>
<dataflow id="367" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="90">
</dataflow>
<dataflow id="368" from="mem_addr_2" to="empty_51" fromId="87" toId="90">
</dataflow>
<dataflow id="369" from="StgValue_362" to="empty_51" fromId="362" toId="90">
</dataflow>
<dataflow id="370" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="91">
</dataflow>
<dataflow id="371" from="mem_addr_2" to="empty_51" fromId="87" toId="91">
</dataflow>
<dataflow id="372" from="StgValue_362" to="empty_51" fromId="362" toId="91">
</dataflow>
<dataflow id="373" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="92">
</dataflow>
<dataflow id="374" from="mem_addr_2" to="empty_51" fromId="87" toId="92">
</dataflow>
<dataflow id="375" from="StgValue_362" to="empty_51" fromId="362" toId="92">
</dataflow>
<dataflow id="376" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="93">
</dataflow>
<dataflow id="377" from="mem_addr_2" to="empty_51" fromId="87" toId="93">
</dataflow>
<dataflow id="378" from="StgValue_362" to="empty_51" fromId="362" toId="93">
</dataflow>
<dataflow id="379" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="177" toId="94">
</dataflow>
<dataflow id="380" from="mem_addr_2" to="empty_51" fromId="87" toId="94">
</dataflow>
<dataflow id="381" from="StgValue_362" to="empty_51" fromId="362" toId="94">
</dataflow>
<dataflow id="382" from="add_ln341" to="i_2" fromId="97" toId="96">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="383" from="br_ln0" to="i_2" fromId="107" toId="96">
<BackEdge/>
</dataflow>
<dataflow id="384" from="StgValue_321" to="i_2" fromId="321" toId="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="br_ln341" to="i_2" fromId="95" toId="96">
</dataflow>
<dataflow id="386" from="i_2" to="add_ln341" fromId="96" toId="97">
</dataflow>
<dataflow id="387" from="StgValue_325" to="add_ln341" fromId="325" toId="97">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="256" toId="98">
</dataflow>
<dataflow id="389" from="StgValue_258" to="specpipeline_ln0" fromId="258" toId="98">
</dataflow>
<dataflow id="390" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="98">
</dataflow>
<dataflow id="391" from="StgValue_261" to="specpipeline_ln0" fromId="261" toId="98">
</dataflow>
<dataflow id="392" from="StgValue_221" to="specpipeline_ln0" fromId="221" toId="98">
</dataflow>
<dataflow id="393" from="p_str" to="specpipeline_ln0" fromId="264" toId="98">
</dataflow>
<dataflow id="394" from="i_2" to="icmp_ln341" fromId="96" toId="99">
</dataflow>
<dataflow id="396" from="StgValue_395" to="icmp_ln341" fromId="395" toId="99">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopTripCount" to="empty_52" fromId="269" toId="100">
</dataflow>
<dataflow id="399" from="StgValue_398" to="empty_52" fromId="398" toId="100">
</dataflow>
<dataflow id="400" from="StgValue_398" to="empty_52" fromId="398" toId="100">
</dataflow>
<dataflow id="401" from="StgValue_398" to="empty_52" fromId="398" toId="100">
</dataflow>
<dataflow id="402" from="icmp_ln341" to="br_ln341" fromId="99" toId="101">
</dataflow>
<dataflow id="403" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_2_read" fromId="276" toId="102">
</dataflow>
<dataflow id="404" from="mem_addr_2" to="mem_addr_2_read" fromId="87" toId="102">
</dataflow>
<dataflow id="405" from="i_2" to="i_2_cast" fromId="96" toId="103">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecLoopName" to="specloopname_ln341" fromId="280" toId="104">
</dataflow>
<dataflow id="408" from="empty_35" to="specloopname_ln341" fromId="407" toId="104">
</dataflow>
<dataflow id="409" from="edge_list" to="edge_list_addr" fromId="163" toId="105">
</dataflow>
<dataflow id="410" from="StgValue_285" to="edge_list_addr" fromId="285" toId="105">
</dataflow>
<dataflow id="411" from="i_2_cast" to="edge_list_addr" fromId="103" toId="105">
</dataflow>
<dataflow id="412" from="mem_addr_2_read" to="store_ln342" fromId="102" toId="106">
</dataflow>
<dataflow id="413" from="edge_list_addr" to="store_ln342" fromId="105" toId="106">
</dataflow>
<dataflow id="414" from="icmp_ln333" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="415" from="icmp_ln333" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="416" from="icmp_ln337" to="StgValue_19" fromId="76" toId="19">
</dataflow>
<dataflow id="417" from="icmp_ln337" to="StgValue_20" fromId="76" toId="20">
</dataflow>
<dataflow id="418" from="icmp_ln341" to="StgValue_29" fromId="99" toId="29">
</dataflow>
<dataflow id="419" from="icmp_ln341" to="StgValue_30" fromId="99" toId="30">
</dataflow>
<dataflow id="420" from="icmp_ln333" to="StgValue_8" fromId="53" toId="8">
</dataflow>
<dataflow id="421" from="icmp_ln337" to="StgValue_18" fromId="76" toId="18">
</dataflow>
<dataflow id="422" from="icmp_ln341" to="StgValue_28" fromId="99" toId="28">
</dataflow>
</dataflows>


</stg>
