DECL|MVIC_CCR|macro|MVIC_CCR
DECL|MVIC_EOI|macro|MVIC_EOI
DECL|MVIC_HIGH_NIBBLE_MASK|macro|MVIC_HIGH_NIBBLE_MASK
DECL|MVIC_ICR|macro|MVIC_ICR
DECL|MVIC_IOREGSEL|macro|MVIC_IOREGSEL
DECL|MVIC_IOWIN_MASK|macro|MVIC_IOWIN_MASK
DECL|MVIC_IOWIN_SUPPORTED_BITS_MASK|macro|MVIC_IOWIN_SUPPORTED_BITS_MASK
DECL|MVIC_IOWIN_TRIGGER_EDGE|macro|MVIC_IOWIN_TRIGGER_EDGE
DECL|MVIC_IOWIN_TRIGGER_LEVEL|macro|MVIC_IOWIN_TRIGGER_LEVEL
DECL|MVIC_IOWIN|macro|MVIC_IOWIN
DECL|MVIC_IRR|macro|MVIC_IRR
DECL|MVIC_ISR|macro|MVIC_ISR
DECL|MVIC_LOW_NIBBLE_MASK|macro|MVIC_LOW_NIBBLE_MASK
DECL|MVIC_LVTTIMER_MASK|macro|MVIC_LVTTIMER_MASK
DECL|MVIC_LVTTIMER_PERIODIC|macro|MVIC_LVTTIMER_PERIODIC
DECL|MVIC_LVTTIMER|macro|MVIC_LVTTIMER
DECL|MVIC_NUM_RTES|macro|MVIC_NUM_RTES
DECL|MVIC_PPR|macro|MVIC_PPR
DECL|MVIC_SIVR|macro|MVIC_SIVR
DECL|MVIC_TPR|macro|MVIC_TPR
DECL|ZEPHYR_INCLUDE_DRIVERS_MVIC_H_|macro|ZEPHYR_INCLUDE_DRIVERS_MVIC_H_
DECL|_IRQ_TRIGGER_EDGE|macro|_IRQ_TRIGGER_EDGE
DECL|_IRQ_TRIGGER_LEVEL|macro|_IRQ_TRIGGER_LEVEL
DECL|__IRQ_CONTROLLER_VECTOR_MAPPING|macro|__IRQ_CONTROLLER_VECTOR_MAPPING
DECL|__irq_controller_eoi|function|static inline void __irq_controller_eoi(void)
DECL|eax|variable|eax
