// Seed: 2201221140
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input logic id_6
);
  always force id_3 = id_6;
  module_0();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  always force id_1 = id_1;
  assign id_1 = 1;
  always @(posedge 1 or posedge 1'd0) id_1 = 'b0;
  wire id_2;
  wire id_3;
  module_0();
endmodule
