// Seed: 4252722317
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5
    , id_13,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    output tri1 id_9,
    input wand id_10,
    input wire id_11
);
  parameter id_14 = 1;
  assign module_1.id_19 = 0;
endmodule
module module_1 #(
    parameter id_24 = 32'd83,
    parameter id_27 = 32'd51,
    parameter id_28 = 32'd12,
    parameter id_37 = 32'd0,
    parameter id_39 = 32'd6
) (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    output tri0 id_13,
    inout wand id_14,
    input wire id_15,
    output supply1 id_16,
    input wand id_17,
    input uwire id_18,
    input tri1 id_19,
    output tri1 id_20,
    output tri0 id_21,
    input supply1 id_22,
    output wor id_23,
    input tri _id_24,
    input tri id_25,
    output wire id_26,
    input supply0 _id_27,
    input tri _id_28,
    output wor id_29,
    input tri0 id_30,
    input uwire id_31,
    input wand id_32,
    output wand id_33,
    input wor id_34,
    input wor id_35
);
  always @(id_15 or posedge 1);
  wire _id_37, id_38;
  wire _id_39;
  assign id_16 = id_28;
  logic [id_27 : -1] id_40;
  wire id_41;
  wire [-1 : id_37] id_42;
  assign id_41 = id_41;
  module_0 modCall_1 (
      id_19,
      id_4,
      id_25,
      id_3,
      id_14,
      id_15,
      id_10,
      id_30,
      id_31,
      id_1,
      id_7,
      id_35
  );
  wire id_43;
  parameter [id_28 : 1] id_44 = 1;
  assign id_1 = id_2;
  logic [id_39 : id_24] id_45;
  static logic id_46 = id_41, id_47;
  wire id_48;
endmodule
