--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ram_data<0> |    3.299(R)|   -0.176(R)|clk_BUFGP         |   0.000|
ram_data<1> |    3.299(R)|   -0.176(R)|clk_BUFGP         |   0.000|
ram_data<2> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
ram_data<3> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
ram_data<4> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
ram_data<5> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
ram_data<6> |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
ram_data<7> |    3.297(R)|   -0.173(R)|clk_BUFGP         |   0.000|
ram_data<8> |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
ram_data<9> |    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
ram_data<10>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
ram_data<11>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
ram_data<12>|    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
ram_data<13>|    3.301(R)|   -0.178(R)|clk_BUFGP         |   0.000|
ram_data<14>|    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
ram_data<15>|    3.294(R)|   -0.170(R)|clk_BUFGP         |   0.000|
rst         |    7.494(R)|   -2.556(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram_addr<0> |    8.295(R)|clk_BUFGP         |   0.000|
ram_addr<1> |    8.440(R)|clk_BUFGP         |   0.000|
ram_addr<2> |    8.175(R)|clk_BUFGP         |   0.000|
ram_addr<3> |    8.179(R)|clk_BUFGP         |   0.000|
ram_addr<4> |    7.397(R)|clk_BUFGP         |   0.000|
ram_addr<5> |    7.337(R)|clk_BUFGP         |   0.000|
ram_addr<6> |    8.882(R)|clk_BUFGP         |   0.000|
ram_addr<7> |    8.867(R)|clk_BUFGP         |   0.000|
ram_addr<8> |    8.353(R)|clk_BUFGP         |   0.000|
ram_addr<9> |    8.502(R)|clk_BUFGP         |   0.000|
ram_addr<10>|    7.887(R)|clk_BUFGP         |   0.000|
ram_addr<11>|    8.140(R)|clk_BUFGP         |   0.000|
ram_addr<12>|    8.782(R)|clk_BUFGP         |   0.000|
ram_addr<13>|    8.688(R)|clk_BUFGP         |   0.000|
ram_addr<14>|    8.304(R)|clk_BUFGP         |   0.000|
ram_addr<15>|    8.857(R)|clk_BUFGP         |   0.000|
ram_data<0> |   10.017(R)|clk_BUFGP         |   0.000|
ram_data<1> |   10.014(R)|clk_BUFGP         |   0.000|
ram_data<2> |    9.767(R)|clk_BUFGP         |   0.000|
ram_data<3> |   10.045(R)|clk_BUFGP         |   0.000|
ram_data<4> |    9.514(R)|clk_BUFGP         |   0.000|
ram_data<5> |    9.749(R)|clk_BUFGP         |   0.000|
ram_data<6> |    9.260(R)|clk_BUFGP         |   0.000|
ram_data<7> |    9.241(R)|clk_BUFGP         |   0.000|
ram_data<8> |    9.255(R)|clk_BUFGP         |   0.000|
ram_data<9> |    9.495(R)|clk_BUFGP         |   0.000|
ram_data<10>|    8.687(R)|clk_BUFGP         |   0.000|
ram_data<11>|    8.718(R)|clk_BUFGP         |   0.000|
ram_data<12>|    8.993(R)|clk_BUFGP         |   0.000|
ram_data<13>|    8.982(R)|clk_BUFGP         |   0.000|
ram_data<14>|    8.601(R)|clk_BUFGP         |   0.000|
ram_data<15>|    8.872(R)|clk_BUFGP         |   0.000|
ram_oe      |    7.946(R)|clk_BUFGP         |   0.000|
ram_rw      |    7.363(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.958|   14.680|   15.194|   16.125|
---------------+---------+---------+---------+---------+


Analysis completed Sun Jan 14 22:04:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



