{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511983701886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511983701886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 11:28:21 2017 " "Processing started: Wed Nov 29 11:28:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511983701886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511983701886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LB07 -c LB07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LB07 -c LB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511983701886 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1511983703134 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Quartus II" 0 -1 1511983703134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-LogicFunction " "Found design unit 1: PreScale-LogicFunction" {  } { { "PreScale.vhd" "" { Text "H:/ENSC252_Projects/LB07/PreScale.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716363 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "H:/ENSC252_Projects/LB07/PreScale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511983716363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-LogicFunction " "Found design unit 1: Alarm-LogicFunction" {  } { { "Alarm.vhd" "" { Text "H:/ENSC252_Projects/LB07/Alarm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "H:/ENSC252_Projects/LB07/Alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511983716410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 3 1 " "Found 3 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-Basic " "Found design unit 1: System-Basic" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716441 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 System-Better " "Found design unit 2: System-Better" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716441 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511983716441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestSystem-LogicFunction " "Found design unit 1: TestSystem-LogicFunction" {  } { { "TestSystem.vhd" "" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716472 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestSystem " "Found entity 1: TestSystem" {  } { { "TestSystem.vhd" "" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511983716472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensecdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tensecdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TenSecDelay-LogicFunction " "Found design unit 1: TenSecDelay-LogicFunction" {  } { { "TenSecDelay.vhd" "" { Text "H:/ENSC252_Projects/LB07/TenSecDelay.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716504 ""} { "Info" "ISGN_ENTITY_NAME" "1 TenSecDelay " "Found entity 1: TenSecDelay" {  } { { "TenSecDelay.vhd" "" { Text "H:/ENSC252_Projects/LB07/TenSecDelay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511983716504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511983716504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestSystem " "Elaborating entity \"TestSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511983717065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k2 TestSystem.vhd(19) " "Verilog HDL or VHDL warning at TestSystem.vhd(19): object \"k2\" assigned a value but never read" {  } { { "TestSystem.vhd" "" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511983717081 "|TestSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:stage0 " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:stage0\"" {  } { { "TestSystem.vhd" "stage0" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511983717112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "System System:stage1 A:better " "Elaborating entity \"System\" using architecture \"A:better\" for hierarchy \"System:stage1\"" {  } { { "TestSystem.vhd" "stage1" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511983717143 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "2 1 downto 0 clkDelay System.vhd(133) " "VHDL error at System.vhd(133): index value 2 is outside the range (1 downto 0) of object \"clkDelay\"" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 133 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Quartus II" 0 -1 1511983717143 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" System.vhd(133) " "VHDL Operator error at System.vhd(133): failed to evaluate call to operator \"\"=\"\"" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 133 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511983717143 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" System.vhd(133) " "VHDL Operator error at System.vhd(133): failed to evaluate call to operator \"\"and\"\"" {  } { { "System.vhd" "" { Text "H:/ENSC252_Projects/LB07/System.vhd" 133 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511983717143 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "System:stage1 " "Can't elaborate user hierarchy \"System:stage1\"" {  } { { "TestSystem.vhd" "stage1" { Text "H:/ENSC252_Projects/LB07/TestSystem.vhd" 58 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511983717143 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511983717408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 11:28:37 2017 " "Processing ended: Wed Nov 29 11:28:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511983717408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511983717408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511983717408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511983717408 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511983718157 ""}
