# VHDLExercises
Exercises solved during Digital Systems Lab Course (Universidade de Aveiro), using VHDL.

The code itself used is not the best at all, and it may contain some errors. The exercises presented are just a demo.

It also contains one "micro-project" and one "project", explained id Portuguese.

Is not permitted the distribution of the pdf files, neither their commercial use.
