## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
## Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
## ==============================================================

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Wrote  : </home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Fri May  1 00:24:08 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri May  1 00:24:08 2020] Launched synth_1...
Run output will be captured here: /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Fri May  1 00:24:08 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22782 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2364.090 ; gain = 0.000 ; free physical = 973 ; free virtual = 83145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:33]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-22730-erhan-G3-3779/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-22730-erhan-G3-3779/realtime/bd_0_hls_inst_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.090 ; gain = 0.000 ; free physical = 988 ; free virtual = 83174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.090 ; gain = 0.000 ; free physical = 954 ; free virtual = 83154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.090 ; gain = 0.000 ; free physical = 954 ; free virtual = 83154
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/fft2d_top.xdc]
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/fft2d_top.xdc]
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.930 ; gain = 0.000 ; free physical = 851 ; free virtual = 83051
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.930 ; gain = 0.000 ; free physical = 850 ; free virtual = 83051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 929 ; free virtual = 83129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 929 ; free virtual = 83129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 929 ; free virtual = 83129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 927 ; free virtual = 83128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2446.930 ; gain = 82.840 ; free physical = 927 ; free virtual = 83130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2905.414 ; gain = 541.324 ; free physical = 330 ; free virtual = 82541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2905.414 ; gain = 541.324 ; free physical = 330 ; free virtual = 82541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2915.430 ; gain = 551.340 ; free physical = 329 ; free virtual = 82539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_0_hls_inst_0_bbox_0 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
|2     |  bd_0_i |bd_0   |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.305 ; gain = 565.215 ; free physical = 328 ; free virtual = 82539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2929.305 ; gain = 482.375 ; free physical = 369 ; free virtual = 82580
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.312 ; gain = 565.215 ; free physical = 369 ; free virtual = 82580
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.023 ; gain = 0.000 ; free physical = 307 ; free virtual = 82517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2965.023 ; gain = 1568.805 ; free physical = 396 ; free virtual = 82607
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.023 ; gain = 0.000 ; free physical = 396 ; free virtual = 82607
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  1 00:28:37 2020...
[Fri May  1 00:28:38 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:31 ; elapsed = 00:04:29 . Memory (MB): peak = 1746.137 ; gain = 0.000 ; free physical = 2080 ; free virtual = 84288
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/fft2d_top.xdc]
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/fft2d_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.012 ; gain = 0.000 ; free physical = 1235 ; free virtual = 83443
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 148 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2665.012 ; gain = 918.875 ; free physical = 1263 ; free virtual = 83443
Running report: report_utilization -file ./report/fft2d_top_utilization_synth.rpt
Contents of report file './report/fft2d_top_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri May  1 00:29:05 2020
| Host         : erhan-G3-3779 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./report/fft2d_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  |  7138 |     0 |    230400 |  3.10 |
|   LUT as Logic             |  5512 |     0 |    230400 |  2.39 |
|   LUT as Memory            |  1626 |     0 |    101760 |  1.60 |
|     LUT as Distributed RAM |   296 |     0 |           |       |
|     LUT as Shift Register  |  1330 |     0 |           |       |
| CLB Registers              | 11383 |     0 |    460800 |  2.47 |
|   Register as Flip Flop    | 11383 |     0 |    460800 |  2.47 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   292 |     0 |     28800 |  1.01 |
| F7 Muxes                   |     8 |     0 |    115200 | <0.01 |
| F8 Muxes                   |     4 |     0 |     57600 | <0.01 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 145   |          Yes |         Set |            - |
| 11238 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   12 |     0 |       312 |  3.85 |
|   RAMB36/FIFO*    |   10 |     0 |       312 |  3.21 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    4 |     0 |       624 |  0.64 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    4 |     0 |        96 |  4.17 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      1728 |  1.85 |
|   DSP48E2 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       360 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       544 |  0.00 |
|   BUFGCE             |    0 |     0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11238 |            Register |
| LUT3     |  2809 |                 CLB |
| SRL16E   |  2092 |                 CLB |
| LUT2     |  1632 |                 CLB |
| LUT6     |   904 |                 CLB |
| LUT4     |   808 |                 CLB |
| LUT5     |   469 |                 CLB |
| RAMD64E  |   296 |                 CLB |
| CARRY8   |   292 |                 CLB |
| LUT1     |   247 |                 CLB |
| FDSE     |   145 |            Register |
| SRLC32E  |    34 |                 CLB |
| DSP48E2  |    32 |          Arithmetic |
| RAMB36E2 |    10 |           Block Ram |
| MUXF7    |     8 |                 CLB |
| URAM288  |     4 |           Block Ram |
| RAMB18E2 |     4 |           Block Ram |
| MUXF8    |     4 |                 CLB |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fft2d_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 4301.953 ; gain = 1636.941 ; free physical = 471 ; free virtual = 82168
Contents of report file './report/fft2d_top_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri May  1 00:29:59 2020
| Host              : erhan-G3-3779 running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -file ./report/fft2d_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.778        0.000                      0                37695        0.054        0.000                      0                37695        0.500        0.000                       0                 13893  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.340ns (78.271%)  route 0.372ns (21.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ap_clk
                         URAM288                                      r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------
                         URAM288 (Prop_URAM288_CLK_DOUT_A[19])
                                                      1.250     1.250 r  bd_0_i/hls_inst/U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/DOUT_A[19]
                         net (fo=1, unplaced)         0.324     1.574    bd_0_i/hls_inst/U0/arr0_U/buf_q0[1]_1[19]
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.664 r  bd_0_i/hls_inst/U0/arr0_U/tmp_4_reg_220[19]_i_1/O
                         net (fo=1, unplaced)         0.048     1.712    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/arr0_q0[19]
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     2.500    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]/C
                         clock pessimism              0.000     2.500    
                         clock uncertainty           -0.035     2.465    
                         FDRE (Setup_FDRE_C_D)        0.025     2.490    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/tmp_4_reg_220_reg[19]
  -------------------------------------------------------------------
                         required time                          2.490    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.waddr_reg[2]/Q
                         net (fo=32, unplaced)        0.078     0.116    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14028, unset)        0.000     0.000    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
                         RAMD64E                                      r  bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.000     0.000    
                         RAMD64E (Hold_RAMD64E_CLK_WADR2)
                                                      0.062     0.062    bd_0_i/hls_inst/U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         2.500       0.500                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         1.250       0.550                bd_0_i/hls_inst/U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0/CLK




HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (10 bram36)
HLS EXTRACTION: synth area_totals:  0 230400 460800 1728 624 0 96
HLS EXTRACTION: synth area_current: 0 7138 11383 32 24 0 1330 0 4 96
HLS EXTRACTION: generated /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/report/vhdl/fft2d_top_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             proj
Solution:            solution1
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Fri May 01 00:29:59 +03 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           7138
FF:           11383
DSP:             32
BRAM:            24
SRL:           1330
URAM:             4
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.000
Timing met

HLS EXTRACTION: generated /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/report/vhdl/fft2d_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Fri May  1 00:29:59 2020...
