$date
	Sat Oct 22 19:09:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#563180
b10001 !
1"
#563182
b10001 &
b10001 %
1$
#563183
0"
#563186
b110100 &
b110100 %
#563190
b11010 &
b11010 %
#563194
b1101 &
b1101 %
#563198
b101000 &
b101000 %
#563202
b10100 &
b10100 %
#563206
b1010 &
b1010 %
#563210
b101 &
b101 %
#563214
b10000 &
b10000 %
#563218
b1000 &
b1000 %
#563222
b100 &
b100 %
#563226
b10 &
b10 %
#563230
b1 &
1#
b1 %
#563234
b0 &
b0 %
0#
0$
#1539278
b1 &
b1 %
1$
b1 !
1"
#1539279
0"
#1539282
1#
#1539286
b0 &
0#
b0 %
0$
#2563556
b1101 !
1"
#2563558
b1101 &
b1101 %
1$
#2563559
0"
#2563562
b101000 &
b101000 %
#2563566
b10100 &
b10100 %
#2563570
b1010 &
b1010 %
#2563574
b101 &
b101 %
#2563578
b10000 &
b10000 %
#2563582
b1000 &
b1000 %
#2563586
b100 &
b100 %
#2563590
b10 &
b10 %
#2563594
b1 &
b1 %
1#
#2563598
b0 &
0#
b0 %
0$
#4500012
