# UVM Enviroment for Register File
This project implements a Universal Verification Methodology (UVM) environment for verifying the functionality of an ASIC design, specifically targeting the register file. The environment includes key components such as Sequence, Sequence_item, Env, Agent,Sequences, Drivers, Monitors, Subscriber, and a Scoreboard to ensure comprehensive verification of the design.


With 100% Correctness and 80% Covarage to the design with only 100 Sequences



![For video](https://github.com/user-attachments/assets/48441b82-4647-4e9c-a2f0-c6456053f4bf)





## You can run the design in this link:  https://www.edaplayground.com/x/s5eP

## Or if you have paid tool like (Vcs, Questasim, Riviera).
