{
  "Top": "test_array",
  "RtlTop": "test_array",
  "RtlPrefix": "",
  "RtlSubPrefix": "test_array_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "test_val2": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "test_val2",
          "name": "test_val2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_val2_ap_vld",
          "name": "test_val2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "test_bias": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "test_bias",
          "name": "test_bias",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "test_bias_ap_vld",
          "name": "test_bias_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=F:\/NVChuyen\/CNN\/Vivado\/IpcoreTest\/test_array\/test_array.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top test_array -name test_array",
      "set_directive_top test_array -name test_array"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "test_array"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "619"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "test_array",
    "Version": "1.0",
    "DisplayName": "Test_array",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_test_array_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/test_array.cpp"],
    "Vhdl": [
      "impl\/vhdl\/test_array_bias.vhd",
      "impl\/vhdl\/test_array_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/test_array_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/test_array_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/test_array_regslice_both.vhd",
      "impl\/vhdl\/test_array_weight_0_0_0.vhd",
      "impl\/vhdl\/test_array_weight_0_0_1.vhd",
      "impl\/vhdl\/test_array_weight_0_0_2.vhd",
      "impl\/vhdl\/test_array_weight_0_0_3.vhd",
      "impl\/vhdl\/test_array_weight_0_1_0.vhd",
      "impl\/vhdl\/test_array_weight_0_1_1.vhd",
      "impl\/vhdl\/test_array_weight_0_1_2.vhd",
      "impl\/vhdl\/test_array_weight_0_1_3.vhd",
      "impl\/vhdl\/test_array_weight_0_2_0.vhd",
      "impl\/vhdl\/test_array_weight_0_2_1.vhd",
      "impl\/vhdl\/test_array_weight_0_2_2.vhd",
      "impl\/vhdl\/test_array_weight_0_2_3.vhd",
      "impl\/vhdl\/test_array_weight_0_3_0.vhd",
      "impl\/vhdl\/test_array_weight_0_3_1.vhd",
      "impl\/vhdl\/test_array_weight_0_3_2.vhd",
      "impl\/vhdl\/test_array_weight_0_3_3.vhd",
      "impl\/vhdl\/test_array.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/test_array_bias.v",
      "impl\/verilog\/test_array_bias_rom.dat",
      "impl\/verilog\/test_array_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/test_array_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/test_array_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/test_array_regslice_both.v",
      "impl\/verilog\/test_array_weight_0_0_0.v",
      "impl\/verilog\/test_array_weight_0_0_0_rom.dat",
      "impl\/verilog\/test_array_weight_0_0_1.v",
      "impl\/verilog\/test_array_weight_0_0_1_rom.dat",
      "impl\/verilog\/test_array_weight_0_0_2.v",
      "impl\/verilog\/test_array_weight_0_0_2_rom.dat",
      "impl\/verilog\/test_array_weight_0_0_3.v",
      "impl\/verilog\/test_array_weight_0_0_3_rom.dat",
      "impl\/verilog\/test_array_weight_0_1_0.v",
      "impl\/verilog\/test_array_weight_0_1_0_rom.dat",
      "impl\/verilog\/test_array_weight_0_1_1.v",
      "impl\/verilog\/test_array_weight_0_1_1_rom.dat",
      "impl\/verilog\/test_array_weight_0_1_2.v",
      "impl\/verilog\/test_array_weight_0_1_2_rom.dat",
      "impl\/verilog\/test_array_weight_0_1_3.v",
      "impl\/verilog\/test_array_weight_0_1_3_rom.dat",
      "impl\/verilog\/test_array_weight_0_2_0.v",
      "impl\/verilog\/test_array_weight_0_2_0_rom.dat",
      "impl\/verilog\/test_array_weight_0_2_1.v",
      "impl\/verilog\/test_array_weight_0_2_1_rom.dat",
      "impl\/verilog\/test_array_weight_0_2_2.v",
      "impl\/verilog\/test_array_weight_0_2_2_rom.dat",
      "impl\/verilog\/test_array_weight_0_2_3.v",
      "impl\/verilog\/test_array_weight_0_2_3_rom.dat",
      "impl\/verilog\/test_array_weight_0_3_0.v",
      "impl\/verilog\/test_array_weight_0_3_0_rom.dat",
      "impl\/verilog\/test_array_weight_0_3_1.v",
      "impl\/verilog\/test_array_weight_0_3_1_rom.dat",
      "impl\/verilog\/test_array_weight_0_3_2.v",
      "impl\/verilog\/test_array_weight_0_3_2_rom.dat",
      "impl\/verilog\/test_array_weight_0_3_3.v",
      "impl\/verilog\/test_array_weight_0_3_3_rom.dat",
      "impl\/verilog\/test_array.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/test_array_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/test_array_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/test_array_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/test_array.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/NVChuyen\/CNN\/VitisHLS\/test_array\/test_array\/solution1\/.debug\/test_array.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "test_array_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_array_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_array_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name test_array_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "test_array_ap_fmul_1_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name test_array_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_V:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_V_",
      "ports": [
        "in_V_TDATA",
        "in_V_TREADY",
        "in_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "test_bias": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"test_bias": "DATA"},
      "ports": ["test_bias"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "test_bias"
        }]
    },
    "test_val2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"test_val2": "DATA"},
      "ports": ["test_val2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "test_val2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "test_val2": {
      "dir": "out",
      "width": "32"
    },
    "test_val2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "test_bias": {
      "dir": "out",
      "width": "32"
    },
    "test_bias_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "test_array"},
    "Info": {"test_array": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"test_array": {
        "Latency": {
          "LatencyBest": "619",
          "LatencyAvg": "619",
          "LatencyWorst": "619",
          "PipelineII": "620",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Loops": [
          {
            "Name": "conv_init_buffer",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "conv_layer1_label2",
            "TripCount": "8",
            "Latency": "516",
            "PipelineII": "63",
            "PipelineDepth": "76"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2072",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2183",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-07-05 15:31:47 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
