{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712728549042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712728549043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 13:55:48 2024 " "Processing started: Wed Apr 10 13:55:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712728549043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728549043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CED -c CED " "Command: quartus_map --read_settings_files=on --write_settings_files=off CED -c CED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728549043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712728549384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712728549384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ced.v 1 1 " "Found 1 design units, including 1 entities, in source file ced.v" { { "Info" "ISGN_ENTITY_NAME" "1 CED " "Found entity 1: CED" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728557606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728557606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CED " "Elaborating entity \"CED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712728557634 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CED.v(106) " "Verilog HDL Case Statement warning at CED.v(106): incomplete case statement has no default case item" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712728557637 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CED.v(244) " "Verilog HDL assignment warning at CED.v(244): truncated value with size 32 to match size of target (8)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557638 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CED.v(263) " "Verilog HDL assignment warning at CED.v(263): truncated value with size 32 to match size of target (8)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557638 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CED.v(282) " "Verilog HDL assignment warning at CED.v(282): truncated value with size 32 to match size of target (4)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557638 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CED.v(299) " "Verilog HDL assignment warning at CED.v(299): truncated value with size 32 to match size of target (3)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557638 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CED.v(316) " "Verilog HDL assignment warning at CED.v(316): truncated value with size 32 to match size of target (4)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557639 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(338) " "Verilog HDL assignment warning at CED.v(338): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557639 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(339) " "Verilog HDL assignment warning at CED.v(339): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557639 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(356) " "Verilog HDL assignment warning at CED.v(356): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557639 "|CED"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CED.v(376) " "Verilog HDL Case Statement warning at CED.v(376): incomplete case statement has no default case item" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 376 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712728557640 "|CED"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CED.v(422) " "Verilog HDL Case Statement warning at CED.v(422): incomplete case statement has no default case item" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 422 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712728557641 "|CED"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CED.v(449) " "Verilog HDL Case Statement warning at CED.v(449): incomplete case statement has no default case item" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 449 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712728557641 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CED.v(689) " "Verilog HDL assignment warning at CED.v(689): truncated value with size 32 to match size of target (13)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557644 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CED.v(690) " "Verilog HDL assignment warning at CED.v(690): truncated value with size 32 to match size of target (13)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557644 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(708) " "Verilog HDL assignment warning at CED.v(708): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557645 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(763) " "Verilog HDL assignment warning at CED.v(763): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557646 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(840) " "Verilog HDL assignment warning at CED.v(840): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557646 "|CED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 CED.v(888) " "Verilog HDL assignment warning at CED.v(888): truncated value with size 32 to match size of target (14)" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712728557647 "|CED"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "CED.v" "Div0" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 729 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712728558266 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712728558266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 729 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712728558594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712728558594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712728558594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712728558594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712728558594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712728558594 ""}  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 729 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712728558594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2p " "Found entity 1: lpm_divide_e2p" {  } { { "db/lpm_divide_e2p.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/lpm_divide_e2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/alt_u_div_gaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o0a " "Found entity 1: lpm_abs_o0a" {  } { { "db/lpm_abs_o0a.tdf" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/db/lpm_abs_o0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712728558935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728558935 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "24 " "Ignored 24 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1712728559232 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712728559232 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 362 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712728559241 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712728559241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_ang_wr0\[8\] GND " "Pin \"cdata_ang_wr0\[8\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_ang_wr0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_ang_wr0\[9\] GND " "Pin \"cdata_ang_wr0\[9\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_ang_wr0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_ang_wr0\[10\] GND " "Pin \"cdata_ang_wr0\[10\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_ang_wr0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_ang_wr0\[11\] GND " "Pin \"cdata_ang_wr0\[11\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_ang_wr0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_ang_wr0\[12\] GND " "Pin \"cdata_ang_wr0\[12\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_ang_wr0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_wr2\[8\] GND " "Pin \"cdata_wr2\[8\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_wr2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_wr2\[9\] GND " "Pin \"cdata_wr2\[9\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_wr2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_wr2\[10\] GND " "Pin \"cdata_wr2\[10\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_wr2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_wr2\[11\] GND " "Pin \"cdata_wr2\[11\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_wr2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdata_wr2\[12\] GND " "Pin \"cdata_wr2\[12\]\" is stuck at GND" {  } { { "CED.v" "" { Text "C:/Users/user/OneDrive/verilog/ced/ced0/CED.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712728561103 "|CED|cdata_wr2[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712728561103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712728561204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712728562439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712728562647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712728562647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1911 " "Implemented 1911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712728562767 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712728562767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1730 " "Implemented 1730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712728562767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712728562767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712728562786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 13:56:02 2024 " "Processing ended: Wed Apr 10 13:56:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712728562786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712728562786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712728562786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712728562786 ""}
