vhdl xil_defaultlib  \
"../../../bd/design_mlp/ip/design_mlp_axi_timer_0_0/sim/design_mlp_axi_timer_0_0.vhd" \
"../../../bd/design_mlp/ip/design_mlp_rst_ps8_0_100M_0/sim/design_mlp_rst_ps8_0_100M_0.vhd" \
"../../../bd/design_mlp/ip/design_mlp_axi_dma_0_0/sim/design_mlp_axi_dma_0_0.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_dadd_3_full_dsp_64.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_ddiv_20_no_dsp_64.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_dexp_11_full_dsp_64.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_fadd_2_full_dsp_32.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_fmul_1_max_dsp_32.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_fpext_0_no_dsp_32.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_fptrunc_0_no_dsp_64.vhd" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/ip/Wrapped_MLP_ap_sitofp_2_no_dsp_32.vhd" \
"../../../bd/design_mlp/ip/design_mlp_Wrapped_MLP_0_0/sim/design_mlp_Wrapped_MLP_0_0.vhd" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_1/sim/bd_bbf8_psr_aclk_0.vhd" \

nosort
