|MDOnAChip
VGAOut_R[0] <= VGAOutput:VGAOutputter.ColourOut_R[0]
VGAOut_R[1] <= VGAOutput:VGAOutputter.ColourOut_R[1]
VGAOut_R[2] <= VGAOutput:VGAOutputter.ColourOut_R[2]
VGAOut_R[3] <= VGAOutput:VGAOutputter.ColourOut_R[3]
VGAOut_G[0] <= VGAOutput:VGAOutputter.ColourOut_G[0]
VGAOut_G[1] <= VGAOutput:VGAOutputter.ColourOut_G[1]
VGAOut_G[2] <= VGAOutput:VGAOutputter.ColourOut_G[2]
VGAOut_G[3] <= VGAOutput:VGAOutputter.ColourOut_G[3]
VGAOut_B[0] <= VGAOutput:VGAOutputter.ColourOut_B[0]
VGAOut_B[1] <= VGAOutput:VGAOutputter.ColourOut_B[1]
VGAOut_B[2] <= VGAOutput:VGAOutputter.ColourOut_B[2]
VGAOut_B[3] <= VGAOutput:VGAOutputter.ColourOut_B[3]
VGA_HSync <= VGAOutput:VGAOutputter.ColourOut_HSync
VGA_VSync <= VGAOutput:VGAOutputter.ColourOut_VSync
PS2_CLK <> <UNC>
PS2_DAT <> <UNC>
RS232_TXD <= RS232_TXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_RXD => ~NO_FANOUT~
SW_Toggle[0] => CPU_CLK.OUTPUTSELECT
SW_Toggle[1] => CPU_CLK.OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[0].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[1].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[2].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[3].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[4].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[5].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[6].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[7].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[8].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[9].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[10].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[11].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[12].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[13].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[14].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[15].OUTPUTSELECT
SW_Toggle[2] => HexDisplayVal[15].IN1
SW_Toggle[2] => HexDisplayVal[14].IN1
SW_Toggle[2] => HexDisplayVal[13].IN1
SW_Toggle[2] => HexDisplayVal[12].IN1
SW_Toggle[2] => HexDisplayVal[11].IN1
SW_Toggle[2] => HexDisplayVal[10].IN1
SW_Toggle[2] => HexDisplayVal[9].IN1
SW_Toggle[2] => HexDisplayVal[8].IN1
SW_Toggle[2] => HexDisplayVal[7].IN1
SW_Toggle[2] => HexDisplayVal[6].IN1
SW_Toggle[2] => HexDisplayVal[5].IN1
SW_Toggle[2] => HexDisplayVal[4].IN1
SW_Toggle[2] => HexDisplayVal[3].IN1
SW_Toggle[2] => HexDisplayVal[2].IN1
SW_Toggle[2] => HexDisplayVal[1].IN1
SW_Toggle[2] => HexDisplayVal[0].IN1
SW_Toggle[3] => ~NO_FANOUT~
SW_Toggle[4] => ~NO_FANOUT~
SW_Toggle[5] => ~NO_FANOUT~
SW_Toggle[6] => ~NO_FANOUT~
SW_Toggle[7] => ~NO_FANOUT~
SW_Toggle[8] => ~NO_FANOUT~
SW_Toggle[9] => ~NO_FANOUT~
SW_Push[0] => CPU_CLK.DATAA
SW_Push[1] => ~NO_FANOUT~
SW_Push[2] => ~NO_FANOUT~
SW_Push[3] => TG68:CPU.reset
LED_Red[0] <= CPU_CLK.DB_MAX_OUTPUT_PORT_TYPE
LED_Red[1] <= <GND>
LED_Red[2] <= <GND>
LED_Red[3] <= <GND>
LED_Red[4] <= <GND>
LED_Red[5] <= <GND>
LED_Red[6] <= <GND>
LED_Red[7] <= <GND>
LED_Red[8] <= <GND>
LED_Red[9] <= <GND>
LED_Green[0] <= TG68:CPU.rw
LED_Green[1] <= TG68:CPU.as
LED_Green[2] <= CPU_DTACK.DB_MAX_OUTPUT_PORT_TYPE
LED_Green[3] <= TG68:CPU.uds
LED_Green[4] <= TG68:CPU.lds
LED_Green[5] <= VDP:MD_VDP.CPU_IPL[0]
LED_Green[6] <= VDP:MD_VDP.CPU_IPL[1]
LED_Green[7] <= VDP:MD_VDP.CPU_IPL[2]
AUD_ADCLRCK => ~NO_FANOUT~
AUD_ADCLRDAT => ~NO_FANOUT~
AUD_DACLRCK <= AUD_DACLRCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRDAT <= AUD_DACLRDAT.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= AUD_XCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK <= AUD_BCLK.DB_MAX_OUTPUT_PORT_TYPE
AUD_I2C_SCK <> <UNC>
AUD_I2C_SDA <> <UNC>
SDRAM_Addr[0] <= SDRAM_Addr[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[1] <= SDRAM_Addr[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[2] <= SDRAM_Addr[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[3] <= SDRAM_Addr[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[4] <= SDRAM_Addr[4].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[5] <= SDRAM_Addr[5].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[6] <= SDRAM_Addr[6].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[7] <= SDRAM_Addr[7].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[8] <= SDRAM_Addr[8].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[9] <= SDRAM_Addr[9].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[10] <= SDRAM_Addr[10].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Addr[11] <= SDRAM_Addr[11].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Bank[0] <= SDRAM_Bank[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Bank[1] <= SDRAM_Bank[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_Data[0] <> <UNC>
SDRAM_Data[1] <> <UNC>
SDRAM_Data[2] <> <UNC>
SDRAM_Data[3] <> <UNC>
SDRAM_Data[4] <> <UNC>
SDRAM_Data[5] <> <UNC>
SDRAM_Data[6] <> <UNC>
SDRAM_Data[7] <> <UNC>
SDRAM_Data[8] <> <UNC>
SDRAM_Data[9] <> <UNC>
SDRAM_Data[10] <> <UNC>
SDRAM_Data[11] <> <UNC>
SDRAM_Data[12] <> <UNC>
SDRAM_Data[13] <> <UNC>
SDRAM_Data[14] <> <UNC>
SDRAM_Data[15] <> <UNC>
SDRAM_LDQM <= SDRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_UDQM <= SDRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_WE <= SDRAM_WE.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CS <= SDRAM_CS.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RAS <= SDRAM_RAS.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CAS <= SDRAM_CAS.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= SDRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[0] <= SRAMController:SRAMMultiplexer.SRAM_Addr[0]
SRAM_Addr[1] <= SRAMController:SRAMMultiplexer.SRAM_Addr[1]
SRAM_Addr[2] <= SRAMController:SRAMMultiplexer.SRAM_Addr[2]
SRAM_Addr[3] <= SRAMController:SRAMMultiplexer.SRAM_Addr[3]
SRAM_Addr[4] <= SRAMController:SRAMMultiplexer.SRAM_Addr[4]
SRAM_Addr[5] <= SRAMController:SRAMMultiplexer.SRAM_Addr[5]
SRAM_Addr[6] <= SRAMController:SRAMMultiplexer.SRAM_Addr[6]
SRAM_Addr[7] <= SRAMController:SRAMMultiplexer.SRAM_Addr[7]
SRAM_Addr[8] <= SRAMController:SRAMMultiplexer.SRAM_Addr[8]
SRAM_Addr[9] <= SRAMController:SRAMMultiplexer.SRAM_Addr[9]
SRAM_Addr[10] <= SRAMController:SRAMMultiplexer.SRAM_Addr[10]
SRAM_Addr[11] <= SRAMController:SRAMMultiplexer.SRAM_Addr[11]
SRAM_Addr[12] <= SRAMController:SRAMMultiplexer.SRAM_Addr[12]
SRAM_Addr[13] <= SRAMController:SRAMMultiplexer.SRAM_Addr[13]
SRAM_Addr[14] <= SRAMController:SRAMMultiplexer.SRAM_Addr[14]
SRAM_Addr[15] <= SRAMController:SRAMMultiplexer.SRAM_Addr[15]
SRAM_Addr[16] <= SRAMController:SRAMMultiplexer.SRAM_Addr[16]
SRAM_Addr[17] <= SRAMController:SRAMMultiplexer.SRAM_Addr[17]
SRAM_Data[0] <> SRAMController:SRAMMultiplexer.SRAM_Data[0]
SRAM_Data[1] <> SRAMController:SRAMMultiplexer.SRAM_Data[1]
SRAM_Data[2] <> SRAMController:SRAMMultiplexer.SRAM_Data[2]
SRAM_Data[3] <> SRAMController:SRAMMultiplexer.SRAM_Data[3]
SRAM_Data[4] <> SRAMController:SRAMMultiplexer.SRAM_Data[4]
SRAM_Data[5] <> SRAMController:SRAMMultiplexer.SRAM_Data[5]
SRAM_Data[6] <> SRAMController:SRAMMultiplexer.SRAM_Data[6]
SRAM_Data[7] <> SRAMController:SRAMMultiplexer.SRAM_Data[7]
SRAM_Data[8] <> SRAMController:SRAMMultiplexer.SRAM_Data[8]
SRAM_Data[9] <> SRAMController:SRAMMultiplexer.SRAM_Data[9]
SRAM_Data[10] <> SRAMController:SRAMMultiplexer.SRAM_Data[10]
SRAM_Data[11] <> SRAMController:SRAMMultiplexer.SRAM_Data[11]
SRAM_Data[12] <> SRAMController:SRAMMultiplexer.SRAM_Data[12]
SRAM_Data[13] <> SRAMController:SRAMMultiplexer.SRAM_Data[13]
SRAM_Data[14] <> SRAMController:SRAMMultiplexer.SRAM_Data[14]
SRAM_Data[15] <> SRAMController:SRAMMultiplexer.SRAM_Data[15]
SRAM_CS <= SRAMController:SRAMMultiplexer.SRAM_CS
SRAM_OE <= SRAMController:SRAMMultiplexer.SRAM_OE
SRAM_UB <= SRAMController:SRAMMultiplexer.SRAM_UB
SRAM_LB <= SRAMController:SRAMMultiplexer.SRAM_LB
SRAM_WE <= SRAMController:SRAMMultiplexer.SRAM_WE
HEX_0[0] <= SevenSegDriver:HexDriver.HEX_0[0]
HEX_0[1] <= SevenSegDriver:HexDriver.HEX_0[1]
HEX_0[2] <= SevenSegDriver:HexDriver.HEX_0[2]
HEX_0[3] <= SevenSegDriver:HexDriver.HEX_0[3]
HEX_0[4] <= SevenSegDriver:HexDriver.HEX_0[4]
HEX_0[5] <= SevenSegDriver:HexDriver.HEX_0[5]
HEX_0[6] <= SevenSegDriver:HexDriver.HEX_0[6]
HEX_1[0] <= SevenSegDriver:HexDriver.HEX_1[0]
HEX_1[1] <= SevenSegDriver:HexDriver.HEX_1[1]
HEX_1[2] <= SevenSegDriver:HexDriver.HEX_1[2]
HEX_1[3] <= SevenSegDriver:HexDriver.HEX_1[3]
HEX_1[4] <= SevenSegDriver:HexDriver.HEX_1[4]
HEX_1[5] <= SevenSegDriver:HexDriver.HEX_1[5]
HEX_1[6] <= SevenSegDriver:HexDriver.HEX_1[6]
HEX_2[0] <= SevenSegDriver:HexDriver.HEX_2[0]
HEX_2[1] <= SevenSegDriver:HexDriver.HEX_2[1]
HEX_2[2] <= SevenSegDriver:HexDriver.HEX_2[2]
HEX_2[3] <= SevenSegDriver:HexDriver.HEX_2[3]
HEX_2[4] <= SevenSegDriver:HexDriver.HEX_2[4]
HEX_2[5] <= SevenSegDriver:HexDriver.HEX_2[5]
HEX_2[6] <= SevenSegDriver:HexDriver.HEX_2[6]
HEX_3[0] <= SevenSegDriver:HexDriver.HEX_3[0]
HEX_3[1] <= SevenSegDriver:HexDriver.HEX_3[1]
HEX_3[2] <= SevenSegDriver:HexDriver.HEX_3[2]
HEX_3[3] <= SevenSegDriver:HexDriver.HEX_3[3]
HEX_3[4] <= SevenSegDriver:HexDriver.HEX_3[4]
HEX_3[5] <= SevenSegDriver:HexDriver.HEX_3[5]
HEX_3[6] <= SevenSegDriver:HexDriver.HEX_3[6]
CLK_50 => MainSystemPLL:MainPLL.inclk0
CLK_27 => ~NO_FANOUT~
CLK_24 => MDPLL:MegaDriveClkPLL.inclk0


|MDOnAChip|SRAMController:SRAMMultiplexer
MainCLK => OS_State[0].CLK
MainCLK => OS_State[1].CLK
MainCLK => ActualSRAMData[0].CLK
MainCLK => ActualSRAMData[0]~en.CLK
MainCLK => ActualSRAMData[1].CLK
MainCLK => ActualSRAMData[1]~en.CLK
MainCLK => ActualSRAMData[2].CLK
MainCLK => ActualSRAMData[2]~en.CLK
MainCLK => ActualSRAMData[3].CLK
MainCLK => ActualSRAMData[3]~en.CLK
MainCLK => ActualSRAMData[4].CLK
MainCLK => ActualSRAMData[4]~en.CLK
MainCLK => ActualSRAMData[5].CLK
MainCLK => ActualSRAMData[5]~en.CLK
MainCLK => ActualSRAMData[6].CLK
MainCLK => ActualSRAMData[6]~en.CLK
MainCLK => ActualSRAMData[7].CLK
MainCLK => ActualSRAMData[7]~en.CLK
MainCLK => ActualSRAMData[8].CLK
MainCLK => ActualSRAMData[8]~en.CLK
MainCLK => ActualSRAMData[9].CLK
MainCLK => ActualSRAMData[9]~en.CLK
MainCLK => ActualSRAMData[10].CLK
MainCLK => ActualSRAMData[10]~en.CLK
MainCLK => ActualSRAMData[11].CLK
MainCLK => ActualSRAMData[11]~en.CLK
MainCLK => ActualSRAMData[12].CLK
MainCLK => ActualSRAMData[12]~en.CLK
MainCLK => ActualSRAMData[13].CLK
MainCLK => ActualSRAMData[13]~en.CLK
MainCLK => ActualSRAMData[14].CLK
MainCLK => ActualSRAMData[14]~en.CLK
MainCLK => ActualSRAMData[15].CLK
MainCLK => ActualSRAMData[15]~en.CLK
MainCLK => ActualSRAMReadMode.CLK
MainCLK => ActualSRAMAddress[0].CLK
MainCLK => ActualSRAMAddress[1].CLK
MainCLK => ActualSRAMAddress[2].CLK
MainCLK => ActualSRAMAddress[3].CLK
MainCLK => ActualSRAMAddress[4].CLK
MainCLK => ActualSRAMAddress[5].CLK
MainCLK => ActualSRAMAddress[6].CLK
MainCLK => ActualSRAMAddress[7].CLK
MainCLK => ActualSRAMAddress[8].CLK
MainCLK => ActualSRAMAddress[9].CLK
MainCLK => ActualSRAMAddress[10].CLK
MainCLK => ActualSRAMAddress[11].CLK
MainCLK => ActualSRAMAddress[12].CLK
MainCLK => ActualSRAMAddress[13].CLK
MainCLK => ActualSRAMAddress[14].CLK
MainCLK => ActualSRAMAddress[15].CLK
MainCLK => ActualSRAMAddress[16].CLK
MainCLK => ActualSRAMAddress[17].CLK
MainCLK => CurrentMemoryCycle[0].CLK
MainCLK => CurrentMemoryCycle[1].CLK
MainCLK => CurrentMemoryCycle[2].CLK
MainCLK => CurrentMemoryCycle[3].CLK
MainCLK => CurrentMainClockCycle[0].CLK
MainCLK => CurrentMainClockCycle[1].CLK
SRAM_Addr[0] <= SRAM_Addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[1] <= SRAM_Addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[2] <= SRAM_Addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[3] <= SRAM_Addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[4] <= SRAM_Addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[5] <= SRAM_Addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[6] <= SRAM_Addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[7] <= SRAM_Addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[8] <= SRAM_Addr[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[9] <= SRAM_Addr[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[10] <= SRAM_Addr[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[11] <= SRAM_Addr[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[12] <= SRAM_Addr[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[13] <= SRAM_Addr[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[14] <= SRAM_Addr[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[15] <= SRAM_Addr[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[16] <= SRAM_Addr[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Addr[17] <= SRAM_Addr[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_Data[0] <> SRAM_Data[0]
SRAM_Data[1] <> SRAM_Data[1]
SRAM_Data[2] <> SRAM_Data[2]
SRAM_Data[3] <> SRAM_Data[3]
SRAM_Data[4] <> SRAM_Data[4]
SRAM_Data[5] <> SRAM_Data[5]
SRAM_Data[6] <> SRAM_Data[6]
SRAM_Data[7] <> SRAM_Data[7]
SRAM_Data[8] <> SRAM_Data[8]
SRAM_Data[9] <> SRAM_Data[9]
SRAM_Data[10] <> SRAM_Data[10]
SRAM_Data[11] <> SRAM_Data[11]
SRAM_Data[12] <> SRAM_Data[12]
SRAM_Data[13] <> SRAM_Data[13]
SRAM_Data[14] <> SRAM_Data[14]
SRAM_Data[15] <> SRAM_Data[15]
SRAM_CS <= SRAM_CS$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE <= SRAM_OE$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB <= SRAM_UB.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB <= SRAM_Addr[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE <= SRAM_WE$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_Addr[0] => ActualSRAMAddress.DATAB
CPU_Addr[1] => ActualSRAMAddress.DATAB
CPU_Addr[2] => ActualSRAMAddress.DATAB
CPU_Addr[3] => ActualSRAMAddress.DATAB
CPU_Addr[4] => ActualSRAMAddress.DATAB
CPU_Addr[5] => ActualSRAMAddress.DATAB
CPU_Addr[6] => ActualSRAMAddress.DATAB
CPU_Addr[7] => ActualSRAMAddress.DATAB
CPU_Addr[8] => ActualSRAMAddress.DATAB
CPU_Addr[9] => ActualSRAMAddress.DATAB
CPU_Addr[10] => ActualSRAMAddress.DATAB
CPU_Addr[11] => ActualSRAMAddress.DATAB
CPU_Addr[12] => ActualSRAMAddress.DATAB
CPU_Addr[13] => ActualSRAMAddress.DATAB
CPU_Addr[14] => ActualSRAMAddress.DATAB
CPU_Addr[15] => ActualSRAMAddress.DATAB
CPU_DataIn[0] => ActualSRAMData[0].DATAIN
CPU_DataIn[1] => ActualSRAMData[1].DATAIN
CPU_DataIn[2] => ActualSRAMData[2].DATAIN
CPU_DataIn[3] => ActualSRAMData[3].DATAIN
CPU_DataIn[4] => ActualSRAMData[4].DATAIN
CPU_DataIn[5] => ActualSRAMData[5].DATAIN
CPU_DataIn[6] => ActualSRAMData[6].DATAIN
CPU_DataIn[7] => ActualSRAMData[7].DATAIN
CPU_DataIn[8] => ActualSRAMData[8].DATAIN
CPU_DataIn[9] => ActualSRAMData[9].DATAIN
CPU_DataIn[10] => ActualSRAMData[10].DATAIN
CPU_DataIn[11] => ActualSRAMData[11].DATAIN
CPU_DataIn[12] => ActualSRAMData[12].DATAIN
CPU_DataIn[13] => ActualSRAMData[13].DATAIN
CPU_DataIn[14] => ActualSRAMData[14].DATAIN
CPU_DataIn[15] => ActualSRAMData[15].DATAIN
CPU_DataOut[0] <= CPU_DataOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[1] <= CPU_DataOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[2] <= CPU_DataOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[3] <= CPU_DataOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[4] <= CPU_DataOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[5] <= CPU_DataOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[6] <= CPU_DataOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[7] <= CPU_DataOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[8] <= CPU_DataOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[9] <= CPU_DataOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[10] <= CPU_DataOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[11] <= CPU_DataOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[12] <= CPU_DataOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[13] <= CPU_DataOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[14] <= CPU_DataOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[15] <= CPU_DataOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_RW => ActualSRAMReadMode.DATAB
CPU_RW => ActualSRAMData[0]~en.DATAIN
CPU_RW => ActualSRAMData[1]~en.DATAIN
CPU_RW => ActualSRAMData[2]~en.DATAIN
CPU_RW => ActualSRAMData[3]~en.DATAIN
CPU_RW => ActualSRAMData[4]~en.DATAIN
CPU_RW => ActualSRAMData[5]~en.DATAIN
CPU_RW => ActualSRAMData[6]~en.DATAIN
CPU_RW => ActualSRAMData[7]~en.DATAIN
CPU_RW => ActualSRAMData[8]~en.DATAIN
CPU_RW => ActualSRAMData[9]~en.DATAIN
CPU_RW => ActualSRAMData[10]~en.DATAIN
CPU_RW => ActualSRAMData[11]~en.DATAIN
CPU_RW => ActualSRAMData[12]~en.DATAIN
CPU_RW => ActualSRAMData[13]~en.DATAIN
CPU_RW => ActualSRAMData[14]~en.DATAIN
CPU_RW => ActualSRAMData[15]~en.DATAIN
CPU_AS => ~NO_FANOUT~
CPU_UDS => ~NO_FANOUT~
CPU_LDS => ~NO_FANOUT~
CPU_DTACK <= CPU_DTACK$latch.DB_MAX_OUTPUT_PORT_TYPE
CPU_CS => process_1.IN1
VDP_Addr[0] => ~NO_FANOUT~
VDP_Addr[1] => ~NO_FANOUT~
VDP_Addr[2] => ~NO_FANOUT~
VDP_Addr[3] => ~NO_FANOUT~
VDP_Addr[4] => ~NO_FANOUT~
VDP_Addr[5] => ~NO_FANOUT~
VDP_Addr[6] => ~NO_FANOUT~
VDP_Addr[7] => ~NO_FANOUT~
VDP_Addr[8] => ~NO_FANOUT~
VDP_Addr[9] => ~NO_FANOUT~
VDP_Addr[10] => ~NO_FANOUT~
VDP_Addr[11] => ~NO_FANOUT~
VDP_Addr[12] => ~NO_FANOUT~
VDP_Addr[13] => ~NO_FANOUT~
VDP_Addr[14] => ~NO_FANOUT~
VDP_Addr[15] => ~NO_FANOUT~
VDP_Data[0] <> VDP_Data[0]
VDP_Data[1] <> VDP_Data[1]
VDP_Data[2] <> VDP_Data[2]
VDP_Data[3] <> VDP_Data[3]
VDP_Data[4] <> VDP_Data[4]
VDP_Data[5] <> VDP_Data[5]
VDP_Data[6] <> VDP_Data[6]
VDP_Data[7] <> VDP_Data[7]
VDP_Data[8] <> VDP_Data[8]
VDP_Data[9] <> VDP_Data[9]
VDP_Data[10] <> VDP_Data[10]
VDP_Data[11] <> VDP_Data[11]
VDP_Data[12] <> VDP_Data[12]
VDP_Data[13] <> VDP_Data[13]
VDP_Data[14] <> VDP_Data[14]
VDP_Data[15] <> VDP_Data[15]
VDP_RW => ~NO_FANOUT~
VDP_AS => ~NO_FANOUT~
VDP_DTACK <= VDP_DTACK$latch.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|MainSystemPLL:MainPLL
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|MDOnAChip|MainSystemPLL:MainPLL|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MDOnAChip|MDPLL:MegaDriveClkPLL
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|MDOnAChip|MDPLL:MegaDriveClkPLL|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MDOnAChip|MDClockGen:MegaDriveClkGen
MD_MainClk => CPUClkDividerSlow[0].CLK
MD_MainClk => CPUClkDividerSlow[1].CLK
MD_MainClk => CPUClkDividerSlow[2].CLK
MD_MainClk => CPUClkDividerSlow[3].CLK
MD_MainClk => CPUClkDividerSlow[4].CLK
MD_MainClk => CPUClkDividerSlow[5].CLK
MD_MainClk => CPUClkDividerSlow[6].CLK
MD_MainClk => CPUClkDividerSlow[7].CLK
MD_MainClk => CPUClkDividerSlow[8].CLK
MD_MainClk => CPUClkDividerSlow[9].CLK
MD_MainClk => CPUClkDividerSlow[10].CLK
MD_MainClk => CPUClkDividerSlow[11].CLK
MD_MainClk => CPUClkDividerSlow[12].CLK
MD_MainClk => CPUClkDividerSlow[13].CLK
MD_MainClk => CPUClkDividerSlow[14].CLK
MD_MainClk => CPUClkDividerSlow[15].CLK
MD_MainClk => CPUClkDividerSlow[16].CLK
MD_MainClk => CPUClkDividerSlow[17].CLK
MD_MainClk => CPUClkDividerSlow[18].CLK
MD_MainClk => CPUClkDividerSlow[19].CLK
MD_MainClk => CPUClkDividerSlow[20].CLK
MD_MainClk => CPUClkDividerSlow[21].CLK
MD_MainClk => CPUClkDividerSlow[22].CLK
MD_MainClk => MD_CPUClkSlow~reg0.CLK
MD_MainClk => CPUClkDivider[0].CLK
MD_MainClk => CPUClkDivider[1].CLK
MD_MainClk => CPUClkDivider[2].CLK
MD_MainClk => MD_CPUClk~reg0.CLK
MD_CPUClk <> MD_CPUClk~reg0
MD_CPUClkSlow <> MD_CPUClkSlow~reg0


|MDOnAChip|VGAOutput:VGAOutputter
ColourOut_R[0] <= ColourOut_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_R[1] <= ColourOut_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_R[2] <= ColourOut_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_R[3] <= ColourOut_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_G[0] <= ColourOut_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_G[1] <= ColourOut_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_G[2] <= ColourOut_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_G[3] <= ColourOut_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_B[0] <= ColourOut_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_B[1] <= ColourOut_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_B[2] <= ColourOut_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_B[3] <= ColourOut_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_HSync <= ColourOut_HSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColourOut_VSync <= ColourOut_VSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDP_PClk => ColourOut_VSync~reg0.CLK
VDP_PClk => lineCount[0].CLK
VDP_PClk => lineCount[1].CLK
VDP_PClk => lineCount[2].CLK
VDP_PClk => lineCount[3].CLK
VDP_PClk => lineCount[4].CLK
VDP_PClk => lineCount[5].CLK
VDP_PClk => lineCount[6].CLK
VDP_PClk => lineCount[7].CLK
VDP_PClk => lineCount[8].CLK
VDP_PClk => lineCount[9].CLK
VDP_PClk => ColourOut_HSync~reg0.CLK
VDP_PClk => pixelCount[0].CLK
VDP_PClk => pixelCount[1].CLK
VDP_PClk => pixelCount[2].CLK
VDP_PClk => pixelCount[3].CLK
VDP_PClk => pixelCount[4].CLK
VDP_PClk => pixelCount[5].CLK
VDP_PClk => pixelCount[6].CLK
VDP_PClk => pixelCount[7].CLK
VDP_PClk => pixelCount[8].CLK
VDP_PClk => pixelCount[9].CLK
VDP_PClk => ColourOut_B[0]~reg0.CLK
VDP_PClk => ColourOut_B[1]~reg0.CLK
VDP_PClk => ColourOut_B[2]~reg0.CLK
VDP_PClk => ColourOut_B[3]~reg0.CLK
VDP_PClk => ColourOut_G[0]~reg0.CLK
VDP_PClk => ColourOut_G[1]~reg0.CLK
VDP_PClk => ColourOut_G[2]~reg0.CLK
VDP_PClk => ColourOut_G[3]~reg0.CLK
VDP_PClk => ColourOut_R[0]~reg0.CLK
VDP_PClk => ColourOut_R[1]~reg0.CLK
VDP_PClk => ColourOut_R[2]~reg0.CLK
VDP_PClk => ColourOut_R[3]~reg0.CLK


|MDOnAChip|TG68:CPU
clk => lds_s.CLK
clk => uds_s.CLK
clk => rw_s.CLK
clk => as_s.CLK
clk => S_state[0].CLK
clk => S_state[1].CLK
clk => TG68_fast:TG68_fast_inst.clk
clk => waitm.CLK
clk => drive_data~reg0.CLK
clk => cpuIPL[0].CLK
clk => cpuIPL[1].CLK
clk => cpuIPL[2].CLK
clk => clkena_e.CLK
clk => lds_e.CLK
clk => uds_e.CLK
clk => rw_e.CLK
clk => as_e.CLK
reset => TG68_fast:TG68_fast_inst.reset
reset => drive_data~reg0.ACLR
reset => cpuIPL[0].PRESET
reset => cpuIPL[1].PRESET
reset => cpuIPL[2].PRESET
reset => clkena_e.ACLR
reset => lds_e.PRESET
reset => uds_e.PRESET
reset => rw_e.PRESET
reset => as_e.PRESET
reset => lds_s.PRESET
reset => uds_s.PRESET
reset => rw_s.PRESET
reset => as_s.PRESET
reset => S_state[0].PRESET
reset => S_state[1].PRESET
reset => waitm.ENA
clkena_in => clkena.IN1
clkena_in => waitm.OUTPUTSELECT
clkena_in => lds_s.ENA
clkena_in => S_state[1].ENA
clkena_in => S_state[0].ENA
clkena_in => as_s.ENA
clkena_in => rw_s.ENA
clkena_in => uds_s.ENA
clkena_in => as_e.ENA
clkena_in => rw_e.ENA
clkena_in => uds_e.ENA
clkena_in => lds_e.ENA
clkena_in => clkena_e.ENA
clkena_in => cpuIPL[2].ENA
clkena_in => cpuIPL[1].ENA
clkena_in => cpuIPL[0].ENA
clkena_in => drive_data~reg0.ENA
data_in[0] => TG68_fast:TG68_fast_inst.data_in[0]
data_in[1] => TG68_fast:TG68_fast_inst.data_in[1]
data_in[2] => TG68_fast:TG68_fast_inst.data_in[2]
data_in[3] => TG68_fast:TG68_fast_inst.data_in[3]
data_in[4] => TG68_fast:TG68_fast_inst.data_in[4]
data_in[5] => TG68_fast:TG68_fast_inst.data_in[5]
data_in[6] => TG68_fast:TG68_fast_inst.data_in[6]
data_in[7] => TG68_fast:TG68_fast_inst.data_in[7]
data_in[8] => TG68_fast:TG68_fast_inst.data_in[8]
data_in[9] => TG68_fast:TG68_fast_inst.data_in[9]
data_in[10] => TG68_fast:TG68_fast_inst.data_in[10]
data_in[11] => TG68_fast:TG68_fast_inst.data_in[11]
data_in[12] => TG68_fast:TG68_fast_inst.data_in[12]
data_in[13] => TG68_fast:TG68_fast_inst.data_in[13]
data_in[14] => TG68_fast:TG68_fast_inst.data_in[14]
data_in[15] => TG68_fast:TG68_fast_inst.data_in[15]
IPL[0] => Mux11.IN0
IPL[1] => Mux10.IN0
IPL[2] => Mux9.IN0
dtack => waitm.DATAA
dtack => clkena_e.DATAA
addr[0] <= TG68_fast:TG68_fast_inst.address[0]
addr[1] <= TG68_fast:TG68_fast_inst.address[1]
addr[2] <= TG68_fast:TG68_fast_inst.address[2]
addr[3] <= TG68_fast:TG68_fast_inst.address[3]
addr[4] <= TG68_fast:TG68_fast_inst.address[4]
addr[5] <= TG68_fast:TG68_fast_inst.address[5]
addr[6] <= TG68_fast:TG68_fast_inst.address[6]
addr[7] <= TG68_fast:TG68_fast_inst.address[7]
addr[8] <= TG68_fast:TG68_fast_inst.address[8]
addr[9] <= TG68_fast:TG68_fast_inst.address[9]
addr[10] <= TG68_fast:TG68_fast_inst.address[10]
addr[11] <= TG68_fast:TG68_fast_inst.address[11]
addr[12] <= TG68_fast:TG68_fast_inst.address[12]
addr[13] <= TG68_fast:TG68_fast_inst.address[13]
addr[14] <= TG68_fast:TG68_fast_inst.address[14]
addr[15] <= TG68_fast:TG68_fast_inst.address[15]
addr[16] <= TG68_fast:TG68_fast_inst.address[16]
addr[17] <= TG68_fast:TG68_fast_inst.address[17]
addr[18] <= TG68_fast:TG68_fast_inst.address[18]
addr[19] <= TG68_fast:TG68_fast_inst.address[19]
addr[20] <= TG68_fast:TG68_fast_inst.address[20]
addr[21] <= TG68_fast:TG68_fast_inst.address[21]
addr[22] <= TG68_fast:TG68_fast_inst.address[22]
addr[23] <= TG68_fast:TG68_fast_inst.address[23]
addr[24] <= TG68_fast:TG68_fast_inst.address[24]
addr[25] <= TG68_fast:TG68_fast_inst.address[25]
addr[26] <= TG68_fast:TG68_fast_inst.address[26]
addr[27] <= TG68_fast:TG68_fast_inst.address[27]
addr[28] <= TG68_fast:TG68_fast_inst.address[28]
addr[29] <= TG68_fast:TG68_fast_inst.address[29]
addr[30] <= TG68_fast:TG68_fast_inst.address[30]
addr[31] <= TG68_fast:TG68_fast_inst.address[31]
data_out[0] <= TG68_fast:TG68_fast_inst.data_write[0]
data_out[1] <= TG68_fast:TG68_fast_inst.data_write[1]
data_out[2] <= TG68_fast:TG68_fast_inst.data_write[2]
data_out[3] <= TG68_fast:TG68_fast_inst.data_write[3]
data_out[4] <= TG68_fast:TG68_fast_inst.data_write[4]
data_out[5] <= TG68_fast:TG68_fast_inst.data_write[5]
data_out[6] <= TG68_fast:TG68_fast_inst.data_write[6]
data_out[7] <= TG68_fast:TG68_fast_inst.data_write[7]
data_out[8] <= TG68_fast:TG68_fast_inst.data_write[8]
data_out[9] <= TG68_fast:TG68_fast_inst.data_write[9]
data_out[10] <= TG68_fast:TG68_fast_inst.data_write[10]
data_out[11] <= TG68_fast:TG68_fast_inst.data_write[11]
data_out[12] <= TG68_fast:TG68_fast_inst.data_write[12]
data_out[13] <= TG68_fast:TG68_fast_inst.data_write[13]
data_out[14] <= TG68_fast:TG68_fast_inst.data_write[14]
data_out[15] <= TG68_fast:TG68_fast_inst.data_write[15]
as <= as.DB_MAX_OUTPUT_PORT_TYPE
uds <= uds.DB_MAX_OUTPUT_PORT_TYPE
lds <= lds.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
drive_data <= drive_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst
clk => regfile_low~21.CLK
clk => regfile_low~0.CLK
clk => regfile_low~1.CLK
clk => regfile_low~2.CLK
clk => regfile_low~3.CLK
clk => regfile_low~4.CLK
clk => regfile_low~5.CLK
clk => regfile_low~6.CLK
clk => regfile_low~7.CLK
clk => regfile_low~8.CLK
clk => regfile_low~9.CLK
clk => regfile_low~10.CLK
clk => regfile_low~11.CLK
clk => regfile_low~12.CLK
clk => regfile_low~13.CLK
clk => regfile_low~14.CLK
clk => regfile_low~15.CLK
clk => regfile_low~16.CLK
clk => regfile_low~17.CLK
clk => regfile_low~18.CLK
clk => regfile_low~19.CLK
clk => regfile_low~20.CLK
clk => regfile_high~0.CLK
clk => regfile_high~1.CLK
clk => regfile_high~2.CLK
clk => regfile_high~3.CLK
clk => regfile_high~4.CLK
clk => regfile_high~5.CLK
clk => regfile_high~6.CLK
clk => regfile_high~7.CLK
clk => regfile_high~8.CLK
clk => regfile_high~9.CLK
clk => regfile_high~10.CLK
clk => regfile_high~11.CLK
clk => regfile_high~12.CLK
clk => regfile_high~13.CLK
clk => regfile_high~14.CLK
clk => regfile_high~15.CLK
clk => regfile_high~16.CLK
clk => regfile_high~17.CLK
clk => regfile_high~18.CLK
clk => regfile_high~19.CLK
clk => regfile_high~20.CLK
clk => regfile_high~21.CLK
clk => movem_mask[0].CLK
clk => movem_mask[1].CLK
clk => movem_mask[2].CLK
clk => movem_mask[3].CLK
clk => movem_mask[4].CLK
clk => movem_mask[5].CLK
clk => movem_mask[6].CLK
clk => movem_mask[7].CLK
clk => movem_mask[8].CLK
clk => movem_mask[9].CLK
clk => movem_mask[10].CLK
clk => movem_mask[11].CLK
clk => movem_mask[12].CLK
clk => movem_mask[13].CLK
clk => movem_mask[14].CLK
clk => movem_mask[15].CLK
clk => maskzero.CLK
clk => movem_addr.CLK
clk => movem_busy.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_sign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => OP1sign.CLK
clk => trapd.CLK
clk => SVmode.CLK
clk => Flags[0].CLK
clk => Flags[1].CLK
clk => Flags[2].CLK
clk => Flags[3].CLK
clk => Flags[4].CLK
clk => Flags[5].CLK
clk => Flags[6].CLK
clk => Flags[7].CLK
clk => Flags[8].CLK
clk => Flags[9].CLK
clk => Flags[10].CLK
clk => Flags[11].CLK
clk => Flags[12].CLK
clk => Flags[13].CLK
clk => Flags[14].CLK
clk => Flags[15].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => exec_DIRECT.CLK
clk => set_store_in_tmp.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => trap_SR[8].CLK
clk => trap_SR[9].CLK
clk => trap_SR[10].CLK
clk => trap_SR[11].CLK
clk => trap_SR[12].CLK
clk => trap_SR[13].CLK
clk => trap_SR[14].CLK
clk => trap_SR[15].CLK
clk => exec_tas.CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => nextpass.CLK
clk => bit_number_reg[0].CLK
clk => bit_number_reg[1].CLK
clk => bit_number_reg[2].CLK
clk => bit_number_reg[3].CLK
clk => bit_number_reg[4].CLK
clk => setstate_delay[0].CLK
clk => setstate_delay[1].CLK
clk => PCmarker.CLK
clk => movepw.CLK
clk => movepl.CLK
clk => test_maskzero.CLK
clk => get_movem_mask.CLK
clk => get_bitnumber.CLK
clk => get_extendedOPC.CLK
clk => rot_nop.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => mem_byte.CLK
clk => exec_CPMAW.CLK
clk => exec_Scc.CLK
clk => exec_DIVU.CLK
clk => exec_MULU.CLK
clk => exec_SBCD.CLK
clk => exec_ABCD.CLK
clk => exec_EXT.CLK
clk => exec_ROT.CLK
clk => exec_CMP.CLK
clk => exec_ADDQ.CLK
clk => exec_MOVESR.CLK
clk => exec_MOVEQ.CLK
clk => exec_MOVE.CLK
clk => exec_EOR.CLK
clk => exec_AND.CLK
clk => exec_OR.CLK
clk => exec_ADD.CLK
clk => stop.CLK
clk => directCCR.CLK
clk => directSR.CLK
clk => directPC.CLK
clk => TG68_PC_dec[0].CLK
clk => TG68_PC_dec[1].CLK
clk => getbrief.CLK
clk => execOPC.CLK
clk => trap_interrupt.CLK
clk => interrupt.CLK
clk => endOPC.CLK
clk => fetchOPC.CLK
clk => decodeOPC~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => briefext[0].CLK
clk => briefext[1].CLK
clk => briefext[2].CLK
clk => briefext[3].CLK
clk => briefext[4].CLK
clk => briefext[5].CLK
clk => briefext[6].CLK
clk => briefext[7].CLK
clk => briefext[8].CLK
clk => briefext[9].CLK
clk => briefext[10].CLK
clk => briefext[11].CLK
clk => briefext[12].CLK
clk => briefext[13].CLK
clk => briefext[14].CLK
clk => briefext[15].CLK
clk => briefext[16].CLK
clk => briefext[17].CLK
clk => briefext[18].CLK
clk => briefext[19].CLK
clk => briefext[20].CLK
clk => briefext[21].CLK
clk => briefext[22].CLK
clk => briefext[23].CLK
clk => briefext[24].CLK
clk => briefext[25].CLK
clk => briefext[26].CLK
clk => briefext[27].CLK
clk => briefext[28].CLK
clk => briefext[29].CLK
clk => briefext[30].CLK
clk => briefext[31].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => long_done.CLK
clk => longread.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => micro_state~70.DATAIN
clk => reg_QB[0].CLK
clk => reg_QB[1].CLK
clk => reg_QB[2].CLK
clk => reg_QB[3].CLK
clk => reg_QB[4].CLK
clk => reg_QB[5].CLK
clk => reg_QB[6].CLK
clk => reg_QB[7].CLK
clk => reg_QB[8].CLK
clk => reg_QB[9].CLK
clk => reg_QB[10].CLK
clk => reg_QB[11].CLK
clk => reg_QB[12].CLK
clk => reg_QB[13].CLK
clk => reg_QB[14].CLK
clk => reg_QB[15].CLK
clk => reg_QB[16].CLK
clk => reg_QB[17].CLK
clk => reg_QB[18].CLK
clk => reg_QB[19].CLK
clk => reg_QB[20].CLK
clk => reg_QB[21].CLK
clk => reg_QB[22].CLK
clk => reg_QB[23].CLK
clk => reg_QB[24].CLK
clk => reg_QB[25].CLK
clk => reg_QB[26].CLK
clk => reg_QB[27].CLK
clk => reg_QB[28].CLK
clk => reg_QB[29].CLK
clk => reg_QB[30].CLK
clk => reg_QB[31].CLK
clk => reg_QA[0].CLK
clk => reg_QA[1].CLK
clk => reg_QA[2].CLK
clk => reg_QA[3].CLK
clk => reg_QA[4].CLK
clk => reg_QA[5].CLK
clk => reg_QA[6].CLK
clk => reg_QA[7].CLK
clk => reg_QA[8].CLK
clk => reg_QA[9].CLK
clk => reg_QA[10].CLK
clk => reg_QA[11].CLK
clk => reg_QA[12].CLK
clk => reg_QA[13].CLK
clk => reg_QA[14].CLK
clk => reg_QA[15].CLK
clk => reg_QA[16].CLK
clk => reg_QA[17].CLK
clk => reg_QA[18].CLK
clk => reg_QA[19].CLK
clk => reg_QA[20].CLK
clk => reg_QA[21].CLK
clk => reg_QA[22].CLK
clk => reg_QA[23].CLK
clk => reg_QA[24].CLK
clk => reg_QA[25].CLK
clk => reg_QA[26].CLK
clk => reg_QA[27].CLK
clk => reg_QA[28].CLK
clk => reg_QA[29].CLK
clk => reg_QA[30].CLK
clk => reg_QA[31].CLK
clk => regfile_low.CLK0
clk => regfile_high.CLK0
reset => PCmarker.ACLR
reset => movepw.ACLR
reset => movepl.ACLR
reset => test_maskzero.ACLR
reset => get_movem_mask.ACLR
reset => get_bitnumber.ACLR
reset => get_extendedOPC.ACLR
reset => rot_nop.ACLR
reset => rot_cnt[0].PRESET
reset => rot_cnt[1].ACLR
reset => rot_cnt[2].ACLR
reset => rot_cnt[3].ACLR
reset => rot_cnt[4].ACLR
reset => rot_cnt[5].ACLR
reset => mem_byte.ACLR
reset => exec_CPMAW.ACLR
reset => exec_Scc.ACLR
reset => exec_DIVU.ACLR
reset => exec_MULU.ACLR
reset => exec_SBCD.ACLR
reset => exec_ABCD.ACLR
reset => exec_EXT.ACLR
reset => exec_ROT.ACLR
reset => exec_CMP.ACLR
reset => exec_ADDQ.ACLR
reset => exec_MOVESR.ACLR
reset => exec_MOVEQ.ACLR
reset => exec_MOVE.ACLR
reset => exec_EOR.ACLR
reset => exec_AND.ACLR
reset => exec_OR.ACLR
reset => exec_ADD.ACLR
reset => stop.ACLR
reset => directCCR.ACLR
reset => directSR.ACLR
reset => directPC.ACLR
reset => TG68_PC_dec[0].ACLR
reset => TG68_PC_dec[1].ACLR
reset => getbrief.ACLR
reset => execOPC.ACLR
reset => trap_interrupt.PRESET
reset => interrupt.ACLR
reset => endOPC.ACLR
reset => fetchOPC.ACLR
reset => decodeOPC~reg0.ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => TG68_PC[0].ACLR
reset => TG68_PC[1].ACLR
reset => TG68_PC[2].ACLR
reset => TG68_PC[3].ACLR
reset => TG68_PC[4].ACLR
reset => TG68_PC[5].ACLR
reset => TG68_PC[6].ACLR
reset => TG68_PC[7].ACLR
reset => TG68_PC[8].ACLR
reset => TG68_PC[9].ACLR
reset => TG68_PC[10].ACLR
reset => TG68_PC[11].ACLR
reset => TG68_PC[12].ACLR
reset => TG68_PC[13].ACLR
reset => TG68_PC[14].ACLR
reset => TG68_PC[15].ACLR
reset => TG68_PC[16].ACLR
reset => TG68_PC[17].ACLR
reset => TG68_PC[18].ACLR
reset => TG68_PC[19].ACLR
reset => TG68_PC[20].ACLR
reset => TG68_PC[21].ACLR
reset => TG68_PC[22].ACLR
reset => TG68_PC[23].ACLR
reset => TG68_PC[24].ACLR
reset => TG68_PC[25].ACLR
reset => TG68_PC[26].ACLR
reset => TG68_PC[27].ACLR
reset => TG68_PC[28].ACLR
reset => TG68_PC[29].ACLR
reset => TG68_PC[30].ACLR
reset => TG68_PC[31].ACLR
reset => opcode[6].ACLR
reset => opcode[7].PRESET
reset => opcode[8].ACLR
reset => opcode[12].PRESET
reset => opcode[13].PRESET
reset => opcode[14].PRESET
reset => opcode[15].ACLR
reset => long_done.ACLR
reset => longread.ACLR
reset => Z_error.ACLR
reset => use_direct_data.ACLR
reset => direct_data.ACLR
reset => exec_write_back.ACLR
reset => exec_DIRECT.ACLR
reset => set_store_in_tmp.ACLR
reset => SVmode.PRESET
reset => Flags[8].PRESET
reset => Flags[9].PRESET
reset => Flags[10].PRESET
reset => Flags[13].PRESET
reset => maskzero.ACLR
reset => movem_addr.ACLR
reset => movem_busy.ACLR
reset => micro_state~72.DATAIN
reset => last_data_read[15].ENA
reset => last_data_read[14].ENA
reset => last_data_read[13].ENA
reset => last_data_read[12].ENA
reset => last_data_read[11].ENA
reset => last_data_read[10].ENA
reset => last_data_read[9].ENA
reset => last_data_read[8].ENA
reset => last_data_read[7].ENA
reset => last_data_read[6].ENA
reset => last_data_read[5].ENA
reset => last_data_read[4].ENA
reset => last_data_read[3].ENA
reset => last_data_read[2].ENA
reset => last_data_read[1].ENA
reset => last_data_read[0].ENA
reset => memaddr[31].ENA
reset => memaddr[30].ENA
reset => memaddr[29].ENA
reset => memaddr[28].ENA
reset => memaddr[27].ENA
reset => memaddr[26].ENA
reset => memaddr[25].ENA
reset => memaddr[24].ENA
reset => memaddr[23].ENA
reset => memaddr[22].ENA
reset => memaddr[21].ENA
reset => memaddr[20].ENA
reset => memaddr[19].ENA
reset => memaddr[18].ENA
reset => memaddr[17].ENA
reset => memaddr[16].ENA
reset => memaddr[15].ENA
reset => memaddr[14].ENA
reset => memaddr[13].ENA
reset => memaddr[12].ENA
reset => memaddr[11].ENA
reset => memaddr[10].ENA
reset => memaddr[9].ENA
reset => memaddr[8].ENA
reset => memaddr[7].ENA
reset => memaddr[6].ENA
reset => memaddr[5].ENA
reset => memaddr[4].ENA
reset => memaddr[3].ENA
reset => memaddr[2].ENA
reset => memaddr[1].ENA
reset => memaddr[0].ENA
reset => opcode[11].ENA
reset => opcode[10].ENA
reset => opcode[9].ENA
reset => opcode[5].ENA
reset => opcode[4].ENA
reset => opcode[3].ENA
reset => opcode[2].ENA
reset => opcode[1].ENA
reset => opcode[0].ENA
reset => setstate_delay[1].ENA
reset => setstate_delay[0].ENA
reset => bit_number_reg[4].ENA
reset => bit_number_reg[3].ENA
reset => bit_number_reg[2].ENA
reset => bit_number_reg[1].ENA
reset => bit_number_reg[0].ENA
reset => nextpass.ENA
reset => rIPL_nr[2].ENA
reset => rIPL_nr[1].ENA
reset => rIPL_nr[0].ENA
reset => exec_tas.ENA
reset => trap_SR[15].ENA
reset => trap_SR[14].ENA
reset => trap_SR[13].ENA
reset => trap_SR[12].ENA
reset => trap_SR[11].ENA
reset => trap_SR[10].ENA
reset => trap_SR[9].ENA
reset => trap_SR[8].ENA
reset => brief[15].ENA
reset => brief[14].ENA
reset => brief[13].ENA
reset => brief[12].ENA
reset => brief[11].ENA
reset => brief[10].ENA
reset => brief[9].ENA
reset => brief[8].ENA
reset => brief[7].ENA
reset => brief[6].ENA
reset => brief[5].ENA
reset => brief[4].ENA
reset => brief[3].ENA
reset => brief[2].ENA
reset => brief[1].ENA
reset => brief[0].ENA
reset => ea_data[31].ENA
reset => ea_data[30].ENA
reset => ea_data[29].ENA
reset => ea_data[28].ENA
reset => ea_data[27].ENA
reset => ea_data[26].ENA
reset => ea_data[25].ENA
reset => ea_data[24].ENA
reset => ea_data[23].ENA
reset => ea_data[22].ENA
reset => ea_data[21].ENA
reset => ea_data[20].ENA
reset => ea_data[19].ENA
reset => ea_data[18].ENA
reset => ea_data[17].ENA
reset => ea_data[16].ENA
reset => ea_data[15].ENA
reset => ea_data[14].ENA
reset => ea_data[13].ENA
reset => ea_data[12].ENA
reset => ea_data[11].ENA
reset => ea_data[10].ENA
reset => ea_data[9].ENA
reset => ea_data[8].ENA
reset => ea_data[7].ENA
reset => ea_data[6].ENA
reset => ea_data[5].ENA
reset => ea_data[4].ENA
reset => ea_data[3].ENA
reset => ea_data[2].ENA
reset => ea_data[1].ENA
reset => ea_data[0].ENA
reset => data_write_tmp[31].ENA
reset => data_write_tmp[30].ENA
reset => data_write_tmp[29].ENA
reset => data_write_tmp[28].ENA
reset => data_write_tmp[27].ENA
reset => data_write_tmp[26].ENA
reset => data_write_tmp[25].ENA
reset => data_write_tmp[24].ENA
reset => data_write_tmp[23].ENA
reset => data_write_tmp[22].ENA
reset => data_write_tmp[21].ENA
reset => data_write_tmp[20].ENA
reset => data_write_tmp[19].ENA
reset => data_write_tmp[18].ENA
reset => data_write_tmp[17].ENA
reset => data_write_tmp[16].ENA
reset => data_write_tmp[15].ENA
reset => data_write_tmp[14].ENA
reset => data_write_tmp[13].ENA
reset => data_write_tmp[12].ENA
reset => data_write_tmp[11].ENA
reset => data_write_tmp[10].ENA
reset => data_write_tmp[9].ENA
reset => data_write_tmp[8].ENA
reset => data_write_tmp[7].ENA
reset => data_write_tmp[6].ENA
reset => data_write_tmp[5].ENA
reset => data_write_tmp[4].ENA
reset => data_write_tmp[3].ENA
reset => data_write_tmp[2].ENA
reset => data_write_tmp[1].ENA
reset => data_write_tmp[0].ENA
reset => Flags[15].ENA
reset => Flags[14].ENA
reset => Flags[12].ENA
reset => Flags[11].ENA
reset => Flags[7].ENA
reset => Flags[6].ENA
reset => Flags[5].ENA
reset => Flags[4].ENA
reset => Flags[3].ENA
reset => Flags[2].ENA
reset => Flags[1].ENA
reset => Flags[0].ENA
reset => trapd.ENA
reset => movem_mask[0].ENA
reset => movem_mask[15].ENA
reset => movem_mask[14].ENA
reset => movem_mask[13].ENA
reset => movem_mask[12].ENA
reset => movem_mask[11].ENA
reset => movem_mask[10].ENA
reset => movem_mask[9].ENA
reset => movem_mask[8].ENA
reset => movem_mask[7].ENA
reset => movem_mask[6].ENA
reset => movem_mask[5].ENA
reset => movem_mask[4].ENA
reset => movem_mask[3].ENA
reset => movem_mask[2].ENA
reset => movem_mask[1].ENA
clkena_in => clkena.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => longread.ENA
clkena_in => long_done.ENA
clkena_in => TG68_PC[31].ENA
clkena_in => TG68_PC[30].ENA
clkena_in => TG68_PC[29].ENA
clkena_in => TG68_PC[28].ENA
clkena_in => TG68_PC[27].ENA
clkena_in => TG68_PC[26].ENA
clkena_in => TG68_PC[25].ENA
clkena_in => TG68_PC[24].ENA
clkena_in => TG68_PC[23].ENA
clkena_in => TG68_PC[22].ENA
clkena_in => TG68_PC[21].ENA
clkena_in => TG68_PC[20].ENA
clkena_in => TG68_PC[19].ENA
clkena_in => TG68_PC[18].ENA
clkena_in => TG68_PC[17].ENA
clkena_in => TG68_PC[16].ENA
clkena_in => TG68_PC[15].ENA
clkena_in => TG68_PC[14].ENA
clkena_in => TG68_PC[13].ENA
clkena_in => TG68_PC[12].ENA
clkena_in => TG68_PC[11].ENA
clkena_in => TG68_PC[10].ENA
clkena_in => TG68_PC[9].ENA
clkena_in => TG68_PC[8].ENA
clkena_in => TG68_PC[7].ENA
clkena_in => TG68_PC[6].ENA
clkena_in => TG68_PC[5].ENA
clkena_in => TG68_PC[4].ENA
clkena_in => TG68_PC[3].ENA
clkena_in => TG68_PC[2].ENA
clkena_in => TG68_PC[1].ENA
clkena_in => TG68_PC[0].ENA
clkena_in => state[1].ENA
clkena_in => state[0].ENA
clkena_in => TG68_PC_dec[1].ENA
clkena_in => TG68_PC_dec[0].ENA
clkena_in => mem_byte.ENA
clkena_in => get_extendedOPC.ENA
clkena_in => get_bitnumber.ENA
clkena_in => get_movem_mask.ENA
clkena_in => test_maskzero.ENA
data_in[0] => data_read[0].DATAA
data_in[0] => last_data_read.DATAB
data_in[1] => data_read[1].DATAA
data_in[1] => last_data_read.DATAB
data_in[2] => data_read[2].DATAA
data_in[2] => last_data_read.DATAB
data_in[3] => data_read[3].DATAA
data_in[3] => last_data_read.DATAB
data_in[4] => data_read[4].DATAA
data_in[4] => last_data_read.DATAB
data_in[5] => data_read[5].DATAA
data_in[5] => last_data_read.DATAB
data_in[6] => data_read[6].DATAA
data_in[6] => last_data_read.DATAB
data_in[7] => data_read[7].DATAA
data_in[7] => last_data_read.DATAB
data_in[8] => memaddr_in.DATAB
data_in[8] => TG68_PC.DATAB
data_in[8] => opcode.DATAA
data_in[8] => brief.DATAB
data_in[8] => ea_data.DATAB
data_in[8] => data_write_tmp.DATAA
data_in[8] => OP1in[8].DATAB
data_in[8] => Flags.DATAB
data_in[8] => movem_mask.DATAB
data_in[8] => data_read[0].DATAB
data_in[8] => last_data_read.DATAB
data_in[9] => memaddr_in.DATAB
data_in[9] => TG68_PC.DATAB
data_in[9] => opcode.DATAA
data_in[9] => brief.DATAB
data_in[9] => ea_data.DATAB
data_in[9] => data_write_tmp.DATAA
data_in[9] => OP1in[9].DATAB
data_in[9] => Flags.DATAB
data_in[9] => movem_mask.DATAB
data_in[9] => data_read[1].DATAB
data_in[9] => last_data_read.DATAB
data_in[10] => memaddr_in.DATAB
data_in[10] => TG68_PC.DATAB
data_in[10] => opcode.DATAA
data_in[10] => brief.DATAB
data_in[10] => ea_data.DATAB
data_in[10] => data_write_tmp.DATAA
data_in[10] => OP1in[10].DATAB
data_in[10] => Flags.DATAB
data_in[10] => movem_mask.DATAB
data_in[10] => data_read[2].DATAB
data_in[10] => last_data_read.DATAB
data_in[11] => memaddr_in.DATAB
data_in[11] => TG68_PC.DATAB
data_in[11] => opcode.DATAA
data_in[11] => brief.DATAB
data_in[11] => ea_data.DATAB
data_in[11] => data_write_tmp.DATAA
data_in[11] => OP1in[11].DATAB
data_in[11] => Flags.DATAB
data_in[11] => movem_mask.DATAB
data_in[11] => data_read[3].DATAB
data_in[11] => last_data_read.DATAB
data_in[12] => memaddr_in.DATAB
data_in[12] => TG68_PC.DATAB
data_in[12] => opcode.DATAA
data_in[12] => brief.DATAB
data_in[12] => ea_data.DATAB
data_in[12] => data_write_tmp.DATAA
data_in[12] => OP1in[12].DATAB
data_in[12] => Flags.DATAB
data_in[12] => movem_mask.DATAB
data_in[12] => data_read[4].DATAB
data_in[12] => last_data_read.DATAB
data_in[13] => memaddr_in.DATAB
data_in[13] => TG68_PC.DATAB
data_in[13] => opcode.DATAA
data_in[13] => brief.DATAB
data_in[13] => ea_data.DATAB
data_in[13] => data_write_tmp.DATAA
data_in[13] => OP1in[13].DATAB
data_in[13] => Flags.DATAB
data_in[13] => movem_mask.DATAB
data_in[13] => data_read[5].DATAB
data_in[13] => last_data_read.DATAB
data_in[14] => memaddr_in.DATAB
data_in[14] => TG68_PC.DATAB
data_in[14] => opcode.DATAA
data_in[14] => brief.DATAB
data_in[14] => ea_data.DATAB
data_in[14] => data_write_tmp.DATAA
data_in[14] => OP1in[14].DATAB
data_in[14] => Flags.DATAB
data_in[14] => movem_mask.DATAB
data_in[14] => data_read[6].DATAB
data_in[14] => last_data_read.DATAB
data_in[15] => data_read[31].DATAA
data_in[15] => data_read[30].DATAA
data_in[15] => data_read[29].DATAA
data_in[15] => data_read[28].DATAA
data_in[15] => data_read[27].DATAA
data_in[15] => data_read[26].DATAA
data_in[15] => data_read[25].DATAA
data_in[15] => data_read[24].DATAA
data_in[15] => data_read[23].DATAA
data_in[15] => data_read[22].DATAA
data_in[15] => data_read[21].DATAA
data_in[15] => data_read[20].DATAA
data_in[15] => data_read[19].DATAA
data_in[15] => data_read[18].DATAA
data_in[15] => data_read[17].DATAA
data_in[15] => data_read[16].DATAA
data_in[15] => data_read[7].DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => memaddr_in.DATAB
data_in[15] => TG68_PC.DATAB
data_in[15] => opcode.DATAA
data_in[15] => brief.DATAB
data_in[15] => ea_data.DATAB
data_in[15] => data_write_tmp.DATAA
data_in[15] => OP1in[15].DATAB
data_in[15] => Flags.DATAB
data_in[15] => movem_mask.DATAB
IPL[0] => rIPL_nr.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal8.IN5
IPL[1] => rIPL_nr.DATAB
IPL[1] => LessThan0.IN5
IPL[1] => Equal8.IN4
IPL[2] => rIPL_nr.DATAB
IPL[2] => LessThan0.IN4
IPL[2] => Equal8.IN3
test_IPL => process_4.IN1
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
LDS <= LDS.DB_MAX_OUTPUT_PORT_TYPE
UDS <= UDS.DB_MAX_OUTPUT_PORT_TYPE
decodeOPC <= decodeOPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP
VDP_MainClk => VDP_CRAM:CRAM.rdclock
VDP_MainClk => VDP_VSCRAM:VSCRAM.rdclock
VDP_MainClk => VDP_WriteFIFO:WriteFIFO.rdclk
VDP_PixelClk => ~NO_FANOUT~
CPUBus_Clk => VDP_CRAM:CRAM.wrclock
CPUBus_Clk => VDP_VSCRAM:VSCRAM.wrclock
CPUBus_Clk => VDP_WriteFIFO:WriteFIFO.wrclk
CPU_Addr[0] => ~NO_FANOUT~
CPU_Addr[1] => ~NO_FANOUT~
CPU_Addr[2] => ~NO_FANOUT~
CPU_Addr[3] => ~NO_FANOUT~
CPU_Addr[4] => ~NO_FANOUT~
CPU_Addr[5] => ~NO_FANOUT~
CPU_Addr[6] => ~NO_FANOUT~
CPU_Addr[7] => ~NO_FANOUT~
CPU_Addr[8] => ~NO_FANOUT~
CPU_Addr[9] => ~NO_FANOUT~
CPU_Addr[10] => ~NO_FANOUT~
CPU_Addr[11] => ~NO_FANOUT~
CPU_Addr[12] => ~NO_FANOUT~
CPU_Addr[13] => ~NO_FANOUT~
CPU_Addr[14] => ~NO_FANOUT~
CPU_Addr[15] => ~NO_FANOUT~
CPU_Addr[16] => ~NO_FANOUT~
CPU_Addr[17] => ~NO_FANOUT~
CPU_Addr[18] => ~NO_FANOUT~
CPU_Addr[19] => ~NO_FANOUT~
CPU_Addr[20] => ~NO_FANOUT~
CPU_Addr[21] => ~NO_FANOUT~
CPU_Addr[22] => ~NO_FANOUT~
CPU_Addr[23] => ~NO_FANOUT~
CPU_DataIn[0] => ~NO_FANOUT~
CPU_DataIn[1] => ~NO_FANOUT~
CPU_DataIn[2] => ~NO_FANOUT~
CPU_DataIn[3] => ~NO_FANOUT~
CPU_DataIn[4] => ~NO_FANOUT~
CPU_DataIn[5] => ~NO_FANOUT~
CPU_DataIn[6] => ~NO_FANOUT~
CPU_DataIn[7] => ~NO_FANOUT~
CPU_DataIn[8] => ~NO_FANOUT~
CPU_DataIn[9] => ~NO_FANOUT~
CPU_DataIn[10] => ~NO_FANOUT~
CPU_DataIn[11] => ~NO_FANOUT~
CPU_DataIn[12] => ~NO_FANOUT~
CPU_DataIn[13] => ~NO_FANOUT~
CPU_DataIn[14] => ~NO_FANOUT~
CPU_DataIn[15] => ~NO_FANOUT~
CPU_DataOut[0] <= CPU_DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[1] <= CPU_DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[2] <= CPU_DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[3] <= CPU_DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[4] <= CPU_DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[5] <= CPU_DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[6] <= CPU_DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[7] <= CPU_DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[8] <= CPU_DataOut[8].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[9] <= CPU_DataOut[9].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[10] <= CPU_DataOut[10].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[11] <= CPU_DataOut[11].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[12] <= CPU_DataOut[12].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[13] <= CPU_DataOut[13].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[14] <= CPU_DataOut[14].DB_MAX_OUTPUT_PORT_TYPE
CPU_DataOut[15] <= CPU_DataOut[15].DB_MAX_OUTPUT_PORT_TYPE
CPU_RW => ~NO_FANOUT~
CPU_AS => ~NO_FANOUT~
CPU_DTACK <= CPU_DTACK.DB_MAX_OUTPUT_PORT_TYPE
CPU_IPL[0] <= <VCC>
CPU_IPL[1] <= <VCC>
CPU_IPL[2] <= <VCC>
Mem_Addr[0] => ~NO_FANOUT~
Mem_Addr[1] => ~NO_FANOUT~
Mem_Addr[2] => ~NO_FANOUT~
Mem_Addr[3] => ~NO_FANOUT~
Mem_Addr[4] => ~NO_FANOUT~
Mem_Addr[5] => ~NO_FANOUT~
Mem_Addr[6] => ~NO_FANOUT~
Mem_Addr[7] => ~NO_FANOUT~
Mem_Addr[8] => ~NO_FANOUT~
Mem_Addr[9] => ~NO_FANOUT~
Mem_Addr[10] => ~NO_FANOUT~
Mem_Addr[11] => ~NO_FANOUT~
Mem_Addr[12] => ~NO_FANOUT~
Mem_Addr[13] => ~NO_FANOUT~
Mem_Addr[14] => ~NO_FANOUT~
Mem_Addr[15] => ~NO_FANOUT~
Mem_Data[0] <> <UNC>
Mem_Data[1] <> <UNC>
Mem_Data[2] <> <UNC>
Mem_Data[3] <> <UNC>
Mem_Data[4] <> <UNC>
Mem_Data[5] <> <UNC>
Mem_Data[6] <> <UNC>
Mem_Data[7] <> <UNC>
Mem_Data[8] <> <UNC>
Mem_Data[9] <> <UNC>
Mem_Data[10] <> <UNC>
Mem_Data[11] <> <UNC>
Mem_Data[12] <> <UNC>
Mem_Data[13] <> <UNC>
Mem_Data[14] <> <UNC>
Mem_Data[15] <> <UNC>
Mem_RW => ~NO_FANOUT~
Mem_AS => ~NO_FANOUT~
Mem_DTACK <= comb.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]


|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component
wren_a => altsyncram_60l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_60l1:auto_generated.data_a[0]
data_a[1] => altsyncram_60l1:auto_generated.data_a[1]
data_a[2] => altsyncram_60l1:auto_generated.data_a[2]
data_a[3] => altsyncram_60l1:auto_generated.data_a[3]
data_a[4] => altsyncram_60l1:auto_generated.data_a[4]
data_a[5] => altsyncram_60l1:auto_generated.data_a[5]
data_a[6] => altsyncram_60l1:auto_generated.data_a[6]
data_a[7] => altsyncram_60l1:auto_generated.data_a[7]
data_a[8] => altsyncram_60l1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_60l1:auto_generated.address_a[0]
address_a[1] => altsyncram_60l1:auto_generated.address_a[1]
address_a[2] => altsyncram_60l1:auto_generated.address_a[2]
address_a[3] => altsyncram_60l1:auto_generated.address_a[3]
address_a[4] => altsyncram_60l1:auto_generated.address_a[4]
address_a[5] => altsyncram_60l1:auto_generated.address_a[5]
address_a[6] => altsyncram_60l1:auto_generated.address_a[6]
address_a[7] => altsyncram_60l1:auto_generated.address_a[7]
address_a[8] => altsyncram_60l1:auto_generated.address_a[8]
address_b[0] => altsyncram_60l1:auto_generated.address_b[0]
address_b[1] => altsyncram_60l1:auto_generated.address_b[1]
address_b[2] => altsyncram_60l1:auto_generated.address_b[2]
address_b[3] => altsyncram_60l1:auto_generated.address_b[3]
address_b[4] => altsyncram_60l1:auto_generated.address_b[4]
address_b[5] => altsyncram_60l1:auto_generated.address_b[5]
address_b[6] => altsyncram_60l1:auto_generated.address_b[6]
address_b[7] => altsyncram_60l1:auto_generated.address_b[7]
address_b[8] => altsyncram_60l1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_60l1:auto_generated.clock0
clock1 => altsyncram_60l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_60l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_60l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_60l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_60l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_60l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_60l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_60l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_60l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_60l1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated
address_a[0] => altsyncram_o4l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_o4l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_o4l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_o4l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_o4l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_o4l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_o4l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_o4l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_o4l1:altsyncram1.address_b[8]
address_b[0] => altsyncram_o4l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_o4l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_o4l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_o4l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_o4l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_o4l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_o4l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_o4l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_o4l1:altsyncram1.address_a[8]
clock0 => altsyncram_o4l1:altsyncram1.clock1
clock1 => altsyncram_o4l1:altsyncram1.clock0
data_a[0] => altsyncram_o4l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_o4l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_o4l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_o4l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_o4l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_o4l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_o4l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_o4l1:altsyncram1.data_b[7]
data_a[8] => altsyncram_o4l1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_o4l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_o4l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_o4l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_o4l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_o4l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_o4l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_o4l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_o4l1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_o4l1:altsyncram1.q_a[8]
wren_a => altsyncram_o4l1:altsyncram1.clocken1
wren_a => altsyncram_o4l1:altsyncram1.wren_b


|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component
wren_a => altsyncram_avk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_avk1:auto_generated.data_a[0]
data_a[1] => altsyncram_avk1:auto_generated.data_a[1]
data_a[2] => altsyncram_avk1:auto_generated.data_a[2]
data_a[3] => altsyncram_avk1:auto_generated.data_a[3]
data_a[4] => altsyncram_avk1:auto_generated.data_a[4]
data_a[5] => altsyncram_avk1:auto_generated.data_a[5]
data_a[6] => altsyncram_avk1:auto_generated.data_a[6]
data_a[7] => altsyncram_avk1:auto_generated.data_a[7]
data_a[8] => altsyncram_avk1:auto_generated.data_a[8]
data_a[9] => altsyncram_avk1:auto_generated.data_a[9]
data_a[10] => altsyncram_avk1:auto_generated.data_a[10]
data_a[11] => altsyncram_avk1:auto_generated.data_a[11]
data_a[12] => altsyncram_avk1:auto_generated.data_a[12]
data_a[13] => altsyncram_avk1:auto_generated.data_a[13]
data_a[14] => altsyncram_avk1:auto_generated.data_a[14]
data_a[15] => altsyncram_avk1:auto_generated.data_a[15]
data_a[16] => altsyncram_avk1:auto_generated.data_a[16]
data_a[17] => altsyncram_avk1:auto_generated.data_a[17]
data_a[18] => altsyncram_avk1:auto_generated.data_a[18]
data_a[19] => altsyncram_avk1:auto_generated.data_a[19]
data_a[20] => altsyncram_avk1:auto_generated.data_a[20]
data_a[21] => altsyncram_avk1:auto_generated.data_a[21]
data_a[22] => altsyncram_avk1:auto_generated.data_a[22]
data_a[23] => altsyncram_avk1:auto_generated.data_a[23]
data_a[24] => altsyncram_avk1:auto_generated.data_a[24]
data_a[25] => altsyncram_avk1:auto_generated.data_a[25]
data_a[26] => altsyncram_avk1:auto_generated.data_a[26]
data_a[27] => altsyncram_avk1:auto_generated.data_a[27]
data_a[28] => altsyncram_avk1:auto_generated.data_a[28]
data_a[29] => altsyncram_avk1:auto_generated.data_a[29]
data_a[30] => altsyncram_avk1:auto_generated.data_a[30]
data_a[31] => altsyncram_avk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_avk1:auto_generated.address_a[0]
address_a[1] => altsyncram_avk1:auto_generated.address_a[1]
address_a[2] => altsyncram_avk1:auto_generated.address_a[2]
address_a[3] => altsyncram_avk1:auto_generated.address_a[3]
address_a[4] => altsyncram_avk1:auto_generated.address_a[4]
address_b[0] => altsyncram_avk1:auto_generated.address_b[0]
address_b[1] => altsyncram_avk1:auto_generated.address_b[1]
address_b[2] => altsyncram_avk1:auto_generated.address_b[2]
address_b[3] => altsyncram_avk1:auto_generated.address_b[3]
address_b[4] => altsyncram_avk1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_avk1:auto_generated.clock0
clock1 => altsyncram_avk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_avk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_avk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_avk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_avk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_avk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_avk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_avk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_avk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_avk1:auto_generated.q_b[8]
q_b[9] <= altsyncram_avk1:auto_generated.q_b[9]
q_b[10] <= altsyncram_avk1:auto_generated.q_b[10]
q_b[11] <= altsyncram_avk1:auto_generated.q_b[11]
q_b[12] <= altsyncram_avk1:auto_generated.q_b[12]
q_b[13] <= altsyncram_avk1:auto_generated.q_b[13]
q_b[14] <= altsyncram_avk1:auto_generated.q_b[14]
q_b[15] <= altsyncram_avk1:auto_generated.q_b[15]
q_b[16] <= altsyncram_avk1:auto_generated.q_b[16]
q_b[17] <= altsyncram_avk1:auto_generated.q_b[17]
q_b[18] <= altsyncram_avk1:auto_generated.q_b[18]
q_b[19] <= altsyncram_avk1:auto_generated.q_b[19]
q_b[20] <= altsyncram_avk1:auto_generated.q_b[20]
q_b[21] <= altsyncram_avk1:auto_generated.q_b[21]
q_b[22] <= altsyncram_avk1:auto_generated.q_b[22]
q_b[23] <= altsyncram_avk1:auto_generated.q_b[23]
q_b[24] <= altsyncram_avk1:auto_generated.q_b[24]
q_b[25] <= altsyncram_avk1:auto_generated.q_b[25]
q_b[26] <= altsyncram_avk1:auto_generated.q_b[26]
q_b[27] <= altsyncram_avk1:auto_generated.q_b[27]
q_b[28] <= altsyncram_avk1:auto_generated.q_b[28]
q_b[29] <= altsyncram_avk1:auto_generated.q_b[29]
q_b[30] <= altsyncram_avk1:auto_generated.q_b[30]
q_b[31] <= altsyncram_avk1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component
data[0] => dcfifo_bei1:auto_generated.data[0]
data[1] => dcfifo_bei1:auto_generated.data[1]
data[2] => dcfifo_bei1:auto_generated.data[2]
data[3] => dcfifo_bei1:auto_generated.data[3]
data[4] => dcfifo_bei1:auto_generated.data[4]
data[5] => dcfifo_bei1:auto_generated.data[5]
data[6] => dcfifo_bei1:auto_generated.data[6]
data[7] => dcfifo_bei1:auto_generated.data[7]
data[8] => dcfifo_bei1:auto_generated.data[8]
data[9] => dcfifo_bei1:auto_generated.data[9]
data[10] => dcfifo_bei1:auto_generated.data[10]
data[11] => dcfifo_bei1:auto_generated.data[11]
data[12] => dcfifo_bei1:auto_generated.data[12]
data[13] => dcfifo_bei1:auto_generated.data[13]
data[14] => dcfifo_bei1:auto_generated.data[14]
data[15] => dcfifo_bei1:auto_generated.data[15]
data[16] => dcfifo_bei1:auto_generated.data[16]
data[17] => dcfifo_bei1:auto_generated.data[17]
data[18] => dcfifo_bei1:auto_generated.data[18]
data[19] => dcfifo_bei1:auto_generated.data[19]
data[20] => dcfifo_bei1:auto_generated.data[20]
data[21] => dcfifo_bei1:auto_generated.data[21]
data[22] => dcfifo_bei1:auto_generated.data[22]
data[23] => dcfifo_bei1:auto_generated.data[23]
data[24] => dcfifo_bei1:auto_generated.data[24]
data[25] => dcfifo_bei1:auto_generated.data[25]
data[26] => dcfifo_bei1:auto_generated.data[26]
data[27] => dcfifo_bei1:auto_generated.data[27]
data[28] => dcfifo_bei1:auto_generated.data[28]
data[29] => dcfifo_bei1:auto_generated.data[29]
data[30] => dcfifo_bei1:auto_generated.data[30]
data[31] => dcfifo_bei1:auto_generated.data[31]
q[0] <= dcfifo_bei1:auto_generated.q[0]
q[1] <= dcfifo_bei1:auto_generated.q[1]
q[2] <= dcfifo_bei1:auto_generated.q[2]
q[3] <= dcfifo_bei1:auto_generated.q[3]
q[4] <= dcfifo_bei1:auto_generated.q[4]
q[5] <= dcfifo_bei1:auto_generated.q[5]
q[6] <= dcfifo_bei1:auto_generated.q[6]
q[7] <= dcfifo_bei1:auto_generated.q[7]
q[8] <= dcfifo_bei1:auto_generated.q[8]
q[9] <= dcfifo_bei1:auto_generated.q[9]
q[10] <= dcfifo_bei1:auto_generated.q[10]
q[11] <= dcfifo_bei1:auto_generated.q[11]
q[12] <= dcfifo_bei1:auto_generated.q[12]
q[13] <= dcfifo_bei1:auto_generated.q[13]
q[14] <= dcfifo_bei1:auto_generated.q[14]
q[15] <= dcfifo_bei1:auto_generated.q[15]
q[16] <= dcfifo_bei1:auto_generated.q[16]
q[17] <= dcfifo_bei1:auto_generated.q[17]
q[18] <= dcfifo_bei1:auto_generated.q[18]
q[19] <= dcfifo_bei1:auto_generated.q[19]
q[20] <= dcfifo_bei1:auto_generated.q[20]
q[21] <= dcfifo_bei1:auto_generated.q[21]
q[22] <= dcfifo_bei1:auto_generated.q[22]
q[23] <= dcfifo_bei1:auto_generated.q[23]
q[24] <= dcfifo_bei1:auto_generated.q[24]
q[25] <= dcfifo_bei1:auto_generated.q[25]
q[26] <= dcfifo_bei1:auto_generated.q[26]
q[27] <= dcfifo_bei1:auto_generated.q[27]
q[28] <= dcfifo_bei1:auto_generated.q[28]
q[29] <= dcfifo_bei1:auto_generated.q[29]
q[30] <= dcfifo_bei1:auto_generated.q[30]
q[31] <= dcfifo_bei1:auto_generated.q[31]
rdclk => dcfifo_bei1:auto_generated.rdclk
rdreq => dcfifo_bei1:auto_generated.rdreq
wrclk => dcfifo_bei1:auto_generated.wrclk
wrreq => dcfifo_bei1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= dcfifo_bei1:auto_generated.wrempty
wrfull <= dcfifo_bei1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated
data[0] => altsyncram_b561:fifo_ram.data_a[0]
data[1] => altsyncram_b561:fifo_ram.data_a[1]
data[2] => altsyncram_b561:fifo_ram.data_a[2]
data[3] => altsyncram_b561:fifo_ram.data_a[3]
data[4] => altsyncram_b561:fifo_ram.data_a[4]
data[5] => altsyncram_b561:fifo_ram.data_a[5]
data[6] => altsyncram_b561:fifo_ram.data_a[6]
data[7] => altsyncram_b561:fifo_ram.data_a[7]
data[8] => altsyncram_b561:fifo_ram.data_a[8]
data[9] => altsyncram_b561:fifo_ram.data_a[9]
data[10] => altsyncram_b561:fifo_ram.data_a[10]
data[11] => altsyncram_b561:fifo_ram.data_a[11]
data[12] => altsyncram_b561:fifo_ram.data_a[12]
data[13] => altsyncram_b561:fifo_ram.data_a[13]
data[14] => altsyncram_b561:fifo_ram.data_a[14]
data[15] => altsyncram_b561:fifo_ram.data_a[15]
data[16] => altsyncram_b561:fifo_ram.data_a[16]
data[17] => altsyncram_b561:fifo_ram.data_a[17]
data[18] => altsyncram_b561:fifo_ram.data_a[18]
data[19] => altsyncram_b561:fifo_ram.data_a[19]
data[20] => altsyncram_b561:fifo_ram.data_a[20]
data[21] => altsyncram_b561:fifo_ram.data_a[21]
data[22] => altsyncram_b561:fifo_ram.data_a[22]
data[23] => altsyncram_b561:fifo_ram.data_a[23]
data[24] => altsyncram_b561:fifo_ram.data_a[24]
data[25] => altsyncram_b561:fifo_ram.data_a[25]
data[26] => altsyncram_b561:fifo_ram.data_a[26]
data[27] => altsyncram_b561:fifo_ram.data_a[27]
data[28] => altsyncram_b561:fifo_ram.data_a[28]
data[29] => altsyncram_b561:fifo_ram.data_a[29]
data[30] => altsyncram_b561:fifo_ram.data_a[30]
data[31] => altsyncram_b561:fifo_ram.data_a[31]
q[0] <= altsyncram_b561:fifo_ram.q_b[0]
q[1] <= altsyncram_b561:fifo_ram.q_b[1]
q[2] <= altsyncram_b561:fifo_ram.q_b[2]
q[3] <= altsyncram_b561:fifo_ram.q_b[3]
q[4] <= altsyncram_b561:fifo_ram.q_b[4]
q[5] <= altsyncram_b561:fifo_ram.q_b[5]
q[6] <= altsyncram_b561:fifo_ram.q_b[6]
q[7] <= altsyncram_b561:fifo_ram.q_b[7]
q[8] <= altsyncram_b561:fifo_ram.q_b[8]
q[9] <= altsyncram_b561:fifo_ram.q_b[9]
q[10] <= altsyncram_b561:fifo_ram.q_b[10]
q[11] <= altsyncram_b561:fifo_ram.q_b[11]
q[12] <= altsyncram_b561:fifo_ram.q_b[12]
q[13] <= altsyncram_b561:fifo_ram.q_b[13]
q[14] <= altsyncram_b561:fifo_ram.q_b[14]
q[15] <= altsyncram_b561:fifo_ram.q_b[15]
q[16] <= altsyncram_b561:fifo_ram.q_b[16]
q[17] <= altsyncram_b561:fifo_ram.q_b[17]
q[18] <= altsyncram_b561:fifo_ram.q_b[18]
q[19] <= altsyncram_b561:fifo_ram.q_b[19]
q[20] <= altsyncram_b561:fifo_ram.q_b[20]
q[21] <= altsyncram_b561:fifo_ram.q_b[21]
q[22] <= altsyncram_b561:fifo_ram.q_b[22]
q[23] <= altsyncram_b561:fifo_ram.q_b[23]
q[24] <= altsyncram_b561:fifo_ram.q_b[24]
q[25] <= altsyncram_b561:fifo_ram.q_b[25]
q[26] <= altsyncram_b561:fifo_ram.q_b[26]
q[27] <= altsyncram_b561:fifo_ram.q_b[27]
q[28] <= altsyncram_b561:fifo_ram.q_b[28]
q[29] <= altsyncram_b561:fifo_ram.q_b[29]
q[30] <= altsyncram_b561:fifo_ram.q_b[30]
q[31] <= altsyncram_b561:fifo_ram.q_b[31]
rdclk => a_graycounter_b86:rdptr_g1p.clock
rdclk => altsyncram_b561:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_3u7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_01c:wrptr_g1p.clock
wrclk => a_graycounter_v0c:wrptr_gp.clock
wrclk => altsyncram_b561:fifo_ram.clock0
wrclk => alt_synch_pipe_4u7:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_b86:rdptr_g1p
aclr => counter6a[3].IN0
aclr => counter6a[2].IN0
aclr => counter6a[1].IN0
aclr => counter6a[0].IN0
aclr => parity5.IN0
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_01c:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_v0c:wrptr_gp
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity9.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram
address_a[0] => address_reg[0].DATAIN
address_a[1] => address_reg[1].DATAIN
address_a[2] => address_reg[2].DATAIN
address_b[0] => address_b_wire[0].IN1
address_b[0] => address_stall_emulator_b[0].DATAIN
address_b[1] => address_b_wire[1].IN1
address_b[1] => address_stall_emulator_b[1].DATAIN
address_b[2] => address_b_wire[2].IN1
address_b[2] => address_stall_emulator_b[2].DATAIN
addressstall_b => address_stall_emulator_b[2].IN0
addressstall_b => address_b_wire[2].IN1
addressstall_b => address_b_wire[1].IN1
addressstall_b => address_b_wire[0].IN1
addressstall_b => _.IN0
clock0 => ram_block[255].IN0
clock0 => address_reg[2].CLK
clock0 => address_reg[1].CLK
clock0 => address_reg[0].CLK
clock0 => data_reg[31].CLK
clock0 => data_reg[30].CLK
clock0 => data_reg[29].CLK
clock0 => data_reg[28].CLK
clock0 => data_reg[27].CLK
clock0 => data_reg[26].CLK
clock0 => data_reg[25].CLK
clock0 => data_reg[24].CLK
clock0 => data_reg[23].CLK
clock0 => data_reg[22].CLK
clock0 => data_reg[21].CLK
clock0 => data_reg[20].CLK
clock0 => data_reg[19].CLK
clock0 => data_reg[18].CLK
clock0 => data_reg[17].CLK
clock0 => data_reg[16].CLK
clock0 => data_reg[15].CLK
clock0 => data_reg[14].CLK
clock0 => data_reg[13].CLK
clock0 => data_reg[12].CLK
clock0 => data_reg[11].CLK
clock0 => data_reg[10].CLK
clock0 => data_reg[9].CLK
clock0 => data_reg[8].CLK
clock0 => data_reg[7].CLK
clock0 => data_reg[6].CLK
clock0 => data_reg[5].CLK
clock0 => data_reg[4].CLK
clock0 => data_reg[3].CLK
clock0 => data_reg[2].CLK
clock0 => data_reg[1].CLK
clock0 => data_reg[0].CLK
clock0 => wren_reg.CLK
clock1 => address_stall_emulator_b[2].CLK
clock1 => address_stall_emulator_b[1].CLK
clock1 => address_stall_emulator_b[0].CLK
clock1 => outdata_reg[31].CLK
clock1 => outdata_reg[30].CLK
clock1 => outdata_reg[29].CLK
clock1 => outdata_reg[28].CLK
clock1 => outdata_reg[27].CLK
clock1 => outdata_reg[26].CLK
clock1 => outdata_reg[25].CLK
clock1 => outdata_reg[24].CLK
clock1 => outdata_reg[23].CLK
clock1 => outdata_reg[22].CLK
clock1 => outdata_reg[21].CLK
clock1 => outdata_reg[20].CLK
clock1 => outdata_reg[19].CLK
clock1 => outdata_reg[18].CLK
clock1 => outdata_reg[17].CLK
clock1 => outdata_reg[16].CLK
clock1 => outdata_reg[15].CLK
clock1 => outdata_reg[14].CLK
clock1 => outdata_reg[13].CLK
clock1 => outdata_reg[12].CLK
clock1 => outdata_reg[11].CLK
clock1 => outdata_reg[10].CLK
clock1 => outdata_reg[9].CLK
clock1 => outdata_reg[8].CLK
clock1 => outdata_reg[7].CLK
clock1 => outdata_reg[6].CLK
clock1 => outdata_reg[5].CLK
clock1 => outdata_reg[4].CLK
clock1 => outdata_reg[3].CLK
clock1 => outdata_reg[2].CLK
clock1 => outdata_reg[1].CLK
clock1 => outdata_reg[0].CLK
clock1 => rd_data_out_latch[31].CLK
clock1 => rd_data_out_latch[30].CLK
clock1 => rd_data_out_latch[29].CLK
clock1 => rd_data_out_latch[28].CLK
clock1 => rd_data_out_latch[27].CLK
clock1 => rd_data_out_latch[26].CLK
clock1 => rd_data_out_latch[25].CLK
clock1 => rd_data_out_latch[24].CLK
clock1 => rd_data_out_latch[23].CLK
clock1 => rd_data_out_latch[22].CLK
clock1 => rd_data_out_latch[21].CLK
clock1 => rd_data_out_latch[20].CLK
clock1 => rd_data_out_latch[19].CLK
clock1 => rd_data_out_latch[18].CLK
clock1 => rd_data_out_latch[17].CLK
clock1 => rd_data_out_latch[16].CLK
clock1 => rd_data_out_latch[15].CLK
clock1 => rd_data_out_latch[14].CLK
clock1 => rd_data_out_latch[13].CLK
clock1 => rd_data_out_latch[12].CLK
clock1 => rd_data_out_latch[11].CLK
clock1 => rd_data_out_latch[10].CLK
clock1 => rd_data_out_latch[9].CLK
clock1 => rd_data_out_latch[8].CLK
clock1 => rd_data_out_latch[7].CLK
clock1 => rd_data_out_latch[6].CLK
clock1 => rd_data_out_latch[5].CLK
clock1 => rd_data_out_latch[4].CLK
clock1 => rd_data_out_latch[3].CLK
clock1 => rd_data_out_latch[2].CLK
clock1 => rd_data_out_latch[1].CLK
clock1 => rd_data_out_latch[0].CLK
clocken1 => outdata_reg[31].ENA
clocken1 => outdata_reg[30].ENA
clocken1 => outdata_reg[29].ENA
clocken1 => outdata_reg[28].ENA
clocken1 => outdata_reg[27].ENA
clocken1 => outdata_reg[26].ENA
clocken1 => outdata_reg[25].ENA
clocken1 => outdata_reg[24].ENA
clocken1 => outdata_reg[23].ENA
clocken1 => outdata_reg[22].ENA
clocken1 => outdata_reg[21].ENA
clocken1 => outdata_reg[20].ENA
clocken1 => outdata_reg[19].ENA
clocken1 => outdata_reg[18].ENA
clocken1 => outdata_reg[17].ENA
clocken1 => outdata_reg[16].ENA
clocken1 => outdata_reg[15].ENA
clocken1 => outdata_reg[14].ENA
clocken1 => outdata_reg[13].ENA
clocken1 => outdata_reg[12].ENA
clocken1 => outdata_reg[11].ENA
clocken1 => outdata_reg[10].ENA
clocken1 => outdata_reg[9].ENA
clocken1 => outdata_reg[8].ENA
clocken1 => outdata_reg[7].ENA
clocken1 => outdata_reg[6].ENA
clocken1 => outdata_reg[5].ENA
clocken1 => outdata_reg[4].ENA
clocken1 => outdata_reg[3].ENA
clocken1 => outdata_reg[2].ENA
clocken1 => outdata_reg[1].ENA
clocken1 => outdata_reg[0].ENA
data_a[0] => data_reg[0].DATAIN
data_a[1] => data_reg[1].DATAIN
data_a[2] => data_reg[2].DATAIN
data_a[3] => data_reg[3].DATAIN
data_a[4] => data_reg[4].DATAIN
data_a[5] => data_reg[5].DATAIN
data_a[6] => data_reg[6].DATAIN
data_a[7] => data_reg[7].DATAIN
data_a[8] => data_reg[8].DATAIN
data_a[9] => data_reg[9].DATAIN
data_a[10] => data_reg[10].DATAIN
data_a[11] => data_reg[11].DATAIN
data_a[12] => data_reg[12].DATAIN
data_a[13] => data_reg[13].DATAIN
data_a[14] => data_reg[14].DATAIN
data_a[15] => data_reg[15].DATAIN
data_a[16] => data_reg[16].DATAIN
data_a[17] => data_reg[17].DATAIN
data_a[18] => data_reg[18].DATAIN
data_a[19] => data_reg[19].DATAIN
data_a[20] => data_reg[20].DATAIN
data_a[21] => data_reg[21].DATAIN
data_a[22] => data_reg[22].DATAIN
data_a[23] => data_reg[23].DATAIN
data_a[24] => data_reg[24].DATAIN
data_a[25] => data_reg[25].DATAIN
data_a[26] => data_reg[26].DATAIN
data_a[27] => data_reg[27].DATAIN
data_a[28] => data_reg[28].DATAIN
data_a[29] => data_reg[29].DATAIN
data_a[30] => data_reg[30].DATAIN
data_a[31] => data_reg[31].DATAIN
q_b[0] <= outdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= outdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= outdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= outdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= outdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= outdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= outdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= outdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= outdata_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= outdata_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= outdata_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= outdata_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= outdata_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= outdata_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= outdata_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= outdata_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= outdata_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= outdata_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= outdata_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= outdata_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= outdata_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= outdata_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= outdata_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= outdata_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= outdata_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= outdata_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= outdata_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= outdata_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= outdata_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= outdata_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= outdata_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= outdata_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wren_a => wren_reg.DATAIN


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram|decode_047:address_decoder
data[0] => w_anode188w[1].IN0
data[0] => w_anode205w[1].IN1
data[0] => w_anode215w[1].IN0
data[0] => w_anode225w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode245w[1].IN1
data[0] => w_anode255w[1].IN0
data[0] => w_anode265w[1].IN1
data[1] => w_anode188w[2].IN0
data[1] => w_anode205w[2].IN0
data[1] => w_anode215w[2].IN1
data[1] => w_anode225w[2].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode245w[2].IN0
data[1] => w_anode255w[2].IN1
data[1] => w_anode265w[2].IN1
data[2] => w_anode188w[3].IN0
data[2] => w_anode205w[3].IN0
data[2] => w_anode215w[3].IN0
data[2] => w_anode225w[3].IN0
data[2] => w_anode235w[3].IN1
data[2] => w_anode245w[3].IN1
data[2] => w_anode255w[3].IN1
data[2] => w_anode265w[3].IN1
enable => w_anode188w[1].IN0
enable => w_anode205w[1].IN0
enable => w_anode215w[1].IN0
enable => w_anode225w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode245w[1].IN0
enable => w_anode255w[1].IN0
enable => w_anode265w[1].IN0
eq[0] <= w_anode188w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode265w[3].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram|mux_tv7:output_mux
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN1
data[192] => _.IN1
data[193] => _.IN1
data[193] => _.IN1
data[194] => _.IN1
data[194] => _.IN1
data[195] => _.IN1
data[195] => _.IN1
data[196] => _.IN1
data[196] => _.IN1
data[197] => _.IN1
data[197] => _.IN1
data[198] => _.IN1
data[198] => _.IN1
data[199] => _.IN1
data[199] => _.IN1
data[200] => _.IN1
data[200] => _.IN1
data[201] => _.IN1
data[201] => _.IN1
data[202] => _.IN1
data[202] => _.IN1
data[203] => _.IN1
data[203] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN1
data[216] => _.IN1
data[217] => _.IN1
data[217] => _.IN1
data[218] => _.IN1
data[218] => _.IN1
data[219] => _.IN1
data[219] => _.IN1
data[220] => _.IN1
data[220] => _.IN1
data[221] => _.IN1
data[221] => _.IN1
data[222] => _.IN1
data[222] => _.IN1
data[223] => _.IN1
data[223] => _.IN1
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[31].IN0
sel[2] => _.IN0
sel[2] => result_node[30].IN0
sel[2] => _.IN0
sel[2] => result_node[29].IN0
sel[2] => _.IN0
sel[2] => result_node[28].IN0
sel[2] => _.IN0
sel[2] => result_node[27].IN0
sel[2] => _.IN0
sel[2] => result_node[26].IN0
sel[2] => _.IN0
sel[2] => result_node[25].IN0
sel[2] => _.IN0
sel[2] => result_node[24].IN0
sel[2] => _.IN0
sel[2] => result_node[23].IN0
sel[2] => _.IN0
sel[2] => result_node[22].IN0
sel[2] => _.IN0
sel[2] => result_node[21].IN0
sel[2] => _.IN0
sel[2] => result_node[20].IN0
sel[2] => _.IN0
sel[2] => result_node[19].IN0
sel[2] => _.IN0
sel[2] => result_node[18].IN0
sel[2] => _.IN0
sel[2] => result_node[17].IN0
sel[2] => _.IN0
sel[2] => result_node[16].IN0
sel[2] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe11a[0].CLK
d[0] => dffe11a[0].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp
clock => dffpipe_tu8:dffpipe12.clock
d[0] => dffpipe_tu8:dffpipe12.d[0]
d[1] => dffpipe_tu8:dffpipe12.d[1]
d[2] => dffpipe_tu8:dffpipe12.d[2]
d[3] => dffpipe_tu8:dffpipe12.d[3]
q[0] <= dffpipe_tu8:dffpipe12.q[0]
q[1] <= dffpipe_tu8:dffpipe12.q[1]
q[2] <= dffpipe_tu8:dffpipe12.q[2]
q[3] <= dffpipe_tu8:dffpipe12.q[3]


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe12
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp
clock => dffpipe_uu8:dffpipe15.clock
d[0] => dffpipe_uu8:dffpipe15.d[0]
d[1] => dffpipe_uu8:dffpipe15.d[1]
d[2] => dffpipe_uu8:dffpipe15.d[2]
d[3] => dffpipe_uu8:dffpipe15.d[3]
q[0] <= dffpipe_uu8:dffpipe15.q[0]
q[1] <= dffpipe_uu8:dffpipe15.q[1]
q[2] <= dffpipe_uu8:dffpipe15.q[2]
q[3] <= dffpipe_uu8:dffpipe15.q[3]


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe15
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|cmpr_o16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|cmpr_o16:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|cmpr_o16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MDOnAChip|MD_TestPrgROM:TMSSROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rfa1:auto_generated.address_a[0]
address_a[1] => altsyncram_rfa1:auto_generated.address_a[1]
address_a[2] => altsyncram_rfa1:auto_generated.address_a[2]
address_a[3] => altsyncram_rfa1:auto_generated.address_a[3]
address_a[4] => altsyncram_rfa1:auto_generated.address_a[4]
address_a[5] => altsyncram_rfa1:auto_generated.address_a[5]
address_a[6] => altsyncram_rfa1:auto_generated.address_a[6]
address_a[7] => altsyncram_rfa1:auto_generated.address_a[7]
address_a[8] => altsyncram_rfa1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rfa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rfa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rfa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rfa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rfa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rfa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rfa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rfa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rfa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rfa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rfa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rfa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rfa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rfa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rfa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rfa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rfa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_rfa1:auto_generated
address_a[0] => altsyncram_fl92:altsyncram1.address_a[0]
address_a[1] => altsyncram_fl92:altsyncram1.address_a[1]
address_a[2] => altsyncram_fl92:altsyncram1.address_a[2]
address_a[3] => altsyncram_fl92:altsyncram1.address_a[3]
address_a[4] => altsyncram_fl92:altsyncram1.address_a[4]
address_a[5] => altsyncram_fl92:altsyncram1.address_a[5]
address_a[6] => altsyncram_fl92:altsyncram1.address_a[6]
address_a[7] => altsyncram_fl92:altsyncram1.address_a[7]
address_a[8] => altsyncram_fl92:altsyncram1.address_a[8]
clock0 => altsyncram_fl92:altsyncram1.clock0
q_a[0] <= altsyncram_fl92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fl92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fl92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fl92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fl92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fl92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fl92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fl92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fl92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fl92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fl92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fl92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fl92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fl92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fl92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fl92:altsyncram1.q_a[15]


|MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_rfa1:auto_generated|altsyncram_fl92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE


|MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_rfa1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_rfa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MDOnAChip|SevenSegDriver:HexDriver
InputHex[0] => Mux0.IN19
InputHex[0] => Mux1.IN19
InputHex[0] => Mux2.IN19
InputHex[0] => Mux3.IN19
InputHex[0] => Mux4.IN19
InputHex[0] => Mux5.IN19
InputHex[0] => Mux6.IN19
InputHex[1] => Mux0.IN18
InputHex[1] => Mux1.IN18
InputHex[1] => Mux2.IN18
InputHex[1] => Mux3.IN18
InputHex[1] => Mux4.IN18
InputHex[1] => Mux5.IN18
InputHex[1] => Mux6.IN18
InputHex[2] => Mux0.IN17
InputHex[2] => Mux1.IN17
InputHex[2] => Mux2.IN17
InputHex[2] => Mux3.IN17
InputHex[2] => Mux4.IN17
InputHex[2] => Mux5.IN17
InputHex[2] => Mux6.IN17
InputHex[3] => Mux0.IN16
InputHex[3] => Mux1.IN16
InputHex[3] => Mux2.IN16
InputHex[3] => Mux3.IN16
InputHex[3] => Mux4.IN16
InputHex[3] => Mux5.IN16
InputHex[3] => Mux6.IN16
InputHex[4] => Mux7.IN19
InputHex[4] => Mux8.IN19
InputHex[4] => Mux9.IN19
InputHex[4] => Mux10.IN19
InputHex[4] => Mux11.IN19
InputHex[4] => Mux12.IN19
InputHex[4] => Mux13.IN19
InputHex[5] => Mux7.IN18
InputHex[5] => Mux8.IN18
InputHex[5] => Mux9.IN18
InputHex[5] => Mux10.IN18
InputHex[5] => Mux11.IN18
InputHex[5] => Mux12.IN18
InputHex[5] => Mux13.IN18
InputHex[6] => Mux7.IN17
InputHex[6] => Mux8.IN17
InputHex[6] => Mux9.IN17
InputHex[6] => Mux10.IN17
InputHex[6] => Mux11.IN17
InputHex[6] => Mux12.IN17
InputHex[6] => Mux13.IN17
InputHex[7] => Mux7.IN16
InputHex[7] => Mux8.IN16
InputHex[7] => Mux9.IN16
InputHex[7] => Mux10.IN16
InputHex[7] => Mux11.IN16
InputHex[7] => Mux12.IN16
InputHex[7] => Mux13.IN16
InputHex[8] => Mux14.IN19
InputHex[8] => Mux15.IN19
InputHex[8] => Mux16.IN19
InputHex[8] => Mux17.IN19
InputHex[8] => Mux18.IN19
InputHex[8] => Mux19.IN19
InputHex[8] => Mux20.IN19
InputHex[9] => Mux14.IN18
InputHex[9] => Mux15.IN18
InputHex[9] => Mux16.IN18
InputHex[9] => Mux17.IN18
InputHex[9] => Mux18.IN18
InputHex[9] => Mux19.IN18
InputHex[9] => Mux20.IN18
InputHex[10] => Mux14.IN17
InputHex[10] => Mux15.IN17
InputHex[10] => Mux16.IN17
InputHex[10] => Mux17.IN17
InputHex[10] => Mux18.IN17
InputHex[10] => Mux19.IN17
InputHex[10] => Mux20.IN17
InputHex[11] => Mux14.IN16
InputHex[11] => Mux15.IN16
InputHex[11] => Mux16.IN16
InputHex[11] => Mux17.IN16
InputHex[11] => Mux18.IN16
InputHex[11] => Mux19.IN16
InputHex[11] => Mux20.IN16
InputHex[12] => Mux21.IN19
InputHex[12] => Mux22.IN19
InputHex[12] => Mux23.IN19
InputHex[12] => Mux24.IN19
InputHex[12] => Mux25.IN19
InputHex[12] => Mux26.IN19
InputHex[12] => Mux27.IN19
InputHex[13] => Mux21.IN18
InputHex[13] => Mux22.IN18
InputHex[13] => Mux23.IN18
InputHex[13] => Mux24.IN18
InputHex[13] => Mux25.IN18
InputHex[13] => Mux26.IN18
InputHex[13] => Mux27.IN18
InputHex[14] => Mux21.IN17
InputHex[14] => Mux22.IN17
InputHex[14] => Mux23.IN17
InputHex[14] => Mux24.IN17
InputHex[14] => Mux25.IN17
InputHex[14] => Mux26.IN17
InputHex[14] => Mux27.IN17
InputHex[15] => Mux21.IN16
InputHex[15] => Mux22.IN16
InputHex[15] => Mux23.IN16
InputHex[15] => Mux24.IN16
InputHex[15] => Mux25.IN16
InputHex[15] => Mux26.IN16
InputHex[15] => Mux27.IN16
HEX_0[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX_0[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX_1[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX_2[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX_3[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE


