Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 12 13:06:23 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_onBoard_timing_summary_routed.rpt -pb Sistema_onBoard_timing_summary_routed.pb -rpx Sistema_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema_onBoard
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sys/unita_controllo/FSM_onehot_stato_corrente_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.172        0.000                      0                  130        0.118        0.000                      0                  130        3.750        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.172        0.000                      0                  130        0.118        0.000                      0                  130        3.750        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.828ns (19.087%)  route 3.510ns (80.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.725     9.527    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[5]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.698    deb_s/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.828ns (19.087%)  route 3.510ns (80.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.725     9.527    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[6]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.698    deb_s/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.828ns (19.087%)  route 3.510ns (80.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.725     9.527    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[7]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.698    deb_s/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.828ns (19.087%)  route 3.510ns (80.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.725     9.527    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[8]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.698    deb_s/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.674     9.476    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.521    14.893    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[21]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    deb_s/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.674     9.476    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.521    14.893    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[22]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    deb_s/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.674     9.476    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.521    14.893    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[23]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    deb_s/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.674     9.476    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.521    14.893    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[24]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    deb_s/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.828ns (19.305%)  route 3.461ns (80.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.478    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    deb_s/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 deb_s/deb.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.828ns (19.305%)  route 3.461ns (80.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  deb_s/deb.count_reg[10]/Q
                         net (fo=2, routed)           1.010     6.655    deb_s/deb.count_reg_n_0_[10]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  deb_s/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.626     7.405    deb_s/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.529 f  deb_s/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           1.149     8.678    deb_s/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.802 r  deb_s/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.676     9.478    deb_s/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    deb_s/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  deb_s/deb.count_reg[11]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    deb_s/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.733%)  route 0.303ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sys/contatore/temp_c_reg[0]/Q
                         net (fo=9, routed)           0.303     1.953    sys/MEM/MEM_reg_0_7_0_0/A0
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_0_0/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.834    sys/MEM/MEM_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.733%)  route 0.303ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sys/contatore/temp_c_reg[0]/Q
                         net (fo=9, routed)           0.303     1.953    sys/MEM/MEM_reg_0_7_1_1/A0
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_1_1/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.834    sys/MEM/MEM_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.733%)  route 0.303ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sys/contatore/temp_c_reg[0]/Q
                         net (fo=9, routed)           0.303     1.953    sys/MEM/MEM_reg_0_7_2_2/A0
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_2_2/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.834    sys/MEM/MEM_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.733%)  route 0.303ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sys/contatore/temp_c_reg[0]/Q
                         net (fo=9, routed)           0.303     1.953    sys/MEM/MEM_reg_0_7_3_3/A0
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_3_3/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.834    sys/MEM/MEM_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.128     1.801    sys/unita_controllo/Q[0]
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.060     1.568    sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.416%)  route 0.322ns (71.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sys/contatore/temp_c_reg[2]/Q
                         net (fo=7, routed)           0.322     1.959    sys/MEM/MEM_reg_0_7_0_0/A2
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_0_0/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.724    sys/MEM/MEM_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.416%)  route 0.322ns (71.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sys/contatore/temp_c_reg[2]/Q
                         net (fo=7, routed)           0.322     1.959    sys/MEM/MEM_reg_0_7_1_1/A2
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_1_1/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.724    sys/MEM/MEM_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.416%)  route 0.322ns (71.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sys/contatore/temp_c_reg[2]/Q
                         net (fo=7, routed)           0.322     1.959    sys/MEM/MEM_reg_0_7_2_2/A2
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_2_2/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.724    sys/MEM/MEM_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys/contatore/temp_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/MEM/MEM_reg_0_7_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.416%)  route 0.322ns (71.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sys/contatore/temp_c_reg[2]/Q
                         net (fo=7, routed)           0.322     1.959    sys/MEM/MEM_reg_0_7_3_3/A2
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/MEM/MEM_reg_0_7_3_3/WCLK
    SLICE_X2Y39          RAMS32                                       r  sys/MEM/MEM_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.724    sys/MEM/MEM_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 deb_s/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_s/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.509    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_s/deb.count_reg[24]/Q
                         net (fo=2, routed)           0.118     1.768    deb_s/deb.count_reg_n_0_[24]
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  deb_s/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    deb_s/data0[24]
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    deb_s/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  deb_s/deb.count_reg[24]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    deb_s/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     deb_s/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41     deb_s/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41     deb_s/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y36     deb_s/deb.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38     deb_s/deb.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38     deb_s/deb.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y38     deb_s/deb.count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y39     deb_s/deb.count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y39     deb_s/deb.count_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_s/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_s/CLEARED_BTN_reg/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39     sys/MEM/MEM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_s/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_s/CLEARED_BTN_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys/unita_controllo/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            stop
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.284ns (59.746%)  route 2.886ns (40.254%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  sys/unita_controllo/stop_reg/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  sys/unita_controllo/stop_reg/Q
                         net (fo=1, routed)           2.886     3.622    stop_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548     7.170 r  stop_OBUF_inst/O
                         net (fo=0)                   0.000     7.170    stop
    V11                                                               r  stop (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys/unita_controllo/stop_reg/G
                            (positive level-sensitive latch)
  Destination:            stop
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.460ns (63.179%)  route 0.851ns (36.821%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  sys/unita_controllo/stop_reg/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  sys/unita_controllo/stop_reg/Q
                         net (fo=1, routed)           0.851     1.063    stop_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.248     2.312 r  stop_OBUF_inst/O
                         net (fo=0)                   0.000     2.312    stop
    V11                                                               r  stop (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys/MEM/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.051ns (60.436%)  route 2.652ns (39.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  sys/MEM/output_reg[2]/Q
                         net (fo=1, routed)           2.652     8.360    Y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.893 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.893    Y[2]
    J13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 4.042ns (63.013%)  route 2.373ns (36.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  sys/MEM/output_reg[0]/Q
                         net (fo=1, routed)           2.373     8.080    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.604 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.604    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 4.061ns (66.231%)  route 2.071ns (33.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  sys/MEM/output_reg[1]/Q
                         net (fo=1, routed)           2.071     7.778    Y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.321 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.321    Y[1]
    K15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 4.044ns (68.482%)  route 1.861ns (31.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  sys/MEM/output_reg[3]/Q
                         net (fo=1, routed)           1.861     7.569    Y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.095 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.095    Y[3]
    N14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/contatore/temp_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/unita_controllo/stop_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.580ns (31.263%)  route 1.275ns (68.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  sys/contatore/temp_c_reg[0]/Q
                         net (fo=9, routed)           0.736     6.382    sys/unita_controllo/count_temp[0]
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.124     6.506 r  sys/unita_controllo/stop/O
                         net (fo=1, routed)           0.539     7.045    sys/unita_controllo/stop_n_0
    SLICE_X1Y38          LDCE                                         r  sys/unita_controllo/stop_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys/contatore/temp_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/unita_controllo/stop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.375%)  route 0.340ns (64.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/contatore/clock_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  sys/contatore/temp_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sys/contatore/temp_c_reg[1]/Q
                         net (fo=8, routed)           0.157     1.807    sys/unita_controllo/count_temp[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  sys/unita_controllo/stop/O
                         net (fo=1, routed)           0.182     2.034    sys/unita_controllo/stop_n_0
    SLICE_X1Y38          LDCE                                         r  sys/unita_controllo/stop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.391ns (77.785%)  route 0.397ns (22.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sys/MEM/output_reg[3]/Q
                         net (fo=1, routed)           0.397     2.070    Y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.297 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.297    Y[3]
    N14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.408ns (74.040%)  route 0.494ns (25.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sys/MEM/output_reg[1]/Q
                         net (fo=1, routed)           0.494     2.166    Y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.410 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.410    Y[1]
    K15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.389ns (69.885%)  route 0.599ns (30.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sys/MEM/output_reg[0]/Q
                         net (fo=1, routed)           0.599     2.271    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.496 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.496    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys/MEM/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.398ns (65.052%)  route 0.751ns (34.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    sys/MEM/clock_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sys/MEM/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sys/MEM/output_reg[2]/Q
                         net (fo=1, routed)           0.751     2.423    Y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.657 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.657    Y[2]
    J13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.623ns (38.489%)  route 2.594ns (61.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.950     4.218    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517     4.889    deb_s/clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.623ns (38.489%)  route 2.594ns (61.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.950     4.218    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517     4.889    deb_s/clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.623ns (38.489%)  route 2.594ns (61.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.950     4.218    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517     4.889    deb_s/clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 1.623ns (38.489%)  route 2.594ns (61.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.950     4.218    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517     4.889    deb_s/clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  deb_s/deb.count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.623ns (38.641%)  route 2.578ns (61.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.934     4.201    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    deb_s/clock_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.623ns (38.641%)  route 2.578ns (61.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.934     4.201    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    deb_s/clock_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.623ns (38.641%)  route 2.578ns (61.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.934     4.201    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    deb_s/clock_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  deb_s/deb.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.623ns (39.809%)  route 2.455ns (60.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.810     4.078    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518     4.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.623ns (39.809%)  route 2.455ns (60.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.810     4.078    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518     4.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.623ns (39.809%)  route 2.455ns (60.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.644     3.115    deb_s/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.268 r  deb_s/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.810     4.078    deb_s/deb.count[31]_i_2_n_0
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518     4.890    deb_s/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  deb_s/deb.count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.283ns (35.435%)  route 0.516ns (64.565%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.516     0.755    deb_s/reset_IBUF
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.800 r  deb_s/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.800    deb_s/deb.count[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  deb_s/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.863     2.021    deb_s/clock_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  deb_s/deb.count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.238ns (27.002%)  route 0.644ns (72.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.644     0.883    deb_s/reset_IBUF
    SLICE_X2Y38          FDRE                                         r  deb_s/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    deb_s/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  deb_s/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sys/unita_controllo/FSM_onehot_stato_corrente_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.238ns (27.002%)  route 0.644ns (72.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.644     0.883    sys/unita_controllo/in1
    SLICE_X2Y38          FDSE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDSE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.238ns (27.002%)  route 0.644ns (72.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.644     0.883    sys/unita_controllo/in1
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.238ns (27.002%)  route 0.644ns (72.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.644     0.883    sys/unita_controllo/in1
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sys/unita_controllo/FSM_onehot_stato_corrente_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.238ns (27.002%)  route 0.644ns (72.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.644     0.883    sys/unita_controllo/in1
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    sys/unita_controllo/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sys/unita_controllo/FSM_onehot_stato_corrente_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.238ns (26.894%)  route 0.648ns (73.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.648     0.886    deb_s/reset_IBUF
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    deb_s/clock_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb_s/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.238ns (26.894%)  route 0.648ns (73.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.648     0.886    deb_s/reset_IBUF
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    deb_s/clock_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb_s/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.291ns (32.170%)  route 0.614ns (67.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.614     0.860    deb_s/start_IBUF
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.905 r  deb_s/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.905    deb_s/CLEARED_BTN_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  deb_s/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    deb_s/clock_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  deb_s/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb_s/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.291ns (28.284%)  route 0.738ns (71.716%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.738     0.985    deb_s/start_IBUF
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.030 r  deb_s/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.030    deb_s/BTN_state__0[0]
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    deb_s/clock_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  deb_s/FSM_sequential_BTN_state_reg[0]/C





