
yaaaa5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000148  00800100  00007f2c  00007fc0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00007f2c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800248  00800248  00008108  2**0
                  ALLOC
  3 .stab         00005fac  00000000  00000000  00008108  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003047  00000000  00000000  0000e0b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  000110fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001ef  00000000  00000000  0001129b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002f63  00000000  00000000  0001148a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000147c  00000000  00000000  000143ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001406  00000000  00000000  00015869  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00016c70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000353  00000000  00000000  00016e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021b4  00000000  00000000  00017183  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00019337  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 e1 2a 	jmp	0x55c2	; 0x55c2 <__vector_11>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 31 2b 	jmp	0x5662	; 0x5662 <__vector_14>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ec e2       	ldi	r30, 0x2C	; 44
      a0:	ff e7       	ldi	r31, 0x7F	; 127
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 34       	cpi	r26, 0x48	; 72
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a8 e4       	ldi	r26, 0x48	; 72
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 35       	cpi	r26, 0x5E	; 94
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 cf 3b 	call	0x779e	; 0x779e <main>
      c6:	0c 94 94 3f 	jmp	0x7f28	; 0x7f28 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <__subsf3>
      fa:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <__udivdi3>:
     126:	ae e5       	ldi	r26, 0x5E	; 94
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 58 3e 	jmp	0x7cb0	; 0x7cb0 <__prologue_saves__>
     132:	a8 e0       	ldi	r26, 0x08	; 8
     134:	4e 01       	movw	r8, r28
     136:	08 94       	sec
     138:	81 1c       	adc	r8, r1
     13a:	91 1c       	adc	r9, r1
     13c:	f4 01       	movw	r30, r8
     13e:	6a 2e       	mov	r6, r26
     140:	11 92       	st	Z+, r1
     142:	6a 94       	dec	r6
     144:	e9 f7       	brne	.-6      	; 0x140 <__udivdi3+0x1a>
     146:	29 83       	std	Y+1, r18	; 0x01
     148:	3a 83       	std	Y+2, r19	; 0x02
     14a:	4b 83       	std	Y+3, r20	; 0x03
     14c:	5c 83       	std	Y+4, r21	; 0x04
     14e:	6d 83       	std	Y+5, r22	; 0x05
     150:	7e 83       	std	Y+6, r23	; 0x06
     152:	8f 83       	std	Y+7, r24	; 0x07
     154:	98 87       	std	Y+8, r25	; 0x08
     156:	ce 01       	movw	r24, r28
     158:	09 96       	adiw	r24, 0x09	; 9
     15a:	fc 01       	movw	r30, r24
     15c:	11 92       	st	Z+, r1
     15e:	aa 95       	dec	r26
     160:	e9 f7       	brne	.-6      	; 0x15c <__udivdi3+0x36>
     162:	a9 86       	std	Y+9, r10	; 0x09
     164:	ba 86       	std	Y+10, r11	; 0x0a
     166:	cb 86       	std	Y+11, r12	; 0x0b
     168:	dc 86       	std	Y+12, r13	; 0x0c
     16a:	ed 86       	std	Y+13, r14	; 0x0d
     16c:	fe 86       	std	Y+14, r15	; 0x0e
     16e:	0f 87       	std	Y+15, r16	; 0x0f
     170:	18 8b       	std	Y+16, r17	; 0x10
     172:	29 84       	ldd	r2, Y+9	; 0x09
     174:	3a 84       	ldd	r3, Y+10	; 0x0a
     176:	4b 84       	ldd	r4, Y+11	; 0x0b
     178:	5c 84       	ldd	r5, Y+12	; 0x0c
     17a:	ed 84       	ldd	r14, Y+13	; 0x0d
     17c:	fe 84       	ldd	r15, Y+14	; 0x0e
     17e:	0f 85       	ldd	r16, Y+15	; 0x0f
     180:	18 89       	ldd	r17, Y+16	; 0x10
     182:	69 80       	ldd	r6, Y+1	; 0x01
     184:	7a 80       	ldd	r7, Y+2	; 0x02
     186:	8b 80       	ldd	r8, Y+3	; 0x03
     188:	9c 80       	ldd	r9, Y+4	; 0x04
     18a:	6d a6       	std	Y+45, r6	; 0x2d
     18c:	7e a6       	std	Y+46, r7	; 0x2e
     18e:	8f a6       	std	Y+47, r8	; 0x2f
     190:	98 aa       	std	Y+48, r9	; 0x30
     192:	6d 80       	ldd	r6, Y+5	; 0x05
     194:	7e 80       	ldd	r7, Y+6	; 0x06
     196:	8f 80       	ldd	r8, Y+7	; 0x07
     198:	98 84       	ldd	r9, Y+8	; 0x08
     19a:	e1 14       	cp	r14, r1
     19c:	f1 04       	cpc	r15, r1
     19e:	01 05       	cpc	r16, r1
     1a0:	11 05       	cpc	r17, r1
     1a2:	09 f0       	breq	.+2      	; 0x1a6 <__udivdi3+0x80>
     1a4:	b3 c3       	rjmp	.+1894   	; 0x90c <__udivdi3+0x7e6>
     1a6:	62 14       	cp	r6, r2
     1a8:	73 04       	cpc	r7, r3
     1aa:	84 04       	cpc	r8, r4
     1ac:	95 04       	cpc	r9, r5
     1ae:	08 f0       	brcs	.+2      	; 0x1b2 <__udivdi3+0x8c>
     1b0:	3d c1       	rjmp	.+634    	; 0x42c <__udivdi3+0x306>
     1b2:	00 e0       	ldi	r16, 0x00	; 0
     1b4:	20 16       	cp	r2, r16
     1b6:	00 e0       	ldi	r16, 0x00	; 0
     1b8:	30 06       	cpc	r3, r16
     1ba:	01 e0       	ldi	r16, 0x01	; 1
     1bc:	40 06       	cpc	r4, r16
     1be:	00 e0       	ldi	r16, 0x00	; 0
     1c0:	50 06       	cpc	r5, r16
     1c2:	88 f4       	brcc	.+34     	; 0x1e6 <__udivdi3+0xc0>
     1c4:	1f ef       	ldi	r17, 0xFF	; 255
     1c6:	21 16       	cp	r2, r17
     1c8:	31 04       	cpc	r3, r1
     1ca:	41 04       	cpc	r4, r1
     1cc:	51 04       	cpc	r5, r1
     1ce:	39 f0       	breq	.+14     	; 0x1de <__udivdi3+0xb8>
     1d0:	30 f0       	brcs	.+12     	; 0x1de <__udivdi3+0xb8>
     1d2:	48 e0       	ldi	r20, 0x08	; 8
     1d4:	e4 2e       	mov	r14, r20
     1d6:	f1 2c       	mov	r15, r1
     1d8:	01 2d       	mov	r16, r1
     1da:	11 2d       	mov	r17, r1
     1dc:	18 c0       	rjmp	.+48     	; 0x20e <__udivdi3+0xe8>
     1de:	ee 24       	eor	r14, r14
     1e0:	ff 24       	eor	r15, r15
     1e2:	87 01       	movw	r16, r14
     1e4:	14 c0       	rjmp	.+40     	; 0x20e <__udivdi3+0xe8>
     1e6:	20 e0       	ldi	r18, 0x00	; 0
     1e8:	22 16       	cp	r2, r18
     1ea:	20 e0       	ldi	r18, 0x00	; 0
     1ec:	32 06       	cpc	r3, r18
     1ee:	20 e0       	ldi	r18, 0x00	; 0
     1f0:	42 06       	cpc	r4, r18
     1f2:	21 e0       	ldi	r18, 0x01	; 1
     1f4:	52 06       	cpc	r5, r18
     1f6:	30 f0       	brcs	.+12     	; 0x204 <__udivdi3+0xde>
     1f8:	38 e1       	ldi	r19, 0x18	; 24
     1fa:	e3 2e       	mov	r14, r19
     1fc:	f1 2c       	mov	r15, r1
     1fe:	01 2d       	mov	r16, r1
     200:	11 2d       	mov	r17, r1
     202:	05 c0       	rjmp	.+10     	; 0x20e <__udivdi3+0xe8>
     204:	20 e1       	ldi	r18, 0x10	; 16
     206:	e2 2e       	mov	r14, r18
     208:	f1 2c       	mov	r15, r1
     20a:	01 2d       	mov	r16, r1
     20c:	11 2d       	mov	r17, r1
     20e:	d2 01       	movw	r26, r4
     210:	c1 01       	movw	r24, r2
     212:	0e 2c       	mov	r0, r14
     214:	04 c0       	rjmp	.+8      	; 0x21e <__udivdi3+0xf8>
     216:	b6 95       	lsr	r27
     218:	a7 95       	ror	r26
     21a:	97 95       	ror	r25
     21c:	87 95       	ror	r24
     21e:	0a 94       	dec	r0
     220:	d2 f7       	brpl	.-12     	; 0x216 <__udivdi3+0xf0>
     222:	83 5c       	subi	r24, 0xC3	; 195
     224:	9e 4f       	sbci	r25, 0xFE	; 254
     226:	dc 01       	movw	r26, r24
     228:	2c 91       	ld	r18, X
     22a:	80 e2       	ldi	r24, 0x20	; 32
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	a0 e0       	ldi	r26, 0x00	; 0
     230:	b0 e0       	ldi	r27, 0x00	; 0
     232:	8e 19       	sub	r24, r14
     234:	9f 09       	sbc	r25, r15
     236:	a0 0b       	sbc	r26, r16
     238:	b1 0b       	sbc	r27, r17
     23a:	7c 01       	movw	r14, r24
     23c:	8d 01       	movw	r16, r26
     23e:	e2 1a       	sub	r14, r18
     240:	f1 08       	sbc	r15, r1
     242:	01 09       	sbc	r16, r1
     244:	11 09       	sbc	r17, r1
     246:	e1 14       	cp	r14, r1
     248:	f1 04       	cpc	r15, r1
     24a:	01 05       	cpc	r16, r1
     24c:	11 05       	cpc	r17, r1
     24e:	a1 f1       	breq	.+104    	; 0x2b8 <__udivdi3+0x192>
     250:	0e 2c       	mov	r0, r14
     252:	04 c0       	rjmp	.+8      	; 0x25c <__udivdi3+0x136>
     254:	22 0c       	add	r2, r2
     256:	33 1c       	adc	r3, r3
     258:	44 1c       	adc	r4, r4
     25a:	55 1c       	adc	r5, r5
     25c:	0a 94       	dec	r0
     25e:	d2 f7       	brpl	.-12     	; 0x254 <__udivdi3+0x12e>
     260:	a4 01       	movw	r20, r8
     262:	93 01       	movw	r18, r6
     264:	0e 2c       	mov	r0, r14
     266:	04 c0       	rjmp	.+8      	; 0x270 <__udivdi3+0x14a>
     268:	22 0f       	add	r18, r18
     26a:	33 1f       	adc	r19, r19
     26c:	44 1f       	adc	r20, r20
     26e:	55 1f       	adc	r21, r21
     270:	0a 94       	dec	r0
     272:	d2 f7       	brpl	.-12     	; 0x268 <__udivdi3+0x142>
     274:	80 e2       	ldi	r24, 0x20	; 32
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	8e 19       	sub	r24, r14
     27a:	9f 09       	sbc	r25, r15
     27c:	6d a4       	ldd	r6, Y+45	; 0x2d
     27e:	7e a4       	ldd	r7, Y+46	; 0x2e
     280:	8f a4       	ldd	r8, Y+47	; 0x2f
     282:	98 a8       	ldd	r9, Y+48	; 0x30
     284:	04 c0       	rjmp	.+8      	; 0x28e <__udivdi3+0x168>
     286:	96 94       	lsr	r9
     288:	87 94       	ror	r8
     28a:	77 94       	ror	r7
     28c:	67 94       	ror	r6
     28e:	8a 95       	dec	r24
     290:	d2 f7       	brpl	.-12     	; 0x286 <__udivdi3+0x160>
     292:	62 2a       	or	r6, r18
     294:	73 2a       	or	r7, r19
     296:	84 2a       	or	r8, r20
     298:	95 2a       	or	r9, r21
     29a:	ad a4       	ldd	r10, Y+45	; 0x2d
     29c:	be a4       	ldd	r11, Y+46	; 0x2e
     29e:	cf a4       	ldd	r12, Y+47	; 0x2f
     2a0:	d8 a8       	ldd	r13, Y+48	; 0x30
     2a2:	04 c0       	rjmp	.+8      	; 0x2ac <__udivdi3+0x186>
     2a4:	aa 0c       	add	r10, r10
     2a6:	bb 1c       	adc	r11, r11
     2a8:	cc 1c       	adc	r12, r12
     2aa:	dd 1c       	adc	r13, r13
     2ac:	ea 94       	dec	r14
     2ae:	d2 f7       	brpl	.-12     	; 0x2a4 <__udivdi3+0x17e>
     2b0:	ad a6       	std	Y+45, r10	; 0x2d
     2b2:	be a6       	std	Y+46, r11	; 0x2e
     2b4:	cf a6       	std	Y+47, r12	; 0x2f
     2b6:	d8 aa       	std	Y+48, r13	; 0x30
     2b8:	62 01       	movw	r12, r4
     2ba:	ee 24       	eor	r14, r14
     2bc:	ff 24       	eor	r15, r15
     2be:	cd aa       	std	Y+53, r12	; 0x35
     2c0:	de aa       	std	Y+54, r13	; 0x36
     2c2:	ef aa       	std	Y+55, r14	; 0x37
     2c4:	f8 ae       	std	Y+56, r15	; 0x38
     2c6:	92 01       	movw	r18, r4
     2c8:	81 01       	movw	r16, r2
     2ca:	20 70       	andi	r18, 0x00	; 0
     2cc:	30 70       	andi	r19, 0x00	; 0
     2ce:	09 af       	std	Y+57, r16	; 0x39
     2d0:	1a af       	std	Y+58, r17	; 0x3a
     2d2:	2b af       	std	Y+59, r18	; 0x3b
     2d4:	3c af       	std	Y+60, r19	; 0x3c
     2d6:	c4 01       	movw	r24, r8
     2d8:	b3 01       	movw	r22, r6
     2da:	a7 01       	movw	r20, r14
     2dc:	96 01       	movw	r18, r12
     2de:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     2e2:	7b 01       	movw	r14, r22
     2e4:	8c 01       	movw	r16, r24
     2e6:	c4 01       	movw	r24, r8
     2e8:	b3 01       	movw	r22, r6
     2ea:	2d a9       	ldd	r18, Y+53	; 0x35
     2ec:	3e a9       	ldd	r19, Y+54	; 0x36
     2ee:	4f a9       	ldd	r20, Y+55	; 0x37
     2f0:	58 ad       	ldd	r21, Y+56	; 0x38
     2f2:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     2f6:	c9 01       	movw	r24, r18
     2f8:	da 01       	movw	r26, r20
     2fa:	3c 01       	movw	r6, r24
     2fc:	4d 01       	movw	r8, r26
     2fe:	c4 01       	movw	r24, r8
     300:	b3 01       	movw	r22, r6
     302:	29 ad       	ldd	r18, Y+57	; 0x39
     304:	3a ad       	ldd	r19, Y+58	; 0x3a
     306:	4b ad       	ldd	r20, Y+59	; 0x3b
     308:	5c ad       	ldd	r21, Y+60	; 0x3c
     30a:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     30e:	9b 01       	movw	r18, r22
     310:	ac 01       	movw	r20, r24
     312:	87 01       	movw	r16, r14
     314:	ff 24       	eor	r15, r15
     316:	ee 24       	eor	r14, r14
     318:	ad a4       	ldd	r10, Y+45	; 0x2d
     31a:	be a4       	ldd	r11, Y+46	; 0x2e
     31c:	cf a4       	ldd	r12, Y+47	; 0x2f
     31e:	d8 a8       	ldd	r13, Y+48	; 0x30
     320:	c6 01       	movw	r24, r12
     322:	aa 27       	eor	r26, r26
     324:	bb 27       	eor	r27, r27
     326:	57 01       	movw	r10, r14
     328:	68 01       	movw	r12, r16
     32a:	a8 2a       	or	r10, r24
     32c:	b9 2a       	or	r11, r25
     32e:	ca 2a       	or	r12, r26
     330:	db 2a       	or	r13, r27
     332:	a2 16       	cp	r10, r18
     334:	b3 06       	cpc	r11, r19
     336:	c4 06       	cpc	r12, r20
     338:	d5 06       	cpc	r13, r21
     33a:	e0 f4       	brcc	.+56     	; 0x374 <__udivdi3+0x24e>
     33c:	08 94       	sec
     33e:	61 08       	sbc	r6, r1
     340:	71 08       	sbc	r7, r1
     342:	81 08       	sbc	r8, r1
     344:	91 08       	sbc	r9, r1
     346:	a2 0c       	add	r10, r2
     348:	b3 1c       	adc	r11, r3
     34a:	c4 1c       	adc	r12, r4
     34c:	d5 1c       	adc	r13, r5
     34e:	a2 14       	cp	r10, r2
     350:	b3 04       	cpc	r11, r3
     352:	c4 04       	cpc	r12, r4
     354:	d5 04       	cpc	r13, r5
     356:	70 f0       	brcs	.+28     	; 0x374 <__udivdi3+0x24e>
     358:	a2 16       	cp	r10, r18
     35a:	b3 06       	cpc	r11, r19
     35c:	c4 06       	cpc	r12, r20
     35e:	d5 06       	cpc	r13, r21
     360:	48 f4       	brcc	.+18     	; 0x374 <__udivdi3+0x24e>
     362:	08 94       	sec
     364:	61 08       	sbc	r6, r1
     366:	71 08       	sbc	r7, r1
     368:	81 08       	sbc	r8, r1
     36a:	91 08       	sbc	r9, r1
     36c:	a2 0c       	add	r10, r2
     36e:	b3 1c       	adc	r11, r3
     370:	c4 1c       	adc	r12, r4
     372:	d5 1c       	adc	r13, r5
     374:	a2 1a       	sub	r10, r18
     376:	b3 0a       	sbc	r11, r19
     378:	c4 0a       	sbc	r12, r20
     37a:	d5 0a       	sbc	r13, r21
     37c:	c6 01       	movw	r24, r12
     37e:	b5 01       	movw	r22, r10
     380:	2d a9       	ldd	r18, Y+53	; 0x35
     382:	3e a9       	ldd	r19, Y+54	; 0x36
     384:	4f a9       	ldd	r20, Y+55	; 0x37
     386:	58 ad       	ldd	r21, Y+56	; 0x38
     388:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     38c:	7b 01       	movw	r14, r22
     38e:	8c 01       	movw	r16, r24
     390:	c6 01       	movw	r24, r12
     392:	b5 01       	movw	r22, r10
     394:	2d a9       	ldd	r18, Y+53	; 0x35
     396:	3e a9       	ldd	r19, Y+54	; 0x36
     398:	4f a9       	ldd	r20, Y+55	; 0x37
     39a:	58 ad       	ldd	r21, Y+56	; 0x38
     39c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     3a0:	c9 01       	movw	r24, r18
     3a2:	da 01       	movw	r26, r20
     3a4:	5c 01       	movw	r10, r24
     3a6:	6d 01       	movw	r12, r26
     3a8:	c6 01       	movw	r24, r12
     3aa:	b5 01       	movw	r22, r10
     3ac:	29 ad       	ldd	r18, Y+57	; 0x39
     3ae:	3a ad       	ldd	r19, Y+58	; 0x3a
     3b0:	4b ad       	ldd	r20, Y+59	; 0x3b
     3b2:	5c ad       	ldd	r21, Y+60	; 0x3c
     3b4:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     3b8:	9b 01       	movw	r18, r22
     3ba:	ac 01       	movw	r20, r24
     3bc:	87 01       	movw	r16, r14
     3be:	ff 24       	eor	r15, r15
     3c0:	ee 24       	eor	r14, r14
     3c2:	8d a5       	ldd	r24, Y+45	; 0x2d
     3c4:	9e a5       	ldd	r25, Y+46	; 0x2e
     3c6:	af a5       	ldd	r26, Y+47	; 0x2f
     3c8:	b8 a9       	ldd	r27, Y+48	; 0x30
     3ca:	a0 70       	andi	r26, 0x00	; 0
     3cc:	b0 70       	andi	r27, 0x00	; 0
     3ce:	e8 2a       	or	r14, r24
     3d0:	f9 2a       	or	r15, r25
     3d2:	0a 2b       	or	r16, r26
     3d4:	1b 2b       	or	r17, r27
     3d6:	e2 16       	cp	r14, r18
     3d8:	f3 06       	cpc	r15, r19
     3da:	04 07       	cpc	r16, r20
     3dc:	15 07       	cpc	r17, r21
     3de:	c0 f4       	brcc	.+48     	; 0x410 <__udivdi3+0x2ea>
     3e0:	08 94       	sec
     3e2:	a1 08       	sbc	r10, r1
     3e4:	b1 08       	sbc	r11, r1
     3e6:	c1 08       	sbc	r12, r1
     3e8:	d1 08       	sbc	r13, r1
     3ea:	e2 0c       	add	r14, r2
     3ec:	f3 1c       	adc	r15, r3
     3ee:	04 1d       	adc	r16, r4
     3f0:	15 1d       	adc	r17, r5
     3f2:	e2 14       	cp	r14, r2
     3f4:	f3 04       	cpc	r15, r3
     3f6:	04 05       	cpc	r16, r4
     3f8:	15 05       	cpc	r17, r5
     3fa:	50 f0       	brcs	.+20     	; 0x410 <__udivdi3+0x2ea>
     3fc:	e2 16       	cp	r14, r18
     3fe:	f3 06       	cpc	r15, r19
     400:	04 07       	cpc	r16, r20
     402:	15 07       	cpc	r17, r21
     404:	28 f4       	brcc	.+10     	; 0x410 <__udivdi3+0x2ea>
     406:	08 94       	sec
     408:	a1 08       	sbc	r10, r1
     40a:	b1 08       	sbc	r11, r1
     40c:	c1 08       	sbc	r12, r1
     40e:	d1 08       	sbc	r13, r1
     410:	d3 01       	movw	r26, r6
     412:	99 27       	eor	r25, r25
     414:	88 27       	eor	r24, r24
     416:	86 01       	movw	r16, r12
     418:	75 01       	movw	r14, r10
     41a:	e8 2a       	or	r14, r24
     41c:	f9 2a       	or	r15, r25
     41e:	0a 2b       	or	r16, r26
     420:	1b 2b       	or	r17, r27
     422:	e9 aa       	std	Y+49, r14	; 0x31
     424:	fa aa       	std	Y+50, r15	; 0x32
     426:	0b ab       	std	Y+51, r16	; 0x33
     428:	1c ab       	std	Y+52, r17	; 0x34
     42a:	cf c4       	rjmp	.+2462   	; 0xdca <__udivdi3+0xca4>
     42c:	21 14       	cp	r2, r1
     42e:	31 04       	cpc	r3, r1
     430:	41 04       	cpc	r4, r1
     432:	51 04       	cpc	r5, r1
     434:	71 f4       	brne	.+28     	; 0x452 <__udivdi3+0x32c>
     436:	61 e0       	ldi	r22, 0x01	; 1
     438:	70 e0       	ldi	r23, 0x00	; 0
     43a:	80 e0       	ldi	r24, 0x00	; 0
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	20 e0       	ldi	r18, 0x00	; 0
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	40 e0       	ldi	r20, 0x00	; 0
     444:	50 e0       	ldi	r21, 0x00	; 0
     446:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     44a:	c9 01       	movw	r24, r18
     44c:	da 01       	movw	r26, r20
     44e:	1c 01       	movw	r2, r24
     450:	2d 01       	movw	r4, r26
     452:	00 e0       	ldi	r16, 0x00	; 0
     454:	20 16       	cp	r2, r16
     456:	00 e0       	ldi	r16, 0x00	; 0
     458:	30 06       	cpc	r3, r16
     45a:	01 e0       	ldi	r16, 0x01	; 1
     45c:	40 06       	cpc	r4, r16
     45e:	00 e0       	ldi	r16, 0x00	; 0
     460:	50 06       	cpc	r5, r16
     462:	88 f4       	brcc	.+34     	; 0x486 <__udivdi3+0x360>
     464:	1f ef       	ldi	r17, 0xFF	; 255
     466:	21 16       	cp	r2, r17
     468:	31 04       	cpc	r3, r1
     46a:	41 04       	cpc	r4, r1
     46c:	51 04       	cpc	r5, r1
     46e:	31 f0       	breq	.+12     	; 0x47c <__udivdi3+0x356>
     470:	28 f0       	brcs	.+10     	; 0x47c <__udivdi3+0x356>
     472:	48 e0       	ldi	r20, 0x08	; 8
     474:	50 e0       	ldi	r21, 0x00	; 0
     476:	60 e0       	ldi	r22, 0x00	; 0
     478:	70 e0       	ldi	r23, 0x00	; 0
     47a:	17 c0       	rjmp	.+46     	; 0x4aa <__udivdi3+0x384>
     47c:	40 e0       	ldi	r20, 0x00	; 0
     47e:	50 e0       	ldi	r21, 0x00	; 0
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	70 e0       	ldi	r23, 0x00	; 0
     484:	12 c0       	rjmp	.+36     	; 0x4aa <__udivdi3+0x384>
     486:	20 e0       	ldi	r18, 0x00	; 0
     488:	22 16       	cp	r2, r18
     48a:	20 e0       	ldi	r18, 0x00	; 0
     48c:	32 06       	cpc	r3, r18
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	42 06       	cpc	r4, r18
     492:	21 e0       	ldi	r18, 0x01	; 1
     494:	52 06       	cpc	r5, r18
     496:	28 f0       	brcs	.+10     	; 0x4a2 <__udivdi3+0x37c>
     498:	48 e1       	ldi	r20, 0x18	; 24
     49a:	50 e0       	ldi	r21, 0x00	; 0
     49c:	60 e0       	ldi	r22, 0x00	; 0
     49e:	70 e0       	ldi	r23, 0x00	; 0
     4a0:	04 c0       	rjmp	.+8      	; 0x4aa <__udivdi3+0x384>
     4a2:	40 e1       	ldi	r20, 0x10	; 16
     4a4:	50 e0       	ldi	r21, 0x00	; 0
     4a6:	60 e0       	ldi	r22, 0x00	; 0
     4a8:	70 e0       	ldi	r23, 0x00	; 0
     4aa:	d2 01       	movw	r26, r4
     4ac:	c1 01       	movw	r24, r2
     4ae:	04 2e       	mov	r0, r20
     4b0:	04 c0       	rjmp	.+8      	; 0x4ba <__udivdi3+0x394>
     4b2:	b6 95       	lsr	r27
     4b4:	a7 95       	ror	r26
     4b6:	97 95       	ror	r25
     4b8:	87 95       	ror	r24
     4ba:	0a 94       	dec	r0
     4bc:	d2 f7       	brpl	.-12     	; 0x4b2 <__udivdi3+0x38c>
     4be:	83 5c       	subi	r24, 0xC3	; 195
     4c0:	9e 4f       	sbci	r25, 0xFE	; 254
     4c2:	dc 01       	movw	r26, r24
     4c4:	2c 91       	ld	r18, X
     4c6:	e0 e2       	ldi	r30, 0x20	; 32
     4c8:	ee 2e       	mov	r14, r30
     4ca:	f1 2c       	mov	r15, r1
     4cc:	01 2d       	mov	r16, r1
     4ce:	11 2d       	mov	r17, r1
     4d0:	d8 01       	movw	r26, r16
     4d2:	c7 01       	movw	r24, r14
     4d4:	84 1b       	sub	r24, r20
     4d6:	95 0b       	sbc	r25, r21
     4d8:	a6 0b       	sbc	r26, r22
     4da:	b7 0b       	sbc	r27, r23
     4dc:	82 1b       	sub	r24, r18
     4de:	91 09       	sbc	r25, r1
     4e0:	a1 09       	sbc	r26, r1
     4e2:	b1 09       	sbc	r27, r1
     4e4:	00 97       	sbiw	r24, 0x00	; 0
     4e6:	a1 05       	cpc	r26, r1
     4e8:	b1 05       	cpc	r27, r1
     4ea:	61 f4       	brne	.+24     	; 0x504 <__udivdi3+0x3de>
     4ec:	64 01       	movw	r12, r8
     4ee:	53 01       	movw	r10, r6
     4f0:	a2 18       	sub	r10, r2
     4f2:	b3 08       	sbc	r11, r3
     4f4:	c4 08       	sbc	r12, r4
     4f6:	d5 08       	sbc	r13, r5
     4f8:	31 e0       	ldi	r19, 0x01	; 1
     4fa:	63 2e       	mov	r6, r19
     4fc:	71 2c       	mov	r7, r1
     4fe:	81 2c       	mov	r8, r1
     500:	91 2c       	mov	r9, r1
     502:	1e c1       	rjmp	.+572    	; 0x740 <__udivdi3+0x61a>
     504:	6f 96       	adiw	r28, 0x1f	; 31
     506:	8f af       	std	Y+63, r24	; 0x3f
     508:	6f 97       	sbiw	r28, 0x1f	; 31
     50a:	08 2e       	mov	r0, r24
     50c:	04 c0       	rjmp	.+8      	; 0x516 <__udivdi3+0x3f0>
     50e:	22 0c       	add	r2, r2
     510:	33 1c       	adc	r3, r3
     512:	44 1c       	adc	r4, r4
     514:	55 1c       	adc	r5, r5
     516:	0a 94       	dec	r0
     518:	d2 f7       	brpl	.-12     	; 0x50e <__udivdi3+0x3e8>
     51a:	ee 2d       	mov	r30, r14
     51c:	e8 1b       	sub	r30, r24
     51e:	64 01       	movw	r12, r8
     520:	53 01       	movw	r10, r6
     522:	0e 2e       	mov	r0, r30
     524:	04 c0       	rjmp	.+8      	; 0x52e <__udivdi3+0x408>
     526:	d6 94       	lsr	r13
     528:	c7 94       	ror	r12
     52a:	b7 94       	ror	r11
     52c:	a7 94       	ror	r10
     52e:	0a 94       	dec	r0
     530:	d2 f7       	brpl	.-12     	; 0x526 <__udivdi3+0x400>
     532:	a4 01       	movw	r20, r8
     534:	93 01       	movw	r18, r6
     536:	6f 96       	adiw	r28, 0x1f	; 31
     538:	0f ac       	ldd	r0, Y+63	; 0x3f
     53a:	6f 97       	sbiw	r28, 0x1f	; 31
     53c:	04 c0       	rjmp	.+8      	; 0x546 <__udivdi3+0x420>
     53e:	22 0f       	add	r18, r18
     540:	33 1f       	adc	r19, r19
     542:	44 1f       	adc	r20, r20
     544:	55 1f       	adc	r21, r21
     546:	0a 94       	dec	r0
     548:	d2 f7       	brpl	.-12     	; 0x53e <__udivdi3+0x418>
     54a:	6d a4       	ldd	r6, Y+45	; 0x2d
     54c:	7e a4       	ldd	r7, Y+46	; 0x2e
     54e:	8f a4       	ldd	r8, Y+47	; 0x2f
     550:	98 a8       	ldd	r9, Y+48	; 0x30
     552:	0e 2e       	mov	r0, r30
     554:	04 c0       	rjmp	.+8      	; 0x55e <__udivdi3+0x438>
     556:	96 94       	lsr	r9
     558:	87 94       	ror	r8
     55a:	77 94       	ror	r7
     55c:	67 94       	ror	r6
     55e:	0a 94       	dec	r0
     560:	d2 f7       	brpl	.-12     	; 0x556 <__udivdi3+0x430>
     562:	84 01       	movw	r16, r8
     564:	73 01       	movw	r14, r6
     566:	e2 2a       	or	r14, r18
     568:	f3 2a       	or	r15, r19
     56a:	04 2b       	or	r16, r20
     56c:	15 2b       	or	r17, r21
     56e:	e9 a6       	std	Y+41, r14	; 0x29
     570:	fa a6       	std	Y+42, r15	; 0x2a
     572:	0b a7       	std	Y+43, r16	; 0x2b
     574:	1c a7       	std	Y+44, r17	; 0x2c
     576:	32 01       	movw	r6, r4
     578:	88 24       	eor	r8, r8
     57a:	99 24       	eor	r9, r9
     57c:	92 01       	movw	r18, r4
     57e:	81 01       	movw	r16, r2
     580:	20 70       	andi	r18, 0x00	; 0
     582:	30 70       	andi	r19, 0x00	; 0
     584:	21 96       	adiw	r28, 0x01	; 1
     586:	0c af       	std	Y+60, r16	; 0x3c
     588:	1d af       	std	Y+61, r17	; 0x3d
     58a:	2e af       	std	Y+62, r18	; 0x3e
     58c:	3f af       	std	Y+63, r19	; 0x3f
     58e:	21 97       	sbiw	r28, 0x01	; 1
     590:	c6 01       	movw	r24, r12
     592:	b5 01       	movw	r22, r10
     594:	a4 01       	movw	r20, r8
     596:	93 01       	movw	r18, r6
     598:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     59c:	7b 01       	movw	r14, r22
     59e:	8c 01       	movw	r16, r24
     5a0:	c6 01       	movw	r24, r12
     5a2:	b5 01       	movw	r22, r10
     5a4:	a4 01       	movw	r20, r8
     5a6:	93 01       	movw	r18, r6
     5a8:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     5ac:	c9 01       	movw	r24, r18
     5ae:	da 01       	movw	r26, r20
     5b0:	25 96       	adiw	r28, 0x05	; 5
     5b2:	8c af       	std	Y+60, r24	; 0x3c
     5b4:	9d af       	std	Y+61, r25	; 0x3d
     5b6:	ae af       	std	Y+62, r26	; 0x3e
     5b8:	bf af       	std	Y+63, r27	; 0x3f
     5ba:	25 97       	sbiw	r28, 0x05	; 5
     5bc:	bc 01       	movw	r22, r24
     5be:	cd 01       	movw	r24, r26
     5c0:	21 96       	adiw	r28, 0x01	; 1
     5c2:	2c ad       	ldd	r18, Y+60	; 0x3c
     5c4:	3d ad       	ldd	r19, Y+61	; 0x3d
     5c6:	4e ad       	ldd	r20, Y+62	; 0x3e
     5c8:	5f ad       	ldd	r21, Y+63	; 0x3f
     5ca:	21 97       	sbiw	r28, 0x01	; 1
     5cc:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     5d0:	9b 01       	movw	r18, r22
     5d2:	ac 01       	movw	r20, r24
     5d4:	87 01       	movw	r16, r14
     5d6:	ff 24       	eor	r15, r15
     5d8:	ee 24       	eor	r14, r14
     5da:	a9 a4       	ldd	r10, Y+41	; 0x29
     5dc:	ba a4       	ldd	r11, Y+42	; 0x2a
     5de:	cb a4       	ldd	r12, Y+43	; 0x2b
     5e0:	dc a4       	ldd	r13, Y+44	; 0x2c
     5e2:	c6 01       	movw	r24, r12
     5e4:	aa 27       	eor	r26, r26
     5e6:	bb 27       	eor	r27, r27
     5e8:	5c 01       	movw	r10, r24
     5ea:	6d 01       	movw	r12, r26
     5ec:	ae 28       	or	r10, r14
     5ee:	bf 28       	or	r11, r15
     5f0:	c0 2a       	or	r12, r16
     5f2:	d1 2a       	or	r13, r17
     5f4:	a2 16       	cp	r10, r18
     5f6:	b3 06       	cpc	r11, r19
     5f8:	c4 06       	cpc	r12, r20
     5fa:	d5 06       	cpc	r13, r21
     5fc:	60 f5       	brcc	.+88     	; 0x656 <__udivdi3+0x530>
     5fe:	25 96       	adiw	r28, 0x05	; 5
     600:	6c ad       	ldd	r22, Y+60	; 0x3c
     602:	7d ad       	ldd	r23, Y+61	; 0x3d
     604:	8e ad       	ldd	r24, Y+62	; 0x3e
     606:	9f ad       	ldd	r25, Y+63	; 0x3f
     608:	25 97       	sbiw	r28, 0x05	; 5
     60a:	61 50       	subi	r22, 0x01	; 1
     60c:	70 40       	sbci	r23, 0x00	; 0
     60e:	80 40       	sbci	r24, 0x00	; 0
     610:	90 40       	sbci	r25, 0x00	; 0
     612:	25 96       	adiw	r28, 0x05	; 5
     614:	6c af       	std	Y+60, r22	; 0x3c
     616:	7d af       	std	Y+61, r23	; 0x3d
     618:	8e af       	std	Y+62, r24	; 0x3e
     61a:	9f af       	std	Y+63, r25	; 0x3f
     61c:	25 97       	sbiw	r28, 0x05	; 5
     61e:	a2 0c       	add	r10, r2
     620:	b3 1c       	adc	r11, r3
     622:	c4 1c       	adc	r12, r4
     624:	d5 1c       	adc	r13, r5
     626:	a2 14       	cp	r10, r2
     628:	b3 04       	cpc	r11, r3
     62a:	c4 04       	cpc	r12, r4
     62c:	d5 04       	cpc	r13, r5
     62e:	98 f0       	brcs	.+38     	; 0x656 <__udivdi3+0x530>
     630:	a2 16       	cp	r10, r18
     632:	b3 06       	cpc	r11, r19
     634:	c4 06       	cpc	r12, r20
     636:	d5 06       	cpc	r13, r21
     638:	70 f4       	brcc	.+28     	; 0x656 <__udivdi3+0x530>
     63a:	61 50       	subi	r22, 0x01	; 1
     63c:	70 40       	sbci	r23, 0x00	; 0
     63e:	80 40       	sbci	r24, 0x00	; 0
     640:	90 40       	sbci	r25, 0x00	; 0
     642:	25 96       	adiw	r28, 0x05	; 5
     644:	6c af       	std	Y+60, r22	; 0x3c
     646:	7d af       	std	Y+61, r23	; 0x3d
     648:	8e af       	std	Y+62, r24	; 0x3e
     64a:	9f af       	std	Y+63, r25	; 0x3f
     64c:	25 97       	sbiw	r28, 0x05	; 5
     64e:	a2 0c       	add	r10, r2
     650:	b3 1c       	adc	r11, r3
     652:	c4 1c       	adc	r12, r4
     654:	d5 1c       	adc	r13, r5
     656:	a2 1a       	sub	r10, r18
     658:	b3 0a       	sbc	r11, r19
     65a:	c4 0a       	sbc	r12, r20
     65c:	d5 0a       	sbc	r13, r21
     65e:	c6 01       	movw	r24, r12
     660:	b5 01       	movw	r22, r10
     662:	a4 01       	movw	r20, r8
     664:	93 01       	movw	r18, r6
     666:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     66a:	7b 01       	movw	r14, r22
     66c:	8c 01       	movw	r16, r24
     66e:	c6 01       	movw	r24, r12
     670:	b5 01       	movw	r22, r10
     672:	a4 01       	movw	r20, r8
     674:	93 01       	movw	r18, r6
     676:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     67a:	c9 01       	movw	r24, r18
     67c:	da 01       	movw	r26, r20
     67e:	3c 01       	movw	r6, r24
     680:	4d 01       	movw	r8, r26
     682:	c4 01       	movw	r24, r8
     684:	b3 01       	movw	r22, r6
     686:	21 96       	adiw	r28, 0x01	; 1
     688:	2c ad       	ldd	r18, Y+60	; 0x3c
     68a:	3d ad       	ldd	r19, Y+61	; 0x3d
     68c:	4e ad       	ldd	r20, Y+62	; 0x3e
     68e:	5f ad       	ldd	r21, Y+63	; 0x3f
     690:	21 97       	sbiw	r28, 0x01	; 1
     692:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     696:	9b 01       	movw	r18, r22
     698:	ac 01       	movw	r20, r24
     69a:	87 01       	movw	r16, r14
     69c:	ff 24       	eor	r15, r15
     69e:	ee 24       	eor	r14, r14
     6a0:	89 a5       	ldd	r24, Y+41	; 0x29
     6a2:	9a a5       	ldd	r25, Y+42	; 0x2a
     6a4:	ab a5       	ldd	r26, Y+43	; 0x2b
     6a6:	bc a5       	ldd	r27, Y+44	; 0x2c
     6a8:	a0 70       	andi	r26, 0x00	; 0
     6aa:	b0 70       	andi	r27, 0x00	; 0
     6ac:	57 01       	movw	r10, r14
     6ae:	68 01       	movw	r12, r16
     6b0:	a8 2a       	or	r10, r24
     6b2:	b9 2a       	or	r11, r25
     6b4:	ca 2a       	or	r12, r26
     6b6:	db 2a       	or	r13, r27
     6b8:	a2 16       	cp	r10, r18
     6ba:	b3 06       	cpc	r11, r19
     6bc:	c4 06       	cpc	r12, r20
     6be:	d5 06       	cpc	r13, r21
     6c0:	e0 f4       	brcc	.+56     	; 0x6fa <__udivdi3+0x5d4>
     6c2:	08 94       	sec
     6c4:	61 08       	sbc	r6, r1
     6c6:	71 08       	sbc	r7, r1
     6c8:	81 08       	sbc	r8, r1
     6ca:	91 08       	sbc	r9, r1
     6cc:	a2 0c       	add	r10, r2
     6ce:	b3 1c       	adc	r11, r3
     6d0:	c4 1c       	adc	r12, r4
     6d2:	d5 1c       	adc	r13, r5
     6d4:	a2 14       	cp	r10, r2
     6d6:	b3 04       	cpc	r11, r3
     6d8:	c4 04       	cpc	r12, r4
     6da:	d5 04       	cpc	r13, r5
     6dc:	70 f0       	brcs	.+28     	; 0x6fa <__udivdi3+0x5d4>
     6de:	a2 16       	cp	r10, r18
     6e0:	b3 06       	cpc	r11, r19
     6e2:	c4 06       	cpc	r12, r20
     6e4:	d5 06       	cpc	r13, r21
     6e6:	48 f4       	brcc	.+18     	; 0x6fa <__udivdi3+0x5d4>
     6e8:	08 94       	sec
     6ea:	61 08       	sbc	r6, r1
     6ec:	71 08       	sbc	r7, r1
     6ee:	81 08       	sbc	r8, r1
     6f0:	91 08       	sbc	r9, r1
     6f2:	a2 0c       	add	r10, r2
     6f4:	b3 1c       	adc	r11, r3
     6f6:	c4 1c       	adc	r12, r4
     6f8:	d5 1c       	adc	r13, r5
     6fa:	8d a5       	ldd	r24, Y+45	; 0x2d
     6fc:	9e a5       	ldd	r25, Y+46	; 0x2e
     6fe:	af a5       	ldd	r26, Y+47	; 0x2f
     700:	b8 a9       	ldd	r27, Y+48	; 0x30
     702:	6f 96       	adiw	r28, 0x1f	; 31
     704:	0f ac       	ldd	r0, Y+63	; 0x3f
     706:	6f 97       	sbiw	r28, 0x1f	; 31
     708:	04 c0       	rjmp	.+8      	; 0x712 <__udivdi3+0x5ec>
     70a:	88 0f       	add	r24, r24
     70c:	99 1f       	adc	r25, r25
     70e:	aa 1f       	adc	r26, r26
     710:	bb 1f       	adc	r27, r27
     712:	0a 94       	dec	r0
     714:	d2 f7       	brpl	.-12     	; 0x70a <__udivdi3+0x5e4>
     716:	8d a7       	std	Y+45, r24	; 0x2d
     718:	9e a7       	std	Y+46, r25	; 0x2e
     71a:	af a7       	std	Y+47, r26	; 0x2f
     71c:	b8 ab       	std	Y+48, r27	; 0x30
     71e:	a2 1a       	sub	r10, r18
     720:	b3 0a       	sbc	r11, r19
     722:	c4 0a       	sbc	r12, r20
     724:	d5 0a       	sbc	r13, r21
     726:	25 96       	adiw	r28, 0x05	; 5
     728:	ec ac       	ldd	r14, Y+60	; 0x3c
     72a:	fd ac       	ldd	r15, Y+61	; 0x3d
     72c:	0e ad       	ldd	r16, Y+62	; 0x3e
     72e:	1f ad       	ldd	r17, Y+63	; 0x3f
     730:	25 97       	sbiw	r28, 0x05	; 5
     732:	d7 01       	movw	r26, r14
     734:	99 27       	eor	r25, r25
     736:	88 27       	eor	r24, r24
     738:	68 2a       	or	r6, r24
     73a:	79 2a       	or	r7, r25
     73c:	8a 2a       	or	r8, r26
     73e:	9b 2a       	or	r9, r27
     740:	82 01       	movw	r16, r4
     742:	22 27       	eor	r18, r18
     744:	33 27       	eor	r19, r19
     746:	29 96       	adiw	r28, 0x09	; 9
     748:	0c af       	std	Y+60, r16	; 0x3c
     74a:	1d af       	std	Y+61, r17	; 0x3d
     74c:	2e af       	std	Y+62, r18	; 0x3e
     74e:	3f af       	std	Y+63, r19	; 0x3f
     750:	29 97       	sbiw	r28, 0x09	; 9
     752:	a2 01       	movw	r20, r4
     754:	91 01       	movw	r18, r2
     756:	40 70       	andi	r20, 0x00	; 0
     758:	50 70       	andi	r21, 0x00	; 0
     75a:	2d 96       	adiw	r28, 0x0d	; 13
     75c:	2c af       	std	Y+60, r18	; 0x3c
     75e:	3d af       	std	Y+61, r19	; 0x3d
     760:	4e af       	std	Y+62, r20	; 0x3e
     762:	5f af       	std	Y+63, r21	; 0x3f
     764:	2d 97       	sbiw	r28, 0x0d	; 13
     766:	c6 01       	movw	r24, r12
     768:	b5 01       	movw	r22, r10
     76a:	29 96       	adiw	r28, 0x09	; 9
     76c:	2c ad       	ldd	r18, Y+60	; 0x3c
     76e:	3d ad       	ldd	r19, Y+61	; 0x3d
     770:	4e ad       	ldd	r20, Y+62	; 0x3e
     772:	5f ad       	ldd	r21, Y+63	; 0x3f
     774:	29 97       	sbiw	r28, 0x09	; 9
     776:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     77a:	7b 01       	movw	r14, r22
     77c:	8c 01       	movw	r16, r24
     77e:	c6 01       	movw	r24, r12
     780:	b5 01       	movw	r22, r10
     782:	29 96       	adiw	r28, 0x09	; 9
     784:	2c ad       	ldd	r18, Y+60	; 0x3c
     786:	3d ad       	ldd	r19, Y+61	; 0x3d
     788:	4e ad       	ldd	r20, Y+62	; 0x3e
     78a:	5f ad       	ldd	r21, Y+63	; 0x3f
     78c:	29 97       	sbiw	r28, 0x09	; 9
     78e:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     792:	c9 01       	movw	r24, r18
     794:	da 01       	movw	r26, r20
     796:	61 96       	adiw	r28, 0x11	; 17
     798:	8c af       	std	Y+60, r24	; 0x3c
     79a:	9d af       	std	Y+61, r25	; 0x3d
     79c:	ae af       	std	Y+62, r26	; 0x3e
     79e:	bf af       	std	Y+63, r27	; 0x3f
     7a0:	61 97       	sbiw	r28, 0x11	; 17
     7a2:	bc 01       	movw	r22, r24
     7a4:	cd 01       	movw	r24, r26
     7a6:	2d 96       	adiw	r28, 0x0d	; 13
     7a8:	2c ad       	ldd	r18, Y+60	; 0x3c
     7aa:	3d ad       	ldd	r19, Y+61	; 0x3d
     7ac:	4e ad       	ldd	r20, Y+62	; 0x3e
     7ae:	5f ad       	ldd	r21, Y+63	; 0x3f
     7b0:	2d 97       	sbiw	r28, 0x0d	; 13
     7b2:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     7b6:	9b 01       	movw	r18, r22
     7b8:	ac 01       	movw	r20, r24
     7ba:	87 01       	movw	r16, r14
     7bc:	ff 24       	eor	r15, r15
     7be:	ee 24       	eor	r14, r14
     7c0:	ad a4       	ldd	r10, Y+45	; 0x2d
     7c2:	be a4       	ldd	r11, Y+46	; 0x2e
     7c4:	cf a4       	ldd	r12, Y+47	; 0x2f
     7c6:	d8 a8       	ldd	r13, Y+48	; 0x30
     7c8:	c6 01       	movw	r24, r12
     7ca:	aa 27       	eor	r26, r26
     7cc:	bb 27       	eor	r27, r27
     7ce:	57 01       	movw	r10, r14
     7d0:	68 01       	movw	r12, r16
     7d2:	a8 2a       	or	r10, r24
     7d4:	b9 2a       	or	r11, r25
     7d6:	ca 2a       	or	r12, r26
     7d8:	db 2a       	or	r13, r27
     7da:	a2 16       	cp	r10, r18
     7dc:	b3 06       	cpc	r11, r19
     7de:	c4 06       	cpc	r12, r20
     7e0:	d5 06       	cpc	r13, r21
     7e2:	60 f5       	brcc	.+88     	; 0x83c <__udivdi3+0x716>
     7e4:	61 96       	adiw	r28, 0x11	; 17
     7e6:	6c ad       	ldd	r22, Y+60	; 0x3c
     7e8:	7d ad       	ldd	r23, Y+61	; 0x3d
     7ea:	8e ad       	ldd	r24, Y+62	; 0x3e
     7ec:	9f ad       	ldd	r25, Y+63	; 0x3f
     7ee:	61 97       	sbiw	r28, 0x11	; 17
     7f0:	61 50       	subi	r22, 0x01	; 1
     7f2:	70 40       	sbci	r23, 0x00	; 0
     7f4:	80 40       	sbci	r24, 0x00	; 0
     7f6:	90 40       	sbci	r25, 0x00	; 0
     7f8:	61 96       	adiw	r28, 0x11	; 17
     7fa:	6c af       	std	Y+60, r22	; 0x3c
     7fc:	7d af       	std	Y+61, r23	; 0x3d
     7fe:	8e af       	std	Y+62, r24	; 0x3e
     800:	9f af       	std	Y+63, r25	; 0x3f
     802:	61 97       	sbiw	r28, 0x11	; 17
     804:	a2 0c       	add	r10, r2
     806:	b3 1c       	adc	r11, r3
     808:	c4 1c       	adc	r12, r4
     80a:	d5 1c       	adc	r13, r5
     80c:	a2 14       	cp	r10, r2
     80e:	b3 04       	cpc	r11, r3
     810:	c4 04       	cpc	r12, r4
     812:	d5 04       	cpc	r13, r5
     814:	98 f0       	brcs	.+38     	; 0x83c <__udivdi3+0x716>
     816:	a2 16       	cp	r10, r18
     818:	b3 06       	cpc	r11, r19
     81a:	c4 06       	cpc	r12, r20
     81c:	d5 06       	cpc	r13, r21
     81e:	70 f4       	brcc	.+28     	; 0x83c <__udivdi3+0x716>
     820:	61 50       	subi	r22, 0x01	; 1
     822:	70 40       	sbci	r23, 0x00	; 0
     824:	80 40       	sbci	r24, 0x00	; 0
     826:	90 40       	sbci	r25, 0x00	; 0
     828:	61 96       	adiw	r28, 0x11	; 17
     82a:	6c af       	std	Y+60, r22	; 0x3c
     82c:	7d af       	std	Y+61, r23	; 0x3d
     82e:	8e af       	std	Y+62, r24	; 0x3e
     830:	9f af       	std	Y+63, r25	; 0x3f
     832:	61 97       	sbiw	r28, 0x11	; 17
     834:	a2 0c       	add	r10, r2
     836:	b3 1c       	adc	r11, r3
     838:	c4 1c       	adc	r12, r4
     83a:	d5 1c       	adc	r13, r5
     83c:	a2 1a       	sub	r10, r18
     83e:	b3 0a       	sbc	r11, r19
     840:	c4 0a       	sbc	r12, r20
     842:	d5 0a       	sbc	r13, r21
     844:	c6 01       	movw	r24, r12
     846:	b5 01       	movw	r22, r10
     848:	29 96       	adiw	r28, 0x09	; 9
     84a:	2c ad       	ldd	r18, Y+60	; 0x3c
     84c:	3d ad       	ldd	r19, Y+61	; 0x3d
     84e:	4e ad       	ldd	r20, Y+62	; 0x3e
     850:	5f ad       	ldd	r21, Y+63	; 0x3f
     852:	29 97       	sbiw	r28, 0x09	; 9
     854:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     858:	7b 01       	movw	r14, r22
     85a:	8c 01       	movw	r16, r24
     85c:	c6 01       	movw	r24, r12
     85e:	b5 01       	movw	r22, r10
     860:	29 96       	adiw	r28, 0x09	; 9
     862:	2c ad       	ldd	r18, Y+60	; 0x3c
     864:	3d ad       	ldd	r19, Y+61	; 0x3d
     866:	4e ad       	ldd	r20, Y+62	; 0x3e
     868:	5f ad       	ldd	r21, Y+63	; 0x3f
     86a:	29 97       	sbiw	r28, 0x09	; 9
     86c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     870:	c9 01       	movw	r24, r18
     872:	da 01       	movw	r26, r20
     874:	5c 01       	movw	r10, r24
     876:	6d 01       	movw	r12, r26
     878:	c6 01       	movw	r24, r12
     87a:	b5 01       	movw	r22, r10
     87c:	2d 96       	adiw	r28, 0x0d	; 13
     87e:	2c ad       	ldd	r18, Y+60	; 0x3c
     880:	3d ad       	ldd	r19, Y+61	; 0x3d
     882:	4e ad       	ldd	r20, Y+62	; 0x3e
     884:	5f ad       	ldd	r21, Y+63	; 0x3f
     886:	2d 97       	sbiw	r28, 0x0d	; 13
     888:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     88c:	9b 01       	movw	r18, r22
     88e:	ac 01       	movw	r20, r24
     890:	87 01       	movw	r16, r14
     892:	ff 24       	eor	r15, r15
     894:	ee 24       	eor	r14, r14
     896:	8d a5       	ldd	r24, Y+45	; 0x2d
     898:	9e a5       	ldd	r25, Y+46	; 0x2e
     89a:	af a5       	ldd	r26, Y+47	; 0x2f
     89c:	b8 a9       	ldd	r27, Y+48	; 0x30
     89e:	a0 70       	andi	r26, 0x00	; 0
     8a0:	b0 70       	andi	r27, 0x00	; 0
     8a2:	e8 2a       	or	r14, r24
     8a4:	f9 2a       	or	r15, r25
     8a6:	0a 2b       	or	r16, r26
     8a8:	1b 2b       	or	r17, r27
     8aa:	e2 16       	cp	r14, r18
     8ac:	f3 06       	cpc	r15, r19
     8ae:	04 07       	cpc	r16, r20
     8b0:	15 07       	cpc	r17, r21
     8b2:	c0 f4       	brcc	.+48     	; 0x8e4 <__udivdi3+0x7be>
     8b4:	08 94       	sec
     8b6:	a1 08       	sbc	r10, r1
     8b8:	b1 08       	sbc	r11, r1
     8ba:	c1 08       	sbc	r12, r1
     8bc:	d1 08       	sbc	r13, r1
     8be:	e2 0c       	add	r14, r2
     8c0:	f3 1c       	adc	r15, r3
     8c2:	04 1d       	adc	r16, r4
     8c4:	15 1d       	adc	r17, r5
     8c6:	e2 14       	cp	r14, r2
     8c8:	f3 04       	cpc	r15, r3
     8ca:	04 05       	cpc	r16, r4
     8cc:	15 05       	cpc	r17, r5
     8ce:	50 f0       	brcs	.+20     	; 0x8e4 <__udivdi3+0x7be>
     8d0:	e2 16       	cp	r14, r18
     8d2:	f3 06       	cpc	r15, r19
     8d4:	04 07       	cpc	r16, r20
     8d6:	15 07       	cpc	r17, r21
     8d8:	28 f4       	brcc	.+10     	; 0x8e4 <__udivdi3+0x7be>
     8da:	08 94       	sec
     8dc:	a1 08       	sbc	r10, r1
     8de:	b1 08       	sbc	r11, r1
     8e0:	c1 08       	sbc	r12, r1
     8e2:	d1 08       	sbc	r13, r1
     8e4:	61 96       	adiw	r28, 0x11	; 17
     8e6:	ec ac       	ldd	r14, Y+60	; 0x3c
     8e8:	fd ac       	ldd	r15, Y+61	; 0x3d
     8ea:	0e ad       	ldd	r16, Y+62	; 0x3e
     8ec:	1f ad       	ldd	r17, Y+63	; 0x3f
     8ee:	61 97       	sbiw	r28, 0x11	; 17
     8f0:	d7 01       	movw	r26, r14
     8f2:	99 27       	eor	r25, r25
     8f4:	88 27       	eor	r24, r24
     8f6:	96 01       	movw	r18, r12
     8f8:	85 01       	movw	r16, r10
     8fa:	08 2b       	or	r16, r24
     8fc:	19 2b       	or	r17, r25
     8fe:	2a 2b       	or	r18, r26
     900:	3b 2b       	or	r19, r27
     902:	09 ab       	std	Y+49, r16	; 0x31
     904:	1a ab       	std	Y+50, r17	; 0x32
     906:	2b ab       	std	Y+51, r18	; 0x33
     908:	3c ab       	std	Y+52, r19	; 0x34
     90a:	62 c2       	rjmp	.+1220   	; 0xdd0 <__udivdi3+0xcaa>
     90c:	6e 14       	cp	r6, r14
     90e:	7f 04       	cpc	r7, r15
     910:	80 06       	cpc	r8, r16
     912:	91 06       	cpc	r9, r17
     914:	08 f4       	brcc	.+2      	; 0x918 <__udivdi3+0x7f2>
     916:	51 c2       	rjmp	.+1186   	; 0xdba <__udivdi3+0xc94>
     918:	20 e0       	ldi	r18, 0x00	; 0
     91a:	e2 16       	cp	r14, r18
     91c:	20 e0       	ldi	r18, 0x00	; 0
     91e:	f2 06       	cpc	r15, r18
     920:	21 e0       	ldi	r18, 0x01	; 1
     922:	02 07       	cpc	r16, r18
     924:	20 e0       	ldi	r18, 0x00	; 0
     926:	12 07       	cpc	r17, r18
     928:	88 f4       	brcc	.+34     	; 0x94c <__udivdi3+0x826>
     92a:	3f ef       	ldi	r19, 0xFF	; 255
     92c:	e3 16       	cp	r14, r19
     92e:	f1 04       	cpc	r15, r1
     930:	01 05       	cpc	r16, r1
     932:	11 05       	cpc	r17, r1
     934:	31 f0       	breq	.+12     	; 0x942 <__udivdi3+0x81c>
     936:	28 f0       	brcs	.+10     	; 0x942 <__udivdi3+0x81c>
     938:	48 e0       	ldi	r20, 0x08	; 8
     93a:	50 e0       	ldi	r21, 0x00	; 0
     93c:	60 e0       	ldi	r22, 0x00	; 0
     93e:	70 e0       	ldi	r23, 0x00	; 0
     940:	17 c0       	rjmp	.+46     	; 0x970 <__udivdi3+0x84a>
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e0       	ldi	r21, 0x00	; 0
     946:	60 e0       	ldi	r22, 0x00	; 0
     948:	70 e0       	ldi	r23, 0x00	; 0
     94a:	12 c0       	rjmp	.+36     	; 0x970 <__udivdi3+0x84a>
     94c:	40 e0       	ldi	r20, 0x00	; 0
     94e:	e4 16       	cp	r14, r20
     950:	40 e0       	ldi	r20, 0x00	; 0
     952:	f4 06       	cpc	r15, r20
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	04 07       	cpc	r16, r20
     958:	41 e0       	ldi	r20, 0x01	; 1
     95a:	14 07       	cpc	r17, r20
     95c:	28 f0       	brcs	.+10     	; 0x968 <__udivdi3+0x842>
     95e:	48 e1       	ldi	r20, 0x18	; 24
     960:	50 e0       	ldi	r21, 0x00	; 0
     962:	60 e0       	ldi	r22, 0x00	; 0
     964:	70 e0       	ldi	r23, 0x00	; 0
     966:	04 c0       	rjmp	.+8      	; 0x970 <__udivdi3+0x84a>
     968:	40 e1       	ldi	r20, 0x10	; 16
     96a:	50 e0       	ldi	r21, 0x00	; 0
     96c:	60 e0       	ldi	r22, 0x00	; 0
     96e:	70 e0       	ldi	r23, 0x00	; 0
     970:	d8 01       	movw	r26, r16
     972:	c7 01       	movw	r24, r14
     974:	04 2e       	mov	r0, r20
     976:	04 c0       	rjmp	.+8      	; 0x980 <__udivdi3+0x85a>
     978:	b6 95       	lsr	r27
     97a:	a7 95       	ror	r26
     97c:	97 95       	ror	r25
     97e:	87 95       	ror	r24
     980:	0a 94       	dec	r0
     982:	d2 f7       	brpl	.-12     	; 0x978 <__udivdi3+0x852>
     984:	83 5c       	subi	r24, 0xC3	; 195
     986:	9e 4f       	sbci	r25, 0xFE	; 254
     988:	dc 01       	movw	r26, r24
     98a:	2c 91       	ld	r18, X
     98c:	30 e2       	ldi	r19, 0x20	; 32
     98e:	a3 2e       	mov	r10, r19
     990:	b1 2c       	mov	r11, r1
     992:	c1 2c       	mov	r12, r1
     994:	d1 2c       	mov	r13, r1
     996:	d6 01       	movw	r26, r12
     998:	c5 01       	movw	r24, r10
     99a:	84 1b       	sub	r24, r20
     99c:	95 0b       	sbc	r25, r21
     99e:	a6 0b       	sbc	r26, r22
     9a0:	b7 0b       	sbc	r27, r23
     9a2:	82 1b       	sub	r24, r18
     9a4:	91 09       	sbc	r25, r1
     9a6:	a1 09       	sbc	r26, r1
     9a8:	b1 09       	sbc	r27, r1
     9aa:	00 97       	sbiw	r24, 0x00	; 0
     9ac:	a1 05       	cpc	r26, r1
     9ae:	b1 05       	cpc	r27, r1
     9b0:	89 f4       	brne	.+34     	; 0x9d4 <__udivdi3+0x8ae>
     9b2:	e6 14       	cp	r14, r6
     9b4:	f7 04       	cpc	r15, r7
     9b6:	08 05       	cpc	r16, r8
     9b8:	19 05       	cpc	r17, r9
     9ba:	08 f4       	brcc	.+2      	; 0x9be <__udivdi3+0x898>
     9bc:	f2 c1       	rjmp	.+996    	; 0xda2 <__udivdi3+0xc7c>
     9be:	6d a4       	ldd	r6, Y+45	; 0x2d
     9c0:	7e a4       	ldd	r7, Y+46	; 0x2e
     9c2:	8f a4       	ldd	r8, Y+47	; 0x2f
     9c4:	98 a8       	ldd	r9, Y+48	; 0x30
     9c6:	62 14       	cp	r6, r2
     9c8:	73 04       	cpc	r7, r3
     9ca:	84 04       	cpc	r8, r4
     9cc:	95 04       	cpc	r9, r5
     9ce:	08 f0       	brcs	.+2      	; 0x9d2 <__udivdi3+0x8ac>
     9d0:	e8 c1       	rjmp	.+976    	; 0xda2 <__udivdi3+0xc7c>
     9d2:	f3 c1       	rjmp	.+998    	; 0xdba <__udivdi3+0xc94>
     9d4:	6e 96       	adiw	r28, 0x1e	; 30
     9d6:	8f af       	std	Y+63, r24	; 0x3f
     9d8:	6e 97       	sbiw	r28, 0x1e	; 30
     9da:	08 2e       	mov	r0, r24
     9dc:	04 c0       	rjmp	.+8      	; 0x9e6 <__udivdi3+0x8c0>
     9de:	ee 0c       	add	r14, r14
     9e0:	ff 1c       	adc	r15, r15
     9e2:	00 1f       	adc	r16, r16
     9e4:	11 1f       	adc	r17, r17
     9e6:	0a 94       	dec	r0
     9e8:	d2 f7       	brpl	.-12     	; 0x9de <__udivdi3+0x8b8>
     9ea:	6a 2d       	mov	r22, r10
     9ec:	68 1b       	sub	r22, r24
     9ee:	d2 01       	movw	r26, r4
     9f0:	c1 01       	movw	r24, r2
     9f2:	06 2e       	mov	r0, r22
     9f4:	04 c0       	rjmp	.+8      	; 0x9fe <__udivdi3+0x8d8>
     9f6:	b6 95       	lsr	r27
     9f8:	a7 95       	ror	r26
     9fa:	97 95       	ror	r25
     9fc:	87 95       	ror	r24
     9fe:	0a 94       	dec	r0
     a00:	d2 f7       	brpl	.-12     	; 0x9f6 <__udivdi3+0x8d0>
     a02:	5c 01       	movw	r10, r24
     a04:	6d 01       	movw	r12, r26
     a06:	ae 28       	or	r10, r14
     a08:	bf 28       	or	r11, r15
     a0a:	c0 2a       	or	r12, r16
     a0c:	d1 2a       	or	r13, r17
     a0e:	ad a2       	std	Y+37, r10	; 0x25
     a10:	be a2       	std	Y+38, r11	; 0x26
     a12:	cf a2       	std	Y+39, r12	; 0x27
     a14:	d8 a6       	std	Y+40, r13	; 0x28
     a16:	72 01       	movw	r14, r4
     a18:	61 01       	movw	r12, r2
     a1a:	6e 96       	adiw	r28, 0x1e	; 30
     a1c:	0f ac       	ldd	r0, Y+63	; 0x3f
     a1e:	6e 97       	sbiw	r28, 0x1e	; 30
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <__udivdi3+0x904>
     a22:	cc 0c       	add	r12, r12
     a24:	dd 1c       	adc	r13, r13
     a26:	ee 1c       	adc	r14, r14
     a28:	ff 1c       	adc	r15, r15
     a2a:	0a 94       	dec	r0
     a2c:	d2 f7       	brpl	.-12     	; 0xa22 <__udivdi3+0x8fc>
     a2e:	c9 a2       	std	Y+33, r12	; 0x21
     a30:	da a2       	std	Y+34, r13	; 0x22
     a32:	eb a2       	std	Y+35, r14	; 0x23
     a34:	fc a2       	std	Y+36, r15	; 0x24
     a36:	64 01       	movw	r12, r8
     a38:	53 01       	movw	r10, r6
     a3a:	06 2e       	mov	r0, r22
     a3c:	04 c0       	rjmp	.+8      	; 0xa46 <__udivdi3+0x920>
     a3e:	d6 94       	lsr	r13
     a40:	c7 94       	ror	r12
     a42:	b7 94       	ror	r11
     a44:	a7 94       	ror	r10
     a46:	0a 94       	dec	r0
     a48:	d2 f7       	brpl	.-12     	; 0xa3e <__udivdi3+0x918>
     a4a:	d4 01       	movw	r26, r8
     a4c:	c3 01       	movw	r24, r6
     a4e:	6e 96       	adiw	r28, 0x1e	; 30
     a50:	0f ac       	ldd	r0, Y+63	; 0x3f
     a52:	6e 97       	sbiw	r28, 0x1e	; 30
     a54:	04 c0       	rjmp	.+8      	; 0xa5e <__udivdi3+0x938>
     a56:	88 0f       	add	r24, r24
     a58:	99 1f       	adc	r25, r25
     a5a:	aa 1f       	adc	r26, r26
     a5c:	bb 1f       	adc	r27, r27
     a5e:	0a 94       	dec	r0
     a60:	d2 f7       	brpl	.-12     	; 0xa56 <__udivdi3+0x930>
     a62:	ed a4       	ldd	r14, Y+45	; 0x2d
     a64:	fe a4       	ldd	r15, Y+46	; 0x2e
     a66:	0f a5       	ldd	r16, Y+47	; 0x2f
     a68:	18 a9       	ldd	r17, Y+48	; 0x30
     a6a:	04 c0       	rjmp	.+8      	; 0xa74 <__udivdi3+0x94e>
     a6c:	16 95       	lsr	r17
     a6e:	07 95       	ror	r16
     a70:	f7 94       	ror	r15
     a72:	e7 94       	ror	r14
     a74:	6a 95       	dec	r22
     a76:	d2 f7       	brpl	.-12     	; 0xa6c <__udivdi3+0x946>
     a78:	37 01       	movw	r6, r14
     a7a:	48 01       	movw	r8, r16
     a7c:	68 2a       	or	r6, r24
     a7e:	79 2a       	or	r7, r25
     a80:	8a 2a       	or	r8, r26
     a82:	9b 2a       	or	r9, r27
     a84:	6d 8e       	std	Y+29, r6	; 0x1d
     a86:	7e 8e       	std	Y+30, r7	; 0x1e
     a88:	8f 8e       	std	Y+31, r8	; 0x1f
     a8a:	98 a2       	std	Y+32, r9	; 0x20
     a8c:	ed a0       	ldd	r14, Y+37	; 0x25
     a8e:	fe a0       	ldd	r15, Y+38	; 0x26
     a90:	0f a1       	ldd	r16, Y+39	; 0x27
     a92:	18 a5       	ldd	r17, Y+40	; 0x28
     a94:	38 01       	movw	r6, r16
     a96:	88 24       	eor	r8, r8
     a98:	99 24       	eor	r9, r9
     a9a:	98 01       	movw	r18, r16
     a9c:	87 01       	movw	r16, r14
     a9e:	20 70       	andi	r18, 0x00	; 0
     aa0:	30 70       	andi	r19, 0x00	; 0
     aa2:	65 96       	adiw	r28, 0x15	; 21
     aa4:	0c af       	std	Y+60, r16	; 0x3c
     aa6:	1d af       	std	Y+61, r17	; 0x3d
     aa8:	2e af       	std	Y+62, r18	; 0x3e
     aaa:	3f af       	std	Y+63, r19	; 0x3f
     aac:	65 97       	sbiw	r28, 0x15	; 21
     aae:	c6 01       	movw	r24, r12
     ab0:	b5 01       	movw	r22, r10
     ab2:	a4 01       	movw	r20, r8
     ab4:	93 01       	movw	r18, r6
     ab6:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     aba:	7b 01       	movw	r14, r22
     abc:	8c 01       	movw	r16, r24
     abe:	c6 01       	movw	r24, r12
     ac0:	b5 01       	movw	r22, r10
     ac2:	a4 01       	movw	r20, r8
     ac4:	93 01       	movw	r18, r6
     ac6:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     aca:	c9 01       	movw	r24, r18
     acc:	da 01       	movw	r26, r20
     ace:	1c 01       	movw	r2, r24
     ad0:	2d 01       	movw	r4, r26
     ad2:	c2 01       	movw	r24, r4
     ad4:	b1 01       	movw	r22, r2
     ad6:	65 96       	adiw	r28, 0x15	; 21
     ad8:	2c ad       	ldd	r18, Y+60	; 0x3c
     ada:	3d ad       	ldd	r19, Y+61	; 0x3d
     adc:	4e ad       	ldd	r20, Y+62	; 0x3e
     ade:	5f ad       	ldd	r21, Y+63	; 0x3f
     ae0:	65 97       	sbiw	r28, 0x15	; 21
     ae2:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     ae6:	9b 01       	movw	r18, r22
     ae8:	ac 01       	movw	r20, r24
     aea:	87 01       	movw	r16, r14
     aec:	ff 24       	eor	r15, r15
     aee:	ee 24       	eor	r14, r14
     af0:	ad 8c       	ldd	r10, Y+29	; 0x1d
     af2:	be 8c       	ldd	r11, Y+30	; 0x1e
     af4:	cf 8c       	ldd	r12, Y+31	; 0x1f
     af6:	d8 a0       	ldd	r13, Y+32	; 0x20
     af8:	c6 01       	movw	r24, r12
     afa:	aa 27       	eor	r26, r26
     afc:	bb 27       	eor	r27, r27
     afe:	57 01       	movw	r10, r14
     b00:	68 01       	movw	r12, r16
     b02:	a8 2a       	or	r10, r24
     b04:	b9 2a       	or	r11, r25
     b06:	ca 2a       	or	r12, r26
     b08:	db 2a       	or	r13, r27
     b0a:	a2 16       	cp	r10, r18
     b0c:	b3 06       	cpc	r11, r19
     b0e:	c4 06       	cpc	r12, r20
     b10:	d5 06       	cpc	r13, r21
     b12:	00 f5       	brcc	.+64     	; 0xb54 <__udivdi3+0xa2e>
     b14:	08 94       	sec
     b16:	21 08       	sbc	r2, r1
     b18:	31 08       	sbc	r3, r1
     b1a:	41 08       	sbc	r4, r1
     b1c:	51 08       	sbc	r5, r1
     b1e:	ed a0       	ldd	r14, Y+37	; 0x25
     b20:	fe a0       	ldd	r15, Y+38	; 0x26
     b22:	0f a1       	ldd	r16, Y+39	; 0x27
     b24:	18 a5       	ldd	r17, Y+40	; 0x28
     b26:	ae 0c       	add	r10, r14
     b28:	bf 1c       	adc	r11, r15
     b2a:	c0 1e       	adc	r12, r16
     b2c:	d1 1e       	adc	r13, r17
     b2e:	ae 14       	cp	r10, r14
     b30:	bf 04       	cpc	r11, r15
     b32:	c0 06       	cpc	r12, r16
     b34:	d1 06       	cpc	r13, r17
     b36:	70 f0       	brcs	.+28     	; 0xb54 <__udivdi3+0xa2e>
     b38:	a2 16       	cp	r10, r18
     b3a:	b3 06       	cpc	r11, r19
     b3c:	c4 06       	cpc	r12, r20
     b3e:	d5 06       	cpc	r13, r21
     b40:	48 f4       	brcc	.+18     	; 0xb54 <__udivdi3+0xa2e>
     b42:	08 94       	sec
     b44:	21 08       	sbc	r2, r1
     b46:	31 08       	sbc	r3, r1
     b48:	41 08       	sbc	r4, r1
     b4a:	51 08       	sbc	r5, r1
     b4c:	ae 0c       	add	r10, r14
     b4e:	bf 1c       	adc	r11, r15
     b50:	c0 1e       	adc	r12, r16
     b52:	d1 1e       	adc	r13, r17
     b54:	a2 1a       	sub	r10, r18
     b56:	b3 0a       	sbc	r11, r19
     b58:	c4 0a       	sbc	r12, r20
     b5a:	d5 0a       	sbc	r13, r21
     b5c:	c6 01       	movw	r24, r12
     b5e:	b5 01       	movw	r22, r10
     b60:	a4 01       	movw	r20, r8
     b62:	93 01       	movw	r18, r6
     b64:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     b68:	7b 01       	movw	r14, r22
     b6a:	8c 01       	movw	r16, r24
     b6c:	c6 01       	movw	r24, r12
     b6e:	b5 01       	movw	r22, r10
     b70:	a4 01       	movw	r20, r8
     b72:	93 01       	movw	r18, r6
     b74:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
     b78:	c9 01       	movw	r24, r18
     b7a:	da 01       	movw	r26, r20
     b7c:	3c 01       	movw	r6, r24
     b7e:	4d 01       	movw	r8, r26
     b80:	c4 01       	movw	r24, r8
     b82:	b3 01       	movw	r22, r6
     b84:	65 96       	adiw	r28, 0x15	; 21
     b86:	2c ad       	ldd	r18, Y+60	; 0x3c
     b88:	3d ad       	ldd	r19, Y+61	; 0x3d
     b8a:	4e ad       	ldd	r20, Y+62	; 0x3e
     b8c:	5f ad       	ldd	r21, Y+63	; 0x3f
     b8e:	65 97       	sbiw	r28, 0x15	; 21
     b90:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     b94:	9b 01       	movw	r18, r22
     b96:	ac 01       	movw	r20, r24
     b98:	87 01       	movw	r16, r14
     b9a:	ff 24       	eor	r15, r15
     b9c:	ee 24       	eor	r14, r14
     b9e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ba0:	9e 8d       	ldd	r25, Y+30	; 0x1e
     ba2:	af 8d       	ldd	r26, Y+31	; 0x1f
     ba4:	b8 a1       	ldd	r27, Y+32	; 0x20
     ba6:	a0 70       	andi	r26, 0x00	; 0
     ba8:	b0 70       	andi	r27, 0x00	; 0
     baa:	57 01       	movw	r10, r14
     bac:	68 01       	movw	r12, r16
     bae:	a8 2a       	or	r10, r24
     bb0:	b9 2a       	or	r11, r25
     bb2:	ca 2a       	or	r12, r26
     bb4:	db 2a       	or	r13, r27
     bb6:	a2 16       	cp	r10, r18
     bb8:	b3 06       	cpc	r11, r19
     bba:	c4 06       	cpc	r12, r20
     bbc:	d5 06       	cpc	r13, r21
     bbe:	00 f5       	brcc	.+64     	; 0xc00 <__udivdi3+0xada>
     bc0:	08 94       	sec
     bc2:	61 08       	sbc	r6, r1
     bc4:	71 08       	sbc	r7, r1
     bc6:	81 08       	sbc	r8, r1
     bc8:	91 08       	sbc	r9, r1
     bca:	6d a1       	ldd	r22, Y+37	; 0x25
     bcc:	7e a1       	ldd	r23, Y+38	; 0x26
     bce:	8f a1       	ldd	r24, Y+39	; 0x27
     bd0:	98 a5       	ldd	r25, Y+40	; 0x28
     bd2:	a6 0e       	add	r10, r22
     bd4:	b7 1e       	adc	r11, r23
     bd6:	c8 1e       	adc	r12, r24
     bd8:	d9 1e       	adc	r13, r25
     bda:	a6 16       	cp	r10, r22
     bdc:	b7 06       	cpc	r11, r23
     bde:	c8 06       	cpc	r12, r24
     be0:	d9 06       	cpc	r13, r25
     be2:	70 f0       	brcs	.+28     	; 0xc00 <__udivdi3+0xada>
     be4:	a2 16       	cp	r10, r18
     be6:	b3 06       	cpc	r11, r19
     be8:	c4 06       	cpc	r12, r20
     bea:	d5 06       	cpc	r13, r21
     bec:	48 f4       	brcc	.+18     	; 0xc00 <__udivdi3+0xada>
     bee:	08 94       	sec
     bf0:	61 08       	sbc	r6, r1
     bf2:	71 08       	sbc	r7, r1
     bf4:	81 08       	sbc	r8, r1
     bf6:	91 08       	sbc	r9, r1
     bf8:	a6 0e       	add	r10, r22
     bfa:	b7 1e       	adc	r11, r23
     bfc:	c8 1e       	adc	r12, r24
     bfe:	d9 1e       	adc	r13, r25
     c00:	d6 01       	movw	r26, r12
     c02:	c5 01       	movw	r24, r10
     c04:	82 1b       	sub	r24, r18
     c06:	93 0b       	sbc	r25, r19
     c08:	a4 0b       	sbc	r26, r20
     c0a:	b5 0b       	sbc	r27, r21
     c0c:	89 8f       	std	Y+25, r24	; 0x19
     c0e:	9a 8f       	std	Y+26, r25	; 0x1a
     c10:	ab 8f       	std	Y+27, r26	; 0x1b
     c12:	bc 8f       	std	Y+28, r27	; 0x1c
     c14:	d1 01       	movw	r26, r2
     c16:	99 27       	eor	r25, r25
     c18:	88 27       	eor	r24, r24
     c1a:	64 01       	movw	r12, r8
     c1c:	53 01       	movw	r10, r6
     c1e:	a8 2a       	or	r10, r24
     c20:	b9 2a       	or	r11, r25
     c22:	ca 2a       	or	r12, r26
     c24:	db 2a       	or	r13, r27
     c26:	a9 aa       	std	Y+49, r10	; 0x31
     c28:	ba aa       	std	Y+50, r11	; 0x32
     c2a:	cb aa       	std	Y+51, r12	; 0x33
     c2c:	dc aa       	std	Y+52, r13	; 0x34
     c2e:	86 01       	movw	r16, r12
     c30:	75 01       	movw	r14, r10
     c32:	2f ef       	ldi	r18, 0xFF	; 255
     c34:	3f ef       	ldi	r19, 0xFF	; 255
     c36:	40 e0       	ldi	r20, 0x00	; 0
     c38:	50 e0       	ldi	r21, 0x00	; 0
     c3a:	e2 22       	and	r14, r18
     c3c:	f3 22       	and	r15, r19
     c3e:	04 23       	and	r16, r20
     c40:	15 23       	and	r17, r21
     c42:	a6 01       	movw	r20, r12
     c44:	66 27       	eor	r22, r22
     c46:	77 27       	eor	r23, r23
     c48:	6d 96       	adiw	r28, 0x1d	; 29
     c4a:	4c af       	std	Y+60, r20	; 0x3c
     c4c:	5d af       	std	Y+61, r21	; 0x3d
     c4e:	6e af       	std	Y+62, r22	; 0x3e
     c50:	7f af       	std	Y+63, r23	; 0x3f
     c52:	6d 97       	sbiw	r28, 0x1d	; 29
     c54:	a9 a0       	ldd	r10, Y+33	; 0x21
     c56:	ba a0       	ldd	r11, Y+34	; 0x22
     c58:	cb a0       	ldd	r12, Y+35	; 0x23
     c5a:	dc a0       	ldd	r13, Y+36	; 0x24
     c5c:	6f ef       	ldi	r22, 0xFF	; 255
     c5e:	7f ef       	ldi	r23, 0xFF	; 255
     c60:	80 e0       	ldi	r24, 0x00	; 0
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	a6 22       	and	r10, r22
     c66:	b7 22       	and	r11, r23
     c68:	c8 22       	and	r12, r24
     c6a:	d9 22       	and	r13, r25
     c6c:	89 a1       	ldd	r24, Y+33	; 0x21
     c6e:	9a a1       	ldd	r25, Y+34	; 0x22
     c70:	ab a1       	ldd	r26, Y+35	; 0x23
     c72:	bc a1       	ldd	r27, Y+36	; 0x24
     c74:	1d 01       	movw	r2, r26
     c76:	44 24       	eor	r4, r4
     c78:	55 24       	eor	r5, r5
     c7a:	c8 01       	movw	r24, r16
     c7c:	b7 01       	movw	r22, r14
     c7e:	a6 01       	movw	r20, r12
     c80:	95 01       	movw	r18, r10
     c82:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     c86:	69 96       	adiw	r28, 0x19	; 25
     c88:	6c af       	std	Y+60, r22	; 0x3c
     c8a:	7d af       	std	Y+61, r23	; 0x3d
     c8c:	8e af       	std	Y+62, r24	; 0x3e
     c8e:	9f af       	std	Y+63, r25	; 0x3f
     c90:	69 97       	sbiw	r28, 0x19	; 25
     c92:	c8 01       	movw	r24, r16
     c94:	b7 01       	movw	r22, r14
     c96:	a2 01       	movw	r20, r4
     c98:	91 01       	movw	r18, r2
     c9a:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     c9e:	3b 01       	movw	r6, r22
     ca0:	4c 01       	movw	r8, r24
     ca2:	6d 96       	adiw	r28, 0x1d	; 29
     ca4:	6c ad       	ldd	r22, Y+60	; 0x3c
     ca6:	7d ad       	ldd	r23, Y+61	; 0x3d
     ca8:	8e ad       	ldd	r24, Y+62	; 0x3e
     caa:	9f ad       	ldd	r25, Y+63	; 0x3f
     cac:	6d 97       	sbiw	r28, 0x1d	; 29
     cae:	a6 01       	movw	r20, r12
     cb0:	95 01       	movw	r18, r10
     cb2:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     cb6:	7b 01       	movw	r14, r22
     cb8:	8c 01       	movw	r16, r24
     cba:	6d 96       	adiw	r28, 0x1d	; 29
     cbc:	6c ad       	ldd	r22, Y+60	; 0x3c
     cbe:	7d ad       	ldd	r23, Y+61	; 0x3d
     cc0:	8e ad       	ldd	r24, Y+62	; 0x3e
     cc2:	9f ad       	ldd	r25, Y+63	; 0x3f
     cc4:	6d 97       	sbiw	r28, 0x1d	; 29
     cc6:	a2 01       	movw	r20, r4
     cc8:	91 01       	movw	r18, r2
     cca:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
     cce:	5b 01       	movw	r10, r22
     cd0:	6c 01       	movw	r12, r24
     cd2:	a8 01       	movw	r20, r16
     cd4:	97 01       	movw	r18, r14
     cd6:	26 0d       	add	r18, r6
     cd8:	37 1d       	adc	r19, r7
     cda:	48 1d       	adc	r20, r8
     cdc:	59 1d       	adc	r21, r9
     cde:	69 96       	adiw	r28, 0x19	; 25
     ce0:	6c ac       	ldd	r6, Y+60	; 0x3c
     ce2:	7d ac       	ldd	r7, Y+61	; 0x3d
     ce4:	8e ac       	ldd	r8, Y+62	; 0x3e
     ce6:	9f ac       	ldd	r9, Y+63	; 0x3f
     ce8:	69 97       	sbiw	r28, 0x19	; 25
     cea:	c4 01       	movw	r24, r8
     cec:	aa 27       	eor	r26, r26
     cee:	bb 27       	eor	r27, r27
     cf0:	28 0f       	add	r18, r24
     cf2:	39 1f       	adc	r19, r25
     cf4:	4a 1f       	adc	r20, r26
     cf6:	5b 1f       	adc	r21, r27
     cf8:	2e 15       	cp	r18, r14
     cfa:	3f 05       	cpc	r19, r15
     cfc:	40 07       	cpc	r20, r16
     cfe:	51 07       	cpc	r21, r17
     d00:	48 f4       	brcc	.+18     	; 0xd14 <__udivdi3+0xbee>
     d02:	e1 2c       	mov	r14, r1
     d04:	f1 2c       	mov	r15, r1
     d06:	61 e0       	ldi	r22, 0x01	; 1
     d08:	06 2f       	mov	r16, r22
     d0a:	11 2d       	mov	r17, r1
     d0c:	ae 0c       	add	r10, r14
     d0e:	bf 1c       	adc	r11, r15
     d10:	c0 1e       	adc	r12, r16
     d12:	d1 1e       	adc	r13, r17
     d14:	ca 01       	movw	r24, r20
     d16:	aa 27       	eor	r26, r26
     d18:	bb 27       	eor	r27, r27
     d1a:	bc 01       	movw	r22, r24
     d1c:	cd 01       	movw	r24, r26
     d1e:	6a 0d       	add	r22, r10
     d20:	7b 1d       	adc	r23, r11
     d22:	8c 1d       	adc	r24, r12
     d24:	9d 1d       	adc	r25, r13
     d26:	69 8c       	ldd	r6, Y+25	; 0x19
     d28:	7a 8c       	ldd	r7, Y+26	; 0x1a
     d2a:	8b 8c       	ldd	r8, Y+27	; 0x1b
     d2c:	9c 8c       	ldd	r9, Y+28	; 0x1c
     d2e:	66 16       	cp	r6, r22
     d30:	77 06       	cpc	r7, r23
     d32:	88 06       	cpc	r8, r24
     d34:	99 06       	cpc	r9, r25
     d36:	40 f1       	brcs	.+80     	; 0xd88 <__udivdi3+0xc62>
     d38:	66 15       	cp	r22, r6
     d3a:	77 05       	cpc	r23, r7
     d3c:	88 05       	cpc	r24, r8
     d3e:	99 05       	cpc	r25, r9
     d40:	09 f0       	breq	.+2      	; 0xd44 <__udivdi3+0xc1e>
     d42:	43 c0       	rjmp	.+134    	; 0xdca <__udivdi3+0xca4>
     d44:	d9 01       	movw	r26, r18
     d46:	99 27       	eor	r25, r25
     d48:	88 27       	eor	r24, r24
     d4a:	69 96       	adiw	r28, 0x19	; 25
     d4c:	2c ad       	ldd	r18, Y+60	; 0x3c
     d4e:	3d ad       	ldd	r19, Y+61	; 0x3d
     d50:	4e ad       	ldd	r20, Y+62	; 0x3e
     d52:	5f ad       	ldd	r21, Y+63	; 0x3f
     d54:	69 97       	sbiw	r28, 0x19	; 25
     d56:	40 70       	andi	r20, 0x00	; 0
     d58:	50 70       	andi	r21, 0x00	; 0
     d5a:	82 0f       	add	r24, r18
     d5c:	93 1f       	adc	r25, r19
     d5e:	a4 1f       	adc	r26, r20
     d60:	b5 1f       	adc	r27, r21
     d62:	2d a5       	ldd	r18, Y+45	; 0x2d
     d64:	3e a5       	ldd	r19, Y+46	; 0x2e
     d66:	4f a5       	ldd	r20, Y+47	; 0x2f
     d68:	58 a9       	ldd	r21, Y+48	; 0x30
     d6a:	6e 96       	adiw	r28, 0x1e	; 30
     d6c:	0f ac       	ldd	r0, Y+63	; 0x3f
     d6e:	6e 97       	sbiw	r28, 0x1e	; 30
     d70:	04 c0       	rjmp	.+8      	; 0xd7a <__udivdi3+0xc54>
     d72:	22 0f       	add	r18, r18
     d74:	33 1f       	adc	r19, r19
     d76:	44 1f       	adc	r20, r20
     d78:	55 1f       	adc	r21, r21
     d7a:	0a 94       	dec	r0
     d7c:	d2 f7       	brpl	.-12     	; 0xd72 <__udivdi3+0xc4c>
     d7e:	28 17       	cp	r18, r24
     d80:	39 07       	cpc	r19, r25
     d82:	4a 07       	cpc	r20, r26
     d84:	5b 07       	cpc	r21, r27
     d86:	08 f5       	brcc	.+66     	; 0xdca <__udivdi3+0xca4>
     d88:	09 a9       	ldd	r16, Y+49	; 0x31
     d8a:	1a a9       	ldd	r17, Y+50	; 0x32
     d8c:	2b a9       	ldd	r18, Y+51	; 0x33
     d8e:	3c a9       	ldd	r19, Y+52	; 0x34
     d90:	01 50       	subi	r16, 0x01	; 1
     d92:	10 40       	sbci	r17, 0x00	; 0
     d94:	20 40       	sbci	r18, 0x00	; 0
     d96:	30 40       	sbci	r19, 0x00	; 0
     d98:	09 ab       	std	Y+49, r16	; 0x31
     d9a:	1a ab       	std	Y+50, r17	; 0x32
     d9c:	2b ab       	std	Y+51, r18	; 0x33
     d9e:	3c ab       	std	Y+52, r19	; 0x34
     da0:	14 c0       	rjmp	.+40     	; 0xdca <__udivdi3+0xca4>
     da2:	66 24       	eor	r6, r6
     da4:	77 24       	eor	r7, r7
     da6:	43 01       	movw	r8, r6
     da8:	21 e0       	ldi	r18, 0x01	; 1
     daa:	30 e0       	ldi	r19, 0x00	; 0
     dac:	40 e0       	ldi	r20, 0x00	; 0
     dae:	50 e0       	ldi	r21, 0x00	; 0
     db0:	29 ab       	std	Y+49, r18	; 0x31
     db2:	3a ab       	std	Y+50, r19	; 0x32
     db4:	4b ab       	std	Y+51, r20	; 0x33
     db6:	5c ab       	std	Y+52, r21	; 0x34
     db8:	0b c0       	rjmp	.+22     	; 0xdd0 <__udivdi3+0xcaa>
     dba:	66 24       	eor	r6, r6
     dbc:	77 24       	eor	r7, r7
     dbe:	43 01       	movw	r8, r6
     dc0:	19 aa       	std	Y+49, r1	; 0x31
     dc2:	1a aa       	std	Y+50, r1	; 0x32
     dc4:	1b aa       	std	Y+51, r1	; 0x33
     dc6:	1c aa       	std	Y+52, r1	; 0x34
     dc8:	03 c0       	rjmp	.+6      	; 0xdd0 <__udivdi3+0xcaa>
     dca:	66 24       	eor	r6, r6
     dcc:	77 24       	eor	r7, r7
     dce:	43 01       	movw	r8, r6
     dd0:	fe 01       	movw	r30, r28
     dd2:	71 96       	adiw	r30, 0x11	; 17
     dd4:	88 e0       	ldi	r24, 0x08	; 8
     dd6:	df 01       	movw	r26, r30
     dd8:	1d 92       	st	X+, r1
     dda:	8a 95       	dec	r24
     ddc:	e9 f7       	brne	.-6      	; 0xdd8 <__udivdi3+0xcb2>
     dde:	a9 a8       	ldd	r10, Y+49	; 0x31
     de0:	ba a8       	ldd	r11, Y+50	; 0x32
     de2:	cb a8       	ldd	r12, Y+51	; 0x33
     de4:	dc a8       	ldd	r13, Y+52	; 0x34
     de6:	a9 8a       	std	Y+17, r10	; 0x11
     de8:	ba 8a       	std	Y+18, r11	; 0x12
     dea:	cb 8a       	std	Y+19, r12	; 0x13
     dec:	dc 8a       	std	Y+20, r13	; 0x14
     dee:	6d 8a       	std	Y+21, r6	; 0x15
     df0:	7e 8a       	std	Y+22, r7	; 0x16
     df2:	8f 8a       	std	Y+23, r8	; 0x17
     df4:	98 8e       	std	Y+24, r9	; 0x18
     df6:	29 a9       	ldd	r18, Y+49	; 0x31
     df8:	3a 89       	ldd	r19, Y+18	; 0x12
     dfa:	4b 89       	ldd	r20, Y+19	; 0x13
     dfc:	5c 89       	ldd	r21, Y+20	; 0x14
     dfe:	66 2d       	mov	r22, r6
     e00:	7e 89       	ldd	r23, Y+22	; 0x16
     e02:	8f 89       	ldd	r24, Y+23	; 0x17
     e04:	98 8d       	ldd	r25, Y+24	; 0x18
     e06:	c2 5a       	subi	r28, 0xA2	; 162
     e08:	df 4f       	sbci	r29, 0xFF	; 255
     e0a:	e2 e1       	ldi	r30, 0x12	; 18
     e0c:	0c 94 74 3e 	jmp	0x7ce8	; 0x7ce8 <__epilogue_restores__>

00000e10 <__umoddi3>:
     e10:	ab e5       	ldi	r26, 0x5B	; 91
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	ee e0       	ldi	r30, 0x0E	; 14
     e16:	f7 e0       	ldi	r31, 0x07	; 7
     e18:	0c 94 58 3e 	jmp	0x7cb0	; 0x7cb0 <__prologue_saves__>
     e1c:	a8 e0       	ldi	r26, 0x08	; 8
     e1e:	4e 01       	movw	r8, r28
     e20:	08 94       	sec
     e22:	81 1c       	adc	r8, r1
     e24:	91 1c       	adc	r9, r1
     e26:	f4 01       	movw	r30, r8
     e28:	6a 2e       	mov	r6, r26
     e2a:	11 92       	st	Z+, r1
     e2c:	6a 94       	dec	r6
     e2e:	e9 f7       	brne	.-6      	; 0xe2a <__umoddi3+0x1a>
     e30:	29 83       	std	Y+1, r18	; 0x01
     e32:	3a 83       	std	Y+2, r19	; 0x02
     e34:	4b 83       	std	Y+3, r20	; 0x03
     e36:	5c 83       	std	Y+4, r21	; 0x04
     e38:	6d 83       	std	Y+5, r22	; 0x05
     e3a:	7e 83       	std	Y+6, r23	; 0x06
     e3c:	8f 83       	std	Y+7, r24	; 0x07
     e3e:	98 87       	std	Y+8, r25	; 0x08
     e40:	ce 01       	movw	r24, r28
     e42:	09 96       	adiw	r24, 0x09	; 9
     e44:	fc 01       	movw	r30, r24
     e46:	11 92       	st	Z+, r1
     e48:	aa 95       	dec	r26
     e4a:	e9 f7       	brne	.-6      	; 0xe46 <__umoddi3+0x36>
     e4c:	a9 86       	std	Y+9, r10	; 0x09
     e4e:	ba 86       	std	Y+10, r11	; 0x0a
     e50:	cb 86       	std	Y+11, r12	; 0x0b
     e52:	dc 86       	std	Y+12, r13	; 0x0c
     e54:	ed 86       	std	Y+13, r14	; 0x0d
     e56:	fe 86       	std	Y+14, r15	; 0x0e
     e58:	0f 87       	std	Y+15, r16	; 0x0f
     e5a:	18 8b       	std	Y+16, r17	; 0x10
     e5c:	29 84       	ldd	r2, Y+9	; 0x09
     e5e:	3a 84       	ldd	r3, Y+10	; 0x0a
     e60:	4b 84       	ldd	r4, Y+11	; 0x0b
     e62:	5c 84       	ldd	r5, Y+12	; 0x0c
     e64:	ad 84       	ldd	r10, Y+13	; 0x0d
     e66:	be 84       	ldd	r11, Y+14	; 0x0e
     e68:	cf 84       	ldd	r12, Y+15	; 0x0f
     e6a:	d8 88       	ldd	r13, Y+16	; 0x10
     e6c:	29 81       	ldd	r18, Y+1	; 0x01
     e6e:	3a 81       	ldd	r19, Y+2	; 0x02
     e70:	4b 81       	ldd	r20, Y+3	; 0x03
     e72:	5c 81       	ldd	r21, Y+4	; 0x04
     e74:	69 96       	adiw	r28, 0x19	; 25
     e76:	2f af       	std	Y+63, r18	; 0x3f
     e78:	69 97       	sbiw	r28, 0x19	; 25
     e7a:	6a 96       	adiw	r28, 0x1a	; 26
     e7c:	3f af       	std	Y+63, r19	; 0x3f
     e7e:	6a 97       	sbiw	r28, 0x1a	; 26
     e80:	6b 96       	adiw	r28, 0x1b	; 27
     e82:	4f af       	std	Y+63, r20	; 0x3f
     e84:	6b 97       	sbiw	r28, 0x1b	; 27
     e86:	6c 96       	adiw	r28, 0x1c	; 28
     e88:	5f af       	std	Y+63, r21	; 0x3f
     e8a:	6c 97       	sbiw	r28, 0x1c	; 28
     e8c:	6c 96       	adiw	r28, 0x1c	; 28
     e8e:	6c ac       	ldd	r6, Y+60	; 0x3c
     e90:	7d ac       	ldd	r7, Y+61	; 0x3d
     e92:	8e ac       	ldd	r8, Y+62	; 0x3e
     e94:	9f ac       	ldd	r9, Y+63	; 0x3f
     e96:	6c 97       	sbiw	r28, 0x1c	; 28
     e98:	69 aa       	std	Y+49, r6	; 0x31
     e9a:	7a aa       	std	Y+50, r7	; 0x32
     e9c:	8b aa       	std	Y+51, r8	; 0x33
     e9e:	9c aa       	std	Y+52, r9	; 0x34
     ea0:	6d 81       	ldd	r22, Y+5	; 0x05
     ea2:	7e 81       	ldd	r23, Y+6	; 0x06
     ea4:	8f 81       	ldd	r24, Y+7	; 0x07
     ea6:	98 85       	ldd	r25, Y+8	; 0x08
     ea8:	3b 01       	movw	r6, r22
     eaa:	4c 01       	movw	r8, r24
     eac:	6d aa       	std	Y+53, r6	; 0x35
     eae:	7e aa       	std	Y+54, r7	; 0x36
     eb0:	8f aa       	std	Y+55, r8	; 0x37
     eb2:	98 ae       	std	Y+56, r9	; 0x38
     eb4:	a1 14       	cp	r10, r1
     eb6:	b1 04       	cpc	r11, r1
     eb8:	c1 04       	cpc	r12, r1
     eba:	d1 04       	cpc	r13, r1
     ebc:	09 f0       	breq	.+2      	; 0xec0 <__umoddi3+0xb0>
     ebe:	04 c3       	rjmp	.+1544   	; 0x14c8 <__stack+0x3c9>
     ec0:	62 14       	cp	r6, r2
     ec2:	73 04       	cpc	r7, r3
     ec4:	84 04       	cpc	r8, r4
     ec6:	95 04       	cpc	r9, r5
     ec8:	08 f0       	brcs	.+2      	; 0xecc <__umoddi3+0xbc>
     eca:	00 c1       	rjmp	.+512    	; 0x10cc <__umoddi3+0x2bc>
     ecc:	00 e0       	ldi	r16, 0x00	; 0
     ece:	20 16       	cp	r2, r16
     ed0:	00 e0       	ldi	r16, 0x00	; 0
     ed2:	30 06       	cpc	r3, r16
     ed4:	01 e0       	ldi	r16, 0x01	; 1
     ed6:	40 06       	cpc	r4, r16
     ed8:	00 e0       	ldi	r16, 0x00	; 0
     eda:	50 06       	cpc	r5, r16
     edc:	88 f4       	brcc	.+34     	; 0xf00 <__umoddi3+0xf0>
     ede:	1f ef       	ldi	r17, 0xFF	; 255
     ee0:	21 16       	cp	r2, r17
     ee2:	31 04       	cpc	r3, r1
     ee4:	41 04       	cpc	r4, r1
     ee6:	51 04       	cpc	r5, r1
     ee8:	39 f0       	breq	.+14     	; 0xef8 <__umoddi3+0xe8>
     eea:	30 f0       	brcs	.+12     	; 0xef8 <__umoddi3+0xe8>
     eec:	88 e0       	ldi	r24, 0x08	; 8
     eee:	e8 2e       	mov	r14, r24
     ef0:	f1 2c       	mov	r15, r1
     ef2:	01 2d       	mov	r16, r1
     ef4:	11 2d       	mov	r17, r1
     ef6:	18 c0       	rjmp	.+48     	; 0xf28 <__umoddi3+0x118>
     ef8:	ee 24       	eor	r14, r14
     efa:	ff 24       	eor	r15, r15
     efc:	87 01       	movw	r16, r14
     efe:	14 c0       	rjmp	.+40     	; 0xf28 <__umoddi3+0x118>
     f00:	40 e0       	ldi	r20, 0x00	; 0
     f02:	24 16       	cp	r2, r20
     f04:	40 e0       	ldi	r20, 0x00	; 0
     f06:	34 06       	cpc	r3, r20
     f08:	40 e0       	ldi	r20, 0x00	; 0
     f0a:	44 06       	cpc	r4, r20
     f0c:	41 e0       	ldi	r20, 0x01	; 1
     f0e:	54 06       	cpc	r5, r20
     f10:	30 f0       	brcs	.+12     	; 0xf1e <__umoddi3+0x10e>
     f12:	b8 e1       	ldi	r27, 0x18	; 24
     f14:	eb 2e       	mov	r14, r27
     f16:	f1 2c       	mov	r15, r1
     f18:	01 2d       	mov	r16, r1
     f1a:	11 2d       	mov	r17, r1
     f1c:	05 c0       	rjmp	.+10     	; 0xf28 <__umoddi3+0x118>
     f1e:	a0 e1       	ldi	r26, 0x10	; 16
     f20:	ea 2e       	mov	r14, r26
     f22:	f1 2c       	mov	r15, r1
     f24:	01 2d       	mov	r16, r1
     f26:	11 2d       	mov	r17, r1
     f28:	d2 01       	movw	r26, r4
     f2a:	c1 01       	movw	r24, r2
     f2c:	0e 2c       	mov	r0, r14
     f2e:	04 c0       	rjmp	.+8      	; 0xf38 <__umoddi3+0x128>
     f30:	b6 95       	lsr	r27
     f32:	a7 95       	ror	r26
     f34:	97 95       	ror	r25
     f36:	87 95       	ror	r24
     f38:	0a 94       	dec	r0
     f3a:	d2 f7       	brpl	.-12     	; 0xf30 <__umoddi3+0x120>
     f3c:	83 5c       	subi	r24, 0xC3	; 195
     f3e:	9e 4f       	sbci	r25, 0xFE	; 254
     f40:	dc 01       	movw	r26, r24
     f42:	2c 91       	ld	r18, X
     f44:	80 e2       	ldi	r24, 0x20	; 32
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	a0 e0       	ldi	r26, 0x00	; 0
     f4a:	b0 e0       	ldi	r27, 0x00	; 0
     f4c:	8e 19       	sub	r24, r14
     f4e:	9f 09       	sbc	r25, r15
     f50:	a0 0b       	sbc	r26, r16
     f52:	b1 0b       	sbc	r27, r17
     f54:	5c 01       	movw	r10, r24
     f56:	6d 01       	movw	r12, r26
     f58:	a2 1a       	sub	r10, r18
     f5a:	b1 08       	sbc	r11, r1
     f5c:	c1 08       	sbc	r12, r1
     f5e:	d1 08       	sbc	r13, r1
     f60:	a9 ae       	std	Y+57, r10	; 0x39
     f62:	ba ae       	std	Y+58, r11	; 0x3a
     f64:	cb ae       	std	Y+59, r12	; 0x3b
     f66:	dc ae       	std	Y+60, r13	; 0x3c
     f68:	a1 14       	cp	r10, r1
     f6a:	b1 04       	cpc	r11, r1
     f6c:	c1 04       	cpc	r12, r1
     f6e:	d1 04       	cpc	r13, r1
     f70:	09 f4       	brne	.+2      	; 0xf74 <__umoddi3+0x164>
     f72:	3f c0       	rjmp	.+126    	; 0xff2 <__umoddi3+0x1e2>
     f74:	69 ad       	ldd	r22, Y+57	; 0x39
     f76:	06 2e       	mov	r0, r22
     f78:	04 c0       	rjmp	.+8      	; 0xf82 <__umoddi3+0x172>
     f7a:	22 0c       	add	r2, r2
     f7c:	33 1c       	adc	r3, r3
     f7e:	44 1c       	adc	r4, r4
     f80:	55 1c       	adc	r5, r5
     f82:	0a 94       	dec	r0
     f84:	d2 f7       	brpl	.-12     	; 0xf7a <__umoddi3+0x16a>
     f86:	a4 01       	movw	r20, r8
     f88:	93 01       	movw	r18, r6
     f8a:	06 2e       	mov	r0, r22
     f8c:	04 c0       	rjmp	.+8      	; 0xf96 <__umoddi3+0x186>
     f8e:	22 0f       	add	r18, r18
     f90:	33 1f       	adc	r19, r19
     f92:	44 1f       	adc	r20, r20
     f94:	55 1f       	adc	r21, r21
     f96:	0a 94       	dec	r0
     f98:	d2 f7       	brpl	.-12     	; 0xf8e <__umoddi3+0x17e>
     f9a:	80 e2       	ldi	r24, 0x20	; 32
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	8a 19       	sub	r24, r10
     fa0:	9b 09       	sbc	r25, r11
     fa2:	6c 96       	adiw	r28, 0x1c	; 28
     fa4:	cc ac       	ldd	r12, Y+60	; 0x3c
     fa6:	dd ac       	ldd	r13, Y+61	; 0x3d
     fa8:	ee ac       	ldd	r14, Y+62	; 0x3e
     faa:	ff ac       	ldd	r15, Y+63	; 0x3f
     fac:	6c 97       	sbiw	r28, 0x1c	; 28
     fae:	04 c0       	rjmp	.+8      	; 0xfb8 <__umoddi3+0x1a8>
     fb0:	f6 94       	lsr	r15
     fb2:	e7 94       	ror	r14
     fb4:	d7 94       	ror	r13
     fb6:	c7 94       	ror	r12
     fb8:	8a 95       	dec	r24
     fba:	d2 f7       	brpl	.-12     	; 0xfb0 <__umoddi3+0x1a0>
     fbc:	87 01       	movw	r16, r14
     fbe:	76 01       	movw	r14, r12
     fc0:	e2 2a       	or	r14, r18
     fc2:	f3 2a       	or	r15, r19
     fc4:	04 2b       	or	r16, r20
     fc6:	15 2b       	or	r17, r21
     fc8:	ed aa       	std	Y+53, r14	; 0x35
     fca:	fe aa       	std	Y+54, r15	; 0x36
     fcc:	0f ab       	std	Y+55, r16	; 0x37
     fce:	18 af       	std	Y+56, r17	; 0x38
     fd0:	6c 96       	adiw	r28, 0x1c	; 28
     fd2:	8c ad       	ldd	r24, Y+60	; 0x3c
     fd4:	9d ad       	ldd	r25, Y+61	; 0x3d
     fd6:	ae ad       	ldd	r26, Y+62	; 0x3e
     fd8:	bf ad       	ldd	r27, Y+63	; 0x3f
     fda:	6c 97       	sbiw	r28, 0x1c	; 28
     fdc:	04 c0       	rjmp	.+8      	; 0xfe6 <__umoddi3+0x1d6>
     fde:	88 0f       	add	r24, r24
     fe0:	99 1f       	adc	r25, r25
     fe2:	aa 1f       	adc	r26, r26
     fe4:	bb 1f       	adc	r27, r27
     fe6:	6a 95       	dec	r22
     fe8:	d2 f7       	brpl	.-12     	; 0xfde <__umoddi3+0x1ce>
     fea:	89 ab       	std	Y+49, r24	; 0x31
     fec:	9a ab       	std	Y+50, r25	; 0x32
     fee:	ab ab       	std	Y+51, r26	; 0x33
     ff0:	bc ab       	std	Y+52, r27	; 0x34
     ff2:	32 01       	movw	r6, r4
     ff4:	88 24       	eor	r8, r8
     ff6:	99 24       	eor	r9, r9
     ff8:	b2 01       	movw	r22, r4
     ffa:	a1 01       	movw	r20, r2
     ffc:	60 70       	andi	r22, 0x00	; 0
     ffe:	70 70       	andi	r23, 0x00	; 0
    1000:	21 96       	adiw	r28, 0x01	; 1
    1002:	4c af       	std	Y+60, r20	; 0x3c
    1004:	5d af       	std	Y+61, r21	; 0x3d
    1006:	6e af       	std	Y+62, r22	; 0x3e
    1008:	7f af       	std	Y+63, r23	; 0x3f
    100a:	21 97       	sbiw	r28, 0x01	; 1
    100c:	6d a9       	ldd	r22, Y+53	; 0x35
    100e:	7e a9       	ldd	r23, Y+54	; 0x36
    1010:	8f a9       	ldd	r24, Y+55	; 0x37
    1012:	98 ad       	ldd	r25, Y+56	; 0x38
    1014:	a4 01       	movw	r20, r8
    1016:	93 01       	movw	r18, r6
    1018:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    101c:	7b 01       	movw	r14, r22
    101e:	8c 01       	movw	r16, r24
    1020:	6d a9       	ldd	r22, Y+53	; 0x35
    1022:	7e a9       	ldd	r23, Y+54	; 0x36
    1024:	8f a9       	ldd	r24, Y+55	; 0x37
    1026:	98 ad       	ldd	r25, Y+56	; 0x38
    1028:	a4 01       	movw	r20, r8
    102a:	93 01       	movw	r18, r6
    102c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1030:	ca 01       	movw	r24, r20
    1032:	b9 01       	movw	r22, r18
    1034:	21 96       	adiw	r28, 0x01	; 1
    1036:	2c ad       	ldd	r18, Y+60	; 0x3c
    1038:	3d ad       	ldd	r19, Y+61	; 0x3d
    103a:	4e ad       	ldd	r20, Y+62	; 0x3e
    103c:	5f ad       	ldd	r21, Y+63	; 0x3f
    103e:	21 97       	sbiw	r28, 0x01	; 1
    1040:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1044:	9b 01       	movw	r18, r22
    1046:	ac 01       	movw	r20, r24
    1048:	87 01       	movw	r16, r14
    104a:	ff 24       	eor	r15, r15
    104c:	ee 24       	eor	r14, r14
    104e:	a9 a8       	ldd	r10, Y+49	; 0x31
    1050:	ba a8       	ldd	r11, Y+50	; 0x32
    1052:	cb a8       	ldd	r12, Y+51	; 0x33
    1054:	dc a8       	ldd	r13, Y+52	; 0x34
    1056:	c6 01       	movw	r24, r12
    1058:	aa 27       	eor	r26, r26
    105a:	bb 27       	eor	r27, r27
    105c:	57 01       	movw	r10, r14
    105e:	68 01       	movw	r12, r16
    1060:	a8 2a       	or	r10, r24
    1062:	b9 2a       	or	r11, r25
    1064:	ca 2a       	or	r12, r26
    1066:	db 2a       	or	r13, r27
    1068:	a2 16       	cp	r10, r18
    106a:	b3 06       	cpc	r11, r19
    106c:	c4 06       	cpc	r12, r20
    106e:	d5 06       	cpc	r13, r21
    1070:	90 f4       	brcc	.+36     	; 0x1096 <__umoddi3+0x286>
    1072:	a2 0c       	add	r10, r2
    1074:	b3 1c       	adc	r11, r3
    1076:	c4 1c       	adc	r12, r4
    1078:	d5 1c       	adc	r13, r5
    107a:	a2 14       	cp	r10, r2
    107c:	b3 04       	cpc	r11, r3
    107e:	c4 04       	cpc	r12, r4
    1080:	d5 04       	cpc	r13, r5
    1082:	48 f0       	brcs	.+18     	; 0x1096 <__umoddi3+0x286>
    1084:	a2 16       	cp	r10, r18
    1086:	b3 06       	cpc	r11, r19
    1088:	c4 06       	cpc	r12, r20
    108a:	d5 06       	cpc	r13, r21
    108c:	20 f4       	brcc	.+8      	; 0x1096 <__umoddi3+0x286>
    108e:	a2 0c       	add	r10, r2
    1090:	b3 1c       	adc	r11, r3
    1092:	c4 1c       	adc	r12, r4
    1094:	d5 1c       	adc	r13, r5
    1096:	a2 1a       	sub	r10, r18
    1098:	b3 0a       	sbc	r11, r19
    109a:	c4 0a       	sbc	r12, r20
    109c:	d5 0a       	sbc	r13, r21
    109e:	c6 01       	movw	r24, r12
    10a0:	b5 01       	movw	r22, r10
    10a2:	a4 01       	movw	r20, r8
    10a4:	93 01       	movw	r18, r6
    10a6:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    10aa:	7b 01       	movw	r14, r22
    10ac:	8c 01       	movw	r16, r24
    10ae:	c6 01       	movw	r24, r12
    10b0:	b5 01       	movw	r22, r10
    10b2:	a4 01       	movw	r20, r8
    10b4:	93 01       	movw	r18, r6
    10b6:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    10ba:	ca 01       	movw	r24, r20
    10bc:	b9 01       	movw	r22, r18
    10be:	21 96       	adiw	r28, 0x01	; 1
    10c0:	2c ad       	ldd	r18, Y+60	; 0x3c
    10c2:	3d ad       	ldd	r19, Y+61	; 0x3d
    10c4:	4e ad       	ldd	r20, Y+62	; 0x3e
    10c6:	5f ad       	ldd	r21, Y+63	; 0x3f
    10c8:	21 97       	sbiw	r28, 0x01	; 1
    10ca:	ba c1       	rjmp	.+884    	; 0x1440 <__stack+0x341>
    10cc:	21 14       	cp	r2, r1
    10ce:	31 04       	cpc	r3, r1
    10d0:	41 04       	cpc	r4, r1
    10d2:	51 04       	cpc	r5, r1
    10d4:	71 f4       	brne	.+28     	; 0x10f2 <__umoddi3+0x2e2>
    10d6:	61 e0       	ldi	r22, 0x01	; 1
    10d8:	70 e0       	ldi	r23, 0x00	; 0
    10da:	80 e0       	ldi	r24, 0x00	; 0
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	20 e0       	ldi	r18, 0x00	; 0
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	40 e0       	ldi	r20, 0x00	; 0
    10e4:	50 e0       	ldi	r21, 0x00	; 0
    10e6:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    10ea:	c9 01       	movw	r24, r18
    10ec:	da 01       	movw	r26, r20
    10ee:	1c 01       	movw	r2, r24
    10f0:	2d 01       	movw	r4, r26
    10f2:	00 e0       	ldi	r16, 0x00	; 0
    10f4:	20 16       	cp	r2, r16
    10f6:	00 e0       	ldi	r16, 0x00	; 0
    10f8:	30 06       	cpc	r3, r16
    10fa:	01 e0       	ldi	r16, 0x01	; 1
    10fc:	40 06       	cpc	r4, r16
    10fe:	00 e0       	ldi	r16, 0x00	; 0
    1100:	50 06       	cpc	r5, r16
    1102:	88 f4       	brcc	.+34     	; 0x1126 <__stack+0x27>
    1104:	1f ef       	ldi	r17, 0xFF	; 255
    1106:	21 16       	cp	r2, r17
    1108:	31 04       	cpc	r3, r1
    110a:	41 04       	cpc	r4, r1
    110c:	51 04       	cpc	r5, r1
    110e:	39 f0       	breq	.+14     	; 0x111e <__stack+0x1f>
    1110:	30 f0       	brcs	.+12     	; 0x111e <__stack+0x1f>
    1112:	68 e0       	ldi	r22, 0x08	; 8
    1114:	e6 2e       	mov	r14, r22
    1116:	f1 2c       	mov	r15, r1
    1118:	01 2d       	mov	r16, r1
    111a:	11 2d       	mov	r17, r1
    111c:	18 c0       	rjmp	.+48     	; 0x114e <__stack+0x4f>
    111e:	ee 24       	eor	r14, r14
    1120:	ff 24       	eor	r15, r15
    1122:	87 01       	movw	r16, r14
    1124:	14 c0       	rjmp	.+40     	; 0x114e <__stack+0x4f>
    1126:	40 e0       	ldi	r20, 0x00	; 0
    1128:	24 16       	cp	r2, r20
    112a:	40 e0       	ldi	r20, 0x00	; 0
    112c:	34 06       	cpc	r3, r20
    112e:	40 e0       	ldi	r20, 0x00	; 0
    1130:	44 06       	cpc	r4, r20
    1132:	41 e0       	ldi	r20, 0x01	; 1
    1134:	54 06       	cpc	r5, r20
    1136:	30 f0       	brcs	.+12     	; 0x1144 <__stack+0x45>
    1138:	58 e1       	ldi	r21, 0x18	; 24
    113a:	e5 2e       	mov	r14, r21
    113c:	f1 2c       	mov	r15, r1
    113e:	01 2d       	mov	r16, r1
    1140:	11 2d       	mov	r17, r1
    1142:	05 c0       	rjmp	.+10     	; 0x114e <__stack+0x4f>
    1144:	40 e1       	ldi	r20, 0x10	; 16
    1146:	e4 2e       	mov	r14, r20
    1148:	f1 2c       	mov	r15, r1
    114a:	01 2d       	mov	r16, r1
    114c:	11 2d       	mov	r17, r1
    114e:	d2 01       	movw	r26, r4
    1150:	c1 01       	movw	r24, r2
    1152:	0e 2c       	mov	r0, r14
    1154:	04 c0       	rjmp	.+8      	; 0x115e <__stack+0x5f>
    1156:	b6 95       	lsr	r27
    1158:	a7 95       	ror	r26
    115a:	97 95       	ror	r25
    115c:	87 95       	ror	r24
    115e:	0a 94       	dec	r0
    1160:	d2 f7       	brpl	.-12     	; 0x1156 <__stack+0x57>
    1162:	83 5c       	subi	r24, 0xC3	; 195
    1164:	9e 4f       	sbci	r25, 0xFE	; 254
    1166:	dc 01       	movw	r26, r24
    1168:	2c 91       	ld	r18, X
    116a:	30 e2       	ldi	r19, 0x20	; 32
    116c:	a3 2e       	mov	r10, r19
    116e:	b1 2c       	mov	r11, r1
    1170:	c1 2c       	mov	r12, r1
    1172:	d1 2c       	mov	r13, r1
    1174:	d6 01       	movw	r26, r12
    1176:	c5 01       	movw	r24, r10
    1178:	8e 19       	sub	r24, r14
    117a:	9f 09       	sbc	r25, r15
    117c:	a0 0b       	sbc	r26, r16
    117e:	b1 0b       	sbc	r27, r17
    1180:	7c 01       	movw	r14, r24
    1182:	8d 01       	movw	r16, r26
    1184:	e2 1a       	sub	r14, r18
    1186:	f1 08       	sbc	r15, r1
    1188:	01 09       	sbc	r16, r1
    118a:	11 09       	sbc	r17, r1
    118c:	e9 ae       	std	Y+57, r14	; 0x39
    118e:	fa ae       	std	Y+58, r15	; 0x3a
    1190:	0b af       	std	Y+59, r16	; 0x3b
    1192:	1c af       	std	Y+60, r17	; 0x3c
    1194:	e1 14       	cp	r14, r1
    1196:	f1 04       	cpc	r15, r1
    1198:	01 05       	cpc	r16, r1
    119a:	11 05       	cpc	r17, r1
    119c:	39 f4       	brne	.+14     	; 0x11ac <__stack+0xad>
    119e:	64 01       	movw	r12, r8
    11a0:	53 01       	movw	r10, r6
    11a2:	a2 18       	sub	r10, r2
    11a4:	b3 08       	sbc	r11, r3
    11a6:	c4 08       	sbc	r12, r4
    11a8:	d5 08       	sbc	r13, r5
    11aa:	e2 c0       	rjmp	.+452    	; 0x1370 <__stack+0x271>
    11ac:	f9 ac       	ldd	r15, Y+57	; 0x39
    11ae:	68 96       	adiw	r28, 0x18	; 24
    11b0:	ff ae       	std	Y+63, r15	; 0x3f
    11b2:	68 97       	sbiw	r28, 0x18	; 24
    11b4:	0f 2c       	mov	r0, r15
    11b6:	04 c0       	rjmp	.+8      	; 0x11c0 <__stack+0xc1>
    11b8:	22 0c       	add	r2, r2
    11ba:	33 1c       	adc	r3, r3
    11bc:	44 1c       	adc	r4, r4
    11be:	55 1c       	adc	r5, r5
    11c0:	0a 94       	dec	r0
    11c2:	d2 f7       	brpl	.-12     	; 0x11b8 <__stack+0xb9>
    11c4:	8a 2d       	mov	r24, r10
    11c6:	8f 19       	sub	r24, r15
    11c8:	64 01       	movw	r12, r8
    11ca:	53 01       	movw	r10, r6
    11cc:	08 2e       	mov	r0, r24
    11ce:	04 c0       	rjmp	.+8      	; 0x11d8 <__stack+0xd9>
    11d0:	d6 94       	lsr	r13
    11d2:	c7 94       	ror	r12
    11d4:	b7 94       	ror	r11
    11d6:	a7 94       	ror	r10
    11d8:	0a 94       	dec	r0
    11da:	d2 f7       	brpl	.-12     	; 0x11d0 <__stack+0xd1>
    11dc:	a4 01       	movw	r20, r8
    11de:	93 01       	movw	r18, r6
    11e0:	04 c0       	rjmp	.+8      	; 0x11ea <__stack+0xeb>
    11e2:	22 0f       	add	r18, r18
    11e4:	33 1f       	adc	r19, r19
    11e6:	44 1f       	adc	r20, r20
    11e8:	55 1f       	adc	r21, r21
    11ea:	fa 94       	dec	r15
    11ec:	d2 f7       	brpl	.-12     	; 0x11e2 <__stack+0xe3>
    11ee:	6c 96       	adiw	r28, 0x1c	; 28
    11f0:	6c ac       	ldd	r6, Y+60	; 0x3c
    11f2:	7d ac       	ldd	r7, Y+61	; 0x3d
    11f4:	8e ac       	ldd	r8, Y+62	; 0x3e
    11f6:	9f ac       	ldd	r9, Y+63	; 0x3f
    11f8:	6c 97       	sbiw	r28, 0x1c	; 28
    11fa:	04 c0       	rjmp	.+8      	; 0x1204 <__stack+0x105>
    11fc:	96 94       	lsr	r9
    11fe:	87 94       	ror	r8
    1200:	77 94       	ror	r7
    1202:	67 94       	ror	r6
    1204:	8a 95       	dec	r24
    1206:	d2 f7       	brpl	.-12     	; 0x11fc <__stack+0xfd>
    1208:	84 01       	movw	r16, r8
    120a:	73 01       	movw	r14, r6
    120c:	e2 2a       	or	r14, r18
    120e:	f3 2a       	or	r15, r19
    1210:	04 2b       	or	r16, r20
    1212:	15 2b       	or	r17, r21
    1214:	ed a6       	std	Y+45, r14	; 0x2d
    1216:	fe a6       	std	Y+46, r15	; 0x2e
    1218:	0f a7       	std	Y+47, r16	; 0x2f
    121a:	18 ab       	std	Y+48, r17	; 0x30
    121c:	32 01       	movw	r6, r4
    121e:	88 24       	eor	r8, r8
    1220:	99 24       	eor	r9, r9
    1222:	b2 01       	movw	r22, r4
    1224:	a1 01       	movw	r20, r2
    1226:	60 70       	andi	r22, 0x00	; 0
    1228:	70 70       	andi	r23, 0x00	; 0
    122a:	25 96       	adiw	r28, 0x05	; 5
    122c:	4c af       	std	Y+60, r20	; 0x3c
    122e:	5d af       	std	Y+61, r21	; 0x3d
    1230:	6e af       	std	Y+62, r22	; 0x3e
    1232:	7f af       	std	Y+63, r23	; 0x3f
    1234:	25 97       	sbiw	r28, 0x05	; 5
    1236:	c6 01       	movw	r24, r12
    1238:	b5 01       	movw	r22, r10
    123a:	a4 01       	movw	r20, r8
    123c:	93 01       	movw	r18, r6
    123e:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1242:	7b 01       	movw	r14, r22
    1244:	8c 01       	movw	r16, r24
    1246:	c6 01       	movw	r24, r12
    1248:	b5 01       	movw	r22, r10
    124a:	a4 01       	movw	r20, r8
    124c:	93 01       	movw	r18, r6
    124e:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1252:	ca 01       	movw	r24, r20
    1254:	b9 01       	movw	r22, r18
    1256:	25 96       	adiw	r28, 0x05	; 5
    1258:	2c ad       	ldd	r18, Y+60	; 0x3c
    125a:	3d ad       	ldd	r19, Y+61	; 0x3d
    125c:	4e ad       	ldd	r20, Y+62	; 0x3e
    125e:	5f ad       	ldd	r21, Y+63	; 0x3f
    1260:	25 97       	sbiw	r28, 0x05	; 5
    1262:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1266:	9b 01       	movw	r18, r22
    1268:	ac 01       	movw	r20, r24
    126a:	87 01       	movw	r16, r14
    126c:	ff 24       	eor	r15, r15
    126e:	ee 24       	eor	r14, r14
    1270:	ad a4       	ldd	r10, Y+45	; 0x2d
    1272:	be a4       	ldd	r11, Y+46	; 0x2e
    1274:	cf a4       	ldd	r12, Y+47	; 0x2f
    1276:	d8 a8       	ldd	r13, Y+48	; 0x30
    1278:	c6 01       	movw	r24, r12
    127a:	aa 27       	eor	r26, r26
    127c:	bb 27       	eor	r27, r27
    127e:	5c 01       	movw	r10, r24
    1280:	6d 01       	movw	r12, r26
    1282:	ae 28       	or	r10, r14
    1284:	bf 28       	or	r11, r15
    1286:	c0 2a       	or	r12, r16
    1288:	d1 2a       	or	r13, r17
    128a:	a2 16       	cp	r10, r18
    128c:	b3 06       	cpc	r11, r19
    128e:	c4 06       	cpc	r12, r20
    1290:	d5 06       	cpc	r13, r21
    1292:	90 f4       	brcc	.+36     	; 0x12b8 <__stack+0x1b9>
    1294:	a2 0c       	add	r10, r2
    1296:	b3 1c       	adc	r11, r3
    1298:	c4 1c       	adc	r12, r4
    129a:	d5 1c       	adc	r13, r5
    129c:	a2 14       	cp	r10, r2
    129e:	b3 04       	cpc	r11, r3
    12a0:	c4 04       	cpc	r12, r4
    12a2:	d5 04       	cpc	r13, r5
    12a4:	48 f0       	brcs	.+18     	; 0x12b8 <__stack+0x1b9>
    12a6:	a2 16       	cp	r10, r18
    12a8:	b3 06       	cpc	r11, r19
    12aa:	c4 06       	cpc	r12, r20
    12ac:	d5 06       	cpc	r13, r21
    12ae:	20 f4       	brcc	.+8      	; 0x12b8 <__stack+0x1b9>
    12b0:	a2 0c       	add	r10, r2
    12b2:	b3 1c       	adc	r11, r3
    12b4:	c4 1c       	adc	r12, r4
    12b6:	d5 1c       	adc	r13, r5
    12b8:	a2 1a       	sub	r10, r18
    12ba:	b3 0a       	sbc	r11, r19
    12bc:	c4 0a       	sbc	r12, r20
    12be:	d5 0a       	sbc	r13, r21
    12c0:	c6 01       	movw	r24, r12
    12c2:	b5 01       	movw	r22, r10
    12c4:	a4 01       	movw	r20, r8
    12c6:	93 01       	movw	r18, r6
    12c8:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    12cc:	7b 01       	movw	r14, r22
    12ce:	8c 01       	movw	r16, r24
    12d0:	c6 01       	movw	r24, r12
    12d2:	b5 01       	movw	r22, r10
    12d4:	a4 01       	movw	r20, r8
    12d6:	93 01       	movw	r18, r6
    12d8:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    12dc:	ca 01       	movw	r24, r20
    12de:	b9 01       	movw	r22, r18
    12e0:	25 96       	adiw	r28, 0x05	; 5
    12e2:	2c ad       	ldd	r18, Y+60	; 0x3c
    12e4:	3d ad       	ldd	r19, Y+61	; 0x3d
    12e6:	4e ad       	ldd	r20, Y+62	; 0x3e
    12e8:	5f ad       	ldd	r21, Y+63	; 0x3f
    12ea:	25 97       	sbiw	r28, 0x05	; 5
    12ec:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    12f0:	9b 01       	movw	r18, r22
    12f2:	ac 01       	movw	r20, r24
    12f4:	87 01       	movw	r16, r14
    12f6:	ff 24       	eor	r15, r15
    12f8:	ee 24       	eor	r14, r14
    12fa:	8d a5       	ldd	r24, Y+45	; 0x2d
    12fc:	9e a5       	ldd	r25, Y+46	; 0x2e
    12fe:	af a5       	ldd	r26, Y+47	; 0x2f
    1300:	b8 a9       	ldd	r27, Y+48	; 0x30
    1302:	a0 70       	andi	r26, 0x00	; 0
    1304:	b0 70       	andi	r27, 0x00	; 0
    1306:	57 01       	movw	r10, r14
    1308:	68 01       	movw	r12, r16
    130a:	a8 2a       	or	r10, r24
    130c:	b9 2a       	or	r11, r25
    130e:	ca 2a       	or	r12, r26
    1310:	db 2a       	or	r13, r27
    1312:	a2 16       	cp	r10, r18
    1314:	b3 06       	cpc	r11, r19
    1316:	c4 06       	cpc	r12, r20
    1318:	d5 06       	cpc	r13, r21
    131a:	90 f4       	brcc	.+36     	; 0x1340 <__stack+0x241>
    131c:	a2 0c       	add	r10, r2
    131e:	b3 1c       	adc	r11, r3
    1320:	c4 1c       	adc	r12, r4
    1322:	d5 1c       	adc	r13, r5
    1324:	a2 14       	cp	r10, r2
    1326:	b3 04       	cpc	r11, r3
    1328:	c4 04       	cpc	r12, r4
    132a:	d5 04       	cpc	r13, r5
    132c:	48 f0       	brcs	.+18     	; 0x1340 <__stack+0x241>
    132e:	a2 16       	cp	r10, r18
    1330:	b3 06       	cpc	r11, r19
    1332:	c4 06       	cpc	r12, r20
    1334:	d5 06       	cpc	r13, r21
    1336:	20 f4       	brcc	.+8      	; 0x1340 <__stack+0x241>
    1338:	a2 0c       	add	r10, r2
    133a:	b3 1c       	adc	r11, r3
    133c:	c4 1c       	adc	r12, r4
    133e:	d5 1c       	adc	r13, r5
    1340:	6c 96       	adiw	r28, 0x1c	; 28
    1342:	ec ac       	ldd	r14, Y+60	; 0x3c
    1344:	fd ac       	ldd	r15, Y+61	; 0x3d
    1346:	0e ad       	ldd	r16, Y+62	; 0x3e
    1348:	1f ad       	ldd	r17, Y+63	; 0x3f
    134a:	6c 97       	sbiw	r28, 0x1c	; 28
    134c:	68 96       	adiw	r28, 0x18	; 24
    134e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1350:	68 97       	sbiw	r28, 0x18	; 24
    1352:	04 c0       	rjmp	.+8      	; 0x135c <__stack+0x25d>
    1354:	ee 0c       	add	r14, r14
    1356:	ff 1c       	adc	r15, r15
    1358:	00 1f       	adc	r16, r16
    135a:	11 1f       	adc	r17, r17
    135c:	0a 94       	dec	r0
    135e:	d2 f7       	brpl	.-12     	; 0x1354 <__stack+0x255>
    1360:	e9 aa       	std	Y+49, r14	; 0x31
    1362:	fa aa       	std	Y+50, r15	; 0x32
    1364:	0b ab       	std	Y+51, r16	; 0x33
    1366:	1c ab       	std	Y+52, r17	; 0x34
    1368:	a2 1a       	sub	r10, r18
    136a:	b3 0a       	sbc	r11, r19
    136c:	c4 0a       	sbc	r12, r20
    136e:	d5 0a       	sbc	r13, r21
    1370:	32 01       	movw	r6, r4
    1372:	88 24       	eor	r8, r8
    1374:	99 24       	eor	r9, r9
    1376:	b2 01       	movw	r22, r4
    1378:	a1 01       	movw	r20, r2
    137a:	60 70       	andi	r22, 0x00	; 0
    137c:	70 70       	andi	r23, 0x00	; 0
    137e:	29 96       	adiw	r28, 0x09	; 9
    1380:	4c af       	std	Y+60, r20	; 0x3c
    1382:	5d af       	std	Y+61, r21	; 0x3d
    1384:	6e af       	std	Y+62, r22	; 0x3e
    1386:	7f af       	std	Y+63, r23	; 0x3f
    1388:	29 97       	sbiw	r28, 0x09	; 9
    138a:	c6 01       	movw	r24, r12
    138c:	b5 01       	movw	r22, r10
    138e:	a4 01       	movw	r20, r8
    1390:	93 01       	movw	r18, r6
    1392:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1396:	7b 01       	movw	r14, r22
    1398:	8c 01       	movw	r16, r24
    139a:	c6 01       	movw	r24, r12
    139c:	b5 01       	movw	r22, r10
    139e:	a4 01       	movw	r20, r8
    13a0:	93 01       	movw	r18, r6
    13a2:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    13a6:	ca 01       	movw	r24, r20
    13a8:	b9 01       	movw	r22, r18
    13aa:	29 96       	adiw	r28, 0x09	; 9
    13ac:	2c ad       	ldd	r18, Y+60	; 0x3c
    13ae:	3d ad       	ldd	r19, Y+61	; 0x3d
    13b0:	4e ad       	ldd	r20, Y+62	; 0x3e
    13b2:	5f ad       	ldd	r21, Y+63	; 0x3f
    13b4:	29 97       	sbiw	r28, 0x09	; 9
    13b6:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    13ba:	9b 01       	movw	r18, r22
    13bc:	ac 01       	movw	r20, r24
    13be:	87 01       	movw	r16, r14
    13c0:	ff 24       	eor	r15, r15
    13c2:	ee 24       	eor	r14, r14
    13c4:	a9 a8       	ldd	r10, Y+49	; 0x31
    13c6:	ba a8       	ldd	r11, Y+50	; 0x32
    13c8:	cb a8       	ldd	r12, Y+51	; 0x33
    13ca:	dc a8       	ldd	r13, Y+52	; 0x34
    13cc:	c6 01       	movw	r24, r12
    13ce:	aa 27       	eor	r26, r26
    13d0:	bb 27       	eor	r27, r27
    13d2:	57 01       	movw	r10, r14
    13d4:	68 01       	movw	r12, r16
    13d6:	a8 2a       	or	r10, r24
    13d8:	b9 2a       	or	r11, r25
    13da:	ca 2a       	or	r12, r26
    13dc:	db 2a       	or	r13, r27
    13de:	a2 16       	cp	r10, r18
    13e0:	b3 06       	cpc	r11, r19
    13e2:	c4 06       	cpc	r12, r20
    13e4:	d5 06       	cpc	r13, r21
    13e6:	90 f4       	brcc	.+36     	; 0x140c <__stack+0x30d>
    13e8:	a2 0c       	add	r10, r2
    13ea:	b3 1c       	adc	r11, r3
    13ec:	c4 1c       	adc	r12, r4
    13ee:	d5 1c       	adc	r13, r5
    13f0:	a2 14       	cp	r10, r2
    13f2:	b3 04       	cpc	r11, r3
    13f4:	c4 04       	cpc	r12, r4
    13f6:	d5 04       	cpc	r13, r5
    13f8:	48 f0       	brcs	.+18     	; 0x140c <__stack+0x30d>
    13fa:	a2 16       	cp	r10, r18
    13fc:	b3 06       	cpc	r11, r19
    13fe:	c4 06       	cpc	r12, r20
    1400:	d5 06       	cpc	r13, r21
    1402:	20 f4       	brcc	.+8      	; 0x140c <__stack+0x30d>
    1404:	a2 0c       	add	r10, r2
    1406:	b3 1c       	adc	r11, r3
    1408:	c4 1c       	adc	r12, r4
    140a:	d5 1c       	adc	r13, r5
    140c:	a2 1a       	sub	r10, r18
    140e:	b3 0a       	sbc	r11, r19
    1410:	c4 0a       	sbc	r12, r20
    1412:	d5 0a       	sbc	r13, r21
    1414:	c6 01       	movw	r24, r12
    1416:	b5 01       	movw	r22, r10
    1418:	a4 01       	movw	r20, r8
    141a:	93 01       	movw	r18, r6
    141c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1420:	7b 01       	movw	r14, r22
    1422:	8c 01       	movw	r16, r24
    1424:	c6 01       	movw	r24, r12
    1426:	b5 01       	movw	r22, r10
    1428:	a4 01       	movw	r20, r8
    142a:	93 01       	movw	r18, r6
    142c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    1430:	ca 01       	movw	r24, r20
    1432:	b9 01       	movw	r22, r18
    1434:	29 96       	adiw	r28, 0x09	; 9
    1436:	2c ad       	ldd	r18, Y+60	; 0x3c
    1438:	3d ad       	ldd	r19, Y+61	; 0x3d
    143a:	4e ad       	ldd	r20, Y+62	; 0x3e
    143c:	5f ad       	ldd	r21, Y+63	; 0x3f
    143e:	29 97       	sbiw	r28, 0x09	; 9
    1440:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1444:	9b 01       	movw	r18, r22
    1446:	ac 01       	movw	r20, r24
    1448:	87 01       	movw	r16, r14
    144a:	ff 24       	eor	r15, r15
    144c:	ee 24       	eor	r14, r14
    144e:	89 a9       	ldd	r24, Y+49	; 0x31
    1450:	9a a9       	ldd	r25, Y+50	; 0x32
    1452:	ab a9       	ldd	r26, Y+51	; 0x33
    1454:	bc a9       	ldd	r27, Y+52	; 0x34
    1456:	a0 70       	andi	r26, 0x00	; 0
    1458:	b0 70       	andi	r27, 0x00	; 0
    145a:	e8 2a       	or	r14, r24
    145c:	f9 2a       	or	r15, r25
    145e:	0a 2b       	or	r16, r26
    1460:	1b 2b       	or	r17, r27
    1462:	e2 16       	cp	r14, r18
    1464:	f3 06       	cpc	r15, r19
    1466:	04 07       	cpc	r16, r20
    1468:	15 07       	cpc	r17, r21
    146a:	90 f4       	brcc	.+36     	; 0x1490 <__stack+0x391>
    146c:	e2 0c       	add	r14, r2
    146e:	f3 1c       	adc	r15, r3
    1470:	04 1d       	adc	r16, r4
    1472:	15 1d       	adc	r17, r5
    1474:	e2 14       	cp	r14, r2
    1476:	f3 04       	cpc	r15, r3
    1478:	04 05       	cpc	r16, r4
    147a:	15 05       	cpc	r17, r5
    147c:	48 f0       	brcs	.+18     	; 0x1490 <__stack+0x391>
    147e:	e2 16       	cp	r14, r18
    1480:	f3 06       	cpc	r15, r19
    1482:	04 07       	cpc	r16, r20
    1484:	15 07       	cpc	r17, r21
    1486:	20 f4       	brcc	.+8      	; 0x1490 <__stack+0x391>
    1488:	e2 0c       	add	r14, r2
    148a:	f3 1c       	adc	r15, r3
    148c:	04 1d       	adc	r16, r4
    148e:	15 1d       	adc	r17, r5
    1490:	e2 1a       	sub	r14, r18
    1492:	f3 0a       	sbc	r15, r19
    1494:	04 0b       	sbc	r16, r20
    1496:	15 0b       	sbc	r17, r21
    1498:	d8 01       	movw	r26, r16
    149a:	c7 01       	movw	r24, r14
    149c:	09 ac       	ldd	r0, Y+57	; 0x39
    149e:	04 c0       	rjmp	.+8      	; 0x14a8 <__stack+0x3a9>
    14a0:	b6 95       	lsr	r27
    14a2:	a7 95       	ror	r26
    14a4:	97 95       	ror	r25
    14a6:	87 95       	ror	r24
    14a8:	0a 94       	dec	r0
    14aa:	d2 f7       	brpl	.-12     	; 0x14a0 <__stack+0x3a1>
    14ac:	89 8b       	std	Y+17, r24	; 0x11
    14ae:	9a 8b       	std	Y+18, r25	; 0x12
    14b0:	ab 8b       	std	Y+19, r26	; 0x13
    14b2:	bc 8b       	std	Y+20, r27	; 0x14
    14b4:	1d 8a       	std	Y+21, r1	; 0x15
    14b6:	1e 8a       	std	Y+22, r1	; 0x16
    14b8:	1f 8a       	std	Y+23, r1	; 0x17
    14ba:	18 8e       	std	Y+24, r1	; 0x18
    14bc:	28 2f       	mov	r18, r24
    14be:	3a 89       	ldd	r19, Y+18	; 0x12
    14c0:	4b 89       	ldd	r20, Y+19	; 0x13
    14c2:	5c 89       	ldd	r21, Y+20	; 0x14
    14c4:	6d 89       	ldd	r22, Y+21	; 0x15
    14c6:	0c c3       	rjmp	.+1560   	; 0x1ae0 <__stack+0x9e1>
    14c8:	6a 14       	cp	r6, r10
    14ca:	7b 04       	cpc	r7, r11
    14cc:	8c 04       	cpc	r8, r12
    14ce:	9d 04       	cpc	r9, r13
    14d0:	08 f4       	brcc	.+2      	; 0x14d4 <__stack+0x3d5>
    14d2:	09 c3       	rjmp	.+1554   	; 0x1ae6 <__stack+0x9e7>
    14d4:	00 e0       	ldi	r16, 0x00	; 0
    14d6:	a0 16       	cp	r10, r16
    14d8:	00 e0       	ldi	r16, 0x00	; 0
    14da:	b0 06       	cpc	r11, r16
    14dc:	01 e0       	ldi	r16, 0x01	; 1
    14de:	c0 06       	cpc	r12, r16
    14e0:	00 e0       	ldi	r16, 0x00	; 0
    14e2:	d0 06       	cpc	r13, r16
    14e4:	88 f4       	brcc	.+34     	; 0x1508 <__stack+0x409>
    14e6:	1f ef       	ldi	r17, 0xFF	; 255
    14e8:	a1 16       	cp	r10, r17
    14ea:	b1 04       	cpc	r11, r1
    14ec:	c1 04       	cpc	r12, r1
    14ee:	d1 04       	cpc	r13, r1
    14f0:	39 f0       	breq	.+14     	; 0x1500 <__stack+0x401>
    14f2:	30 f0       	brcs	.+12     	; 0x1500 <__stack+0x401>
    14f4:	28 e0       	ldi	r18, 0x08	; 8
    14f6:	e2 2e       	mov	r14, r18
    14f8:	f1 2c       	mov	r15, r1
    14fa:	01 2d       	mov	r16, r1
    14fc:	11 2d       	mov	r17, r1
    14fe:	18 c0       	rjmp	.+48     	; 0x1530 <__stack+0x431>
    1500:	ee 24       	eor	r14, r14
    1502:	ff 24       	eor	r15, r15
    1504:	87 01       	movw	r16, r14
    1506:	14 c0       	rjmp	.+40     	; 0x1530 <__stack+0x431>
    1508:	40 e0       	ldi	r20, 0x00	; 0
    150a:	a4 16       	cp	r10, r20
    150c:	40 e0       	ldi	r20, 0x00	; 0
    150e:	b4 06       	cpc	r11, r20
    1510:	40 e0       	ldi	r20, 0x00	; 0
    1512:	c4 06       	cpc	r12, r20
    1514:	41 e0       	ldi	r20, 0x01	; 1
    1516:	d4 06       	cpc	r13, r20
    1518:	30 f0       	brcs	.+12     	; 0x1526 <__stack+0x427>
    151a:	98 e1       	ldi	r25, 0x18	; 24
    151c:	e9 2e       	mov	r14, r25
    151e:	f1 2c       	mov	r15, r1
    1520:	01 2d       	mov	r16, r1
    1522:	11 2d       	mov	r17, r1
    1524:	05 c0       	rjmp	.+10     	; 0x1530 <__stack+0x431>
    1526:	80 e1       	ldi	r24, 0x10	; 16
    1528:	e8 2e       	mov	r14, r24
    152a:	f1 2c       	mov	r15, r1
    152c:	01 2d       	mov	r16, r1
    152e:	11 2d       	mov	r17, r1
    1530:	d6 01       	movw	r26, r12
    1532:	c5 01       	movw	r24, r10
    1534:	0e 2c       	mov	r0, r14
    1536:	04 c0       	rjmp	.+8      	; 0x1540 <__stack+0x441>
    1538:	b6 95       	lsr	r27
    153a:	a7 95       	ror	r26
    153c:	97 95       	ror	r25
    153e:	87 95       	ror	r24
    1540:	0a 94       	dec	r0
    1542:	d2 f7       	brpl	.-12     	; 0x1538 <__stack+0x439>
    1544:	83 5c       	subi	r24, 0xC3	; 195
    1546:	9e 4f       	sbci	r25, 0xFE	; 254
    1548:	dc 01       	movw	r26, r24
    154a:	2c 91       	ld	r18, X
    154c:	80 e2       	ldi	r24, 0x20	; 32
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	a0 e0       	ldi	r26, 0x00	; 0
    1552:	b0 e0       	ldi	r27, 0x00	; 0
    1554:	8e 19       	sub	r24, r14
    1556:	9f 09       	sbc	r25, r15
    1558:	a0 0b       	sbc	r26, r16
    155a:	b1 0b       	sbc	r27, r17
    155c:	82 1b       	sub	r24, r18
    155e:	91 09       	sbc	r25, r1
    1560:	a1 09       	sbc	r26, r1
    1562:	b1 09       	sbc	r27, r1
    1564:	00 97       	sbiw	r24, 0x00	; 0
    1566:	a1 05       	cpc	r26, r1
    1568:	b1 05       	cpc	r27, r1
    156a:	09 f0       	breq	.+2      	; 0x156e <__stack+0x46f>
    156c:	4f c0       	rjmp	.+158    	; 0x160c <__stack+0x50d>
    156e:	a6 14       	cp	r10, r6
    1570:	b7 04       	cpc	r11, r7
    1572:	c8 04       	cpc	r12, r8
    1574:	d9 04       	cpc	r13, r9
    1576:	58 f0       	brcs	.+22     	; 0x158e <__stack+0x48f>
    1578:	6c 96       	adiw	r28, 0x1c	; 28
    157a:	ec ac       	ldd	r14, Y+60	; 0x3c
    157c:	fd ac       	ldd	r15, Y+61	; 0x3d
    157e:	0e ad       	ldd	r16, Y+62	; 0x3e
    1580:	1f ad       	ldd	r17, Y+63	; 0x3f
    1582:	6c 97       	sbiw	r28, 0x1c	; 28
    1584:	e2 14       	cp	r14, r2
    1586:	f3 04       	cpc	r15, r3
    1588:	04 05       	cpc	r16, r4
    158a:	15 05       	cpc	r17, r5
    158c:	68 f1       	brcs	.+90     	; 0x15e8 <__stack+0x4e9>
    158e:	6c 96       	adiw	r28, 0x1c	; 28
    1590:	ec ac       	ldd	r14, Y+60	; 0x3c
    1592:	fd ac       	ldd	r15, Y+61	; 0x3d
    1594:	0e ad       	ldd	r16, Y+62	; 0x3e
    1596:	1f ad       	ldd	r17, Y+63	; 0x3f
    1598:	6c 97       	sbiw	r28, 0x1c	; 28
    159a:	e2 18       	sub	r14, r2
    159c:	f3 08       	sbc	r15, r3
    159e:	04 09       	sbc	r16, r4
    15a0:	15 09       	sbc	r17, r5
    15a2:	a4 01       	movw	r20, r8
    15a4:	93 01       	movw	r18, r6
    15a6:	2a 19       	sub	r18, r10
    15a8:	3b 09       	sbc	r19, r11
    15aa:	4c 09       	sbc	r20, r12
    15ac:	5d 09       	sbc	r21, r13
    15ae:	aa 24       	eor	r10, r10
    15b0:	bb 24       	eor	r11, r11
    15b2:	65 01       	movw	r12, r10
    15b4:	6c 96       	adiw	r28, 0x1c	; 28
    15b6:	6c ad       	ldd	r22, Y+60	; 0x3c
    15b8:	7d ad       	ldd	r23, Y+61	; 0x3d
    15ba:	8e ad       	ldd	r24, Y+62	; 0x3e
    15bc:	9f ad       	ldd	r25, Y+63	; 0x3f
    15be:	6c 97       	sbiw	r28, 0x1c	; 28
    15c0:	6e 15       	cp	r22, r14
    15c2:	7f 05       	cpc	r23, r15
    15c4:	80 07       	cpc	r24, r16
    15c6:	91 07       	cpc	r25, r17
    15c8:	28 f4       	brcc	.+10     	; 0x15d4 <__stack+0x4d5>
    15ca:	b1 e0       	ldi	r27, 0x01	; 1
    15cc:	ab 2e       	mov	r10, r27
    15ce:	b1 2c       	mov	r11, r1
    15d0:	c1 2c       	mov	r12, r1
    15d2:	d1 2c       	mov	r13, r1
    15d4:	da 01       	movw	r26, r20
    15d6:	c9 01       	movw	r24, r18
    15d8:	8a 19       	sub	r24, r10
    15da:	9b 09       	sbc	r25, r11
    15dc:	ac 09       	sbc	r26, r12
    15de:	bd 09       	sbc	r27, r13
    15e0:	8d ab       	std	Y+53, r24	; 0x35
    15e2:	9e ab       	std	Y+54, r25	; 0x36
    15e4:	af ab       	std	Y+55, r26	; 0x37
    15e6:	b8 af       	std	Y+56, r27	; 0x38
    15e8:	e9 8a       	std	Y+17, r14	; 0x11
    15ea:	fa 8a       	std	Y+18, r15	; 0x12
    15ec:	0b 8b       	std	Y+19, r16	; 0x13
    15ee:	1c 8b       	std	Y+20, r17	; 0x14
    15f0:	6d a8       	ldd	r6, Y+53	; 0x35
    15f2:	7e a8       	ldd	r7, Y+54	; 0x36
    15f4:	8f a8       	ldd	r8, Y+55	; 0x37
    15f6:	98 ac       	ldd	r9, Y+56	; 0x38
    15f8:	6d 8a       	std	Y+21, r6	; 0x15
    15fa:	7e 8a       	std	Y+22, r7	; 0x16
    15fc:	8f 8a       	std	Y+23, r8	; 0x17
    15fe:	98 8e       	std	Y+24, r9	; 0x18
    1600:	2e 2d       	mov	r18, r14
    1602:	3a 89       	ldd	r19, Y+18	; 0x12
    1604:	4b 89       	ldd	r20, Y+19	; 0x13
    1606:	5c 89       	ldd	r21, Y+20	; 0x14
    1608:	6d a9       	ldd	r22, Y+53	; 0x35
    160a:	6a c2       	rjmp	.+1236   	; 0x1ae0 <__stack+0x9e1>
    160c:	67 96       	adiw	r28, 0x17	; 23
    160e:	8f af       	std	Y+63, r24	; 0x3f
    1610:	67 97       	sbiw	r28, 0x17	; 23
    1612:	a6 01       	movw	r20, r12
    1614:	95 01       	movw	r18, r10
    1616:	08 2e       	mov	r0, r24
    1618:	04 c0       	rjmp	.+8      	; 0x1622 <__stack+0x523>
    161a:	22 0f       	add	r18, r18
    161c:	33 1f       	adc	r19, r19
    161e:	44 1f       	adc	r20, r20
    1620:	55 1f       	adc	r21, r21
    1622:	0a 94       	dec	r0
    1624:	d2 f7       	brpl	.-12     	; 0x161a <__stack+0x51b>
    1626:	a0 e2       	ldi	r26, 0x20	; 32
    1628:	aa 2e       	mov	r10, r26
    162a:	a8 1a       	sub	r10, r24
    162c:	66 96       	adiw	r28, 0x16	; 22
    162e:	af ae       	std	Y+63, r10	; 0x3f
    1630:	66 97       	sbiw	r28, 0x16	; 22
    1632:	d2 01       	movw	r26, r4
    1634:	c1 01       	movw	r24, r2
    1636:	04 c0       	rjmp	.+8      	; 0x1640 <__stack+0x541>
    1638:	b6 95       	lsr	r27
    163a:	a7 95       	ror	r26
    163c:	97 95       	ror	r25
    163e:	87 95       	ror	r24
    1640:	aa 94       	dec	r10
    1642:	d2 f7       	brpl	.-12     	; 0x1638 <__stack+0x539>
    1644:	6c 01       	movw	r12, r24
    1646:	7d 01       	movw	r14, r26
    1648:	c2 2a       	or	r12, r18
    164a:	d3 2a       	or	r13, r19
    164c:	e4 2a       	or	r14, r20
    164e:	f5 2a       	or	r15, r21
    1650:	c9 a6       	std	Y+41, r12	; 0x29
    1652:	da a6       	std	Y+42, r13	; 0x2a
    1654:	eb a6       	std	Y+43, r14	; 0x2b
    1656:	fc a6       	std	Y+44, r15	; 0x2c
    1658:	82 01       	movw	r16, r4
    165a:	71 01       	movw	r14, r2
    165c:	67 96       	adiw	r28, 0x17	; 23
    165e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1660:	67 97       	sbiw	r28, 0x17	; 23
    1662:	04 c0       	rjmp	.+8      	; 0x166c <__stack+0x56d>
    1664:	ee 0c       	add	r14, r14
    1666:	ff 1c       	adc	r15, r15
    1668:	00 1f       	adc	r16, r16
    166a:	11 1f       	adc	r17, r17
    166c:	0a 94       	dec	r0
    166e:	d2 f7       	brpl	.-12     	; 0x1664 <__stack+0x565>
    1670:	ed a2       	std	Y+37, r14	; 0x25
    1672:	fe a2       	std	Y+38, r15	; 0x26
    1674:	0f a3       	std	Y+39, r16	; 0x27
    1676:	18 a7       	std	Y+40, r17	; 0x28
    1678:	64 01       	movw	r12, r8
    167a:	53 01       	movw	r10, r6
    167c:	66 96       	adiw	r28, 0x16	; 22
    167e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1680:	66 97       	sbiw	r28, 0x16	; 22
    1682:	04 c0       	rjmp	.+8      	; 0x168c <__stack+0x58d>
    1684:	d6 94       	lsr	r13
    1686:	c7 94       	ror	r12
    1688:	b7 94       	ror	r11
    168a:	a7 94       	ror	r10
    168c:	0a 94       	dec	r0
    168e:	d2 f7       	brpl	.-12     	; 0x1684 <__stack+0x585>
    1690:	a4 01       	movw	r20, r8
    1692:	93 01       	movw	r18, r6
    1694:	67 96       	adiw	r28, 0x17	; 23
    1696:	0f ac       	ldd	r0, Y+63	; 0x3f
    1698:	67 97       	sbiw	r28, 0x17	; 23
    169a:	04 c0       	rjmp	.+8      	; 0x16a4 <__stack+0x5a5>
    169c:	22 0f       	add	r18, r18
    169e:	33 1f       	adc	r19, r19
    16a0:	44 1f       	adc	r20, r20
    16a2:	55 1f       	adc	r21, r21
    16a4:	0a 94       	dec	r0
    16a6:	d2 f7       	brpl	.-12     	; 0x169c <__stack+0x59d>
    16a8:	6c 96       	adiw	r28, 0x1c	; 28
    16aa:	8c ad       	ldd	r24, Y+60	; 0x3c
    16ac:	9d ad       	ldd	r25, Y+61	; 0x3d
    16ae:	ae ad       	ldd	r26, Y+62	; 0x3e
    16b0:	bf ad       	ldd	r27, Y+63	; 0x3f
    16b2:	6c 97       	sbiw	r28, 0x1c	; 28
    16b4:	66 96       	adiw	r28, 0x16	; 22
    16b6:	0f ac       	ldd	r0, Y+63	; 0x3f
    16b8:	66 97       	sbiw	r28, 0x16	; 22
    16ba:	04 c0       	rjmp	.+8      	; 0x16c4 <__stack+0x5c5>
    16bc:	b6 95       	lsr	r27
    16be:	a7 95       	ror	r26
    16c0:	97 95       	ror	r25
    16c2:	87 95       	ror	r24
    16c4:	0a 94       	dec	r0
    16c6:	d2 f7       	brpl	.-12     	; 0x16bc <__stack+0x5bd>
    16c8:	3c 01       	movw	r6, r24
    16ca:	4d 01       	movw	r8, r26
    16cc:	62 2a       	or	r6, r18
    16ce:	73 2a       	or	r7, r19
    16d0:	84 2a       	or	r8, r20
    16d2:	95 2a       	or	r9, r21
    16d4:	69 a2       	std	Y+33, r6	; 0x21
    16d6:	7a a2       	std	Y+34, r7	; 0x22
    16d8:	8b a2       	std	Y+35, r8	; 0x23
    16da:	9c a2       	std	Y+36, r9	; 0x24
    16dc:	6c 96       	adiw	r28, 0x1c	; 28
    16de:	ec ac       	ldd	r14, Y+60	; 0x3c
    16e0:	fd ac       	ldd	r15, Y+61	; 0x3d
    16e2:	0e ad       	ldd	r16, Y+62	; 0x3e
    16e4:	1f ad       	ldd	r17, Y+63	; 0x3f
    16e6:	6c 97       	sbiw	r28, 0x1c	; 28
    16e8:	67 96       	adiw	r28, 0x17	; 23
    16ea:	0f ac       	ldd	r0, Y+63	; 0x3f
    16ec:	67 97       	sbiw	r28, 0x17	; 23
    16ee:	04 c0       	rjmp	.+8      	; 0x16f8 <__stack+0x5f9>
    16f0:	ee 0c       	add	r14, r14
    16f2:	ff 1c       	adc	r15, r15
    16f4:	00 1f       	adc	r16, r16
    16f6:	11 1f       	adc	r17, r17
    16f8:	0a 94       	dec	r0
    16fa:	d2 f7       	brpl	.-12     	; 0x16f0 <__stack+0x5f1>
    16fc:	ed 8e       	std	Y+29, r14	; 0x1d
    16fe:	fe 8e       	std	Y+30, r15	; 0x1e
    1700:	0f 8f       	std	Y+31, r16	; 0x1f
    1702:	18 a3       	std	Y+32, r17	; 0x20
    1704:	49 a5       	ldd	r20, Y+41	; 0x29
    1706:	5a a5       	ldd	r21, Y+42	; 0x2a
    1708:	6b a5       	ldd	r22, Y+43	; 0x2b
    170a:	7c a5       	ldd	r23, Y+44	; 0x2c
    170c:	3b 01       	movw	r6, r22
    170e:	88 24       	eor	r8, r8
    1710:	99 24       	eor	r9, r9
    1712:	60 70       	andi	r22, 0x00	; 0
    1714:	70 70       	andi	r23, 0x00	; 0
    1716:	2d 96       	adiw	r28, 0x0d	; 13
    1718:	4c af       	std	Y+60, r20	; 0x3c
    171a:	5d af       	std	Y+61, r21	; 0x3d
    171c:	6e af       	std	Y+62, r22	; 0x3e
    171e:	7f af       	std	Y+63, r23	; 0x3f
    1720:	2d 97       	sbiw	r28, 0x0d	; 13
    1722:	c6 01       	movw	r24, r12
    1724:	b5 01       	movw	r22, r10
    1726:	a4 01       	movw	r20, r8
    1728:	93 01       	movw	r18, r6
    172a:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    172e:	7b 01       	movw	r14, r22
    1730:	8c 01       	movw	r16, r24
    1732:	c6 01       	movw	r24, r12
    1734:	b5 01       	movw	r22, r10
    1736:	a4 01       	movw	r20, r8
    1738:	93 01       	movw	r18, r6
    173a:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    173e:	c9 01       	movw	r24, r18
    1740:	da 01       	movw	r26, r20
    1742:	1c 01       	movw	r2, r24
    1744:	2d 01       	movw	r4, r26
    1746:	c2 01       	movw	r24, r4
    1748:	b1 01       	movw	r22, r2
    174a:	2d 96       	adiw	r28, 0x0d	; 13
    174c:	2c ad       	ldd	r18, Y+60	; 0x3c
    174e:	3d ad       	ldd	r19, Y+61	; 0x3d
    1750:	4e ad       	ldd	r20, Y+62	; 0x3e
    1752:	5f ad       	ldd	r21, Y+63	; 0x3f
    1754:	2d 97       	sbiw	r28, 0x0d	; 13
    1756:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    175a:	9b 01       	movw	r18, r22
    175c:	ac 01       	movw	r20, r24
    175e:	87 01       	movw	r16, r14
    1760:	ff 24       	eor	r15, r15
    1762:	ee 24       	eor	r14, r14
    1764:	a9 a0       	ldd	r10, Y+33	; 0x21
    1766:	ba a0       	ldd	r11, Y+34	; 0x22
    1768:	cb a0       	ldd	r12, Y+35	; 0x23
    176a:	dc a0       	ldd	r13, Y+36	; 0x24
    176c:	c6 01       	movw	r24, r12
    176e:	aa 27       	eor	r26, r26
    1770:	bb 27       	eor	r27, r27
    1772:	57 01       	movw	r10, r14
    1774:	68 01       	movw	r12, r16
    1776:	a8 2a       	or	r10, r24
    1778:	b9 2a       	or	r11, r25
    177a:	ca 2a       	or	r12, r26
    177c:	db 2a       	or	r13, r27
    177e:	a2 16       	cp	r10, r18
    1780:	b3 06       	cpc	r11, r19
    1782:	c4 06       	cpc	r12, r20
    1784:	d5 06       	cpc	r13, r21
    1786:	00 f5       	brcc	.+64     	; 0x17c8 <__stack+0x6c9>
    1788:	08 94       	sec
    178a:	21 08       	sbc	r2, r1
    178c:	31 08       	sbc	r3, r1
    178e:	41 08       	sbc	r4, r1
    1790:	51 08       	sbc	r5, r1
    1792:	e9 a4       	ldd	r14, Y+41	; 0x29
    1794:	fa a4       	ldd	r15, Y+42	; 0x2a
    1796:	0b a5       	ldd	r16, Y+43	; 0x2b
    1798:	1c a5       	ldd	r17, Y+44	; 0x2c
    179a:	ae 0c       	add	r10, r14
    179c:	bf 1c       	adc	r11, r15
    179e:	c0 1e       	adc	r12, r16
    17a0:	d1 1e       	adc	r13, r17
    17a2:	ae 14       	cp	r10, r14
    17a4:	bf 04       	cpc	r11, r15
    17a6:	c0 06       	cpc	r12, r16
    17a8:	d1 06       	cpc	r13, r17
    17aa:	70 f0       	brcs	.+28     	; 0x17c8 <__stack+0x6c9>
    17ac:	a2 16       	cp	r10, r18
    17ae:	b3 06       	cpc	r11, r19
    17b0:	c4 06       	cpc	r12, r20
    17b2:	d5 06       	cpc	r13, r21
    17b4:	48 f4       	brcc	.+18     	; 0x17c8 <__stack+0x6c9>
    17b6:	08 94       	sec
    17b8:	21 08       	sbc	r2, r1
    17ba:	31 08       	sbc	r3, r1
    17bc:	41 08       	sbc	r4, r1
    17be:	51 08       	sbc	r5, r1
    17c0:	ae 0c       	add	r10, r14
    17c2:	bf 1c       	adc	r11, r15
    17c4:	c0 1e       	adc	r12, r16
    17c6:	d1 1e       	adc	r13, r17
    17c8:	a2 1a       	sub	r10, r18
    17ca:	b3 0a       	sbc	r11, r19
    17cc:	c4 0a       	sbc	r12, r20
    17ce:	d5 0a       	sbc	r13, r21
    17d0:	c6 01       	movw	r24, r12
    17d2:	b5 01       	movw	r22, r10
    17d4:	a4 01       	movw	r20, r8
    17d6:	93 01       	movw	r18, r6
    17d8:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    17dc:	7b 01       	movw	r14, r22
    17de:	8c 01       	movw	r16, r24
    17e0:	c6 01       	movw	r24, r12
    17e2:	b5 01       	movw	r22, r10
    17e4:	a4 01       	movw	r20, r8
    17e6:	93 01       	movw	r18, r6
    17e8:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    17ec:	c9 01       	movw	r24, r18
    17ee:	da 01       	movw	r26, r20
    17f0:	3c 01       	movw	r6, r24
    17f2:	4d 01       	movw	r8, r26
    17f4:	c4 01       	movw	r24, r8
    17f6:	b3 01       	movw	r22, r6
    17f8:	2d 96       	adiw	r28, 0x0d	; 13
    17fa:	2c ad       	ldd	r18, Y+60	; 0x3c
    17fc:	3d ad       	ldd	r19, Y+61	; 0x3d
    17fe:	4e ad       	ldd	r20, Y+62	; 0x3e
    1800:	5f ad       	ldd	r21, Y+63	; 0x3f
    1802:	2d 97       	sbiw	r28, 0x0d	; 13
    1804:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1808:	9b 01       	movw	r18, r22
    180a:	ac 01       	movw	r20, r24
    180c:	87 01       	movw	r16, r14
    180e:	ff 24       	eor	r15, r15
    1810:	ee 24       	eor	r14, r14
    1812:	89 a1       	ldd	r24, Y+33	; 0x21
    1814:	9a a1       	ldd	r25, Y+34	; 0x22
    1816:	ab a1       	ldd	r26, Y+35	; 0x23
    1818:	bc a1       	ldd	r27, Y+36	; 0x24
    181a:	a0 70       	andi	r26, 0x00	; 0
    181c:	b0 70       	andi	r27, 0x00	; 0
    181e:	57 01       	movw	r10, r14
    1820:	68 01       	movw	r12, r16
    1822:	a8 2a       	or	r10, r24
    1824:	b9 2a       	or	r11, r25
    1826:	ca 2a       	or	r12, r26
    1828:	db 2a       	or	r13, r27
    182a:	a2 16       	cp	r10, r18
    182c:	b3 06       	cpc	r11, r19
    182e:	c4 06       	cpc	r12, r20
    1830:	d5 06       	cpc	r13, r21
    1832:	00 f5       	brcc	.+64     	; 0x1874 <__stack+0x775>
    1834:	08 94       	sec
    1836:	61 08       	sbc	r6, r1
    1838:	71 08       	sbc	r7, r1
    183a:	81 08       	sbc	r8, r1
    183c:	91 08       	sbc	r9, r1
    183e:	69 a5       	ldd	r22, Y+41	; 0x29
    1840:	7a a5       	ldd	r23, Y+42	; 0x2a
    1842:	8b a5       	ldd	r24, Y+43	; 0x2b
    1844:	9c a5       	ldd	r25, Y+44	; 0x2c
    1846:	a6 0e       	add	r10, r22
    1848:	b7 1e       	adc	r11, r23
    184a:	c8 1e       	adc	r12, r24
    184c:	d9 1e       	adc	r13, r25
    184e:	a6 16       	cp	r10, r22
    1850:	b7 06       	cpc	r11, r23
    1852:	c8 06       	cpc	r12, r24
    1854:	d9 06       	cpc	r13, r25
    1856:	70 f0       	brcs	.+28     	; 0x1874 <__stack+0x775>
    1858:	a2 16       	cp	r10, r18
    185a:	b3 06       	cpc	r11, r19
    185c:	c4 06       	cpc	r12, r20
    185e:	d5 06       	cpc	r13, r21
    1860:	48 f4       	brcc	.+18     	; 0x1874 <__stack+0x775>
    1862:	08 94       	sec
    1864:	61 08       	sbc	r6, r1
    1866:	71 08       	sbc	r7, r1
    1868:	81 08       	sbc	r8, r1
    186a:	91 08       	sbc	r9, r1
    186c:	a6 0e       	add	r10, r22
    186e:	b7 1e       	adc	r11, r23
    1870:	c8 1e       	adc	r12, r24
    1872:	d9 1e       	adc	r13, r25
    1874:	d6 01       	movw	r26, r12
    1876:	c5 01       	movw	r24, r10
    1878:	82 1b       	sub	r24, r18
    187a:	93 0b       	sbc	r25, r19
    187c:	a4 0b       	sbc	r26, r20
    187e:	b5 0b       	sbc	r27, r21
    1880:	89 8f       	std	Y+25, r24	; 0x19
    1882:	9a 8f       	std	Y+26, r25	; 0x1a
    1884:	ab 8f       	std	Y+27, r26	; 0x1b
    1886:	bc 8f       	std	Y+28, r27	; 0x1c
    1888:	d1 01       	movw	r26, r2
    188a:	99 27       	eor	r25, r25
    188c:	88 27       	eor	r24, r24
    188e:	84 01       	movw	r16, r8
    1890:	73 01       	movw	r14, r6
    1892:	e8 2a       	or	r14, r24
    1894:	f9 2a       	or	r15, r25
    1896:	0a 2b       	or	r16, r26
    1898:	1b 2b       	or	r17, r27
    189a:	4f ef       	ldi	r20, 0xFF	; 255
    189c:	a4 2e       	mov	r10, r20
    189e:	4f ef       	ldi	r20, 0xFF	; 255
    18a0:	b4 2e       	mov	r11, r20
    18a2:	c1 2c       	mov	r12, r1
    18a4:	d1 2c       	mov	r13, r1
    18a6:	ae 20       	and	r10, r14
    18a8:	bf 20       	and	r11, r15
    18aa:	c0 22       	and	r12, r16
    18ac:	d1 22       	and	r13, r17
    18ae:	78 01       	movw	r14, r16
    18b0:	00 27       	eor	r16, r16
    18b2:	11 27       	eor	r17, r17
    18b4:	6d a0       	ldd	r6, Y+37	; 0x25
    18b6:	7e a0       	ldd	r7, Y+38	; 0x26
    18b8:	8f a0       	ldd	r8, Y+39	; 0x27
    18ba:	98 a4       	ldd	r9, Y+40	; 0x28
    18bc:	4f ef       	ldi	r20, 0xFF	; 255
    18be:	5f ef       	ldi	r21, 0xFF	; 255
    18c0:	60 e0       	ldi	r22, 0x00	; 0
    18c2:	70 e0       	ldi	r23, 0x00	; 0
    18c4:	64 22       	and	r6, r20
    18c6:	75 22       	and	r7, r21
    18c8:	86 22       	and	r8, r22
    18ca:	97 22       	and	r9, r23
    18cc:	8d a1       	ldd	r24, Y+37	; 0x25
    18ce:	9e a1       	ldd	r25, Y+38	; 0x26
    18d0:	af a1       	ldd	r26, Y+39	; 0x27
    18d2:	b8 a5       	ldd	r27, Y+40	; 0x28
    18d4:	bd 01       	movw	r22, r26
    18d6:	88 27       	eor	r24, r24
    18d8:	99 27       	eor	r25, r25
    18da:	65 96       	adiw	r28, 0x15	; 21
    18dc:	6c af       	std	Y+60, r22	; 0x3c
    18de:	7d af       	std	Y+61, r23	; 0x3d
    18e0:	8e af       	std	Y+62, r24	; 0x3e
    18e2:	9f af       	std	Y+63, r25	; 0x3f
    18e4:	65 97       	sbiw	r28, 0x15	; 21
    18e6:	c6 01       	movw	r24, r12
    18e8:	b5 01       	movw	r22, r10
    18ea:	a4 01       	movw	r20, r8
    18ec:	93 01       	movw	r18, r6
    18ee:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    18f2:	61 96       	adiw	r28, 0x11	; 17
    18f4:	6c af       	std	Y+60, r22	; 0x3c
    18f6:	7d af       	std	Y+61, r23	; 0x3d
    18f8:	8e af       	std	Y+62, r24	; 0x3e
    18fa:	9f af       	std	Y+63, r25	; 0x3f
    18fc:	61 97       	sbiw	r28, 0x11	; 17
    18fe:	c6 01       	movw	r24, r12
    1900:	b5 01       	movw	r22, r10
    1902:	65 96       	adiw	r28, 0x15	; 21
    1904:	2c ad       	ldd	r18, Y+60	; 0x3c
    1906:	3d ad       	ldd	r19, Y+61	; 0x3d
    1908:	4e ad       	ldd	r20, Y+62	; 0x3e
    190a:	5f ad       	ldd	r21, Y+63	; 0x3f
    190c:	65 97       	sbiw	r28, 0x15	; 21
    190e:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1912:	1b 01       	movw	r2, r22
    1914:	2c 01       	movw	r4, r24
    1916:	c8 01       	movw	r24, r16
    1918:	b7 01       	movw	r22, r14
    191a:	a4 01       	movw	r20, r8
    191c:	93 01       	movw	r18, r6
    191e:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    1922:	5b 01       	movw	r10, r22
    1924:	6c 01       	movw	r12, r24
    1926:	c8 01       	movw	r24, r16
    1928:	b7 01       	movw	r22, r14
    192a:	65 96       	adiw	r28, 0x15	; 21
    192c:	2c ad       	ldd	r18, Y+60	; 0x3c
    192e:	3d ad       	ldd	r19, Y+61	; 0x3d
    1930:	4e ad       	ldd	r20, Y+62	; 0x3e
    1932:	5f ad       	ldd	r21, Y+63	; 0x3f
    1934:	65 97       	sbiw	r28, 0x15	; 21
    1936:	0e 94 39 3e 	call	0x7c72	; 0x7c72 <__mulsi3>
    193a:	7b 01       	movw	r14, r22
    193c:	8c 01       	movw	r16, r24
    193e:	a6 01       	movw	r20, r12
    1940:	95 01       	movw	r18, r10
    1942:	22 0d       	add	r18, r2
    1944:	33 1d       	adc	r19, r3
    1946:	44 1d       	adc	r20, r4
    1948:	55 1d       	adc	r21, r5
    194a:	61 96       	adiw	r28, 0x11	; 17
    194c:	6c ac       	ldd	r6, Y+60	; 0x3c
    194e:	7d ac       	ldd	r7, Y+61	; 0x3d
    1950:	8e ac       	ldd	r8, Y+62	; 0x3e
    1952:	9f ac       	ldd	r9, Y+63	; 0x3f
    1954:	61 97       	sbiw	r28, 0x11	; 17
    1956:	c4 01       	movw	r24, r8
    1958:	aa 27       	eor	r26, r26
    195a:	bb 27       	eor	r27, r27
    195c:	28 0f       	add	r18, r24
    195e:	39 1f       	adc	r19, r25
    1960:	4a 1f       	adc	r20, r26
    1962:	5b 1f       	adc	r21, r27
    1964:	2a 15       	cp	r18, r10
    1966:	3b 05       	cpc	r19, r11
    1968:	4c 05       	cpc	r20, r12
    196a:	5d 05       	cpc	r21, r13
    196c:	48 f4       	brcc	.+18     	; 0x1980 <__stack+0x881>
    196e:	81 2c       	mov	r8, r1
    1970:	91 2c       	mov	r9, r1
    1972:	e1 e0       	ldi	r30, 0x01	; 1
    1974:	ae 2e       	mov	r10, r30
    1976:	b1 2c       	mov	r11, r1
    1978:	e8 0c       	add	r14, r8
    197a:	f9 1c       	adc	r15, r9
    197c:	0a 1d       	adc	r16, r10
    197e:	1b 1d       	adc	r17, r11
    1980:	ca 01       	movw	r24, r20
    1982:	aa 27       	eor	r26, r26
    1984:	bb 27       	eor	r27, r27
    1986:	57 01       	movw	r10, r14
    1988:	68 01       	movw	r12, r16
    198a:	a8 0e       	add	r10, r24
    198c:	b9 1e       	adc	r11, r25
    198e:	ca 1e       	adc	r12, r26
    1990:	db 1e       	adc	r13, r27
    1992:	a9 01       	movw	r20, r18
    1994:	33 27       	eor	r19, r19
    1996:	22 27       	eor	r18, r18
    1998:	61 96       	adiw	r28, 0x11	; 17
    199a:	8c ad       	ldd	r24, Y+60	; 0x3c
    199c:	9d ad       	ldd	r25, Y+61	; 0x3d
    199e:	ae ad       	ldd	r26, Y+62	; 0x3e
    19a0:	bf ad       	ldd	r27, Y+63	; 0x3f
    19a2:	61 97       	sbiw	r28, 0x11	; 17
    19a4:	a0 70       	andi	r26, 0x00	; 0
    19a6:	b0 70       	andi	r27, 0x00	; 0
    19a8:	28 0f       	add	r18, r24
    19aa:	39 1f       	adc	r19, r25
    19ac:	4a 1f       	adc	r20, r26
    19ae:	5b 1f       	adc	r21, r27
    19b0:	e9 8c       	ldd	r14, Y+25	; 0x19
    19b2:	fa 8c       	ldd	r15, Y+26	; 0x1a
    19b4:	0b 8d       	ldd	r16, Y+27	; 0x1b
    19b6:	1c 8d       	ldd	r17, Y+28	; 0x1c
    19b8:	ea 14       	cp	r14, r10
    19ba:	fb 04       	cpc	r15, r11
    19bc:	0c 05       	cpc	r16, r12
    19be:	1d 05       	cpc	r17, r13
    19c0:	70 f0       	brcs	.+28     	; 0x19de <__stack+0x8df>
    19c2:	ae 14       	cp	r10, r14
    19c4:	bf 04       	cpc	r11, r15
    19c6:	c0 06       	cpc	r12, r16
    19c8:	d1 06       	cpc	r13, r17
    19ca:	69 f5       	brne	.+90     	; 0x1a26 <__stack+0x927>
    19cc:	6d 8d       	ldd	r22, Y+29	; 0x1d
    19ce:	7e 8d       	ldd	r23, Y+30	; 0x1e
    19d0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    19d2:	98 a1       	ldd	r25, Y+32	; 0x20
    19d4:	62 17       	cp	r22, r18
    19d6:	73 07       	cpc	r23, r19
    19d8:	84 07       	cpc	r24, r20
    19da:	95 07       	cpc	r25, r21
    19dc:	20 f5       	brcc	.+72     	; 0x1a26 <__stack+0x927>
    19de:	da 01       	movw	r26, r20
    19e0:	c9 01       	movw	r24, r18
    19e2:	6d a0       	ldd	r6, Y+37	; 0x25
    19e4:	7e a0       	ldd	r7, Y+38	; 0x26
    19e6:	8f a0       	ldd	r8, Y+39	; 0x27
    19e8:	98 a4       	ldd	r9, Y+40	; 0x28
    19ea:	86 19       	sub	r24, r6
    19ec:	97 09       	sbc	r25, r7
    19ee:	a8 09       	sbc	r26, r8
    19f0:	b9 09       	sbc	r27, r9
    19f2:	e9 a4       	ldd	r14, Y+41	; 0x29
    19f4:	fa a4       	ldd	r15, Y+42	; 0x2a
    19f6:	0b a5       	ldd	r16, Y+43	; 0x2b
    19f8:	1c a5       	ldd	r17, Y+44	; 0x2c
    19fa:	ae 18       	sub	r10, r14
    19fc:	bf 08       	sbc	r11, r15
    19fe:	c0 0a       	sbc	r12, r16
    1a00:	d1 0a       	sbc	r13, r17
    1a02:	ee 24       	eor	r14, r14
    1a04:	ff 24       	eor	r15, r15
    1a06:	87 01       	movw	r16, r14
    1a08:	28 17       	cp	r18, r24
    1a0a:	39 07       	cpc	r19, r25
    1a0c:	4a 07       	cpc	r20, r26
    1a0e:	5b 07       	cpc	r21, r27
    1a10:	28 f4       	brcc	.+10     	; 0x1a1c <__stack+0x91d>
    1a12:	21 e0       	ldi	r18, 0x01	; 1
    1a14:	e2 2e       	mov	r14, r18
    1a16:	f1 2c       	mov	r15, r1
    1a18:	01 2d       	mov	r16, r1
    1a1a:	11 2d       	mov	r17, r1
    1a1c:	ae 18       	sub	r10, r14
    1a1e:	bf 08       	sbc	r11, r15
    1a20:	c0 0a       	sbc	r12, r16
    1a22:	d1 0a       	sbc	r13, r17
    1a24:	02 c0       	rjmp	.+4      	; 0x1a2a <__stack+0x92b>
    1a26:	da 01       	movw	r26, r20
    1a28:	c9 01       	movw	r24, r18
    1a2a:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1a2c:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1a2e:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1a30:	98 a0       	ldd	r9, Y+32	; 0x20
    1a32:	68 1a       	sub	r6, r24
    1a34:	79 0a       	sbc	r7, r25
    1a36:	8a 0a       	sbc	r8, r26
    1a38:	9b 0a       	sbc	r9, r27
    1a3a:	49 8d       	ldd	r20, Y+25	; 0x19
    1a3c:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1a3e:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1a40:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1a42:	4a 19       	sub	r20, r10
    1a44:	5b 09       	sbc	r21, r11
    1a46:	6c 09       	sbc	r22, r12
    1a48:	7d 09       	sbc	r23, r13
    1a4a:	5a 01       	movw	r10, r20
    1a4c:	6b 01       	movw	r12, r22
    1a4e:	22 24       	eor	r2, r2
    1a50:	33 24       	eor	r3, r3
    1a52:	21 01       	movw	r4, r2
    1a54:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a56:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a58:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a5a:	98 a1       	ldd	r25, Y+32	; 0x20
    1a5c:	66 15       	cp	r22, r6
    1a5e:	77 05       	cpc	r23, r7
    1a60:	88 05       	cpc	r24, r8
    1a62:	99 05       	cpc	r25, r9
    1a64:	28 f4       	brcc	.+10     	; 0x1a70 <__stack+0x971>
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	28 2e       	mov	r2, r24
    1a6a:	31 2c       	mov	r3, r1
    1a6c:	41 2c       	mov	r4, r1
    1a6e:	51 2c       	mov	r5, r1
    1a70:	86 01       	movw	r16, r12
    1a72:	75 01       	movw	r14, r10
    1a74:	e2 18       	sub	r14, r2
    1a76:	f3 08       	sbc	r15, r3
    1a78:	04 09       	sbc	r16, r4
    1a7a:	15 09       	sbc	r17, r5
    1a7c:	a8 01       	movw	r20, r16
    1a7e:	97 01       	movw	r18, r14
    1a80:	66 96       	adiw	r28, 0x16	; 22
    1a82:	0f ac       	ldd	r0, Y+63	; 0x3f
    1a84:	66 97       	sbiw	r28, 0x16	; 22
    1a86:	04 c0       	rjmp	.+8      	; 0x1a90 <__stack+0x991>
    1a88:	22 0f       	add	r18, r18
    1a8a:	33 1f       	adc	r19, r19
    1a8c:	44 1f       	adc	r20, r20
    1a8e:	55 1f       	adc	r21, r21
    1a90:	0a 94       	dec	r0
    1a92:	d2 f7       	brpl	.-12     	; 0x1a88 <__stack+0x989>
    1a94:	d4 01       	movw	r26, r8
    1a96:	c3 01       	movw	r24, r6
    1a98:	67 96       	adiw	r28, 0x17	; 23
    1a9a:	0f ac       	ldd	r0, Y+63	; 0x3f
    1a9c:	67 97       	sbiw	r28, 0x17	; 23
    1a9e:	04 c0       	rjmp	.+8      	; 0x1aa8 <__stack+0x9a9>
    1aa0:	b6 95       	lsr	r27
    1aa2:	a7 95       	ror	r26
    1aa4:	97 95       	ror	r25
    1aa6:	87 95       	ror	r24
    1aa8:	0a 94       	dec	r0
    1aaa:	d2 f7       	brpl	.-12     	; 0x1aa0 <__stack+0x9a1>
    1aac:	28 2b       	or	r18, r24
    1aae:	39 2b       	or	r19, r25
    1ab0:	4a 2b       	or	r20, r26
    1ab2:	5b 2b       	or	r21, r27
    1ab4:	29 8b       	std	Y+17, r18	; 0x11
    1ab6:	3a 8b       	std	Y+18, r19	; 0x12
    1ab8:	4b 8b       	std	Y+19, r20	; 0x13
    1aba:	5c 8b       	std	Y+20, r21	; 0x14
    1abc:	67 96       	adiw	r28, 0x17	; 23
    1abe:	0f ac       	ldd	r0, Y+63	; 0x3f
    1ac0:	67 97       	sbiw	r28, 0x17	; 23
    1ac2:	04 c0       	rjmp	.+8      	; 0x1acc <__stack+0x9cd>
    1ac4:	16 95       	lsr	r17
    1ac6:	07 95       	ror	r16
    1ac8:	f7 94       	ror	r15
    1aca:	e7 94       	ror	r14
    1acc:	0a 94       	dec	r0
    1ace:	d2 f7       	brpl	.-12     	; 0x1ac4 <__stack+0x9c5>
    1ad0:	ed 8a       	std	Y+21, r14	; 0x15
    1ad2:	fe 8a       	std	Y+22, r15	; 0x16
    1ad4:	0f 8b       	std	Y+23, r16	; 0x17
    1ad6:	18 8f       	std	Y+24, r17	; 0x18
    1ad8:	3a 89       	ldd	r19, Y+18	; 0x12
    1ada:	4b 89       	ldd	r20, Y+19	; 0x13
    1adc:	5c 89       	ldd	r21, Y+20	; 0x14
    1ade:	6e 2d       	mov	r22, r14
    1ae0:	7e 89       	ldd	r23, Y+22	; 0x16
    1ae2:	8f 89       	ldd	r24, Y+23	; 0x17
    1ae4:	98 8d       	ldd	r25, Y+24	; 0x18
    1ae6:	c5 5a       	subi	r28, 0xA5	; 165
    1ae8:	df 4f       	sbci	r29, 0xFF	; 255
    1aea:	e2 e1       	ldi	r30, 0x12	; 18
    1aec:	0c 94 74 3e 	jmp	0x7ce8	; 0x7ce8 <__epilogue_restores__>

00001af0 <_fpadd_parts>:
    1af0:	a0 e0       	ldi	r26, 0x00	; 0
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	ee e7       	ldi	r30, 0x7E	; 126
    1af6:	fd e0       	ldi	r31, 0x0D	; 13
    1af8:	0c 94 58 3e 	jmp	0x7cb0	; 0x7cb0 <__prologue_saves__>
    1afc:	dc 01       	movw	r26, r24
    1afe:	2b 01       	movw	r4, r22
    1b00:	fa 01       	movw	r30, r20
    1b02:	9c 91       	ld	r25, X
    1b04:	92 30       	cpi	r25, 0x02	; 2
    1b06:	08 f4       	brcc	.+2      	; 0x1b0a <_fpadd_parts+0x1a>
    1b08:	39 c1       	rjmp	.+626    	; 0x1d7c <_fpadd_parts+0x28c>
    1b0a:	eb 01       	movw	r28, r22
    1b0c:	88 81       	ld	r24, Y
    1b0e:	82 30       	cpi	r24, 0x02	; 2
    1b10:	08 f4       	brcc	.+2      	; 0x1b14 <_fpadd_parts+0x24>
    1b12:	33 c1       	rjmp	.+614    	; 0x1d7a <_fpadd_parts+0x28a>
    1b14:	94 30       	cpi	r25, 0x04	; 4
    1b16:	69 f4       	brne	.+26     	; 0x1b32 <_fpadd_parts+0x42>
    1b18:	84 30       	cpi	r24, 0x04	; 4
    1b1a:	09 f0       	breq	.+2      	; 0x1b1e <_fpadd_parts+0x2e>
    1b1c:	2f c1       	rjmp	.+606    	; 0x1d7c <_fpadd_parts+0x28c>
    1b1e:	11 96       	adiw	r26, 0x01	; 1
    1b20:	9c 91       	ld	r25, X
    1b22:	11 97       	sbiw	r26, 0x01	; 1
    1b24:	89 81       	ldd	r24, Y+1	; 0x01
    1b26:	98 17       	cp	r25, r24
    1b28:	09 f4       	brne	.+2      	; 0x1b2c <_fpadd_parts+0x3c>
    1b2a:	28 c1       	rjmp	.+592    	; 0x1d7c <_fpadd_parts+0x28c>
    1b2c:	a5 e3       	ldi	r26, 0x35	; 53
    1b2e:	b1 e0       	ldi	r27, 0x01	; 1
    1b30:	25 c1       	rjmp	.+586    	; 0x1d7c <_fpadd_parts+0x28c>
    1b32:	84 30       	cpi	r24, 0x04	; 4
    1b34:	09 f4       	brne	.+2      	; 0x1b38 <_fpadd_parts+0x48>
    1b36:	21 c1       	rjmp	.+578    	; 0x1d7a <_fpadd_parts+0x28a>
    1b38:	82 30       	cpi	r24, 0x02	; 2
    1b3a:	a9 f4       	brne	.+42     	; 0x1b66 <_fpadd_parts+0x76>
    1b3c:	92 30       	cpi	r25, 0x02	; 2
    1b3e:	09 f0       	breq	.+2      	; 0x1b42 <_fpadd_parts+0x52>
    1b40:	1d c1       	rjmp	.+570    	; 0x1d7c <_fpadd_parts+0x28c>
    1b42:	9a 01       	movw	r18, r20
    1b44:	ad 01       	movw	r20, r26
    1b46:	88 e0       	ldi	r24, 0x08	; 8
    1b48:	ea 01       	movw	r28, r20
    1b4a:	09 90       	ld	r0, Y+
    1b4c:	ae 01       	movw	r20, r28
    1b4e:	e9 01       	movw	r28, r18
    1b50:	09 92       	st	Y+, r0
    1b52:	9e 01       	movw	r18, r28
    1b54:	81 50       	subi	r24, 0x01	; 1
    1b56:	c1 f7       	brne	.-16     	; 0x1b48 <_fpadd_parts+0x58>
    1b58:	e2 01       	movw	r28, r4
    1b5a:	89 81       	ldd	r24, Y+1	; 0x01
    1b5c:	11 96       	adiw	r26, 0x01	; 1
    1b5e:	9c 91       	ld	r25, X
    1b60:	89 23       	and	r24, r25
    1b62:	81 83       	std	Z+1, r24	; 0x01
    1b64:	08 c1       	rjmp	.+528    	; 0x1d76 <_fpadd_parts+0x286>
    1b66:	92 30       	cpi	r25, 0x02	; 2
    1b68:	09 f4       	brne	.+2      	; 0x1b6c <_fpadd_parts+0x7c>
    1b6a:	07 c1       	rjmp	.+526    	; 0x1d7a <_fpadd_parts+0x28a>
    1b6c:	12 96       	adiw	r26, 0x02	; 2
    1b6e:	2d 90       	ld	r2, X+
    1b70:	3c 90       	ld	r3, X
    1b72:	13 97       	sbiw	r26, 0x03	; 3
    1b74:	eb 01       	movw	r28, r22
    1b76:	8a 81       	ldd	r24, Y+2	; 0x02
    1b78:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7a:	14 96       	adiw	r26, 0x04	; 4
    1b7c:	ad 90       	ld	r10, X+
    1b7e:	bd 90       	ld	r11, X+
    1b80:	cd 90       	ld	r12, X+
    1b82:	dc 90       	ld	r13, X
    1b84:	17 97       	sbiw	r26, 0x07	; 7
    1b86:	ec 80       	ldd	r14, Y+4	; 0x04
    1b88:	fd 80       	ldd	r15, Y+5	; 0x05
    1b8a:	0e 81       	ldd	r16, Y+6	; 0x06
    1b8c:	1f 81       	ldd	r17, Y+7	; 0x07
    1b8e:	91 01       	movw	r18, r2
    1b90:	28 1b       	sub	r18, r24
    1b92:	39 0b       	sbc	r19, r25
    1b94:	b9 01       	movw	r22, r18
    1b96:	37 ff       	sbrs	r19, 7
    1b98:	04 c0       	rjmp	.+8      	; 0x1ba2 <_fpadd_parts+0xb2>
    1b9a:	66 27       	eor	r22, r22
    1b9c:	77 27       	eor	r23, r23
    1b9e:	62 1b       	sub	r22, r18
    1ba0:	73 0b       	sbc	r23, r19
    1ba2:	60 32       	cpi	r22, 0x20	; 32
    1ba4:	71 05       	cpc	r23, r1
    1ba6:	0c f0       	brlt	.+2      	; 0x1baa <_fpadd_parts+0xba>
    1ba8:	61 c0       	rjmp	.+194    	; 0x1c6c <_fpadd_parts+0x17c>
    1baa:	12 16       	cp	r1, r18
    1bac:	13 06       	cpc	r1, r19
    1bae:	6c f5       	brge	.+90     	; 0x1c0a <_fpadd_parts+0x11a>
    1bb0:	37 01       	movw	r6, r14
    1bb2:	48 01       	movw	r8, r16
    1bb4:	06 2e       	mov	r0, r22
    1bb6:	04 c0       	rjmp	.+8      	; 0x1bc0 <_fpadd_parts+0xd0>
    1bb8:	96 94       	lsr	r9
    1bba:	87 94       	ror	r8
    1bbc:	77 94       	ror	r7
    1bbe:	67 94       	ror	r6
    1bc0:	0a 94       	dec	r0
    1bc2:	d2 f7       	brpl	.-12     	; 0x1bb8 <_fpadd_parts+0xc8>
    1bc4:	21 e0       	ldi	r18, 0x01	; 1
    1bc6:	30 e0       	ldi	r19, 0x00	; 0
    1bc8:	40 e0       	ldi	r20, 0x00	; 0
    1bca:	50 e0       	ldi	r21, 0x00	; 0
    1bcc:	04 c0       	rjmp	.+8      	; 0x1bd6 <_fpadd_parts+0xe6>
    1bce:	22 0f       	add	r18, r18
    1bd0:	33 1f       	adc	r19, r19
    1bd2:	44 1f       	adc	r20, r20
    1bd4:	55 1f       	adc	r21, r21
    1bd6:	6a 95       	dec	r22
    1bd8:	d2 f7       	brpl	.-12     	; 0x1bce <_fpadd_parts+0xde>
    1bda:	21 50       	subi	r18, 0x01	; 1
    1bdc:	30 40       	sbci	r19, 0x00	; 0
    1bde:	40 40       	sbci	r20, 0x00	; 0
    1be0:	50 40       	sbci	r21, 0x00	; 0
    1be2:	2e 21       	and	r18, r14
    1be4:	3f 21       	and	r19, r15
    1be6:	40 23       	and	r20, r16
    1be8:	51 23       	and	r21, r17
    1bea:	21 15       	cp	r18, r1
    1bec:	31 05       	cpc	r19, r1
    1bee:	41 05       	cpc	r20, r1
    1bf0:	51 05       	cpc	r21, r1
    1bf2:	21 f0       	breq	.+8      	; 0x1bfc <_fpadd_parts+0x10c>
    1bf4:	21 e0       	ldi	r18, 0x01	; 1
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	40 e0       	ldi	r20, 0x00	; 0
    1bfa:	50 e0       	ldi	r21, 0x00	; 0
    1bfc:	79 01       	movw	r14, r18
    1bfe:	8a 01       	movw	r16, r20
    1c00:	e6 28       	or	r14, r6
    1c02:	f7 28       	or	r15, r7
    1c04:	08 29       	or	r16, r8
    1c06:	19 29       	or	r17, r9
    1c08:	3c c0       	rjmp	.+120    	; 0x1c82 <_fpadd_parts+0x192>
    1c0a:	23 2b       	or	r18, r19
    1c0c:	d1 f1       	breq	.+116    	; 0x1c82 <_fpadd_parts+0x192>
    1c0e:	26 0e       	add	r2, r22
    1c10:	37 1e       	adc	r3, r23
    1c12:	35 01       	movw	r6, r10
    1c14:	46 01       	movw	r8, r12
    1c16:	06 2e       	mov	r0, r22
    1c18:	04 c0       	rjmp	.+8      	; 0x1c22 <_fpadd_parts+0x132>
    1c1a:	96 94       	lsr	r9
    1c1c:	87 94       	ror	r8
    1c1e:	77 94       	ror	r7
    1c20:	67 94       	ror	r6
    1c22:	0a 94       	dec	r0
    1c24:	d2 f7       	brpl	.-12     	; 0x1c1a <_fpadd_parts+0x12a>
    1c26:	21 e0       	ldi	r18, 0x01	; 1
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	40 e0       	ldi	r20, 0x00	; 0
    1c2c:	50 e0       	ldi	r21, 0x00	; 0
    1c2e:	04 c0       	rjmp	.+8      	; 0x1c38 <_fpadd_parts+0x148>
    1c30:	22 0f       	add	r18, r18
    1c32:	33 1f       	adc	r19, r19
    1c34:	44 1f       	adc	r20, r20
    1c36:	55 1f       	adc	r21, r21
    1c38:	6a 95       	dec	r22
    1c3a:	d2 f7       	brpl	.-12     	; 0x1c30 <_fpadd_parts+0x140>
    1c3c:	21 50       	subi	r18, 0x01	; 1
    1c3e:	30 40       	sbci	r19, 0x00	; 0
    1c40:	40 40       	sbci	r20, 0x00	; 0
    1c42:	50 40       	sbci	r21, 0x00	; 0
    1c44:	2a 21       	and	r18, r10
    1c46:	3b 21       	and	r19, r11
    1c48:	4c 21       	and	r20, r12
    1c4a:	5d 21       	and	r21, r13
    1c4c:	21 15       	cp	r18, r1
    1c4e:	31 05       	cpc	r19, r1
    1c50:	41 05       	cpc	r20, r1
    1c52:	51 05       	cpc	r21, r1
    1c54:	21 f0       	breq	.+8      	; 0x1c5e <_fpadd_parts+0x16e>
    1c56:	21 e0       	ldi	r18, 0x01	; 1
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	40 e0       	ldi	r20, 0x00	; 0
    1c5c:	50 e0       	ldi	r21, 0x00	; 0
    1c5e:	59 01       	movw	r10, r18
    1c60:	6a 01       	movw	r12, r20
    1c62:	a6 28       	or	r10, r6
    1c64:	b7 28       	or	r11, r7
    1c66:	c8 28       	or	r12, r8
    1c68:	d9 28       	or	r13, r9
    1c6a:	0b c0       	rjmp	.+22     	; 0x1c82 <_fpadd_parts+0x192>
    1c6c:	82 15       	cp	r24, r2
    1c6e:	93 05       	cpc	r25, r3
    1c70:	2c f0       	brlt	.+10     	; 0x1c7c <_fpadd_parts+0x18c>
    1c72:	1c 01       	movw	r2, r24
    1c74:	aa 24       	eor	r10, r10
    1c76:	bb 24       	eor	r11, r11
    1c78:	65 01       	movw	r12, r10
    1c7a:	03 c0       	rjmp	.+6      	; 0x1c82 <_fpadd_parts+0x192>
    1c7c:	ee 24       	eor	r14, r14
    1c7e:	ff 24       	eor	r15, r15
    1c80:	87 01       	movw	r16, r14
    1c82:	11 96       	adiw	r26, 0x01	; 1
    1c84:	9c 91       	ld	r25, X
    1c86:	d2 01       	movw	r26, r4
    1c88:	11 96       	adiw	r26, 0x01	; 1
    1c8a:	8c 91       	ld	r24, X
    1c8c:	98 17       	cp	r25, r24
    1c8e:	09 f4       	brne	.+2      	; 0x1c92 <_fpadd_parts+0x1a2>
    1c90:	45 c0       	rjmp	.+138    	; 0x1d1c <_fpadd_parts+0x22c>
    1c92:	99 23       	and	r25, r25
    1c94:	39 f0       	breq	.+14     	; 0x1ca4 <_fpadd_parts+0x1b4>
    1c96:	a8 01       	movw	r20, r16
    1c98:	97 01       	movw	r18, r14
    1c9a:	2a 19       	sub	r18, r10
    1c9c:	3b 09       	sbc	r19, r11
    1c9e:	4c 09       	sbc	r20, r12
    1ca0:	5d 09       	sbc	r21, r13
    1ca2:	06 c0       	rjmp	.+12     	; 0x1cb0 <_fpadd_parts+0x1c0>
    1ca4:	a6 01       	movw	r20, r12
    1ca6:	95 01       	movw	r18, r10
    1ca8:	2e 19       	sub	r18, r14
    1caa:	3f 09       	sbc	r19, r15
    1cac:	40 0b       	sbc	r20, r16
    1cae:	51 0b       	sbc	r21, r17
    1cb0:	57 fd       	sbrc	r21, 7
    1cb2:	08 c0       	rjmp	.+16     	; 0x1cc4 <_fpadd_parts+0x1d4>
    1cb4:	11 82       	std	Z+1, r1	; 0x01
    1cb6:	33 82       	std	Z+3, r3	; 0x03
    1cb8:	22 82       	std	Z+2, r2	; 0x02
    1cba:	24 83       	std	Z+4, r18	; 0x04
    1cbc:	35 83       	std	Z+5, r19	; 0x05
    1cbe:	46 83       	std	Z+6, r20	; 0x06
    1cc0:	57 83       	std	Z+7, r21	; 0x07
    1cc2:	1d c0       	rjmp	.+58     	; 0x1cfe <_fpadd_parts+0x20e>
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	81 83       	std	Z+1, r24	; 0x01
    1cc8:	33 82       	std	Z+3, r3	; 0x03
    1cca:	22 82       	std	Z+2, r2	; 0x02
    1ccc:	88 27       	eor	r24, r24
    1cce:	99 27       	eor	r25, r25
    1cd0:	dc 01       	movw	r26, r24
    1cd2:	82 1b       	sub	r24, r18
    1cd4:	93 0b       	sbc	r25, r19
    1cd6:	a4 0b       	sbc	r26, r20
    1cd8:	b5 0b       	sbc	r27, r21
    1cda:	84 83       	std	Z+4, r24	; 0x04
    1cdc:	95 83       	std	Z+5, r25	; 0x05
    1cde:	a6 83       	std	Z+6, r26	; 0x06
    1ce0:	b7 83       	std	Z+7, r27	; 0x07
    1ce2:	0d c0       	rjmp	.+26     	; 0x1cfe <_fpadd_parts+0x20e>
    1ce4:	22 0f       	add	r18, r18
    1ce6:	33 1f       	adc	r19, r19
    1ce8:	44 1f       	adc	r20, r20
    1cea:	55 1f       	adc	r21, r21
    1cec:	24 83       	std	Z+4, r18	; 0x04
    1cee:	35 83       	std	Z+5, r19	; 0x05
    1cf0:	46 83       	std	Z+6, r20	; 0x06
    1cf2:	57 83       	std	Z+7, r21	; 0x07
    1cf4:	82 81       	ldd	r24, Z+2	; 0x02
    1cf6:	93 81       	ldd	r25, Z+3	; 0x03
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	93 83       	std	Z+3, r25	; 0x03
    1cfc:	82 83       	std	Z+2, r24	; 0x02
    1cfe:	24 81       	ldd	r18, Z+4	; 0x04
    1d00:	35 81       	ldd	r19, Z+5	; 0x05
    1d02:	46 81       	ldd	r20, Z+6	; 0x06
    1d04:	57 81       	ldd	r21, Z+7	; 0x07
    1d06:	da 01       	movw	r26, r20
    1d08:	c9 01       	movw	r24, r18
    1d0a:	01 97       	sbiw	r24, 0x01	; 1
    1d0c:	a1 09       	sbc	r26, r1
    1d0e:	b1 09       	sbc	r27, r1
    1d10:	8f 5f       	subi	r24, 0xFF	; 255
    1d12:	9f 4f       	sbci	r25, 0xFF	; 255
    1d14:	af 4f       	sbci	r26, 0xFF	; 255
    1d16:	bf 43       	sbci	r27, 0x3F	; 63
    1d18:	28 f3       	brcs	.-54     	; 0x1ce4 <_fpadd_parts+0x1f4>
    1d1a:	0b c0       	rjmp	.+22     	; 0x1d32 <_fpadd_parts+0x242>
    1d1c:	91 83       	std	Z+1, r25	; 0x01
    1d1e:	33 82       	std	Z+3, r3	; 0x03
    1d20:	22 82       	std	Z+2, r2	; 0x02
    1d22:	ea 0c       	add	r14, r10
    1d24:	fb 1c       	adc	r15, r11
    1d26:	0c 1d       	adc	r16, r12
    1d28:	1d 1d       	adc	r17, r13
    1d2a:	e4 82       	std	Z+4, r14	; 0x04
    1d2c:	f5 82       	std	Z+5, r15	; 0x05
    1d2e:	06 83       	std	Z+6, r16	; 0x06
    1d30:	17 83       	std	Z+7, r17	; 0x07
    1d32:	83 e0       	ldi	r24, 0x03	; 3
    1d34:	80 83       	st	Z, r24
    1d36:	24 81       	ldd	r18, Z+4	; 0x04
    1d38:	35 81       	ldd	r19, Z+5	; 0x05
    1d3a:	46 81       	ldd	r20, Z+6	; 0x06
    1d3c:	57 81       	ldd	r21, Z+7	; 0x07
    1d3e:	57 ff       	sbrs	r21, 7
    1d40:	1a c0       	rjmp	.+52     	; 0x1d76 <_fpadd_parts+0x286>
    1d42:	c9 01       	movw	r24, r18
    1d44:	aa 27       	eor	r26, r26
    1d46:	97 fd       	sbrc	r25, 7
    1d48:	a0 95       	com	r26
    1d4a:	ba 2f       	mov	r27, r26
    1d4c:	81 70       	andi	r24, 0x01	; 1
    1d4e:	90 70       	andi	r25, 0x00	; 0
    1d50:	a0 70       	andi	r26, 0x00	; 0
    1d52:	b0 70       	andi	r27, 0x00	; 0
    1d54:	56 95       	lsr	r21
    1d56:	47 95       	ror	r20
    1d58:	37 95       	ror	r19
    1d5a:	27 95       	ror	r18
    1d5c:	82 2b       	or	r24, r18
    1d5e:	93 2b       	or	r25, r19
    1d60:	a4 2b       	or	r26, r20
    1d62:	b5 2b       	or	r27, r21
    1d64:	84 83       	std	Z+4, r24	; 0x04
    1d66:	95 83       	std	Z+5, r25	; 0x05
    1d68:	a6 83       	std	Z+6, r26	; 0x06
    1d6a:	b7 83       	std	Z+7, r27	; 0x07
    1d6c:	82 81       	ldd	r24, Z+2	; 0x02
    1d6e:	93 81       	ldd	r25, Z+3	; 0x03
    1d70:	01 96       	adiw	r24, 0x01	; 1
    1d72:	93 83       	std	Z+3, r25	; 0x03
    1d74:	82 83       	std	Z+2, r24	; 0x02
    1d76:	df 01       	movw	r26, r30
    1d78:	01 c0       	rjmp	.+2      	; 0x1d7c <_fpadd_parts+0x28c>
    1d7a:	d2 01       	movw	r26, r4
    1d7c:	cd 01       	movw	r24, r26
    1d7e:	cd b7       	in	r28, 0x3d	; 61
    1d80:	de b7       	in	r29, 0x3e	; 62
    1d82:	e2 e1       	ldi	r30, 0x12	; 18
    1d84:	0c 94 74 3e 	jmp	0x7ce8	; 0x7ce8 <__epilogue_restores__>

00001d88 <__subsf3>:
    1d88:	a0 e2       	ldi	r26, 0x20	; 32
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	ea ec       	ldi	r30, 0xCA	; 202
    1d8e:	fe e0       	ldi	r31, 0x0E	; 14
    1d90:	0c 94 64 3e 	jmp	0x7cc8	; 0x7cc8 <__prologue_saves__+0x18>
    1d94:	69 83       	std	Y+1, r22	; 0x01
    1d96:	7a 83       	std	Y+2, r23	; 0x02
    1d98:	8b 83       	std	Y+3, r24	; 0x03
    1d9a:	9c 83       	std	Y+4, r25	; 0x04
    1d9c:	2d 83       	std	Y+5, r18	; 0x05
    1d9e:	3e 83       	std	Y+6, r19	; 0x06
    1da0:	4f 83       	std	Y+7, r20	; 0x07
    1da2:	58 87       	std	Y+8, r21	; 0x08
    1da4:	e9 e0       	ldi	r30, 0x09	; 9
    1da6:	ee 2e       	mov	r14, r30
    1da8:	f1 2c       	mov	r15, r1
    1daa:	ec 0e       	add	r14, r28
    1dac:	fd 1e       	adc	r15, r29
    1dae:	ce 01       	movw	r24, r28
    1db0:	01 96       	adiw	r24, 0x01	; 1
    1db2:	b7 01       	movw	r22, r14
    1db4:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1db8:	8e 01       	movw	r16, r28
    1dba:	0f 5e       	subi	r16, 0xEF	; 239
    1dbc:	1f 4f       	sbci	r17, 0xFF	; 255
    1dbe:	ce 01       	movw	r24, r28
    1dc0:	05 96       	adiw	r24, 0x05	; 5
    1dc2:	b8 01       	movw	r22, r16
    1dc4:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1dc8:	8a 89       	ldd	r24, Y+18	; 0x12
    1dca:	91 e0       	ldi	r25, 0x01	; 1
    1dcc:	89 27       	eor	r24, r25
    1dce:	8a 8b       	std	Y+18, r24	; 0x12
    1dd0:	c7 01       	movw	r24, r14
    1dd2:	b8 01       	movw	r22, r16
    1dd4:	ae 01       	movw	r20, r28
    1dd6:	47 5e       	subi	r20, 0xE7	; 231
    1dd8:	5f 4f       	sbci	r21, 0xFF	; 255
    1dda:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <_fpadd_parts>
    1dde:	0e 94 ac 11 	call	0x2358	; 0x2358 <__pack_f>
    1de2:	a0 96       	adiw	r28, 0x20	; 32
    1de4:	e6 e0       	ldi	r30, 0x06	; 6
    1de6:	0c 94 80 3e 	jmp	0x7d00	; 0x7d00 <__epilogue_restores__+0x18>

00001dea <__addsf3>:
    1dea:	a0 e2       	ldi	r26, 0x20	; 32
    1dec:	b0 e0       	ldi	r27, 0x00	; 0
    1dee:	eb ef       	ldi	r30, 0xFB	; 251
    1df0:	fe e0       	ldi	r31, 0x0E	; 14
    1df2:	0c 94 64 3e 	jmp	0x7cc8	; 0x7cc8 <__prologue_saves__+0x18>
    1df6:	69 83       	std	Y+1, r22	; 0x01
    1df8:	7a 83       	std	Y+2, r23	; 0x02
    1dfa:	8b 83       	std	Y+3, r24	; 0x03
    1dfc:	9c 83       	std	Y+4, r25	; 0x04
    1dfe:	2d 83       	std	Y+5, r18	; 0x05
    1e00:	3e 83       	std	Y+6, r19	; 0x06
    1e02:	4f 83       	std	Y+7, r20	; 0x07
    1e04:	58 87       	std	Y+8, r21	; 0x08
    1e06:	f9 e0       	ldi	r31, 0x09	; 9
    1e08:	ef 2e       	mov	r14, r31
    1e0a:	f1 2c       	mov	r15, r1
    1e0c:	ec 0e       	add	r14, r28
    1e0e:	fd 1e       	adc	r15, r29
    1e10:	ce 01       	movw	r24, r28
    1e12:	01 96       	adiw	r24, 0x01	; 1
    1e14:	b7 01       	movw	r22, r14
    1e16:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1e1a:	8e 01       	movw	r16, r28
    1e1c:	0f 5e       	subi	r16, 0xEF	; 239
    1e1e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e20:	ce 01       	movw	r24, r28
    1e22:	05 96       	adiw	r24, 0x05	; 5
    1e24:	b8 01       	movw	r22, r16
    1e26:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1e2a:	c7 01       	movw	r24, r14
    1e2c:	b8 01       	movw	r22, r16
    1e2e:	ae 01       	movw	r20, r28
    1e30:	47 5e       	subi	r20, 0xE7	; 231
    1e32:	5f 4f       	sbci	r21, 0xFF	; 255
    1e34:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <_fpadd_parts>
    1e38:	0e 94 ac 11 	call	0x2358	; 0x2358 <__pack_f>
    1e3c:	a0 96       	adiw	r28, 0x20	; 32
    1e3e:	e6 e0       	ldi	r30, 0x06	; 6
    1e40:	0c 94 80 3e 	jmp	0x7d00	; 0x7d00 <__epilogue_restores__+0x18>

00001e44 <__mulsf3>:
    1e44:	a0 e2       	ldi	r26, 0x20	; 32
    1e46:	b0 e0       	ldi	r27, 0x00	; 0
    1e48:	e8 e2       	ldi	r30, 0x28	; 40
    1e4a:	ff e0       	ldi	r31, 0x0F	; 15
    1e4c:	0c 94 58 3e 	jmp	0x7cb0	; 0x7cb0 <__prologue_saves__>
    1e50:	69 83       	std	Y+1, r22	; 0x01
    1e52:	7a 83       	std	Y+2, r23	; 0x02
    1e54:	8b 83       	std	Y+3, r24	; 0x03
    1e56:	9c 83       	std	Y+4, r25	; 0x04
    1e58:	2d 83       	std	Y+5, r18	; 0x05
    1e5a:	3e 83       	std	Y+6, r19	; 0x06
    1e5c:	4f 83       	std	Y+7, r20	; 0x07
    1e5e:	58 87       	std	Y+8, r21	; 0x08
    1e60:	ce 01       	movw	r24, r28
    1e62:	01 96       	adiw	r24, 0x01	; 1
    1e64:	be 01       	movw	r22, r28
    1e66:	67 5f       	subi	r22, 0xF7	; 247
    1e68:	7f 4f       	sbci	r23, 0xFF	; 255
    1e6a:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1e6e:	ce 01       	movw	r24, r28
    1e70:	05 96       	adiw	r24, 0x05	; 5
    1e72:	be 01       	movw	r22, r28
    1e74:	6f 5e       	subi	r22, 0xEF	; 239
    1e76:	7f 4f       	sbci	r23, 0xFF	; 255
    1e78:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    1e7c:	99 85       	ldd	r25, Y+9	; 0x09
    1e7e:	92 30       	cpi	r25, 0x02	; 2
    1e80:	88 f0       	brcs	.+34     	; 0x1ea4 <__mulsf3+0x60>
    1e82:	89 89       	ldd	r24, Y+17	; 0x11
    1e84:	82 30       	cpi	r24, 0x02	; 2
    1e86:	c8 f0       	brcs	.+50     	; 0x1eba <__mulsf3+0x76>
    1e88:	94 30       	cpi	r25, 0x04	; 4
    1e8a:	19 f4       	brne	.+6      	; 0x1e92 <__mulsf3+0x4e>
    1e8c:	82 30       	cpi	r24, 0x02	; 2
    1e8e:	51 f4       	brne	.+20     	; 0x1ea4 <__mulsf3+0x60>
    1e90:	04 c0       	rjmp	.+8      	; 0x1e9a <__mulsf3+0x56>
    1e92:	84 30       	cpi	r24, 0x04	; 4
    1e94:	29 f4       	brne	.+10     	; 0x1ea0 <__mulsf3+0x5c>
    1e96:	92 30       	cpi	r25, 0x02	; 2
    1e98:	81 f4       	brne	.+32     	; 0x1eba <__mulsf3+0x76>
    1e9a:	85 e3       	ldi	r24, 0x35	; 53
    1e9c:	91 e0       	ldi	r25, 0x01	; 1
    1e9e:	c6 c0       	rjmp	.+396    	; 0x202c <__mulsf3+0x1e8>
    1ea0:	92 30       	cpi	r25, 0x02	; 2
    1ea2:	49 f4       	brne	.+18     	; 0x1eb6 <__mulsf3+0x72>
    1ea4:	20 e0       	ldi	r18, 0x00	; 0
    1ea6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ea8:	8a 89       	ldd	r24, Y+18	; 0x12
    1eaa:	98 13       	cpse	r25, r24
    1eac:	21 e0       	ldi	r18, 0x01	; 1
    1eae:	2a 87       	std	Y+10, r18	; 0x0a
    1eb0:	ce 01       	movw	r24, r28
    1eb2:	09 96       	adiw	r24, 0x09	; 9
    1eb4:	bb c0       	rjmp	.+374    	; 0x202c <__mulsf3+0x1e8>
    1eb6:	82 30       	cpi	r24, 0x02	; 2
    1eb8:	49 f4       	brne	.+18     	; 0x1ecc <__mulsf3+0x88>
    1eba:	20 e0       	ldi	r18, 0x00	; 0
    1ebc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ebe:	8a 89       	ldd	r24, Y+18	; 0x12
    1ec0:	98 13       	cpse	r25, r24
    1ec2:	21 e0       	ldi	r18, 0x01	; 1
    1ec4:	2a 8b       	std	Y+18, r18	; 0x12
    1ec6:	ce 01       	movw	r24, r28
    1ec8:	41 96       	adiw	r24, 0x11	; 17
    1eca:	b0 c0       	rjmp	.+352    	; 0x202c <__mulsf3+0x1e8>
    1ecc:	2d 84       	ldd	r2, Y+13	; 0x0d
    1ece:	3e 84       	ldd	r3, Y+14	; 0x0e
    1ed0:	4f 84       	ldd	r4, Y+15	; 0x0f
    1ed2:	58 88       	ldd	r5, Y+16	; 0x10
    1ed4:	6d 88       	ldd	r6, Y+21	; 0x15
    1ed6:	7e 88       	ldd	r7, Y+22	; 0x16
    1ed8:	8f 88       	ldd	r8, Y+23	; 0x17
    1eda:	98 8c       	ldd	r9, Y+24	; 0x18
    1edc:	ee 24       	eor	r14, r14
    1ede:	ff 24       	eor	r15, r15
    1ee0:	87 01       	movw	r16, r14
    1ee2:	aa 24       	eor	r10, r10
    1ee4:	bb 24       	eor	r11, r11
    1ee6:	65 01       	movw	r12, r10
    1ee8:	40 e0       	ldi	r20, 0x00	; 0
    1eea:	50 e0       	ldi	r21, 0x00	; 0
    1eec:	60 e0       	ldi	r22, 0x00	; 0
    1eee:	70 e0       	ldi	r23, 0x00	; 0
    1ef0:	e0 e0       	ldi	r30, 0x00	; 0
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	c1 01       	movw	r24, r2
    1ef6:	81 70       	andi	r24, 0x01	; 1
    1ef8:	90 70       	andi	r25, 0x00	; 0
    1efa:	89 2b       	or	r24, r25
    1efc:	e9 f0       	breq	.+58     	; 0x1f38 <__mulsf3+0xf4>
    1efe:	e6 0c       	add	r14, r6
    1f00:	f7 1c       	adc	r15, r7
    1f02:	08 1d       	adc	r16, r8
    1f04:	19 1d       	adc	r17, r9
    1f06:	9a 01       	movw	r18, r20
    1f08:	ab 01       	movw	r20, r22
    1f0a:	2a 0d       	add	r18, r10
    1f0c:	3b 1d       	adc	r19, r11
    1f0e:	4c 1d       	adc	r20, r12
    1f10:	5d 1d       	adc	r21, r13
    1f12:	80 e0       	ldi	r24, 0x00	; 0
    1f14:	90 e0       	ldi	r25, 0x00	; 0
    1f16:	a0 e0       	ldi	r26, 0x00	; 0
    1f18:	b0 e0       	ldi	r27, 0x00	; 0
    1f1a:	e6 14       	cp	r14, r6
    1f1c:	f7 04       	cpc	r15, r7
    1f1e:	08 05       	cpc	r16, r8
    1f20:	19 05       	cpc	r17, r9
    1f22:	20 f4       	brcc	.+8      	; 0x1f2c <__mulsf3+0xe8>
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	a0 e0       	ldi	r26, 0x00	; 0
    1f2a:	b0 e0       	ldi	r27, 0x00	; 0
    1f2c:	ba 01       	movw	r22, r20
    1f2e:	a9 01       	movw	r20, r18
    1f30:	48 0f       	add	r20, r24
    1f32:	59 1f       	adc	r21, r25
    1f34:	6a 1f       	adc	r22, r26
    1f36:	7b 1f       	adc	r23, r27
    1f38:	aa 0c       	add	r10, r10
    1f3a:	bb 1c       	adc	r11, r11
    1f3c:	cc 1c       	adc	r12, r12
    1f3e:	dd 1c       	adc	r13, r13
    1f40:	97 fe       	sbrs	r9, 7
    1f42:	08 c0       	rjmp	.+16     	; 0x1f54 <__mulsf3+0x110>
    1f44:	81 e0       	ldi	r24, 0x01	; 1
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	a0 e0       	ldi	r26, 0x00	; 0
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	a8 2a       	or	r10, r24
    1f4e:	b9 2a       	or	r11, r25
    1f50:	ca 2a       	or	r12, r26
    1f52:	db 2a       	or	r13, r27
    1f54:	31 96       	adiw	r30, 0x01	; 1
    1f56:	e0 32       	cpi	r30, 0x20	; 32
    1f58:	f1 05       	cpc	r31, r1
    1f5a:	49 f0       	breq	.+18     	; 0x1f6e <__mulsf3+0x12a>
    1f5c:	66 0c       	add	r6, r6
    1f5e:	77 1c       	adc	r7, r7
    1f60:	88 1c       	adc	r8, r8
    1f62:	99 1c       	adc	r9, r9
    1f64:	56 94       	lsr	r5
    1f66:	47 94       	ror	r4
    1f68:	37 94       	ror	r3
    1f6a:	27 94       	ror	r2
    1f6c:	c3 cf       	rjmp	.-122    	; 0x1ef4 <__mulsf3+0xb0>
    1f6e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1f70:	ea 89       	ldd	r30, Y+18	; 0x12
    1f72:	2b 89       	ldd	r18, Y+19	; 0x13
    1f74:	3c 89       	ldd	r19, Y+20	; 0x14
    1f76:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f78:	9c 85       	ldd	r25, Y+12	; 0x0c
    1f7a:	28 0f       	add	r18, r24
    1f7c:	39 1f       	adc	r19, r25
    1f7e:	2e 5f       	subi	r18, 0xFE	; 254
    1f80:	3f 4f       	sbci	r19, 0xFF	; 255
    1f82:	17 c0       	rjmp	.+46     	; 0x1fb2 <__mulsf3+0x16e>
    1f84:	ca 01       	movw	r24, r20
    1f86:	81 70       	andi	r24, 0x01	; 1
    1f88:	90 70       	andi	r25, 0x00	; 0
    1f8a:	89 2b       	or	r24, r25
    1f8c:	61 f0       	breq	.+24     	; 0x1fa6 <__mulsf3+0x162>
    1f8e:	16 95       	lsr	r17
    1f90:	07 95       	ror	r16
    1f92:	f7 94       	ror	r15
    1f94:	e7 94       	ror	r14
    1f96:	80 e0       	ldi	r24, 0x00	; 0
    1f98:	90 e0       	ldi	r25, 0x00	; 0
    1f9a:	a0 e0       	ldi	r26, 0x00	; 0
    1f9c:	b0 e8       	ldi	r27, 0x80	; 128
    1f9e:	e8 2a       	or	r14, r24
    1fa0:	f9 2a       	or	r15, r25
    1fa2:	0a 2b       	or	r16, r26
    1fa4:	1b 2b       	or	r17, r27
    1fa6:	76 95       	lsr	r23
    1fa8:	67 95       	ror	r22
    1faa:	57 95       	ror	r21
    1fac:	47 95       	ror	r20
    1fae:	2f 5f       	subi	r18, 0xFF	; 255
    1fb0:	3f 4f       	sbci	r19, 0xFF	; 255
    1fb2:	77 fd       	sbrc	r23, 7
    1fb4:	e7 cf       	rjmp	.-50     	; 0x1f84 <__mulsf3+0x140>
    1fb6:	0c c0       	rjmp	.+24     	; 0x1fd0 <__mulsf3+0x18c>
    1fb8:	44 0f       	add	r20, r20
    1fba:	55 1f       	adc	r21, r21
    1fbc:	66 1f       	adc	r22, r22
    1fbe:	77 1f       	adc	r23, r23
    1fc0:	17 fd       	sbrc	r17, 7
    1fc2:	41 60       	ori	r20, 0x01	; 1
    1fc4:	ee 0c       	add	r14, r14
    1fc6:	ff 1c       	adc	r15, r15
    1fc8:	00 1f       	adc	r16, r16
    1fca:	11 1f       	adc	r17, r17
    1fcc:	21 50       	subi	r18, 0x01	; 1
    1fce:	30 40       	sbci	r19, 0x00	; 0
    1fd0:	40 30       	cpi	r20, 0x00	; 0
    1fd2:	90 e0       	ldi	r25, 0x00	; 0
    1fd4:	59 07       	cpc	r21, r25
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	69 07       	cpc	r22, r25
    1fda:	90 e4       	ldi	r25, 0x40	; 64
    1fdc:	79 07       	cpc	r23, r25
    1fde:	60 f3       	brcs	.-40     	; 0x1fb8 <__mulsf3+0x174>
    1fe0:	2b 8f       	std	Y+27, r18	; 0x1b
    1fe2:	3c 8f       	std	Y+28, r19	; 0x1c
    1fe4:	db 01       	movw	r26, r22
    1fe6:	ca 01       	movw	r24, r20
    1fe8:	8f 77       	andi	r24, 0x7F	; 127
    1fea:	90 70       	andi	r25, 0x00	; 0
    1fec:	a0 70       	andi	r26, 0x00	; 0
    1fee:	b0 70       	andi	r27, 0x00	; 0
    1ff0:	80 34       	cpi	r24, 0x40	; 64
    1ff2:	91 05       	cpc	r25, r1
    1ff4:	a1 05       	cpc	r26, r1
    1ff6:	b1 05       	cpc	r27, r1
    1ff8:	61 f4       	brne	.+24     	; 0x2012 <__mulsf3+0x1ce>
    1ffa:	47 fd       	sbrc	r20, 7
    1ffc:	0a c0       	rjmp	.+20     	; 0x2012 <__mulsf3+0x1ce>
    1ffe:	e1 14       	cp	r14, r1
    2000:	f1 04       	cpc	r15, r1
    2002:	01 05       	cpc	r16, r1
    2004:	11 05       	cpc	r17, r1
    2006:	29 f0       	breq	.+10     	; 0x2012 <__mulsf3+0x1ce>
    2008:	40 5c       	subi	r20, 0xC0	; 192
    200a:	5f 4f       	sbci	r21, 0xFF	; 255
    200c:	6f 4f       	sbci	r22, 0xFF	; 255
    200e:	7f 4f       	sbci	r23, 0xFF	; 255
    2010:	40 78       	andi	r20, 0x80	; 128
    2012:	1a 8e       	std	Y+26, r1	; 0x1a
    2014:	fe 17       	cp	r31, r30
    2016:	11 f0       	breq	.+4      	; 0x201c <__mulsf3+0x1d8>
    2018:	81 e0       	ldi	r24, 0x01	; 1
    201a:	8a 8f       	std	Y+26, r24	; 0x1a
    201c:	4d 8f       	std	Y+29, r20	; 0x1d
    201e:	5e 8f       	std	Y+30, r21	; 0x1e
    2020:	6f 8f       	std	Y+31, r22	; 0x1f
    2022:	78 a3       	std	Y+32, r23	; 0x20
    2024:	83 e0       	ldi	r24, 0x03	; 3
    2026:	89 8f       	std	Y+25, r24	; 0x19
    2028:	ce 01       	movw	r24, r28
    202a:	49 96       	adiw	r24, 0x19	; 25
    202c:	0e 94 ac 11 	call	0x2358	; 0x2358 <__pack_f>
    2030:	a0 96       	adiw	r28, 0x20	; 32
    2032:	e2 e1       	ldi	r30, 0x12	; 18
    2034:	0c 94 74 3e 	jmp	0x7ce8	; 0x7ce8 <__epilogue_restores__>

00002038 <__divsf3>:
    2038:	a8 e1       	ldi	r26, 0x18	; 24
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	e2 e2       	ldi	r30, 0x22	; 34
    203e:	f0 e1       	ldi	r31, 0x10	; 16
    2040:	0c 94 60 3e 	jmp	0x7cc0	; 0x7cc0 <__prologue_saves__+0x10>
    2044:	69 83       	std	Y+1, r22	; 0x01
    2046:	7a 83       	std	Y+2, r23	; 0x02
    2048:	8b 83       	std	Y+3, r24	; 0x03
    204a:	9c 83       	std	Y+4, r25	; 0x04
    204c:	2d 83       	std	Y+5, r18	; 0x05
    204e:	3e 83       	std	Y+6, r19	; 0x06
    2050:	4f 83       	std	Y+7, r20	; 0x07
    2052:	58 87       	std	Y+8, r21	; 0x08
    2054:	b9 e0       	ldi	r27, 0x09	; 9
    2056:	eb 2e       	mov	r14, r27
    2058:	f1 2c       	mov	r15, r1
    205a:	ec 0e       	add	r14, r28
    205c:	fd 1e       	adc	r15, r29
    205e:	ce 01       	movw	r24, r28
    2060:	01 96       	adiw	r24, 0x01	; 1
    2062:	b7 01       	movw	r22, r14
    2064:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2068:	8e 01       	movw	r16, r28
    206a:	0f 5e       	subi	r16, 0xEF	; 239
    206c:	1f 4f       	sbci	r17, 0xFF	; 255
    206e:	ce 01       	movw	r24, r28
    2070:	05 96       	adiw	r24, 0x05	; 5
    2072:	b8 01       	movw	r22, r16
    2074:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2078:	29 85       	ldd	r18, Y+9	; 0x09
    207a:	22 30       	cpi	r18, 0x02	; 2
    207c:	08 f4       	brcc	.+2      	; 0x2080 <__divsf3+0x48>
    207e:	7e c0       	rjmp	.+252    	; 0x217c <__divsf3+0x144>
    2080:	39 89       	ldd	r19, Y+17	; 0x11
    2082:	32 30       	cpi	r19, 0x02	; 2
    2084:	10 f4       	brcc	.+4      	; 0x208a <__divsf3+0x52>
    2086:	b8 01       	movw	r22, r16
    2088:	7c c0       	rjmp	.+248    	; 0x2182 <__divsf3+0x14a>
    208a:	8a 85       	ldd	r24, Y+10	; 0x0a
    208c:	9a 89       	ldd	r25, Y+18	; 0x12
    208e:	89 27       	eor	r24, r25
    2090:	8a 87       	std	Y+10, r24	; 0x0a
    2092:	24 30       	cpi	r18, 0x04	; 4
    2094:	11 f0       	breq	.+4      	; 0x209a <__divsf3+0x62>
    2096:	22 30       	cpi	r18, 0x02	; 2
    2098:	31 f4       	brne	.+12     	; 0x20a6 <__divsf3+0x6e>
    209a:	23 17       	cp	r18, r19
    209c:	09 f0       	breq	.+2      	; 0x20a0 <__divsf3+0x68>
    209e:	6e c0       	rjmp	.+220    	; 0x217c <__divsf3+0x144>
    20a0:	65 e3       	ldi	r22, 0x35	; 53
    20a2:	71 e0       	ldi	r23, 0x01	; 1
    20a4:	6e c0       	rjmp	.+220    	; 0x2182 <__divsf3+0x14a>
    20a6:	34 30       	cpi	r19, 0x04	; 4
    20a8:	39 f4       	brne	.+14     	; 0x20b8 <__divsf3+0x80>
    20aa:	1d 86       	std	Y+13, r1	; 0x0d
    20ac:	1e 86       	std	Y+14, r1	; 0x0e
    20ae:	1f 86       	std	Y+15, r1	; 0x0f
    20b0:	18 8a       	std	Y+16, r1	; 0x10
    20b2:	1c 86       	std	Y+12, r1	; 0x0c
    20b4:	1b 86       	std	Y+11, r1	; 0x0b
    20b6:	04 c0       	rjmp	.+8      	; 0x20c0 <__divsf3+0x88>
    20b8:	32 30       	cpi	r19, 0x02	; 2
    20ba:	21 f4       	brne	.+8      	; 0x20c4 <__divsf3+0x8c>
    20bc:	84 e0       	ldi	r24, 0x04	; 4
    20be:	89 87       	std	Y+9, r24	; 0x09
    20c0:	b7 01       	movw	r22, r14
    20c2:	5f c0       	rjmp	.+190    	; 0x2182 <__divsf3+0x14a>
    20c4:	2b 85       	ldd	r18, Y+11	; 0x0b
    20c6:	3c 85       	ldd	r19, Y+12	; 0x0c
    20c8:	8b 89       	ldd	r24, Y+19	; 0x13
    20ca:	9c 89       	ldd	r25, Y+20	; 0x14
    20cc:	28 1b       	sub	r18, r24
    20ce:	39 0b       	sbc	r19, r25
    20d0:	3c 87       	std	Y+12, r19	; 0x0c
    20d2:	2b 87       	std	Y+11, r18	; 0x0b
    20d4:	ed 84       	ldd	r14, Y+13	; 0x0d
    20d6:	fe 84       	ldd	r15, Y+14	; 0x0e
    20d8:	0f 85       	ldd	r16, Y+15	; 0x0f
    20da:	18 89       	ldd	r17, Y+16	; 0x10
    20dc:	ad 88       	ldd	r10, Y+21	; 0x15
    20de:	be 88       	ldd	r11, Y+22	; 0x16
    20e0:	cf 88       	ldd	r12, Y+23	; 0x17
    20e2:	d8 8c       	ldd	r13, Y+24	; 0x18
    20e4:	ea 14       	cp	r14, r10
    20e6:	fb 04       	cpc	r15, r11
    20e8:	0c 05       	cpc	r16, r12
    20ea:	1d 05       	cpc	r17, r13
    20ec:	40 f4       	brcc	.+16     	; 0x20fe <__divsf3+0xc6>
    20ee:	ee 0c       	add	r14, r14
    20f0:	ff 1c       	adc	r15, r15
    20f2:	00 1f       	adc	r16, r16
    20f4:	11 1f       	adc	r17, r17
    20f6:	21 50       	subi	r18, 0x01	; 1
    20f8:	30 40       	sbci	r19, 0x00	; 0
    20fa:	3c 87       	std	Y+12, r19	; 0x0c
    20fc:	2b 87       	std	Y+11, r18	; 0x0b
    20fe:	20 e0       	ldi	r18, 0x00	; 0
    2100:	30 e0       	ldi	r19, 0x00	; 0
    2102:	40 e0       	ldi	r20, 0x00	; 0
    2104:	50 e0       	ldi	r21, 0x00	; 0
    2106:	80 e0       	ldi	r24, 0x00	; 0
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	a0 e0       	ldi	r26, 0x00	; 0
    210c:	b0 e4       	ldi	r27, 0x40	; 64
    210e:	60 e0       	ldi	r22, 0x00	; 0
    2110:	70 e0       	ldi	r23, 0x00	; 0
    2112:	ea 14       	cp	r14, r10
    2114:	fb 04       	cpc	r15, r11
    2116:	0c 05       	cpc	r16, r12
    2118:	1d 05       	cpc	r17, r13
    211a:	40 f0       	brcs	.+16     	; 0x212c <__divsf3+0xf4>
    211c:	28 2b       	or	r18, r24
    211e:	39 2b       	or	r19, r25
    2120:	4a 2b       	or	r20, r26
    2122:	5b 2b       	or	r21, r27
    2124:	ea 18       	sub	r14, r10
    2126:	fb 08       	sbc	r15, r11
    2128:	0c 09       	sbc	r16, r12
    212a:	1d 09       	sbc	r17, r13
    212c:	b6 95       	lsr	r27
    212e:	a7 95       	ror	r26
    2130:	97 95       	ror	r25
    2132:	87 95       	ror	r24
    2134:	ee 0c       	add	r14, r14
    2136:	ff 1c       	adc	r15, r15
    2138:	00 1f       	adc	r16, r16
    213a:	11 1f       	adc	r17, r17
    213c:	6f 5f       	subi	r22, 0xFF	; 255
    213e:	7f 4f       	sbci	r23, 0xFF	; 255
    2140:	6f 31       	cpi	r22, 0x1F	; 31
    2142:	71 05       	cpc	r23, r1
    2144:	31 f7       	brne	.-52     	; 0x2112 <__divsf3+0xda>
    2146:	da 01       	movw	r26, r20
    2148:	c9 01       	movw	r24, r18
    214a:	8f 77       	andi	r24, 0x7F	; 127
    214c:	90 70       	andi	r25, 0x00	; 0
    214e:	a0 70       	andi	r26, 0x00	; 0
    2150:	b0 70       	andi	r27, 0x00	; 0
    2152:	80 34       	cpi	r24, 0x40	; 64
    2154:	91 05       	cpc	r25, r1
    2156:	a1 05       	cpc	r26, r1
    2158:	b1 05       	cpc	r27, r1
    215a:	61 f4       	brne	.+24     	; 0x2174 <__divsf3+0x13c>
    215c:	27 fd       	sbrc	r18, 7
    215e:	0a c0       	rjmp	.+20     	; 0x2174 <__divsf3+0x13c>
    2160:	e1 14       	cp	r14, r1
    2162:	f1 04       	cpc	r15, r1
    2164:	01 05       	cpc	r16, r1
    2166:	11 05       	cpc	r17, r1
    2168:	29 f0       	breq	.+10     	; 0x2174 <__divsf3+0x13c>
    216a:	20 5c       	subi	r18, 0xC0	; 192
    216c:	3f 4f       	sbci	r19, 0xFF	; 255
    216e:	4f 4f       	sbci	r20, 0xFF	; 255
    2170:	5f 4f       	sbci	r21, 0xFF	; 255
    2172:	20 78       	andi	r18, 0x80	; 128
    2174:	2d 87       	std	Y+13, r18	; 0x0d
    2176:	3e 87       	std	Y+14, r19	; 0x0e
    2178:	4f 87       	std	Y+15, r20	; 0x0f
    217a:	58 8b       	std	Y+16, r21	; 0x10
    217c:	be 01       	movw	r22, r28
    217e:	67 5f       	subi	r22, 0xF7	; 247
    2180:	7f 4f       	sbci	r23, 0xFF	; 255
    2182:	cb 01       	movw	r24, r22
    2184:	0e 94 ac 11 	call	0x2358	; 0x2358 <__pack_f>
    2188:	68 96       	adiw	r28, 0x18	; 24
    218a:	ea e0       	ldi	r30, 0x0A	; 10
    218c:	0c 94 7c 3e 	jmp	0x7cf8	; 0x7cf8 <__epilogue_restores__+0x10>

00002190 <__gtsf2>:
    2190:	a8 e1       	ldi	r26, 0x18	; 24
    2192:	b0 e0       	ldi	r27, 0x00	; 0
    2194:	ee ec       	ldi	r30, 0xCE	; 206
    2196:	f0 e1       	ldi	r31, 0x10	; 16
    2198:	0c 94 64 3e 	jmp	0x7cc8	; 0x7cc8 <__prologue_saves__+0x18>
    219c:	69 83       	std	Y+1, r22	; 0x01
    219e:	7a 83       	std	Y+2, r23	; 0x02
    21a0:	8b 83       	std	Y+3, r24	; 0x03
    21a2:	9c 83       	std	Y+4, r25	; 0x04
    21a4:	2d 83       	std	Y+5, r18	; 0x05
    21a6:	3e 83       	std	Y+6, r19	; 0x06
    21a8:	4f 83       	std	Y+7, r20	; 0x07
    21aa:	58 87       	std	Y+8, r21	; 0x08
    21ac:	89 e0       	ldi	r24, 0x09	; 9
    21ae:	e8 2e       	mov	r14, r24
    21b0:	f1 2c       	mov	r15, r1
    21b2:	ec 0e       	add	r14, r28
    21b4:	fd 1e       	adc	r15, r29
    21b6:	ce 01       	movw	r24, r28
    21b8:	01 96       	adiw	r24, 0x01	; 1
    21ba:	b7 01       	movw	r22, r14
    21bc:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    21c0:	8e 01       	movw	r16, r28
    21c2:	0f 5e       	subi	r16, 0xEF	; 239
    21c4:	1f 4f       	sbci	r17, 0xFF	; 255
    21c6:	ce 01       	movw	r24, r28
    21c8:	05 96       	adiw	r24, 0x05	; 5
    21ca:	b8 01       	movw	r22, r16
    21cc:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    21d0:	89 85       	ldd	r24, Y+9	; 0x09
    21d2:	82 30       	cpi	r24, 0x02	; 2
    21d4:	40 f0       	brcs	.+16     	; 0x21e6 <__gtsf2+0x56>
    21d6:	89 89       	ldd	r24, Y+17	; 0x11
    21d8:	82 30       	cpi	r24, 0x02	; 2
    21da:	28 f0       	brcs	.+10     	; 0x21e6 <__gtsf2+0x56>
    21dc:	c7 01       	movw	r24, r14
    21de:	b8 01       	movw	r22, r16
    21e0:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__fpcmp_parts_f>
    21e4:	01 c0       	rjmp	.+2      	; 0x21e8 <__gtsf2+0x58>
    21e6:	8f ef       	ldi	r24, 0xFF	; 255
    21e8:	68 96       	adiw	r28, 0x18	; 24
    21ea:	e6 e0       	ldi	r30, 0x06	; 6
    21ec:	0c 94 80 3e 	jmp	0x7d00	; 0x7d00 <__epilogue_restores__+0x18>

000021f0 <__gesf2>:
    21f0:	a8 e1       	ldi	r26, 0x18	; 24
    21f2:	b0 e0       	ldi	r27, 0x00	; 0
    21f4:	ee ef       	ldi	r30, 0xFE	; 254
    21f6:	f0 e1       	ldi	r31, 0x10	; 16
    21f8:	0c 94 64 3e 	jmp	0x7cc8	; 0x7cc8 <__prologue_saves__+0x18>
    21fc:	69 83       	std	Y+1, r22	; 0x01
    21fe:	7a 83       	std	Y+2, r23	; 0x02
    2200:	8b 83       	std	Y+3, r24	; 0x03
    2202:	9c 83       	std	Y+4, r25	; 0x04
    2204:	2d 83       	std	Y+5, r18	; 0x05
    2206:	3e 83       	std	Y+6, r19	; 0x06
    2208:	4f 83       	std	Y+7, r20	; 0x07
    220a:	58 87       	std	Y+8, r21	; 0x08
    220c:	89 e0       	ldi	r24, 0x09	; 9
    220e:	e8 2e       	mov	r14, r24
    2210:	f1 2c       	mov	r15, r1
    2212:	ec 0e       	add	r14, r28
    2214:	fd 1e       	adc	r15, r29
    2216:	ce 01       	movw	r24, r28
    2218:	01 96       	adiw	r24, 0x01	; 1
    221a:	b7 01       	movw	r22, r14
    221c:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2220:	8e 01       	movw	r16, r28
    2222:	0f 5e       	subi	r16, 0xEF	; 239
    2224:	1f 4f       	sbci	r17, 0xFF	; 255
    2226:	ce 01       	movw	r24, r28
    2228:	05 96       	adiw	r24, 0x05	; 5
    222a:	b8 01       	movw	r22, r16
    222c:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2230:	89 85       	ldd	r24, Y+9	; 0x09
    2232:	82 30       	cpi	r24, 0x02	; 2
    2234:	40 f0       	brcs	.+16     	; 0x2246 <__gesf2+0x56>
    2236:	89 89       	ldd	r24, Y+17	; 0x11
    2238:	82 30       	cpi	r24, 0x02	; 2
    223a:	28 f0       	brcs	.+10     	; 0x2246 <__gesf2+0x56>
    223c:	c7 01       	movw	r24, r14
    223e:	b8 01       	movw	r22, r16
    2240:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__fpcmp_parts_f>
    2244:	01 c0       	rjmp	.+2      	; 0x2248 <__gesf2+0x58>
    2246:	8f ef       	ldi	r24, 0xFF	; 255
    2248:	68 96       	adiw	r28, 0x18	; 24
    224a:	e6 e0       	ldi	r30, 0x06	; 6
    224c:	0c 94 80 3e 	jmp	0x7d00	; 0x7d00 <__epilogue_restores__+0x18>

00002250 <__ltsf2>:
    2250:	a8 e1       	ldi	r26, 0x18	; 24
    2252:	b0 e0       	ldi	r27, 0x00	; 0
    2254:	ee e2       	ldi	r30, 0x2E	; 46
    2256:	f1 e1       	ldi	r31, 0x11	; 17
    2258:	0c 94 64 3e 	jmp	0x7cc8	; 0x7cc8 <__prologue_saves__+0x18>
    225c:	69 83       	std	Y+1, r22	; 0x01
    225e:	7a 83       	std	Y+2, r23	; 0x02
    2260:	8b 83       	std	Y+3, r24	; 0x03
    2262:	9c 83       	std	Y+4, r25	; 0x04
    2264:	2d 83       	std	Y+5, r18	; 0x05
    2266:	3e 83       	std	Y+6, r19	; 0x06
    2268:	4f 83       	std	Y+7, r20	; 0x07
    226a:	58 87       	std	Y+8, r21	; 0x08
    226c:	89 e0       	ldi	r24, 0x09	; 9
    226e:	e8 2e       	mov	r14, r24
    2270:	f1 2c       	mov	r15, r1
    2272:	ec 0e       	add	r14, r28
    2274:	fd 1e       	adc	r15, r29
    2276:	ce 01       	movw	r24, r28
    2278:	01 96       	adiw	r24, 0x01	; 1
    227a:	b7 01       	movw	r22, r14
    227c:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2280:	8e 01       	movw	r16, r28
    2282:	0f 5e       	subi	r16, 0xEF	; 239
    2284:	1f 4f       	sbci	r17, 0xFF	; 255
    2286:	ce 01       	movw	r24, r28
    2288:	05 96       	adiw	r24, 0x05	; 5
    228a:	b8 01       	movw	r22, r16
    228c:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    2290:	89 85       	ldd	r24, Y+9	; 0x09
    2292:	82 30       	cpi	r24, 0x02	; 2
    2294:	40 f0       	brcs	.+16     	; 0x22a6 <__ltsf2+0x56>
    2296:	89 89       	ldd	r24, Y+17	; 0x11
    2298:	82 30       	cpi	r24, 0x02	; 2
    229a:	28 f0       	brcs	.+10     	; 0x22a6 <__ltsf2+0x56>
    229c:	c7 01       	movw	r24, r14
    229e:	b8 01       	movw	r22, r16
    22a0:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__fpcmp_parts_f>
    22a4:	01 c0       	rjmp	.+2      	; 0x22a8 <__ltsf2+0x58>
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	68 96       	adiw	r28, 0x18	; 24
    22aa:	e6 e0       	ldi	r30, 0x06	; 6
    22ac:	0c 94 80 3e 	jmp	0x7d00	; 0x7d00 <__epilogue_restores__+0x18>

000022b0 <__fixsfsi>:
    22b0:	ac e0       	ldi	r26, 0x0C	; 12
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	ee e5       	ldi	r30, 0x5E	; 94
    22b6:	f1 e1       	ldi	r31, 0x11	; 17
    22b8:	0c 94 68 3e 	jmp	0x7cd0	; 0x7cd0 <__prologue_saves__+0x20>
    22bc:	69 83       	std	Y+1, r22	; 0x01
    22be:	7a 83       	std	Y+2, r23	; 0x02
    22c0:	8b 83       	std	Y+3, r24	; 0x03
    22c2:	9c 83       	std	Y+4, r25	; 0x04
    22c4:	ce 01       	movw	r24, r28
    22c6:	01 96       	adiw	r24, 0x01	; 1
    22c8:	be 01       	movw	r22, r28
    22ca:	6b 5f       	subi	r22, 0xFB	; 251
    22cc:	7f 4f       	sbci	r23, 0xFF	; 255
    22ce:	0e 94 81 12 	call	0x2502	; 0x2502 <__unpack_f>
    22d2:	8d 81       	ldd	r24, Y+5	; 0x05
    22d4:	82 30       	cpi	r24, 0x02	; 2
    22d6:	61 f1       	breq	.+88     	; 0x2330 <__fixsfsi+0x80>
    22d8:	82 30       	cpi	r24, 0x02	; 2
    22da:	50 f1       	brcs	.+84     	; 0x2330 <__fixsfsi+0x80>
    22dc:	84 30       	cpi	r24, 0x04	; 4
    22de:	21 f4       	brne	.+8      	; 0x22e8 <__fixsfsi+0x38>
    22e0:	8e 81       	ldd	r24, Y+6	; 0x06
    22e2:	88 23       	and	r24, r24
    22e4:	51 f1       	breq	.+84     	; 0x233a <__fixsfsi+0x8a>
    22e6:	2e c0       	rjmp	.+92     	; 0x2344 <__fixsfsi+0x94>
    22e8:	2f 81       	ldd	r18, Y+7	; 0x07
    22ea:	38 85       	ldd	r19, Y+8	; 0x08
    22ec:	37 fd       	sbrc	r19, 7
    22ee:	20 c0       	rjmp	.+64     	; 0x2330 <__fixsfsi+0x80>
    22f0:	6e 81       	ldd	r22, Y+6	; 0x06
    22f2:	2f 31       	cpi	r18, 0x1F	; 31
    22f4:	31 05       	cpc	r19, r1
    22f6:	1c f0       	brlt	.+6      	; 0x22fe <__fixsfsi+0x4e>
    22f8:	66 23       	and	r22, r22
    22fa:	f9 f0       	breq	.+62     	; 0x233a <__fixsfsi+0x8a>
    22fc:	23 c0       	rjmp	.+70     	; 0x2344 <__fixsfsi+0x94>
    22fe:	8e e1       	ldi	r24, 0x1E	; 30
    2300:	90 e0       	ldi	r25, 0x00	; 0
    2302:	82 1b       	sub	r24, r18
    2304:	93 0b       	sbc	r25, r19
    2306:	29 85       	ldd	r18, Y+9	; 0x09
    2308:	3a 85       	ldd	r19, Y+10	; 0x0a
    230a:	4b 85       	ldd	r20, Y+11	; 0x0b
    230c:	5c 85       	ldd	r21, Y+12	; 0x0c
    230e:	04 c0       	rjmp	.+8      	; 0x2318 <__fixsfsi+0x68>
    2310:	56 95       	lsr	r21
    2312:	47 95       	ror	r20
    2314:	37 95       	ror	r19
    2316:	27 95       	ror	r18
    2318:	8a 95       	dec	r24
    231a:	d2 f7       	brpl	.-12     	; 0x2310 <__fixsfsi+0x60>
    231c:	66 23       	and	r22, r22
    231e:	b1 f0       	breq	.+44     	; 0x234c <__fixsfsi+0x9c>
    2320:	50 95       	com	r21
    2322:	40 95       	com	r20
    2324:	30 95       	com	r19
    2326:	21 95       	neg	r18
    2328:	3f 4f       	sbci	r19, 0xFF	; 255
    232a:	4f 4f       	sbci	r20, 0xFF	; 255
    232c:	5f 4f       	sbci	r21, 0xFF	; 255
    232e:	0e c0       	rjmp	.+28     	; 0x234c <__fixsfsi+0x9c>
    2330:	20 e0       	ldi	r18, 0x00	; 0
    2332:	30 e0       	ldi	r19, 0x00	; 0
    2334:	40 e0       	ldi	r20, 0x00	; 0
    2336:	50 e0       	ldi	r21, 0x00	; 0
    2338:	09 c0       	rjmp	.+18     	; 0x234c <__fixsfsi+0x9c>
    233a:	2f ef       	ldi	r18, 0xFF	; 255
    233c:	3f ef       	ldi	r19, 0xFF	; 255
    233e:	4f ef       	ldi	r20, 0xFF	; 255
    2340:	5f e7       	ldi	r21, 0x7F	; 127
    2342:	04 c0       	rjmp	.+8      	; 0x234c <__fixsfsi+0x9c>
    2344:	20 e0       	ldi	r18, 0x00	; 0
    2346:	30 e0       	ldi	r19, 0x00	; 0
    2348:	40 e0       	ldi	r20, 0x00	; 0
    234a:	50 e8       	ldi	r21, 0x80	; 128
    234c:	b9 01       	movw	r22, r18
    234e:	ca 01       	movw	r24, r20
    2350:	2c 96       	adiw	r28, 0x0c	; 12
    2352:	e2 e0       	ldi	r30, 0x02	; 2
    2354:	0c 94 84 3e 	jmp	0x7d08	; 0x7d08 <__epilogue_restores__+0x20>

00002358 <__pack_f>:
    2358:	df 92       	push	r13
    235a:	ef 92       	push	r14
    235c:	ff 92       	push	r15
    235e:	0f 93       	push	r16
    2360:	1f 93       	push	r17
    2362:	fc 01       	movw	r30, r24
    2364:	e4 80       	ldd	r14, Z+4	; 0x04
    2366:	f5 80       	ldd	r15, Z+5	; 0x05
    2368:	06 81       	ldd	r16, Z+6	; 0x06
    236a:	17 81       	ldd	r17, Z+7	; 0x07
    236c:	d1 80       	ldd	r13, Z+1	; 0x01
    236e:	80 81       	ld	r24, Z
    2370:	82 30       	cpi	r24, 0x02	; 2
    2372:	48 f4       	brcc	.+18     	; 0x2386 <__pack_f+0x2e>
    2374:	80 e0       	ldi	r24, 0x00	; 0
    2376:	90 e0       	ldi	r25, 0x00	; 0
    2378:	a0 e1       	ldi	r26, 0x10	; 16
    237a:	b0 e0       	ldi	r27, 0x00	; 0
    237c:	e8 2a       	or	r14, r24
    237e:	f9 2a       	or	r15, r25
    2380:	0a 2b       	or	r16, r26
    2382:	1b 2b       	or	r17, r27
    2384:	a5 c0       	rjmp	.+330    	; 0x24d0 <__pack_f+0x178>
    2386:	84 30       	cpi	r24, 0x04	; 4
    2388:	09 f4       	brne	.+2      	; 0x238c <__pack_f+0x34>
    238a:	9f c0       	rjmp	.+318    	; 0x24ca <__pack_f+0x172>
    238c:	82 30       	cpi	r24, 0x02	; 2
    238e:	21 f4       	brne	.+8      	; 0x2398 <__pack_f+0x40>
    2390:	ee 24       	eor	r14, r14
    2392:	ff 24       	eor	r15, r15
    2394:	87 01       	movw	r16, r14
    2396:	05 c0       	rjmp	.+10     	; 0x23a2 <__pack_f+0x4a>
    2398:	e1 14       	cp	r14, r1
    239a:	f1 04       	cpc	r15, r1
    239c:	01 05       	cpc	r16, r1
    239e:	11 05       	cpc	r17, r1
    23a0:	19 f4       	brne	.+6      	; 0x23a8 <__pack_f+0x50>
    23a2:	e0 e0       	ldi	r30, 0x00	; 0
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	96 c0       	rjmp	.+300    	; 0x24d4 <__pack_f+0x17c>
    23a8:	62 81       	ldd	r22, Z+2	; 0x02
    23aa:	73 81       	ldd	r23, Z+3	; 0x03
    23ac:	9f ef       	ldi	r25, 0xFF	; 255
    23ae:	62 38       	cpi	r22, 0x82	; 130
    23b0:	79 07       	cpc	r23, r25
    23b2:	0c f0       	brlt	.+2      	; 0x23b6 <__pack_f+0x5e>
    23b4:	5b c0       	rjmp	.+182    	; 0x246c <__pack_f+0x114>
    23b6:	22 e8       	ldi	r18, 0x82	; 130
    23b8:	3f ef       	ldi	r19, 0xFF	; 255
    23ba:	26 1b       	sub	r18, r22
    23bc:	37 0b       	sbc	r19, r23
    23be:	2a 31       	cpi	r18, 0x1A	; 26
    23c0:	31 05       	cpc	r19, r1
    23c2:	2c f0       	brlt	.+10     	; 0x23ce <__pack_f+0x76>
    23c4:	20 e0       	ldi	r18, 0x00	; 0
    23c6:	30 e0       	ldi	r19, 0x00	; 0
    23c8:	40 e0       	ldi	r20, 0x00	; 0
    23ca:	50 e0       	ldi	r21, 0x00	; 0
    23cc:	2a c0       	rjmp	.+84     	; 0x2422 <__pack_f+0xca>
    23ce:	b8 01       	movw	r22, r16
    23d0:	a7 01       	movw	r20, r14
    23d2:	02 2e       	mov	r0, r18
    23d4:	04 c0       	rjmp	.+8      	; 0x23de <__pack_f+0x86>
    23d6:	76 95       	lsr	r23
    23d8:	67 95       	ror	r22
    23da:	57 95       	ror	r21
    23dc:	47 95       	ror	r20
    23de:	0a 94       	dec	r0
    23e0:	d2 f7       	brpl	.-12     	; 0x23d6 <__pack_f+0x7e>
    23e2:	81 e0       	ldi	r24, 0x01	; 1
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	a0 e0       	ldi	r26, 0x00	; 0
    23e8:	b0 e0       	ldi	r27, 0x00	; 0
    23ea:	04 c0       	rjmp	.+8      	; 0x23f4 <__pack_f+0x9c>
    23ec:	88 0f       	add	r24, r24
    23ee:	99 1f       	adc	r25, r25
    23f0:	aa 1f       	adc	r26, r26
    23f2:	bb 1f       	adc	r27, r27
    23f4:	2a 95       	dec	r18
    23f6:	d2 f7       	brpl	.-12     	; 0x23ec <__pack_f+0x94>
    23f8:	01 97       	sbiw	r24, 0x01	; 1
    23fa:	a1 09       	sbc	r26, r1
    23fc:	b1 09       	sbc	r27, r1
    23fe:	8e 21       	and	r24, r14
    2400:	9f 21       	and	r25, r15
    2402:	a0 23       	and	r26, r16
    2404:	b1 23       	and	r27, r17
    2406:	00 97       	sbiw	r24, 0x00	; 0
    2408:	a1 05       	cpc	r26, r1
    240a:	b1 05       	cpc	r27, r1
    240c:	21 f0       	breq	.+8      	; 0x2416 <__pack_f+0xbe>
    240e:	81 e0       	ldi	r24, 0x01	; 1
    2410:	90 e0       	ldi	r25, 0x00	; 0
    2412:	a0 e0       	ldi	r26, 0x00	; 0
    2414:	b0 e0       	ldi	r27, 0x00	; 0
    2416:	9a 01       	movw	r18, r20
    2418:	ab 01       	movw	r20, r22
    241a:	28 2b       	or	r18, r24
    241c:	39 2b       	or	r19, r25
    241e:	4a 2b       	or	r20, r26
    2420:	5b 2b       	or	r21, r27
    2422:	da 01       	movw	r26, r20
    2424:	c9 01       	movw	r24, r18
    2426:	8f 77       	andi	r24, 0x7F	; 127
    2428:	90 70       	andi	r25, 0x00	; 0
    242a:	a0 70       	andi	r26, 0x00	; 0
    242c:	b0 70       	andi	r27, 0x00	; 0
    242e:	80 34       	cpi	r24, 0x40	; 64
    2430:	91 05       	cpc	r25, r1
    2432:	a1 05       	cpc	r26, r1
    2434:	b1 05       	cpc	r27, r1
    2436:	39 f4       	brne	.+14     	; 0x2446 <__pack_f+0xee>
    2438:	27 ff       	sbrs	r18, 7
    243a:	09 c0       	rjmp	.+18     	; 0x244e <__pack_f+0xf6>
    243c:	20 5c       	subi	r18, 0xC0	; 192
    243e:	3f 4f       	sbci	r19, 0xFF	; 255
    2440:	4f 4f       	sbci	r20, 0xFF	; 255
    2442:	5f 4f       	sbci	r21, 0xFF	; 255
    2444:	04 c0       	rjmp	.+8      	; 0x244e <__pack_f+0xf6>
    2446:	21 5c       	subi	r18, 0xC1	; 193
    2448:	3f 4f       	sbci	r19, 0xFF	; 255
    244a:	4f 4f       	sbci	r20, 0xFF	; 255
    244c:	5f 4f       	sbci	r21, 0xFF	; 255
    244e:	e0 e0       	ldi	r30, 0x00	; 0
    2450:	f0 e0       	ldi	r31, 0x00	; 0
    2452:	20 30       	cpi	r18, 0x00	; 0
    2454:	a0 e0       	ldi	r26, 0x00	; 0
    2456:	3a 07       	cpc	r19, r26
    2458:	a0 e0       	ldi	r26, 0x00	; 0
    245a:	4a 07       	cpc	r20, r26
    245c:	a0 e4       	ldi	r26, 0x40	; 64
    245e:	5a 07       	cpc	r21, r26
    2460:	10 f0       	brcs	.+4      	; 0x2466 <__pack_f+0x10e>
    2462:	e1 e0       	ldi	r30, 0x01	; 1
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	79 01       	movw	r14, r18
    2468:	8a 01       	movw	r16, r20
    246a:	27 c0       	rjmp	.+78     	; 0x24ba <__pack_f+0x162>
    246c:	60 38       	cpi	r22, 0x80	; 128
    246e:	71 05       	cpc	r23, r1
    2470:	64 f5       	brge	.+88     	; 0x24ca <__pack_f+0x172>
    2472:	fb 01       	movw	r30, r22
    2474:	e1 58       	subi	r30, 0x81	; 129
    2476:	ff 4f       	sbci	r31, 0xFF	; 255
    2478:	d8 01       	movw	r26, r16
    247a:	c7 01       	movw	r24, r14
    247c:	8f 77       	andi	r24, 0x7F	; 127
    247e:	90 70       	andi	r25, 0x00	; 0
    2480:	a0 70       	andi	r26, 0x00	; 0
    2482:	b0 70       	andi	r27, 0x00	; 0
    2484:	80 34       	cpi	r24, 0x40	; 64
    2486:	91 05       	cpc	r25, r1
    2488:	a1 05       	cpc	r26, r1
    248a:	b1 05       	cpc	r27, r1
    248c:	39 f4       	brne	.+14     	; 0x249c <__pack_f+0x144>
    248e:	e7 fe       	sbrs	r14, 7
    2490:	0d c0       	rjmp	.+26     	; 0x24ac <__pack_f+0x154>
    2492:	80 e4       	ldi	r24, 0x40	; 64
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	a0 e0       	ldi	r26, 0x00	; 0
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	04 c0       	rjmp	.+8      	; 0x24a4 <__pack_f+0x14c>
    249c:	8f e3       	ldi	r24, 0x3F	; 63
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	a0 e0       	ldi	r26, 0x00	; 0
    24a2:	b0 e0       	ldi	r27, 0x00	; 0
    24a4:	e8 0e       	add	r14, r24
    24a6:	f9 1e       	adc	r15, r25
    24a8:	0a 1f       	adc	r16, r26
    24aa:	1b 1f       	adc	r17, r27
    24ac:	17 ff       	sbrs	r17, 7
    24ae:	05 c0       	rjmp	.+10     	; 0x24ba <__pack_f+0x162>
    24b0:	16 95       	lsr	r17
    24b2:	07 95       	ror	r16
    24b4:	f7 94       	ror	r15
    24b6:	e7 94       	ror	r14
    24b8:	31 96       	adiw	r30, 0x01	; 1
    24ba:	87 e0       	ldi	r24, 0x07	; 7
    24bc:	16 95       	lsr	r17
    24be:	07 95       	ror	r16
    24c0:	f7 94       	ror	r15
    24c2:	e7 94       	ror	r14
    24c4:	8a 95       	dec	r24
    24c6:	d1 f7       	brne	.-12     	; 0x24bc <__pack_f+0x164>
    24c8:	05 c0       	rjmp	.+10     	; 0x24d4 <__pack_f+0x17c>
    24ca:	ee 24       	eor	r14, r14
    24cc:	ff 24       	eor	r15, r15
    24ce:	87 01       	movw	r16, r14
    24d0:	ef ef       	ldi	r30, 0xFF	; 255
    24d2:	f0 e0       	ldi	r31, 0x00	; 0
    24d4:	6e 2f       	mov	r22, r30
    24d6:	67 95       	ror	r22
    24d8:	66 27       	eor	r22, r22
    24da:	67 95       	ror	r22
    24dc:	90 2f       	mov	r25, r16
    24de:	9f 77       	andi	r25, 0x7F	; 127
    24e0:	d7 94       	ror	r13
    24e2:	dd 24       	eor	r13, r13
    24e4:	d7 94       	ror	r13
    24e6:	8e 2f       	mov	r24, r30
    24e8:	86 95       	lsr	r24
    24ea:	49 2f       	mov	r20, r25
    24ec:	46 2b       	or	r20, r22
    24ee:	58 2f       	mov	r21, r24
    24f0:	5d 29       	or	r21, r13
    24f2:	b7 01       	movw	r22, r14
    24f4:	ca 01       	movw	r24, r20
    24f6:	1f 91       	pop	r17
    24f8:	0f 91       	pop	r16
    24fa:	ff 90       	pop	r15
    24fc:	ef 90       	pop	r14
    24fe:	df 90       	pop	r13
    2500:	08 95       	ret

00002502 <__unpack_f>:
    2502:	fc 01       	movw	r30, r24
    2504:	db 01       	movw	r26, r22
    2506:	40 81       	ld	r20, Z
    2508:	51 81       	ldd	r21, Z+1	; 0x01
    250a:	22 81       	ldd	r18, Z+2	; 0x02
    250c:	62 2f       	mov	r22, r18
    250e:	6f 77       	andi	r22, 0x7F	; 127
    2510:	70 e0       	ldi	r23, 0x00	; 0
    2512:	22 1f       	adc	r18, r18
    2514:	22 27       	eor	r18, r18
    2516:	22 1f       	adc	r18, r18
    2518:	93 81       	ldd	r25, Z+3	; 0x03
    251a:	89 2f       	mov	r24, r25
    251c:	88 0f       	add	r24, r24
    251e:	82 2b       	or	r24, r18
    2520:	28 2f       	mov	r18, r24
    2522:	30 e0       	ldi	r19, 0x00	; 0
    2524:	99 1f       	adc	r25, r25
    2526:	99 27       	eor	r25, r25
    2528:	99 1f       	adc	r25, r25
    252a:	11 96       	adiw	r26, 0x01	; 1
    252c:	9c 93       	st	X, r25
    252e:	11 97       	sbiw	r26, 0x01	; 1
    2530:	21 15       	cp	r18, r1
    2532:	31 05       	cpc	r19, r1
    2534:	a9 f5       	brne	.+106    	; 0x25a0 <__unpack_f+0x9e>
    2536:	41 15       	cp	r20, r1
    2538:	51 05       	cpc	r21, r1
    253a:	61 05       	cpc	r22, r1
    253c:	71 05       	cpc	r23, r1
    253e:	11 f4       	brne	.+4      	; 0x2544 <__unpack_f+0x42>
    2540:	82 e0       	ldi	r24, 0x02	; 2
    2542:	37 c0       	rjmp	.+110    	; 0x25b2 <__unpack_f+0xb0>
    2544:	82 e8       	ldi	r24, 0x82	; 130
    2546:	9f ef       	ldi	r25, 0xFF	; 255
    2548:	13 96       	adiw	r26, 0x03	; 3
    254a:	9c 93       	st	X, r25
    254c:	8e 93       	st	-X, r24
    254e:	12 97       	sbiw	r26, 0x02	; 2
    2550:	9a 01       	movw	r18, r20
    2552:	ab 01       	movw	r20, r22
    2554:	67 e0       	ldi	r22, 0x07	; 7
    2556:	22 0f       	add	r18, r18
    2558:	33 1f       	adc	r19, r19
    255a:	44 1f       	adc	r20, r20
    255c:	55 1f       	adc	r21, r21
    255e:	6a 95       	dec	r22
    2560:	d1 f7       	brne	.-12     	; 0x2556 <__unpack_f+0x54>
    2562:	83 e0       	ldi	r24, 0x03	; 3
    2564:	8c 93       	st	X, r24
    2566:	0d c0       	rjmp	.+26     	; 0x2582 <__unpack_f+0x80>
    2568:	22 0f       	add	r18, r18
    256a:	33 1f       	adc	r19, r19
    256c:	44 1f       	adc	r20, r20
    256e:	55 1f       	adc	r21, r21
    2570:	12 96       	adiw	r26, 0x02	; 2
    2572:	8d 91       	ld	r24, X+
    2574:	9c 91       	ld	r25, X
    2576:	13 97       	sbiw	r26, 0x03	; 3
    2578:	01 97       	sbiw	r24, 0x01	; 1
    257a:	13 96       	adiw	r26, 0x03	; 3
    257c:	9c 93       	st	X, r25
    257e:	8e 93       	st	-X, r24
    2580:	12 97       	sbiw	r26, 0x02	; 2
    2582:	20 30       	cpi	r18, 0x00	; 0
    2584:	80 e0       	ldi	r24, 0x00	; 0
    2586:	38 07       	cpc	r19, r24
    2588:	80 e0       	ldi	r24, 0x00	; 0
    258a:	48 07       	cpc	r20, r24
    258c:	80 e4       	ldi	r24, 0x40	; 64
    258e:	58 07       	cpc	r21, r24
    2590:	58 f3       	brcs	.-42     	; 0x2568 <__unpack_f+0x66>
    2592:	14 96       	adiw	r26, 0x04	; 4
    2594:	2d 93       	st	X+, r18
    2596:	3d 93       	st	X+, r19
    2598:	4d 93       	st	X+, r20
    259a:	5c 93       	st	X, r21
    259c:	17 97       	sbiw	r26, 0x07	; 7
    259e:	08 95       	ret
    25a0:	2f 3f       	cpi	r18, 0xFF	; 255
    25a2:	31 05       	cpc	r19, r1
    25a4:	79 f4       	brne	.+30     	; 0x25c4 <__unpack_f+0xc2>
    25a6:	41 15       	cp	r20, r1
    25a8:	51 05       	cpc	r21, r1
    25aa:	61 05       	cpc	r22, r1
    25ac:	71 05       	cpc	r23, r1
    25ae:	19 f4       	brne	.+6      	; 0x25b6 <__unpack_f+0xb4>
    25b0:	84 e0       	ldi	r24, 0x04	; 4
    25b2:	8c 93       	st	X, r24
    25b4:	08 95       	ret
    25b6:	64 ff       	sbrs	r22, 4
    25b8:	03 c0       	rjmp	.+6      	; 0x25c0 <__unpack_f+0xbe>
    25ba:	81 e0       	ldi	r24, 0x01	; 1
    25bc:	8c 93       	st	X, r24
    25be:	12 c0       	rjmp	.+36     	; 0x25e4 <__unpack_f+0xe2>
    25c0:	1c 92       	st	X, r1
    25c2:	10 c0       	rjmp	.+32     	; 0x25e4 <__unpack_f+0xe2>
    25c4:	2f 57       	subi	r18, 0x7F	; 127
    25c6:	30 40       	sbci	r19, 0x00	; 0
    25c8:	13 96       	adiw	r26, 0x03	; 3
    25ca:	3c 93       	st	X, r19
    25cc:	2e 93       	st	-X, r18
    25ce:	12 97       	sbiw	r26, 0x02	; 2
    25d0:	83 e0       	ldi	r24, 0x03	; 3
    25d2:	8c 93       	st	X, r24
    25d4:	87 e0       	ldi	r24, 0x07	; 7
    25d6:	44 0f       	add	r20, r20
    25d8:	55 1f       	adc	r21, r21
    25da:	66 1f       	adc	r22, r22
    25dc:	77 1f       	adc	r23, r23
    25de:	8a 95       	dec	r24
    25e0:	d1 f7       	brne	.-12     	; 0x25d6 <__unpack_f+0xd4>
    25e2:	70 64       	ori	r23, 0x40	; 64
    25e4:	14 96       	adiw	r26, 0x04	; 4
    25e6:	4d 93       	st	X+, r20
    25e8:	5d 93       	st	X+, r21
    25ea:	6d 93       	st	X+, r22
    25ec:	7c 93       	st	X, r23
    25ee:	17 97       	sbiw	r26, 0x07	; 7
    25f0:	08 95       	ret

000025f2 <__fpcmp_parts_f>:
    25f2:	1f 93       	push	r17
    25f4:	dc 01       	movw	r26, r24
    25f6:	fb 01       	movw	r30, r22
    25f8:	9c 91       	ld	r25, X
    25fa:	92 30       	cpi	r25, 0x02	; 2
    25fc:	08 f4       	brcc	.+2      	; 0x2600 <__fpcmp_parts_f+0xe>
    25fe:	47 c0       	rjmp	.+142    	; 0x268e <__fpcmp_parts_f+0x9c>
    2600:	80 81       	ld	r24, Z
    2602:	82 30       	cpi	r24, 0x02	; 2
    2604:	08 f4       	brcc	.+2      	; 0x2608 <__fpcmp_parts_f+0x16>
    2606:	43 c0       	rjmp	.+134    	; 0x268e <__fpcmp_parts_f+0x9c>
    2608:	94 30       	cpi	r25, 0x04	; 4
    260a:	51 f4       	brne	.+20     	; 0x2620 <__fpcmp_parts_f+0x2e>
    260c:	11 96       	adiw	r26, 0x01	; 1
    260e:	1c 91       	ld	r17, X
    2610:	84 30       	cpi	r24, 0x04	; 4
    2612:	99 f5       	brne	.+102    	; 0x267a <__fpcmp_parts_f+0x88>
    2614:	81 81       	ldd	r24, Z+1	; 0x01
    2616:	68 2f       	mov	r22, r24
    2618:	70 e0       	ldi	r23, 0x00	; 0
    261a:	61 1b       	sub	r22, r17
    261c:	71 09       	sbc	r23, r1
    261e:	3f c0       	rjmp	.+126    	; 0x269e <__fpcmp_parts_f+0xac>
    2620:	84 30       	cpi	r24, 0x04	; 4
    2622:	21 f0       	breq	.+8      	; 0x262c <__fpcmp_parts_f+0x3a>
    2624:	92 30       	cpi	r25, 0x02	; 2
    2626:	31 f4       	brne	.+12     	; 0x2634 <__fpcmp_parts_f+0x42>
    2628:	82 30       	cpi	r24, 0x02	; 2
    262a:	b9 f1       	breq	.+110    	; 0x269a <__fpcmp_parts_f+0xa8>
    262c:	81 81       	ldd	r24, Z+1	; 0x01
    262e:	88 23       	and	r24, r24
    2630:	89 f1       	breq	.+98     	; 0x2694 <__fpcmp_parts_f+0xa2>
    2632:	2d c0       	rjmp	.+90     	; 0x268e <__fpcmp_parts_f+0x9c>
    2634:	11 96       	adiw	r26, 0x01	; 1
    2636:	1c 91       	ld	r17, X
    2638:	11 97       	sbiw	r26, 0x01	; 1
    263a:	82 30       	cpi	r24, 0x02	; 2
    263c:	f1 f0       	breq	.+60     	; 0x267a <__fpcmp_parts_f+0x88>
    263e:	81 81       	ldd	r24, Z+1	; 0x01
    2640:	18 17       	cp	r17, r24
    2642:	d9 f4       	brne	.+54     	; 0x267a <__fpcmp_parts_f+0x88>
    2644:	12 96       	adiw	r26, 0x02	; 2
    2646:	2d 91       	ld	r18, X+
    2648:	3c 91       	ld	r19, X
    264a:	13 97       	sbiw	r26, 0x03	; 3
    264c:	82 81       	ldd	r24, Z+2	; 0x02
    264e:	93 81       	ldd	r25, Z+3	; 0x03
    2650:	82 17       	cp	r24, r18
    2652:	93 07       	cpc	r25, r19
    2654:	94 f0       	brlt	.+36     	; 0x267a <__fpcmp_parts_f+0x88>
    2656:	28 17       	cp	r18, r24
    2658:	39 07       	cpc	r19, r25
    265a:	bc f0       	brlt	.+46     	; 0x268a <__fpcmp_parts_f+0x98>
    265c:	14 96       	adiw	r26, 0x04	; 4
    265e:	8d 91       	ld	r24, X+
    2660:	9d 91       	ld	r25, X+
    2662:	0d 90       	ld	r0, X+
    2664:	bc 91       	ld	r27, X
    2666:	a0 2d       	mov	r26, r0
    2668:	24 81       	ldd	r18, Z+4	; 0x04
    266a:	35 81       	ldd	r19, Z+5	; 0x05
    266c:	46 81       	ldd	r20, Z+6	; 0x06
    266e:	57 81       	ldd	r21, Z+7	; 0x07
    2670:	28 17       	cp	r18, r24
    2672:	39 07       	cpc	r19, r25
    2674:	4a 07       	cpc	r20, r26
    2676:	5b 07       	cpc	r21, r27
    2678:	18 f4       	brcc	.+6      	; 0x2680 <__fpcmp_parts_f+0x8e>
    267a:	11 23       	and	r17, r17
    267c:	41 f0       	breq	.+16     	; 0x268e <__fpcmp_parts_f+0x9c>
    267e:	0a c0       	rjmp	.+20     	; 0x2694 <__fpcmp_parts_f+0xa2>
    2680:	82 17       	cp	r24, r18
    2682:	93 07       	cpc	r25, r19
    2684:	a4 07       	cpc	r26, r20
    2686:	b5 07       	cpc	r27, r21
    2688:	40 f4       	brcc	.+16     	; 0x269a <__fpcmp_parts_f+0xa8>
    268a:	11 23       	and	r17, r17
    268c:	19 f0       	breq	.+6      	; 0x2694 <__fpcmp_parts_f+0xa2>
    268e:	61 e0       	ldi	r22, 0x01	; 1
    2690:	70 e0       	ldi	r23, 0x00	; 0
    2692:	05 c0       	rjmp	.+10     	; 0x269e <__fpcmp_parts_f+0xac>
    2694:	6f ef       	ldi	r22, 0xFF	; 255
    2696:	7f ef       	ldi	r23, 0xFF	; 255
    2698:	02 c0       	rjmp	.+4      	; 0x269e <__fpcmp_parts_f+0xac>
    269a:	60 e0       	ldi	r22, 0x00	; 0
    269c:	70 e0       	ldi	r23, 0x00	; 0
    269e:	cb 01       	movw	r24, r22
    26a0:	1f 91       	pop	r17
    26a2:	08 95       	ret

000026a4 <Timer3_Init>:
#include"Timer3.h"
void Timer3_Init(timer3_mode_type timer_mode,prescaler3_type scaler,OC3_mode_type oc3_mode,OC3_ch_type channel_t)
{
    26a4:	df 93       	push	r29
    26a6:	cf 93       	push	r28
    26a8:	cd b7       	in	r28, 0x3d	; 61
    26aa:	de b7       	in	r29, 0x3e	; 62
    26ac:	2c 97       	sbiw	r28, 0x0c	; 12
    26ae:	0f b6       	in	r0, 0x3f	; 63
    26b0:	f8 94       	cli
    26b2:	de bf       	out	0x3e, r29	; 62
    26b4:	0f be       	out	0x3f, r0	; 63
    26b6:	cd bf       	out	0x3d, r28	; 61
    26b8:	89 83       	std	Y+1, r24	; 0x01
    26ba:	6a 83       	std	Y+2, r22	; 0x02
    26bc:	4b 83       	std	Y+3, r20	; 0x03
    26be:	2c 83       	std	Y+4, r18	; 0x04
switch (timer_mode)
    26c0:	89 81       	ldd	r24, Y+1	; 0x01
    26c2:	28 2f       	mov	r18, r24
    26c4:	30 e0       	ldi	r19, 0x00	; 0
    26c6:	3c 87       	std	Y+12, r19	; 0x0c
    26c8:	2b 87       	std	Y+11, r18	; 0x0b
    26ca:	8b 85       	ldd	r24, Y+11	; 0x0b
    26cc:	9c 85       	ldd	r25, Y+12	; 0x0c
    26ce:	87 30       	cpi	r24, 0x07	; 7
    26d0:	91 05       	cpc	r25, r1
    26d2:	09 f4       	brne	.+2      	; 0x26d6 <Timer3_Init+0x32>
    26d4:	24 c1       	rjmp	.+584    	; 0x291e <Timer3_Init+0x27a>
    26d6:	2b 85       	ldd	r18, Y+11	; 0x0b
    26d8:	3c 85       	ldd	r19, Y+12	; 0x0c
    26da:	28 30       	cpi	r18, 0x08	; 8
    26dc:	31 05       	cpc	r19, r1
    26de:	4c f5       	brge	.+82     	; 0x2732 <Timer3_Init+0x8e>
    26e0:	8b 85       	ldd	r24, Y+11	; 0x0b
    26e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    26e4:	83 30       	cpi	r24, 0x03	; 3
    26e6:	91 05       	cpc	r25, r1
    26e8:	09 f4       	brne	.+2      	; 0x26ec <Timer3_Init+0x48>
    26ea:	a5 c0       	rjmp	.+330    	; 0x2836 <Timer3_Init+0x192>
    26ec:	2b 85       	ldd	r18, Y+11	; 0x0b
    26ee:	3c 85       	ldd	r19, Y+12	; 0x0c
    26f0:	24 30       	cpi	r18, 0x04	; 4
    26f2:	31 05       	cpc	r19, r1
    26f4:	8c f4       	brge	.+34     	; 0x2718 <Timer3_Init+0x74>
    26f6:	8b 85       	ldd	r24, Y+11	; 0x0b
    26f8:	9c 85       	ldd	r25, Y+12	; 0x0c
    26fa:	81 30       	cpi	r24, 0x01	; 1
    26fc:	91 05       	cpc	r25, r1
    26fe:	09 f4       	brne	.+2      	; 0x2702 <Timer3_Init+0x5e>
    2700:	60 c0       	rjmp	.+192    	; 0x27c2 <Timer3_Init+0x11e>
    2702:	2b 85       	ldd	r18, Y+11	; 0x0b
    2704:	3c 85       	ldd	r19, Y+12	; 0x0c
    2706:	22 30       	cpi	r18, 0x02	; 2
    2708:	31 05       	cpc	r19, r1
    270a:	0c f0       	brlt	.+2      	; 0x270e <Timer3_Init+0x6a>
    270c:	77 c0       	rjmp	.+238    	; 0x27fc <Timer3_Init+0x158>
    270e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2710:	9c 85       	ldd	r25, Y+12	; 0x0c
    2712:	00 97       	sbiw	r24, 0x00	; 0
    2714:	c9 f1       	breq	.+114    	; 0x2788 <Timer3_Init+0xe4>
    2716:	ea c1       	rjmp	.+980    	; 0x2aec <Timer3_Init+0x448>
    2718:	2b 85       	ldd	r18, Y+11	; 0x0b
    271a:	3c 85       	ldd	r19, Y+12	; 0x0c
    271c:	25 30       	cpi	r18, 0x05	; 5
    271e:	31 05       	cpc	r19, r1
    2720:	09 f4       	brne	.+2      	; 0x2724 <Timer3_Init+0x80>
    2722:	c3 c0       	rjmp	.+390    	; 0x28aa <Timer3_Init+0x206>
    2724:	8b 85       	ldd	r24, Y+11	; 0x0b
    2726:	9c 85       	ldd	r25, Y+12	; 0x0c
    2728:	86 30       	cpi	r24, 0x06	; 6
    272a:	91 05       	cpc	r25, r1
    272c:	0c f0       	brlt	.+2      	; 0x2730 <Timer3_Init+0x8c>
    272e:	da c0       	rjmp	.+436    	; 0x28e4 <Timer3_Init+0x240>
    2730:	9f c0       	rjmp	.+318    	; 0x2870 <Timer3_Init+0x1cc>
    2732:	2b 85       	ldd	r18, Y+11	; 0x0b
    2734:	3c 85       	ldd	r19, Y+12	; 0x0c
    2736:	2b 30       	cpi	r18, 0x0B	; 11
    2738:	31 05       	cpc	r19, r1
    273a:	09 f4       	brne	.+2      	; 0x273e <Timer3_Init+0x9a>
    273c:	64 c1       	rjmp	.+712    	; 0x2a06 <Timer3_Init+0x362>
    273e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2740:	9c 85       	ldd	r25, Y+12	; 0x0c
    2742:	8c 30       	cpi	r24, 0x0C	; 12
    2744:	91 05       	cpc	r25, r1
    2746:	6c f4       	brge	.+26     	; 0x2762 <Timer3_Init+0xbe>
    2748:	2b 85       	ldd	r18, Y+11	; 0x0b
    274a:	3c 85       	ldd	r19, Y+12	; 0x0c
    274c:	29 30       	cpi	r18, 0x09	; 9
    274e:	31 05       	cpc	r19, r1
    2750:	09 f4       	brne	.+2      	; 0x2754 <Timer3_Init+0xb0>
    2752:	1f c1       	rjmp	.+574    	; 0x2992 <Timer3_Init+0x2ee>
    2754:	8b 85       	ldd	r24, Y+11	; 0x0b
    2756:	9c 85       	ldd	r25, Y+12	; 0x0c
    2758:	8a 30       	cpi	r24, 0x0A	; 10
    275a:	91 05       	cpc	r25, r1
    275c:	0c f0       	brlt	.+2      	; 0x2760 <Timer3_Init+0xbc>
    275e:	36 c1       	rjmp	.+620    	; 0x29cc <Timer3_Init+0x328>
    2760:	fb c0       	rjmp	.+502    	; 0x2958 <Timer3_Init+0x2b4>
    2762:	2b 85       	ldd	r18, Y+11	; 0x0b
    2764:	3c 85       	ldd	r19, Y+12	; 0x0c
    2766:	2d 30       	cpi	r18, 0x0D	; 13
    2768:	31 05       	cpc	r19, r1
    276a:	09 f4       	brne	.+2      	; 0x276e <Timer3_Init+0xca>
    276c:	86 c1       	rjmp	.+780    	; 0x2a7a <Timer3_Init+0x3d6>
    276e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2770:	9c 85       	ldd	r25, Y+12	; 0x0c
    2772:	8d 30       	cpi	r24, 0x0D	; 13
    2774:	91 05       	cpc	r25, r1
    2776:	0c f4       	brge	.+2      	; 0x277a <Timer3_Init+0xd6>
    2778:	63 c1       	rjmp	.+710    	; 0x2a40 <Timer3_Init+0x39c>
    277a:	2b 85       	ldd	r18, Y+11	; 0x0b
    277c:	3c 85       	ldd	r19, Y+12	; 0x0c
    277e:	2e 30       	cpi	r18, 0x0E	; 14
    2780:	31 05       	cpc	r19, r1
    2782:	09 f4       	brne	.+2      	; 0x2786 <Timer3_Init+0xe2>
    2784:	97 c1       	rjmp	.+814    	; 0x2ab4 <Timer3_Init+0x410>
    2786:	b2 c1       	rjmp	.+868    	; 0x2aec <Timer3_Init+0x448>
 {

case timer3_Normal_mode:                          CLR_BIT(TCCR3A,WGM30);
    2788:	ab e8       	ldi	r26, 0x8B	; 139
    278a:	b0 e0       	ldi	r27, 0x00	; 0
    278c:	eb e8       	ldi	r30, 0x8B	; 139
    278e:	f0 e0       	ldi	r31, 0x00	; 0
    2790:	80 81       	ld	r24, Z
    2792:	8e 7f       	andi	r24, 0xFE	; 254
    2794:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR3A,WGM31);
    2796:	ab e8       	ldi	r26, 0x8B	; 139
    2798:	b0 e0       	ldi	r27, 0x00	; 0
    279a:	eb e8       	ldi	r30, 0x8B	; 139
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	8d 7f       	andi	r24, 0xFD	; 253
    27a2:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR3B,WGM32);
    27a4:	aa e8       	ldi	r26, 0x8A	; 138
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	ea e8       	ldi	r30, 0x8A	; 138
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	87 7f       	andi	r24, 0xF7	; 247
    27b0:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR3B,WGM33);
    27b2:	aa e8       	ldi	r26, 0x8A	; 138
    27b4:	b0 e0       	ldi	r27, 0x00	; 0
    27b6:	ea e8       	ldi	r30, 0x8A	; 138
    27b8:	f0 e0       	ldi	r31, 0x00	; 0
    27ba:	80 81       	ld	r24, Z
    27bc:	8f 7e       	andi	r24, 0xEF	; 239
    27be:	8c 93       	st	X, r24
    27c0:	95 c1       	rjmp	.+810    	; 0x2aec <Timer3_Init+0x448>
                                                  break;
case timer3_PWM_Phase_Correct_8bit:               SET_BIT(TCCR3A,WGM30);
    27c2:	ab e8       	ldi	r26, 0x8B	; 139
    27c4:	b0 e0       	ldi	r27, 0x00	; 0
    27c6:	eb e8       	ldi	r30, 0x8B	; 139
    27c8:	f0 e0       	ldi	r31, 0x00	; 0
    27ca:	80 81       	ld	r24, Z
    27cc:	81 60       	ori	r24, 0x01	; 1
    27ce:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    27d0:	ab e8       	ldi	r26, 0x8B	; 139
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	eb e8       	ldi	r30, 0x8B	; 139
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	80 81       	ld	r24, Z
    27da:	8d 7f       	andi	r24, 0xFD	; 253
    27dc:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    27de:	aa e8       	ldi	r26, 0x8A	; 138
    27e0:	b0 e0       	ldi	r27, 0x00	; 0
    27e2:	ea e8       	ldi	r30, 0x8A	; 138
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	80 81       	ld	r24, Z
    27e8:	87 7f       	andi	r24, 0xF7	; 247
    27ea:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    27ec:	aa e8       	ldi	r26, 0x8A	; 138
    27ee:	b0 e0       	ldi	r27, 0x00	; 0
    27f0:	ea e8       	ldi	r30, 0x8A	; 138
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	80 81       	ld	r24, Z
    27f6:	8f 7e       	andi	r24, 0xEF	; 239
    27f8:	8c 93       	st	X, r24
    27fa:	78 c1       	rjmp	.+752    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_Correct_9bit:               CLR_BIT(TCCR3A,WGM30);
    27fc:	ab e8       	ldi	r26, 0x8B	; 139
    27fe:	b0 e0       	ldi	r27, 0x00	; 0
    2800:	eb e8       	ldi	r30, 0x8B	; 139
    2802:	f0 e0       	ldi	r31, 0x00	; 0
    2804:	80 81       	ld	r24, Z
    2806:	8e 7f       	andi	r24, 0xFE	; 254
    2808:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    280a:	ab e8       	ldi	r26, 0x8B	; 139
    280c:	b0 e0       	ldi	r27, 0x00	; 0
    280e:	eb e8       	ldi	r30, 0x8B	; 139
    2810:	f0 e0       	ldi	r31, 0x00	; 0
    2812:	80 81       	ld	r24, Z
    2814:	82 60       	ori	r24, 0x02	; 2
    2816:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    2818:	aa e8       	ldi	r26, 0x8A	; 138
    281a:	b0 e0       	ldi	r27, 0x00	; 0
    281c:	ea e8       	ldi	r30, 0x8A	; 138
    281e:	f0 e0       	ldi	r31, 0x00	; 0
    2820:	80 81       	ld	r24, Z
    2822:	87 7f       	andi	r24, 0xF7	; 247
    2824:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    2826:	aa e8       	ldi	r26, 0x8A	; 138
    2828:	b0 e0       	ldi	r27, 0x00	; 0
    282a:	ea e8       	ldi	r30, 0x8A	; 138
    282c:	f0 e0       	ldi	r31, 0x00	; 0
    282e:	80 81       	ld	r24, Z
    2830:	8f 7e       	andi	r24, 0xEF	; 239
    2832:	8c 93       	st	X, r24
    2834:	5b c1       	rjmp	.+694    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_Correct_10bit:              SET_BIT(TCCR3A,WGM30);
    2836:	ab e8       	ldi	r26, 0x8B	; 139
    2838:	b0 e0       	ldi	r27, 0x00	; 0
    283a:	eb e8       	ldi	r30, 0x8B	; 139
    283c:	f0 e0       	ldi	r31, 0x00	; 0
    283e:	80 81       	ld	r24, Z
    2840:	81 60       	ori	r24, 0x01	; 1
    2842:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    2844:	ab e8       	ldi	r26, 0x8B	; 139
    2846:	b0 e0       	ldi	r27, 0x00	; 0
    2848:	eb e8       	ldi	r30, 0x8B	; 139
    284a:	f0 e0       	ldi	r31, 0x00	; 0
    284c:	80 81       	ld	r24, Z
    284e:	82 60       	ori	r24, 0x02	; 2
    2850:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    2852:	aa e8       	ldi	r26, 0x8A	; 138
    2854:	b0 e0       	ldi	r27, 0x00	; 0
    2856:	ea e8       	ldi	r30, 0x8A	; 138
    2858:	f0 e0       	ldi	r31, 0x00	; 0
    285a:	80 81       	ld	r24, Z
    285c:	87 7f       	andi	r24, 0xF7	; 247
    285e:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    2860:	aa e8       	ldi	r26, 0x8A	; 138
    2862:	b0 e0       	ldi	r27, 0x00	; 0
    2864:	ea e8       	ldi	r30, 0x8A	; 138
    2866:	f0 e0       	ldi	r31, 0x00	; 0
    2868:	80 81       	ld	r24, Z
    286a:	8f 7e       	andi	r24, 0xEF	; 239
    286c:	8c 93       	st	X, r24
    286e:	3e c1       	rjmp	.+636    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_CTC_mode_ocr_top:                     CLR_BIT(TCCR3A,WGM30);
    2870:	ab e8       	ldi	r26, 0x8B	; 139
    2872:	b0 e0       	ldi	r27, 0x00	; 0
    2874:	eb e8       	ldi	r30, 0x8B	; 139
    2876:	f0 e0       	ldi	r31, 0x00	; 0
    2878:	80 81       	ld	r24, Z
    287a:	8e 7f       	andi	r24, 0xFE	; 254
    287c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    287e:	ab e8       	ldi	r26, 0x8B	; 139
    2880:	b0 e0       	ldi	r27, 0x00	; 0
    2882:	eb e8       	ldi	r30, 0x8B	; 139
    2884:	f0 e0       	ldi	r31, 0x00	; 0
    2886:	80 81       	ld	r24, Z
    2888:	8d 7f       	andi	r24, 0xFD	; 253
    288a:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    288c:	aa e8       	ldi	r26, 0x8A	; 138
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	ea e8       	ldi	r30, 0x8A	; 138
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	88 60       	ori	r24, 0x08	; 8
    2898:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    289a:	aa e8       	ldi	r26, 0x8A	; 138
    289c:	b0 e0       	ldi	r27, 0x00	; 0
    289e:	ea e8       	ldi	r30, 0x8A	; 138
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	80 81       	ld	r24, Z
    28a4:	8f 7e       	andi	r24, 0xEF	; 239
    28a6:	8c 93       	st	X, r24
    28a8:	21 c1       	rjmp	.+578    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_Fast_PWM_8_bit:                       SET_BIT(TCCR3A,WGM30);
    28aa:	ab e8       	ldi	r26, 0x8B	; 139
    28ac:	b0 e0       	ldi	r27, 0x00	; 0
    28ae:	eb e8       	ldi	r30, 0x8B	; 139
    28b0:	f0 e0       	ldi	r31, 0x00	; 0
    28b2:	80 81       	ld	r24, Z
    28b4:	81 60       	ori	r24, 0x01	; 1
    28b6:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    28b8:	ab e8       	ldi	r26, 0x8B	; 139
    28ba:	b0 e0       	ldi	r27, 0x00	; 0
    28bc:	eb e8       	ldi	r30, 0x8B	; 139
    28be:	f0 e0       	ldi	r31, 0x00	; 0
    28c0:	80 81       	ld	r24, Z
    28c2:	8d 7f       	andi	r24, 0xFD	; 253
    28c4:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    28c6:	aa e8       	ldi	r26, 0x8A	; 138
    28c8:	b0 e0       	ldi	r27, 0x00	; 0
    28ca:	ea e8       	ldi	r30, 0x8A	; 138
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	80 81       	ld	r24, Z
    28d0:	88 60       	ori	r24, 0x08	; 8
    28d2:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    28d4:	aa e8       	ldi	r26, 0x8A	; 138
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	ea e8       	ldi	r30, 0x8A	; 138
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	80 81       	ld	r24, Z
    28de:	8f 7e       	andi	r24, 0xEF	; 239
    28e0:	8c 93       	st	X, r24
    28e2:	04 c1       	rjmp	.+520    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_Fast_PWM_9_bit:                       CLR_BIT(TCCR3A,WGM30);
    28e4:	ab e8       	ldi	r26, 0x8B	; 139
    28e6:	b0 e0       	ldi	r27, 0x00	; 0
    28e8:	eb e8       	ldi	r30, 0x8B	; 139
    28ea:	f0 e0       	ldi	r31, 0x00	; 0
    28ec:	80 81       	ld	r24, Z
    28ee:	8e 7f       	andi	r24, 0xFE	; 254
    28f0:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    28f2:	ab e8       	ldi	r26, 0x8B	; 139
    28f4:	b0 e0       	ldi	r27, 0x00	; 0
    28f6:	eb e8       	ldi	r30, 0x8B	; 139
    28f8:	f0 e0       	ldi	r31, 0x00	; 0
    28fa:	80 81       	ld	r24, Z
    28fc:	82 60       	ori	r24, 0x02	; 2
    28fe:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    2900:	aa e8       	ldi	r26, 0x8A	; 138
    2902:	b0 e0       	ldi	r27, 0x00	; 0
    2904:	ea e8       	ldi	r30, 0x8A	; 138
    2906:	f0 e0       	ldi	r31, 0x00	; 0
    2908:	80 81       	ld	r24, Z
    290a:	88 60       	ori	r24, 0x08	; 8
    290c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    290e:	aa e8       	ldi	r26, 0x8A	; 138
    2910:	b0 e0       	ldi	r27, 0x00	; 0
    2912:	ea e8       	ldi	r30, 0x8A	; 138
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	80 81       	ld	r24, Z
    2918:	8f 7e       	andi	r24, 0xEF	; 239
    291a:	8c 93       	st	X, r24
    291c:	e7 c0       	rjmp	.+462    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_Fast_PWM_10_bit:                      SET_BIT(TCCR3A,WGM30);
    291e:	ab e8       	ldi	r26, 0x8B	; 139
    2920:	b0 e0       	ldi	r27, 0x00	; 0
    2922:	eb e8       	ldi	r30, 0x8B	; 139
    2924:	f0 e0       	ldi	r31, 0x00	; 0
    2926:	80 81       	ld	r24, Z
    2928:	81 60       	ori	r24, 0x01	; 1
    292a:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    292c:	ab e8       	ldi	r26, 0x8B	; 139
    292e:	b0 e0       	ldi	r27, 0x00	; 0
    2930:	eb e8       	ldi	r30, 0x8B	; 139
    2932:	f0 e0       	ldi	r31, 0x00	; 0
    2934:	80 81       	ld	r24, Z
    2936:	82 60       	ori	r24, 0x02	; 2
    2938:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    293a:	aa e8       	ldi	r26, 0x8A	; 138
    293c:	b0 e0       	ldi	r27, 0x00	; 0
    293e:	ea e8       	ldi	r30, 0x8A	; 138
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	80 81       	ld	r24, Z
    2944:	88 60       	ori	r24, 0x08	; 8
    2946:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM33);
    2948:	aa e8       	ldi	r26, 0x8A	; 138
    294a:	b0 e0       	ldi	r27, 0x00	; 0
    294c:	ea e8       	ldi	r30, 0x8A	; 138
    294e:	f0 e0       	ldi	r31, 0x00	; 0
    2950:	80 81       	ld	r24, Z
    2952:	8f 7e       	andi	r24, 0xEF	; 239
    2954:	8c 93       	st	X, r24
    2956:	ca c0       	rjmp	.+404    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_and_Freq_Correct_icr_top:   CLR_BIT(TCCR3A,WGM30);
    2958:	ab e8       	ldi	r26, 0x8B	; 139
    295a:	b0 e0       	ldi	r27, 0x00	; 0
    295c:	eb e8       	ldi	r30, 0x8B	; 139
    295e:	f0 e0       	ldi	r31, 0x00	; 0
    2960:	80 81       	ld	r24, Z
    2962:	8e 7f       	andi	r24, 0xFE	; 254
    2964:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    2966:	ab e8       	ldi	r26, 0x8B	; 139
    2968:	b0 e0       	ldi	r27, 0x00	; 0
    296a:	eb e8       	ldi	r30, 0x8B	; 139
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	80 81       	ld	r24, Z
    2970:	8d 7f       	andi	r24, 0xFD	; 253
    2972:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    2974:	aa e8       	ldi	r26, 0x8A	; 138
    2976:	b0 e0       	ldi	r27, 0x00	; 0
    2978:	ea e8       	ldi	r30, 0x8A	; 138
    297a:	f0 e0       	ldi	r31, 0x00	; 0
    297c:	80 81       	ld	r24, Z
    297e:	87 7f       	andi	r24, 0xF7	; 247
    2980:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    2982:	aa e8       	ldi	r26, 0x8A	; 138
    2984:	b0 e0       	ldi	r27, 0x00	; 0
    2986:	ea e8       	ldi	r30, 0x8A	; 138
    2988:	f0 e0       	ldi	r31, 0x00	; 0
    298a:	80 81       	ld	r24, Z
    298c:	80 61       	ori	r24, 0x10	; 16
    298e:	8c 93       	st	X, r24
    2990:	ad c0       	rjmp	.+346    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_and_Freq_Correct_ocr_top:   SET_BIT(TCCR3A,WGM30);
    2992:	ab e8       	ldi	r26, 0x8B	; 139
    2994:	b0 e0       	ldi	r27, 0x00	; 0
    2996:	eb e8       	ldi	r30, 0x8B	; 139
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	80 81       	ld	r24, Z
    299c:	81 60       	ori	r24, 0x01	; 1
    299e:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    29a0:	ab e8       	ldi	r26, 0x8B	; 139
    29a2:	b0 e0       	ldi	r27, 0x00	; 0
    29a4:	eb e8       	ldi	r30, 0x8B	; 139
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	80 81       	ld	r24, Z
    29aa:	8d 7f       	andi	r24, 0xFD	; 253
    29ac:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    29ae:	aa e8       	ldi	r26, 0x8A	; 138
    29b0:	b0 e0       	ldi	r27, 0x00	; 0
    29b2:	ea e8       	ldi	r30, 0x8A	; 138
    29b4:	f0 e0       	ldi	r31, 0x00	; 0
    29b6:	80 81       	ld	r24, Z
    29b8:	87 7f       	andi	r24, 0xF7	; 247
    29ba:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    29bc:	aa e8       	ldi	r26, 0x8A	; 138
    29be:	b0 e0       	ldi	r27, 0x00	; 0
    29c0:	ea e8       	ldi	r30, 0x8A	; 138
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	80 81       	ld	r24, Z
    29c6:	80 61       	ori	r24, 0x10	; 16
    29c8:	8c 93       	st	X, r24
    29ca:	90 c0       	rjmp	.+288    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_Correct_icr_top:            CLR_BIT(TCCR3A,WGM30);
    29cc:	ab e8       	ldi	r26, 0x8B	; 139
    29ce:	b0 e0       	ldi	r27, 0x00	; 0
    29d0:	eb e8       	ldi	r30, 0x8B	; 139
    29d2:	f0 e0       	ldi	r31, 0x00	; 0
    29d4:	80 81       	ld	r24, Z
    29d6:	8e 7f       	andi	r24, 0xFE	; 254
    29d8:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    29da:	ab e8       	ldi	r26, 0x8B	; 139
    29dc:	b0 e0       	ldi	r27, 0x00	; 0
    29de:	eb e8       	ldi	r30, 0x8B	; 139
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	80 81       	ld	r24, Z
    29e4:	82 60       	ori	r24, 0x02	; 2
    29e6:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    29e8:	aa e8       	ldi	r26, 0x8A	; 138
    29ea:	b0 e0       	ldi	r27, 0x00	; 0
    29ec:	ea e8       	ldi	r30, 0x8A	; 138
    29ee:	f0 e0       	ldi	r31, 0x00	; 0
    29f0:	80 81       	ld	r24, Z
    29f2:	87 7f       	andi	r24, 0xF7	; 247
    29f4:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    29f6:	aa e8       	ldi	r26, 0x8A	; 138
    29f8:	b0 e0       	ldi	r27, 0x00	; 0
    29fa:	ea e8       	ldi	r30, 0x8A	; 138
    29fc:	f0 e0       	ldi	r31, 0x00	; 0
    29fe:	80 81       	ld	r24, Z
    2a00:	80 61       	ori	r24, 0x10	; 16
    2a02:	8c 93       	st	X, r24
    2a04:	73 c0       	rjmp	.+230    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_PWM_Phase_Correct_ocr_top:            SET_BIT(TCCR3A,WGM30);
    2a06:	ab e8       	ldi	r26, 0x8B	; 139
    2a08:	b0 e0       	ldi	r27, 0x00	; 0
    2a0a:	eb e8       	ldi	r30, 0x8B	; 139
    2a0c:	f0 e0       	ldi	r31, 0x00	; 0
    2a0e:	80 81       	ld	r24, Z
    2a10:	81 60       	ori	r24, 0x01	; 1
    2a12:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    2a14:	ab e8       	ldi	r26, 0x8B	; 139
    2a16:	b0 e0       	ldi	r27, 0x00	; 0
    2a18:	eb e8       	ldi	r30, 0x8B	; 139
    2a1a:	f0 e0       	ldi	r31, 0x00	; 0
    2a1c:	80 81       	ld	r24, Z
    2a1e:	82 60       	ori	r24, 0x02	; 2
    2a20:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3B,WGM32);
    2a22:	aa e8       	ldi	r26, 0x8A	; 138
    2a24:	b0 e0       	ldi	r27, 0x00	; 0
    2a26:	ea e8       	ldi	r30, 0x8A	; 138
    2a28:	f0 e0       	ldi	r31, 0x00	; 0
    2a2a:	80 81       	ld	r24, Z
    2a2c:	87 7f       	andi	r24, 0xF7	; 247
    2a2e:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    2a30:	aa e8       	ldi	r26, 0x8A	; 138
    2a32:	b0 e0       	ldi	r27, 0x00	; 0
    2a34:	ea e8       	ldi	r30, 0x8A	; 138
    2a36:	f0 e0       	ldi	r31, 0x00	; 0
    2a38:	80 81       	ld	r24, Z
    2a3a:	80 61       	ori	r24, 0x10	; 16
    2a3c:	8c 93       	st	X, r24
    2a3e:	56 c0       	rjmp	.+172    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_CTC_mode_icr_top:                     CLR_BIT(TCCR3A,WGM30);
    2a40:	ab e8       	ldi	r26, 0x8B	; 139
    2a42:	b0 e0       	ldi	r27, 0x00	; 0
    2a44:	eb e8       	ldi	r30, 0x8B	; 139
    2a46:	f0 e0       	ldi	r31, 0x00	; 0
    2a48:	80 81       	ld	r24, Z
    2a4a:	8e 7f       	andi	r24, 0xFE	; 254
    2a4c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR3A,WGM31);
    2a4e:	ab e8       	ldi	r26, 0x8B	; 139
    2a50:	b0 e0       	ldi	r27, 0x00	; 0
    2a52:	eb e8       	ldi	r30, 0x8B	; 139
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	80 81       	ld	r24, Z
    2a58:	8d 7f       	andi	r24, 0xFD	; 253
    2a5a:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    2a5c:	aa e8       	ldi	r26, 0x8A	; 138
    2a5e:	b0 e0       	ldi	r27, 0x00	; 0
    2a60:	ea e8       	ldi	r30, 0x8A	; 138
    2a62:	f0 e0       	ldi	r31, 0x00	; 0
    2a64:	80 81       	ld	r24, Z
    2a66:	88 60       	ori	r24, 0x08	; 8
    2a68:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    2a6a:	aa e8       	ldi	r26, 0x8A	; 138
    2a6c:	b0 e0       	ldi	r27, 0x00	; 0
    2a6e:	ea e8       	ldi	r30, 0x8A	; 138
    2a70:	f0 e0       	ldi	r31, 0x00	; 0
    2a72:	80 81       	ld	r24, Z
    2a74:	80 61       	ori	r24, 0x10	; 16
    2a76:	8c 93       	st	X, r24
    2a78:	39 c0       	rjmp	.+114    	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_Fast_PWM_icr_top:                     CLR_BIT(TCCR3A,WGM30);
    2a7a:	ab e8       	ldi	r26, 0x8B	; 139
    2a7c:	b0 e0       	ldi	r27, 0x00	; 0
    2a7e:	eb e8       	ldi	r30, 0x8B	; 139
    2a80:	f0 e0       	ldi	r31, 0x00	; 0
    2a82:	80 81       	ld	r24, Z
    2a84:	8e 7f       	andi	r24, 0xFE	; 254
    2a86:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    2a88:	ab e8       	ldi	r26, 0x8B	; 139
    2a8a:	b0 e0       	ldi	r27, 0x00	; 0
    2a8c:	eb e8       	ldi	r30, 0x8B	; 139
    2a8e:	f0 e0       	ldi	r31, 0x00	; 0
    2a90:	80 81       	ld	r24, Z
    2a92:	82 60       	ori	r24, 0x02	; 2
    2a94:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    2a96:	aa e8       	ldi	r26, 0x8A	; 138
    2a98:	b0 e0       	ldi	r27, 0x00	; 0
    2a9a:	ea e8       	ldi	r30, 0x8A	; 138
    2a9c:	f0 e0       	ldi	r31, 0x00	; 0
    2a9e:	80 81       	ld	r24, Z
    2aa0:	88 60       	ori	r24, 0x08	; 8
    2aa2:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    2aa4:	aa e8       	ldi	r26, 0x8A	; 138
    2aa6:	b0 e0       	ldi	r27, 0x00	; 0
    2aa8:	ea e8       	ldi	r30, 0x8A	; 138
    2aaa:	f0 e0       	ldi	r31, 0x00	; 0
    2aac:	80 81       	ld	r24, Z
    2aae:	80 61       	ori	r24, 0x10	; 16
    2ab0:	8c 93       	st	X, r24
    2ab2:	1c c0       	rjmp	.+56     	; 0x2aec <Timer3_Init+0x448>
	                                              break;
case timer3_Fast_PWM_ocr_top:                     SET_BIT(TCCR3A,WGM30);
    2ab4:	ab e8       	ldi	r26, 0x8B	; 139
    2ab6:	b0 e0       	ldi	r27, 0x00	; 0
    2ab8:	eb e8       	ldi	r30, 0x8B	; 139
    2aba:	f0 e0       	ldi	r31, 0x00	; 0
    2abc:	80 81       	ld	r24, Z
    2abe:	81 60       	ori	r24, 0x01	; 1
    2ac0:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3A,WGM31);
    2ac2:	ab e8       	ldi	r26, 0x8B	; 139
    2ac4:	b0 e0       	ldi	r27, 0x00	; 0
    2ac6:	eb e8       	ldi	r30, 0x8B	; 139
    2ac8:	f0 e0       	ldi	r31, 0x00	; 0
    2aca:	80 81       	ld	r24, Z
    2acc:	82 60       	ori	r24, 0x02	; 2
    2ace:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM32);
    2ad0:	aa e8       	ldi	r26, 0x8A	; 138
    2ad2:	b0 e0       	ldi	r27, 0x00	; 0
    2ad4:	ea e8       	ldi	r30, 0x8A	; 138
    2ad6:	f0 e0       	ldi	r31, 0x00	; 0
    2ad8:	80 81       	ld	r24, Z
    2ada:	88 60       	ori	r24, 0x08	; 8
    2adc:	8c 93       	st	X, r24
							                      SET_BIT(TCCR3B,WGM33);
    2ade:	aa e8       	ldi	r26, 0x8A	; 138
    2ae0:	b0 e0       	ldi	r27, 0x00	; 0
    2ae2:	ea e8       	ldi	r30, 0x8A	; 138
    2ae4:	f0 e0       	ldi	r31, 0x00	; 0
    2ae6:	80 81       	ld	r24, Z
    2ae8:	80 61       	ori	r24, 0x10	; 16
    2aea:	8c 93       	st	X, r24

						break;
}
#elif oc_3==fastpwm_3

switch (oc3_mode)
    2aec:	8b 81       	ldd	r24, Y+3	; 0x03
    2aee:	28 2f       	mov	r18, r24
    2af0:	30 e0       	ldi	r19, 0x00	; 0
    2af2:	3a 87       	std	Y+10, r19	; 0x0a
    2af4:	29 87       	std	Y+9, r18	; 0x09
    2af6:	89 85       	ldd	r24, Y+9	; 0x09
    2af8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2afa:	81 30       	cpi	r24, 0x01	; 1
    2afc:	91 05       	cpc	r25, r1
    2afe:	09 f4       	brne	.+2      	; 0x2b02 <Timer3_Init+0x45e>
    2b00:	cf c0       	rjmp	.+414    	; 0x2ca0 <Timer3_Init+0x5fc>
    2b02:	29 85       	ldd	r18, Y+9	; 0x09
    2b04:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b06:	22 30       	cpi	r18, 0x02	; 2
    2b08:	31 05       	cpc	r19, r1
    2b0a:	2c f4       	brge	.+10     	; 0x2b16 <Timer3_Init+0x472>
    2b0c:	89 85       	ldd	r24, Y+9	; 0x09
    2b0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b10:	00 97       	sbiw	r24, 0x00	; 0
    2b12:	69 f0       	breq	.+26     	; 0x2b2e <Timer3_Init+0x48a>
    2b14:	c5 c0       	rjmp	.+394    	; 0x2ca0 <Timer3_Init+0x5fc>
    2b16:	29 85       	ldd	r18, Y+9	; 0x09
    2b18:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b1a:	22 30       	cpi	r18, 0x02	; 2
    2b1c:	31 05       	cpc	r19, r1
    2b1e:	91 f1       	breq	.+100    	; 0x2b84 <Timer3_Init+0x4e0>
    2b20:	89 85       	ldd	r24, Y+9	; 0x09
    2b22:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b24:	83 30       	cpi	r24, 0x03	; 3
    2b26:	91 05       	cpc	r25, r1
    2b28:	09 f4       	brne	.+2      	; 0x2b2c <Timer3_Init+0x488>
    2b2a:	74 c0       	rjmp	.+232    	; 0x2c14 <Timer3_Init+0x570>
    2b2c:	b9 c0       	rjmp	.+370    	; 0x2ca0 <Timer3_Init+0x5fc>
{
case disconnected_3:CLR_BIT(TCCR3A,COM3A0);
    2b2e:	ab e8       	ldi	r26, 0x8B	; 139
    2b30:	b0 e0       	ldi	r27, 0x00	; 0
    2b32:	eb e8       	ldi	r30, 0x8B	; 139
    2b34:	f0 e0       	ldi	r31, 0x00	; 0
    2b36:	80 81       	ld	r24, Z
    2b38:	8f 7b       	andi	r24, 0xBF	; 191
    2b3a:	8c 93       	st	X, r24
                    CLR_BIT(TCCR3A,COM3A1);
    2b3c:	ab e8       	ldi	r26, 0x8B	; 139
    2b3e:	b0 e0       	ldi	r27, 0x00	; 0
    2b40:	eb e8       	ldi	r30, 0x8B	; 139
    2b42:	f0 e0       	ldi	r31, 0x00	; 0
    2b44:	80 81       	ld	r24, Z
    2b46:	8f 77       	andi	r24, 0x7F	; 127
    2b48:	8c 93       	st	X, r24

                    CLR_BIT(TCCR3A,COM3B0);
    2b4a:	ab e8       	ldi	r26, 0x8B	; 139
    2b4c:	b0 e0       	ldi	r27, 0x00	; 0
    2b4e:	eb e8       	ldi	r30, 0x8B	; 139
    2b50:	f0 e0       	ldi	r31, 0x00	; 0
    2b52:	80 81       	ld	r24, Z
    2b54:	8f 7e       	andi	r24, 0xEF	; 239
    2b56:	8c 93       	st	X, r24
                    CLR_BIT(TCCR3A,COM3B1);
    2b58:	ab e8       	ldi	r26, 0x8B	; 139
    2b5a:	b0 e0       	ldi	r27, 0x00	; 0
    2b5c:	eb e8       	ldi	r30, 0x8B	; 139
    2b5e:	f0 e0       	ldi	r31, 0x00	; 0
    2b60:	80 81       	ld	r24, Z
    2b62:	8f 7d       	andi	r24, 0xDF	; 223
    2b64:	8c 93       	st	X, r24

                    CLR_BIT(TCCR3A,COM3C0);
    2b66:	ab e8       	ldi	r26, 0x8B	; 139
    2b68:	b0 e0       	ldi	r27, 0x00	; 0
    2b6a:	eb e8       	ldi	r30, 0x8B	; 139
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	80 81       	ld	r24, Z
    2b70:	8b 7f       	andi	r24, 0xFB	; 251
    2b72:	8c 93       	st	X, r24
                    CLR_BIT(TCCR3A,COM3C1);
    2b74:	ab e8       	ldi	r26, 0x8B	; 139
    2b76:	b0 e0       	ldi	r27, 0x00	; 0
    2b78:	eb e8       	ldi	r30, 0x8B	; 139
    2b7a:	f0 e0       	ldi	r31, 0x00	; 0
    2b7c:	80 81       	ld	r24, Z
    2b7e:	87 7f       	andi	r24, 0xF7	; 247
    2b80:	8c 93       	st	X, r24
    2b82:	8e c0       	rjmp	.+284    	; 0x2ca0 <Timer3_Init+0x5fc>
				    break;
case toggle_3:break;
case Non_inverting_clr_oc0_oncompare_set_on_bottom_3:
	switch(channel_t)
    2b84:	8c 81       	ldd	r24, Y+4	; 0x04
    2b86:	28 2f       	mov	r18, r24
    2b88:	30 e0       	ldi	r19, 0x00	; 0
    2b8a:	38 87       	std	Y+8, r19	; 0x08
    2b8c:	2f 83       	std	Y+7, r18	; 0x07
    2b8e:	8f 81       	ldd	r24, Y+7	; 0x07
    2b90:	98 85       	ldd	r25, Y+8	; 0x08
    2b92:	81 30       	cpi	r24, 0x01	; 1
    2b94:	91 05       	cpc	r25, r1
    2b96:	89 f0       	breq	.+34     	; 0x2bba <Timer3_Init+0x516>
    2b98:	2f 81       	ldd	r18, Y+7	; 0x07
    2b9a:	38 85       	ldd	r19, Y+8	; 0x08
    2b9c:	22 30       	cpi	r18, 0x02	; 2
    2b9e:	31 05       	cpc	r19, r1
    2ba0:	0c f4       	brge	.+2      	; 0x2ba4 <Timer3_Init+0x500>
    2ba2:	7e c0       	rjmp	.+252    	; 0x2ca0 <Timer3_Init+0x5fc>
    2ba4:	8f 81       	ldd	r24, Y+7	; 0x07
    2ba6:	98 85       	ldd	r25, Y+8	; 0x08
    2ba8:	82 30       	cpi	r24, 0x02	; 2
    2baa:	91 05       	cpc	r25, r1
    2bac:	a9 f0       	breq	.+42     	; 0x2bd8 <Timer3_Init+0x534>
    2bae:	2f 81       	ldd	r18, Y+7	; 0x07
    2bb0:	38 85       	ldd	r19, Y+8	; 0x08
    2bb2:	23 30       	cpi	r18, 0x03	; 3
    2bb4:	31 05       	cpc	r19, r1
    2bb6:	f9 f0       	breq	.+62     	; 0x2bf6 <Timer3_Init+0x552>
    2bb8:	73 c0       	rjmp	.+230    	; 0x2ca0 <Timer3_Init+0x5fc>
	   {
	case disconnected_channel_3:break;
	     case A_Channel_3:CLR_BIT(TCCR3A,COM3A0);
    2bba:	ab e8       	ldi	r26, 0x8B	; 139
    2bbc:	b0 e0       	ldi	r27, 0x00	; 0
    2bbe:	eb e8       	ldi	r30, 0x8B	; 139
    2bc0:	f0 e0       	ldi	r31, 0x00	; 0
    2bc2:	80 81       	ld	r24, Z
    2bc4:	8f 7b       	andi	r24, 0xBF	; 191
    2bc6:	8c 93       	st	X, r24
					    SET_BIT(TCCR3A,COM3A1);
    2bc8:	ab e8       	ldi	r26, 0x8B	; 139
    2bca:	b0 e0       	ldi	r27, 0x00	; 0
    2bcc:	eb e8       	ldi	r30, 0x8B	; 139
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	80 81       	ld	r24, Z
    2bd2:	80 68       	ori	r24, 0x80	; 128
    2bd4:	8c 93       	st	X, r24
    2bd6:	64 c0       	rjmp	.+200    	; 0x2ca0 <Timer3_Init+0x5fc>
						break;
	    case B_Channel_3:CLR_BIT(TCCR3A,COM3B0);
    2bd8:	ab e8       	ldi	r26, 0x8B	; 139
    2bda:	b0 e0       	ldi	r27, 0x00	; 0
    2bdc:	eb e8       	ldi	r30, 0x8B	; 139
    2bde:	f0 e0       	ldi	r31, 0x00	; 0
    2be0:	80 81       	ld	r24, Z
    2be2:	8f 7e       	andi	r24, 0xEF	; 239
    2be4:	8c 93       	st	X, r24
	                   SET_BIT(TCCR3A,COM3B1);
    2be6:	ab e8       	ldi	r26, 0x8B	; 139
    2be8:	b0 e0       	ldi	r27, 0x00	; 0
    2bea:	eb e8       	ldi	r30, 0x8B	; 139
    2bec:	f0 e0       	ldi	r31, 0x00	; 0
    2bee:	80 81       	ld	r24, Z
    2bf0:	80 62       	ori	r24, 0x20	; 32
    2bf2:	8c 93       	st	X, r24
    2bf4:	55 c0       	rjmp	.+170    	; 0x2ca0 <Timer3_Init+0x5fc>
	                   break;
	   case C_Channel_3:CLR_BIT(TCCR3A,COM3C0);
    2bf6:	ab e8       	ldi	r26, 0x8B	; 139
    2bf8:	b0 e0       	ldi	r27, 0x00	; 0
    2bfa:	eb e8       	ldi	r30, 0x8B	; 139
    2bfc:	f0 e0       	ldi	r31, 0x00	; 0
    2bfe:	80 81       	ld	r24, Z
    2c00:	8b 7f       	andi	r24, 0xFB	; 251
    2c02:	8c 93       	st	X, r24
	                    SET_BIT(TCCR3A,COM3C1);
    2c04:	ab e8       	ldi	r26, 0x8B	; 139
    2c06:	b0 e0       	ldi	r27, 0x00	; 0
    2c08:	eb e8       	ldi	r30, 0x8B	; 139
    2c0a:	f0 e0       	ldi	r31, 0x00	; 0
    2c0c:	80 81       	ld	r24, Z
    2c0e:	88 60       	ori	r24, 0x08	; 8
    2c10:	8c 93       	st	X, r24
    2c12:	46 c0       	rjmp	.+140    	; 0x2ca0 <Timer3_Init+0x5fc>
	                   break;
	   }
        break;
case Inverting_set_oc0_oncompare_clr_on_bottom_3:
	switch(channel_t)
    2c14:	8c 81       	ldd	r24, Y+4	; 0x04
    2c16:	28 2f       	mov	r18, r24
    2c18:	30 e0       	ldi	r19, 0x00	; 0
    2c1a:	3e 83       	std	Y+6, r19	; 0x06
    2c1c:	2d 83       	std	Y+5, r18	; 0x05
    2c1e:	8d 81       	ldd	r24, Y+5	; 0x05
    2c20:	9e 81       	ldd	r25, Y+6	; 0x06
    2c22:	81 30       	cpi	r24, 0x01	; 1
    2c24:	91 05       	cpc	r25, r1
    2c26:	81 f0       	breq	.+32     	; 0x2c48 <Timer3_Init+0x5a4>
    2c28:	2d 81       	ldd	r18, Y+5	; 0x05
    2c2a:	3e 81       	ldd	r19, Y+6	; 0x06
    2c2c:	22 30       	cpi	r18, 0x02	; 2
    2c2e:	31 05       	cpc	r19, r1
    2c30:	bc f1       	brlt	.+110    	; 0x2ca0 <Timer3_Init+0x5fc>
    2c32:	8d 81       	ldd	r24, Y+5	; 0x05
    2c34:	9e 81       	ldd	r25, Y+6	; 0x06
    2c36:	82 30       	cpi	r24, 0x02	; 2
    2c38:	91 05       	cpc	r25, r1
    2c3a:	a9 f0       	breq	.+42     	; 0x2c66 <Timer3_Init+0x5c2>
    2c3c:	2d 81       	ldd	r18, Y+5	; 0x05
    2c3e:	3e 81       	ldd	r19, Y+6	; 0x06
    2c40:	23 30       	cpi	r18, 0x03	; 3
    2c42:	31 05       	cpc	r19, r1
    2c44:	f9 f0       	breq	.+62     	; 0x2c84 <Timer3_Init+0x5e0>
    2c46:	2c c0       	rjmp	.+88     	; 0x2ca0 <Timer3_Init+0x5fc>
	   {
	case disconnected_channel_3:break;
	      case A_Channel_3:SET_BIT(TCCR3A,COM3A0);
    2c48:	ab e8       	ldi	r26, 0x8B	; 139
    2c4a:	b0 e0       	ldi	r27, 0x00	; 0
    2c4c:	eb e8       	ldi	r30, 0x8B	; 139
    2c4e:	f0 e0       	ldi	r31, 0x00	; 0
    2c50:	80 81       	ld	r24, Z
    2c52:	80 64       	ori	r24, 0x40	; 64
    2c54:	8c 93       	st	X, r24
	                     SET_BIT(TCCR3A,COM3A1);
    2c56:	ab e8       	ldi	r26, 0x8B	; 139
    2c58:	b0 e0       	ldi	r27, 0x00	; 0
    2c5a:	eb e8       	ldi	r30, 0x8B	; 139
    2c5c:	f0 e0       	ldi	r31, 0x00	; 0
    2c5e:	80 81       	ld	r24, Z
    2c60:	80 68       	ori	r24, 0x80	; 128
    2c62:	8c 93       	st	X, r24
    2c64:	1d c0       	rjmp	.+58     	; 0x2ca0 <Timer3_Init+0x5fc>
	                     break;
	      case B_Channel_3:SET_BIT(TCCR3A,COM3B0);
    2c66:	ab e8       	ldi	r26, 0x8B	; 139
    2c68:	b0 e0       	ldi	r27, 0x00	; 0
    2c6a:	eb e8       	ldi	r30, 0x8B	; 139
    2c6c:	f0 e0       	ldi	r31, 0x00	; 0
    2c6e:	80 81       	ld	r24, Z
    2c70:	80 61       	ori	r24, 0x10	; 16
    2c72:	8c 93       	st	X, r24
	  				     SET_BIT(TCCR3A,COM3B1);
    2c74:	ab e8       	ldi	r26, 0x8B	; 139
    2c76:	b0 e0       	ldi	r27, 0x00	; 0
    2c78:	eb e8       	ldi	r30, 0x8B	; 139
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	80 62       	ori	r24, 0x20	; 32
    2c80:	8c 93       	st	X, r24
    2c82:	0e c0       	rjmp	.+28     	; 0x2ca0 <Timer3_Init+0x5fc>
	  			         break;
	      case C_Channel_3:SET_BIT(TCCR3A,COM3C0);
    2c84:	ab e8       	ldi	r26, 0x8B	; 139
    2c86:	b0 e0       	ldi	r27, 0x00	; 0
    2c88:	eb e8       	ldi	r30, 0x8B	; 139
    2c8a:	f0 e0       	ldi	r31, 0x00	; 0
    2c8c:	80 81       	ld	r24, Z
    2c8e:	84 60       	ori	r24, 0x04	; 4
    2c90:	8c 93       	st	X, r24
	  				     SET_BIT(TCCR3A,COM3C1);
    2c92:	ab e8       	ldi	r26, 0x8B	; 139
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	eb e8       	ldi	r30, 0x8B	; 139
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	80 81       	ld	r24, Z
    2c9c:	88 60       	ori	r24, 0x08	; 8
    2c9e:	8c 93       	st	X, r24
							break;

}

#endif
	TCCR3B&=0XF8;
    2ca0:	aa e8       	ldi	r26, 0x8A	; 138
    2ca2:	b0 e0       	ldi	r27, 0x00	; 0
    2ca4:	ea e8       	ldi	r30, 0x8A	; 138
    2ca6:	f0 e0       	ldi	r31, 0x00	; 0
    2ca8:	80 81       	ld	r24, Z
    2caa:	88 7f       	andi	r24, 0xF8	; 248
    2cac:	8c 93       	st	X, r24
	TCCR3B|=scaler;
    2cae:	aa e8       	ldi	r26, 0x8A	; 138
    2cb0:	b0 e0       	ldi	r27, 0x00	; 0
    2cb2:	ea e8       	ldi	r30, 0x8A	; 138
    2cb4:	f0 e0       	ldi	r31, 0x00	; 0
    2cb6:	90 81       	ld	r25, Z
    2cb8:	8a 81       	ldd	r24, Y+2	; 0x02
    2cba:	89 2b       	or	r24, r25
    2cbc:	8c 93       	st	X, r24

}
    2cbe:	2c 96       	adiw	r28, 0x0c	; 12
    2cc0:	0f b6       	in	r0, 0x3f	; 63
    2cc2:	f8 94       	cli
    2cc4:	de bf       	out	0x3e, r29	; 62
    2cc6:	0f be       	out	0x3f, r0	; 63
    2cc8:	cd bf       	out	0x3d, r28	; 61
    2cca:	cf 91       	pop	r28
    2ccc:	df 91       	pop	r29
    2cce:	08 95       	ret

00002cd0 <Timer3_InputCaptureEdge>:

void Timer3_InputCaptureEdge(Edge3_type edge)
{
    2cd0:	df 93       	push	r29
    2cd2:	cf 93       	push	r28
    2cd4:	0f 92       	push	r0
    2cd6:	cd b7       	in	r28, 0x3d	; 61
    2cd8:	de b7       	in	r29, 0x3e	; 62
    2cda:	89 83       	std	Y+1, r24	; 0x01
	if(edge==Rising_3)
    2cdc:	89 81       	ldd	r24, Y+1	; 0x01
    2cde:	81 30       	cpi	r24, 0x01	; 1
    2ce0:	41 f4       	brne	.+16     	; 0x2cf2 <Timer3_InputCaptureEdge+0x22>
		SET_BIT(TCCR3B,ICES3);
    2ce2:	aa e8       	ldi	r26, 0x8A	; 138
    2ce4:	b0 e0       	ldi	r27, 0x00	; 0
    2ce6:	ea e8       	ldi	r30, 0x8A	; 138
    2ce8:	f0 e0       	ldi	r31, 0x00	; 0
    2cea:	80 81       	ld	r24, Z
    2cec:	80 64       	ori	r24, 0x40	; 64
    2cee:	8c 93       	st	X, r24
    2cf0:	0a c0       	rjmp	.+20     	; 0x2d06 <Timer3_InputCaptureEdge+0x36>


	else if(edge==Falling_3)
    2cf2:	89 81       	ldd	r24, Y+1	; 0x01
    2cf4:	88 23       	and	r24, r24
    2cf6:	39 f4       	brne	.+14     	; 0x2d06 <Timer3_InputCaptureEdge+0x36>
		CLR_BIT(TCCR3B,ICES3);
    2cf8:	aa e8       	ldi	r26, 0x8A	; 138
    2cfa:	b0 e0       	ldi	r27, 0x00	; 0
    2cfc:	ea e8       	ldi	r30, 0x8A	; 138
    2cfe:	f0 e0       	ldi	r31, 0x00	; 0
    2d00:	80 81       	ld	r24, Z
    2d02:	8f 7b       	andi	r24, 0xBF	; 191
    2d04:	8c 93       	st	X, r24

}
    2d06:	0f 90       	pop	r0
    2d08:	cf 91       	pop	r28
    2d0a:	df 91       	pop	r29
    2d0c:	08 95       	ret

00002d0e <Timer3_ICU_InterruptEnable>:

void Timer3_ICU_InterruptEnable(void)
{
    2d0e:	df 93       	push	r29
    2d10:	cf 93       	push	r28
    2d12:	cd b7       	in	r28, 0x3d	; 61
    2d14:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,TICIE3);
    2d16:	ad e7       	ldi	r26, 0x7D	; 125
    2d18:	b0 e0       	ldi	r27, 0x00	; 0
    2d1a:	ed e7       	ldi	r30, 0x7D	; 125
    2d1c:	f0 e0       	ldi	r31, 0x00	; 0
    2d1e:	80 81       	ld	r24, Z
    2d20:	80 62       	ori	r24, 0x20	; 32
    2d22:	8c 93       	st	X, r24
}
    2d24:	cf 91       	pop	r28
    2d26:	df 91       	pop	r29
    2d28:	08 95       	ret

00002d2a <Timer3_ICU_InterruptDisable>:
void Timer3_ICU_InterruptDisable(void)
{
    2d2a:	df 93       	push	r29
    2d2c:	cf 93       	push	r28
    2d2e:	cd b7       	in	r28, 0x3d	; 61
    2d30:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,TICIE3);
    2d32:	ad e7       	ldi	r26, 0x7D	; 125
    2d34:	b0 e0       	ldi	r27, 0x00	; 0
    2d36:	ed e7       	ldi	r30, 0x7D	; 125
    2d38:	f0 e0       	ldi	r31, 0x00	; 0
    2d3a:	80 81       	ld	r24, Z
    2d3c:	8f 7d       	andi	r24, 0xDF	; 223
    2d3e:	8c 93       	st	X, r24
}
    2d40:	cf 91       	pop	r28
    2d42:	df 91       	pop	r29
    2d44:	08 95       	ret

00002d46 <Timer3_OV_InterruptEnable>:
void Timer3_OV_InterruptEnable(void)
{
    2d46:	df 93       	push	r29
    2d48:	cf 93       	push	r28
    2d4a:	cd b7       	in	r28, 0x3d	; 61
    2d4c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,TOIE3);
    2d4e:	ad e7       	ldi	r26, 0x7D	; 125
    2d50:	b0 e0       	ldi	r27, 0x00	; 0
    2d52:	ed e7       	ldi	r30, 0x7D	; 125
    2d54:	f0 e0       	ldi	r31, 0x00	; 0
    2d56:	80 81       	ld	r24, Z
    2d58:	84 60       	ori	r24, 0x04	; 4
    2d5a:	8c 93       	st	X, r24
}
    2d5c:	cf 91       	pop	r28
    2d5e:	df 91       	pop	r29
    2d60:	08 95       	ret

00002d62 <Timer3_OV_InterruptDisable>:
void Timer3_OV_InterruptDisable(void)
{
    2d62:	df 93       	push	r29
    2d64:	cf 93       	push	r28
    2d66:	cd b7       	in	r28, 0x3d	; 61
    2d68:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,TOIE3);
    2d6a:	ad e7       	ldi	r26, 0x7D	; 125
    2d6c:	b0 e0       	ldi	r27, 0x00	; 0
    2d6e:	ed e7       	ldi	r30, 0x7D	; 125
    2d70:	f0 e0       	ldi	r31, 0x00	; 0
    2d72:	80 81       	ld	r24, Z
    2d74:	8b 7f       	andi	r24, 0xFB	; 251
    2d76:	8c 93       	st	X, r24
}
    2d78:	cf 91       	pop	r28
    2d7a:	df 91       	pop	r29
    2d7c:	08 95       	ret

00002d7e <Timer3_OCA_InterruptEnable>:
void Timer3_OCA_InterruptEnable(void)
{
    2d7e:	df 93       	push	r29
    2d80:	cf 93       	push	r28
    2d82:	cd b7       	in	r28, 0x3d	; 61
    2d84:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,OCIE3A);
    2d86:	ad e7       	ldi	r26, 0x7D	; 125
    2d88:	b0 e0       	ldi	r27, 0x00	; 0
    2d8a:	ed e7       	ldi	r30, 0x7D	; 125
    2d8c:	f0 e0       	ldi	r31, 0x00	; 0
    2d8e:	80 81       	ld	r24, Z
    2d90:	80 61       	ori	r24, 0x10	; 16
    2d92:	8c 93       	st	X, r24
}
    2d94:	cf 91       	pop	r28
    2d96:	df 91       	pop	r29
    2d98:	08 95       	ret

00002d9a <Timer3_OCA_InterruptDisable>:
void Timer3_OCA_InterruptDisable(void)
{
    2d9a:	df 93       	push	r29
    2d9c:	cf 93       	push	r28
    2d9e:	cd b7       	in	r28, 0x3d	; 61
    2da0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,OCIE3A);
    2da2:	ad e7       	ldi	r26, 0x7D	; 125
    2da4:	b0 e0       	ldi	r27, 0x00	; 0
    2da6:	ed e7       	ldi	r30, 0x7D	; 125
    2da8:	f0 e0       	ldi	r31, 0x00	; 0
    2daa:	80 81       	ld	r24, Z
    2dac:	8f 7e       	andi	r24, 0xEF	; 239
    2dae:	8c 93       	st	X, r24
}
    2db0:	cf 91       	pop	r28
    2db2:	df 91       	pop	r29
    2db4:	08 95       	ret

00002db6 <Timer3_OCB_InterruptEnable>:
void Timer3_OCB_InterruptEnable(void)
{
    2db6:	df 93       	push	r29
    2db8:	cf 93       	push	r28
    2dba:	cd b7       	in	r28, 0x3d	; 61
    2dbc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,OCIE3B);
    2dbe:	ad e7       	ldi	r26, 0x7D	; 125
    2dc0:	b0 e0       	ldi	r27, 0x00	; 0
    2dc2:	ed e7       	ldi	r30, 0x7D	; 125
    2dc4:	f0 e0       	ldi	r31, 0x00	; 0
    2dc6:	80 81       	ld	r24, Z
    2dc8:	88 60       	ori	r24, 0x08	; 8
    2dca:	8c 93       	st	X, r24
}
    2dcc:	cf 91       	pop	r28
    2dce:	df 91       	pop	r29
    2dd0:	08 95       	ret

00002dd2 <Timer3_OCB_InterruptDisable>:
void Timer3_OCB_InterruptDisable(void)
{
    2dd2:	df 93       	push	r29
    2dd4:	cf 93       	push	r28
    2dd6:	cd b7       	in	r28, 0x3d	; 61
    2dd8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,OCIE3B);
    2dda:	ad e7       	ldi	r26, 0x7D	; 125
    2ddc:	b0 e0       	ldi	r27, 0x00	; 0
    2dde:	ed e7       	ldi	r30, 0x7D	; 125
    2de0:	f0 e0       	ldi	r31, 0x00	; 0
    2de2:	80 81       	ld	r24, Z
    2de4:	87 7f       	andi	r24, 0xF7	; 247
    2de6:	8c 93       	st	X, r24
}
    2de8:	cf 91       	pop	r28
    2dea:	df 91       	pop	r29
    2dec:	08 95       	ret

00002dee <Timer3_OCC_InterruptEnable>:

void Timer3_OCC_InterruptEnable(void)
{
    2dee:	df 93       	push	r29
    2df0:	cf 93       	push	r28
    2df2:	cd b7       	in	r28, 0x3d	; 61
    2df4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,OCIE3C);
    2df6:	ad e7       	ldi	r26, 0x7D	; 125
    2df8:	b0 e0       	ldi	r27, 0x00	; 0
    2dfa:	ed e7       	ldi	r30, 0x7D	; 125
    2dfc:	f0 e0       	ldi	r31, 0x00	; 0
    2dfe:	80 81       	ld	r24, Z
    2e00:	82 60       	ori	r24, 0x02	; 2
    2e02:	8c 93       	st	X, r24
}
    2e04:	cf 91       	pop	r28
    2e06:	df 91       	pop	r29
    2e08:	08 95       	ret

00002e0a <Timer3_OCC_InterruptDisable>:
void Timer3_OCC_InterruptDisable(void)
{
    2e0a:	df 93       	push	r29
    2e0c:	cf 93       	push	r28
    2e0e:	cd b7       	in	r28, 0x3d	; 61
    2e10:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,OCIE3C);
    2e12:	ad e7       	ldi	r26, 0x7D	; 125
    2e14:	b0 e0       	ldi	r27, 0x00	; 0
    2e16:	ed e7       	ldi	r30, 0x7D	; 125
    2e18:	f0 e0       	ldi	r31, 0x00	; 0
    2e1a:	80 81       	ld	r24, Z
    2e1c:	8d 7f       	andi	r24, 0xFD	; 253
    2e1e:	8c 93       	st	X, r24
}
    2e20:	cf 91       	pop	r28
    2e22:	df 91       	pop	r29
    2e24:	08 95       	ret

00002e26 <TMR3_uint16_GetICUValue>:


uint16  TMR3_uint16_GetICUValue(void)
{
    2e26:	df 93       	push	r29
    2e28:	cf 93       	push	r28
    2e2a:	00 d0       	rcall	.+0      	; 0x2e2c <TMR3_uint16_GetICUValue+0x6>
    2e2c:	cd b7       	in	r28, 0x3d	; 61
    2e2e:	de b7       	in	r29, 0x3e	; 62
	uint16 ret_val;
		ret_val=ICR3L|(ICR3H<<8);
    2e30:	e0 e8       	ldi	r30, 0x80	; 128
    2e32:	f0 e0       	ldi	r31, 0x00	; 0
    2e34:	80 81       	ld	r24, Z
    2e36:	28 2f       	mov	r18, r24
    2e38:	30 e0       	ldi	r19, 0x00	; 0
    2e3a:	e1 e8       	ldi	r30, 0x81	; 129
    2e3c:	f0 e0       	ldi	r31, 0x00	; 0
    2e3e:	80 81       	ld	r24, Z
    2e40:	88 2f       	mov	r24, r24
    2e42:	90 e0       	ldi	r25, 0x00	; 0
    2e44:	98 2f       	mov	r25, r24
    2e46:	88 27       	eor	r24, r24
    2e48:	82 2b       	or	r24, r18
    2e4a:	93 2b       	or	r25, r19
    2e4c:	9a 83       	std	Y+2, r25	; 0x02
    2e4e:	89 83       	std	Y+1, r24	; 0x01
		return ret_val;
    2e50:	89 81       	ldd	r24, Y+1	; 0x01
    2e52:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2e54:	0f 90       	pop	r0
    2e56:	0f 90       	pop	r0
    2e58:	cf 91       	pop	r28
    2e5a:	df 91       	pop	r29
    2e5c:	08 95       	ret

00002e5e <TMR3_uint16_GetTimerValue>:

uint16  TMR3_uint16_GetTimerValue(void)
{
    2e5e:	df 93       	push	r29
    2e60:	cf 93       	push	r28
    2e62:	00 d0       	rcall	.+0      	; 0x2e64 <TMR3_uint16_GetTimerValue+0x6>
    2e64:	cd b7       	in	r28, 0x3d	; 61
    2e66:	de b7       	in	r29, 0x3e	; 62

	uint16 ret_val;
	ret_val=TCNT3L|(TCNT3H<<8);
    2e68:	e8 e8       	ldi	r30, 0x88	; 136
    2e6a:	f0 e0       	ldi	r31, 0x00	; 0
    2e6c:	80 81       	ld	r24, Z
    2e6e:	28 2f       	mov	r18, r24
    2e70:	30 e0       	ldi	r19, 0x00	; 0
    2e72:	e9 e8       	ldi	r30, 0x89	; 137
    2e74:	f0 e0       	ldi	r31, 0x00	; 0
    2e76:	80 81       	ld	r24, Z
    2e78:	88 2f       	mov	r24, r24
    2e7a:	90 e0       	ldi	r25, 0x00	; 0
    2e7c:	98 2f       	mov	r25, r24
    2e7e:	88 27       	eor	r24, r24
    2e80:	82 2b       	or	r24, r18
    2e82:	93 2b       	or	r25, r19
    2e84:	9a 83       	std	Y+2, r25	; 0x02
    2e86:	89 83       	std	Y+1, r24	; 0x01
	return ret_val;
    2e88:	89 81       	ldd	r24, Y+1	; 0x01
    2e8a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	cf 91       	pop	r28
    2e92:	df 91       	pop	r29
    2e94:	08 95       	ret

00002e96 <TMR3_void_SetTimerValue>:


void  TMR3_void_SetTimerValue(uint16 tmr_val)
{
    2e96:	df 93       	push	r29
    2e98:	cf 93       	push	r28
    2e9a:	00 d0       	rcall	.+0      	; 0x2e9c <TMR3_void_SetTimerValue+0x6>
    2e9c:	cd b7       	in	r28, 0x3d	; 61
    2e9e:	de b7       	in	r29, 0x3e	; 62
    2ea0:	9a 83       	std	Y+2, r25	; 0x02
    2ea2:	89 83       	std	Y+1, r24	; 0x01
TCNT3L=(uint8)tmr_val;
    2ea4:	e8 e8       	ldi	r30, 0x88	; 136
    2ea6:	f0 e0       	ldi	r31, 0x00	; 0
    2ea8:	89 81       	ldd	r24, Y+1	; 0x01
    2eaa:	80 83       	st	Z, r24
TCNT3H=(uint8)(tmr_val>>8);
    2eac:	e9 e8       	ldi	r30, 0x89	; 137
    2eae:	f0 e0       	ldi	r31, 0x00	; 0
    2eb0:	89 81       	ldd	r24, Y+1	; 0x01
    2eb2:	9a 81       	ldd	r25, Y+2	; 0x02
    2eb4:	89 2f       	mov	r24, r25
    2eb6:	99 27       	eor	r25, r25
    2eb8:	80 83       	st	Z, r24
}
    2eba:	0f 90       	pop	r0
    2ebc:	0f 90       	pop	r0
    2ebe:	cf 91       	pop	r28
    2ec0:	df 91       	pop	r29
    2ec2:	08 95       	ret

00002ec4 <TMR3_void_Set_OCR_TimerValue>:

void  TMR3_void_Set_OCR_TimerValue(uint16 oc_val,OC3_ch_type ch)
{
    2ec4:	df 93       	push	r29
    2ec6:	cf 93       	push	r28
    2ec8:	00 d0       	rcall	.+0      	; 0x2eca <TMR3_void_Set_OCR_TimerValue+0x6>
    2eca:	00 d0       	rcall	.+0      	; 0x2ecc <TMR3_void_Set_OCR_TimerValue+0x8>
    2ecc:	0f 92       	push	r0
    2ece:	cd b7       	in	r28, 0x3d	; 61
    2ed0:	de b7       	in	r29, 0x3e	; 62
    2ed2:	9a 83       	std	Y+2, r25	; 0x02
    2ed4:	89 83       	std	Y+1, r24	; 0x01
    2ed6:	6b 83       	std	Y+3, r22	; 0x03


	switch(ch){
    2ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    2eda:	28 2f       	mov	r18, r24
    2edc:	30 e0       	ldi	r19, 0x00	; 0
    2ede:	3d 83       	std	Y+5, r19	; 0x05
    2ee0:	2c 83       	std	Y+4, r18	; 0x04
    2ee2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ee4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ee6:	81 30       	cpi	r24, 0x01	; 1
    2ee8:	91 05       	cpc	r25, r1
    2eea:	81 f0       	breq	.+32     	; 0x2f0c <TMR3_void_Set_OCR_TimerValue+0x48>
    2eec:	2c 81       	ldd	r18, Y+4	; 0x04
    2eee:	3d 81       	ldd	r19, Y+5	; 0x05
    2ef0:	22 30       	cpi	r18, 0x02	; 2
    2ef2:	31 05       	cpc	r19, r1
    2ef4:	74 f1       	brlt	.+92     	; 0x2f52 <TMR3_void_Set_OCR_TimerValue+0x8e>
    2ef6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ef8:	9d 81       	ldd	r25, Y+5	; 0x05
    2efa:	82 30       	cpi	r24, 0x02	; 2
    2efc:	91 05       	cpc	r25, r1
    2efe:	91 f0       	breq	.+36     	; 0x2f24 <TMR3_void_Set_OCR_TimerValue+0x60>
    2f00:	2c 81       	ldd	r18, Y+4	; 0x04
    2f02:	3d 81       	ldd	r19, Y+5	; 0x05
    2f04:	23 30       	cpi	r18, 0x03	; 3
    2f06:	31 05       	cpc	r19, r1
    2f08:	c9 f0       	breq	.+50     	; 0x2f3c <TMR3_void_Set_OCR_TimerValue+0x78>
    2f0a:	23 c0       	rjmp	.+70     	; 0x2f52 <TMR3_void_Set_OCR_TimerValue+0x8e>
	case disconnected_channel_3:break;
	case A_Channel_3:OCR3AL=(uint8)oc_val;
    2f0c:	e6 e8       	ldi	r30, 0x86	; 134
    2f0e:	f0 e0       	ldi	r31, 0x00	; 0
    2f10:	89 81       	ldd	r24, Y+1	; 0x01
    2f12:	80 83       	st	Z, r24
	                OCR3AH=(uint8)(oc_val>>8);
    2f14:	e7 e8       	ldi	r30, 0x87	; 135
    2f16:	f0 e0       	ldi	r31, 0x00	; 0
    2f18:	89 81       	ldd	r24, Y+1	; 0x01
    2f1a:	9a 81       	ldd	r25, Y+2	; 0x02
    2f1c:	89 2f       	mov	r24, r25
    2f1e:	99 27       	eor	r25, r25
    2f20:	80 83       	st	Z, r24
    2f22:	17 c0       	rjmp	.+46     	; 0x2f52 <TMR3_void_Set_OCR_TimerValue+0x8e>
	                 break;
	case B_Channel_3:OCR3BL=(uint8)oc_val;
    2f24:	e4 e8       	ldi	r30, 0x84	; 132
    2f26:	f0 e0       	ldi	r31, 0x00	; 0
    2f28:	89 81       	ldd	r24, Y+1	; 0x01
    2f2a:	80 83       	st	Z, r24
                   OCR3BH=(uint8)(oc_val>>8);
    2f2c:	e5 e8       	ldi	r30, 0x85	; 133
    2f2e:	f0 e0       	ldi	r31, 0x00	; 0
    2f30:	89 81       	ldd	r24, Y+1	; 0x01
    2f32:	9a 81       	ldd	r25, Y+2	; 0x02
    2f34:	89 2f       	mov	r24, r25
    2f36:	99 27       	eor	r25, r25
    2f38:	80 83       	st	Z, r24
    2f3a:	0b c0       	rjmp	.+22     	; 0x2f52 <TMR3_void_Set_OCR_TimerValue+0x8e>
		           break;
	case C_Channel_3:OCR3CL=(uint8)oc_val;
    2f3c:	e2 e8       	ldi	r30, 0x82	; 130
    2f3e:	f0 e0       	ldi	r31, 0x00	; 0
    2f40:	89 81       	ldd	r24, Y+1	; 0x01
    2f42:	80 83       	st	Z, r24
                     OCR3CH=(uint8)(oc_val>>8);
    2f44:	e3 e8       	ldi	r30, 0x83	; 131
    2f46:	f0 e0       	ldi	r31, 0x00	; 0
    2f48:	89 81       	ldd	r24, Y+1	; 0x01
    2f4a:	9a 81       	ldd	r25, Y+2	; 0x02
    2f4c:	89 2f       	mov	r24, r25
    2f4e:	99 27       	eor	r25, r25
    2f50:	80 83       	st	Z, r24
		             break;
	}

}
    2f52:	0f 90       	pop	r0
    2f54:	0f 90       	pop	r0
    2f56:	0f 90       	pop	r0
    2f58:	0f 90       	pop	r0
    2f5a:	0f 90       	pop	r0
    2f5c:	cf 91       	pop	r28
    2f5e:	df 91       	pop	r29
    2f60:	08 95       	ret

00002f62 <Timer1_Init>:
#include"Timer1.h"
void Timer1_Init(timer1_mode_type timer_mode,prescaler1_type scaler,OC1_mode_type oc1_mode,OC1_ch_type channel_t)
{
    2f62:	df 93       	push	r29
    2f64:	cf 93       	push	r28
    2f66:	cd b7       	in	r28, 0x3d	; 61
    2f68:	de b7       	in	r29, 0x3e	; 62
    2f6a:	2e 97       	sbiw	r28, 0x0e	; 14
    2f6c:	0f b6       	in	r0, 0x3f	; 63
    2f6e:	f8 94       	cli
    2f70:	de bf       	out	0x3e, r29	; 62
    2f72:	0f be       	out	0x3f, r0	; 63
    2f74:	cd bf       	out	0x3d, r28	; 61
    2f76:	89 83       	std	Y+1, r24	; 0x01
    2f78:	6a 83       	std	Y+2, r22	; 0x02
    2f7a:	4b 83       	std	Y+3, r20	; 0x03
    2f7c:	2c 83       	std	Y+4, r18	; 0x04
switch (timer_mode)
    2f7e:	89 81       	ldd	r24, Y+1	; 0x01
    2f80:	28 2f       	mov	r18, r24
    2f82:	30 e0       	ldi	r19, 0x00	; 0
    2f84:	3e 87       	std	Y+14, r19	; 0x0e
    2f86:	2d 87       	std	Y+13, r18	; 0x0d
    2f88:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f8a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f8c:	87 30       	cpi	r24, 0x07	; 7
    2f8e:	91 05       	cpc	r25, r1
    2f90:	09 f4       	brne	.+2      	; 0x2f94 <Timer1_Init+0x32>
    2f92:	24 c1       	rjmp	.+584    	; 0x31dc <Timer1_Init+0x27a>
    2f94:	2d 85       	ldd	r18, Y+13	; 0x0d
    2f96:	3e 85       	ldd	r19, Y+14	; 0x0e
    2f98:	28 30       	cpi	r18, 0x08	; 8
    2f9a:	31 05       	cpc	r19, r1
    2f9c:	4c f5       	brge	.+82     	; 0x2ff0 <Timer1_Init+0x8e>
    2f9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fa0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fa2:	83 30       	cpi	r24, 0x03	; 3
    2fa4:	91 05       	cpc	r25, r1
    2fa6:	09 f4       	brne	.+2      	; 0x2faa <Timer1_Init+0x48>
    2fa8:	a5 c0       	rjmp	.+330    	; 0x30f4 <Timer1_Init+0x192>
    2faa:	2d 85       	ldd	r18, Y+13	; 0x0d
    2fac:	3e 85       	ldd	r19, Y+14	; 0x0e
    2fae:	24 30       	cpi	r18, 0x04	; 4
    2fb0:	31 05       	cpc	r19, r1
    2fb2:	8c f4       	brge	.+34     	; 0x2fd6 <Timer1_Init+0x74>
    2fb4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fb6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fb8:	81 30       	cpi	r24, 0x01	; 1
    2fba:	91 05       	cpc	r25, r1
    2fbc:	09 f4       	brne	.+2      	; 0x2fc0 <Timer1_Init+0x5e>
    2fbe:	60 c0       	rjmp	.+192    	; 0x3080 <Timer1_Init+0x11e>
    2fc0:	2d 85       	ldd	r18, Y+13	; 0x0d
    2fc2:	3e 85       	ldd	r19, Y+14	; 0x0e
    2fc4:	22 30       	cpi	r18, 0x02	; 2
    2fc6:	31 05       	cpc	r19, r1
    2fc8:	0c f0       	brlt	.+2      	; 0x2fcc <Timer1_Init+0x6a>
    2fca:	77 c0       	rjmp	.+238    	; 0x30ba <Timer1_Init+0x158>
    2fcc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fce:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fd0:	00 97       	sbiw	r24, 0x00	; 0
    2fd2:	c9 f1       	breq	.+114    	; 0x3046 <Timer1_Init+0xe4>
    2fd4:	ea c1       	rjmp	.+980    	; 0x33aa <Timer1_Init+0x448>
    2fd6:	2d 85       	ldd	r18, Y+13	; 0x0d
    2fd8:	3e 85       	ldd	r19, Y+14	; 0x0e
    2fda:	25 30       	cpi	r18, 0x05	; 5
    2fdc:	31 05       	cpc	r19, r1
    2fde:	09 f4       	brne	.+2      	; 0x2fe2 <Timer1_Init+0x80>
    2fe0:	c3 c0       	rjmp	.+390    	; 0x3168 <Timer1_Init+0x206>
    2fe2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fe4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fe6:	86 30       	cpi	r24, 0x06	; 6
    2fe8:	91 05       	cpc	r25, r1
    2fea:	0c f0       	brlt	.+2      	; 0x2fee <Timer1_Init+0x8c>
    2fec:	da c0       	rjmp	.+436    	; 0x31a2 <Timer1_Init+0x240>
    2fee:	9f c0       	rjmp	.+318    	; 0x312e <Timer1_Init+0x1cc>
    2ff0:	2d 85       	ldd	r18, Y+13	; 0x0d
    2ff2:	3e 85       	ldd	r19, Y+14	; 0x0e
    2ff4:	2b 30       	cpi	r18, 0x0B	; 11
    2ff6:	31 05       	cpc	r19, r1
    2ff8:	09 f4       	brne	.+2      	; 0x2ffc <Timer1_Init+0x9a>
    2ffa:	64 c1       	rjmp	.+712    	; 0x32c4 <Timer1_Init+0x362>
    2ffc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ffe:	9e 85       	ldd	r25, Y+14	; 0x0e
    3000:	8c 30       	cpi	r24, 0x0C	; 12
    3002:	91 05       	cpc	r25, r1
    3004:	6c f4       	brge	.+26     	; 0x3020 <Timer1_Init+0xbe>
    3006:	2d 85       	ldd	r18, Y+13	; 0x0d
    3008:	3e 85       	ldd	r19, Y+14	; 0x0e
    300a:	29 30       	cpi	r18, 0x09	; 9
    300c:	31 05       	cpc	r19, r1
    300e:	09 f4       	brne	.+2      	; 0x3012 <Timer1_Init+0xb0>
    3010:	1f c1       	rjmp	.+574    	; 0x3250 <Timer1_Init+0x2ee>
    3012:	8d 85       	ldd	r24, Y+13	; 0x0d
    3014:	9e 85       	ldd	r25, Y+14	; 0x0e
    3016:	8a 30       	cpi	r24, 0x0A	; 10
    3018:	91 05       	cpc	r25, r1
    301a:	0c f0       	brlt	.+2      	; 0x301e <Timer1_Init+0xbc>
    301c:	36 c1       	rjmp	.+620    	; 0x328a <Timer1_Init+0x328>
    301e:	fb c0       	rjmp	.+502    	; 0x3216 <Timer1_Init+0x2b4>
    3020:	2d 85       	ldd	r18, Y+13	; 0x0d
    3022:	3e 85       	ldd	r19, Y+14	; 0x0e
    3024:	2d 30       	cpi	r18, 0x0D	; 13
    3026:	31 05       	cpc	r19, r1
    3028:	09 f4       	brne	.+2      	; 0x302c <Timer1_Init+0xca>
    302a:	86 c1       	rjmp	.+780    	; 0x3338 <Timer1_Init+0x3d6>
    302c:	8d 85       	ldd	r24, Y+13	; 0x0d
    302e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3030:	8d 30       	cpi	r24, 0x0D	; 13
    3032:	91 05       	cpc	r25, r1
    3034:	0c f4       	brge	.+2      	; 0x3038 <Timer1_Init+0xd6>
    3036:	63 c1       	rjmp	.+710    	; 0x32fe <Timer1_Init+0x39c>
    3038:	2d 85       	ldd	r18, Y+13	; 0x0d
    303a:	3e 85       	ldd	r19, Y+14	; 0x0e
    303c:	2e 30       	cpi	r18, 0x0E	; 14
    303e:	31 05       	cpc	r19, r1
    3040:	09 f4       	brne	.+2      	; 0x3044 <Timer1_Init+0xe2>
    3042:	97 c1       	rjmp	.+814    	; 0x3372 <Timer1_Init+0x410>
    3044:	b2 c1       	rjmp	.+868    	; 0x33aa <Timer1_Init+0x448>
 {

case timer1_Normal_mode:                          CLR_BIT(TCCR1A,WGM10);
    3046:	af e4       	ldi	r26, 0x4F	; 79
    3048:	b0 e0       	ldi	r27, 0x00	; 0
    304a:	ef e4       	ldi	r30, 0x4F	; 79
    304c:	f0 e0       	ldi	r31, 0x00	; 0
    304e:	80 81       	ld	r24, Z
    3050:	8e 7f       	andi	r24, 0xFE	; 254
    3052:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR1A,WGM11);
    3054:	af e4       	ldi	r26, 0x4F	; 79
    3056:	b0 e0       	ldi	r27, 0x00	; 0
    3058:	ef e4       	ldi	r30, 0x4F	; 79
    305a:	f0 e0       	ldi	r31, 0x00	; 0
    305c:	80 81       	ld	r24, Z
    305e:	8d 7f       	andi	r24, 0xFD	; 253
    3060:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR1B,WGM12);
    3062:	ae e4       	ldi	r26, 0x4E	; 78
    3064:	b0 e0       	ldi	r27, 0x00	; 0
    3066:	ee e4       	ldi	r30, 0x4E	; 78
    3068:	f0 e0       	ldi	r31, 0x00	; 0
    306a:	80 81       	ld	r24, Z
    306c:	87 7f       	andi	r24, 0xF7	; 247
    306e:	8c 93       	st	X, r24
						                          CLR_BIT(TCCR1B,WGM13);
    3070:	ae e4       	ldi	r26, 0x4E	; 78
    3072:	b0 e0       	ldi	r27, 0x00	; 0
    3074:	ee e4       	ldi	r30, 0x4E	; 78
    3076:	f0 e0       	ldi	r31, 0x00	; 0
    3078:	80 81       	ld	r24, Z
    307a:	8f 7e       	andi	r24, 0xEF	; 239
    307c:	8c 93       	st	X, r24
    307e:	95 c1       	rjmp	.+810    	; 0x33aa <Timer1_Init+0x448>
                                                  break;
case timer1_PWM_Phase_Correct_8bit:               SET_BIT(TCCR1A,WGM10);
    3080:	af e4       	ldi	r26, 0x4F	; 79
    3082:	b0 e0       	ldi	r27, 0x00	; 0
    3084:	ef e4       	ldi	r30, 0x4F	; 79
    3086:	f0 e0       	ldi	r31, 0x00	; 0
    3088:	80 81       	ld	r24, Z
    308a:	81 60       	ori	r24, 0x01	; 1
    308c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    308e:	af e4       	ldi	r26, 0x4F	; 79
    3090:	b0 e0       	ldi	r27, 0x00	; 0
    3092:	ef e4       	ldi	r30, 0x4F	; 79
    3094:	f0 e0       	ldi	r31, 0x00	; 0
    3096:	80 81       	ld	r24, Z
    3098:	8d 7f       	andi	r24, 0xFD	; 253
    309a:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    309c:	ae e4       	ldi	r26, 0x4E	; 78
    309e:	b0 e0       	ldi	r27, 0x00	; 0
    30a0:	ee e4       	ldi	r30, 0x4E	; 78
    30a2:	f0 e0       	ldi	r31, 0x00	; 0
    30a4:	80 81       	ld	r24, Z
    30a6:	87 7f       	andi	r24, 0xF7	; 247
    30a8:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    30aa:	ae e4       	ldi	r26, 0x4E	; 78
    30ac:	b0 e0       	ldi	r27, 0x00	; 0
    30ae:	ee e4       	ldi	r30, 0x4E	; 78
    30b0:	f0 e0       	ldi	r31, 0x00	; 0
    30b2:	80 81       	ld	r24, Z
    30b4:	8f 7e       	andi	r24, 0xEF	; 239
    30b6:	8c 93       	st	X, r24
    30b8:	78 c1       	rjmp	.+752    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_Correct_9bit:               CLR_BIT(TCCR1A,WGM10);
    30ba:	af e4       	ldi	r26, 0x4F	; 79
    30bc:	b0 e0       	ldi	r27, 0x00	; 0
    30be:	ef e4       	ldi	r30, 0x4F	; 79
    30c0:	f0 e0       	ldi	r31, 0x00	; 0
    30c2:	80 81       	ld	r24, Z
    30c4:	8e 7f       	andi	r24, 0xFE	; 254
    30c6:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    30c8:	af e4       	ldi	r26, 0x4F	; 79
    30ca:	b0 e0       	ldi	r27, 0x00	; 0
    30cc:	ef e4       	ldi	r30, 0x4F	; 79
    30ce:	f0 e0       	ldi	r31, 0x00	; 0
    30d0:	80 81       	ld	r24, Z
    30d2:	82 60       	ori	r24, 0x02	; 2
    30d4:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    30d6:	ae e4       	ldi	r26, 0x4E	; 78
    30d8:	b0 e0       	ldi	r27, 0x00	; 0
    30da:	ee e4       	ldi	r30, 0x4E	; 78
    30dc:	f0 e0       	ldi	r31, 0x00	; 0
    30de:	80 81       	ld	r24, Z
    30e0:	87 7f       	andi	r24, 0xF7	; 247
    30e2:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    30e4:	ae e4       	ldi	r26, 0x4E	; 78
    30e6:	b0 e0       	ldi	r27, 0x00	; 0
    30e8:	ee e4       	ldi	r30, 0x4E	; 78
    30ea:	f0 e0       	ldi	r31, 0x00	; 0
    30ec:	80 81       	ld	r24, Z
    30ee:	8f 7e       	andi	r24, 0xEF	; 239
    30f0:	8c 93       	st	X, r24
    30f2:	5b c1       	rjmp	.+694    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_Correct_10bit:              SET_BIT(TCCR1A,WGM10);
    30f4:	af e4       	ldi	r26, 0x4F	; 79
    30f6:	b0 e0       	ldi	r27, 0x00	; 0
    30f8:	ef e4       	ldi	r30, 0x4F	; 79
    30fa:	f0 e0       	ldi	r31, 0x00	; 0
    30fc:	80 81       	ld	r24, Z
    30fe:	81 60       	ori	r24, 0x01	; 1
    3100:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    3102:	af e4       	ldi	r26, 0x4F	; 79
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	ef e4       	ldi	r30, 0x4F	; 79
    3108:	f0 e0       	ldi	r31, 0x00	; 0
    310a:	80 81       	ld	r24, Z
    310c:	82 60       	ori	r24, 0x02	; 2
    310e:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    3110:	ae e4       	ldi	r26, 0x4E	; 78
    3112:	b0 e0       	ldi	r27, 0x00	; 0
    3114:	ee e4       	ldi	r30, 0x4E	; 78
    3116:	f0 e0       	ldi	r31, 0x00	; 0
    3118:	80 81       	ld	r24, Z
    311a:	87 7f       	andi	r24, 0xF7	; 247
    311c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    311e:	ae e4       	ldi	r26, 0x4E	; 78
    3120:	b0 e0       	ldi	r27, 0x00	; 0
    3122:	ee e4       	ldi	r30, 0x4E	; 78
    3124:	f0 e0       	ldi	r31, 0x00	; 0
    3126:	80 81       	ld	r24, Z
    3128:	8f 7e       	andi	r24, 0xEF	; 239
    312a:	8c 93       	st	X, r24
    312c:	3e c1       	rjmp	.+636    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_CTC_mode_ocr_top:                     CLR_BIT(TCCR1A,WGM10);
    312e:	af e4       	ldi	r26, 0x4F	; 79
    3130:	b0 e0       	ldi	r27, 0x00	; 0
    3132:	ef e4       	ldi	r30, 0x4F	; 79
    3134:	f0 e0       	ldi	r31, 0x00	; 0
    3136:	80 81       	ld	r24, Z
    3138:	8e 7f       	andi	r24, 0xFE	; 254
    313a:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    313c:	af e4       	ldi	r26, 0x4F	; 79
    313e:	b0 e0       	ldi	r27, 0x00	; 0
    3140:	ef e4       	ldi	r30, 0x4F	; 79
    3142:	f0 e0       	ldi	r31, 0x00	; 0
    3144:	80 81       	ld	r24, Z
    3146:	8d 7f       	andi	r24, 0xFD	; 253
    3148:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    314a:	ae e4       	ldi	r26, 0x4E	; 78
    314c:	b0 e0       	ldi	r27, 0x00	; 0
    314e:	ee e4       	ldi	r30, 0x4E	; 78
    3150:	f0 e0       	ldi	r31, 0x00	; 0
    3152:	80 81       	ld	r24, Z
    3154:	88 60       	ori	r24, 0x08	; 8
    3156:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    3158:	ae e4       	ldi	r26, 0x4E	; 78
    315a:	b0 e0       	ldi	r27, 0x00	; 0
    315c:	ee e4       	ldi	r30, 0x4E	; 78
    315e:	f0 e0       	ldi	r31, 0x00	; 0
    3160:	80 81       	ld	r24, Z
    3162:	8f 7e       	andi	r24, 0xEF	; 239
    3164:	8c 93       	st	X, r24
    3166:	21 c1       	rjmp	.+578    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_Fast_PWM_8_bit:                       SET_BIT(TCCR1A,WGM10);
    3168:	af e4       	ldi	r26, 0x4F	; 79
    316a:	b0 e0       	ldi	r27, 0x00	; 0
    316c:	ef e4       	ldi	r30, 0x4F	; 79
    316e:	f0 e0       	ldi	r31, 0x00	; 0
    3170:	80 81       	ld	r24, Z
    3172:	81 60       	ori	r24, 0x01	; 1
    3174:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    3176:	af e4       	ldi	r26, 0x4F	; 79
    3178:	b0 e0       	ldi	r27, 0x00	; 0
    317a:	ef e4       	ldi	r30, 0x4F	; 79
    317c:	f0 e0       	ldi	r31, 0x00	; 0
    317e:	80 81       	ld	r24, Z
    3180:	8d 7f       	andi	r24, 0xFD	; 253
    3182:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    3184:	ae e4       	ldi	r26, 0x4E	; 78
    3186:	b0 e0       	ldi	r27, 0x00	; 0
    3188:	ee e4       	ldi	r30, 0x4E	; 78
    318a:	f0 e0       	ldi	r31, 0x00	; 0
    318c:	80 81       	ld	r24, Z
    318e:	88 60       	ori	r24, 0x08	; 8
    3190:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    3192:	ae e4       	ldi	r26, 0x4E	; 78
    3194:	b0 e0       	ldi	r27, 0x00	; 0
    3196:	ee e4       	ldi	r30, 0x4E	; 78
    3198:	f0 e0       	ldi	r31, 0x00	; 0
    319a:	80 81       	ld	r24, Z
    319c:	8f 7e       	andi	r24, 0xEF	; 239
    319e:	8c 93       	st	X, r24
    31a0:	04 c1       	rjmp	.+520    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_Fast_PWM_9_bit:                       CLR_BIT(TCCR1A,WGM10);
    31a2:	af e4       	ldi	r26, 0x4F	; 79
    31a4:	b0 e0       	ldi	r27, 0x00	; 0
    31a6:	ef e4       	ldi	r30, 0x4F	; 79
    31a8:	f0 e0       	ldi	r31, 0x00	; 0
    31aa:	80 81       	ld	r24, Z
    31ac:	8e 7f       	andi	r24, 0xFE	; 254
    31ae:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    31b0:	af e4       	ldi	r26, 0x4F	; 79
    31b2:	b0 e0       	ldi	r27, 0x00	; 0
    31b4:	ef e4       	ldi	r30, 0x4F	; 79
    31b6:	f0 e0       	ldi	r31, 0x00	; 0
    31b8:	80 81       	ld	r24, Z
    31ba:	82 60       	ori	r24, 0x02	; 2
    31bc:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    31be:	ae e4       	ldi	r26, 0x4E	; 78
    31c0:	b0 e0       	ldi	r27, 0x00	; 0
    31c2:	ee e4       	ldi	r30, 0x4E	; 78
    31c4:	f0 e0       	ldi	r31, 0x00	; 0
    31c6:	80 81       	ld	r24, Z
    31c8:	88 60       	ori	r24, 0x08	; 8
    31ca:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    31cc:	ae e4       	ldi	r26, 0x4E	; 78
    31ce:	b0 e0       	ldi	r27, 0x00	; 0
    31d0:	ee e4       	ldi	r30, 0x4E	; 78
    31d2:	f0 e0       	ldi	r31, 0x00	; 0
    31d4:	80 81       	ld	r24, Z
    31d6:	8f 7e       	andi	r24, 0xEF	; 239
    31d8:	8c 93       	st	X, r24
    31da:	e7 c0       	rjmp	.+462    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_Fast_PWM_10_bit:                      SET_BIT(TCCR1A,WGM10);
    31dc:	af e4       	ldi	r26, 0x4F	; 79
    31de:	b0 e0       	ldi	r27, 0x00	; 0
    31e0:	ef e4       	ldi	r30, 0x4F	; 79
    31e2:	f0 e0       	ldi	r31, 0x00	; 0
    31e4:	80 81       	ld	r24, Z
    31e6:	81 60       	ori	r24, 0x01	; 1
    31e8:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    31ea:	af e4       	ldi	r26, 0x4F	; 79
    31ec:	b0 e0       	ldi	r27, 0x00	; 0
    31ee:	ef e4       	ldi	r30, 0x4F	; 79
    31f0:	f0 e0       	ldi	r31, 0x00	; 0
    31f2:	80 81       	ld	r24, Z
    31f4:	82 60       	ori	r24, 0x02	; 2
    31f6:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    31f8:	ae e4       	ldi	r26, 0x4E	; 78
    31fa:	b0 e0       	ldi	r27, 0x00	; 0
    31fc:	ee e4       	ldi	r30, 0x4E	; 78
    31fe:	f0 e0       	ldi	r31, 0x00	; 0
    3200:	80 81       	ld	r24, Z
    3202:	88 60       	ori	r24, 0x08	; 8
    3204:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM13);
    3206:	ae e4       	ldi	r26, 0x4E	; 78
    3208:	b0 e0       	ldi	r27, 0x00	; 0
    320a:	ee e4       	ldi	r30, 0x4E	; 78
    320c:	f0 e0       	ldi	r31, 0x00	; 0
    320e:	80 81       	ld	r24, Z
    3210:	8f 7e       	andi	r24, 0xEF	; 239
    3212:	8c 93       	st	X, r24
    3214:	ca c0       	rjmp	.+404    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_and_Freq_Correct_icr_top:   CLR_BIT(TCCR1A,WGM10);
    3216:	af e4       	ldi	r26, 0x4F	; 79
    3218:	b0 e0       	ldi	r27, 0x00	; 0
    321a:	ef e4       	ldi	r30, 0x4F	; 79
    321c:	f0 e0       	ldi	r31, 0x00	; 0
    321e:	80 81       	ld	r24, Z
    3220:	8e 7f       	andi	r24, 0xFE	; 254
    3222:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    3224:	af e4       	ldi	r26, 0x4F	; 79
    3226:	b0 e0       	ldi	r27, 0x00	; 0
    3228:	ef e4       	ldi	r30, 0x4F	; 79
    322a:	f0 e0       	ldi	r31, 0x00	; 0
    322c:	80 81       	ld	r24, Z
    322e:	8d 7f       	andi	r24, 0xFD	; 253
    3230:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    3232:	ae e4       	ldi	r26, 0x4E	; 78
    3234:	b0 e0       	ldi	r27, 0x00	; 0
    3236:	ee e4       	ldi	r30, 0x4E	; 78
    3238:	f0 e0       	ldi	r31, 0x00	; 0
    323a:	80 81       	ld	r24, Z
    323c:	87 7f       	andi	r24, 0xF7	; 247
    323e:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    3240:	ae e4       	ldi	r26, 0x4E	; 78
    3242:	b0 e0       	ldi	r27, 0x00	; 0
    3244:	ee e4       	ldi	r30, 0x4E	; 78
    3246:	f0 e0       	ldi	r31, 0x00	; 0
    3248:	80 81       	ld	r24, Z
    324a:	80 61       	ori	r24, 0x10	; 16
    324c:	8c 93       	st	X, r24
    324e:	ad c0       	rjmp	.+346    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_and_Freq_Correct_ocr_top:   SET_BIT(TCCR1A,WGM10);
    3250:	af e4       	ldi	r26, 0x4F	; 79
    3252:	b0 e0       	ldi	r27, 0x00	; 0
    3254:	ef e4       	ldi	r30, 0x4F	; 79
    3256:	f0 e0       	ldi	r31, 0x00	; 0
    3258:	80 81       	ld	r24, Z
    325a:	81 60       	ori	r24, 0x01	; 1
    325c:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    325e:	af e4       	ldi	r26, 0x4F	; 79
    3260:	b0 e0       	ldi	r27, 0x00	; 0
    3262:	ef e4       	ldi	r30, 0x4F	; 79
    3264:	f0 e0       	ldi	r31, 0x00	; 0
    3266:	80 81       	ld	r24, Z
    3268:	8d 7f       	andi	r24, 0xFD	; 253
    326a:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    326c:	ae e4       	ldi	r26, 0x4E	; 78
    326e:	b0 e0       	ldi	r27, 0x00	; 0
    3270:	ee e4       	ldi	r30, 0x4E	; 78
    3272:	f0 e0       	ldi	r31, 0x00	; 0
    3274:	80 81       	ld	r24, Z
    3276:	87 7f       	andi	r24, 0xF7	; 247
    3278:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    327a:	ae e4       	ldi	r26, 0x4E	; 78
    327c:	b0 e0       	ldi	r27, 0x00	; 0
    327e:	ee e4       	ldi	r30, 0x4E	; 78
    3280:	f0 e0       	ldi	r31, 0x00	; 0
    3282:	80 81       	ld	r24, Z
    3284:	80 61       	ori	r24, 0x10	; 16
    3286:	8c 93       	st	X, r24
    3288:	90 c0       	rjmp	.+288    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_Correct_icr_top:            CLR_BIT(TCCR1A,WGM10);
    328a:	af e4       	ldi	r26, 0x4F	; 79
    328c:	b0 e0       	ldi	r27, 0x00	; 0
    328e:	ef e4       	ldi	r30, 0x4F	; 79
    3290:	f0 e0       	ldi	r31, 0x00	; 0
    3292:	80 81       	ld	r24, Z
    3294:	8e 7f       	andi	r24, 0xFE	; 254
    3296:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    3298:	af e4       	ldi	r26, 0x4F	; 79
    329a:	b0 e0       	ldi	r27, 0x00	; 0
    329c:	ef e4       	ldi	r30, 0x4F	; 79
    329e:	f0 e0       	ldi	r31, 0x00	; 0
    32a0:	80 81       	ld	r24, Z
    32a2:	82 60       	ori	r24, 0x02	; 2
    32a4:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    32a6:	ae e4       	ldi	r26, 0x4E	; 78
    32a8:	b0 e0       	ldi	r27, 0x00	; 0
    32aa:	ee e4       	ldi	r30, 0x4E	; 78
    32ac:	f0 e0       	ldi	r31, 0x00	; 0
    32ae:	80 81       	ld	r24, Z
    32b0:	87 7f       	andi	r24, 0xF7	; 247
    32b2:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    32b4:	ae e4       	ldi	r26, 0x4E	; 78
    32b6:	b0 e0       	ldi	r27, 0x00	; 0
    32b8:	ee e4       	ldi	r30, 0x4E	; 78
    32ba:	f0 e0       	ldi	r31, 0x00	; 0
    32bc:	80 81       	ld	r24, Z
    32be:	80 61       	ori	r24, 0x10	; 16
    32c0:	8c 93       	st	X, r24
    32c2:	73 c0       	rjmp	.+230    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_PWM_Phase_Correct_ocr_top:            SET_BIT(TCCR1A,WGM10);
    32c4:	af e4       	ldi	r26, 0x4F	; 79
    32c6:	b0 e0       	ldi	r27, 0x00	; 0
    32c8:	ef e4       	ldi	r30, 0x4F	; 79
    32ca:	f0 e0       	ldi	r31, 0x00	; 0
    32cc:	80 81       	ld	r24, Z
    32ce:	81 60       	ori	r24, 0x01	; 1
    32d0:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    32d2:	af e4       	ldi	r26, 0x4F	; 79
    32d4:	b0 e0       	ldi	r27, 0x00	; 0
    32d6:	ef e4       	ldi	r30, 0x4F	; 79
    32d8:	f0 e0       	ldi	r31, 0x00	; 0
    32da:	80 81       	ld	r24, Z
    32dc:	82 60       	ori	r24, 0x02	; 2
    32de:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1B,WGM12);
    32e0:	ae e4       	ldi	r26, 0x4E	; 78
    32e2:	b0 e0       	ldi	r27, 0x00	; 0
    32e4:	ee e4       	ldi	r30, 0x4E	; 78
    32e6:	f0 e0       	ldi	r31, 0x00	; 0
    32e8:	80 81       	ld	r24, Z
    32ea:	87 7f       	andi	r24, 0xF7	; 247
    32ec:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    32ee:	ae e4       	ldi	r26, 0x4E	; 78
    32f0:	b0 e0       	ldi	r27, 0x00	; 0
    32f2:	ee e4       	ldi	r30, 0x4E	; 78
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	80 81       	ld	r24, Z
    32f8:	80 61       	ori	r24, 0x10	; 16
    32fa:	8c 93       	st	X, r24
    32fc:	56 c0       	rjmp	.+172    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_CTC_mode_icr_top:                     CLR_BIT(TCCR1A,WGM10);
    32fe:	af e4       	ldi	r26, 0x4F	; 79
    3300:	b0 e0       	ldi	r27, 0x00	; 0
    3302:	ef e4       	ldi	r30, 0x4F	; 79
    3304:	f0 e0       	ldi	r31, 0x00	; 0
    3306:	80 81       	ld	r24, Z
    3308:	8e 7f       	andi	r24, 0xFE	; 254
    330a:	8c 93       	st	X, r24
							                      CLR_BIT(TCCR1A,WGM11);
    330c:	af e4       	ldi	r26, 0x4F	; 79
    330e:	b0 e0       	ldi	r27, 0x00	; 0
    3310:	ef e4       	ldi	r30, 0x4F	; 79
    3312:	f0 e0       	ldi	r31, 0x00	; 0
    3314:	80 81       	ld	r24, Z
    3316:	8d 7f       	andi	r24, 0xFD	; 253
    3318:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    331a:	ae e4       	ldi	r26, 0x4E	; 78
    331c:	b0 e0       	ldi	r27, 0x00	; 0
    331e:	ee e4       	ldi	r30, 0x4E	; 78
    3320:	f0 e0       	ldi	r31, 0x00	; 0
    3322:	80 81       	ld	r24, Z
    3324:	88 60       	ori	r24, 0x08	; 8
    3326:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    3328:	ae e4       	ldi	r26, 0x4E	; 78
    332a:	b0 e0       	ldi	r27, 0x00	; 0
    332c:	ee e4       	ldi	r30, 0x4E	; 78
    332e:	f0 e0       	ldi	r31, 0x00	; 0
    3330:	80 81       	ld	r24, Z
    3332:	80 61       	ori	r24, 0x10	; 16
    3334:	8c 93       	st	X, r24
    3336:	39 c0       	rjmp	.+114    	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_Fast_PWM_icr_top:                     CLR_BIT(TCCR1A,WGM10);
    3338:	af e4       	ldi	r26, 0x4F	; 79
    333a:	b0 e0       	ldi	r27, 0x00	; 0
    333c:	ef e4       	ldi	r30, 0x4F	; 79
    333e:	f0 e0       	ldi	r31, 0x00	; 0
    3340:	80 81       	ld	r24, Z
    3342:	8e 7f       	andi	r24, 0xFE	; 254
    3344:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    3346:	af e4       	ldi	r26, 0x4F	; 79
    3348:	b0 e0       	ldi	r27, 0x00	; 0
    334a:	ef e4       	ldi	r30, 0x4F	; 79
    334c:	f0 e0       	ldi	r31, 0x00	; 0
    334e:	80 81       	ld	r24, Z
    3350:	82 60       	ori	r24, 0x02	; 2
    3352:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    3354:	ae e4       	ldi	r26, 0x4E	; 78
    3356:	b0 e0       	ldi	r27, 0x00	; 0
    3358:	ee e4       	ldi	r30, 0x4E	; 78
    335a:	f0 e0       	ldi	r31, 0x00	; 0
    335c:	80 81       	ld	r24, Z
    335e:	88 60       	ori	r24, 0x08	; 8
    3360:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    3362:	ae e4       	ldi	r26, 0x4E	; 78
    3364:	b0 e0       	ldi	r27, 0x00	; 0
    3366:	ee e4       	ldi	r30, 0x4E	; 78
    3368:	f0 e0       	ldi	r31, 0x00	; 0
    336a:	80 81       	ld	r24, Z
    336c:	80 61       	ori	r24, 0x10	; 16
    336e:	8c 93       	st	X, r24
    3370:	1c c0       	rjmp	.+56     	; 0x33aa <Timer1_Init+0x448>
	                                              break;
case timer1_Fast_PWM_ocr_top:                     SET_BIT(TCCR1A,WGM10);
    3372:	af e4       	ldi	r26, 0x4F	; 79
    3374:	b0 e0       	ldi	r27, 0x00	; 0
    3376:	ef e4       	ldi	r30, 0x4F	; 79
    3378:	f0 e0       	ldi	r31, 0x00	; 0
    337a:	80 81       	ld	r24, Z
    337c:	81 60       	ori	r24, 0x01	; 1
    337e:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1A,WGM11);
    3380:	af e4       	ldi	r26, 0x4F	; 79
    3382:	b0 e0       	ldi	r27, 0x00	; 0
    3384:	ef e4       	ldi	r30, 0x4F	; 79
    3386:	f0 e0       	ldi	r31, 0x00	; 0
    3388:	80 81       	ld	r24, Z
    338a:	82 60       	ori	r24, 0x02	; 2
    338c:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM12);
    338e:	ae e4       	ldi	r26, 0x4E	; 78
    3390:	b0 e0       	ldi	r27, 0x00	; 0
    3392:	ee e4       	ldi	r30, 0x4E	; 78
    3394:	f0 e0       	ldi	r31, 0x00	; 0
    3396:	80 81       	ld	r24, Z
    3398:	88 60       	ori	r24, 0x08	; 8
    339a:	8c 93       	st	X, r24
							                      SET_BIT(TCCR1B,WGM13);
    339c:	ae e4       	ldi	r26, 0x4E	; 78
    339e:	b0 e0       	ldi	r27, 0x00	; 0
    33a0:	ee e4       	ldi	r30, 0x4E	; 78
    33a2:	f0 e0       	ldi	r31, 0x00	; 0
    33a4:	80 81       	ld	r24, Z
    33a6:	80 61       	ori	r24, 0x10	; 16
    33a8:	8c 93       	st	X, r24
	                                              break;
}


#if  oc_1==normal_1
switch (oc1_mode)
    33aa:	8b 81       	ldd	r24, Y+3	; 0x03
    33ac:	28 2f       	mov	r18, r24
    33ae:	30 e0       	ldi	r19, 0x00	; 0
    33b0:	3c 87       	std	Y+12, r19	; 0x0c
    33b2:	2b 87       	std	Y+11, r18	; 0x0b
    33b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    33b6:	9c 85       	ldd	r25, Y+12	; 0x0c
    33b8:	81 30       	cpi	r24, 0x01	; 1
    33ba:	91 05       	cpc	r25, r1
    33bc:	09 f4       	brne	.+2      	; 0x33c0 <Timer1_Init+0x45e>
    33be:	42 c0       	rjmp	.+132    	; 0x3444 <Timer1_Init+0x4e2>
    33c0:	2b 85       	ldd	r18, Y+11	; 0x0b
    33c2:	3c 85       	ldd	r19, Y+12	; 0x0c
    33c4:	22 30       	cpi	r18, 0x02	; 2
    33c6:	31 05       	cpc	r19, r1
    33c8:	2c f4       	brge	.+10     	; 0x33d4 <Timer1_Init+0x472>
    33ca:	8b 85       	ldd	r24, Y+11	; 0x0b
    33cc:	9c 85       	ldd	r25, Y+12	; 0x0c
    33ce:	00 97       	sbiw	r24, 0x00	; 0
    33d0:	71 f0       	breq	.+28     	; 0x33ee <Timer1_Init+0x48c>
    33d2:	0e c1       	rjmp	.+540    	; 0x35f0 <Timer1_Init+0x68e>
    33d4:	2b 85       	ldd	r18, Y+11	; 0x0b
    33d6:	3c 85       	ldd	r19, Y+12	; 0x0c
    33d8:	22 30       	cpi	r18, 0x02	; 2
    33da:	31 05       	cpc	r19, r1
    33dc:	09 f4       	brne	.+2      	; 0x33e0 <Timer1_Init+0x47e>
    33de:	7a c0       	rjmp	.+244    	; 0x34d4 <Timer1_Init+0x572>
    33e0:	8b 85       	ldd	r24, Y+11	; 0x0b
    33e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    33e4:	83 30       	cpi	r24, 0x03	; 3
    33e6:	91 05       	cpc	r25, r1
    33e8:	09 f4       	brne	.+2      	; 0x33ec <Timer1_Init+0x48a>
    33ea:	bc c0       	rjmp	.+376    	; 0x3564 <Timer1_Init+0x602>
    33ec:	01 c1       	rjmp	.+514    	; 0x35f0 <Timer1_Init+0x68e>
{
case disconnected_1:
						CLR_BIT(TCCR1A,COM1A0);
    33ee:	af e4       	ldi	r26, 0x4F	; 79
    33f0:	b0 e0       	ldi	r27, 0x00	; 0
    33f2:	ef e4       	ldi	r30, 0x4F	; 79
    33f4:	f0 e0       	ldi	r31, 0x00	; 0
    33f6:	80 81       	ld	r24, Z
    33f8:	8f 7b       	andi	r24, 0xBF	; 191
    33fa:	8c 93       	st	X, r24
						CLR_BIT(TCCR1A,COM1A1);
    33fc:	af e4       	ldi	r26, 0x4F	; 79
    33fe:	b0 e0       	ldi	r27, 0x00	; 0
    3400:	ef e4       	ldi	r30, 0x4F	; 79
    3402:	f0 e0       	ldi	r31, 0x00	; 0
    3404:	80 81       	ld	r24, Z
    3406:	8f 77       	andi	r24, 0x7F	; 127
    3408:	8c 93       	st	X, r24

						CLR_BIT(TCCR1A,COM1B0);
    340a:	af e4       	ldi	r26, 0x4F	; 79
    340c:	b0 e0       	ldi	r27, 0x00	; 0
    340e:	ef e4       	ldi	r30, 0x4F	; 79
    3410:	f0 e0       	ldi	r31, 0x00	; 0
    3412:	80 81       	ld	r24, Z
    3414:	8f 7e       	andi	r24, 0xEF	; 239
    3416:	8c 93       	st	X, r24
						CLR_BIT(TCCR1A,COM1B1);
    3418:	af e4       	ldi	r26, 0x4F	; 79
    341a:	b0 e0       	ldi	r27, 0x00	; 0
    341c:	ef e4       	ldi	r30, 0x4F	; 79
    341e:	f0 e0       	ldi	r31, 0x00	; 0
    3420:	80 81       	ld	r24, Z
    3422:	8f 7d       	andi	r24, 0xDF	; 223
    3424:	8c 93       	st	X, r24

						CLR_BIT(TCCR1A,COM1C0);
    3426:	af e4       	ldi	r26, 0x4F	; 79
    3428:	b0 e0       	ldi	r27, 0x00	; 0
    342a:	ef e4       	ldi	r30, 0x4F	; 79
    342c:	f0 e0       	ldi	r31, 0x00	; 0
    342e:	80 81       	ld	r24, Z
    3430:	8b 7f       	andi	r24, 0xFB	; 251
    3432:	8c 93       	st	X, r24
						CLR_BIT(TCCR1A,COM1C1);
    3434:	af e4       	ldi	r26, 0x4F	; 79
    3436:	b0 e0       	ldi	r27, 0x00	; 0
    3438:	ef e4       	ldi	r30, 0x4F	; 79
    343a:	f0 e0       	ldi	r31, 0x00	; 0
    343c:	80 81       	ld	r24, Z
    343e:	87 7f       	andi	r24, 0xF7	; 247
    3440:	8c 93       	st	X, r24
    3442:	d6 c0       	rjmp	.+428    	; 0x35f0 <Timer1_Init+0x68e>
						break;
case Toggle_1:switch(channel_t)
    3444:	8c 81       	ldd	r24, Y+4	; 0x04
    3446:	28 2f       	mov	r18, r24
    3448:	30 e0       	ldi	r19, 0x00	; 0
    344a:	3a 87       	std	Y+10, r19	; 0x0a
    344c:	29 87       	std	Y+9, r18	; 0x09
    344e:	89 85       	ldd	r24, Y+9	; 0x09
    3450:	9a 85       	ldd	r25, Y+10	; 0x0a
    3452:	81 30       	cpi	r24, 0x01	; 1
    3454:	91 05       	cpc	r25, r1
    3456:	89 f0       	breq	.+34     	; 0x347a <Timer1_Init+0x518>
    3458:	29 85       	ldd	r18, Y+9	; 0x09
    345a:	3a 85       	ldd	r19, Y+10	; 0x0a
    345c:	22 30       	cpi	r18, 0x02	; 2
    345e:	31 05       	cpc	r19, r1
    3460:	0c f4       	brge	.+2      	; 0x3464 <Timer1_Init+0x502>
    3462:	c6 c0       	rjmp	.+396    	; 0x35f0 <Timer1_Init+0x68e>
    3464:	89 85       	ldd	r24, Y+9	; 0x09
    3466:	9a 85       	ldd	r25, Y+10	; 0x0a
    3468:	82 30       	cpi	r24, 0x02	; 2
    346a:	91 05       	cpc	r25, r1
    346c:	a9 f0       	breq	.+42     	; 0x3498 <Timer1_Init+0x536>
    346e:	29 85       	ldd	r18, Y+9	; 0x09
    3470:	3a 85       	ldd	r19, Y+10	; 0x0a
    3472:	23 30       	cpi	r18, 0x03	; 3
    3474:	31 05       	cpc	r19, r1
    3476:	f9 f0       	breq	.+62     	; 0x34b6 <Timer1_Init+0x554>
    3478:	bb c0       	rjmp	.+374    	; 0x35f0 <Timer1_Init+0x68e>
                  {
                      case disconnected_channel:break;
                      case A_Channel:SET_BIT(TCCR1A,COM1A0);
    347a:	af e4       	ldi	r26, 0x4F	; 79
    347c:	b0 e0       	ldi	r27, 0x00	; 0
    347e:	ef e4       	ldi	r30, 0x4F	; 79
    3480:	f0 e0       	ldi	r31, 0x00	; 0
    3482:	80 81       	ld	r24, Z
    3484:	80 64       	ori	r24, 0x40	; 64
    3486:	8c 93       	st	X, r24
						             CLR_BIT(TCCR1A,COM1A1);
    3488:	af e4       	ldi	r26, 0x4F	; 79
    348a:	b0 e0       	ldi	r27, 0x00	; 0
    348c:	ef e4       	ldi	r30, 0x4F	; 79
    348e:	f0 e0       	ldi	r31, 0x00	; 0
    3490:	80 81       	ld	r24, Z
    3492:	8f 77       	andi	r24, 0x7F	; 127
    3494:	8c 93       	st	X, r24
    3496:	ac c0       	rjmp	.+344    	; 0x35f0 <Timer1_Init+0x68e>
						             break;
                      case B_Channel:SET_BIT(TCCR1A,COM1B0);
    3498:	af e4       	ldi	r26, 0x4F	; 79
    349a:	b0 e0       	ldi	r27, 0x00	; 0
    349c:	ef e4       	ldi	r30, 0x4F	; 79
    349e:	f0 e0       	ldi	r31, 0x00	; 0
    34a0:	80 81       	ld	r24, Z
    34a2:	80 61       	ori	r24, 0x10	; 16
    34a4:	8c 93       	st	X, r24
                      				 CLR_BIT(TCCR1A,COM1B1);
    34a6:	af e4       	ldi	r26, 0x4F	; 79
    34a8:	b0 e0       	ldi	r27, 0x00	; 0
    34aa:	ef e4       	ldi	r30, 0x4F	; 79
    34ac:	f0 e0       	ldi	r31, 0x00	; 0
    34ae:	80 81       	ld	r24, Z
    34b0:	8f 7d       	andi	r24, 0xDF	; 223
    34b2:	8c 93       	st	X, r24
    34b4:	9d c0       	rjmp	.+314    	; 0x35f0 <Timer1_Init+0x68e>
                      		         break;
                      case C_Channel:SET_BIT(TCCR1A,COM1C0);
    34b6:	af e4       	ldi	r26, 0x4F	; 79
    34b8:	b0 e0       	ldi	r27, 0x00	; 0
    34ba:	ef e4       	ldi	r30, 0x4F	; 79
    34bc:	f0 e0       	ldi	r31, 0x00	; 0
    34be:	80 81       	ld	r24, Z
    34c0:	84 60       	ori	r24, 0x04	; 4
    34c2:	8c 93       	st	X, r24
                      			     CLR_BIT(TCCR1A,COM1C1);
    34c4:	af e4       	ldi	r26, 0x4F	; 79
    34c6:	b0 e0       	ldi	r27, 0x00	; 0
    34c8:	ef e4       	ldi	r30, 0x4F	; 79
    34ca:	f0 e0       	ldi	r31, 0x00	; 0
    34cc:	80 81       	ld	r24, Z
    34ce:	87 7f       	andi	r24, 0xF7	; 247
    34d0:	8c 93       	st	X, r24
    34d2:	8e c0       	rjmp	.+284    	; 0x35f0 <Timer1_Init+0x68e>
                      				 break;
                    }
						break;
case Non_inverting_1:switch(channel_t)
    34d4:	8c 81       	ldd	r24, Y+4	; 0x04
    34d6:	28 2f       	mov	r18, r24
    34d8:	30 e0       	ldi	r19, 0x00	; 0
    34da:	38 87       	std	Y+8, r19	; 0x08
    34dc:	2f 83       	std	Y+7, r18	; 0x07
    34de:	8f 81       	ldd	r24, Y+7	; 0x07
    34e0:	98 85       	ldd	r25, Y+8	; 0x08
    34e2:	81 30       	cpi	r24, 0x01	; 1
    34e4:	91 05       	cpc	r25, r1
    34e6:	89 f0       	breq	.+34     	; 0x350a <Timer1_Init+0x5a8>
    34e8:	2f 81       	ldd	r18, Y+7	; 0x07
    34ea:	38 85       	ldd	r19, Y+8	; 0x08
    34ec:	22 30       	cpi	r18, 0x02	; 2
    34ee:	31 05       	cpc	r19, r1
    34f0:	0c f4       	brge	.+2      	; 0x34f4 <Timer1_Init+0x592>
    34f2:	7e c0       	rjmp	.+252    	; 0x35f0 <Timer1_Init+0x68e>
    34f4:	8f 81       	ldd	r24, Y+7	; 0x07
    34f6:	98 85       	ldd	r25, Y+8	; 0x08
    34f8:	82 30       	cpi	r24, 0x02	; 2
    34fa:	91 05       	cpc	r25, r1
    34fc:	a9 f0       	breq	.+42     	; 0x3528 <Timer1_Init+0x5c6>
    34fe:	2f 81       	ldd	r18, Y+7	; 0x07
    3500:	38 85       	ldd	r19, Y+8	; 0x08
    3502:	23 30       	cpi	r18, 0x03	; 3
    3504:	31 05       	cpc	r19, r1
    3506:	f9 f0       	breq	.+62     	; 0x3546 <Timer1_Init+0x5e4>
    3508:	73 c0       	rjmp	.+230    	; 0x35f0 <Timer1_Init+0x68e>
                        {
                          case disconnected_channel:break;
                          case A_Channel:CLR_BIT(TCCR1A,COM1A0);
    350a:	af e4       	ldi	r26, 0x4F	; 79
    350c:	b0 e0       	ldi	r27, 0x00	; 0
    350e:	ef e4       	ldi	r30, 0x4F	; 79
    3510:	f0 e0       	ldi	r31, 0x00	; 0
    3512:	80 81       	ld	r24, Z
    3514:	8f 7b       	andi	r24, 0xBF	; 191
    3516:	8c 93       	st	X, r24
						                 SET_BIT(TCCR1A,COM1A1);
    3518:	af e4       	ldi	r26, 0x4F	; 79
    351a:	b0 e0       	ldi	r27, 0x00	; 0
    351c:	ef e4       	ldi	r30, 0x4F	; 79
    351e:	f0 e0       	ldi	r31, 0x00	; 0
    3520:	80 81       	ld	r24, Z
    3522:	80 68       	ori	r24, 0x80	; 128
    3524:	8c 93       	st	X, r24
    3526:	64 c0       	rjmp	.+200    	; 0x35f0 <Timer1_Init+0x68e>
						                 break;
                          case B_Channel:CLR_BIT(TCCR1A,COM1B0);
    3528:	af e4       	ldi	r26, 0x4F	; 79
    352a:	b0 e0       	ldi	r27, 0x00	; 0
    352c:	ef e4       	ldi	r30, 0x4F	; 79
    352e:	f0 e0       	ldi	r31, 0x00	; 0
    3530:	80 81       	ld	r24, Z
    3532:	8f 7e       	andi	r24, 0xEF	; 239
    3534:	8c 93       	st	X, r24
                          				 SET_BIT(TCCR1A,COM1B1);
    3536:	af e4       	ldi	r26, 0x4F	; 79
    3538:	b0 e0       	ldi	r27, 0x00	; 0
    353a:	ef e4       	ldi	r30, 0x4F	; 79
    353c:	f0 e0       	ldi	r31, 0x00	; 0
    353e:	80 81       	ld	r24, Z
    3540:	80 62       	ori	r24, 0x20	; 32
    3542:	8c 93       	st	X, r24
    3544:	55 c0       	rjmp	.+170    	; 0x35f0 <Timer1_Init+0x68e>
                          				 break;
                          case C_Channel:CLR_BIT(TCCR1A,COM1C0);
    3546:	af e4       	ldi	r26, 0x4F	; 79
    3548:	b0 e0       	ldi	r27, 0x00	; 0
    354a:	ef e4       	ldi	r30, 0x4F	; 79
    354c:	f0 e0       	ldi	r31, 0x00	; 0
    354e:	80 81       	ld	r24, Z
    3550:	8b 7f       	andi	r24, 0xFB	; 251
    3552:	8c 93       	st	X, r24
                          				 SET_BIT(TCCR1A,COM1C1);
    3554:	af e4       	ldi	r26, 0x4F	; 79
    3556:	b0 e0       	ldi	r27, 0x00	; 0
    3558:	ef e4       	ldi	r30, 0x4F	; 79
    355a:	f0 e0       	ldi	r31, 0x00	; 0
    355c:	80 81       	ld	r24, Z
    355e:	88 60       	ori	r24, 0x08	; 8
    3560:	8c 93       	st	X, r24
    3562:	46 c0       	rjmp	.+140    	; 0x35f0 <Timer1_Init+0x68e>
                          				 break;
                         }
						break;
case Inverting_1:switch(channel_t)
    3564:	8c 81       	ldd	r24, Y+4	; 0x04
    3566:	28 2f       	mov	r18, r24
    3568:	30 e0       	ldi	r19, 0x00	; 0
    356a:	3e 83       	std	Y+6, r19	; 0x06
    356c:	2d 83       	std	Y+5, r18	; 0x05
    356e:	8d 81       	ldd	r24, Y+5	; 0x05
    3570:	9e 81       	ldd	r25, Y+6	; 0x06
    3572:	81 30       	cpi	r24, 0x01	; 1
    3574:	91 05       	cpc	r25, r1
    3576:	81 f0       	breq	.+32     	; 0x3598 <Timer1_Init+0x636>
    3578:	2d 81       	ldd	r18, Y+5	; 0x05
    357a:	3e 81       	ldd	r19, Y+6	; 0x06
    357c:	22 30       	cpi	r18, 0x02	; 2
    357e:	31 05       	cpc	r19, r1
    3580:	bc f1       	brlt	.+110    	; 0x35f0 <Timer1_Init+0x68e>
    3582:	8d 81       	ldd	r24, Y+5	; 0x05
    3584:	9e 81       	ldd	r25, Y+6	; 0x06
    3586:	82 30       	cpi	r24, 0x02	; 2
    3588:	91 05       	cpc	r25, r1
    358a:	a9 f0       	breq	.+42     	; 0x35b6 <Timer1_Init+0x654>
    358c:	2d 81       	ldd	r18, Y+5	; 0x05
    358e:	3e 81       	ldd	r19, Y+6	; 0x06
    3590:	23 30       	cpi	r18, 0x03	; 3
    3592:	31 05       	cpc	r19, r1
    3594:	f9 f0       	breq	.+62     	; 0x35d4 <Timer1_Init+0x672>
    3596:	2c c0       	rjmp	.+88     	; 0x35f0 <Timer1_Init+0x68e>
                     {

                       case disconnected_channel:break;
                       case A_Channel:SET_BIT(TCCR1A,COM1A0);
    3598:	af e4       	ldi	r26, 0x4F	; 79
    359a:	b0 e0       	ldi	r27, 0x00	; 0
    359c:	ef e4       	ldi	r30, 0x4F	; 79
    359e:	f0 e0       	ldi	r31, 0x00	; 0
    35a0:	80 81       	ld	r24, Z
    35a2:	80 64       	ori	r24, 0x40	; 64
    35a4:	8c 93       	st	X, r24
                                      SET_BIT(TCCR1A,COM1A1);
    35a6:	af e4       	ldi	r26, 0x4F	; 79
    35a8:	b0 e0       	ldi	r27, 0x00	; 0
    35aa:	ef e4       	ldi	r30, 0x4F	; 79
    35ac:	f0 e0       	ldi	r31, 0x00	; 0
    35ae:	80 81       	ld	r24, Z
    35b0:	80 68       	ori	r24, 0x80	; 128
    35b2:	8c 93       	st	X, r24
    35b4:	1d c0       	rjmp	.+58     	; 0x35f0 <Timer1_Init+0x68e>
                                      break;
                       case B_Channel:SET_BIT(TCCR1A,COM1B0);
    35b6:	af e4       	ldi	r26, 0x4F	; 79
    35b8:	b0 e0       	ldi	r27, 0x00	; 0
    35ba:	ef e4       	ldi	r30, 0x4F	; 79
    35bc:	f0 e0       	ldi	r31, 0x00	; 0
    35be:	80 81       	ld	r24, Z
    35c0:	80 61       	ori	r24, 0x10	; 16
    35c2:	8c 93       	st	X, r24
  				                      SET_BIT(TCCR1A,COM1B1);
    35c4:	af e4       	ldi	r26, 0x4F	; 79
    35c6:	b0 e0       	ldi	r27, 0x00	; 0
    35c8:	ef e4       	ldi	r30, 0x4F	; 79
    35ca:	f0 e0       	ldi	r31, 0x00	; 0
    35cc:	80 81       	ld	r24, Z
    35ce:	80 62       	ori	r24, 0x20	; 32
    35d0:	8c 93       	st	X, r24
    35d2:	0e c0       	rjmp	.+28     	; 0x35f0 <Timer1_Init+0x68e>
  			                       	  break;
                       case C_Channel:SET_BIT(TCCR1A,COM1C0);
    35d4:	af e4       	ldi	r26, 0x4F	; 79
    35d6:	b0 e0       	ldi	r27, 0x00	; 0
    35d8:	ef e4       	ldi	r30, 0x4F	; 79
    35da:	f0 e0       	ldi	r31, 0x00	; 0
    35dc:	80 81       	ld	r24, Z
    35de:	84 60       	ori	r24, 0x04	; 4
    35e0:	8c 93       	st	X, r24
  				                      SET_BIT(TCCR1A,COM1C1);
    35e2:	af e4       	ldi	r26, 0x4F	; 79
    35e4:	b0 e0       	ldi	r27, 0x00	; 0
    35e6:	ef e4       	ldi	r30, 0x4F	; 79
    35e8:	f0 e0       	ldi	r31, 0x00	; 0
    35ea:	80 81       	ld	r24, Z
    35ec:	88 60       	ori	r24, 0x08	; 8
    35ee:	8c 93       	st	X, r24
							break;

}

#endif
	TCCR1B&=0XF8;
    35f0:	ae e4       	ldi	r26, 0x4E	; 78
    35f2:	b0 e0       	ldi	r27, 0x00	; 0
    35f4:	ee e4       	ldi	r30, 0x4E	; 78
    35f6:	f0 e0       	ldi	r31, 0x00	; 0
    35f8:	80 81       	ld	r24, Z
    35fa:	88 7f       	andi	r24, 0xF8	; 248
    35fc:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    35fe:	ae e4       	ldi	r26, 0x4E	; 78
    3600:	b0 e0       	ldi	r27, 0x00	; 0
    3602:	ee e4       	ldi	r30, 0x4E	; 78
    3604:	f0 e0       	ldi	r31, 0x00	; 0
    3606:	90 81       	ld	r25, Z
    3608:	8a 81       	ldd	r24, Y+2	; 0x02
    360a:	89 2b       	or	r24, r25
    360c:	8c 93       	st	X, r24

}
    360e:	2e 96       	adiw	r28, 0x0e	; 14
    3610:	0f b6       	in	r0, 0x3f	; 63
    3612:	f8 94       	cli
    3614:	de bf       	out	0x3e, r29	; 62
    3616:	0f be       	out	0x3f, r0	; 63
    3618:	cd bf       	out	0x3d, r28	; 61
    361a:	cf 91       	pop	r28
    361c:	df 91       	pop	r29
    361e:	08 95       	ret

00003620 <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(Edge_type edge)
{
    3620:	df 93       	push	r29
    3622:	cf 93       	push	r28
    3624:	0f 92       	push	r0
    3626:	cd b7       	in	r28, 0x3d	; 61
    3628:	de b7       	in	r29, 0x3e	; 62
    362a:	89 83       	std	Y+1, r24	; 0x01
	if(edge==Rising)
    362c:	89 81       	ldd	r24, Y+1	; 0x01
    362e:	81 30       	cpi	r24, 0x01	; 1
    3630:	41 f4       	brne	.+16     	; 0x3642 <Timer1_InputCaptureEdge+0x22>
		SET_BIT(TCCR1B,ICES1);
    3632:	ae e4       	ldi	r26, 0x4E	; 78
    3634:	b0 e0       	ldi	r27, 0x00	; 0
    3636:	ee e4       	ldi	r30, 0x4E	; 78
    3638:	f0 e0       	ldi	r31, 0x00	; 0
    363a:	80 81       	ld	r24, Z
    363c:	80 64       	ori	r24, 0x40	; 64
    363e:	8c 93       	st	X, r24
    3640:	0a c0       	rjmp	.+20     	; 0x3656 <Timer1_InputCaptureEdge+0x36>


	else if(edge==Falling)
    3642:	89 81       	ldd	r24, Y+1	; 0x01
    3644:	88 23       	and	r24, r24
    3646:	39 f4       	brne	.+14     	; 0x3656 <Timer1_InputCaptureEdge+0x36>
		CLR_BIT(TCCR1B,ICES1);
    3648:	ae e4       	ldi	r26, 0x4E	; 78
    364a:	b0 e0       	ldi	r27, 0x00	; 0
    364c:	ee e4       	ldi	r30, 0x4E	; 78
    364e:	f0 e0       	ldi	r31, 0x00	; 0
    3650:	80 81       	ld	r24, Z
    3652:	8f 7b       	andi	r24, 0xBF	; 191
    3654:	8c 93       	st	X, r24

}
    3656:	0f 90       	pop	r0
    3658:	cf 91       	pop	r28
    365a:	df 91       	pop	r29
    365c:	08 95       	ret

0000365e <Timer1_ICU_InterruptEnable>:

void Timer1_ICU_InterruptEnable(void)
{
    365e:	df 93       	push	r29
    3660:	cf 93       	push	r28
    3662:	cd b7       	in	r28, 0x3d	; 61
    3664:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    3666:	a7 e5       	ldi	r26, 0x57	; 87
    3668:	b0 e0       	ldi	r27, 0x00	; 0
    366a:	e7 e5       	ldi	r30, 0x57	; 87
    366c:	f0 e0       	ldi	r31, 0x00	; 0
    366e:	80 81       	ld	r24, Z
    3670:	80 62       	ori	r24, 0x20	; 32
    3672:	8c 93       	st	X, r24
}
    3674:	cf 91       	pop	r28
    3676:	df 91       	pop	r29
    3678:	08 95       	ret

0000367a <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    367a:	df 93       	push	r29
    367c:	cf 93       	push	r28
    367e:	cd b7       	in	r28, 0x3d	; 61
    3680:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TICIE1);
    3682:	a7 e5       	ldi	r26, 0x57	; 87
    3684:	b0 e0       	ldi	r27, 0x00	; 0
    3686:	e7 e5       	ldi	r30, 0x57	; 87
    3688:	f0 e0       	ldi	r31, 0x00	; 0
    368a:	80 81       	ld	r24, Z
    368c:	8f 7d       	andi	r24, 0xDF	; 223
    368e:	8c 93       	st	X, r24
}
    3690:	cf 91       	pop	r28
    3692:	df 91       	pop	r29
    3694:	08 95       	ret

00003696 <Timer1_OV_InterruptEnable>:
void Timer1_OV_InterruptEnable(void)
{
    3696:	df 93       	push	r29
    3698:	cf 93       	push	r28
    369a:	cd b7       	in	r28, 0x3d	; 61
    369c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    369e:	a7 e5       	ldi	r26, 0x57	; 87
    36a0:	b0 e0       	ldi	r27, 0x00	; 0
    36a2:	e7 e5       	ldi	r30, 0x57	; 87
    36a4:	f0 e0       	ldi	r31, 0x00	; 0
    36a6:	80 81       	ld	r24, Z
    36a8:	84 60       	ori	r24, 0x04	; 4
    36aa:	8c 93       	st	X, r24
}
    36ac:	cf 91       	pop	r28
    36ae:	df 91       	pop	r29
    36b0:	08 95       	ret

000036b2 <Timer1_OV_InterruptDisable>:
void Timer1_OV_InterruptDisable(void)
{
    36b2:	df 93       	push	r29
    36b4:	cf 93       	push	r28
    36b6:	cd b7       	in	r28, 0x3d	; 61
    36b8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE1);
    36ba:	a7 e5       	ldi	r26, 0x57	; 87
    36bc:	b0 e0       	ldi	r27, 0x00	; 0
    36be:	e7 e5       	ldi	r30, 0x57	; 87
    36c0:	f0 e0       	ldi	r31, 0x00	; 0
    36c2:	80 81       	ld	r24, Z
    36c4:	8b 7f       	andi	r24, 0xFB	; 251
    36c6:	8c 93       	st	X, r24
}
    36c8:	cf 91       	pop	r28
    36ca:	df 91       	pop	r29
    36cc:	08 95       	ret

000036ce <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    36ce:	df 93       	push	r29
    36d0:	cf 93       	push	r28
    36d2:	cd b7       	in	r28, 0x3d	; 61
    36d4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    36d6:	a7 e5       	ldi	r26, 0x57	; 87
    36d8:	b0 e0       	ldi	r27, 0x00	; 0
    36da:	e7 e5       	ldi	r30, 0x57	; 87
    36dc:	f0 e0       	ldi	r31, 0x00	; 0
    36de:	80 81       	ld	r24, Z
    36e0:	80 61       	ori	r24, 0x10	; 16
    36e2:	8c 93       	st	X, r24
}
    36e4:	cf 91       	pop	r28
    36e6:	df 91       	pop	r29
    36e8:	08 95       	ret

000036ea <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    36ea:	df 93       	push	r29
    36ec:	cf 93       	push	r28
    36ee:	cd b7       	in	r28, 0x3d	; 61
    36f0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE1A);
    36f2:	a7 e5       	ldi	r26, 0x57	; 87
    36f4:	b0 e0       	ldi	r27, 0x00	; 0
    36f6:	e7 e5       	ldi	r30, 0x57	; 87
    36f8:	f0 e0       	ldi	r31, 0x00	; 0
    36fa:	80 81       	ld	r24, Z
    36fc:	8f 7e       	andi	r24, 0xEF	; 239
    36fe:	8c 93       	st	X, r24
}
    3700:	cf 91       	pop	r28
    3702:	df 91       	pop	r29
    3704:	08 95       	ret

00003706 <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    3706:	df 93       	push	r29
    3708:	cf 93       	push	r28
    370a:	cd b7       	in	r28, 0x3d	; 61
    370c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    370e:	a7 e5       	ldi	r26, 0x57	; 87
    3710:	b0 e0       	ldi	r27, 0x00	; 0
    3712:	e7 e5       	ldi	r30, 0x57	; 87
    3714:	f0 e0       	ldi	r31, 0x00	; 0
    3716:	80 81       	ld	r24, Z
    3718:	88 60       	ori	r24, 0x08	; 8
    371a:	8c 93       	st	X, r24
}
    371c:	cf 91       	pop	r28
    371e:	df 91       	pop	r29
    3720:	08 95       	ret

00003722 <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    3722:	df 93       	push	r29
    3724:	cf 93       	push	r28
    3726:	cd b7       	in	r28, 0x3d	; 61
    3728:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE1B);
    372a:	a7 e5       	ldi	r26, 0x57	; 87
    372c:	b0 e0       	ldi	r27, 0x00	; 0
    372e:	e7 e5       	ldi	r30, 0x57	; 87
    3730:	f0 e0       	ldi	r31, 0x00	; 0
    3732:	80 81       	ld	r24, Z
    3734:	87 7f       	andi	r24, 0xF7	; 247
    3736:	8c 93       	st	X, r24
}
    3738:	cf 91       	pop	r28
    373a:	df 91       	pop	r29
    373c:	08 95       	ret

0000373e <Timer1_OCC_InterruptEnable>:

void Timer1_OCC_InterruptEnable(void)
{
    373e:	df 93       	push	r29
    3740:	cf 93       	push	r28
    3742:	cd b7       	in	r28, 0x3d	; 61
    3744:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ETIMSK,OCIE1C);
    3746:	ad e7       	ldi	r26, 0x7D	; 125
    3748:	b0 e0       	ldi	r27, 0x00	; 0
    374a:	ed e7       	ldi	r30, 0x7D	; 125
    374c:	f0 e0       	ldi	r31, 0x00	; 0
    374e:	80 81       	ld	r24, Z
    3750:	81 60       	ori	r24, 0x01	; 1
    3752:	8c 93       	st	X, r24
}
    3754:	cf 91       	pop	r28
    3756:	df 91       	pop	r29
    3758:	08 95       	ret

0000375a <Timer1_OCC_InterruptDisable>:
void Timer1_OCC_InterruptDisable(void)
{
    375a:	df 93       	push	r29
    375c:	cf 93       	push	r28
    375e:	cd b7       	in	r28, 0x3d	; 61
    3760:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ETIMSK,OCIE1C);
    3762:	ad e7       	ldi	r26, 0x7D	; 125
    3764:	b0 e0       	ldi	r27, 0x00	; 0
    3766:	ed e7       	ldi	r30, 0x7D	; 125
    3768:	f0 e0       	ldi	r31, 0x00	; 0
    376a:	80 81       	ld	r24, Z
    376c:	8e 7f       	andi	r24, 0xFE	; 254
    376e:	8c 93       	st	X, r24
}
    3770:	cf 91       	pop	r28
    3772:	df 91       	pop	r29
    3774:	08 95       	ret

00003776 <TMR1_uint16_GetICUValue>:


uint16  TMR1_uint16_GetICUValue(void)
{
    3776:	df 93       	push	r29
    3778:	cf 93       	push	r28
    377a:	00 d0       	rcall	.+0      	; 0x377c <TMR1_uint16_GetICUValue+0x6>
    377c:	cd b7       	in	r28, 0x3d	; 61
    377e:	de b7       	in	r29, 0x3e	; 62
	uint16 ret_val;
		ret_val=ICR1L|(ICR1H<<8);
    3780:	e6 e4       	ldi	r30, 0x46	; 70
    3782:	f0 e0       	ldi	r31, 0x00	; 0
    3784:	80 81       	ld	r24, Z
    3786:	28 2f       	mov	r18, r24
    3788:	30 e0       	ldi	r19, 0x00	; 0
    378a:	e7 e4       	ldi	r30, 0x47	; 71
    378c:	f0 e0       	ldi	r31, 0x00	; 0
    378e:	80 81       	ld	r24, Z
    3790:	88 2f       	mov	r24, r24
    3792:	90 e0       	ldi	r25, 0x00	; 0
    3794:	98 2f       	mov	r25, r24
    3796:	88 27       	eor	r24, r24
    3798:	82 2b       	or	r24, r18
    379a:	93 2b       	or	r25, r19
    379c:	9a 83       	std	Y+2, r25	; 0x02
    379e:	89 83       	std	Y+1, r24	; 0x01
		return ret_val;
    37a0:	89 81       	ldd	r24, Y+1	; 0x01
    37a2:	9a 81       	ldd	r25, Y+2	; 0x02
}
    37a4:	0f 90       	pop	r0
    37a6:	0f 90       	pop	r0
    37a8:	cf 91       	pop	r28
    37aa:	df 91       	pop	r29
    37ac:	08 95       	ret

000037ae <TMR1_uint16_GetTimerValue>:

uint16  TMR1_uint16_GetTimerValue(void)
{
    37ae:	df 93       	push	r29
    37b0:	cf 93       	push	r28
    37b2:	00 d0       	rcall	.+0      	; 0x37b4 <TMR1_uint16_GetTimerValue+0x6>
    37b4:	cd b7       	in	r28, 0x3d	; 61
    37b6:	de b7       	in	r29, 0x3e	; 62

	uint16 ret_val;
	ret_val=TCNT1L|(TCNT1H<<8);
    37b8:	ec e4       	ldi	r30, 0x4C	; 76
    37ba:	f0 e0       	ldi	r31, 0x00	; 0
    37bc:	80 81       	ld	r24, Z
    37be:	28 2f       	mov	r18, r24
    37c0:	30 e0       	ldi	r19, 0x00	; 0
    37c2:	ed e4       	ldi	r30, 0x4D	; 77
    37c4:	f0 e0       	ldi	r31, 0x00	; 0
    37c6:	80 81       	ld	r24, Z
    37c8:	88 2f       	mov	r24, r24
    37ca:	90 e0       	ldi	r25, 0x00	; 0
    37cc:	98 2f       	mov	r25, r24
    37ce:	88 27       	eor	r24, r24
    37d0:	82 2b       	or	r24, r18
    37d2:	93 2b       	or	r25, r19
    37d4:	9a 83       	std	Y+2, r25	; 0x02
    37d6:	89 83       	std	Y+1, r24	; 0x01
	return ret_val;
    37d8:	89 81       	ldd	r24, Y+1	; 0x01
    37da:	9a 81       	ldd	r25, Y+2	; 0x02
}
    37dc:	0f 90       	pop	r0
    37de:	0f 90       	pop	r0
    37e0:	cf 91       	pop	r28
    37e2:	df 91       	pop	r29
    37e4:	08 95       	ret

000037e6 <TMR1_void_SetTimerValue>:


void  TMR1_void_SetTimerValue(uint16 tmr_val)
{
    37e6:	df 93       	push	r29
    37e8:	cf 93       	push	r28
    37ea:	00 d0       	rcall	.+0      	; 0x37ec <TMR1_void_SetTimerValue+0x6>
    37ec:	cd b7       	in	r28, 0x3d	; 61
    37ee:	de b7       	in	r29, 0x3e	; 62
    37f0:	9a 83       	std	Y+2, r25	; 0x02
    37f2:	89 83       	std	Y+1, r24	; 0x01
TCNT1L=(uint8)tmr_val;
    37f4:	ec e4       	ldi	r30, 0x4C	; 76
    37f6:	f0 e0       	ldi	r31, 0x00	; 0
    37f8:	89 81       	ldd	r24, Y+1	; 0x01
    37fa:	80 83       	st	Z, r24
TCNT1H=(uint8)(tmr_val>>8);
    37fc:	ed e4       	ldi	r30, 0x4D	; 77
    37fe:	f0 e0       	ldi	r31, 0x00	; 0
    3800:	89 81       	ldd	r24, Y+1	; 0x01
    3802:	9a 81       	ldd	r25, Y+2	; 0x02
    3804:	89 2f       	mov	r24, r25
    3806:	99 27       	eor	r25, r25
    3808:	80 83       	st	Z, r24
}
    380a:	0f 90       	pop	r0
    380c:	0f 90       	pop	r0
    380e:	cf 91       	pop	r28
    3810:	df 91       	pop	r29
    3812:	08 95       	ret

00003814 <TMR1_void_Set_OCR_TimerValue>:

void  TMR1_void_Set_OCR_TimerValue(uint16 oc_val,OC1_ch_type ch)
{
    3814:	df 93       	push	r29
    3816:	cf 93       	push	r28
    3818:	00 d0       	rcall	.+0      	; 0x381a <TMR1_void_Set_OCR_TimerValue+0x6>
    381a:	00 d0       	rcall	.+0      	; 0x381c <TMR1_void_Set_OCR_TimerValue+0x8>
    381c:	0f 92       	push	r0
    381e:	cd b7       	in	r28, 0x3d	; 61
    3820:	de b7       	in	r29, 0x3e	; 62
    3822:	9a 83       	std	Y+2, r25	; 0x02
    3824:	89 83       	std	Y+1, r24	; 0x01
    3826:	6b 83       	std	Y+3, r22	; 0x03
	switch(ch){
    3828:	8b 81       	ldd	r24, Y+3	; 0x03
    382a:	28 2f       	mov	r18, r24
    382c:	30 e0       	ldi	r19, 0x00	; 0
    382e:	3d 83       	std	Y+5, r19	; 0x05
    3830:	2c 83       	std	Y+4, r18	; 0x04
    3832:	8c 81       	ldd	r24, Y+4	; 0x04
    3834:	9d 81       	ldd	r25, Y+5	; 0x05
    3836:	81 30       	cpi	r24, 0x01	; 1
    3838:	91 05       	cpc	r25, r1
    383a:	81 f0       	breq	.+32     	; 0x385c <TMR1_void_Set_OCR_TimerValue+0x48>
    383c:	2c 81       	ldd	r18, Y+4	; 0x04
    383e:	3d 81       	ldd	r19, Y+5	; 0x05
    3840:	22 30       	cpi	r18, 0x02	; 2
    3842:	31 05       	cpc	r19, r1
    3844:	74 f1       	brlt	.+92     	; 0x38a2 <TMR1_void_Set_OCR_TimerValue+0x8e>
    3846:	8c 81       	ldd	r24, Y+4	; 0x04
    3848:	9d 81       	ldd	r25, Y+5	; 0x05
    384a:	82 30       	cpi	r24, 0x02	; 2
    384c:	91 05       	cpc	r25, r1
    384e:	91 f0       	breq	.+36     	; 0x3874 <TMR1_void_Set_OCR_TimerValue+0x60>
    3850:	2c 81       	ldd	r18, Y+4	; 0x04
    3852:	3d 81       	ldd	r19, Y+5	; 0x05
    3854:	23 30       	cpi	r18, 0x03	; 3
    3856:	31 05       	cpc	r19, r1
    3858:	c9 f0       	breq	.+50     	; 0x388c <TMR1_void_Set_OCR_TimerValue+0x78>
    385a:	23 c0       	rjmp	.+70     	; 0x38a2 <TMR1_void_Set_OCR_TimerValue+0x8e>
	case disconnected_channel:break;
	case A_Channel:OCR1AL=(uint8)oc_val;
    385c:	ea e4       	ldi	r30, 0x4A	; 74
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	89 81       	ldd	r24, Y+1	; 0x01
    3862:	80 83       	st	Z, r24
	               OCR1AH=(uint8)(oc_val>>8);
    3864:	eb e4       	ldi	r30, 0x4B	; 75
    3866:	f0 e0       	ldi	r31, 0x00	; 0
    3868:	89 81       	ldd	r24, Y+1	; 0x01
    386a:	9a 81       	ldd	r25, Y+2	; 0x02
    386c:	89 2f       	mov	r24, r25
    386e:	99 27       	eor	r25, r25
    3870:	80 83       	st	Z, r24
    3872:	17 c0       	rjmp	.+46     	; 0x38a2 <TMR1_void_Set_OCR_TimerValue+0x8e>
	               break;
	case B_Channel:OCR1BL=(uint8)oc_val;
    3874:	e8 e4       	ldi	r30, 0x48	; 72
    3876:	f0 e0       	ldi	r31, 0x00	; 0
    3878:	89 81       	ldd	r24, Y+1	; 0x01
    387a:	80 83       	st	Z, r24
		           OCR1BH=(uint8)(oc_val>>8);
    387c:	e9 e4       	ldi	r30, 0x49	; 73
    387e:	f0 e0       	ldi	r31, 0x00	; 0
    3880:	89 81       	ldd	r24, Y+1	; 0x01
    3882:	9a 81       	ldd	r25, Y+2	; 0x02
    3884:	89 2f       	mov	r24, r25
    3886:	99 27       	eor	r25, r25
    3888:	80 83       	st	Z, r24
    388a:	0b c0       	rjmp	.+22     	; 0x38a2 <TMR1_void_Set_OCR_TimerValue+0x8e>
		           break;
	case C_Channel:OCR1CL=(uint8)oc_val;
    388c:	e8 e7       	ldi	r30, 0x78	; 120
    388e:	f0 e0       	ldi	r31, 0x00	; 0
    3890:	89 81       	ldd	r24, Y+1	; 0x01
    3892:	80 83       	st	Z, r24
		           OCR1CH=(uint8)(oc_val>>8);
    3894:	e9 e7       	ldi	r30, 0x79	; 121
    3896:	f0 e0       	ldi	r31, 0x00	; 0
    3898:	89 81       	ldd	r24, Y+1	; 0x01
    389a:	9a 81       	ldd	r25, Y+2	; 0x02
    389c:	89 2f       	mov	r24, r25
    389e:	99 27       	eor	r25, r25
    38a0:	80 83       	st	Z, r24
		           break;
	}

}
    38a2:	0f 90       	pop	r0
    38a4:	0f 90       	pop	r0
    38a6:	0f 90       	pop	r0
    38a8:	0f 90       	pop	r0
    38aa:	0f 90       	pop	r0
    38ac:	cf 91       	pop	r28
    38ae:	df 91       	pop	r29
    38b0:	08 95       	ret

000038b2 <Timer0_Init>:
#include"Timer0.h"
void Timer0_Init(timer0_mode_type mode,prescaler0_type scaler,OC0_mode_type oc_mode)
{
    38b2:	df 93       	push	r29
    38b4:	cf 93       	push	r28
    38b6:	cd b7       	in	r28, 0x3d	; 61
    38b8:	de b7       	in	r29, 0x3e	; 62
    38ba:	27 97       	sbiw	r28, 0x07	; 7
    38bc:	0f b6       	in	r0, 0x3f	; 63
    38be:	f8 94       	cli
    38c0:	de bf       	out	0x3e, r29	; 62
    38c2:	0f be       	out	0x3f, r0	; 63
    38c4:	cd bf       	out	0x3d, r28	; 61
    38c6:	89 83       	std	Y+1, r24	; 0x01
    38c8:	6a 83       	std	Y+2, r22	; 0x02
    38ca:	4b 83       	std	Y+3, r20	; 0x03
	switch (mode)
    38cc:	89 81       	ldd	r24, Y+1	; 0x01
    38ce:	28 2f       	mov	r18, r24
    38d0:	30 e0       	ldi	r19, 0x00	; 0
    38d2:	3f 83       	std	Y+7, r19	; 0x07
    38d4:	2e 83       	std	Y+6, r18	; 0x06
    38d6:	8e 81       	ldd	r24, Y+6	; 0x06
    38d8:	9f 81       	ldd	r25, Y+7	; 0x07
    38da:	81 30       	cpi	r24, 0x01	; 1
    38dc:	91 05       	cpc	r25, r1
    38de:	21 f1       	breq	.+72     	; 0x3928 <Timer0_Init+0x76>
    38e0:	2e 81       	ldd	r18, Y+6	; 0x06
    38e2:	3f 81       	ldd	r19, Y+7	; 0x07
    38e4:	22 30       	cpi	r18, 0x02	; 2
    38e6:	31 05       	cpc	r19, r1
    38e8:	2c f4       	brge	.+10     	; 0x38f4 <Timer0_Init+0x42>
    38ea:	8e 81       	ldd	r24, Y+6	; 0x06
    38ec:	9f 81       	ldd	r25, Y+7	; 0x07
    38ee:	00 97       	sbiw	r24, 0x00	; 0
    38f0:	61 f0       	breq	.+24     	; 0x390a <Timer0_Init+0x58>
    38f2:	46 c0       	rjmp	.+140    	; 0x3980 <Timer0_Init+0xce>
    38f4:	2e 81       	ldd	r18, Y+6	; 0x06
    38f6:	3f 81       	ldd	r19, Y+7	; 0x07
    38f8:	22 30       	cpi	r18, 0x02	; 2
    38fa:	31 05       	cpc	r19, r1
    38fc:	21 f1       	breq	.+72     	; 0x3946 <Timer0_Init+0x94>
    38fe:	8e 81       	ldd	r24, Y+6	; 0x06
    3900:	9f 81       	ldd	r25, Y+7	; 0x07
    3902:	83 30       	cpi	r24, 0x03	; 3
    3904:	91 05       	cpc	r25, r1
    3906:	71 f1       	breq	.+92     	; 0x3964 <Timer0_Init+0xb2>
    3908:	3b c0       	rjmp	.+118    	; 0x3980 <Timer0_Init+0xce>
				{
					case Normal_mode:
						CLR_BIT(TCCR0,WGM00);
    390a:	a3 e5       	ldi	r26, 0x53	; 83
    390c:	b0 e0       	ldi	r27, 0x00	; 0
    390e:	e3 e5       	ldi	r30, 0x53	; 83
    3910:	f0 e0       	ldi	r31, 0x00	; 0
    3912:	80 81       	ld	r24, Z
    3914:	8f 7b       	andi	r24, 0xBF	; 191
    3916:	8c 93       	st	X, r24
						CLR_BIT(TCCR0,WGM01);
    3918:	a3 e5       	ldi	r26, 0x53	; 83
    391a:	b0 e0       	ldi	r27, 0x00	; 0
    391c:	e3 e5       	ldi	r30, 0x53	; 83
    391e:	f0 e0       	ldi	r31, 0x00	; 0
    3920:	80 81       	ld	r24, Z
    3922:	87 7f       	andi	r24, 0xF7	; 247
    3924:	8c 93       	st	X, r24
    3926:	2c c0       	rjmp	.+88     	; 0x3980 <Timer0_Init+0xce>

					break;
					case Phasecorrect_mode:
						SET_BIT(TCCR0,WGM00);
    3928:	a3 e5       	ldi	r26, 0x53	; 83
    392a:	b0 e0       	ldi	r27, 0x00	; 0
    392c:	e3 e5       	ldi	r30, 0x53	; 83
    392e:	f0 e0       	ldi	r31, 0x00	; 0
    3930:	80 81       	ld	r24, Z
    3932:	80 64       	ori	r24, 0x40	; 64
    3934:	8c 93       	st	X, r24
						CLR_BIT(TCCR0,WGM01);
    3936:	a3 e5       	ldi	r26, 0x53	; 83
    3938:	b0 e0       	ldi	r27, 0x00	; 0
    393a:	e3 e5       	ldi	r30, 0x53	; 83
    393c:	f0 e0       	ldi	r31, 0x00	; 0
    393e:	80 81       	ld	r24, Z
    3940:	87 7f       	andi	r24, 0xF7	; 247
    3942:	8c 93       	st	X, r24
    3944:	1d c0       	rjmp	.+58     	; 0x3980 <Timer0_Init+0xce>
					break;
					case CTC_mode:
						CLR_BIT(TCCR0,WGM00);
    3946:	a3 e5       	ldi	r26, 0x53	; 83
    3948:	b0 e0       	ldi	r27, 0x00	; 0
    394a:	e3 e5       	ldi	r30, 0x53	; 83
    394c:	f0 e0       	ldi	r31, 0x00	; 0
    394e:	80 81       	ld	r24, Z
    3950:	8f 7b       	andi	r24, 0xBF	; 191
    3952:	8c 93       	st	X, r24
						SET_BIT(TCCR0,WGM01);
    3954:	a3 e5       	ldi	r26, 0x53	; 83
    3956:	b0 e0       	ldi	r27, 0x00	; 0
    3958:	e3 e5       	ldi	r30, 0x53	; 83
    395a:	f0 e0       	ldi	r31, 0x00	; 0
    395c:	80 81       	ld	r24, Z
    395e:	88 60       	ori	r24, 0x08	; 8
    3960:	8c 93       	st	X, r24
    3962:	0e c0       	rjmp	.+28     	; 0x3980 <Timer0_Init+0xce>

					break;
					case FastPWM_mode:
						SET_BIT(TCCR0,WGM00);
    3964:	a3 e5       	ldi	r26, 0x53	; 83
    3966:	b0 e0       	ldi	r27, 0x00	; 0
    3968:	e3 e5       	ldi	r30, 0x53	; 83
    396a:	f0 e0       	ldi	r31, 0x00	; 0
    396c:	80 81       	ld	r24, Z
    396e:	80 64       	ori	r24, 0x40	; 64
    3970:	8c 93       	st	X, r24
						SET_BIT(TCCR0,WGM01);
    3972:	a3 e5       	ldi	r26, 0x53	; 83
    3974:	b0 e0       	ldi	r27, 0x00	; 0
    3976:	e3 e5       	ldi	r30, 0x53	; 83
    3978:	f0 e0       	ldi	r31, 0x00	; 0
    397a:	80 81       	ld	r24, Z
    397c:	88 60       	ori	r24, 0x08	; 8
    397e:	8c 93       	st	X, r24
					break;
				}
#if  oc==normal
	switch (oc_mode)
    3980:	8b 81       	ldd	r24, Y+3	; 0x03
    3982:	28 2f       	mov	r18, r24
    3984:	30 e0       	ldi	r19, 0x00	; 0
    3986:	3d 83       	std	Y+5, r19	; 0x05
    3988:	2c 83       	std	Y+4, r18	; 0x04
    398a:	8c 81       	ldd	r24, Y+4	; 0x04
    398c:	9d 81       	ldd	r25, Y+5	; 0x05
    398e:	81 30       	cpi	r24, 0x01	; 1
    3990:	91 05       	cpc	r25, r1
    3992:	21 f1       	breq	.+72     	; 0x39dc <Timer0_Init+0x12a>
    3994:	2c 81       	ldd	r18, Y+4	; 0x04
    3996:	3d 81       	ldd	r19, Y+5	; 0x05
    3998:	22 30       	cpi	r18, 0x02	; 2
    399a:	31 05       	cpc	r19, r1
    399c:	2c f4       	brge	.+10     	; 0x39a8 <Timer0_Init+0xf6>
    399e:	8c 81       	ldd	r24, Y+4	; 0x04
    39a0:	9d 81       	ldd	r25, Y+5	; 0x05
    39a2:	00 97       	sbiw	r24, 0x00	; 0
    39a4:	61 f0       	breq	.+24     	; 0x39be <Timer0_Init+0x10c>
    39a6:	46 c0       	rjmp	.+140    	; 0x3a34 <Timer0_Init+0x182>
    39a8:	2c 81       	ldd	r18, Y+4	; 0x04
    39aa:	3d 81       	ldd	r19, Y+5	; 0x05
    39ac:	22 30       	cpi	r18, 0x02	; 2
    39ae:	31 05       	cpc	r19, r1
    39b0:	21 f1       	breq	.+72     	; 0x39fa <Timer0_Init+0x148>
    39b2:	8c 81       	ldd	r24, Y+4	; 0x04
    39b4:	9d 81       	ldd	r25, Y+5	; 0x05
    39b6:	83 30       	cpi	r24, 0x03	; 3
    39b8:	91 05       	cpc	r25, r1
    39ba:	71 f1       	breq	.+92     	; 0x3a18 <Timer0_Init+0x166>
    39bc:	3b c0       	rjmp	.+118    	; 0x3a34 <Timer0_Init+0x182>
				{
					case disconnected:
						CLR_BIT(TCCR0,COM00);
    39be:	a3 e5       	ldi	r26, 0x53	; 83
    39c0:	b0 e0       	ldi	r27, 0x00	; 0
    39c2:	e3 e5       	ldi	r30, 0x53	; 83
    39c4:	f0 e0       	ldi	r31, 0x00	; 0
    39c6:	80 81       	ld	r24, Z
    39c8:	8f 7e       	andi	r24, 0xEF	; 239
    39ca:	8c 93       	st	X, r24
						CLR_BIT(TCCR0,COM01);
    39cc:	a3 e5       	ldi	r26, 0x53	; 83
    39ce:	b0 e0       	ldi	r27, 0x00	; 0
    39d0:	e3 e5       	ldi	r30, 0x53	; 83
    39d2:	f0 e0       	ldi	r31, 0x00	; 0
    39d4:	80 81       	ld	r24, Z
    39d6:	8f 7d       	andi	r24, 0xDF	; 223
    39d8:	8c 93       	st	X, r24
    39da:	2c c0       	rjmp	.+88     	; 0x3a34 <Timer0_Init+0x182>
						break;
					case Toggle:
						SET_BIT(TCCR0,COM00);
    39dc:	a3 e5       	ldi	r26, 0x53	; 83
    39de:	b0 e0       	ldi	r27, 0x00	; 0
    39e0:	e3 e5       	ldi	r30, 0x53	; 83
    39e2:	f0 e0       	ldi	r31, 0x00	; 0
    39e4:	80 81       	ld	r24, Z
    39e6:	80 61       	ori	r24, 0x10	; 16
    39e8:	8c 93       	st	X, r24
						CLR_BIT(TCCR0,COM01);
    39ea:	a3 e5       	ldi	r26, 0x53	; 83
    39ec:	b0 e0       	ldi	r27, 0x00	; 0
    39ee:	e3 e5       	ldi	r30, 0x53	; 83
    39f0:	f0 e0       	ldi	r31, 0x00	; 0
    39f2:	80 81       	ld	r24, Z
    39f4:	8f 7d       	andi	r24, 0xDF	; 223
    39f6:	8c 93       	st	X, r24
    39f8:	1d c0       	rjmp	.+58     	; 0x3a34 <Timer0_Init+0x182>
						break;
					case Nin_inverting:
						CLR_BIT(TCCR0,COM00);
    39fa:	a3 e5       	ldi	r26, 0x53	; 83
    39fc:	b0 e0       	ldi	r27, 0x00	; 0
    39fe:	e3 e5       	ldi	r30, 0x53	; 83
    3a00:	f0 e0       	ldi	r31, 0x00	; 0
    3a02:	80 81       	ld	r24, Z
    3a04:	8f 7e       	andi	r24, 0xEF	; 239
    3a06:	8c 93       	st	X, r24
						SET_BIT(TCCR0,COM01);
    3a08:	a3 e5       	ldi	r26, 0x53	; 83
    3a0a:	b0 e0       	ldi	r27, 0x00	; 0
    3a0c:	e3 e5       	ldi	r30, 0x53	; 83
    3a0e:	f0 e0       	ldi	r31, 0x00	; 0
    3a10:	80 81       	ld	r24, Z
    3a12:	80 62       	ori	r24, 0x20	; 32
    3a14:	8c 93       	st	X, r24
    3a16:	0e c0       	rjmp	.+28     	; 0x3a34 <Timer0_Init+0x182>
						break;
					case Inverting:
						SET_BIT(TCCR0,COM00);
    3a18:	a3 e5       	ldi	r26, 0x53	; 83
    3a1a:	b0 e0       	ldi	r27, 0x00	; 0
    3a1c:	e3 e5       	ldi	r30, 0x53	; 83
    3a1e:	f0 e0       	ldi	r31, 0x00	; 0
    3a20:	80 81       	ld	r24, Z
    3a22:	80 61       	ori	r24, 0x10	; 16
    3a24:	8c 93       	st	X, r24
						SET_BIT(TCCR0,COM01);
    3a26:	a3 e5       	ldi	r26, 0x53	; 83
    3a28:	b0 e0       	ldi	r27, 0x00	; 0
    3a2a:	e3 e5       	ldi	r30, 0x53	; 83
    3a2c:	f0 e0       	ldi	r31, 0x00	; 0
    3a2e:	80 81       	ld	r24, Z
    3a30:	80 62       	ori	r24, 0x20	; 32
    3a32:	8c 93       	st	X, r24
								break;
							}

#endif
	//MASK FOR SCALLER THE FIRST 3 BITS
	TCCR0&=0XF8;
    3a34:	a3 e5       	ldi	r26, 0x53	; 83
    3a36:	b0 e0       	ldi	r27, 0x00	; 0
    3a38:	e3 e5       	ldi	r30, 0x53	; 83
    3a3a:	f0 e0       	ldi	r31, 0x00	; 0
    3a3c:	80 81       	ld	r24, Z
    3a3e:	88 7f       	andi	r24, 0xF8	; 248
    3a40:	8c 93       	st	X, r24
	//PUT THE SCALLER
	TCCR0|=scaler;
    3a42:	a3 e5       	ldi	r26, 0x53	; 83
    3a44:	b0 e0       	ldi	r27, 0x00	; 0
    3a46:	e3 e5       	ldi	r30, 0x53	; 83
    3a48:	f0 e0       	ldi	r31, 0x00	; 0
    3a4a:	90 81       	ld	r25, Z
    3a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    3a4e:	89 2b       	or	r24, r25
    3a50:	8c 93       	st	X, r24

}
    3a52:	27 96       	adiw	r28, 0x07	; 7
    3a54:	0f b6       	in	r0, 0x3f	; 63
    3a56:	f8 94       	cli
    3a58:	de bf       	out	0x3e, r29	; 62
    3a5a:	0f be       	out	0x3f, r0	; 63
    3a5c:	cd bf       	out	0x3d, r28	; 61
    3a5e:	cf 91       	pop	r28
    3a60:	df 91       	pop	r29
    3a62:	08 95       	ret

00003a64 <Timer0_OVInterrupt_Enable>:

void Timer0_OVInterrupt_Enable(void)
{
    3a64:	df 93       	push	r29
    3a66:	cf 93       	push	r28
    3a68:	cd b7       	in	r28, 0x3d	; 61
    3a6a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    3a6c:	a7 e5       	ldi	r26, 0x57	; 87
    3a6e:	b0 e0       	ldi	r27, 0x00	; 0
    3a70:	e7 e5       	ldi	r30, 0x57	; 87
    3a72:	f0 e0       	ldi	r31, 0x00	; 0
    3a74:	80 81       	ld	r24, Z
    3a76:	81 60       	ori	r24, 0x01	; 1
    3a78:	8c 93       	st	X, r24
}
    3a7a:	cf 91       	pop	r28
    3a7c:	df 91       	pop	r29
    3a7e:	08 95       	ret

00003a80 <Timer0_OVInterrupt_Disable>:
void Timer0_OVInterrupt_Disable(void)
{
    3a80:	df 93       	push	r29
    3a82:	cf 93       	push	r28
    3a84:	cd b7       	in	r28, 0x3d	; 61
    3a86:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE0);
    3a88:	a7 e5       	ldi	r26, 0x57	; 87
    3a8a:	b0 e0       	ldi	r27, 0x00	; 0
    3a8c:	e7 e5       	ldi	r30, 0x57	; 87
    3a8e:	f0 e0       	ldi	r31, 0x00	; 0
    3a90:	80 81       	ld	r24, Z
    3a92:	8e 7f       	andi	r24, 0xFE	; 254
    3a94:	8c 93       	st	X, r24
}
    3a96:	cf 91       	pop	r28
    3a98:	df 91       	pop	r29
    3a9a:	08 95       	ret

00003a9c <Timer0_OCInterrupt_Enable>:
void Timer0_OCInterrupt_Enable(void)
{
    3a9c:	df 93       	push	r29
    3a9e:	cf 93       	push	r28
    3aa0:	cd b7       	in	r28, 0x3d	; 61
    3aa2:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    3aa4:	a7 e5       	ldi	r26, 0x57	; 87
    3aa6:	b0 e0       	ldi	r27, 0x00	; 0
    3aa8:	e7 e5       	ldi	r30, 0x57	; 87
    3aaa:	f0 e0       	ldi	r31, 0x00	; 0
    3aac:	80 81       	ld	r24, Z
    3aae:	82 60       	ori	r24, 0x02	; 2
    3ab0:	8c 93       	st	X, r24
}
    3ab2:	cf 91       	pop	r28
    3ab4:	df 91       	pop	r29
    3ab6:	08 95       	ret

00003ab8 <Timer0_OCInterrupt_Disable>:

void Timer0_OCInterrupt_Disable(void)
{
    3ab8:	df 93       	push	r29
    3aba:	cf 93       	push	r28
    3abc:	cd b7       	in	r28, 0x3d	; 61
    3abe:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE0);
    3ac0:	a7 e5       	ldi	r26, 0x57	; 87
    3ac2:	b0 e0       	ldi	r27, 0x00	; 0
    3ac4:	e7 e5       	ldi	r30, 0x57	; 87
    3ac6:	f0 e0       	ldi	r31, 0x00	; 0
    3ac8:	80 81       	ld	r24, Z
    3aca:	8d 7f       	andi	r24, 0xFD	; 253
    3acc:	8c 93       	st	X, r24
}
    3ace:	cf 91       	pop	r28
    3ad0:	df 91       	pop	r29
    3ad2:	08 95       	ret

00003ad4 <Timer0_OCI_Set_Value>:

void Timer0_OCI_Set_Value(uint8 oc_value)
{
    3ad4:	df 93       	push	r29
    3ad6:	cf 93       	push	r28
    3ad8:	0f 92       	push	r0
    3ada:	cd b7       	in	r28, 0x3d	; 61
    3adc:	de b7       	in	r29, 0x3e	; 62
    3ade:	89 83       	std	Y+1, r24	; 0x01
	OCR0= oc_value;
    3ae0:	e1 e5       	ldi	r30, 0x51	; 81
    3ae2:	f0 e0       	ldi	r31, 0x00	; 0
    3ae4:	89 81       	ldd	r24, Y+1	; 0x01
    3ae6:	80 83       	st	Z, r24
}
    3ae8:	0f 90       	pop	r0
    3aea:	cf 91       	pop	r28
    3aec:	df 91       	pop	r29
    3aee:	08 95       	ret

00003af0 <Timer0_TCNT_Set_Value>:
void Timer0_TCNT_Set_Value(uint8 TCNT_value)
{
    3af0:	df 93       	push	r29
    3af2:	cf 93       	push	r28
    3af4:	0f 92       	push	r0
    3af6:	cd b7       	in	r28, 0x3d	; 61
    3af8:	de b7       	in	r29, 0x3e	; 62
    3afa:	89 83       	std	Y+1, r24	; 0x01
	TCNT0= TCNT_value;
    3afc:	e2 e5       	ldi	r30, 0x52	; 82
    3afe:	f0 e0       	ldi	r31, 0x00	; 0
    3b00:	89 81       	ldd	r24, Y+1	; 0x01
    3b02:	80 83       	st	Z, r24
}
    3b04:	0f 90       	pop	r0
    3b06:	cf 91       	pop	r28
    3b08:	df 91       	pop	r29
    3b0a:	08 95       	ret

00003b0c <Timer0_Get_Value>:
uint8 Timer0_Get_Value(void)
{
    3b0c:	df 93       	push	r29
    3b0e:	cf 93       	push	r28
    3b10:	cd b7       	in	r28, 0x3d	; 61
    3b12:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    3b14:	e2 e5       	ldi	r30, 0x52	; 82
    3b16:	f0 e0       	ldi	r31, 0x00	; 0
    3b18:	80 81       	ld	r24, Z
}
    3b1a:	cf 91       	pop	r28
    3b1c:	df 91       	pop	r29
    3b1e:	08 95       	ret

00003b20 <SPI_init>:

#include"SPI.h"
#include"stdlib.h"
void(*ptfunc_SPI)(void);
void SPI_init(SPI_config_t config)
{
    3b20:	df 93       	push	r29
    3b22:	cf 93       	push	r28
    3b24:	00 d0       	rcall	.+0      	; 0x3b26 <SPI_init+0x6>
    3b26:	00 d0       	rcall	.+0      	; 0x3b28 <SPI_init+0x8>
    3b28:	cd b7       	in	r28, 0x3d	; 61
    3b2a:	de b7       	in	r29, 0x3e	; 62
    3b2c:	69 83       	std	Y+1, r22	; 0x01
    3b2e:	7a 83       	std	Y+2, r23	; 0x02
    3b30:	8b 83       	std	Y+3, r24	; 0x03
    3b32:	9c 83       	std	Y+4, r25	; 0x04
	//BEHES YKON GDID EL CONTROL REGISTER
	SPCR=0X00;
    3b34:	ed e2       	ldi	r30, 0x2D	; 45
    3b36:	f0 e0       	ldi	r31, 0x00	; 0
    3b38:	10 82       	st	Z, r1
//ENABLE SPI
	SPCR|=(1<<SPE);
    3b3a:	ad e2       	ldi	r26, 0x2D	; 45
    3b3c:	b0 e0       	ldi	r27, 0x00	; 0
    3b3e:	ed e2       	ldi	r30, 0x2D	; 45
    3b40:	f0 e0       	ldi	r31, 0x00	; 0
    3b42:	80 81       	ld	r24, Z
    3b44:	80 64       	ori	r24, 0x40	; 64
    3b46:	8c 93       	st	X, r24
//if master

#if SPI_MODE==SPI_MASTER
//	DATA ORDER
	SPCR|=(config.Boreder<<DORD);
    3b48:	ad e2       	ldi	r26, 0x2D	; 45
    3b4a:	b0 e0       	ldi	r27, 0x00	; 0
    3b4c:	ed e2       	ldi	r30, 0x2D	; 45
    3b4e:	f0 e0       	ldi	r31, 0x00	; 0
    3b50:	80 81       	ld	r24, Z
    3b52:	28 2f       	mov	r18, r24
    3b54:	8a 81       	ldd	r24, Y+2	; 0x02
    3b56:	88 2f       	mov	r24, r24
    3b58:	90 e0       	ldi	r25, 0x00	; 0
    3b5a:	88 0f       	add	r24, r24
    3b5c:	99 1f       	adc	r25, r25
    3b5e:	82 95       	swap	r24
    3b60:	92 95       	swap	r25
    3b62:	90 7f       	andi	r25, 0xF0	; 240
    3b64:	98 27       	eor	r25, r24
    3b66:	80 7f       	andi	r24, 0xF0	; 240
    3b68:	98 27       	eor	r25, r24
    3b6a:	82 2b       	or	r24, r18
    3b6c:	8c 93       	st	X, r24
	//SET MODE
	SPCR|=(config.mode<<MSTR);
    3b6e:	ad e2       	ldi	r26, 0x2D	; 45
    3b70:	b0 e0       	ldi	r27, 0x00	; 0
    3b72:	ed e2       	ldi	r30, 0x2D	; 45
    3b74:	f0 e0       	ldi	r31, 0x00	; 0
    3b76:	80 81       	ld	r24, Z
    3b78:	28 2f       	mov	r18, r24
    3b7a:	89 81       	ldd	r24, Y+1	; 0x01
    3b7c:	88 2f       	mov	r24, r24
    3b7e:	90 e0       	ldi	r25, 0x00	; 0
    3b80:	82 95       	swap	r24
    3b82:	92 95       	swap	r25
    3b84:	90 7f       	andi	r25, 0xF0	; 240
    3b86:	98 27       	eor	r25, r24
    3b88:	80 7f       	andi	r24, 0xF0	; 240
    3b8a:	98 27       	eor	r25, r24
    3b8c:	82 2b       	or	r24, r18
    3b8e:	8c 93       	st	X, r24

	//FIRST MASK&PRESCALLER
	SPCR|=(config.prescaler&0x03);
    3b90:	ad e2       	ldi	r26, 0x2D	; 45
    3b92:	b0 e0       	ldi	r27, 0x00	; 0
    3b94:	ed e2       	ldi	r30, 0x2D	; 45
    3b96:	f0 e0       	ldi	r31, 0x00	; 0
    3b98:	80 81       	ld	r24, Z
    3b9a:	98 2f       	mov	r25, r24
    3b9c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b9e:	83 70       	andi	r24, 0x03	; 3
    3ba0:	89 2b       	or	r24, r25
    3ba2:	8c 93       	st	X, r24
	SPCR|=(config.prescaler>>2);
    3ba4:	ad e2       	ldi	r26, 0x2D	; 45
    3ba6:	b0 e0       	ldi	r27, 0x00	; 0
    3ba8:	ed e2       	ldi	r30, 0x2D	; 45
    3baa:	f0 e0       	ldi	r31, 0x00	; 0
    3bac:	90 81       	ld	r25, Z
    3bae:	8b 81       	ldd	r24, Y+3	; 0x03
    3bb0:	86 95       	lsr	r24
    3bb2:	86 95       	lsr	r24
    3bb4:	89 2b       	or	r24, r25
    3bb6:	8c 93       	st	X, r24

	//MOSI
	DIO_void_Set_Pin_Dirction(PORTB_ID,PIN2,OUTPUT);
    3bb8:	81 e0       	ldi	r24, 0x01	; 1
    3bba:	62 e0       	ldi	r22, 0x02	; 2
    3bbc:	41 e0       	ldi	r20, 0x01	; 1
    3bbe:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	//MISO
	DIO_void_Set_Pin_Dirction(PORTB_ID,PIN3,INPUT);
    3bc2:	81 e0       	ldi	r24, 0x01	; 1
    3bc4:	63 e0       	ldi	r22, 0x03	; 3
    3bc6:	40 e0       	ldi	r20, 0x00	; 0
    3bc8:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	//CLCK
	DIO_void_Set_Pin_Dirction(PORTB_ID,PIN1,OUTPUT);
    3bcc:	81 e0       	ldi	r24, 0x01	; 1
    3bce:	61 e0       	ldi	r22, 0x01	; 1
    3bd0:	41 e0       	ldi	r20, 0x01	; 1
    3bd2:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	//SS
	DIO_void_Set_Pin_Dirction(PORTB_ID,PIN0,OUTPUT);
    3bd6:	81 e0       	ldi	r24, 0x01	; 1
    3bd8:	60 e0       	ldi	r22, 0x00	; 0
    3bda:	41 e0       	ldi	r20, 0x01	; 1
    3bdc:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
		DIO_void_Set_Pin_Dirction(PORTB_ID,PIN1,INPUT);
		//SS
		DIO_void_Set_Pin_Dirction(PORTB_ID,PIN0,INPUT);
#endif
	//ENABLE INTERRUPT
		SPCR|=(config.SPIEN<<SPIE);
    3be0:	ad e2       	ldi	r26, 0x2D	; 45
    3be2:	b0 e0       	ldi	r27, 0x00	; 0
    3be4:	ed e2       	ldi	r30, 0x2D	; 45
    3be6:	f0 e0       	ldi	r31, 0x00	; 0
    3be8:	80 81       	ld	r24, Z
    3bea:	28 2f       	mov	r18, r24
    3bec:	8c 81       	ldd	r24, Y+4	; 0x04
    3bee:	88 2f       	mov	r24, r24
    3bf0:	90 e0       	ldi	r25, 0x00	; 0
    3bf2:	96 95       	lsr	r25
    3bf4:	98 2f       	mov	r25, r24
    3bf6:	88 27       	eor	r24, r24
    3bf8:	97 95       	ror	r25
    3bfa:	87 95       	ror	r24
    3bfc:	82 2b       	or	r24, r18
    3bfe:	8c 93       	st	X, r24





}
    3c00:	0f 90       	pop	r0
    3c02:	0f 90       	pop	r0
    3c04:	0f 90       	pop	r0
    3c06:	0f 90       	pop	r0
    3c08:	cf 91       	pop	r28
    3c0a:	df 91       	pop	r29
    3c0c:	08 95       	ret

00003c0e <SPI_send_byte>:
void SPI_send_byte(SPI_config_t config,uint8 data)
{
    3c0e:	df 93       	push	r29
    3c10:	cf 93       	push	r28
    3c12:	00 d0       	rcall	.+0      	; 0x3c14 <SPI_send_byte+0x6>
    3c14:	00 d0       	rcall	.+0      	; 0x3c16 <SPI_send_byte+0x8>
    3c16:	0f 92       	push	r0
    3c18:	cd b7       	in	r28, 0x3d	; 61
    3c1a:	de b7       	in	r29, 0x3e	; 62
    3c1c:	69 83       	std	Y+1, r22	; 0x01
    3c1e:	7a 83       	std	Y+2, r23	; 0x02
    3c20:	8b 83       	std	Y+3, r24	; 0x03
    3c22:	9c 83       	std	Y+4, r25	; 0x04
    3c24:	4d 83       	std	Y+5, r20	; 0x05
	//ENABLE SLAVE
	DIO_void_Set_Pin_Value(PORTB_ID,PIN0,LOW);
    3c26:	81 e0       	ldi	r24, 0x01	; 1
    3c28:	60 e0       	ldi	r22, 0x00	; 0
    3c2a:	40 e0       	ldi	r20, 0x00	; 0
    3c2c:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
SPDR=data;
    3c30:	ef e2       	ldi	r30, 0x2F	; 47
    3c32:	f0 e0       	ldi	r31, 0x00	; 0
    3c34:	8d 81       	ldd	r24, Y+5	; 0x05
    3c36:	80 83       	st	Z, r24
if(config.SPIEN)
    3c38:	8c 81       	ldd	r24, Y+4	; 0x04
    3c3a:	88 23       	and	r24, r24
    3c3c:	29 f4       	brne	.+10     	; 0x3c48 <SPI_send_byte+0x3a>
{

}
else
{
	while((SPSR&(1<<SPIF))==0);
    3c3e:	ee e2       	ldi	r30, 0x2E	; 46
    3c40:	f0 e0       	ldi	r31, 0x00	; 0
    3c42:	80 81       	ld	r24, Z
    3c44:	88 23       	and	r24, r24
    3c46:	dc f7       	brge	.-10     	; 0x3c3e <SPI_send_byte+0x30>
}
//disable SLAVE
DIO_void_Set_Pin_Value(PORTB_ID,PIN0,HIGH);
    3c48:	81 e0       	ldi	r24, 0x01	; 1
    3c4a:	60 e0       	ldi	r22, 0x00	; 0
    3c4c:	41 e0       	ldi	r20, 0x01	; 1
    3c4e:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
}
    3c52:	0f 90       	pop	r0
    3c54:	0f 90       	pop	r0
    3c56:	0f 90       	pop	r0
    3c58:	0f 90       	pop	r0
    3c5a:	0f 90       	pop	r0
    3c5c:	cf 91       	pop	r28
    3c5e:	df 91       	pop	r29
    3c60:	08 95       	ret

00003c62 <SPI_recv_byte>:
uint8 SPI_recv_byte(SPI_config_t config)
{
    3c62:	df 93       	push	r29
    3c64:	cf 93       	push	r28
    3c66:	00 d0       	rcall	.+0      	; 0x3c68 <SPI_recv_byte+0x6>
    3c68:	00 d0       	rcall	.+0      	; 0x3c6a <SPI_recv_byte+0x8>
    3c6a:	cd b7       	in	r28, 0x3d	; 61
    3c6c:	de b7       	in	r29, 0x3e	; 62
    3c6e:	69 83       	std	Y+1, r22	; 0x01
    3c70:	7a 83       	std	Y+2, r23	; 0x02
    3c72:	8b 83       	std	Y+3, r24	; 0x03
    3c74:	9c 83       	std	Y+4, r25	; 0x04

	if(config.SPIEN)
    3c76:	8c 81       	ldd	r24, Y+4	; 0x04
    3c78:	88 23       	and	r24, r24
    3c7a:	29 f4       	brne	.+10     	; 0x3c86 <SPI_recv_byte+0x24>
	{

	}
	else{
	while((SPSR&(1<<SPIF))==0);
    3c7c:	ee e2       	ldi	r30, 0x2E	; 46
    3c7e:	f0 e0       	ldi	r31, 0x00	; 0
    3c80:	80 81       	ld	r24, Z
    3c82:	88 23       	and	r24, r24
    3c84:	dc f7       	brge	.-10     	; 0x3c7c <SPI_recv_byte+0x1a>
	}
	return SPDR;
    3c86:	ef e2       	ldi	r30, 0x2F	; 47
    3c88:	f0 e0       	ldi	r31, 0x00	; 0
    3c8a:	80 81       	ld	r24, Z
}
    3c8c:	0f 90       	pop	r0
    3c8e:	0f 90       	pop	r0
    3c90:	0f 90       	pop	r0
    3c92:	0f 90       	pop	r0
    3c94:	cf 91       	pop	r28
    3c96:	df 91       	pop	r29
    3c98:	08 95       	ret

00003c9a <SPI_send_bytes>:


void SPI_send_bytes(SPI_config_t config,uint8 *data,uint8 buf)
{
    3c9a:	df 93       	push	r29
    3c9c:	cf 93       	push	r28
    3c9e:	cd b7       	in	r28, 0x3d	; 61
    3ca0:	de b7       	in	r29, 0x3e	; 62
    3ca2:	27 97       	sbiw	r28, 0x07	; 7
    3ca4:	0f b6       	in	r0, 0x3f	; 63
    3ca6:	f8 94       	cli
    3ca8:	de bf       	out	0x3e, r29	; 62
    3caa:	0f be       	out	0x3f, r0	; 63
    3cac:	cd bf       	out	0x3d, r28	; 61
    3cae:	69 83       	std	Y+1, r22	; 0x01
    3cb0:	7a 83       	std	Y+2, r23	; 0x02
    3cb2:	8b 83       	std	Y+3, r24	; 0x03
    3cb4:	9c 83       	std	Y+4, r25	; 0x04
    3cb6:	5e 83       	std	Y+6, r21	; 0x06
    3cb8:	4d 83       	std	Y+5, r20	; 0x05
    3cba:	2f 83       	std	Y+7, r18	; 0x07

	//ENABLE SLAVE
	DIO_void_Set_Pin_Value(PORTB_ID,PIN0,LOW);
    3cbc:	81 e0       	ldi	r24, 0x01	; 1
    3cbe:	60 e0       	ldi	r22, 0x00	; 0
    3cc0:	40 e0       	ldi	r20, 0x00	; 0
    3cc2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>


if(config.SPIEN)
    3cc6:	8c 81       	ldd	r24, Y+4	; 0x04
    3cc8:	88 23       	and	r24, r24
    3cca:	d1 f0       	breq	.+52     	; 0x3d00 <SPI_send_bytes+0x66>
{
	SPDR=*data;
    3ccc:	ef e2       	ldi	r30, 0x2F	; 47
    3cce:	f0 e0       	ldi	r31, 0x00	; 0
    3cd0:	ad 81       	ldd	r26, Y+5	; 0x05
    3cd2:	be 81       	ldd	r27, Y+6	; 0x06
    3cd4:	8c 91       	ld	r24, X
    3cd6:	80 83       	st	Z, r24
    3cd8:	16 c0       	rjmp	.+44     	; 0x3d06 <SPI_send_bytes+0x6c>
{

while(buf)
{

	SPDR=*data;
    3cda:	ef e2       	ldi	r30, 0x2F	; 47
    3cdc:	f0 e0       	ldi	r31, 0x00	; 0
    3cde:	ad 81       	ldd	r26, Y+5	; 0x05
    3ce0:	be 81       	ldd	r27, Y+6	; 0x06
    3ce2:	8c 91       	ld	r24, X
    3ce4:	80 83       	st	Z, r24
	while((SPSR&(1<<SPIF))==0);
    3ce6:	ee e2       	ldi	r30, 0x2E	; 46
    3ce8:	f0 e0       	ldi	r31, 0x00	; 0
    3cea:	80 81       	ld	r24, Z
    3cec:	88 23       	and	r24, r24
    3cee:	dc f7       	brge	.-10     	; 0x3ce6 <SPI_send_bytes+0x4c>
data++;
    3cf0:	8d 81       	ldd	r24, Y+5	; 0x05
    3cf2:	9e 81       	ldd	r25, Y+6	; 0x06
    3cf4:	01 96       	adiw	r24, 0x01	; 1
    3cf6:	9e 83       	std	Y+6, r25	; 0x06
    3cf8:	8d 83       	std	Y+5, r24	; 0x05
--buf;
    3cfa:	8f 81       	ldd	r24, Y+7	; 0x07
    3cfc:	81 50       	subi	r24, 0x01	; 1
    3cfe:	8f 83       	std	Y+7, r24	; 0x07
	SPDR=*data;
}
else
{

while(buf)
    3d00:	8f 81       	ldd	r24, Y+7	; 0x07
    3d02:	88 23       	and	r24, r24
    3d04:	51 f7       	brne	.-44     	; 0x3cda <SPI_send_bytes+0x40>
--buf;
}

}
//disable SLAVE
DIO_void_Set_Pin_Value(PORTB_ID,PIN0,HIGH);
    3d06:	81 e0       	ldi	r24, 0x01	; 1
    3d08:	60 e0       	ldi	r22, 0x00	; 0
    3d0a:	41 e0       	ldi	r20, 0x01	; 1
    3d0c:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
}
    3d10:	27 96       	adiw	r28, 0x07	; 7
    3d12:	0f b6       	in	r0, 0x3f	; 63
    3d14:	f8 94       	cli
    3d16:	de bf       	out	0x3e, r29	; 62
    3d18:	0f be       	out	0x3f, r0	; 63
    3d1a:	cd bf       	out	0x3d, r28	; 61
    3d1c:	cf 91       	pop	r28
    3d1e:	df 91       	pop	r29
    3d20:	08 95       	ret

00003d22 <SPI_recv_bytes>:


uint8 *SPI_recv_bytes(SPI_config_t config,uint8 buf)
{
    3d22:	df 93       	push	r29
    3d24:	cf 93       	push	r28
    3d26:	cd b7       	in	r28, 0x3d	; 61
    3d28:	de b7       	in	r29, 0x3e	; 62
    3d2a:	28 97       	sbiw	r28, 0x08	; 8
    3d2c:	0f b6       	in	r0, 0x3f	; 63
    3d2e:	f8 94       	cli
    3d30:	de bf       	out	0x3e, r29	; 62
    3d32:	0f be       	out	0x3f, r0	; 63
    3d34:	cd bf       	out	0x3d, r28	; 61
    3d36:	6c 83       	std	Y+4, r22	; 0x04
    3d38:	7d 83       	std	Y+5, r23	; 0x05
    3d3a:	8e 83       	std	Y+6, r24	; 0x06
    3d3c:	9f 83       	std	Y+7, r25	; 0x07
    3d3e:	48 87       	std	Y+8, r20	; 0x08

	uint8 *ptr=(uint8*)malloc(buf*sizeof(uint8));
    3d40:	88 85       	ldd	r24, Y+8	; 0x08
    3d42:	88 2f       	mov	r24, r24
    3d44:	90 e0       	ldi	r25, 0x00	; 0
    3d46:	0e 94 8f 3e 	call	0x7d1e	; 0x7d1e <malloc>
    3d4a:	9b 83       	std	Y+3, r25	; 0x03
    3d4c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    3d4e:	19 82       	std	Y+1, r1	; 0x01
	if(config.SPIEN)
    3d50:	8f 81       	ldd	r24, Y+7	; 0x07
    3d52:	88 23       	and	r24, r24
    3d54:	21 f1       	breq	.+72     	; 0x3d9e <SPI_recv_bytes+0x7c>
	{
		ptr[i]=SPDR;
    3d56:	89 81       	ldd	r24, Y+1	; 0x01
    3d58:	28 2f       	mov	r18, r24
    3d5a:	30 e0       	ldi	r19, 0x00	; 0
    3d5c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d5e:	9b 81       	ldd	r25, Y+3	; 0x03
    3d60:	dc 01       	movw	r26, r24
    3d62:	a2 0f       	add	r26, r18
    3d64:	b3 1f       	adc	r27, r19
    3d66:	ef e2       	ldi	r30, 0x2F	; 47
    3d68:	f0 e0       	ldi	r31, 0x00	; 0
    3d6a:	80 81       	ld	r24, Z
    3d6c:	8c 93       	st	X, r24
    3d6e:	1a c0       	rjmp	.+52     	; 0x3da4 <SPI_recv_bytes+0x82>
	}
	else{

		while(buf)
		{
	while((SPSR&(1<<SPIF))==0);
    3d70:	ee e2       	ldi	r30, 0x2E	; 46
    3d72:	f0 e0       	ldi	r31, 0x00	; 0
    3d74:	80 81       	ld	r24, Z
    3d76:	88 23       	and	r24, r24
    3d78:	dc f7       	brge	.-10     	; 0x3d70 <SPI_recv_bytes+0x4e>
	ptr[i]=SPDR;
    3d7a:	89 81       	ldd	r24, Y+1	; 0x01
    3d7c:	28 2f       	mov	r18, r24
    3d7e:	30 e0       	ldi	r19, 0x00	; 0
    3d80:	8a 81       	ldd	r24, Y+2	; 0x02
    3d82:	9b 81       	ldd	r25, Y+3	; 0x03
    3d84:	dc 01       	movw	r26, r24
    3d86:	a2 0f       	add	r26, r18
    3d88:	b3 1f       	adc	r27, r19
    3d8a:	ef e2       	ldi	r30, 0x2F	; 47
    3d8c:	f0 e0       	ldi	r31, 0x00	; 0
    3d8e:	80 81       	ld	r24, Z
    3d90:	8c 93       	st	X, r24
	i++;
    3d92:	89 81       	ldd	r24, Y+1	; 0x01
    3d94:	8f 5f       	subi	r24, 0xFF	; 255
    3d96:	89 83       	std	Y+1, r24	; 0x01
	--buf;
    3d98:	88 85       	ldd	r24, Y+8	; 0x08
    3d9a:	81 50       	subi	r24, 0x01	; 1
    3d9c:	88 87       	std	Y+8, r24	; 0x08
	{
		ptr[i]=SPDR;
	}
	else{

		while(buf)
    3d9e:	88 85       	ldd	r24, Y+8	; 0x08
    3da0:	88 23       	and	r24, r24
    3da2:	31 f7       	brne	.-52     	; 0x3d70 <SPI_recv_bytes+0x4e>
	ptr[i]=SPDR;
	i++;
	--buf;
		}
	}
	return ptr;
    3da4:	8a 81       	ldd	r24, Y+2	; 0x02
    3da6:	9b 81       	ldd	r25, Y+3	; 0x03
}
    3da8:	28 96       	adiw	r28, 0x08	; 8
    3daa:	0f b6       	in	r0, 0x3f	; 63
    3dac:	f8 94       	cli
    3dae:	de bf       	out	0x3e, r29	; 62
    3db0:	0f be       	out	0x3f, r0	; 63
    3db2:	cd bf       	out	0x3d, r28	; 61
    3db4:	cf 91       	pop	r28
    3db6:	df 91       	pop	r29
    3db8:	08 95       	ret

00003dba <DIO_void_Set_Pin_Dirction>:
#include "DIO.h"
#include "utils.h"
#include"memmap128.h"

void DIO_void_Set_Pin_Dirction(port_no_type port_no, bit_no_type bit_no, direction_type direction)
{
    3dba:	df 93       	push	r29
    3dbc:	cf 93       	push	r28
    3dbe:	cd b7       	in	r28, 0x3d	; 61
    3dc0:	de b7       	in	r29, 0x3e	; 62
    3dc2:	27 97       	sbiw	r28, 0x07	; 7
    3dc4:	0f b6       	in	r0, 0x3f	; 63
    3dc6:	f8 94       	cli
    3dc8:	de bf       	out	0x3e, r29	; 62
    3dca:	0f be       	out	0x3f, r0	; 63
    3dcc:	cd bf       	out	0x3d, r28	; 61
    3dce:	89 83       	std	Y+1, r24	; 0x01
    3dd0:	6a 83       	std	Y+2, r22	; 0x02
    3dd2:	4b 83       	std	Y+3, r20	; 0x03
	if(direction == INPUT)
    3dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    3dd6:	88 23       	and	r24, r24
    3dd8:	09 f0       	breq	.+2      	; 0x3ddc <DIO_void_Set_Pin_Dirction+0x22>
    3dda:	c6 c0       	rjmp	.+396    	; 0x3f68 <DIO_void_Set_Pin_Dirction+0x1ae>
	{
		switch(port_no)
    3ddc:	89 81       	ldd	r24, Y+1	; 0x01
    3dde:	28 2f       	mov	r18, r24
    3de0:	30 e0       	ldi	r19, 0x00	; 0
    3de2:	3f 83       	std	Y+7, r19	; 0x07
    3de4:	2e 83       	std	Y+6, r18	; 0x06
    3de6:	8e 81       	ldd	r24, Y+6	; 0x06
    3de8:	9f 81       	ldd	r25, Y+7	; 0x07
    3dea:	83 30       	cpi	r24, 0x03	; 3
    3dec:	91 05       	cpc	r25, r1
    3dee:	09 f4       	brne	.+2      	; 0x3df2 <DIO_void_Set_Pin_Dirction+0x38>
    3df0:	67 c0       	rjmp	.+206    	; 0x3ec0 <DIO_void_Set_Pin_Dirction+0x106>
    3df2:	2e 81       	ldd	r18, Y+6	; 0x06
    3df4:	3f 81       	ldd	r19, Y+7	; 0x07
    3df6:	24 30       	cpi	r18, 0x04	; 4
    3df8:	31 05       	cpc	r19, r1
    3dfa:	84 f4       	brge	.+32     	; 0x3e1c <DIO_void_Set_Pin_Dirction+0x62>
    3dfc:	8e 81       	ldd	r24, Y+6	; 0x06
    3dfe:	9f 81       	ldd	r25, Y+7	; 0x07
    3e00:	81 30       	cpi	r24, 0x01	; 1
    3e02:	91 05       	cpc	r25, r1
    3e04:	99 f1       	breq	.+102    	; 0x3e6c <DIO_void_Set_Pin_Dirction+0xb2>
    3e06:	2e 81       	ldd	r18, Y+6	; 0x06
    3e08:	3f 81       	ldd	r19, Y+7	; 0x07
    3e0a:	22 30       	cpi	r18, 0x02	; 2
    3e0c:	31 05       	cpc	r19, r1
    3e0e:	0c f0       	brlt	.+2      	; 0x3e12 <DIO_void_Set_Pin_Dirction+0x58>
    3e10:	42 c0       	rjmp	.+132    	; 0x3e96 <DIO_void_Set_Pin_Dirction+0xdc>
    3e12:	8e 81       	ldd	r24, Y+6	; 0x06
    3e14:	9f 81       	ldd	r25, Y+7	; 0x07
    3e16:	00 97       	sbiw	r24, 0x00	; 0
    3e18:	a1 f0       	breq	.+40     	; 0x3e42 <DIO_void_Set_Pin_Dirction+0x88>
    3e1a:	68 c1       	rjmp	.+720    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
    3e1c:	2e 81       	ldd	r18, Y+6	; 0x06
    3e1e:	3f 81       	ldd	r19, Y+7	; 0x07
    3e20:	25 30       	cpi	r18, 0x05	; 5
    3e22:	31 05       	cpc	r19, r1
    3e24:	09 f4       	brne	.+2      	; 0x3e28 <DIO_void_Set_Pin_Dirction+0x6e>
    3e26:	76 c0       	rjmp	.+236    	; 0x3f14 <DIO_void_Set_Pin_Dirction+0x15a>
    3e28:	8e 81       	ldd	r24, Y+6	; 0x06
    3e2a:	9f 81       	ldd	r25, Y+7	; 0x07
    3e2c:	85 30       	cpi	r24, 0x05	; 5
    3e2e:	91 05       	cpc	r25, r1
    3e30:	0c f4       	brge	.+2      	; 0x3e34 <DIO_void_Set_Pin_Dirction+0x7a>
    3e32:	5b c0       	rjmp	.+182    	; 0x3eea <DIO_void_Set_Pin_Dirction+0x130>
    3e34:	2e 81       	ldd	r18, Y+6	; 0x06
    3e36:	3f 81       	ldd	r19, Y+7	; 0x07
    3e38:	26 30       	cpi	r18, 0x06	; 6
    3e3a:	31 05       	cpc	r19, r1
    3e3c:	09 f4       	brne	.+2      	; 0x3e40 <DIO_void_Set_Pin_Dirction+0x86>
    3e3e:	7f c0       	rjmp	.+254    	; 0x3f3e <DIO_void_Set_Pin_Dirction+0x184>
    3e40:	55 c1       	rjmp	.+682    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		{
		case PORTA_ID:CLR_BIT(DDRA,bit_no);break;
    3e42:	aa e3       	ldi	r26, 0x3A	; 58
    3e44:	b0 e0       	ldi	r27, 0x00	; 0
    3e46:	ea e3       	ldi	r30, 0x3A	; 58
    3e48:	f0 e0       	ldi	r31, 0x00	; 0
    3e4a:	80 81       	ld	r24, Z
    3e4c:	48 2f       	mov	r20, r24
    3e4e:	8a 81       	ldd	r24, Y+2	; 0x02
    3e50:	28 2f       	mov	r18, r24
    3e52:	30 e0       	ldi	r19, 0x00	; 0
    3e54:	81 e0       	ldi	r24, 0x01	; 1
    3e56:	90 e0       	ldi	r25, 0x00	; 0
    3e58:	02 2e       	mov	r0, r18
    3e5a:	02 c0       	rjmp	.+4      	; 0x3e60 <DIO_void_Set_Pin_Dirction+0xa6>
    3e5c:	88 0f       	add	r24, r24
    3e5e:	99 1f       	adc	r25, r25
    3e60:	0a 94       	dec	r0
    3e62:	e2 f7       	brpl	.-8      	; 0x3e5c <DIO_void_Set_Pin_Dirction+0xa2>
    3e64:	80 95       	com	r24
    3e66:	84 23       	and	r24, r20
    3e68:	8c 93       	st	X, r24
    3e6a:	40 c1       	rjmp	.+640    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTB_ID:CLR_BIT(DDRB,bit_no);break;
    3e6c:	a7 e3       	ldi	r26, 0x37	; 55
    3e6e:	b0 e0       	ldi	r27, 0x00	; 0
    3e70:	e7 e3       	ldi	r30, 0x37	; 55
    3e72:	f0 e0       	ldi	r31, 0x00	; 0
    3e74:	80 81       	ld	r24, Z
    3e76:	48 2f       	mov	r20, r24
    3e78:	8a 81       	ldd	r24, Y+2	; 0x02
    3e7a:	28 2f       	mov	r18, r24
    3e7c:	30 e0       	ldi	r19, 0x00	; 0
    3e7e:	81 e0       	ldi	r24, 0x01	; 1
    3e80:	90 e0       	ldi	r25, 0x00	; 0
    3e82:	02 2e       	mov	r0, r18
    3e84:	02 c0       	rjmp	.+4      	; 0x3e8a <DIO_void_Set_Pin_Dirction+0xd0>
    3e86:	88 0f       	add	r24, r24
    3e88:	99 1f       	adc	r25, r25
    3e8a:	0a 94       	dec	r0
    3e8c:	e2 f7       	brpl	.-8      	; 0x3e86 <DIO_void_Set_Pin_Dirction+0xcc>
    3e8e:	80 95       	com	r24
    3e90:	84 23       	and	r24, r20
    3e92:	8c 93       	st	X, r24
    3e94:	2b c1       	rjmp	.+598    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTC_ID:CLR_BIT(DDRC,bit_no);break;
    3e96:	a4 e3       	ldi	r26, 0x34	; 52
    3e98:	b0 e0       	ldi	r27, 0x00	; 0
    3e9a:	e4 e3       	ldi	r30, 0x34	; 52
    3e9c:	f0 e0       	ldi	r31, 0x00	; 0
    3e9e:	80 81       	ld	r24, Z
    3ea0:	48 2f       	mov	r20, r24
    3ea2:	8a 81       	ldd	r24, Y+2	; 0x02
    3ea4:	28 2f       	mov	r18, r24
    3ea6:	30 e0       	ldi	r19, 0x00	; 0
    3ea8:	81 e0       	ldi	r24, 0x01	; 1
    3eaa:	90 e0       	ldi	r25, 0x00	; 0
    3eac:	02 2e       	mov	r0, r18
    3eae:	02 c0       	rjmp	.+4      	; 0x3eb4 <DIO_void_Set_Pin_Dirction+0xfa>
    3eb0:	88 0f       	add	r24, r24
    3eb2:	99 1f       	adc	r25, r25
    3eb4:	0a 94       	dec	r0
    3eb6:	e2 f7       	brpl	.-8      	; 0x3eb0 <DIO_void_Set_Pin_Dirction+0xf6>
    3eb8:	80 95       	com	r24
    3eba:	84 23       	and	r24, r20
    3ebc:	8c 93       	st	X, r24
    3ebe:	16 c1       	rjmp	.+556    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTD_ID:CLR_BIT(DDRD,bit_no);break;
    3ec0:	a1 e3       	ldi	r26, 0x31	; 49
    3ec2:	b0 e0       	ldi	r27, 0x00	; 0
    3ec4:	e1 e3       	ldi	r30, 0x31	; 49
    3ec6:	f0 e0       	ldi	r31, 0x00	; 0
    3ec8:	80 81       	ld	r24, Z
    3eca:	48 2f       	mov	r20, r24
    3ecc:	8a 81       	ldd	r24, Y+2	; 0x02
    3ece:	28 2f       	mov	r18, r24
    3ed0:	30 e0       	ldi	r19, 0x00	; 0
    3ed2:	81 e0       	ldi	r24, 0x01	; 1
    3ed4:	90 e0       	ldi	r25, 0x00	; 0
    3ed6:	02 2e       	mov	r0, r18
    3ed8:	02 c0       	rjmp	.+4      	; 0x3ede <DIO_void_Set_Pin_Dirction+0x124>
    3eda:	88 0f       	add	r24, r24
    3edc:	99 1f       	adc	r25, r25
    3ede:	0a 94       	dec	r0
    3ee0:	e2 f7       	brpl	.-8      	; 0x3eda <DIO_void_Set_Pin_Dirction+0x120>
    3ee2:	80 95       	com	r24
    3ee4:	84 23       	and	r24, r20
    3ee6:	8c 93       	st	X, r24
    3ee8:	01 c1       	rjmp	.+514    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTE_ID:CLR_BIT(DDRE,bit_no);break;
    3eea:	a2 e2       	ldi	r26, 0x22	; 34
    3eec:	b0 e0       	ldi	r27, 0x00	; 0
    3eee:	e2 e2       	ldi	r30, 0x22	; 34
    3ef0:	f0 e0       	ldi	r31, 0x00	; 0
    3ef2:	80 81       	ld	r24, Z
    3ef4:	48 2f       	mov	r20, r24
    3ef6:	8a 81       	ldd	r24, Y+2	; 0x02
    3ef8:	28 2f       	mov	r18, r24
    3efa:	30 e0       	ldi	r19, 0x00	; 0
    3efc:	81 e0       	ldi	r24, 0x01	; 1
    3efe:	90 e0       	ldi	r25, 0x00	; 0
    3f00:	02 2e       	mov	r0, r18
    3f02:	02 c0       	rjmp	.+4      	; 0x3f08 <DIO_void_Set_Pin_Dirction+0x14e>
    3f04:	88 0f       	add	r24, r24
    3f06:	99 1f       	adc	r25, r25
    3f08:	0a 94       	dec	r0
    3f0a:	e2 f7       	brpl	.-8      	; 0x3f04 <DIO_void_Set_Pin_Dirction+0x14a>
    3f0c:	80 95       	com	r24
    3f0e:	84 23       	and	r24, r20
    3f10:	8c 93       	st	X, r24
    3f12:	ec c0       	rjmp	.+472    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTF_ID:CLR_BIT(DDRF,bit_no);break;
    3f14:	a1 e6       	ldi	r26, 0x61	; 97
    3f16:	b0 e0       	ldi	r27, 0x00	; 0
    3f18:	e1 e6       	ldi	r30, 0x61	; 97
    3f1a:	f0 e0       	ldi	r31, 0x00	; 0
    3f1c:	80 81       	ld	r24, Z
    3f1e:	48 2f       	mov	r20, r24
    3f20:	8a 81       	ldd	r24, Y+2	; 0x02
    3f22:	28 2f       	mov	r18, r24
    3f24:	30 e0       	ldi	r19, 0x00	; 0
    3f26:	81 e0       	ldi	r24, 0x01	; 1
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	02 2e       	mov	r0, r18
    3f2c:	02 c0       	rjmp	.+4      	; 0x3f32 <DIO_void_Set_Pin_Dirction+0x178>
    3f2e:	88 0f       	add	r24, r24
    3f30:	99 1f       	adc	r25, r25
    3f32:	0a 94       	dec	r0
    3f34:	e2 f7       	brpl	.-8      	; 0x3f2e <DIO_void_Set_Pin_Dirction+0x174>
    3f36:	80 95       	com	r24
    3f38:	84 23       	and	r24, r20
    3f3a:	8c 93       	st	X, r24
    3f3c:	d7 c0       	rjmp	.+430    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
	    case PORTG_ID:CLR_BIT(DDRG,bit_no);break;
    3f3e:	a4 e6       	ldi	r26, 0x64	; 100
    3f40:	b0 e0       	ldi	r27, 0x00	; 0
    3f42:	e4 e6       	ldi	r30, 0x64	; 100
    3f44:	f0 e0       	ldi	r31, 0x00	; 0
    3f46:	80 81       	ld	r24, Z
    3f48:	48 2f       	mov	r20, r24
    3f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    3f4c:	28 2f       	mov	r18, r24
    3f4e:	30 e0       	ldi	r19, 0x00	; 0
    3f50:	81 e0       	ldi	r24, 0x01	; 1
    3f52:	90 e0       	ldi	r25, 0x00	; 0
    3f54:	02 2e       	mov	r0, r18
    3f56:	02 c0       	rjmp	.+4      	; 0x3f5c <DIO_void_Set_Pin_Dirction+0x1a2>
    3f58:	88 0f       	add	r24, r24
    3f5a:	99 1f       	adc	r25, r25
    3f5c:	0a 94       	dec	r0
    3f5e:	e2 f7       	brpl	.-8      	; 0x3f58 <DIO_void_Set_Pin_Dirction+0x19e>
    3f60:	80 95       	com	r24
    3f62:	84 23       	and	r24, r20
    3f64:	8c 93       	st	X, r24
    3f66:	c2 c0       	rjmp	.+388    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>

		}
	}
	else if(direction == OUTPUT)
    3f68:	8b 81       	ldd	r24, Y+3	; 0x03
    3f6a:	81 30       	cpi	r24, 0x01	; 1
    3f6c:	09 f0       	breq	.+2      	; 0x3f70 <DIO_void_Set_Pin_Dirction+0x1b6>
    3f6e:	be c0       	rjmp	.+380    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
	{
		switch(port_no)
    3f70:	89 81       	ldd	r24, Y+1	; 0x01
    3f72:	28 2f       	mov	r18, r24
    3f74:	30 e0       	ldi	r19, 0x00	; 0
    3f76:	3d 83       	std	Y+5, r19	; 0x05
    3f78:	2c 83       	std	Y+4, r18	; 0x04
    3f7a:	8c 81       	ldd	r24, Y+4	; 0x04
    3f7c:	9d 81       	ldd	r25, Y+5	; 0x05
    3f7e:	83 30       	cpi	r24, 0x03	; 3
    3f80:	91 05       	cpc	r25, r1
    3f82:	09 f4       	brne	.+2      	; 0x3f86 <DIO_void_Set_Pin_Dirction+0x1cc>
    3f84:	64 c0       	rjmp	.+200    	; 0x404e <DIO_void_Set_Pin_Dirction+0x294>
    3f86:	2c 81       	ldd	r18, Y+4	; 0x04
    3f88:	3d 81       	ldd	r19, Y+5	; 0x05
    3f8a:	24 30       	cpi	r18, 0x04	; 4
    3f8c:	31 05       	cpc	r19, r1
    3f8e:	84 f4       	brge	.+32     	; 0x3fb0 <DIO_void_Set_Pin_Dirction+0x1f6>
    3f90:	8c 81       	ldd	r24, Y+4	; 0x04
    3f92:	9d 81       	ldd	r25, Y+5	; 0x05
    3f94:	81 30       	cpi	r24, 0x01	; 1
    3f96:	91 05       	cpc	r25, r1
    3f98:	91 f1       	breq	.+100    	; 0x3ffe <DIO_void_Set_Pin_Dirction+0x244>
    3f9a:	2c 81       	ldd	r18, Y+4	; 0x04
    3f9c:	3d 81       	ldd	r19, Y+5	; 0x05
    3f9e:	22 30       	cpi	r18, 0x02	; 2
    3fa0:	31 05       	cpc	r19, r1
    3fa2:	0c f0       	brlt	.+2      	; 0x3fa6 <DIO_void_Set_Pin_Dirction+0x1ec>
    3fa4:	40 c0       	rjmp	.+128    	; 0x4026 <DIO_void_Set_Pin_Dirction+0x26c>
    3fa6:	8c 81       	ldd	r24, Y+4	; 0x04
    3fa8:	9d 81       	ldd	r25, Y+5	; 0x05
    3faa:	00 97       	sbiw	r24, 0x00	; 0
    3fac:	a1 f0       	breq	.+40     	; 0x3fd6 <DIO_void_Set_Pin_Dirction+0x21c>
    3fae:	9e c0       	rjmp	.+316    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
    3fb0:	2c 81       	ldd	r18, Y+4	; 0x04
    3fb2:	3d 81       	ldd	r19, Y+5	; 0x05
    3fb4:	25 30       	cpi	r18, 0x05	; 5
    3fb6:	31 05       	cpc	r19, r1
    3fb8:	09 f4       	brne	.+2      	; 0x3fbc <DIO_void_Set_Pin_Dirction+0x202>
    3fba:	71 c0       	rjmp	.+226    	; 0x409e <DIO_void_Set_Pin_Dirction+0x2e4>
    3fbc:	8c 81       	ldd	r24, Y+4	; 0x04
    3fbe:	9d 81       	ldd	r25, Y+5	; 0x05
    3fc0:	85 30       	cpi	r24, 0x05	; 5
    3fc2:	91 05       	cpc	r25, r1
    3fc4:	0c f4       	brge	.+2      	; 0x3fc8 <DIO_void_Set_Pin_Dirction+0x20e>
    3fc6:	57 c0       	rjmp	.+174    	; 0x4076 <DIO_void_Set_Pin_Dirction+0x2bc>
    3fc8:	2c 81       	ldd	r18, Y+4	; 0x04
    3fca:	3d 81       	ldd	r19, Y+5	; 0x05
    3fcc:	26 30       	cpi	r18, 0x06	; 6
    3fce:	31 05       	cpc	r19, r1
    3fd0:	09 f4       	brne	.+2      	; 0x3fd4 <DIO_void_Set_Pin_Dirction+0x21a>
    3fd2:	79 c0       	rjmp	.+242    	; 0x40c6 <DIO_void_Set_Pin_Dirction+0x30c>
    3fd4:	8b c0       	rjmp	.+278    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		{
		case PORTA_ID:SET_BIT(DDRA,bit_no);break;
    3fd6:	aa e3       	ldi	r26, 0x3A	; 58
    3fd8:	b0 e0       	ldi	r27, 0x00	; 0
    3fda:	ea e3       	ldi	r30, 0x3A	; 58
    3fdc:	f0 e0       	ldi	r31, 0x00	; 0
    3fde:	80 81       	ld	r24, Z
    3fe0:	48 2f       	mov	r20, r24
    3fe2:	8a 81       	ldd	r24, Y+2	; 0x02
    3fe4:	28 2f       	mov	r18, r24
    3fe6:	30 e0       	ldi	r19, 0x00	; 0
    3fe8:	81 e0       	ldi	r24, 0x01	; 1
    3fea:	90 e0       	ldi	r25, 0x00	; 0
    3fec:	02 2e       	mov	r0, r18
    3fee:	02 c0       	rjmp	.+4      	; 0x3ff4 <DIO_void_Set_Pin_Dirction+0x23a>
    3ff0:	88 0f       	add	r24, r24
    3ff2:	99 1f       	adc	r25, r25
    3ff4:	0a 94       	dec	r0
    3ff6:	e2 f7       	brpl	.-8      	; 0x3ff0 <DIO_void_Set_Pin_Dirction+0x236>
    3ff8:	84 2b       	or	r24, r20
    3ffa:	8c 93       	st	X, r24
    3ffc:	77 c0       	rjmp	.+238    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTB_ID:SET_BIT(DDRB,bit_no);break;
    3ffe:	a7 e3       	ldi	r26, 0x37	; 55
    4000:	b0 e0       	ldi	r27, 0x00	; 0
    4002:	e7 e3       	ldi	r30, 0x37	; 55
    4004:	f0 e0       	ldi	r31, 0x00	; 0
    4006:	80 81       	ld	r24, Z
    4008:	48 2f       	mov	r20, r24
    400a:	8a 81       	ldd	r24, Y+2	; 0x02
    400c:	28 2f       	mov	r18, r24
    400e:	30 e0       	ldi	r19, 0x00	; 0
    4010:	81 e0       	ldi	r24, 0x01	; 1
    4012:	90 e0       	ldi	r25, 0x00	; 0
    4014:	02 2e       	mov	r0, r18
    4016:	02 c0       	rjmp	.+4      	; 0x401c <DIO_void_Set_Pin_Dirction+0x262>
    4018:	88 0f       	add	r24, r24
    401a:	99 1f       	adc	r25, r25
    401c:	0a 94       	dec	r0
    401e:	e2 f7       	brpl	.-8      	; 0x4018 <DIO_void_Set_Pin_Dirction+0x25e>
    4020:	84 2b       	or	r24, r20
    4022:	8c 93       	st	X, r24
    4024:	63 c0       	rjmp	.+198    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTC_ID:SET_BIT(DDRC,bit_no);break;
    4026:	a4 e3       	ldi	r26, 0x34	; 52
    4028:	b0 e0       	ldi	r27, 0x00	; 0
    402a:	e4 e3       	ldi	r30, 0x34	; 52
    402c:	f0 e0       	ldi	r31, 0x00	; 0
    402e:	80 81       	ld	r24, Z
    4030:	48 2f       	mov	r20, r24
    4032:	8a 81       	ldd	r24, Y+2	; 0x02
    4034:	28 2f       	mov	r18, r24
    4036:	30 e0       	ldi	r19, 0x00	; 0
    4038:	81 e0       	ldi	r24, 0x01	; 1
    403a:	90 e0       	ldi	r25, 0x00	; 0
    403c:	02 2e       	mov	r0, r18
    403e:	02 c0       	rjmp	.+4      	; 0x4044 <DIO_void_Set_Pin_Dirction+0x28a>
    4040:	88 0f       	add	r24, r24
    4042:	99 1f       	adc	r25, r25
    4044:	0a 94       	dec	r0
    4046:	e2 f7       	brpl	.-8      	; 0x4040 <DIO_void_Set_Pin_Dirction+0x286>
    4048:	84 2b       	or	r24, r20
    404a:	8c 93       	st	X, r24
    404c:	4f c0       	rjmp	.+158    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTD_ID:SET_BIT(DDRD,bit_no);break;
    404e:	a1 e3       	ldi	r26, 0x31	; 49
    4050:	b0 e0       	ldi	r27, 0x00	; 0
    4052:	e1 e3       	ldi	r30, 0x31	; 49
    4054:	f0 e0       	ldi	r31, 0x00	; 0
    4056:	80 81       	ld	r24, Z
    4058:	48 2f       	mov	r20, r24
    405a:	8a 81       	ldd	r24, Y+2	; 0x02
    405c:	28 2f       	mov	r18, r24
    405e:	30 e0       	ldi	r19, 0x00	; 0
    4060:	81 e0       	ldi	r24, 0x01	; 1
    4062:	90 e0       	ldi	r25, 0x00	; 0
    4064:	02 2e       	mov	r0, r18
    4066:	02 c0       	rjmp	.+4      	; 0x406c <DIO_void_Set_Pin_Dirction+0x2b2>
    4068:	88 0f       	add	r24, r24
    406a:	99 1f       	adc	r25, r25
    406c:	0a 94       	dec	r0
    406e:	e2 f7       	brpl	.-8      	; 0x4068 <DIO_void_Set_Pin_Dirction+0x2ae>
    4070:	84 2b       	or	r24, r20
    4072:	8c 93       	st	X, r24
    4074:	3b c0       	rjmp	.+118    	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTE_ID:SET_BIT(DDRE,bit_no);break;
    4076:	a2 e2       	ldi	r26, 0x22	; 34
    4078:	b0 e0       	ldi	r27, 0x00	; 0
    407a:	e2 e2       	ldi	r30, 0x22	; 34
    407c:	f0 e0       	ldi	r31, 0x00	; 0
    407e:	80 81       	ld	r24, Z
    4080:	48 2f       	mov	r20, r24
    4082:	8a 81       	ldd	r24, Y+2	; 0x02
    4084:	28 2f       	mov	r18, r24
    4086:	30 e0       	ldi	r19, 0x00	; 0
    4088:	81 e0       	ldi	r24, 0x01	; 1
    408a:	90 e0       	ldi	r25, 0x00	; 0
    408c:	02 2e       	mov	r0, r18
    408e:	02 c0       	rjmp	.+4      	; 0x4094 <DIO_void_Set_Pin_Dirction+0x2da>
    4090:	88 0f       	add	r24, r24
    4092:	99 1f       	adc	r25, r25
    4094:	0a 94       	dec	r0
    4096:	e2 f7       	brpl	.-8      	; 0x4090 <DIO_void_Set_Pin_Dirction+0x2d6>
    4098:	84 2b       	or	r24, r20
    409a:	8c 93       	st	X, r24
    409c:	27 c0       	rjmp	.+78     	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTF_ID:SET_BIT(DDRF,bit_no);break;
    409e:	a1 e6       	ldi	r26, 0x61	; 97
    40a0:	b0 e0       	ldi	r27, 0x00	; 0
    40a2:	e1 e6       	ldi	r30, 0x61	; 97
    40a4:	f0 e0       	ldi	r31, 0x00	; 0
    40a6:	80 81       	ld	r24, Z
    40a8:	48 2f       	mov	r20, r24
    40aa:	8a 81       	ldd	r24, Y+2	; 0x02
    40ac:	28 2f       	mov	r18, r24
    40ae:	30 e0       	ldi	r19, 0x00	; 0
    40b0:	81 e0       	ldi	r24, 0x01	; 1
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	02 2e       	mov	r0, r18
    40b6:	02 c0       	rjmp	.+4      	; 0x40bc <DIO_void_Set_Pin_Dirction+0x302>
    40b8:	88 0f       	add	r24, r24
    40ba:	99 1f       	adc	r25, r25
    40bc:	0a 94       	dec	r0
    40be:	e2 f7       	brpl	.-8      	; 0x40b8 <DIO_void_Set_Pin_Dirction+0x2fe>
    40c0:	84 2b       	or	r24, r20
    40c2:	8c 93       	st	X, r24
    40c4:	13 c0       	rjmp	.+38     	; 0x40ec <DIO_void_Set_Pin_Dirction+0x332>
		case PORTG_ID:SET_BIT(DDRG,bit_no);break;
    40c6:	a4 e6       	ldi	r26, 0x64	; 100
    40c8:	b0 e0       	ldi	r27, 0x00	; 0
    40ca:	e4 e6       	ldi	r30, 0x64	; 100
    40cc:	f0 e0       	ldi	r31, 0x00	; 0
    40ce:	80 81       	ld	r24, Z
    40d0:	48 2f       	mov	r20, r24
    40d2:	8a 81       	ldd	r24, Y+2	; 0x02
    40d4:	28 2f       	mov	r18, r24
    40d6:	30 e0       	ldi	r19, 0x00	; 0
    40d8:	81 e0       	ldi	r24, 0x01	; 1
    40da:	90 e0       	ldi	r25, 0x00	; 0
    40dc:	02 2e       	mov	r0, r18
    40de:	02 c0       	rjmp	.+4      	; 0x40e4 <DIO_void_Set_Pin_Dirction+0x32a>
    40e0:	88 0f       	add	r24, r24
    40e2:	99 1f       	adc	r25, r25
    40e4:	0a 94       	dec	r0
    40e6:	e2 f7       	brpl	.-8      	; 0x40e0 <DIO_void_Set_Pin_Dirction+0x326>
    40e8:	84 2b       	or	r24, r20
    40ea:	8c 93       	st	X, r24
		}
	}
}
    40ec:	27 96       	adiw	r28, 0x07	; 7
    40ee:	0f b6       	in	r0, 0x3f	; 63
    40f0:	f8 94       	cli
    40f2:	de bf       	out	0x3e, r29	; 62
    40f4:	0f be       	out	0x3f, r0	; 63
    40f6:	cd bf       	out	0x3d, r28	; 61
    40f8:	cf 91       	pop	r28
    40fa:	df 91       	pop	r29
    40fc:	08 95       	ret

000040fe <DIO_void_Set_Pin_Value>:

void DIO_void_Set_Pin_Value(port_no_type port_no, bit_no_type bit_no, value_type value)
{
    40fe:	df 93       	push	r29
    4100:	cf 93       	push	r28
    4102:	cd b7       	in	r28, 0x3d	; 61
    4104:	de b7       	in	r29, 0x3e	; 62
    4106:	27 97       	sbiw	r28, 0x07	; 7
    4108:	0f b6       	in	r0, 0x3f	; 63
    410a:	f8 94       	cli
    410c:	de bf       	out	0x3e, r29	; 62
    410e:	0f be       	out	0x3f, r0	; 63
    4110:	cd bf       	out	0x3d, r28	; 61
    4112:	89 83       	std	Y+1, r24	; 0x01
    4114:	6a 83       	std	Y+2, r22	; 0x02
    4116:	4b 83       	std	Y+3, r20	; 0x03
	if(value == LOW)
    4118:	8b 81       	ldd	r24, Y+3	; 0x03
    411a:	88 23       	and	r24, r24
    411c:	09 f0       	breq	.+2      	; 0x4120 <DIO_void_Set_Pin_Value+0x22>
    411e:	c6 c0       	rjmp	.+396    	; 0x42ac <DIO_void_Set_Pin_Value+0x1ae>
	{
		switch(port_no)
    4120:	89 81       	ldd	r24, Y+1	; 0x01
    4122:	28 2f       	mov	r18, r24
    4124:	30 e0       	ldi	r19, 0x00	; 0
    4126:	3f 83       	std	Y+7, r19	; 0x07
    4128:	2e 83       	std	Y+6, r18	; 0x06
    412a:	8e 81       	ldd	r24, Y+6	; 0x06
    412c:	9f 81       	ldd	r25, Y+7	; 0x07
    412e:	83 30       	cpi	r24, 0x03	; 3
    4130:	91 05       	cpc	r25, r1
    4132:	09 f4       	brne	.+2      	; 0x4136 <DIO_void_Set_Pin_Value+0x38>
    4134:	67 c0       	rjmp	.+206    	; 0x4204 <DIO_void_Set_Pin_Value+0x106>
    4136:	2e 81       	ldd	r18, Y+6	; 0x06
    4138:	3f 81       	ldd	r19, Y+7	; 0x07
    413a:	24 30       	cpi	r18, 0x04	; 4
    413c:	31 05       	cpc	r19, r1
    413e:	84 f4       	brge	.+32     	; 0x4160 <DIO_void_Set_Pin_Value+0x62>
    4140:	8e 81       	ldd	r24, Y+6	; 0x06
    4142:	9f 81       	ldd	r25, Y+7	; 0x07
    4144:	81 30       	cpi	r24, 0x01	; 1
    4146:	91 05       	cpc	r25, r1
    4148:	99 f1       	breq	.+102    	; 0x41b0 <DIO_void_Set_Pin_Value+0xb2>
    414a:	2e 81       	ldd	r18, Y+6	; 0x06
    414c:	3f 81       	ldd	r19, Y+7	; 0x07
    414e:	22 30       	cpi	r18, 0x02	; 2
    4150:	31 05       	cpc	r19, r1
    4152:	0c f0       	brlt	.+2      	; 0x4156 <DIO_void_Set_Pin_Value+0x58>
    4154:	42 c0       	rjmp	.+132    	; 0x41da <DIO_void_Set_Pin_Value+0xdc>
    4156:	8e 81       	ldd	r24, Y+6	; 0x06
    4158:	9f 81       	ldd	r25, Y+7	; 0x07
    415a:	00 97       	sbiw	r24, 0x00	; 0
    415c:	a1 f0       	breq	.+40     	; 0x4186 <DIO_void_Set_Pin_Value+0x88>
    415e:	68 c1       	rjmp	.+720    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
    4160:	2e 81       	ldd	r18, Y+6	; 0x06
    4162:	3f 81       	ldd	r19, Y+7	; 0x07
    4164:	25 30       	cpi	r18, 0x05	; 5
    4166:	31 05       	cpc	r19, r1
    4168:	09 f4       	brne	.+2      	; 0x416c <DIO_void_Set_Pin_Value+0x6e>
    416a:	76 c0       	rjmp	.+236    	; 0x4258 <DIO_void_Set_Pin_Value+0x15a>
    416c:	8e 81       	ldd	r24, Y+6	; 0x06
    416e:	9f 81       	ldd	r25, Y+7	; 0x07
    4170:	85 30       	cpi	r24, 0x05	; 5
    4172:	91 05       	cpc	r25, r1
    4174:	0c f4       	brge	.+2      	; 0x4178 <DIO_void_Set_Pin_Value+0x7a>
    4176:	5b c0       	rjmp	.+182    	; 0x422e <DIO_void_Set_Pin_Value+0x130>
    4178:	2e 81       	ldd	r18, Y+6	; 0x06
    417a:	3f 81       	ldd	r19, Y+7	; 0x07
    417c:	26 30       	cpi	r18, 0x06	; 6
    417e:	31 05       	cpc	r19, r1
    4180:	09 f4       	brne	.+2      	; 0x4184 <DIO_void_Set_Pin_Value+0x86>
    4182:	7f c0       	rjmp	.+254    	; 0x4282 <DIO_void_Set_Pin_Value+0x184>
    4184:	55 c1       	rjmp	.+682    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		{
		case PORTA_ID:CLR_BIT(PORTA,bit_no);break;
    4186:	ab e3       	ldi	r26, 0x3B	; 59
    4188:	b0 e0       	ldi	r27, 0x00	; 0
    418a:	eb e3       	ldi	r30, 0x3B	; 59
    418c:	f0 e0       	ldi	r31, 0x00	; 0
    418e:	80 81       	ld	r24, Z
    4190:	48 2f       	mov	r20, r24
    4192:	8a 81       	ldd	r24, Y+2	; 0x02
    4194:	28 2f       	mov	r18, r24
    4196:	30 e0       	ldi	r19, 0x00	; 0
    4198:	81 e0       	ldi	r24, 0x01	; 1
    419a:	90 e0       	ldi	r25, 0x00	; 0
    419c:	02 2e       	mov	r0, r18
    419e:	02 c0       	rjmp	.+4      	; 0x41a4 <DIO_void_Set_Pin_Value+0xa6>
    41a0:	88 0f       	add	r24, r24
    41a2:	99 1f       	adc	r25, r25
    41a4:	0a 94       	dec	r0
    41a6:	e2 f7       	brpl	.-8      	; 0x41a0 <DIO_void_Set_Pin_Value+0xa2>
    41a8:	80 95       	com	r24
    41aa:	84 23       	and	r24, r20
    41ac:	8c 93       	st	X, r24
    41ae:	40 c1       	rjmp	.+640    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTB_ID:CLR_BIT(PORTB,bit_no);break;
    41b0:	a8 e3       	ldi	r26, 0x38	; 56
    41b2:	b0 e0       	ldi	r27, 0x00	; 0
    41b4:	e8 e3       	ldi	r30, 0x38	; 56
    41b6:	f0 e0       	ldi	r31, 0x00	; 0
    41b8:	80 81       	ld	r24, Z
    41ba:	48 2f       	mov	r20, r24
    41bc:	8a 81       	ldd	r24, Y+2	; 0x02
    41be:	28 2f       	mov	r18, r24
    41c0:	30 e0       	ldi	r19, 0x00	; 0
    41c2:	81 e0       	ldi	r24, 0x01	; 1
    41c4:	90 e0       	ldi	r25, 0x00	; 0
    41c6:	02 2e       	mov	r0, r18
    41c8:	02 c0       	rjmp	.+4      	; 0x41ce <DIO_void_Set_Pin_Value+0xd0>
    41ca:	88 0f       	add	r24, r24
    41cc:	99 1f       	adc	r25, r25
    41ce:	0a 94       	dec	r0
    41d0:	e2 f7       	brpl	.-8      	; 0x41ca <DIO_void_Set_Pin_Value+0xcc>
    41d2:	80 95       	com	r24
    41d4:	84 23       	and	r24, r20
    41d6:	8c 93       	st	X, r24
    41d8:	2b c1       	rjmp	.+598    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTC_ID:CLR_BIT(PORTC,bit_no);break;
    41da:	a5 e3       	ldi	r26, 0x35	; 53
    41dc:	b0 e0       	ldi	r27, 0x00	; 0
    41de:	e5 e3       	ldi	r30, 0x35	; 53
    41e0:	f0 e0       	ldi	r31, 0x00	; 0
    41e2:	80 81       	ld	r24, Z
    41e4:	48 2f       	mov	r20, r24
    41e6:	8a 81       	ldd	r24, Y+2	; 0x02
    41e8:	28 2f       	mov	r18, r24
    41ea:	30 e0       	ldi	r19, 0x00	; 0
    41ec:	81 e0       	ldi	r24, 0x01	; 1
    41ee:	90 e0       	ldi	r25, 0x00	; 0
    41f0:	02 2e       	mov	r0, r18
    41f2:	02 c0       	rjmp	.+4      	; 0x41f8 <DIO_void_Set_Pin_Value+0xfa>
    41f4:	88 0f       	add	r24, r24
    41f6:	99 1f       	adc	r25, r25
    41f8:	0a 94       	dec	r0
    41fa:	e2 f7       	brpl	.-8      	; 0x41f4 <DIO_void_Set_Pin_Value+0xf6>
    41fc:	80 95       	com	r24
    41fe:	84 23       	and	r24, r20
    4200:	8c 93       	st	X, r24
    4202:	16 c1       	rjmp	.+556    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTD_ID:CLR_BIT(PORTD,bit_no);break;
    4204:	a2 e3       	ldi	r26, 0x32	; 50
    4206:	b0 e0       	ldi	r27, 0x00	; 0
    4208:	e2 e3       	ldi	r30, 0x32	; 50
    420a:	f0 e0       	ldi	r31, 0x00	; 0
    420c:	80 81       	ld	r24, Z
    420e:	48 2f       	mov	r20, r24
    4210:	8a 81       	ldd	r24, Y+2	; 0x02
    4212:	28 2f       	mov	r18, r24
    4214:	30 e0       	ldi	r19, 0x00	; 0
    4216:	81 e0       	ldi	r24, 0x01	; 1
    4218:	90 e0       	ldi	r25, 0x00	; 0
    421a:	02 2e       	mov	r0, r18
    421c:	02 c0       	rjmp	.+4      	; 0x4222 <DIO_void_Set_Pin_Value+0x124>
    421e:	88 0f       	add	r24, r24
    4220:	99 1f       	adc	r25, r25
    4222:	0a 94       	dec	r0
    4224:	e2 f7       	brpl	.-8      	; 0x421e <DIO_void_Set_Pin_Value+0x120>
    4226:	80 95       	com	r24
    4228:	84 23       	and	r24, r20
    422a:	8c 93       	st	X, r24
    422c:	01 c1       	rjmp	.+514    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTE_ID:CLR_BIT(PORTE,bit_no);break;
    422e:	a3 e2       	ldi	r26, 0x23	; 35
    4230:	b0 e0       	ldi	r27, 0x00	; 0
    4232:	e3 e2       	ldi	r30, 0x23	; 35
    4234:	f0 e0       	ldi	r31, 0x00	; 0
    4236:	80 81       	ld	r24, Z
    4238:	48 2f       	mov	r20, r24
    423a:	8a 81       	ldd	r24, Y+2	; 0x02
    423c:	28 2f       	mov	r18, r24
    423e:	30 e0       	ldi	r19, 0x00	; 0
    4240:	81 e0       	ldi	r24, 0x01	; 1
    4242:	90 e0       	ldi	r25, 0x00	; 0
    4244:	02 2e       	mov	r0, r18
    4246:	02 c0       	rjmp	.+4      	; 0x424c <DIO_void_Set_Pin_Value+0x14e>
    4248:	88 0f       	add	r24, r24
    424a:	99 1f       	adc	r25, r25
    424c:	0a 94       	dec	r0
    424e:	e2 f7       	brpl	.-8      	; 0x4248 <DIO_void_Set_Pin_Value+0x14a>
    4250:	80 95       	com	r24
    4252:	84 23       	and	r24, r20
    4254:	8c 93       	st	X, r24
    4256:	ec c0       	rjmp	.+472    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTF_ID:CLR_BIT(PORTF,bit_no);break;
    4258:	a2 e6       	ldi	r26, 0x62	; 98
    425a:	b0 e0       	ldi	r27, 0x00	; 0
    425c:	e2 e6       	ldi	r30, 0x62	; 98
    425e:	f0 e0       	ldi	r31, 0x00	; 0
    4260:	80 81       	ld	r24, Z
    4262:	48 2f       	mov	r20, r24
    4264:	8a 81       	ldd	r24, Y+2	; 0x02
    4266:	28 2f       	mov	r18, r24
    4268:	30 e0       	ldi	r19, 0x00	; 0
    426a:	81 e0       	ldi	r24, 0x01	; 1
    426c:	90 e0       	ldi	r25, 0x00	; 0
    426e:	02 2e       	mov	r0, r18
    4270:	02 c0       	rjmp	.+4      	; 0x4276 <DIO_void_Set_Pin_Value+0x178>
    4272:	88 0f       	add	r24, r24
    4274:	99 1f       	adc	r25, r25
    4276:	0a 94       	dec	r0
    4278:	e2 f7       	brpl	.-8      	; 0x4272 <DIO_void_Set_Pin_Value+0x174>
    427a:	80 95       	com	r24
    427c:	84 23       	and	r24, r20
    427e:	8c 93       	st	X, r24
    4280:	d7 c0       	rjmp	.+430    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTG_ID:CLR_BIT(PORTG,bit_no);break;
    4282:	a5 e6       	ldi	r26, 0x65	; 101
    4284:	b0 e0       	ldi	r27, 0x00	; 0
    4286:	e5 e6       	ldi	r30, 0x65	; 101
    4288:	f0 e0       	ldi	r31, 0x00	; 0
    428a:	80 81       	ld	r24, Z
    428c:	48 2f       	mov	r20, r24
    428e:	8a 81       	ldd	r24, Y+2	; 0x02
    4290:	28 2f       	mov	r18, r24
    4292:	30 e0       	ldi	r19, 0x00	; 0
    4294:	81 e0       	ldi	r24, 0x01	; 1
    4296:	90 e0       	ldi	r25, 0x00	; 0
    4298:	02 2e       	mov	r0, r18
    429a:	02 c0       	rjmp	.+4      	; 0x42a0 <DIO_void_Set_Pin_Value+0x1a2>
    429c:	88 0f       	add	r24, r24
    429e:	99 1f       	adc	r25, r25
    42a0:	0a 94       	dec	r0
    42a2:	e2 f7       	brpl	.-8      	; 0x429c <DIO_void_Set_Pin_Value+0x19e>
    42a4:	80 95       	com	r24
    42a6:	84 23       	and	r24, r20
    42a8:	8c 93       	st	X, r24
    42aa:	c2 c0       	rjmp	.+388    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		}
	}
	else if(value == HIGH)
    42ac:	8b 81       	ldd	r24, Y+3	; 0x03
    42ae:	81 30       	cpi	r24, 0x01	; 1
    42b0:	09 f0       	breq	.+2      	; 0x42b4 <DIO_void_Set_Pin_Value+0x1b6>
    42b2:	be c0       	rjmp	.+380    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
	{
		switch(port_no)
    42b4:	89 81       	ldd	r24, Y+1	; 0x01
    42b6:	28 2f       	mov	r18, r24
    42b8:	30 e0       	ldi	r19, 0x00	; 0
    42ba:	3d 83       	std	Y+5, r19	; 0x05
    42bc:	2c 83       	std	Y+4, r18	; 0x04
    42be:	8c 81       	ldd	r24, Y+4	; 0x04
    42c0:	9d 81       	ldd	r25, Y+5	; 0x05
    42c2:	83 30       	cpi	r24, 0x03	; 3
    42c4:	91 05       	cpc	r25, r1
    42c6:	09 f4       	brne	.+2      	; 0x42ca <DIO_void_Set_Pin_Value+0x1cc>
    42c8:	64 c0       	rjmp	.+200    	; 0x4392 <DIO_void_Set_Pin_Value+0x294>
    42ca:	2c 81       	ldd	r18, Y+4	; 0x04
    42cc:	3d 81       	ldd	r19, Y+5	; 0x05
    42ce:	24 30       	cpi	r18, 0x04	; 4
    42d0:	31 05       	cpc	r19, r1
    42d2:	84 f4       	brge	.+32     	; 0x42f4 <DIO_void_Set_Pin_Value+0x1f6>
    42d4:	8c 81       	ldd	r24, Y+4	; 0x04
    42d6:	9d 81       	ldd	r25, Y+5	; 0x05
    42d8:	81 30       	cpi	r24, 0x01	; 1
    42da:	91 05       	cpc	r25, r1
    42dc:	91 f1       	breq	.+100    	; 0x4342 <DIO_void_Set_Pin_Value+0x244>
    42de:	2c 81       	ldd	r18, Y+4	; 0x04
    42e0:	3d 81       	ldd	r19, Y+5	; 0x05
    42e2:	22 30       	cpi	r18, 0x02	; 2
    42e4:	31 05       	cpc	r19, r1
    42e6:	0c f0       	brlt	.+2      	; 0x42ea <DIO_void_Set_Pin_Value+0x1ec>
    42e8:	40 c0       	rjmp	.+128    	; 0x436a <DIO_void_Set_Pin_Value+0x26c>
    42ea:	8c 81       	ldd	r24, Y+4	; 0x04
    42ec:	9d 81       	ldd	r25, Y+5	; 0x05
    42ee:	00 97       	sbiw	r24, 0x00	; 0
    42f0:	a1 f0       	breq	.+40     	; 0x431a <DIO_void_Set_Pin_Value+0x21c>
    42f2:	9e c0       	rjmp	.+316    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
    42f4:	2c 81       	ldd	r18, Y+4	; 0x04
    42f6:	3d 81       	ldd	r19, Y+5	; 0x05
    42f8:	25 30       	cpi	r18, 0x05	; 5
    42fa:	31 05       	cpc	r19, r1
    42fc:	09 f4       	brne	.+2      	; 0x4300 <DIO_void_Set_Pin_Value+0x202>
    42fe:	71 c0       	rjmp	.+226    	; 0x43e2 <DIO_void_Set_Pin_Value+0x2e4>
    4300:	8c 81       	ldd	r24, Y+4	; 0x04
    4302:	9d 81       	ldd	r25, Y+5	; 0x05
    4304:	85 30       	cpi	r24, 0x05	; 5
    4306:	91 05       	cpc	r25, r1
    4308:	0c f4       	brge	.+2      	; 0x430c <DIO_void_Set_Pin_Value+0x20e>
    430a:	57 c0       	rjmp	.+174    	; 0x43ba <DIO_void_Set_Pin_Value+0x2bc>
    430c:	2c 81       	ldd	r18, Y+4	; 0x04
    430e:	3d 81       	ldd	r19, Y+5	; 0x05
    4310:	26 30       	cpi	r18, 0x06	; 6
    4312:	31 05       	cpc	r19, r1
    4314:	09 f4       	brne	.+2      	; 0x4318 <DIO_void_Set_Pin_Value+0x21a>
    4316:	79 c0       	rjmp	.+242    	; 0x440a <DIO_void_Set_Pin_Value+0x30c>
    4318:	8b c0       	rjmp	.+278    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		{
		case PORTA_ID:SET_BIT(PORTA,bit_no);break;
    431a:	ab e3       	ldi	r26, 0x3B	; 59
    431c:	b0 e0       	ldi	r27, 0x00	; 0
    431e:	eb e3       	ldi	r30, 0x3B	; 59
    4320:	f0 e0       	ldi	r31, 0x00	; 0
    4322:	80 81       	ld	r24, Z
    4324:	48 2f       	mov	r20, r24
    4326:	8a 81       	ldd	r24, Y+2	; 0x02
    4328:	28 2f       	mov	r18, r24
    432a:	30 e0       	ldi	r19, 0x00	; 0
    432c:	81 e0       	ldi	r24, 0x01	; 1
    432e:	90 e0       	ldi	r25, 0x00	; 0
    4330:	02 2e       	mov	r0, r18
    4332:	02 c0       	rjmp	.+4      	; 0x4338 <DIO_void_Set_Pin_Value+0x23a>
    4334:	88 0f       	add	r24, r24
    4336:	99 1f       	adc	r25, r25
    4338:	0a 94       	dec	r0
    433a:	e2 f7       	brpl	.-8      	; 0x4334 <DIO_void_Set_Pin_Value+0x236>
    433c:	84 2b       	or	r24, r20
    433e:	8c 93       	st	X, r24
    4340:	77 c0       	rjmp	.+238    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTB_ID:SET_BIT(PORTB,bit_no);break;
    4342:	a8 e3       	ldi	r26, 0x38	; 56
    4344:	b0 e0       	ldi	r27, 0x00	; 0
    4346:	e8 e3       	ldi	r30, 0x38	; 56
    4348:	f0 e0       	ldi	r31, 0x00	; 0
    434a:	80 81       	ld	r24, Z
    434c:	48 2f       	mov	r20, r24
    434e:	8a 81       	ldd	r24, Y+2	; 0x02
    4350:	28 2f       	mov	r18, r24
    4352:	30 e0       	ldi	r19, 0x00	; 0
    4354:	81 e0       	ldi	r24, 0x01	; 1
    4356:	90 e0       	ldi	r25, 0x00	; 0
    4358:	02 2e       	mov	r0, r18
    435a:	02 c0       	rjmp	.+4      	; 0x4360 <DIO_void_Set_Pin_Value+0x262>
    435c:	88 0f       	add	r24, r24
    435e:	99 1f       	adc	r25, r25
    4360:	0a 94       	dec	r0
    4362:	e2 f7       	brpl	.-8      	; 0x435c <DIO_void_Set_Pin_Value+0x25e>
    4364:	84 2b       	or	r24, r20
    4366:	8c 93       	st	X, r24
    4368:	63 c0       	rjmp	.+198    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTC_ID:SET_BIT(PORTC,bit_no);break;
    436a:	a5 e3       	ldi	r26, 0x35	; 53
    436c:	b0 e0       	ldi	r27, 0x00	; 0
    436e:	e5 e3       	ldi	r30, 0x35	; 53
    4370:	f0 e0       	ldi	r31, 0x00	; 0
    4372:	80 81       	ld	r24, Z
    4374:	48 2f       	mov	r20, r24
    4376:	8a 81       	ldd	r24, Y+2	; 0x02
    4378:	28 2f       	mov	r18, r24
    437a:	30 e0       	ldi	r19, 0x00	; 0
    437c:	81 e0       	ldi	r24, 0x01	; 1
    437e:	90 e0       	ldi	r25, 0x00	; 0
    4380:	02 2e       	mov	r0, r18
    4382:	02 c0       	rjmp	.+4      	; 0x4388 <DIO_void_Set_Pin_Value+0x28a>
    4384:	88 0f       	add	r24, r24
    4386:	99 1f       	adc	r25, r25
    4388:	0a 94       	dec	r0
    438a:	e2 f7       	brpl	.-8      	; 0x4384 <DIO_void_Set_Pin_Value+0x286>
    438c:	84 2b       	or	r24, r20
    438e:	8c 93       	st	X, r24
    4390:	4f c0       	rjmp	.+158    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTD_ID:SET_BIT(PORTD,bit_no);break;
    4392:	a2 e3       	ldi	r26, 0x32	; 50
    4394:	b0 e0       	ldi	r27, 0x00	; 0
    4396:	e2 e3       	ldi	r30, 0x32	; 50
    4398:	f0 e0       	ldi	r31, 0x00	; 0
    439a:	80 81       	ld	r24, Z
    439c:	48 2f       	mov	r20, r24
    439e:	8a 81       	ldd	r24, Y+2	; 0x02
    43a0:	28 2f       	mov	r18, r24
    43a2:	30 e0       	ldi	r19, 0x00	; 0
    43a4:	81 e0       	ldi	r24, 0x01	; 1
    43a6:	90 e0       	ldi	r25, 0x00	; 0
    43a8:	02 2e       	mov	r0, r18
    43aa:	02 c0       	rjmp	.+4      	; 0x43b0 <DIO_void_Set_Pin_Value+0x2b2>
    43ac:	88 0f       	add	r24, r24
    43ae:	99 1f       	adc	r25, r25
    43b0:	0a 94       	dec	r0
    43b2:	e2 f7       	brpl	.-8      	; 0x43ac <DIO_void_Set_Pin_Value+0x2ae>
    43b4:	84 2b       	or	r24, r20
    43b6:	8c 93       	st	X, r24
    43b8:	3b c0       	rjmp	.+118    	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTE_ID:SET_BIT(PORTE,bit_no);break;
    43ba:	a3 e2       	ldi	r26, 0x23	; 35
    43bc:	b0 e0       	ldi	r27, 0x00	; 0
    43be:	e3 e2       	ldi	r30, 0x23	; 35
    43c0:	f0 e0       	ldi	r31, 0x00	; 0
    43c2:	80 81       	ld	r24, Z
    43c4:	48 2f       	mov	r20, r24
    43c6:	8a 81       	ldd	r24, Y+2	; 0x02
    43c8:	28 2f       	mov	r18, r24
    43ca:	30 e0       	ldi	r19, 0x00	; 0
    43cc:	81 e0       	ldi	r24, 0x01	; 1
    43ce:	90 e0       	ldi	r25, 0x00	; 0
    43d0:	02 2e       	mov	r0, r18
    43d2:	02 c0       	rjmp	.+4      	; 0x43d8 <DIO_void_Set_Pin_Value+0x2da>
    43d4:	88 0f       	add	r24, r24
    43d6:	99 1f       	adc	r25, r25
    43d8:	0a 94       	dec	r0
    43da:	e2 f7       	brpl	.-8      	; 0x43d4 <DIO_void_Set_Pin_Value+0x2d6>
    43dc:	84 2b       	or	r24, r20
    43de:	8c 93       	st	X, r24
    43e0:	27 c0       	rjmp	.+78     	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTF_ID:SET_BIT(PORTF,bit_no);break;
    43e2:	a2 e6       	ldi	r26, 0x62	; 98
    43e4:	b0 e0       	ldi	r27, 0x00	; 0
    43e6:	e2 e6       	ldi	r30, 0x62	; 98
    43e8:	f0 e0       	ldi	r31, 0x00	; 0
    43ea:	80 81       	ld	r24, Z
    43ec:	48 2f       	mov	r20, r24
    43ee:	8a 81       	ldd	r24, Y+2	; 0x02
    43f0:	28 2f       	mov	r18, r24
    43f2:	30 e0       	ldi	r19, 0x00	; 0
    43f4:	81 e0       	ldi	r24, 0x01	; 1
    43f6:	90 e0       	ldi	r25, 0x00	; 0
    43f8:	02 2e       	mov	r0, r18
    43fa:	02 c0       	rjmp	.+4      	; 0x4400 <DIO_void_Set_Pin_Value+0x302>
    43fc:	88 0f       	add	r24, r24
    43fe:	99 1f       	adc	r25, r25
    4400:	0a 94       	dec	r0
    4402:	e2 f7       	brpl	.-8      	; 0x43fc <DIO_void_Set_Pin_Value+0x2fe>
    4404:	84 2b       	or	r24, r20
    4406:	8c 93       	st	X, r24
    4408:	13 c0       	rjmp	.+38     	; 0x4430 <DIO_void_Set_Pin_Value+0x332>
		case PORTG_ID:SET_BIT(PORTG,bit_no);break;
    440a:	a5 e6       	ldi	r26, 0x65	; 101
    440c:	b0 e0       	ldi	r27, 0x00	; 0
    440e:	e5 e6       	ldi	r30, 0x65	; 101
    4410:	f0 e0       	ldi	r31, 0x00	; 0
    4412:	80 81       	ld	r24, Z
    4414:	48 2f       	mov	r20, r24
    4416:	8a 81       	ldd	r24, Y+2	; 0x02
    4418:	28 2f       	mov	r18, r24
    441a:	30 e0       	ldi	r19, 0x00	; 0
    441c:	81 e0       	ldi	r24, 0x01	; 1
    441e:	90 e0       	ldi	r25, 0x00	; 0
    4420:	02 2e       	mov	r0, r18
    4422:	02 c0       	rjmp	.+4      	; 0x4428 <DIO_void_Set_Pin_Value+0x32a>
    4424:	88 0f       	add	r24, r24
    4426:	99 1f       	adc	r25, r25
    4428:	0a 94       	dec	r0
    442a:	e2 f7       	brpl	.-8      	; 0x4424 <DIO_void_Set_Pin_Value+0x326>
    442c:	84 2b       	or	r24, r20
    442e:	8c 93       	st	X, r24
		}
	}
}
    4430:	27 96       	adiw	r28, 0x07	; 7
    4432:	0f b6       	in	r0, 0x3f	; 63
    4434:	f8 94       	cli
    4436:	de bf       	out	0x3e, r29	; 62
    4438:	0f be       	out	0x3f, r0	; 63
    443a:	cd bf       	out	0x3d, r28	; 61
    443c:	cf 91       	pop	r28
    443e:	df 91       	pop	r29
    4440:	08 95       	ret

00004442 <DIO_value_type_Get_Pin_Value>:

value_type DIO_value_type_Get_Pin_Value(port_no_type port_no, bit_no_type bit_no)
{
    4442:	df 93       	push	r29
    4444:	cf 93       	push	r28
    4446:	00 d0       	rcall	.+0      	; 0x4448 <DIO_value_type_Get_Pin_Value+0x6>
    4448:	00 d0       	rcall	.+0      	; 0x444a <DIO_value_type_Get_Pin_Value+0x8>
    444a:	0f 92       	push	r0
    444c:	cd b7       	in	r28, 0x3d	; 61
    444e:	de b7       	in	r29, 0x3e	; 62
    4450:	8a 83       	std	Y+2, r24	; 0x02
    4452:	6b 83       	std	Y+3, r22	; 0x03
	value_type return_value;
	switch(port_no)
    4454:	8a 81       	ldd	r24, Y+2	; 0x02
    4456:	28 2f       	mov	r18, r24
    4458:	30 e0       	ldi	r19, 0x00	; 0
    445a:	3d 83       	std	Y+5, r19	; 0x05
    445c:	2c 83       	std	Y+4, r18	; 0x04
    445e:	4c 81       	ldd	r20, Y+4	; 0x04
    4460:	5d 81       	ldd	r21, Y+5	; 0x05
    4462:	43 30       	cpi	r20, 0x03	; 3
    4464:	51 05       	cpc	r21, r1
    4466:	09 f4       	brne	.+2      	; 0x446a <DIO_value_type_Get_Pin_Value+0x28>
    4468:	5e c0       	rjmp	.+188    	; 0x4526 <DIO_value_type_Get_Pin_Value+0xe4>
    446a:	8c 81       	ldd	r24, Y+4	; 0x04
    446c:	9d 81       	ldd	r25, Y+5	; 0x05
    446e:	84 30       	cpi	r24, 0x04	; 4
    4470:	91 05       	cpc	r25, r1
    4472:	84 f4       	brge	.+32     	; 0x4494 <DIO_value_type_Get_Pin_Value+0x52>
    4474:	2c 81       	ldd	r18, Y+4	; 0x04
    4476:	3d 81       	ldd	r19, Y+5	; 0x05
    4478:	21 30       	cpi	r18, 0x01	; 1
    447a:	31 05       	cpc	r19, r1
    447c:	81 f1       	breq	.+96     	; 0x44de <DIO_value_type_Get_Pin_Value+0x9c>
    447e:	4c 81       	ldd	r20, Y+4	; 0x04
    4480:	5d 81       	ldd	r21, Y+5	; 0x05
    4482:	42 30       	cpi	r20, 0x02	; 2
    4484:	51 05       	cpc	r21, r1
    4486:	0c f0       	brlt	.+2      	; 0x448a <DIO_value_type_Get_Pin_Value+0x48>
    4488:	3c c0       	rjmp	.+120    	; 0x4502 <DIO_value_type_Get_Pin_Value+0xc0>
    448a:	8c 81       	ldd	r24, Y+4	; 0x04
    448c:	9d 81       	ldd	r25, Y+5	; 0x05
    448e:	00 97       	sbiw	r24, 0x00	; 0
    4490:	a1 f0       	breq	.+40     	; 0x44ba <DIO_value_type_Get_Pin_Value+0x78>
    4492:	90 c0       	rjmp	.+288    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
    4494:	2c 81       	ldd	r18, Y+4	; 0x04
    4496:	3d 81       	ldd	r19, Y+5	; 0x05
    4498:	25 30       	cpi	r18, 0x05	; 5
    449a:	31 05       	cpc	r19, r1
    449c:	09 f4       	brne	.+2      	; 0x44a0 <DIO_value_type_Get_Pin_Value+0x5e>
    449e:	67 c0       	rjmp	.+206    	; 0x456e <DIO_value_type_Get_Pin_Value+0x12c>
    44a0:	4c 81       	ldd	r20, Y+4	; 0x04
    44a2:	5d 81       	ldd	r21, Y+5	; 0x05
    44a4:	45 30       	cpi	r20, 0x05	; 5
    44a6:	51 05       	cpc	r21, r1
    44a8:	0c f4       	brge	.+2      	; 0x44ac <DIO_value_type_Get_Pin_Value+0x6a>
    44aa:	4f c0       	rjmp	.+158    	; 0x454a <DIO_value_type_Get_Pin_Value+0x108>
    44ac:	8c 81       	ldd	r24, Y+4	; 0x04
    44ae:	9d 81       	ldd	r25, Y+5	; 0x05
    44b0:	86 30       	cpi	r24, 0x06	; 6
    44b2:	91 05       	cpc	r25, r1
    44b4:	09 f4       	brne	.+2      	; 0x44b8 <DIO_value_type_Get_Pin_Value+0x76>
    44b6:	6d c0       	rjmp	.+218    	; 0x4592 <DIO_value_type_Get_Pin_Value+0x150>
    44b8:	7d c0       	rjmp	.+250    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	{
	case PORTA_ID:return_value = GET_BIT(PINA,bit_no);break;
    44ba:	e9 e3       	ldi	r30, 0x39	; 57
    44bc:	f0 e0       	ldi	r31, 0x00	; 0
    44be:	80 81       	ld	r24, Z
    44c0:	28 2f       	mov	r18, r24
    44c2:	30 e0       	ldi	r19, 0x00	; 0
    44c4:	8b 81       	ldd	r24, Y+3	; 0x03
    44c6:	88 2f       	mov	r24, r24
    44c8:	90 e0       	ldi	r25, 0x00	; 0
    44ca:	a9 01       	movw	r20, r18
    44cc:	02 c0       	rjmp	.+4      	; 0x44d2 <DIO_value_type_Get_Pin_Value+0x90>
    44ce:	55 95       	asr	r21
    44d0:	47 95       	ror	r20
    44d2:	8a 95       	dec	r24
    44d4:	e2 f7       	brpl	.-8      	; 0x44ce <DIO_value_type_Get_Pin_Value+0x8c>
    44d6:	ca 01       	movw	r24, r20
    44d8:	81 70       	andi	r24, 0x01	; 1
    44da:	89 83       	std	Y+1, r24	; 0x01
    44dc:	6b c0       	rjmp	.+214    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTB_ID:return_value = GET_BIT(PINB,bit_no);break;
    44de:	e6 e3       	ldi	r30, 0x36	; 54
    44e0:	f0 e0       	ldi	r31, 0x00	; 0
    44e2:	80 81       	ld	r24, Z
    44e4:	28 2f       	mov	r18, r24
    44e6:	30 e0       	ldi	r19, 0x00	; 0
    44e8:	8b 81       	ldd	r24, Y+3	; 0x03
    44ea:	88 2f       	mov	r24, r24
    44ec:	90 e0       	ldi	r25, 0x00	; 0
    44ee:	a9 01       	movw	r20, r18
    44f0:	02 c0       	rjmp	.+4      	; 0x44f6 <DIO_value_type_Get_Pin_Value+0xb4>
    44f2:	55 95       	asr	r21
    44f4:	47 95       	ror	r20
    44f6:	8a 95       	dec	r24
    44f8:	e2 f7       	brpl	.-8      	; 0x44f2 <DIO_value_type_Get_Pin_Value+0xb0>
    44fa:	ca 01       	movw	r24, r20
    44fc:	81 70       	andi	r24, 0x01	; 1
    44fe:	89 83       	std	Y+1, r24	; 0x01
    4500:	59 c0       	rjmp	.+178    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTC_ID:return_value = GET_BIT(PINC,bit_no);break;
    4502:	e3 e3       	ldi	r30, 0x33	; 51
    4504:	f0 e0       	ldi	r31, 0x00	; 0
    4506:	80 81       	ld	r24, Z
    4508:	28 2f       	mov	r18, r24
    450a:	30 e0       	ldi	r19, 0x00	; 0
    450c:	8b 81       	ldd	r24, Y+3	; 0x03
    450e:	88 2f       	mov	r24, r24
    4510:	90 e0       	ldi	r25, 0x00	; 0
    4512:	a9 01       	movw	r20, r18
    4514:	02 c0       	rjmp	.+4      	; 0x451a <DIO_value_type_Get_Pin_Value+0xd8>
    4516:	55 95       	asr	r21
    4518:	47 95       	ror	r20
    451a:	8a 95       	dec	r24
    451c:	e2 f7       	brpl	.-8      	; 0x4516 <DIO_value_type_Get_Pin_Value+0xd4>
    451e:	ca 01       	movw	r24, r20
    4520:	81 70       	andi	r24, 0x01	; 1
    4522:	89 83       	std	Y+1, r24	; 0x01
    4524:	47 c0       	rjmp	.+142    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTD_ID:return_value = GET_BIT(PIND,bit_no);break;
    4526:	e0 e3       	ldi	r30, 0x30	; 48
    4528:	f0 e0       	ldi	r31, 0x00	; 0
    452a:	80 81       	ld	r24, Z
    452c:	28 2f       	mov	r18, r24
    452e:	30 e0       	ldi	r19, 0x00	; 0
    4530:	8b 81       	ldd	r24, Y+3	; 0x03
    4532:	88 2f       	mov	r24, r24
    4534:	90 e0       	ldi	r25, 0x00	; 0
    4536:	a9 01       	movw	r20, r18
    4538:	02 c0       	rjmp	.+4      	; 0x453e <DIO_value_type_Get_Pin_Value+0xfc>
    453a:	55 95       	asr	r21
    453c:	47 95       	ror	r20
    453e:	8a 95       	dec	r24
    4540:	e2 f7       	brpl	.-8      	; 0x453a <DIO_value_type_Get_Pin_Value+0xf8>
    4542:	ca 01       	movw	r24, r20
    4544:	81 70       	andi	r24, 0x01	; 1
    4546:	89 83       	std	Y+1, r24	; 0x01
    4548:	35 c0       	rjmp	.+106    	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTE_ID:return_value = GET_BIT(PINE,bit_no);break;
    454a:	e1 e2       	ldi	r30, 0x21	; 33
    454c:	f0 e0       	ldi	r31, 0x00	; 0
    454e:	80 81       	ld	r24, Z
    4550:	28 2f       	mov	r18, r24
    4552:	30 e0       	ldi	r19, 0x00	; 0
    4554:	8b 81       	ldd	r24, Y+3	; 0x03
    4556:	88 2f       	mov	r24, r24
    4558:	90 e0       	ldi	r25, 0x00	; 0
    455a:	a9 01       	movw	r20, r18
    455c:	02 c0       	rjmp	.+4      	; 0x4562 <DIO_value_type_Get_Pin_Value+0x120>
    455e:	55 95       	asr	r21
    4560:	47 95       	ror	r20
    4562:	8a 95       	dec	r24
    4564:	e2 f7       	brpl	.-8      	; 0x455e <DIO_value_type_Get_Pin_Value+0x11c>
    4566:	ca 01       	movw	r24, r20
    4568:	81 70       	andi	r24, 0x01	; 1
    456a:	89 83       	std	Y+1, r24	; 0x01
    456c:	23 c0       	rjmp	.+70     	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTF_ID:return_value = GET_BIT(PINF,bit_no);break;
    456e:	e0 e2       	ldi	r30, 0x20	; 32
    4570:	f0 e0       	ldi	r31, 0x00	; 0
    4572:	80 81       	ld	r24, Z
    4574:	28 2f       	mov	r18, r24
    4576:	30 e0       	ldi	r19, 0x00	; 0
    4578:	8b 81       	ldd	r24, Y+3	; 0x03
    457a:	88 2f       	mov	r24, r24
    457c:	90 e0       	ldi	r25, 0x00	; 0
    457e:	a9 01       	movw	r20, r18
    4580:	02 c0       	rjmp	.+4      	; 0x4586 <DIO_value_type_Get_Pin_Value+0x144>
    4582:	55 95       	asr	r21
    4584:	47 95       	ror	r20
    4586:	8a 95       	dec	r24
    4588:	e2 f7       	brpl	.-8      	; 0x4582 <DIO_value_type_Get_Pin_Value+0x140>
    458a:	ca 01       	movw	r24, r20
    458c:	81 70       	andi	r24, 0x01	; 1
    458e:	89 83       	std	Y+1, r24	; 0x01
    4590:	11 c0       	rjmp	.+34     	; 0x45b4 <DIO_value_type_Get_Pin_Value+0x172>
	case PORTG_ID:return_value = GET_BIT(PING,bit_no);break;
    4592:	e3 e6       	ldi	r30, 0x63	; 99
    4594:	f0 e0       	ldi	r31, 0x00	; 0
    4596:	80 81       	ld	r24, Z
    4598:	28 2f       	mov	r18, r24
    459a:	30 e0       	ldi	r19, 0x00	; 0
    459c:	8b 81       	ldd	r24, Y+3	; 0x03
    459e:	88 2f       	mov	r24, r24
    45a0:	90 e0       	ldi	r25, 0x00	; 0
    45a2:	a9 01       	movw	r20, r18
    45a4:	02 c0       	rjmp	.+4      	; 0x45aa <DIO_value_type_Get_Pin_Value+0x168>
    45a6:	55 95       	asr	r21
    45a8:	47 95       	ror	r20
    45aa:	8a 95       	dec	r24
    45ac:	e2 f7       	brpl	.-8      	; 0x45a6 <DIO_value_type_Get_Pin_Value+0x164>
    45ae:	ca 01       	movw	r24, r20
    45b0:	81 70       	andi	r24, 0x01	; 1
    45b2:	89 83       	std	Y+1, r24	; 0x01
	}

	return return_value;
    45b4:	89 81       	ldd	r24, Y+1	; 0x01
}
    45b6:	0f 90       	pop	r0
    45b8:	0f 90       	pop	r0
    45ba:	0f 90       	pop	r0
    45bc:	0f 90       	pop	r0
    45be:	0f 90       	pop	r0
    45c0:	cf 91       	pop	r28
    45c2:	df 91       	pop	r29
    45c4:	08 95       	ret

000045c6 <DIO_void_Set_Port_Dirction>:

void DIO_void_Set_Port_Dirction(port_no_type port_no, uint8 direction)
{
    45c6:	df 93       	push	r29
    45c8:	cf 93       	push	r28
    45ca:	00 d0       	rcall	.+0      	; 0x45cc <DIO_void_Set_Port_Dirction+0x6>
    45cc:	00 d0       	rcall	.+0      	; 0x45ce <DIO_void_Set_Port_Dirction+0x8>
    45ce:	cd b7       	in	r28, 0x3d	; 61
    45d0:	de b7       	in	r29, 0x3e	; 62
    45d2:	89 83       	std	Y+1, r24	; 0x01
    45d4:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_no)
    45d6:	89 81       	ldd	r24, Y+1	; 0x01
    45d8:	28 2f       	mov	r18, r24
    45da:	30 e0       	ldi	r19, 0x00	; 0
    45dc:	3c 83       	std	Y+4, r19	; 0x04
    45de:	2b 83       	std	Y+3, r18	; 0x03
    45e0:	8b 81       	ldd	r24, Y+3	; 0x03
    45e2:	9c 81       	ldd	r25, Y+4	; 0x04
    45e4:	83 30       	cpi	r24, 0x03	; 3
    45e6:	91 05       	cpc	r25, r1
    45e8:	99 f1       	breq	.+102    	; 0x4650 <DIO_void_Set_Port_Dirction+0x8a>
    45ea:	2b 81       	ldd	r18, Y+3	; 0x03
    45ec:	3c 81       	ldd	r19, Y+4	; 0x04
    45ee:	24 30       	cpi	r18, 0x04	; 4
    45f0:	31 05       	cpc	r19, r1
    45f2:	7c f4       	brge	.+30     	; 0x4612 <DIO_void_Set_Port_Dirction+0x4c>
    45f4:	8b 81       	ldd	r24, Y+3	; 0x03
    45f6:	9c 81       	ldd	r25, Y+4	; 0x04
    45f8:	81 30       	cpi	r24, 0x01	; 1
    45fa:	91 05       	cpc	r25, r1
    45fc:	f9 f0       	breq	.+62     	; 0x463c <DIO_void_Set_Port_Dirction+0x76>
    45fe:	2b 81       	ldd	r18, Y+3	; 0x03
    4600:	3c 81       	ldd	r19, Y+4	; 0x04
    4602:	22 30       	cpi	r18, 0x02	; 2
    4604:	31 05       	cpc	r19, r1
    4606:	fc f4       	brge	.+62     	; 0x4646 <DIO_void_Set_Port_Dirction+0x80>
    4608:	8b 81       	ldd	r24, Y+3	; 0x03
    460a:	9c 81       	ldd	r25, Y+4	; 0x04
    460c:	00 97       	sbiw	r24, 0x00	; 0
    460e:	89 f0       	breq	.+34     	; 0x4632 <DIO_void_Set_Port_Dirction+0x6c>
    4610:	32 c0       	rjmp	.+100    	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
    4612:	2b 81       	ldd	r18, Y+3	; 0x03
    4614:	3c 81       	ldd	r19, Y+4	; 0x04
    4616:	25 30       	cpi	r18, 0x05	; 5
    4618:	31 05       	cpc	r19, r1
    461a:	21 f1       	breq	.+72     	; 0x4664 <DIO_void_Set_Port_Dirction+0x9e>
    461c:	8b 81       	ldd	r24, Y+3	; 0x03
    461e:	9c 81       	ldd	r25, Y+4	; 0x04
    4620:	85 30       	cpi	r24, 0x05	; 5
    4622:	91 05       	cpc	r25, r1
    4624:	d4 f0       	brlt	.+52     	; 0x465a <DIO_void_Set_Port_Dirction+0x94>
    4626:	2b 81       	ldd	r18, Y+3	; 0x03
    4628:	3c 81       	ldd	r19, Y+4	; 0x04
    462a:	26 30       	cpi	r18, 0x06	; 6
    462c:	31 05       	cpc	r19, r1
    462e:	f9 f0       	breq	.+62     	; 0x466e <DIO_void_Set_Port_Dirction+0xa8>
    4630:	22 c0       	rjmp	.+68     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	{
	case PORTA_ID: DDRA = direction; break;
    4632:	ea e3       	ldi	r30, 0x3A	; 58
    4634:	f0 e0       	ldi	r31, 0x00	; 0
    4636:	8a 81       	ldd	r24, Y+2	; 0x02
    4638:	80 83       	st	Z, r24
    463a:	1d c0       	rjmp	.+58     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTB_ID: DDRB = direction; break;
    463c:	e7 e3       	ldi	r30, 0x37	; 55
    463e:	f0 e0       	ldi	r31, 0x00	; 0
    4640:	8a 81       	ldd	r24, Y+2	; 0x02
    4642:	80 83       	st	Z, r24
    4644:	18 c0       	rjmp	.+48     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTC_ID: DDRC = direction; break;
    4646:	e4 e3       	ldi	r30, 0x34	; 52
    4648:	f0 e0       	ldi	r31, 0x00	; 0
    464a:	8a 81       	ldd	r24, Y+2	; 0x02
    464c:	80 83       	st	Z, r24
    464e:	13 c0       	rjmp	.+38     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTD_ID: DDRD = direction; break;
    4650:	e1 e3       	ldi	r30, 0x31	; 49
    4652:	f0 e0       	ldi	r31, 0x00	; 0
    4654:	8a 81       	ldd	r24, Y+2	; 0x02
    4656:	80 83       	st	Z, r24
    4658:	0e c0       	rjmp	.+28     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTE_ID: DDRE = direction; break;
    465a:	e2 e2       	ldi	r30, 0x22	; 34
    465c:	f0 e0       	ldi	r31, 0x00	; 0
    465e:	8a 81       	ldd	r24, Y+2	; 0x02
    4660:	80 83       	st	Z, r24
    4662:	09 c0       	rjmp	.+18     	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTF_ID: DDRF = direction; break;
    4664:	e1 e6       	ldi	r30, 0x61	; 97
    4666:	f0 e0       	ldi	r31, 0x00	; 0
    4668:	8a 81       	ldd	r24, Y+2	; 0x02
    466a:	80 83       	st	Z, r24
    466c:	04 c0       	rjmp	.+8      	; 0x4676 <DIO_void_Set_Port_Dirction+0xb0>
	case PORTG_ID: DDRG = direction; break;
    466e:	e4 e6       	ldi	r30, 0x64	; 100
    4670:	f0 e0       	ldi	r31, 0x00	; 0
    4672:	8a 81       	ldd	r24, Y+2	; 0x02
    4674:	80 83       	st	Z, r24
	}
}
    4676:	0f 90       	pop	r0
    4678:	0f 90       	pop	r0
    467a:	0f 90       	pop	r0
    467c:	0f 90       	pop	r0
    467e:	cf 91       	pop	r28
    4680:	df 91       	pop	r29
    4682:	08 95       	ret

00004684 <DIO_void_Set_Port_Value>:

void DIO_void_Set_Port_Value(port_no_type port_no, uint8 value)
{
    4684:	df 93       	push	r29
    4686:	cf 93       	push	r28
    4688:	00 d0       	rcall	.+0      	; 0x468a <DIO_void_Set_Port_Value+0x6>
    468a:	00 d0       	rcall	.+0      	; 0x468c <DIO_void_Set_Port_Value+0x8>
    468c:	cd b7       	in	r28, 0x3d	; 61
    468e:	de b7       	in	r29, 0x3e	; 62
    4690:	89 83       	std	Y+1, r24	; 0x01
    4692:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_no)
    4694:	89 81       	ldd	r24, Y+1	; 0x01
    4696:	28 2f       	mov	r18, r24
    4698:	30 e0       	ldi	r19, 0x00	; 0
    469a:	3c 83       	std	Y+4, r19	; 0x04
    469c:	2b 83       	std	Y+3, r18	; 0x03
    469e:	8b 81       	ldd	r24, Y+3	; 0x03
    46a0:	9c 81       	ldd	r25, Y+4	; 0x04
    46a2:	83 30       	cpi	r24, 0x03	; 3
    46a4:	91 05       	cpc	r25, r1
    46a6:	99 f1       	breq	.+102    	; 0x470e <DIO_void_Set_Port_Value+0x8a>
    46a8:	2b 81       	ldd	r18, Y+3	; 0x03
    46aa:	3c 81       	ldd	r19, Y+4	; 0x04
    46ac:	24 30       	cpi	r18, 0x04	; 4
    46ae:	31 05       	cpc	r19, r1
    46b0:	7c f4       	brge	.+30     	; 0x46d0 <DIO_void_Set_Port_Value+0x4c>
    46b2:	8b 81       	ldd	r24, Y+3	; 0x03
    46b4:	9c 81       	ldd	r25, Y+4	; 0x04
    46b6:	81 30       	cpi	r24, 0x01	; 1
    46b8:	91 05       	cpc	r25, r1
    46ba:	f9 f0       	breq	.+62     	; 0x46fa <DIO_void_Set_Port_Value+0x76>
    46bc:	2b 81       	ldd	r18, Y+3	; 0x03
    46be:	3c 81       	ldd	r19, Y+4	; 0x04
    46c0:	22 30       	cpi	r18, 0x02	; 2
    46c2:	31 05       	cpc	r19, r1
    46c4:	fc f4       	brge	.+62     	; 0x4704 <DIO_void_Set_Port_Value+0x80>
    46c6:	8b 81       	ldd	r24, Y+3	; 0x03
    46c8:	9c 81       	ldd	r25, Y+4	; 0x04
    46ca:	00 97       	sbiw	r24, 0x00	; 0
    46cc:	89 f0       	breq	.+34     	; 0x46f0 <DIO_void_Set_Port_Value+0x6c>
    46ce:	32 c0       	rjmp	.+100    	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
    46d0:	2b 81       	ldd	r18, Y+3	; 0x03
    46d2:	3c 81       	ldd	r19, Y+4	; 0x04
    46d4:	25 30       	cpi	r18, 0x05	; 5
    46d6:	31 05       	cpc	r19, r1
    46d8:	21 f1       	breq	.+72     	; 0x4722 <DIO_void_Set_Port_Value+0x9e>
    46da:	8b 81       	ldd	r24, Y+3	; 0x03
    46dc:	9c 81       	ldd	r25, Y+4	; 0x04
    46de:	85 30       	cpi	r24, 0x05	; 5
    46e0:	91 05       	cpc	r25, r1
    46e2:	d4 f0       	brlt	.+52     	; 0x4718 <DIO_void_Set_Port_Value+0x94>
    46e4:	2b 81       	ldd	r18, Y+3	; 0x03
    46e6:	3c 81       	ldd	r19, Y+4	; 0x04
    46e8:	26 30       	cpi	r18, 0x06	; 6
    46ea:	31 05       	cpc	r19, r1
    46ec:	f9 f0       	breq	.+62     	; 0x472c <DIO_void_Set_Port_Value+0xa8>
    46ee:	22 c0       	rjmp	.+68     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	{
	case PORTA_ID: PORTA = value; break;
    46f0:	eb e3       	ldi	r30, 0x3B	; 59
    46f2:	f0 e0       	ldi	r31, 0x00	; 0
    46f4:	8a 81       	ldd	r24, Y+2	; 0x02
    46f6:	80 83       	st	Z, r24
    46f8:	1d c0       	rjmp	.+58     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTB_ID: PORTB = value; break;
    46fa:	e8 e3       	ldi	r30, 0x38	; 56
    46fc:	f0 e0       	ldi	r31, 0x00	; 0
    46fe:	8a 81       	ldd	r24, Y+2	; 0x02
    4700:	80 83       	st	Z, r24
    4702:	18 c0       	rjmp	.+48     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTC_ID: PORTC = value; break;
    4704:	e5 e3       	ldi	r30, 0x35	; 53
    4706:	f0 e0       	ldi	r31, 0x00	; 0
    4708:	8a 81       	ldd	r24, Y+2	; 0x02
    470a:	80 83       	st	Z, r24
    470c:	13 c0       	rjmp	.+38     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTD_ID: PORTD = value; break;
    470e:	e2 e3       	ldi	r30, 0x32	; 50
    4710:	f0 e0       	ldi	r31, 0x00	; 0
    4712:	8a 81       	ldd	r24, Y+2	; 0x02
    4714:	80 83       	st	Z, r24
    4716:	0e c0       	rjmp	.+28     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTE_ID: PORTE = value; break;
    4718:	e3 e2       	ldi	r30, 0x23	; 35
    471a:	f0 e0       	ldi	r31, 0x00	; 0
    471c:	8a 81       	ldd	r24, Y+2	; 0x02
    471e:	80 83       	st	Z, r24
    4720:	09 c0       	rjmp	.+18     	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTF_ID: PORTF = value; break;
    4722:	e2 e6       	ldi	r30, 0x62	; 98
    4724:	f0 e0       	ldi	r31, 0x00	; 0
    4726:	8a 81       	ldd	r24, Y+2	; 0x02
    4728:	80 83       	st	Z, r24
    472a:	04 c0       	rjmp	.+8      	; 0x4734 <DIO_void_Set_Port_Value+0xb0>
	case PORTG_ID: PORTG = value; break;
    472c:	e5 e6       	ldi	r30, 0x65	; 101
    472e:	f0 e0       	ldi	r31, 0x00	; 0
    4730:	8a 81       	ldd	r24, Y+2	; 0x02
    4732:	80 83       	st	Z, r24
	}
}
    4734:	0f 90       	pop	r0
    4736:	0f 90       	pop	r0
    4738:	0f 90       	pop	r0
    473a:	0f 90       	pop	r0
    473c:	cf 91       	pop	r28
    473e:	df 91       	pop	r29
    4740:	08 95       	ret

00004742 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L>:

void DIO_void_Set_Port_ValueNIPPLE_H_OR_L(port_no_type port_no, uint8 value,NIPPLE_H_OR_L_type nipple)
{
    4742:	df 93       	push	r29
    4744:	cf 93       	push	r28
    4746:	cd b7       	in	r28, 0x3d	; 61
    4748:	de b7       	in	r29, 0x3e	; 62
    474a:	27 97       	sbiw	r28, 0x07	; 7
    474c:	0f b6       	in	r0, 0x3f	; 63
    474e:	f8 94       	cli
    4750:	de bf       	out	0x3e, r29	; 62
    4752:	0f be       	out	0x3f, r0	; 63
    4754:	cd bf       	out	0x3d, r28	; 61
    4756:	89 83       	std	Y+1, r24	; 0x01
    4758:	6a 83       	std	Y+2, r22	; 0x02
    475a:	4b 83       	std	Y+3, r20	; 0x03
	if(nipple==NIPPLEL)
    475c:	8b 81       	ldd	r24, Y+3	; 0x03
    475e:	88 23       	and	r24, r24
    4760:	09 f0       	breq	.+2      	; 0x4764 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x22>
    4762:	85 c0       	rjmp	.+266    	; 0x486e <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x12c>
	{
		switch(port_no)
    4764:	89 81       	ldd	r24, Y+1	; 0x01
    4766:	28 2f       	mov	r18, r24
    4768:	30 e0       	ldi	r19, 0x00	; 0
    476a:	3f 83       	std	Y+7, r19	; 0x07
    476c:	2e 83       	std	Y+6, r18	; 0x06
    476e:	8e 81       	ldd	r24, Y+6	; 0x06
    4770:	9f 81       	ldd	r25, Y+7	; 0x07
    4772:	83 30       	cpi	r24, 0x03	; 3
    4774:	91 05       	cpc	r25, r1
    4776:	09 f4       	brne	.+2      	; 0x477a <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x38>
    4778:	4a c0       	rjmp	.+148    	; 0x480e <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0xcc>
    477a:	2e 81       	ldd	r18, Y+6	; 0x06
    477c:	3f 81       	ldd	r19, Y+7	; 0x07
    477e:	24 30       	cpi	r18, 0x04	; 4
    4780:	31 05       	cpc	r19, r1
    4782:	7c f4       	brge	.+30     	; 0x47a2 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x60>
    4784:	8e 81       	ldd	r24, Y+6	; 0x06
    4786:	9f 81       	ldd	r25, Y+7	; 0x07
    4788:	81 30       	cpi	r24, 0x01	; 1
    478a:	91 05       	cpc	r25, r1
    478c:	41 f1       	breq	.+80     	; 0x47de <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x9c>
    478e:	2e 81       	ldd	r18, Y+6	; 0x06
    4790:	3f 81       	ldd	r19, Y+7	; 0x07
    4792:	22 30       	cpi	r18, 0x02	; 2
    4794:	31 05       	cpc	r19, r1
    4796:	7c f5       	brge	.+94     	; 0x47f6 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0xb4>
    4798:	8e 81       	ldd	r24, Y+6	; 0x06
    479a:	9f 81       	ldd	r25, Y+7	; 0x07
    479c:	00 97       	sbiw	r24, 0x00	; 0
    479e:	99 f0       	breq	.+38     	; 0x47c6 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x84>
    47a0:	da c0       	rjmp	.+436    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
    47a2:	2e 81       	ldd	r18, Y+6	; 0x06
    47a4:	3f 81       	ldd	r19, Y+7	; 0x07
    47a6:	25 30       	cpi	r18, 0x05	; 5
    47a8:	31 05       	cpc	r19, r1
    47aa:	09 f4       	brne	.+2      	; 0x47ae <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x6c>
    47ac:	48 c0       	rjmp	.+144    	; 0x483e <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0xfc>
    47ae:	8e 81       	ldd	r24, Y+6	; 0x06
    47b0:	9f 81       	ldd	r25, Y+7	; 0x07
    47b2:	85 30       	cpi	r24, 0x05	; 5
    47b4:	91 05       	cpc	r25, r1
    47b6:	bc f1       	brlt	.+110    	; 0x4826 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0xe4>
    47b8:	2e 81       	ldd	r18, Y+6	; 0x06
    47ba:	3f 81       	ldd	r19, Y+7	; 0x07
    47bc:	26 30       	cpi	r18, 0x06	; 6
    47be:	31 05       	cpc	r19, r1
    47c0:	09 f4       	brne	.+2      	; 0x47c4 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x82>
    47c2:	49 c0       	rjmp	.+146    	; 0x4856 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x114>
    47c4:	c8 c0       	rjmp	.+400    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			{
			case PORTA_ID: ASSIGN_NippleL(PORTA,value); break;
    47c6:	ab e3       	ldi	r26, 0x3B	; 59
    47c8:	b0 e0       	ldi	r27, 0x00	; 0
    47ca:	eb e3       	ldi	r30, 0x3B	; 59
    47cc:	f0 e0       	ldi	r31, 0x00	; 0
    47ce:	80 81       	ld	r24, Z
    47d0:	98 2f       	mov	r25, r24
    47d2:	90 7f       	andi	r25, 0xF0	; 240
    47d4:	8a 81       	ldd	r24, Y+2	; 0x02
    47d6:	8f 70       	andi	r24, 0x0F	; 15
    47d8:	89 2b       	or	r24, r25
    47da:	8c 93       	st	X, r24
    47dc:	bc c0       	rjmp	.+376    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTB_ID: ASSIGN_NippleL(PORTB,value);break;
    47de:	a8 e3       	ldi	r26, 0x38	; 56
    47e0:	b0 e0       	ldi	r27, 0x00	; 0
    47e2:	e8 e3       	ldi	r30, 0x38	; 56
    47e4:	f0 e0       	ldi	r31, 0x00	; 0
    47e6:	80 81       	ld	r24, Z
    47e8:	98 2f       	mov	r25, r24
    47ea:	90 7f       	andi	r25, 0xF0	; 240
    47ec:	8a 81       	ldd	r24, Y+2	; 0x02
    47ee:	8f 70       	andi	r24, 0x0F	; 15
    47f0:	89 2b       	or	r24, r25
    47f2:	8c 93       	st	X, r24
    47f4:	b0 c0       	rjmp	.+352    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTC_ID: ASSIGN_NippleL(PORTC,value); break;
    47f6:	a5 e3       	ldi	r26, 0x35	; 53
    47f8:	b0 e0       	ldi	r27, 0x00	; 0
    47fa:	e5 e3       	ldi	r30, 0x35	; 53
    47fc:	f0 e0       	ldi	r31, 0x00	; 0
    47fe:	80 81       	ld	r24, Z
    4800:	98 2f       	mov	r25, r24
    4802:	90 7f       	andi	r25, 0xF0	; 240
    4804:	8a 81       	ldd	r24, Y+2	; 0x02
    4806:	8f 70       	andi	r24, 0x0F	; 15
    4808:	89 2b       	or	r24, r25
    480a:	8c 93       	st	X, r24
    480c:	a4 c0       	rjmp	.+328    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTD_ID: ASSIGN_NippleL(PORTD,value); break;
    480e:	a2 e3       	ldi	r26, 0x32	; 50
    4810:	b0 e0       	ldi	r27, 0x00	; 0
    4812:	e2 e3       	ldi	r30, 0x32	; 50
    4814:	f0 e0       	ldi	r31, 0x00	; 0
    4816:	80 81       	ld	r24, Z
    4818:	98 2f       	mov	r25, r24
    481a:	90 7f       	andi	r25, 0xF0	; 240
    481c:	8a 81       	ldd	r24, Y+2	; 0x02
    481e:	8f 70       	andi	r24, 0x0F	; 15
    4820:	89 2b       	or	r24, r25
    4822:	8c 93       	st	X, r24
    4824:	98 c0       	rjmp	.+304    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTE_ID: ASSIGN_NippleL(PORTE,value); break;
    4826:	a3 e2       	ldi	r26, 0x23	; 35
    4828:	b0 e0       	ldi	r27, 0x00	; 0
    482a:	e3 e2       	ldi	r30, 0x23	; 35
    482c:	f0 e0       	ldi	r31, 0x00	; 0
    482e:	80 81       	ld	r24, Z
    4830:	98 2f       	mov	r25, r24
    4832:	90 7f       	andi	r25, 0xF0	; 240
    4834:	8a 81       	ldd	r24, Y+2	; 0x02
    4836:	8f 70       	andi	r24, 0x0F	; 15
    4838:	89 2b       	or	r24, r25
    483a:	8c 93       	st	X, r24
    483c:	8c c0       	rjmp	.+280    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTF_ID: ASSIGN_NippleL(PORTF,value); break;
    483e:	a2 e6       	ldi	r26, 0x62	; 98
    4840:	b0 e0       	ldi	r27, 0x00	; 0
    4842:	e2 e6       	ldi	r30, 0x62	; 98
    4844:	f0 e0       	ldi	r31, 0x00	; 0
    4846:	80 81       	ld	r24, Z
    4848:	98 2f       	mov	r25, r24
    484a:	90 7f       	andi	r25, 0xF0	; 240
    484c:	8a 81       	ldd	r24, Y+2	; 0x02
    484e:	8f 70       	andi	r24, 0x0F	; 15
    4850:	89 2b       	or	r24, r25
    4852:	8c 93       	st	X, r24
    4854:	80 c0       	rjmp	.+256    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			case PORTG_ID: ASSIGN_NippleL(PORTG,value); break;
    4856:	a5 e6       	ldi	r26, 0x65	; 101
    4858:	b0 e0       	ldi	r27, 0x00	; 0
    485a:	e5 e6       	ldi	r30, 0x65	; 101
    485c:	f0 e0       	ldi	r31, 0x00	; 0
    485e:	80 81       	ld	r24, Z
    4860:	98 2f       	mov	r25, r24
    4862:	90 7f       	andi	r25, 0xF0	; 240
    4864:	8a 81       	ldd	r24, Y+2	; 0x02
    4866:	8f 70       	andi	r24, 0x0F	; 15
    4868:	89 2b       	or	r24, r25
    486a:	8c 93       	st	X, r24
    486c:	74 c0       	rjmp	.+232    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
			}
	}
	else if(nipple==NIPPLEH)
    486e:	8b 81       	ldd	r24, Y+3	; 0x03
    4870:	81 30       	cpi	r24, 0x01	; 1
    4872:	09 f0       	breq	.+2      	; 0x4876 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x134>
    4874:	70 c0       	rjmp	.+224    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
	{
		switch(port_no)
    4876:	89 81       	ldd	r24, Y+1	; 0x01
    4878:	28 2f       	mov	r18, r24
    487a:	30 e0       	ldi	r19, 0x00	; 0
    487c:	3d 83       	std	Y+5, r19	; 0x05
    487e:	2c 83       	std	Y+4, r18	; 0x04
    4880:	8c 81       	ldd	r24, Y+4	; 0x04
    4882:	9d 81       	ldd	r25, Y+5	; 0x05
    4884:	82 30       	cpi	r24, 0x02	; 2
    4886:	91 05       	cpc	r25, r1
    4888:	b9 f1       	breq	.+110    	; 0x48f8 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x1b6>
    488a:	2c 81       	ldd	r18, Y+4	; 0x04
    488c:	3d 81       	ldd	r19, Y+5	; 0x05
    488e:	23 30       	cpi	r18, 0x03	; 3
    4890:	31 05       	cpc	r19, r1
    4892:	54 f4       	brge	.+20     	; 0x48a8 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x166>
    4894:	8c 81       	ldd	r24, Y+4	; 0x04
    4896:	9d 81       	ldd	r25, Y+5	; 0x05
    4898:	00 97       	sbiw	r24, 0x00	; 0
    489a:	b1 f0       	breq	.+44     	; 0x48c8 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x186>
    489c:	2c 81       	ldd	r18, Y+4	; 0x04
    489e:	3d 81       	ldd	r19, Y+5	; 0x05
    48a0:	21 30       	cpi	r18, 0x01	; 1
    48a2:	31 05       	cpc	r19, r1
    48a4:	e9 f0       	breq	.+58     	; 0x48e0 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x19e>
    48a6:	57 c0       	rjmp	.+174    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
    48a8:	8c 81       	ldd	r24, Y+4	; 0x04
    48aa:	9d 81       	ldd	r25, Y+5	; 0x05
    48ac:	84 30       	cpi	r24, 0x04	; 4
    48ae:	91 05       	cpc	r25, r1
    48b0:	d9 f1       	breq	.+118    	; 0x4928 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x1e6>
    48b2:	2c 81       	ldd	r18, Y+4	; 0x04
    48b4:	3d 81       	ldd	r19, Y+5	; 0x05
    48b6:	24 30       	cpi	r18, 0x04	; 4
    48b8:	31 05       	cpc	r19, r1
    48ba:	54 f1       	brlt	.+84     	; 0x4910 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x1ce>
    48bc:	8c 81       	ldd	r24, Y+4	; 0x04
    48be:	9d 81       	ldd	r25, Y+5	; 0x05
    48c0:	85 30       	cpi	r24, 0x05	; 5
    48c2:	91 05       	cpc	r25, r1
    48c4:	e9 f1       	breq	.+122    	; 0x4940 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x1fe>
    48c6:	47 c0       	rjmp	.+142    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					{
					case PORTA_ID: ASSIGN_NippleH(PORTA,value); break;
    48c8:	ab e3       	ldi	r26, 0x3B	; 59
    48ca:	b0 e0       	ldi	r27, 0x00	; 0
    48cc:	eb e3       	ldi	r30, 0x3B	; 59
    48ce:	f0 e0       	ldi	r31, 0x00	; 0
    48d0:	80 81       	ld	r24, Z
    48d2:	98 2f       	mov	r25, r24
    48d4:	9f 70       	andi	r25, 0x0F	; 15
    48d6:	8a 81       	ldd	r24, Y+2	; 0x02
    48d8:	80 7f       	andi	r24, 0xF0	; 240
    48da:	89 2b       	or	r24, r25
    48dc:	8c 93       	st	X, r24
    48de:	3b c0       	rjmp	.+118    	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					case PORTB_ID: ASSIGN_NippleH(PORTB,value);break;
    48e0:	a8 e3       	ldi	r26, 0x38	; 56
    48e2:	b0 e0       	ldi	r27, 0x00	; 0
    48e4:	e8 e3       	ldi	r30, 0x38	; 56
    48e6:	f0 e0       	ldi	r31, 0x00	; 0
    48e8:	80 81       	ld	r24, Z
    48ea:	98 2f       	mov	r25, r24
    48ec:	9f 70       	andi	r25, 0x0F	; 15
    48ee:	8a 81       	ldd	r24, Y+2	; 0x02
    48f0:	80 7f       	andi	r24, 0xF0	; 240
    48f2:	89 2b       	or	r24, r25
    48f4:	8c 93       	st	X, r24
    48f6:	2f c0       	rjmp	.+94     	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					case PORTC_ID: ASSIGN_NippleH(PORTC,value); break;
    48f8:	a5 e3       	ldi	r26, 0x35	; 53
    48fa:	b0 e0       	ldi	r27, 0x00	; 0
    48fc:	e5 e3       	ldi	r30, 0x35	; 53
    48fe:	f0 e0       	ldi	r31, 0x00	; 0
    4900:	80 81       	ld	r24, Z
    4902:	98 2f       	mov	r25, r24
    4904:	9f 70       	andi	r25, 0x0F	; 15
    4906:	8a 81       	ldd	r24, Y+2	; 0x02
    4908:	80 7f       	andi	r24, 0xF0	; 240
    490a:	89 2b       	or	r24, r25
    490c:	8c 93       	st	X, r24
    490e:	23 c0       	rjmp	.+70     	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					case PORTD_ID: ASSIGN_NippleH(PORTD,value); break;
    4910:	a2 e3       	ldi	r26, 0x32	; 50
    4912:	b0 e0       	ldi	r27, 0x00	; 0
    4914:	e2 e3       	ldi	r30, 0x32	; 50
    4916:	f0 e0       	ldi	r31, 0x00	; 0
    4918:	80 81       	ld	r24, Z
    491a:	98 2f       	mov	r25, r24
    491c:	9f 70       	andi	r25, 0x0F	; 15
    491e:	8a 81       	ldd	r24, Y+2	; 0x02
    4920:	80 7f       	andi	r24, 0xF0	; 240
    4922:	89 2b       	or	r24, r25
    4924:	8c 93       	st	X, r24
    4926:	17 c0       	rjmp	.+46     	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					case PORTE_ID: ASSIGN_NippleH(PORTE,value); break;
    4928:	a3 e2       	ldi	r26, 0x23	; 35
    492a:	b0 e0       	ldi	r27, 0x00	; 0
    492c:	e3 e2       	ldi	r30, 0x23	; 35
    492e:	f0 e0       	ldi	r31, 0x00	; 0
    4930:	80 81       	ld	r24, Z
    4932:	98 2f       	mov	r25, r24
    4934:	9f 70       	andi	r25, 0x0F	; 15
    4936:	8a 81       	ldd	r24, Y+2	; 0x02
    4938:	80 7f       	andi	r24, 0xF0	; 240
    493a:	89 2b       	or	r24, r25
    493c:	8c 93       	st	X, r24
    493e:	0b c0       	rjmp	.+22     	; 0x4956 <DIO_void_Set_Port_ValueNIPPLE_H_OR_L+0x214>
					case PORTF_ID: ASSIGN_NippleH(PORTF,value); break;
    4940:	a2 e6       	ldi	r26, 0x62	; 98
    4942:	b0 e0       	ldi	r27, 0x00	; 0
    4944:	e2 e6       	ldi	r30, 0x62	; 98
    4946:	f0 e0       	ldi	r31, 0x00	; 0
    4948:	80 81       	ld	r24, Z
    494a:	98 2f       	mov	r25, r24
    494c:	9f 70       	andi	r25, 0x0F	; 15
    494e:	8a 81       	ldd	r24, Y+2	; 0x02
    4950:	80 7f       	andi	r24, 0xF0	; 240
    4952:	89 2b       	or	r24, r25
    4954:	8c 93       	st	X, r24
					case PORTG_ID:break;
					}
	}
}
    4956:	27 96       	adiw	r28, 0x07	; 7
    4958:	0f b6       	in	r0, 0x3f	; 63
    495a:	f8 94       	cli
    495c:	de bf       	out	0x3e, r29	; 62
    495e:	0f be       	out	0x3f, r0	; 63
    4960:	cd bf       	out	0x3d, r28	; 61
    4962:	cf 91       	pop	r28
    4964:	df 91       	pop	r29
    4966:	08 95       	ret

00004968 <DIO_uint8_Get_Port_Value>:
uint8 DIO_uint8_Get_Port_Value(port_no_type port_no)
{
    4968:	df 93       	push	r29
    496a:	cf 93       	push	r28
    496c:	00 d0       	rcall	.+0      	; 0x496e <DIO_uint8_Get_Port_Value+0x6>
    496e:	00 d0       	rcall	.+0      	; 0x4970 <DIO_uint8_Get_Port_Value+0x8>
    4970:	cd b7       	in	r28, 0x3d	; 61
    4972:	de b7       	in	r29, 0x3e	; 62
    4974:	8a 83       	std	Y+2, r24	; 0x02
	uint8 return_value=0;
    4976:	19 82       	std	Y+1, r1	; 0x01
	switch(port_no)
    4978:	8a 81       	ldd	r24, Y+2	; 0x02
    497a:	28 2f       	mov	r18, r24
    497c:	30 e0       	ldi	r19, 0x00	; 0
    497e:	3c 83       	std	Y+4, r19	; 0x04
    4980:	2b 83       	std	Y+3, r18	; 0x03
    4982:	8b 81       	ldd	r24, Y+3	; 0x03
    4984:	9c 81       	ldd	r25, Y+4	; 0x04
    4986:	83 30       	cpi	r24, 0x03	; 3
    4988:	91 05       	cpc	r25, r1
    498a:	99 f1       	breq	.+102    	; 0x49f2 <DIO_uint8_Get_Port_Value+0x8a>
    498c:	2b 81       	ldd	r18, Y+3	; 0x03
    498e:	3c 81       	ldd	r19, Y+4	; 0x04
    4990:	24 30       	cpi	r18, 0x04	; 4
    4992:	31 05       	cpc	r19, r1
    4994:	7c f4       	brge	.+30     	; 0x49b4 <DIO_uint8_Get_Port_Value+0x4c>
    4996:	8b 81       	ldd	r24, Y+3	; 0x03
    4998:	9c 81       	ldd	r25, Y+4	; 0x04
    499a:	81 30       	cpi	r24, 0x01	; 1
    499c:	91 05       	cpc	r25, r1
    499e:	f9 f0       	breq	.+62     	; 0x49de <DIO_uint8_Get_Port_Value+0x76>
    49a0:	2b 81       	ldd	r18, Y+3	; 0x03
    49a2:	3c 81       	ldd	r19, Y+4	; 0x04
    49a4:	22 30       	cpi	r18, 0x02	; 2
    49a6:	31 05       	cpc	r19, r1
    49a8:	fc f4       	brge	.+62     	; 0x49e8 <DIO_uint8_Get_Port_Value+0x80>
    49aa:	8b 81       	ldd	r24, Y+3	; 0x03
    49ac:	9c 81       	ldd	r25, Y+4	; 0x04
    49ae:	00 97       	sbiw	r24, 0x00	; 0
    49b0:	89 f0       	breq	.+34     	; 0x49d4 <DIO_uint8_Get_Port_Value+0x6c>
    49b2:	32 c0       	rjmp	.+100    	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
    49b4:	2b 81       	ldd	r18, Y+3	; 0x03
    49b6:	3c 81       	ldd	r19, Y+4	; 0x04
    49b8:	25 30       	cpi	r18, 0x05	; 5
    49ba:	31 05       	cpc	r19, r1
    49bc:	21 f1       	breq	.+72     	; 0x4a06 <DIO_uint8_Get_Port_Value+0x9e>
    49be:	8b 81       	ldd	r24, Y+3	; 0x03
    49c0:	9c 81       	ldd	r25, Y+4	; 0x04
    49c2:	85 30       	cpi	r24, 0x05	; 5
    49c4:	91 05       	cpc	r25, r1
    49c6:	d4 f0       	brlt	.+52     	; 0x49fc <DIO_uint8_Get_Port_Value+0x94>
    49c8:	2b 81       	ldd	r18, Y+3	; 0x03
    49ca:	3c 81       	ldd	r19, Y+4	; 0x04
    49cc:	26 30       	cpi	r18, 0x06	; 6
    49ce:	31 05       	cpc	r19, r1
    49d0:	f9 f0       	breq	.+62     	; 0x4a10 <DIO_uint8_Get_Port_Value+0xa8>
    49d2:	22 c0       	rjmp	.+68     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	{
	case PORTA_ID:return_value =PINA;break;
    49d4:	e9 e3       	ldi	r30, 0x39	; 57
    49d6:	f0 e0       	ldi	r31, 0x00	; 0
    49d8:	80 81       	ld	r24, Z
    49da:	89 83       	std	Y+1, r24	; 0x01
    49dc:	1d c0       	rjmp	.+58     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTB_ID:return_value =PINB;break;
    49de:	e6 e3       	ldi	r30, 0x36	; 54
    49e0:	f0 e0       	ldi	r31, 0x00	; 0
    49e2:	80 81       	ld	r24, Z
    49e4:	89 83       	std	Y+1, r24	; 0x01
    49e6:	18 c0       	rjmp	.+48     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTC_ID:return_value =PINC;break;
    49e8:	e3 e3       	ldi	r30, 0x33	; 51
    49ea:	f0 e0       	ldi	r31, 0x00	; 0
    49ec:	80 81       	ld	r24, Z
    49ee:	89 83       	std	Y+1, r24	; 0x01
    49f0:	13 c0       	rjmp	.+38     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTD_ID:return_value =PIND;break;
    49f2:	e0 e3       	ldi	r30, 0x30	; 48
    49f4:	f0 e0       	ldi	r31, 0x00	; 0
    49f6:	80 81       	ld	r24, Z
    49f8:	89 83       	std	Y+1, r24	; 0x01
    49fa:	0e c0       	rjmp	.+28     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTE_ID:return_value =PINE;break;
    49fc:	e1 e2       	ldi	r30, 0x21	; 33
    49fe:	f0 e0       	ldi	r31, 0x00	; 0
    4a00:	80 81       	ld	r24, Z
    4a02:	89 83       	std	Y+1, r24	; 0x01
    4a04:	09 c0       	rjmp	.+18     	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTF_ID:return_value =PINF;break;
    4a06:	e0 e2       	ldi	r30, 0x20	; 32
    4a08:	f0 e0       	ldi	r31, 0x00	; 0
    4a0a:	80 81       	ld	r24, Z
    4a0c:	89 83       	std	Y+1, r24	; 0x01
    4a0e:	04 c0       	rjmp	.+8      	; 0x4a18 <DIO_uint8_Get_Port_Value+0xb0>
	case PORTG_ID:return_value =PING;break;
    4a10:	e3 e6       	ldi	r30, 0x63	; 99
    4a12:	f0 e0       	ldi	r31, 0x00	; 0
    4a14:	80 81       	ld	r24, Z
    4a16:	89 83       	std	Y+1, r24	; 0x01
	}

	return return_value;
    4a18:	89 81       	ldd	r24, Y+1	; 0x01
}
    4a1a:	0f 90       	pop	r0
    4a1c:	0f 90       	pop	r0
    4a1e:	0f 90       	pop	r0
    4a20:	0f 90       	pop	r0
    4a22:	cf 91       	pop	r28
    4a24:	df 91       	pop	r29
    4a26:	08 95       	ret

00004a28 <Ultrasonic_init>:
#include"ULTRASONIC.h"
volatile uint8 f=0,c=0;
volatile uint16 t1=0,t2=0;

void Ultrasonic_init(void)
{
    4a28:	df 93       	push	r29
    4a2a:	cf 93       	push	r28
    4a2c:	cd b7       	in	r28, 0x3d	; 61
    4a2e:	de b7       	in	r29, 0x3e	; 62
	DIO_void_Set_Pin_Dirction(trig_port,trig0,OUTPUT);
    4a30:	80 e0       	ldi	r24, 0x00	; 0
    4a32:	60 e0       	ldi	r22, 0x00	; 0
    4a34:	41 e0       	ldi	r20, 0x01	; 1
    4a36:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Dirction(trig_port,trig1,OUTPUT);
    4a3a:	80 e0       	ldi	r24, 0x00	; 0
    4a3c:	61 e0       	ldi	r22, 0x01	; 1
    4a3e:	41 e0       	ldi	r20, 0x01	; 1
    4a40:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Dirction(trig_port,trig2,OUTPUT);
    4a44:	80 e0       	ldi	r24, 0x00	; 0
    4a46:	63 e0       	ldi	r22, 0x03	; 3
    4a48:	41 e0       	ldi	r20, 0x01	; 1
    4a4a:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Dirction(trig_port,trig3,OUTPUT);
    4a4e:	80 e0       	ldi	r24, 0x00	; 0
    4a50:	64 e0       	ldi	r22, 0x04	; 4
    4a52:	41 e0       	ldi	r20, 0x01	; 1
    4a54:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Dirction(trig_port,trig4,OUTPUT);
    4a58:	80 e0       	ldi	r24, 0x00	; 0
    4a5a:	65 e0       	ldi	r22, 0x05	; 5
    4a5c:	41 e0       	ldi	r20, 0x01	; 1
    4a5e:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	//TRY TO PUT ICU PIN INPUT
	Timer1_Init(timer1_Normal_mode,timer_scale_8,disconnected_1,disconnected_channel);
    4a62:	80 e0       	ldi	r24, 0x00	; 0
    4a64:	62 e0       	ldi	r22, 0x02	; 2
    4a66:	40 e0       	ldi	r20, 0x00	; 0
    4a68:	20 e0       	ldi	r18, 0x00	; 0
    4a6a:	0e 94 b1 17 	call	0x2f62	; 0x2f62 <Timer1_Init>
	Timer1_OV_InterruptEnable();
    4a6e:	0e 94 4b 1b 	call	0x3696	; 0x3696 <Timer1_OV_InterruptEnable>
}
    4a72:	cf 91       	pop	r28
    4a74:	df 91       	pop	r29
    4a76:	08 95       	ret

00004a78 <Ultrasonic_front_Get_Distance>:
uint32 Ultrasonic_front_Get_Distance(void)
{
    4a78:	df 93       	push	r29
    4a7a:	cf 93       	push	r28
    4a7c:	cd b7       	in	r28, 0x3d	; 61
    4a7e:	de b7       	in	r29, 0x3e	; 62
    4a80:	a0 97       	sbiw	r28, 0x20	; 32
    4a82:	0f b6       	in	r0, 0x3f	; 63
    4a84:	f8 94       	cli
    4a86:	de bf       	out	0x3e, r29	; 62
    4a88:	0f be       	out	0x3f, r0	; 63
    4a8a:	cd bf       	out	0x3d, r28	; 61
	uint32 time=0,distance=0;
    4a8c:	1d 8e       	std	Y+29, r1	; 0x1d
    4a8e:	1e 8e       	std	Y+30, r1	; 0x1e
    4a90:	1f 8e       	std	Y+31, r1	; 0x1f
    4a92:	18 a2       	std	Y+32, r1	; 0x20
    4a94:	19 8e       	std	Y+25, r1	; 0x19
    4a96:	1a 8e       	std	Y+26, r1	; 0x1a
    4a98:	1b 8e       	std	Y+27, r1	; 0x1b
    4a9a:	1c 8e       	std	Y+28, r1	; 0x1c
		c = 0;
    4a9c:	10 92 49 02 	sts	0x0249, r1
		TCNT1 = 0;
    4aa0:	ec e4       	ldi	r30, 0x4C	; 76
    4aa2:	f0 e0       	ldi	r31, 0x00	; 0
    4aa4:	11 82       	std	Z+1, r1	; 0x01
    4aa6:	10 82       	st	Z, r1
		f = 0;
    4aa8:	10 92 48 02 	sts	0x0248, r1

		DIO_void_Set_Pin_Value(PORTA_ID,trig0,HIGH);
    4aac:	80 e0       	ldi	r24, 0x00	; 0
    4aae:	60 e0       	ldi	r22, 0x00	; 0
    4ab0:	41 e0       	ldi	r20, 0x01	; 1
    4ab2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    4ab6:	80 e0       	ldi	r24, 0x00	; 0
    4ab8:	90 e0       	ldi	r25, 0x00	; 0
    4aba:	a0 e2       	ldi	r26, 0x20	; 32
    4abc:	b1 e4       	ldi	r27, 0x41	; 65
    4abe:	8d 8b       	std	Y+21, r24	; 0x15
    4ac0:	9e 8b       	std	Y+22, r25	; 0x16
    4ac2:	af 8b       	std	Y+23, r26	; 0x17
    4ac4:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4ac6:	6d 89       	ldd	r22, Y+21	; 0x15
    4ac8:	7e 89       	ldd	r23, Y+22	; 0x16
    4aca:	8f 89       	ldd	r24, Y+23	; 0x17
    4acc:	98 8d       	ldd	r25, Y+24	; 0x18
    4ace:	2b ea       	ldi	r18, 0xAB	; 171
    4ad0:	3a ea       	ldi	r19, 0xAA	; 170
    4ad2:	4a e2       	ldi	r20, 0x2A	; 42
    4ad4:	50 e4       	ldi	r21, 0x40	; 64
    4ad6:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4ada:	dc 01       	movw	r26, r24
    4adc:	cb 01       	movw	r24, r22
    4ade:	89 8b       	std	Y+17, r24	; 0x11
    4ae0:	9a 8b       	std	Y+18, r25	; 0x12
    4ae2:	ab 8b       	std	Y+19, r26	; 0x13
    4ae4:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4ae6:	69 89       	ldd	r22, Y+17	; 0x11
    4ae8:	7a 89       	ldd	r23, Y+18	; 0x12
    4aea:	8b 89       	ldd	r24, Y+19	; 0x13
    4aec:	9c 89       	ldd	r25, Y+20	; 0x14
    4aee:	20 e0       	ldi	r18, 0x00	; 0
    4af0:	30 e0       	ldi	r19, 0x00	; 0
    4af2:	40 e8       	ldi	r20, 0x80	; 128
    4af4:	5f e3       	ldi	r21, 0x3F	; 63
    4af6:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4afa:	88 23       	and	r24, r24
    4afc:	1c f4       	brge	.+6      	; 0x4b04 <Ultrasonic_front_Get_Distance+0x8c>
		__ticks = 1;
    4afe:	81 e0       	ldi	r24, 0x01	; 1
    4b00:	88 8b       	std	Y+16, r24	; 0x10
    4b02:	91 c0       	rjmp	.+290    	; 0x4c26 <Ultrasonic_front_Get_Distance+0x1ae>
	else if (__tmp > 255)
    4b04:	69 89       	ldd	r22, Y+17	; 0x11
    4b06:	7a 89       	ldd	r23, Y+18	; 0x12
    4b08:	8b 89       	ldd	r24, Y+19	; 0x13
    4b0a:	9c 89       	ldd	r25, Y+20	; 0x14
    4b0c:	20 e0       	ldi	r18, 0x00	; 0
    4b0e:	30 e0       	ldi	r19, 0x00	; 0
    4b10:	4f e7       	ldi	r20, 0x7F	; 127
    4b12:	53 e4       	ldi	r21, 0x43	; 67
    4b14:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    4b18:	18 16       	cp	r1, r24
    4b1a:	0c f0       	brlt	.+2      	; 0x4b1e <Ultrasonic_front_Get_Distance+0xa6>
    4b1c:	7b c0       	rjmp	.+246    	; 0x4c14 <Ultrasonic_front_Get_Distance+0x19c>
	{
		_delay_ms(__us / 1000.0);
    4b1e:	6d 89       	ldd	r22, Y+21	; 0x15
    4b20:	7e 89       	ldd	r23, Y+22	; 0x16
    4b22:	8f 89       	ldd	r24, Y+23	; 0x17
    4b24:	98 8d       	ldd	r25, Y+24	; 0x18
    4b26:	20 e0       	ldi	r18, 0x00	; 0
    4b28:	30 e0       	ldi	r19, 0x00	; 0
    4b2a:	4a e7       	ldi	r20, 0x7A	; 122
    4b2c:	54 e4       	ldi	r21, 0x44	; 68
    4b2e:	0e 94 1c 10 	call	0x2038	; 0x2038 <__divsf3>
    4b32:	dc 01       	movw	r26, r24
    4b34:	cb 01       	movw	r24, r22
    4b36:	8c 87       	std	Y+12, r24	; 0x0c
    4b38:	9d 87       	std	Y+13, r25	; 0x0d
    4b3a:	ae 87       	std	Y+14, r26	; 0x0e
    4b3c:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b3e:	6c 85       	ldd	r22, Y+12	; 0x0c
    4b40:	7d 85       	ldd	r23, Y+13	; 0x0d
    4b42:	8e 85       	ldd	r24, Y+14	; 0x0e
    4b44:	9f 85       	ldd	r25, Y+15	; 0x0f
    4b46:	20 e0       	ldi	r18, 0x00	; 0
    4b48:	30 e0       	ldi	r19, 0x00	; 0
    4b4a:	4a ef       	ldi	r20, 0xFA	; 250
    4b4c:	54 e4       	ldi	r21, 0x44	; 68
    4b4e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4b52:	dc 01       	movw	r26, r24
    4b54:	cb 01       	movw	r24, r22
    4b56:	88 87       	std	Y+8, r24	; 0x08
    4b58:	99 87       	std	Y+9, r25	; 0x09
    4b5a:	aa 87       	std	Y+10, r26	; 0x0a
    4b5c:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    4b5e:	68 85       	ldd	r22, Y+8	; 0x08
    4b60:	79 85       	ldd	r23, Y+9	; 0x09
    4b62:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b64:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b66:	20 e0       	ldi	r18, 0x00	; 0
    4b68:	30 e0       	ldi	r19, 0x00	; 0
    4b6a:	40 e8       	ldi	r20, 0x80	; 128
    4b6c:	5f e3       	ldi	r21, 0x3F	; 63
    4b6e:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4b72:	88 23       	and	r24, r24
    4b74:	2c f4       	brge	.+10     	; 0x4b80 <Ultrasonic_front_Get_Distance+0x108>
		__ticks = 1;
    4b76:	81 e0       	ldi	r24, 0x01	; 1
    4b78:	90 e0       	ldi	r25, 0x00	; 0
    4b7a:	9f 83       	std	Y+7, r25	; 0x07
    4b7c:	8e 83       	std	Y+6, r24	; 0x06
    4b7e:	3f c0       	rjmp	.+126    	; 0x4bfe <Ultrasonic_front_Get_Distance+0x186>
	else if (__tmp > 65535)
    4b80:	68 85       	ldd	r22, Y+8	; 0x08
    4b82:	79 85       	ldd	r23, Y+9	; 0x09
    4b84:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b86:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b88:	20 e0       	ldi	r18, 0x00	; 0
    4b8a:	3f ef       	ldi	r19, 0xFF	; 255
    4b8c:	4f e7       	ldi	r20, 0x7F	; 127
    4b8e:	57 e4       	ldi	r21, 0x47	; 71
    4b90:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    4b94:	18 16       	cp	r1, r24
    4b96:	4c f5       	brge	.+82     	; 0x4bea <Ultrasonic_front_Get_Distance+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b98:	6c 85       	ldd	r22, Y+12	; 0x0c
    4b9a:	7d 85       	ldd	r23, Y+13	; 0x0d
    4b9c:	8e 85       	ldd	r24, Y+14	; 0x0e
    4b9e:	9f 85       	ldd	r25, Y+15	; 0x0f
    4ba0:	20 e0       	ldi	r18, 0x00	; 0
    4ba2:	30 e0       	ldi	r19, 0x00	; 0
    4ba4:	40 e2       	ldi	r20, 0x20	; 32
    4ba6:	51 e4       	ldi	r21, 0x41	; 65
    4ba8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4bac:	dc 01       	movw	r26, r24
    4bae:	cb 01       	movw	r24, r22
    4bb0:	bc 01       	movw	r22, r24
    4bb2:	cd 01       	movw	r24, r26
    4bb4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4bb8:	dc 01       	movw	r26, r24
    4bba:	cb 01       	movw	r24, r22
    4bbc:	9f 83       	std	Y+7, r25	; 0x07
    4bbe:	8e 83       	std	Y+6, r24	; 0x06
    4bc0:	0f c0       	rjmp	.+30     	; 0x4be0 <Ultrasonic_front_Get_Distance+0x168>
    4bc2:	88 ec       	ldi	r24, 0xC8	; 200
    4bc4:	90 e0       	ldi	r25, 0x00	; 0
    4bc6:	9d 83       	std	Y+5, r25	; 0x05
    4bc8:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4bca:	8c 81       	ldd	r24, Y+4	; 0x04
    4bcc:	9d 81       	ldd	r25, Y+5	; 0x05
    4bce:	01 97       	sbiw	r24, 0x01	; 1
    4bd0:	f1 f7       	brne	.-4      	; 0x4bce <Ultrasonic_front_Get_Distance+0x156>
    4bd2:	9d 83       	std	Y+5, r25	; 0x05
    4bd4:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4bd6:	8e 81       	ldd	r24, Y+6	; 0x06
    4bd8:	9f 81       	ldd	r25, Y+7	; 0x07
    4bda:	01 97       	sbiw	r24, 0x01	; 1
    4bdc:	9f 83       	std	Y+7, r25	; 0x07
    4bde:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4be0:	8e 81       	ldd	r24, Y+6	; 0x06
    4be2:	9f 81       	ldd	r25, Y+7	; 0x07
    4be4:	00 97       	sbiw	r24, 0x00	; 0
    4be6:	69 f7       	brne	.-38     	; 0x4bc2 <Ultrasonic_front_Get_Distance+0x14a>
    4be8:	24 c0       	rjmp	.+72     	; 0x4c32 <Ultrasonic_front_Get_Distance+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4bea:	68 85       	ldd	r22, Y+8	; 0x08
    4bec:	79 85       	ldd	r23, Y+9	; 0x09
    4bee:	8a 85       	ldd	r24, Y+10	; 0x0a
    4bf0:	9b 85       	ldd	r25, Y+11	; 0x0b
    4bf2:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4bf6:	dc 01       	movw	r26, r24
    4bf8:	cb 01       	movw	r24, r22
    4bfa:	9f 83       	std	Y+7, r25	; 0x07
    4bfc:	8e 83       	std	Y+6, r24	; 0x06
    4bfe:	8e 81       	ldd	r24, Y+6	; 0x06
    4c00:	9f 81       	ldd	r25, Y+7	; 0x07
    4c02:	9b 83       	std	Y+3, r25	; 0x03
    4c04:	8a 83       	std	Y+2, r24	; 0x02
    4c06:	8a 81       	ldd	r24, Y+2	; 0x02
    4c08:	9b 81       	ldd	r25, Y+3	; 0x03
    4c0a:	01 97       	sbiw	r24, 0x01	; 1
    4c0c:	f1 f7       	brne	.-4      	; 0x4c0a <Ultrasonic_front_Get_Distance+0x192>
    4c0e:	9b 83       	std	Y+3, r25	; 0x03
    4c10:	8a 83       	std	Y+2, r24	; 0x02
    4c12:	0f c0       	rjmp	.+30     	; 0x4c32 <Ultrasonic_front_Get_Distance+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4c14:	69 89       	ldd	r22, Y+17	; 0x11
    4c16:	7a 89       	ldd	r23, Y+18	; 0x12
    4c18:	8b 89       	ldd	r24, Y+19	; 0x13
    4c1a:	9c 89       	ldd	r25, Y+20	; 0x14
    4c1c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4c20:	dc 01       	movw	r26, r24
    4c22:	cb 01       	movw	r24, r22
    4c24:	88 8b       	std	Y+16, r24	; 0x10
    4c26:	88 89       	ldd	r24, Y+16	; 0x10
    4c28:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4c2a:	89 81       	ldd	r24, Y+1	; 0x01
    4c2c:	8a 95       	dec	r24
    4c2e:	f1 f7       	brne	.-4      	; 0x4c2c <Ultrasonic_front_Get_Distance+0x1b4>
    4c30:	89 83       	std	Y+1, r24	; 0x01
		_delay_us(10);
		DIO_void_Set_Pin_Value(PORTA_ID,trig0,LOW);
    4c32:	80 e0       	ldi	r24, 0x00	; 0
    4c34:	60 e0       	ldi	r22, 0x00	; 0
    4c36:	40 e0       	ldi	r20, 0x00	; 0
    4c38:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

		 Timer1_InputCaptureEdge(Rising);
    4c3c:	81 e0       	ldi	r24, 0x01	; 1
    4c3e:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
         Timer1_ICU_InterruptEnable();
    4c42:	0e 94 2f 1b 	call	0x365e	; 0x365e <Timer1_ICU_InterruptEnable>
		 while(f<2);
    4c46:	80 91 48 02 	lds	r24, 0x0248
    4c4a:	82 30       	cpi	r24, 0x02	; 2
    4c4c:	e0 f3       	brcs	.-8      	; 0x4c46 <Ultrasonic_front_Get_Distance+0x1ce>
		 time = (t2-t1);
    4c4e:	20 91 4c 02 	lds	r18, 0x024C
    4c52:	30 91 4d 02 	lds	r19, 0x024D
    4c56:	80 91 4a 02 	lds	r24, 0x024A
    4c5a:	90 91 4b 02 	lds	r25, 0x024B
    4c5e:	a9 01       	movw	r20, r18
    4c60:	48 1b       	sub	r20, r24
    4c62:	59 0b       	sbc	r21, r25
    4c64:	ca 01       	movw	r24, r20
    4c66:	cc 01       	movw	r24, r24
    4c68:	a0 e0       	ldi	r26, 0x00	; 0
    4c6a:	b0 e0       	ldi	r27, 0x00	; 0
    4c6c:	8d 8f       	std	Y+29, r24	; 0x1d
    4c6e:	9e 8f       	std	Y+30, r25	; 0x1e
    4c70:	af 8f       	std	Y+31, r26	; 0x1f
    4c72:	b8 a3       	std	Y+32, r27	; 0x20
		 distance = time /58;
    4c74:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c76:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4c78:	af 8d       	ldd	r26, Y+31	; 0x1f
    4c7a:	b8 a1       	ldd	r27, Y+32	; 0x20
    4c7c:	2a e3       	ldi	r18, 0x3A	; 58
    4c7e:	30 e0       	ldi	r19, 0x00	; 0
    4c80:	40 e0       	ldi	r20, 0x00	; 0
    4c82:	50 e0       	ldi	r21, 0x00	; 0
    4c84:	bc 01       	movw	r22, r24
    4c86:	cd 01       	movw	r24, r26
    4c88:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    4c8c:	da 01       	movw	r26, r20
    4c8e:	c9 01       	movw	r24, r18
    4c90:	89 8f       	std	Y+25, r24	; 0x19
    4c92:	9a 8f       	std	Y+26, r25	; 0x1a
    4c94:	ab 8f       	std	Y+27, r26	; 0x1b
    4c96:	bc 8f       	std	Y+28, r27	; 0x1c
		 Timer1_ICU_InterruptDisable();
    4c98:	0e 94 3d 1b 	call	0x367a	; 0x367a <Timer1_ICU_InterruptDisable>


		 return distance;
    4c9c:	89 8d       	ldd	r24, Y+25	; 0x19
    4c9e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4ca0:	ab 8d       	ldd	r26, Y+27	; 0x1b
    4ca2:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    4ca4:	bc 01       	movw	r22, r24
    4ca6:	cd 01       	movw	r24, r26
    4ca8:	a0 96       	adiw	r28, 0x20	; 32
    4caa:	0f b6       	in	r0, 0x3f	; 63
    4cac:	f8 94       	cli
    4cae:	de bf       	out	0x3e, r29	; 62
    4cb0:	0f be       	out	0x3f, r0	; 63
    4cb2:	cd bf       	out	0x3d, r28	; 61
    4cb4:	cf 91       	pop	r28
    4cb6:	df 91       	pop	r29
    4cb8:	08 95       	ret

00004cba <Ultrasonic_right_front_Get_Distance>:

uint32 Ultrasonic_right_front_Get_Distance(void)
{
    4cba:	df 93       	push	r29
    4cbc:	cf 93       	push	r28
    4cbe:	cd b7       	in	r28, 0x3d	; 61
    4cc0:	de b7       	in	r29, 0x3e	; 62
    4cc2:	a0 97       	sbiw	r28, 0x20	; 32
    4cc4:	0f b6       	in	r0, 0x3f	; 63
    4cc6:	f8 94       	cli
    4cc8:	de bf       	out	0x3e, r29	; 62
    4cca:	0f be       	out	0x3f, r0	; 63
    4ccc:	cd bf       	out	0x3d, r28	; 61
	uint32 time=0,distance=0;
    4cce:	1d 8e       	std	Y+29, r1	; 0x1d
    4cd0:	1e 8e       	std	Y+30, r1	; 0x1e
    4cd2:	1f 8e       	std	Y+31, r1	; 0x1f
    4cd4:	18 a2       	std	Y+32, r1	; 0x20
    4cd6:	19 8e       	std	Y+25, r1	; 0x19
    4cd8:	1a 8e       	std	Y+26, r1	; 0x1a
    4cda:	1b 8e       	std	Y+27, r1	; 0x1b
    4cdc:	1c 8e       	std	Y+28, r1	; 0x1c
			c = 0;
    4cde:	10 92 49 02 	sts	0x0249, r1
			TCNT1 = 0;
    4ce2:	ec e4       	ldi	r30, 0x4C	; 76
    4ce4:	f0 e0       	ldi	r31, 0x00	; 0
    4ce6:	11 82       	std	Z+1, r1	; 0x01
    4ce8:	10 82       	st	Z, r1
			f = 0;
    4cea:	10 92 48 02 	sts	0x0248, r1

			DIO_void_Set_Pin_Value(PORTA_ID,trig1,HIGH);
    4cee:	80 e0       	ldi	r24, 0x00	; 0
    4cf0:	61 e0       	ldi	r22, 0x01	; 1
    4cf2:	41 e0       	ldi	r20, 0x01	; 1
    4cf4:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    4cf8:	80 e0       	ldi	r24, 0x00	; 0
    4cfa:	90 e0       	ldi	r25, 0x00	; 0
    4cfc:	a0 e2       	ldi	r26, 0x20	; 32
    4cfe:	b1 e4       	ldi	r27, 0x41	; 65
    4d00:	8d 8b       	std	Y+21, r24	; 0x15
    4d02:	9e 8b       	std	Y+22, r25	; 0x16
    4d04:	af 8b       	std	Y+23, r26	; 0x17
    4d06:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4d08:	6d 89       	ldd	r22, Y+21	; 0x15
    4d0a:	7e 89       	ldd	r23, Y+22	; 0x16
    4d0c:	8f 89       	ldd	r24, Y+23	; 0x17
    4d0e:	98 8d       	ldd	r25, Y+24	; 0x18
    4d10:	2b ea       	ldi	r18, 0xAB	; 171
    4d12:	3a ea       	ldi	r19, 0xAA	; 170
    4d14:	4a e2       	ldi	r20, 0x2A	; 42
    4d16:	50 e4       	ldi	r21, 0x40	; 64
    4d18:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4d1c:	dc 01       	movw	r26, r24
    4d1e:	cb 01       	movw	r24, r22
    4d20:	89 8b       	std	Y+17, r24	; 0x11
    4d22:	9a 8b       	std	Y+18, r25	; 0x12
    4d24:	ab 8b       	std	Y+19, r26	; 0x13
    4d26:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4d28:	69 89       	ldd	r22, Y+17	; 0x11
    4d2a:	7a 89       	ldd	r23, Y+18	; 0x12
    4d2c:	8b 89       	ldd	r24, Y+19	; 0x13
    4d2e:	9c 89       	ldd	r25, Y+20	; 0x14
    4d30:	20 e0       	ldi	r18, 0x00	; 0
    4d32:	30 e0       	ldi	r19, 0x00	; 0
    4d34:	40 e8       	ldi	r20, 0x80	; 128
    4d36:	5f e3       	ldi	r21, 0x3F	; 63
    4d38:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4d3c:	88 23       	and	r24, r24
    4d3e:	1c f4       	brge	.+6      	; 0x4d46 <Ultrasonic_right_front_Get_Distance+0x8c>
		__ticks = 1;
    4d40:	81 e0       	ldi	r24, 0x01	; 1
    4d42:	88 8b       	std	Y+16, r24	; 0x10
    4d44:	91 c0       	rjmp	.+290    	; 0x4e68 <Ultrasonic_right_front_Get_Distance+0x1ae>
	else if (__tmp > 255)
    4d46:	69 89       	ldd	r22, Y+17	; 0x11
    4d48:	7a 89       	ldd	r23, Y+18	; 0x12
    4d4a:	8b 89       	ldd	r24, Y+19	; 0x13
    4d4c:	9c 89       	ldd	r25, Y+20	; 0x14
    4d4e:	20 e0       	ldi	r18, 0x00	; 0
    4d50:	30 e0       	ldi	r19, 0x00	; 0
    4d52:	4f e7       	ldi	r20, 0x7F	; 127
    4d54:	53 e4       	ldi	r21, 0x43	; 67
    4d56:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    4d5a:	18 16       	cp	r1, r24
    4d5c:	0c f0       	brlt	.+2      	; 0x4d60 <Ultrasonic_right_front_Get_Distance+0xa6>
    4d5e:	7b c0       	rjmp	.+246    	; 0x4e56 <Ultrasonic_right_front_Get_Distance+0x19c>
	{
		_delay_ms(__us / 1000.0);
    4d60:	6d 89       	ldd	r22, Y+21	; 0x15
    4d62:	7e 89       	ldd	r23, Y+22	; 0x16
    4d64:	8f 89       	ldd	r24, Y+23	; 0x17
    4d66:	98 8d       	ldd	r25, Y+24	; 0x18
    4d68:	20 e0       	ldi	r18, 0x00	; 0
    4d6a:	30 e0       	ldi	r19, 0x00	; 0
    4d6c:	4a e7       	ldi	r20, 0x7A	; 122
    4d6e:	54 e4       	ldi	r21, 0x44	; 68
    4d70:	0e 94 1c 10 	call	0x2038	; 0x2038 <__divsf3>
    4d74:	dc 01       	movw	r26, r24
    4d76:	cb 01       	movw	r24, r22
    4d78:	8c 87       	std	Y+12, r24	; 0x0c
    4d7a:	9d 87       	std	Y+13, r25	; 0x0d
    4d7c:	ae 87       	std	Y+14, r26	; 0x0e
    4d7e:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d80:	6c 85       	ldd	r22, Y+12	; 0x0c
    4d82:	7d 85       	ldd	r23, Y+13	; 0x0d
    4d84:	8e 85       	ldd	r24, Y+14	; 0x0e
    4d86:	9f 85       	ldd	r25, Y+15	; 0x0f
    4d88:	20 e0       	ldi	r18, 0x00	; 0
    4d8a:	30 e0       	ldi	r19, 0x00	; 0
    4d8c:	4a ef       	ldi	r20, 0xFA	; 250
    4d8e:	54 e4       	ldi	r21, 0x44	; 68
    4d90:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4d94:	dc 01       	movw	r26, r24
    4d96:	cb 01       	movw	r24, r22
    4d98:	88 87       	std	Y+8, r24	; 0x08
    4d9a:	99 87       	std	Y+9, r25	; 0x09
    4d9c:	aa 87       	std	Y+10, r26	; 0x0a
    4d9e:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    4da0:	68 85       	ldd	r22, Y+8	; 0x08
    4da2:	79 85       	ldd	r23, Y+9	; 0x09
    4da4:	8a 85       	ldd	r24, Y+10	; 0x0a
    4da6:	9b 85       	ldd	r25, Y+11	; 0x0b
    4da8:	20 e0       	ldi	r18, 0x00	; 0
    4daa:	30 e0       	ldi	r19, 0x00	; 0
    4dac:	40 e8       	ldi	r20, 0x80	; 128
    4dae:	5f e3       	ldi	r21, 0x3F	; 63
    4db0:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4db4:	88 23       	and	r24, r24
    4db6:	2c f4       	brge	.+10     	; 0x4dc2 <Ultrasonic_right_front_Get_Distance+0x108>
		__ticks = 1;
    4db8:	81 e0       	ldi	r24, 0x01	; 1
    4dba:	90 e0       	ldi	r25, 0x00	; 0
    4dbc:	9f 83       	std	Y+7, r25	; 0x07
    4dbe:	8e 83       	std	Y+6, r24	; 0x06
    4dc0:	3f c0       	rjmp	.+126    	; 0x4e40 <Ultrasonic_right_front_Get_Distance+0x186>
	else if (__tmp > 65535)
    4dc2:	68 85       	ldd	r22, Y+8	; 0x08
    4dc4:	79 85       	ldd	r23, Y+9	; 0x09
    4dc6:	8a 85       	ldd	r24, Y+10	; 0x0a
    4dc8:	9b 85       	ldd	r25, Y+11	; 0x0b
    4dca:	20 e0       	ldi	r18, 0x00	; 0
    4dcc:	3f ef       	ldi	r19, 0xFF	; 255
    4dce:	4f e7       	ldi	r20, 0x7F	; 127
    4dd0:	57 e4       	ldi	r21, 0x47	; 71
    4dd2:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    4dd6:	18 16       	cp	r1, r24
    4dd8:	4c f5       	brge	.+82     	; 0x4e2c <Ultrasonic_right_front_Get_Distance+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dda:	6c 85       	ldd	r22, Y+12	; 0x0c
    4ddc:	7d 85       	ldd	r23, Y+13	; 0x0d
    4dde:	8e 85       	ldd	r24, Y+14	; 0x0e
    4de0:	9f 85       	ldd	r25, Y+15	; 0x0f
    4de2:	20 e0       	ldi	r18, 0x00	; 0
    4de4:	30 e0       	ldi	r19, 0x00	; 0
    4de6:	40 e2       	ldi	r20, 0x20	; 32
    4de8:	51 e4       	ldi	r21, 0x41	; 65
    4dea:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4dee:	dc 01       	movw	r26, r24
    4df0:	cb 01       	movw	r24, r22
    4df2:	bc 01       	movw	r22, r24
    4df4:	cd 01       	movw	r24, r26
    4df6:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4dfa:	dc 01       	movw	r26, r24
    4dfc:	cb 01       	movw	r24, r22
    4dfe:	9f 83       	std	Y+7, r25	; 0x07
    4e00:	8e 83       	std	Y+6, r24	; 0x06
    4e02:	0f c0       	rjmp	.+30     	; 0x4e22 <Ultrasonic_right_front_Get_Distance+0x168>
    4e04:	88 ec       	ldi	r24, 0xC8	; 200
    4e06:	90 e0       	ldi	r25, 0x00	; 0
    4e08:	9d 83       	std	Y+5, r25	; 0x05
    4e0a:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4e0c:	8c 81       	ldd	r24, Y+4	; 0x04
    4e0e:	9d 81       	ldd	r25, Y+5	; 0x05
    4e10:	01 97       	sbiw	r24, 0x01	; 1
    4e12:	f1 f7       	brne	.-4      	; 0x4e10 <Ultrasonic_right_front_Get_Distance+0x156>
    4e14:	9d 83       	std	Y+5, r25	; 0x05
    4e16:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e18:	8e 81       	ldd	r24, Y+6	; 0x06
    4e1a:	9f 81       	ldd	r25, Y+7	; 0x07
    4e1c:	01 97       	sbiw	r24, 0x01	; 1
    4e1e:	9f 83       	std	Y+7, r25	; 0x07
    4e20:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e22:	8e 81       	ldd	r24, Y+6	; 0x06
    4e24:	9f 81       	ldd	r25, Y+7	; 0x07
    4e26:	00 97       	sbiw	r24, 0x00	; 0
    4e28:	69 f7       	brne	.-38     	; 0x4e04 <Ultrasonic_right_front_Get_Distance+0x14a>
    4e2a:	24 c0       	rjmp	.+72     	; 0x4e74 <Ultrasonic_right_front_Get_Distance+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e2c:	68 85       	ldd	r22, Y+8	; 0x08
    4e2e:	79 85       	ldd	r23, Y+9	; 0x09
    4e30:	8a 85       	ldd	r24, Y+10	; 0x0a
    4e32:	9b 85       	ldd	r25, Y+11	; 0x0b
    4e34:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4e38:	dc 01       	movw	r26, r24
    4e3a:	cb 01       	movw	r24, r22
    4e3c:	9f 83       	std	Y+7, r25	; 0x07
    4e3e:	8e 83       	std	Y+6, r24	; 0x06
    4e40:	8e 81       	ldd	r24, Y+6	; 0x06
    4e42:	9f 81       	ldd	r25, Y+7	; 0x07
    4e44:	9b 83       	std	Y+3, r25	; 0x03
    4e46:	8a 83       	std	Y+2, r24	; 0x02
    4e48:	8a 81       	ldd	r24, Y+2	; 0x02
    4e4a:	9b 81       	ldd	r25, Y+3	; 0x03
    4e4c:	01 97       	sbiw	r24, 0x01	; 1
    4e4e:	f1 f7       	brne	.-4      	; 0x4e4c <Ultrasonic_right_front_Get_Distance+0x192>
    4e50:	9b 83       	std	Y+3, r25	; 0x03
    4e52:	8a 83       	std	Y+2, r24	; 0x02
    4e54:	0f c0       	rjmp	.+30     	; 0x4e74 <Ultrasonic_right_front_Get_Distance+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4e56:	69 89       	ldd	r22, Y+17	; 0x11
    4e58:	7a 89       	ldd	r23, Y+18	; 0x12
    4e5a:	8b 89       	ldd	r24, Y+19	; 0x13
    4e5c:	9c 89       	ldd	r25, Y+20	; 0x14
    4e5e:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    4e62:	dc 01       	movw	r26, r24
    4e64:	cb 01       	movw	r24, r22
    4e66:	88 8b       	std	Y+16, r24	; 0x10
    4e68:	88 89       	ldd	r24, Y+16	; 0x10
    4e6a:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4e6c:	89 81       	ldd	r24, Y+1	; 0x01
    4e6e:	8a 95       	dec	r24
    4e70:	f1 f7       	brne	.-4      	; 0x4e6e <Ultrasonic_right_front_Get_Distance+0x1b4>
    4e72:	89 83       	std	Y+1, r24	; 0x01
			_delay_us(10);
			DIO_void_Set_Pin_Value(PORTA_ID,trig1,LOW);
    4e74:	80 e0       	ldi	r24, 0x00	; 0
    4e76:	61 e0       	ldi	r22, 0x01	; 1
    4e78:	40 e0       	ldi	r20, 0x00	; 0
    4e7a:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

			 Timer1_InputCaptureEdge(Rising);
    4e7e:	81 e0       	ldi	r24, 0x01	; 1
    4e80:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
	         Timer1_ICU_InterruptEnable();
    4e84:	0e 94 2f 1b 	call	0x365e	; 0x365e <Timer1_ICU_InterruptEnable>
			 while(f<2);
    4e88:	80 91 48 02 	lds	r24, 0x0248
    4e8c:	82 30       	cpi	r24, 0x02	; 2
    4e8e:	e0 f3       	brcs	.-8      	; 0x4e88 <Ultrasonic_right_front_Get_Distance+0x1ce>
			 time = (t2-t1);
    4e90:	20 91 4c 02 	lds	r18, 0x024C
    4e94:	30 91 4d 02 	lds	r19, 0x024D
    4e98:	80 91 4a 02 	lds	r24, 0x024A
    4e9c:	90 91 4b 02 	lds	r25, 0x024B
    4ea0:	a9 01       	movw	r20, r18
    4ea2:	48 1b       	sub	r20, r24
    4ea4:	59 0b       	sbc	r21, r25
    4ea6:	ca 01       	movw	r24, r20
    4ea8:	cc 01       	movw	r24, r24
    4eaa:	a0 e0       	ldi	r26, 0x00	; 0
    4eac:	b0 e0       	ldi	r27, 0x00	; 0
    4eae:	8d 8f       	std	Y+29, r24	; 0x1d
    4eb0:	9e 8f       	std	Y+30, r25	; 0x1e
    4eb2:	af 8f       	std	Y+31, r26	; 0x1f
    4eb4:	b8 a3       	std	Y+32, r27	; 0x20
			 distance = time /58;
    4eb6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4eb8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4eba:	af 8d       	ldd	r26, Y+31	; 0x1f
    4ebc:	b8 a1       	ldd	r27, Y+32	; 0x20
    4ebe:	2a e3       	ldi	r18, 0x3A	; 58
    4ec0:	30 e0       	ldi	r19, 0x00	; 0
    4ec2:	40 e0       	ldi	r20, 0x00	; 0
    4ec4:	50 e0       	ldi	r21, 0x00	; 0
    4ec6:	bc 01       	movw	r22, r24
    4ec8:	cd 01       	movw	r24, r26
    4eca:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    4ece:	da 01       	movw	r26, r20
    4ed0:	c9 01       	movw	r24, r18
    4ed2:	89 8f       	std	Y+25, r24	; 0x19
    4ed4:	9a 8f       	std	Y+26, r25	; 0x1a
    4ed6:	ab 8f       	std	Y+27, r26	; 0x1b
    4ed8:	bc 8f       	std	Y+28, r27	; 0x1c
			 Timer1_ICU_InterruptDisable();
    4eda:	0e 94 3d 1b 	call	0x367a	; 0x367a <Timer1_ICU_InterruptDisable>


			 return distance;
    4ede:	89 8d       	ldd	r24, Y+25	; 0x19
    4ee0:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4ee2:	ab 8d       	ldd	r26, Y+27	; 0x1b
    4ee4:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    4ee6:	bc 01       	movw	r22, r24
    4ee8:	cd 01       	movw	r24, r26
    4eea:	a0 96       	adiw	r28, 0x20	; 32
    4eec:	0f b6       	in	r0, 0x3f	; 63
    4eee:	f8 94       	cli
    4ef0:	de bf       	out	0x3e, r29	; 62
    4ef2:	0f be       	out	0x3f, r0	; 63
    4ef4:	cd bf       	out	0x3d, r28	; 61
    4ef6:	cf 91       	pop	r28
    4ef8:	df 91       	pop	r29
    4efa:	08 95       	ret

00004efc <Ultrasonic_right_back_Get_Distance>:
uint32 Ultrasonic_right_back_Get_Distance(void)
{
    4efc:	df 93       	push	r29
    4efe:	cf 93       	push	r28
    4f00:	cd b7       	in	r28, 0x3d	; 61
    4f02:	de b7       	in	r29, 0x3e	; 62
    4f04:	a0 97       	sbiw	r28, 0x20	; 32
    4f06:	0f b6       	in	r0, 0x3f	; 63
    4f08:	f8 94       	cli
    4f0a:	de bf       	out	0x3e, r29	; 62
    4f0c:	0f be       	out	0x3f, r0	; 63
    4f0e:	cd bf       	out	0x3d, r28	; 61
	uint32 time=0,distance=0;
    4f10:	1d 8e       	std	Y+29, r1	; 0x1d
    4f12:	1e 8e       	std	Y+30, r1	; 0x1e
    4f14:	1f 8e       	std	Y+31, r1	; 0x1f
    4f16:	18 a2       	std	Y+32, r1	; 0x20
    4f18:	19 8e       	std	Y+25, r1	; 0x19
    4f1a:	1a 8e       	std	Y+26, r1	; 0x1a
    4f1c:	1b 8e       	std	Y+27, r1	; 0x1b
    4f1e:	1c 8e       	std	Y+28, r1	; 0x1c
			c = 0;
    4f20:	10 92 49 02 	sts	0x0249, r1
			TCNT1 = 0;
    4f24:	ec e4       	ldi	r30, 0x4C	; 76
    4f26:	f0 e0       	ldi	r31, 0x00	; 0
    4f28:	11 82       	std	Z+1, r1	; 0x01
    4f2a:	10 82       	st	Z, r1
			f = 0;
    4f2c:	10 92 48 02 	sts	0x0248, r1

			DIO_void_Set_Pin_Value(PORTA_ID,trig1,HIGH);
    4f30:	80 e0       	ldi	r24, 0x00	; 0
    4f32:	61 e0       	ldi	r22, 0x01	; 1
    4f34:	41 e0       	ldi	r20, 0x01	; 1
    4f36:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    4f3a:	80 e0       	ldi	r24, 0x00	; 0
    4f3c:	90 e0       	ldi	r25, 0x00	; 0
    4f3e:	a0 e2       	ldi	r26, 0x20	; 32
    4f40:	b1 e4       	ldi	r27, 0x41	; 65
    4f42:	8d 8b       	std	Y+21, r24	; 0x15
    4f44:	9e 8b       	std	Y+22, r25	; 0x16
    4f46:	af 8b       	std	Y+23, r26	; 0x17
    4f48:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4f4a:	6d 89       	ldd	r22, Y+21	; 0x15
    4f4c:	7e 89       	ldd	r23, Y+22	; 0x16
    4f4e:	8f 89       	ldd	r24, Y+23	; 0x17
    4f50:	98 8d       	ldd	r25, Y+24	; 0x18
    4f52:	2b ea       	ldi	r18, 0xAB	; 171
    4f54:	3a ea       	ldi	r19, 0xAA	; 170
    4f56:	4a e2       	ldi	r20, 0x2A	; 42
    4f58:	50 e4       	ldi	r21, 0x40	; 64
    4f5a:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4f5e:	dc 01       	movw	r26, r24
    4f60:	cb 01       	movw	r24, r22
    4f62:	89 8b       	std	Y+17, r24	; 0x11
    4f64:	9a 8b       	std	Y+18, r25	; 0x12
    4f66:	ab 8b       	std	Y+19, r26	; 0x13
    4f68:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4f6a:	69 89       	ldd	r22, Y+17	; 0x11
    4f6c:	7a 89       	ldd	r23, Y+18	; 0x12
    4f6e:	8b 89       	ldd	r24, Y+19	; 0x13
    4f70:	9c 89       	ldd	r25, Y+20	; 0x14
    4f72:	20 e0       	ldi	r18, 0x00	; 0
    4f74:	30 e0       	ldi	r19, 0x00	; 0
    4f76:	40 e8       	ldi	r20, 0x80	; 128
    4f78:	5f e3       	ldi	r21, 0x3F	; 63
    4f7a:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4f7e:	88 23       	and	r24, r24
    4f80:	1c f4       	brge	.+6      	; 0x4f88 <Ultrasonic_right_back_Get_Distance+0x8c>
		__ticks = 1;
    4f82:	81 e0       	ldi	r24, 0x01	; 1
    4f84:	88 8b       	std	Y+16, r24	; 0x10
    4f86:	91 c0       	rjmp	.+290    	; 0x50aa <Ultrasonic_right_back_Get_Distance+0x1ae>
	else if (__tmp > 255)
    4f88:	69 89       	ldd	r22, Y+17	; 0x11
    4f8a:	7a 89       	ldd	r23, Y+18	; 0x12
    4f8c:	8b 89       	ldd	r24, Y+19	; 0x13
    4f8e:	9c 89       	ldd	r25, Y+20	; 0x14
    4f90:	20 e0       	ldi	r18, 0x00	; 0
    4f92:	30 e0       	ldi	r19, 0x00	; 0
    4f94:	4f e7       	ldi	r20, 0x7F	; 127
    4f96:	53 e4       	ldi	r21, 0x43	; 67
    4f98:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    4f9c:	18 16       	cp	r1, r24
    4f9e:	0c f0       	brlt	.+2      	; 0x4fa2 <Ultrasonic_right_back_Get_Distance+0xa6>
    4fa0:	7b c0       	rjmp	.+246    	; 0x5098 <Ultrasonic_right_back_Get_Distance+0x19c>
	{
		_delay_ms(__us / 1000.0);
    4fa2:	6d 89       	ldd	r22, Y+21	; 0x15
    4fa4:	7e 89       	ldd	r23, Y+22	; 0x16
    4fa6:	8f 89       	ldd	r24, Y+23	; 0x17
    4fa8:	98 8d       	ldd	r25, Y+24	; 0x18
    4faa:	20 e0       	ldi	r18, 0x00	; 0
    4fac:	30 e0       	ldi	r19, 0x00	; 0
    4fae:	4a e7       	ldi	r20, 0x7A	; 122
    4fb0:	54 e4       	ldi	r21, 0x44	; 68
    4fb2:	0e 94 1c 10 	call	0x2038	; 0x2038 <__divsf3>
    4fb6:	dc 01       	movw	r26, r24
    4fb8:	cb 01       	movw	r24, r22
    4fba:	8c 87       	std	Y+12, r24	; 0x0c
    4fbc:	9d 87       	std	Y+13, r25	; 0x0d
    4fbe:	ae 87       	std	Y+14, r26	; 0x0e
    4fc0:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4fc2:	6c 85       	ldd	r22, Y+12	; 0x0c
    4fc4:	7d 85       	ldd	r23, Y+13	; 0x0d
    4fc6:	8e 85       	ldd	r24, Y+14	; 0x0e
    4fc8:	9f 85       	ldd	r25, Y+15	; 0x0f
    4fca:	20 e0       	ldi	r18, 0x00	; 0
    4fcc:	30 e0       	ldi	r19, 0x00	; 0
    4fce:	4a ef       	ldi	r20, 0xFA	; 250
    4fd0:	54 e4       	ldi	r21, 0x44	; 68
    4fd2:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    4fd6:	dc 01       	movw	r26, r24
    4fd8:	cb 01       	movw	r24, r22
    4fda:	88 87       	std	Y+8, r24	; 0x08
    4fdc:	99 87       	std	Y+9, r25	; 0x09
    4fde:	aa 87       	std	Y+10, r26	; 0x0a
    4fe0:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    4fe2:	68 85       	ldd	r22, Y+8	; 0x08
    4fe4:	79 85       	ldd	r23, Y+9	; 0x09
    4fe6:	8a 85       	ldd	r24, Y+10	; 0x0a
    4fe8:	9b 85       	ldd	r25, Y+11	; 0x0b
    4fea:	20 e0       	ldi	r18, 0x00	; 0
    4fec:	30 e0       	ldi	r19, 0x00	; 0
    4fee:	40 e8       	ldi	r20, 0x80	; 128
    4ff0:	5f e3       	ldi	r21, 0x3F	; 63
    4ff2:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    4ff6:	88 23       	and	r24, r24
    4ff8:	2c f4       	brge	.+10     	; 0x5004 <Ultrasonic_right_back_Get_Distance+0x108>
		__ticks = 1;
    4ffa:	81 e0       	ldi	r24, 0x01	; 1
    4ffc:	90 e0       	ldi	r25, 0x00	; 0
    4ffe:	9f 83       	std	Y+7, r25	; 0x07
    5000:	8e 83       	std	Y+6, r24	; 0x06
    5002:	3f c0       	rjmp	.+126    	; 0x5082 <Ultrasonic_right_back_Get_Distance+0x186>
	else if (__tmp > 65535)
    5004:	68 85       	ldd	r22, Y+8	; 0x08
    5006:	79 85       	ldd	r23, Y+9	; 0x09
    5008:	8a 85       	ldd	r24, Y+10	; 0x0a
    500a:	9b 85       	ldd	r25, Y+11	; 0x0b
    500c:	20 e0       	ldi	r18, 0x00	; 0
    500e:	3f ef       	ldi	r19, 0xFF	; 255
    5010:	4f e7       	ldi	r20, 0x7F	; 127
    5012:	57 e4       	ldi	r21, 0x47	; 71
    5014:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5018:	18 16       	cp	r1, r24
    501a:	4c f5       	brge	.+82     	; 0x506e <Ultrasonic_right_back_Get_Distance+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    501c:	6c 85       	ldd	r22, Y+12	; 0x0c
    501e:	7d 85       	ldd	r23, Y+13	; 0x0d
    5020:	8e 85       	ldd	r24, Y+14	; 0x0e
    5022:	9f 85       	ldd	r25, Y+15	; 0x0f
    5024:	20 e0       	ldi	r18, 0x00	; 0
    5026:	30 e0       	ldi	r19, 0x00	; 0
    5028:	40 e2       	ldi	r20, 0x20	; 32
    502a:	51 e4       	ldi	r21, 0x41	; 65
    502c:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5030:	dc 01       	movw	r26, r24
    5032:	cb 01       	movw	r24, r22
    5034:	bc 01       	movw	r22, r24
    5036:	cd 01       	movw	r24, r26
    5038:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    503c:	dc 01       	movw	r26, r24
    503e:	cb 01       	movw	r24, r22
    5040:	9f 83       	std	Y+7, r25	; 0x07
    5042:	8e 83       	std	Y+6, r24	; 0x06
    5044:	0f c0       	rjmp	.+30     	; 0x5064 <Ultrasonic_right_back_Get_Distance+0x168>
    5046:	88 ec       	ldi	r24, 0xC8	; 200
    5048:	90 e0       	ldi	r25, 0x00	; 0
    504a:	9d 83       	std	Y+5, r25	; 0x05
    504c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    504e:	8c 81       	ldd	r24, Y+4	; 0x04
    5050:	9d 81       	ldd	r25, Y+5	; 0x05
    5052:	01 97       	sbiw	r24, 0x01	; 1
    5054:	f1 f7       	brne	.-4      	; 0x5052 <Ultrasonic_right_back_Get_Distance+0x156>
    5056:	9d 83       	std	Y+5, r25	; 0x05
    5058:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    505a:	8e 81       	ldd	r24, Y+6	; 0x06
    505c:	9f 81       	ldd	r25, Y+7	; 0x07
    505e:	01 97       	sbiw	r24, 0x01	; 1
    5060:	9f 83       	std	Y+7, r25	; 0x07
    5062:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5064:	8e 81       	ldd	r24, Y+6	; 0x06
    5066:	9f 81       	ldd	r25, Y+7	; 0x07
    5068:	00 97       	sbiw	r24, 0x00	; 0
    506a:	69 f7       	brne	.-38     	; 0x5046 <Ultrasonic_right_back_Get_Distance+0x14a>
    506c:	24 c0       	rjmp	.+72     	; 0x50b6 <Ultrasonic_right_back_Get_Distance+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    506e:	68 85       	ldd	r22, Y+8	; 0x08
    5070:	79 85       	ldd	r23, Y+9	; 0x09
    5072:	8a 85       	ldd	r24, Y+10	; 0x0a
    5074:	9b 85       	ldd	r25, Y+11	; 0x0b
    5076:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    507a:	dc 01       	movw	r26, r24
    507c:	cb 01       	movw	r24, r22
    507e:	9f 83       	std	Y+7, r25	; 0x07
    5080:	8e 83       	std	Y+6, r24	; 0x06
    5082:	8e 81       	ldd	r24, Y+6	; 0x06
    5084:	9f 81       	ldd	r25, Y+7	; 0x07
    5086:	9b 83       	std	Y+3, r25	; 0x03
    5088:	8a 83       	std	Y+2, r24	; 0x02
    508a:	8a 81       	ldd	r24, Y+2	; 0x02
    508c:	9b 81       	ldd	r25, Y+3	; 0x03
    508e:	01 97       	sbiw	r24, 0x01	; 1
    5090:	f1 f7       	brne	.-4      	; 0x508e <Ultrasonic_right_back_Get_Distance+0x192>
    5092:	9b 83       	std	Y+3, r25	; 0x03
    5094:	8a 83       	std	Y+2, r24	; 0x02
    5096:	0f c0       	rjmp	.+30     	; 0x50b6 <Ultrasonic_right_back_Get_Distance+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    5098:	69 89       	ldd	r22, Y+17	; 0x11
    509a:	7a 89       	ldd	r23, Y+18	; 0x12
    509c:	8b 89       	ldd	r24, Y+19	; 0x13
    509e:	9c 89       	ldd	r25, Y+20	; 0x14
    50a0:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    50a4:	dc 01       	movw	r26, r24
    50a6:	cb 01       	movw	r24, r22
    50a8:	88 8b       	std	Y+16, r24	; 0x10
    50aa:	88 89       	ldd	r24, Y+16	; 0x10
    50ac:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    50ae:	89 81       	ldd	r24, Y+1	; 0x01
    50b0:	8a 95       	dec	r24
    50b2:	f1 f7       	brne	.-4      	; 0x50b0 <Ultrasonic_right_back_Get_Distance+0x1b4>
    50b4:	89 83       	std	Y+1, r24	; 0x01
			_delay_us(10);
			DIO_void_Set_Pin_Value(PORTA_ID,trig1,LOW);
    50b6:	80 e0       	ldi	r24, 0x00	; 0
    50b8:	61 e0       	ldi	r22, 0x01	; 1
    50ba:	40 e0       	ldi	r20, 0x00	; 0
    50bc:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

			 Timer1_InputCaptureEdge(Rising);
    50c0:	81 e0       	ldi	r24, 0x01	; 1
    50c2:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
	         Timer1_ICU_InterruptEnable();
    50c6:	0e 94 2f 1b 	call	0x365e	; 0x365e <Timer1_ICU_InterruptEnable>
			 while(f<2);
    50ca:	80 91 48 02 	lds	r24, 0x0248
    50ce:	82 30       	cpi	r24, 0x02	; 2
    50d0:	e0 f3       	brcs	.-8      	; 0x50ca <Ultrasonic_right_back_Get_Distance+0x1ce>
			 time = (t2-t1);
    50d2:	20 91 4c 02 	lds	r18, 0x024C
    50d6:	30 91 4d 02 	lds	r19, 0x024D
    50da:	80 91 4a 02 	lds	r24, 0x024A
    50de:	90 91 4b 02 	lds	r25, 0x024B
    50e2:	a9 01       	movw	r20, r18
    50e4:	48 1b       	sub	r20, r24
    50e6:	59 0b       	sbc	r21, r25
    50e8:	ca 01       	movw	r24, r20
    50ea:	cc 01       	movw	r24, r24
    50ec:	a0 e0       	ldi	r26, 0x00	; 0
    50ee:	b0 e0       	ldi	r27, 0x00	; 0
    50f0:	8d 8f       	std	Y+29, r24	; 0x1d
    50f2:	9e 8f       	std	Y+30, r25	; 0x1e
    50f4:	af 8f       	std	Y+31, r26	; 0x1f
    50f6:	b8 a3       	std	Y+32, r27	; 0x20
			 distance = time /58;
    50f8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    50fa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    50fc:	af 8d       	ldd	r26, Y+31	; 0x1f
    50fe:	b8 a1       	ldd	r27, Y+32	; 0x20
    5100:	2a e3       	ldi	r18, 0x3A	; 58
    5102:	30 e0       	ldi	r19, 0x00	; 0
    5104:	40 e0       	ldi	r20, 0x00	; 0
    5106:	50 e0       	ldi	r21, 0x00	; 0
    5108:	bc 01       	movw	r22, r24
    510a:	cd 01       	movw	r24, r26
    510c:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    5110:	da 01       	movw	r26, r20
    5112:	c9 01       	movw	r24, r18
    5114:	89 8f       	std	Y+25, r24	; 0x19
    5116:	9a 8f       	std	Y+26, r25	; 0x1a
    5118:	ab 8f       	std	Y+27, r26	; 0x1b
    511a:	bc 8f       	std	Y+28, r27	; 0x1c
			 Timer1_ICU_InterruptDisable();
    511c:	0e 94 3d 1b 	call	0x367a	; 0x367a <Timer1_ICU_InterruptDisable>


			 return distance;
    5120:	89 8d       	ldd	r24, Y+25	; 0x19
    5122:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5124:	ab 8d       	ldd	r26, Y+27	; 0x1b
    5126:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    5128:	bc 01       	movw	r22, r24
    512a:	cd 01       	movw	r24, r26
    512c:	a0 96       	adiw	r28, 0x20	; 32
    512e:	0f b6       	in	r0, 0x3f	; 63
    5130:	f8 94       	cli
    5132:	de bf       	out	0x3e, r29	; 62
    5134:	0f be       	out	0x3f, r0	; 63
    5136:	cd bf       	out	0x3d, r28	; 61
    5138:	cf 91       	pop	r28
    513a:	df 91       	pop	r29
    513c:	08 95       	ret

0000513e <Ultrasonic_back_Get_Distance>:
uint32 Ultrasonic_back_Get_Distance(void)
{
    513e:	df 93       	push	r29
    5140:	cf 93       	push	r28
    5142:	cd b7       	in	r28, 0x3d	; 61
    5144:	de b7       	in	r29, 0x3e	; 62
    5146:	a0 97       	sbiw	r28, 0x20	; 32
    5148:	0f b6       	in	r0, 0x3f	; 63
    514a:	f8 94       	cli
    514c:	de bf       	out	0x3e, r29	; 62
    514e:	0f be       	out	0x3f, r0	; 63
    5150:	cd bf       	out	0x3d, r28	; 61
	uint32 time=0,distance=0;
    5152:	1d 8e       	std	Y+29, r1	; 0x1d
    5154:	1e 8e       	std	Y+30, r1	; 0x1e
    5156:	1f 8e       	std	Y+31, r1	; 0x1f
    5158:	18 a2       	std	Y+32, r1	; 0x20
    515a:	19 8e       	std	Y+25, r1	; 0x19
    515c:	1a 8e       	std	Y+26, r1	; 0x1a
    515e:	1b 8e       	std	Y+27, r1	; 0x1b
    5160:	1c 8e       	std	Y+28, r1	; 0x1c
			c = 0;
    5162:	10 92 49 02 	sts	0x0249, r1
			TCNT1 = 0;
    5166:	ec e4       	ldi	r30, 0x4C	; 76
    5168:	f0 e0       	ldi	r31, 0x00	; 0
    516a:	11 82       	std	Z+1, r1	; 0x01
    516c:	10 82       	st	Z, r1
			f = 0;
    516e:	10 92 48 02 	sts	0x0248, r1

			DIO_void_Set_Pin_Value(PORTA_ID,trig1,HIGH);
    5172:	80 e0       	ldi	r24, 0x00	; 0
    5174:	61 e0       	ldi	r22, 0x01	; 1
    5176:	41 e0       	ldi	r20, 0x01	; 1
    5178:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    517c:	80 e0       	ldi	r24, 0x00	; 0
    517e:	90 e0       	ldi	r25, 0x00	; 0
    5180:	a0 e2       	ldi	r26, 0x20	; 32
    5182:	b1 e4       	ldi	r27, 0x41	; 65
    5184:	8d 8b       	std	Y+21, r24	; 0x15
    5186:	9e 8b       	std	Y+22, r25	; 0x16
    5188:	af 8b       	std	Y+23, r26	; 0x17
    518a:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    518c:	6d 89       	ldd	r22, Y+21	; 0x15
    518e:	7e 89       	ldd	r23, Y+22	; 0x16
    5190:	8f 89       	ldd	r24, Y+23	; 0x17
    5192:	98 8d       	ldd	r25, Y+24	; 0x18
    5194:	2b ea       	ldi	r18, 0xAB	; 171
    5196:	3a ea       	ldi	r19, 0xAA	; 170
    5198:	4a e2       	ldi	r20, 0x2A	; 42
    519a:	50 e4       	ldi	r21, 0x40	; 64
    519c:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    51a0:	dc 01       	movw	r26, r24
    51a2:	cb 01       	movw	r24, r22
    51a4:	89 8b       	std	Y+17, r24	; 0x11
    51a6:	9a 8b       	std	Y+18, r25	; 0x12
    51a8:	ab 8b       	std	Y+19, r26	; 0x13
    51aa:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    51ac:	69 89       	ldd	r22, Y+17	; 0x11
    51ae:	7a 89       	ldd	r23, Y+18	; 0x12
    51b0:	8b 89       	ldd	r24, Y+19	; 0x13
    51b2:	9c 89       	ldd	r25, Y+20	; 0x14
    51b4:	20 e0       	ldi	r18, 0x00	; 0
    51b6:	30 e0       	ldi	r19, 0x00	; 0
    51b8:	40 e8       	ldi	r20, 0x80	; 128
    51ba:	5f e3       	ldi	r21, 0x3F	; 63
    51bc:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    51c0:	88 23       	and	r24, r24
    51c2:	1c f4       	brge	.+6      	; 0x51ca <Ultrasonic_back_Get_Distance+0x8c>
		__ticks = 1;
    51c4:	81 e0       	ldi	r24, 0x01	; 1
    51c6:	88 8b       	std	Y+16, r24	; 0x10
    51c8:	91 c0       	rjmp	.+290    	; 0x52ec <Ultrasonic_back_Get_Distance+0x1ae>
	else if (__tmp > 255)
    51ca:	69 89       	ldd	r22, Y+17	; 0x11
    51cc:	7a 89       	ldd	r23, Y+18	; 0x12
    51ce:	8b 89       	ldd	r24, Y+19	; 0x13
    51d0:	9c 89       	ldd	r25, Y+20	; 0x14
    51d2:	20 e0       	ldi	r18, 0x00	; 0
    51d4:	30 e0       	ldi	r19, 0x00	; 0
    51d6:	4f e7       	ldi	r20, 0x7F	; 127
    51d8:	53 e4       	ldi	r21, 0x43	; 67
    51da:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    51de:	18 16       	cp	r1, r24
    51e0:	0c f0       	brlt	.+2      	; 0x51e4 <Ultrasonic_back_Get_Distance+0xa6>
    51e2:	7b c0       	rjmp	.+246    	; 0x52da <Ultrasonic_back_Get_Distance+0x19c>
	{
		_delay_ms(__us / 1000.0);
    51e4:	6d 89       	ldd	r22, Y+21	; 0x15
    51e6:	7e 89       	ldd	r23, Y+22	; 0x16
    51e8:	8f 89       	ldd	r24, Y+23	; 0x17
    51ea:	98 8d       	ldd	r25, Y+24	; 0x18
    51ec:	20 e0       	ldi	r18, 0x00	; 0
    51ee:	30 e0       	ldi	r19, 0x00	; 0
    51f0:	4a e7       	ldi	r20, 0x7A	; 122
    51f2:	54 e4       	ldi	r21, 0x44	; 68
    51f4:	0e 94 1c 10 	call	0x2038	; 0x2038 <__divsf3>
    51f8:	dc 01       	movw	r26, r24
    51fa:	cb 01       	movw	r24, r22
    51fc:	8c 87       	std	Y+12, r24	; 0x0c
    51fe:	9d 87       	std	Y+13, r25	; 0x0d
    5200:	ae 87       	std	Y+14, r26	; 0x0e
    5202:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5204:	6c 85       	ldd	r22, Y+12	; 0x0c
    5206:	7d 85       	ldd	r23, Y+13	; 0x0d
    5208:	8e 85       	ldd	r24, Y+14	; 0x0e
    520a:	9f 85       	ldd	r25, Y+15	; 0x0f
    520c:	20 e0       	ldi	r18, 0x00	; 0
    520e:	30 e0       	ldi	r19, 0x00	; 0
    5210:	4a ef       	ldi	r20, 0xFA	; 250
    5212:	54 e4       	ldi	r21, 0x44	; 68
    5214:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5218:	dc 01       	movw	r26, r24
    521a:	cb 01       	movw	r24, r22
    521c:	88 87       	std	Y+8, r24	; 0x08
    521e:	99 87       	std	Y+9, r25	; 0x09
    5220:	aa 87       	std	Y+10, r26	; 0x0a
    5222:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    5224:	68 85       	ldd	r22, Y+8	; 0x08
    5226:	79 85       	ldd	r23, Y+9	; 0x09
    5228:	8a 85       	ldd	r24, Y+10	; 0x0a
    522a:	9b 85       	ldd	r25, Y+11	; 0x0b
    522c:	20 e0       	ldi	r18, 0x00	; 0
    522e:	30 e0       	ldi	r19, 0x00	; 0
    5230:	40 e8       	ldi	r20, 0x80	; 128
    5232:	5f e3       	ldi	r21, 0x3F	; 63
    5234:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5238:	88 23       	and	r24, r24
    523a:	2c f4       	brge	.+10     	; 0x5246 <Ultrasonic_back_Get_Distance+0x108>
		__ticks = 1;
    523c:	81 e0       	ldi	r24, 0x01	; 1
    523e:	90 e0       	ldi	r25, 0x00	; 0
    5240:	9f 83       	std	Y+7, r25	; 0x07
    5242:	8e 83       	std	Y+6, r24	; 0x06
    5244:	3f c0       	rjmp	.+126    	; 0x52c4 <Ultrasonic_back_Get_Distance+0x186>
	else if (__tmp > 65535)
    5246:	68 85       	ldd	r22, Y+8	; 0x08
    5248:	79 85       	ldd	r23, Y+9	; 0x09
    524a:	8a 85       	ldd	r24, Y+10	; 0x0a
    524c:	9b 85       	ldd	r25, Y+11	; 0x0b
    524e:	20 e0       	ldi	r18, 0x00	; 0
    5250:	3f ef       	ldi	r19, 0xFF	; 255
    5252:	4f e7       	ldi	r20, 0x7F	; 127
    5254:	57 e4       	ldi	r21, 0x47	; 71
    5256:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    525a:	18 16       	cp	r1, r24
    525c:	4c f5       	brge	.+82     	; 0x52b0 <Ultrasonic_back_Get_Distance+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    525e:	6c 85       	ldd	r22, Y+12	; 0x0c
    5260:	7d 85       	ldd	r23, Y+13	; 0x0d
    5262:	8e 85       	ldd	r24, Y+14	; 0x0e
    5264:	9f 85       	ldd	r25, Y+15	; 0x0f
    5266:	20 e0       	ldi	r18, 0x00	; 0
    5268:	30 e0       	ldi	r19, 0x00	; 0
    526a:	40 e2       	ldi	r20, 0x20	; 32
    526c:	51 e4       	ldi	r21, 0x41	; 65
    526e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5272:	dc 01       	movw	r26, r24
    5274:	cb 01       	movw	r24, r22
    5276:	bc 01       	movw	r22, r24
    5278:	cd 01       	movw	r24, r26
    527a:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    527e:	dc 01       	movw	r26, r24
    5280:	cb 01       	movw	r24, r22
    5282:	9f 83       	std	Y+7, r25	; 0x07
    5284:	8e 83       	std	Y+6, r24	; 0x06
    5286:	0f c0       	rjmp	.+30     	; 0x52a6 <Ultrasonic_back_Get_Distance+0x168>
    5288:	88 ec       	ldi	r24, 0xC8	; 200
    528a:	90 e0       	ldi	r25, 0x00	; 0
    528c:	9d 83       	std	Y+5, r25	; 0x05
    528e:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5290:	8c 81       	ldd	r24, Y+4	; 0x04
    5292:	9d 81       	ldd	r25, Y+5	; 0x05
    5294:	01 97       	sbiw	r24, 0x01	; 1
    5296:	f1 f7       	brne	.-4      	; 0x5294 <Ultrasonic_back_Get_Distance+0x156>
    5298:	9d 83       	std	Y+5, r25	; 0x05
    529a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    529c:	8e 81       	ldd	r24, Y+6	; 0x06
    529e:	9f 81       	ldd	r25, Y+7	; 0x07
    52a0:	01 97       	sbiw	r24, 0x01	; 1
    52a2:	9f 83       	std	Y+7, r25	; 0x07
    52a4:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    52a6:	8e 81       	ldd	r24, Y+6	; 0x06
    52a8:	9f 81       	ldd	r25, Y+7	; 0x07
    52aa:	00 97       	sbiw	r24, 0x00	; 0
    52ac:	69 f7       	brne	.-38     	; 0x5288 <Ultrasonic_back_Get_Distance+0x14a>
    52ae:	24 c0       	rjmp	.+72     	; 0x52f8 <Ultrasonic_back_Get_Distance+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    52b0:	68 85       	ldd	r22, Y+8	; 0x08
    52b2:	79 85       	ldd	r23, Y+9	; 0x09
    52b4:	8a 85       	ldd	r24, Y+10	; 0x0a
    52b6:	9b 85       	ldd	r25, Y+11	; 0x0b
    52b8:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    52bc:	dc 01       	movw	r26, r24
    52be:	cb 01       	movw	r24, r22
    52c0:	9f 83       	std	Y+7, r25	; 0x07
    52c2:	8e 83       	std	Y+6, r24	; 0x06
    52c4:	8e 81       	ldd	r24, Y+6	; 0x06
    52c6:	9f 81       	ldd	r25, Y+7	; 0x07
    52c8:	9b 83       	std	Y+3, r25	; 0x03
    52ca:	8a 83       	std	Y+2, r24	; 0x02
    52cc:	8a 81       	ldd	r24, Y+2	; 0x02
    52ce:	9b 81       	ldd	r25, Y+3	; 0x03
    52d0:	01 97       	sbiw	r24, 0x01	; 1
    52d2:	f1 f7       	brne	.-4      	; 0x52d0 <Ultrasonic_back_Get_Distance+0x192>
    52d4:	9b 83       	std	Y+3, r25	; 0x03
    52d6:	8a 83       	std	Y+2, r24	; 0x02
    52d8:	0f c0       	rjmp	.+30     	; 0x52f8 <Ultrasonic_back_Get_Distance+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    52da:	69 89       	ldd	r22, Y+17	; 0x11
    52dc:	7a 89       	ldd	r23, Y+18	; 0x12
    52de:	8b 89       	ldd	r24, Y+19	; 0x13
    52e0:	9c 89       	ldd	r25, Y+20	; 0x14
    52e2:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    52e6:	dc 01       	movw	r26, r24
    52e8:	cb 01       	movw	r24, r22
    52ea:	88 8b       	std	Y+16, r24	; 0x10
    52ec:	88 89       	ldd	r24, Y+16	; 0x10
    52ee:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    52f0:	89 81       	ldd	r24, Y+1	; 0x01
    52f2:	8a 95       	dec	r24
    52f4:	f1 f7       	brne	.-4      	; 0x52f2 <Ultrasonic_back_Get_Distance+0x1b4>
    52f6:	89 83       	std	Y+1, r24	; 0x01
			_delay_us(10);
			DIO_void_Set_Pin_Value(PORTA_ID,trig1,LOW);
    52f8:	80 e0       	ldi	r24, 0x00	; 0
    52fa:	61 e0       	ldi	r22, 0x01	; 1
    52fc:	40 e0       	ldi	r20, 0x00	; 0
    52fe:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

			 Timer1_InputCaptureEdge(Rising);
    5302:	81 e0       	ldi	r24, 0x01	; 1
    5304:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
	         Timer1_ICU_InterruptEnable();
    5308:	0e 94 2f 1b 	call	0x365e	; 0x365e <Timer1_ICU_InterruptEnable>
			 while(f<2);
    530c:	80 91 48 02 	lds	r24, 0x0248
    5310:	82 30       	cpi	r24, 0x02	; 2
    5312:	e0 f3       	brcs	.-8      	; 0x530c <Ultrasonic_back_Get_Distance+0x1ce>
			 time = (t2-t1);
    5314:	20 91 4c 02 	lds	r18, 0x024C
    5318:	30 91 4d 02 	lds	r19, 0x024D
    531c:	80 91 4a 02 	lds	r24, 0x024A
    5320:	90 91 4b 02 	lds	r25, 0x024B
    5324:	a9 01       	movw	r20, r18
    5326:	48 1b       	sub	r20, r24
    5328:	59 0b       	sbc	r21, r25
    532a:	ca 01       	movw	r24, r20
    532c:	cc 01       	movw	r24, r24
    532e:	a0 e0       	ldi	r26, 0x00	; 0
    5330:	b0 e0       	ldi	r27, 0x00	; 0
    5332:	8d 8f       	std	Y+29, r24	; 0x1d
    5334:	9e 8f       	std	Y+30, r25	; 0x1e
    5336:	af 8f       	std	Y+31, r26	; 0x1f
    5338:	b8 a3       	std	Y+32, r27	; 0x20
			 distance = time /58;
    533a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    533c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    533e:	af 8d       	ldd	r26, Y+31	; 0x1f
    5340:	b8 a1       	ldd	r27, Y+32	; 0x20
    5342:	2a e3       	ldi	r18, 0x3A	; 58
    5344:	30 e0       	ldi	r19, 0x00	; 0
    5346:	40 e0       	ldi	r20, 0x00	; 0
    5348:	50 e0       	ldi	r21, 0x00	; 0
    534a:	bc 01       	movw	r22, r24
    534c:	cd 01       	movw	r24, r26
    534e:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    5352:	da 01       	movw	r26, r20
    5354:	c9 01       	movw	r24, r18
    5356:	89 8f       	std	Y+25, r24	; 0x19
    5358:	9a 8f       	std	Y+26, r25	; 0x1a
    535a:	ab 8f       	std	Y+27, r26	; 0x1b
    535c:	bc 8f       	std	Y+28, r27	; 0x1c
			 Timer1_ICU_InterruptDisable();
    535e:	0e 94 3d 1b 	call	0x367a	; 0x367a <Timer1_ICU_InterruptDisable>


			 return distance;
    5362:	89 8d       	ldd	r24, Y+25	; 0x19
    5364:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5366:	ab 8d       	ldd	r26, Y+27	; 0x1b
    5368:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    536a:	bc 01       	movw	r22, r24
    536c:	cd 01       	movw	r24, r26
    536e:	a0 96       	adiw	r28, 0x20	; 32
    5370:	0f b6       	in	r0, 0x3f	; 63
    5372:	f8 94       	cli
    5374:	de bf       	out	0x3e, r29	; 62
    5376:	0f be       	out	0x3f, r0	; 63
    5378:	cd bf       	out	0x3d, r28	; 61
    537a:	cf 91       	pop	r28
    537c:	df 91       	pop	r29
    537e:	08 95       	ret

00005380 <Ultrasonic_back2_Get_Distance>:
uint32 Ultrasonic_back2_Get_Distance(void)
{
    5380:	df 93       	push	r29
    5382:	cf 93       	push	r28
    5384:	cd b7       	in	r28, 0x3d	; 61
    5386:	de b7       	in	r29, 0x3e	; 62
    5388:	a0 97       	sbiw	r28, 0x20	; 32
    538a:	0f b6       	in	r0, 0x3f	; 63
    538c:	f8 94       	cli
    538e:	de bf       	out	0x3e, r29	; 62
    5390:	0f be       	out	0x3f, r0	; 63
    5392:	cd bf       	out	0x3d, r28	; 61
	uint32 time=0,distance=0;
    5394:	1d 8e       	std	Y+29, r1	; 0x1d
    5396:	1e 8e       	std	Y+30, r1	; 0x1e
    5398:	1f 8e       	std	Y+31, r1	; 0x1f
    539a:	18 a2       	std	Y+32, r1	; 0x20
    539c:	19 8e       	std	Y+25, r1	; 0x19
    539e:	1a 8e       	std	Y+26, r1	; 0x1a
    53a0:	1b 8e       	std	Y+27, r1	; 0x1b
    53a2:	1c 8e       	std	Y+28, r1	; 0x1c
				c = 0;
    53a4:	10 92 49 02 	sts	0x0249, r1
				TCNT1 = 0;
    53a8:	ec e4       	ldi	r30, 0x4C	; 76
    53aa:	f0 e0       	ldi	r31, 0x00	; 0
    53ac:	11 82       	std	Z+1, r1	; 0x01
    53ae:	10 82       	st	Z, r1
				f = 0;
    53b0:	10 92 48 02 	sts	0x0248, r1

				DIO_void_Set_Pin_Value(PORTA_ID,trig4,HIGH);
    53b4:	80 e0       	ldi	r24, 0x00	; 0
    53b6:	65 e0       	ldi	r22, 0x05	; 5
    53b8:	41 e0       	ldi	r20, 0x01	; 1
    53ba:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    53be:	80 e0       	ldi	r24, 0x00	; 0
    53c0:	90 e0       	ldi	r25, 0x00	; 0
    53c2:	a0 e2       	ldi	r26, 0x20	; 32
    53c4:	b1 e4       	ldi	r27, 0x41	; 65
    53c6:	8d 8b       	std	Y+21, r24	; 0x15
    53c8:	9e 8b       	std	Y+22, r25	; 0x16
    53ca:	af 8b       	std	Y+23, r26	; 0x17
    53cc:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    53ce:	6d 89       	ldd	r22, Y+21	; 0x15
    53d0:	7e 89       	ldd	r23, Y+22	; 0x16
    53d2:	8f 89       	ldd	r24, Y+23	; 0x17
    53d4:	98 8d       	ldd	r25, Y+24	; 0x18
    53d6:	2b ea       	ldi	r18, 0xAB	; 171
    53d8:	3a ea       	ldi	r19, 0xAA	; 170
    53da:	4a e2       	ldi	r20, 0x2A	; 42
    53dc:	50 e4       	ldi	r21, 0x40	; 64
    53de:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    53e2:	dc 01       	movw	r26, r24
    53e4:	cb 01       	movw	r24, r22
    53e6:	89 8b       	std	Y+17, r24	; 0x11
    53e8:	9a 8b       	std	Y+18, r25	; 0x12
    53ea:	ab 8b       	std	Y+19, r26	; 0x13
    53ec:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    53ee:	69 89       	ldd	r22, Y+17	; 0x11
    53f0:	7a 89       	ldd	r23, Y+18	; 0x12
    53f2:	8b 89       	ldd	r24, Y+19	; 0x13
    53f4:	9c 89       	ldd	r25, Y+20	; 0x14
    53f6:	20 e0       	ldi	r18, 0x00	; 0
    53f8:	30 e0       	ldi	r19, 0x00	; 0
    53fa:	40 e8       	ldi	r20, 0x80	; 128
    53fc:	5f e3       	ldi	r21, 0x3F	; 63
    53fe:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5402:	88 23       	and	r24, r24
    5404:	1c f4       	brge	.+6      	; 0x540c <Ultrasonic_back2_Get_Distance+0x8c>
		__ticks = 1;
    5406:	81 e0       	ldi	r24, 0x01	; 1
    5408:	88 8b       	std	Y+16, r24	; 0x10
    540a:	91 c0       	rjmp	.+290    	; 0x552e <Ultrasonic_back2_Get_Distance+0x1ae>
	else if (__tmp > 255)
    540c:	69 89       	ldd	r22, Y+17	; 0x11
    540e:	7a 89       	ldd	r23, Y+18	; 0x12
    5410:	8b 89       	ldd	r24, Y+19	; 0x13
    5412:	9c 89       	ldd	r25, Y+20	; 0x14
    5414:	20 e0       	ldi	r18, 0x00	; 0
    5416:	30 e0       	ldi	r19, 0x00	; 0
    5418:	4f e7       	ldi	r20, 0x7F	; 127
    541a:	53 e4       	ldi	r21, 0x43	; 67
    541c:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5420:	18 16       	cp	r1, r24
    5422:	0c f0       	brlt	.+2      	; 0x5426 <Ultrasonic_back2_Get_Distance+0xa6>
    5424:	7b c0       	rjmp	.+246    	; 0x551c <Ultrasonic_back2_Get_Distance+0x19c>
	{
		_delay_ms(__us / 1000.0);
    5426:	6d 89       	ldd	r22, Y+21	; 0x15
    5428:	7e 89       	ldd	r23, Y+22	; 0x16
    542a:	8f 89       	ldd	r24, Y+23	; 0x17
    542c:	98 8d       	ldd	r25, Y+24	; 0x18
    542e:	20 e0       	ldi	r18, 0x00	; 0
    5430:	30 e0       	ldi	r19, 0x00	; 0
    5432:	4a e7       	ldi	r20, 0x7A	; 122
    5434:	54 e4       	ldi	r21, 0x44	; 68
    5436:	0e 94 1c 10 	call	0x2038	; 0x2038 <__divsf3>
    543a:	dc 01       	movw	r26, r24
    543c:	cb 01       	movw	r24, r22
    543e:	8c 87       	std	Y+12, r24	; 0x0c
    5440:	9d 87       	std	Y+13, r25	; 0x0d
    5442:	ae 87       	std	Y+14, r26	; 0x0e
    5444:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5446:	6c 85       	ldd	r22, Y+12	; 0x0c
    5448:	7d 85       	ldd	r23, Y+13	; 0x0d
    544a:	8e 85       	ldd	r24, Y+14	; 0x0e
    544c:	9f 85       	ldd	r25, Y+15	; 0x0f
    544e:	20 e0       	ldi	r18, 0x00	; 0
    5450:	30 e0       	ldi	r19, 0x00	; 0
    5452:	4a ef       	ldi	r20, 0xFA	; 250
    5454:	54 e4       	ldi	r21, 0x44	; 68
    5456:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    545a:	dc 01       	movw	r26, r24
    545c:	cb 01       	movw	r24, r22
    545e:	88 87       	std	Y+8, r24	; 0x08
    5460:	99 87       	std	Y+9, r25	; 0x09
    5462:	aa 87       	std	Y+10, r26	; 0x0a
    5464:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    5466:	68 85       	ldd	r22, Y+8	; 0x08
    5468:	79 85       	ldd	r23, Y+9	; 0x09
    546a:	8a 85       	ldd	r24, Y+10	; 0x0a
    546c:	9b 85       	ldd	r25, Y+11	; 0x0b
    546e:	20 e0       	ldi	r18, 0x00	; 0
    5470:	30 e0       	ldi	r19, 0x00	; 0
    5472:	40 e8       	ldi	r20, 0x80	; 128
    5474:	5f e3       	ldi	r21, 0x3F	; 63
    5476:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    547a:	88 23       	and	r24, r24
    547c:	2c f4       	brge	.+10     	; 0x5488 <Ultrasonic_back2_Get_Distance+0x108>
		__ticks = 1;
    547e:	81 e0       	ldi	r24, 0x01	; 1
    5480:	90 e0       	ldi	r25, 0x00	; 0
    5482:	9f 83       	std	Y+7, r25	; 0x07
    5484:	8e 83       	std	Y+6, r24	; 0x06
    5486:	3f c0       	rjmp	.+126    	; 0x5506 <Ultrasonic_back2_Get_Distance+0x186>
	else if (__tmp > 65535)
    5488:	68 85       	ldd	r22, Y+8	; 0x08
    548a:	79 85       	ldd	r23, Y+9	; 0x09
    548c:	8a 85       	ldd	r24, Y+10	; 0x0a
    548e:	9b 85       	ldd	r25, Y+11	; 0x0b
    5490:	20 e0       	ldi	r18, 0x00	; 0
    5492:	3f ef       	ldi	r19, 0xFF	; 255
    5494:	4f e7       	ldi	r20, 0x7F	; 127
    5496:	57 e4       	ldi	r21, 0x47	; 71
    5498:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    549c:	18 16       	cp	r1, r24
    549e:	4c f5       	brge	.+82     	; 0x54f2 <Ultrasonic_back2_Get_Distance+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    54a0:	6c 85       	ldd	r22, Y+12	; 0x0c
    54a2:	7d 85       	ldd	r23, Y+13	; 0x0d
    54a4:	8e 85       	ldd	r24, Y+14	; 0x0e
    54a6:	9f 85       	ldd	r25, Y+15	; 0x0f
    54a8:	20 e0       	ldi	r18, 0x00	; 0
    54aa:	30 e0       	ldi	r19, 0x00	; 0
    54ac:	40 e2       	ldi	r20, 0x20	; 32
    54ae:	51 e4       	ldi	r21, 0x41	; 65
    54b0:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    54b4:	dc 01       	movw	r26, r24
    54b6:	cb 01       	movw	r24, r22
    54b8:	bc 01       	movw	r22, r24
    54ba:	cd 01       	movw	r24, r26
    54bc:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    54c0:	dc 01       	movw	r26, r24
    54c2:	cb 01       	movw	r24, r22
    54c4:	9f 83       	std	Y+7, r25	; 0x07
    54c6:	8e 83       	std	Y+6, r24	; 0x06
    54c8:	0f c0       	rjmp	.+30     	; 0x54e8 <Ultrasonic_back2_Get_Distance+0x168>
    54ca:	88 ec       	ldi	r24, 0xC8	; 200
    54cc:	90 e0       	ldi	r25, 0x00	; 0
    54ce:	9d 83       	std	Y+5, r25	; 0x05
    54d0:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    54d2:	8c 81       	ldd	r24, Y+4	; 0x04
    54d4:	9d 81       	ldd	r25, Y+5	; 0x05
    54d6:	01 97       	sbiw	r24, 0x01	; 1
    54d8:	f1 f7       	brne	.-4      	; 0x54d6 <Ultrasonic_back2_Get_Distance+0x156>
    54da:	9d 83       	std	Y+5, r25	; 0x05
    54dc:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    54de:	8e 81       	ldd	r24, Y+6	; 0x06
    54e0:	9f 81       	ldd	r25, Y+7	; 0x07
    54e2:	01 97       	sbiw	r24, 0x01	; 1
    54e4:	9f 83       	std	Y+7, r25	; 0x07
    54e6:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    54e8:	8e 81       	ldd	r24, Y+6	; 0x06
    54ea:	9f 81       	ldd	r25, Y+7	; 0x07
    54ec:	00 97       	sbiw	r24, 0x00	; 0
    54ee:	69 f7       	brne	.-38     	; 0x54ca <Ultrasonic_back2_Get_Distance+0x14a>
    54f0:	24 c0       	rjmp	.+72     	; 0x553a <Ultrasonic_back2_Get_Distance+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    54f2:	68 85       	ldd	r22, Y+8	; 0x08
    54f4:	79 85       	ldd	r23, Y+9	; 0x09
    54f6:	8a 85       	ldd	r24, Y+10	; 0x0a
    54f8:	9b 85       	ldd	r25, Y+11	; 0x0b
    54fa:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    54fe:	dc 01       	movw	r26, r24
    5500:	cb 01       	movw	r24, r22
    5502:	9f 83       	std	Y+7, r25	; 0x07
    5504:	8e 83       	std	Y+6, r24	; 0x06
    5506:	8e 81       	ldd	r24, Y+6	; 0x06
    5508:	9f 81       	ldd	r25, Y+7	; 0x07
    550a:	9b 83       	std	Y+3, r25	; 0x03
    550c:	8a 83       	std	Y+2, r24	; 0x02
    550e:	8a 81       	ldd	r24, Y+2	; 0x02
    5510:	9b 81       	ldd	r25, Y+3	; 0x03
    5512:	01 97       	sbiw	r24, 0x01	; 1
    5514:	f1 f7       	brne	.-4      	; 0x5512 <Ultrasonic_back2_Get_Distance+0x192>
    5516:	9b 83       	std	Y+3, r25	; 0x03
    5518:	8a 83       	std	Y+2, r24	; 0x02
    551a:	0f c0       	rjmp	.+30     	; 0x553a <Ultrasonic_back2_Get_Distance+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    551c:	69 89       	ldd	r22, Y+17	; 0x11
    551e:	7a 89       	ldd	r23, Y+18	; 0x12
    5520:	8b 89       	ldd	r24, Y+19	; 0x13
    5522:	9c 89       	ldd	r25, Y+20	; 0x14
    5524:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5528:	dc 01       	movw	r26, r24
    552a:	cb 01       	movw	r24, r22
    552c:	88 8b       	std	Y+16, r24	; 0x10
    552e:	88 89       	ldd	r24, Y+16	; 0x10
    5530:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5532:	89 81       	ldd	r24, Y+1	; 0x01
    5534:	8a 95       	dec	r24
    5536:	f1 f7       	brne	.-4      	; 0x5534 <Ultrasonic_back2_Get_Distance+0x1b4>
    5538:	89 83       	std	Y+1, r24	; 0x01
				_delay_us(10);
				DIO_void_Set_Pin_Value(PORTA_ID,trig4,LOW);
    553a:	80 e0       	ldi	r24, 0x00	; 0
    553c:	65 e0       	ldi	r22, 0x05	; 5
    553e:	40 e0       	ldi	r20, 0x00	; 0
    5540:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

				 Timer1_InputCaptureEdge(Rising);
    5544:	81 e0       	ldi	r24, 0x01	; 1
    5546:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
		         Timer1_ICU_InterruptEnable();
    554a:	0e 94 2f 1b 	call	0x365e	; 0x365e <Timer1_ICU_InterruptEnable>
				 while(f<2);
    554e:	80 91 48 02 	lds	r24, 0x0248
    5552:	82 30       	cpi	r24, 0x02	; 2
    5554:	e0 f3       	brcs	.-8      	; 0x554e <Ultrasonic_back2_Get_Distance+0x1ce>
				 time = (t2-t1);
    5556:	20 91 4c 02 	lds	r18, 0x024C
    555a:	30 91 4d 02 	lds	r19, 0x024D
    555e:	80 91 4a 02 	lds	r24, 0x024A
    5562:	90 91 4b 02 	lds	r25, 0x024B
    5566:	a9 01       	movw	r20, r18
    5568:	48 1b       	sub	r20, r24
    556a:	59 0b       	sbc	r21, r25
    556c:	ca 01       	movw	r24, r20
    556e:	cc 01       	movw	r24, r24
    5570:	a0 e0       	ldi	r26, 0x00	; 0
    5572:	b0 e0       	ldi	r27, 0x00	; 0
    5574:	8d 8f       	std	Y+29, r24	; 0x1d
    5576:	9e 8f       	std	Y+30, r25	; 0x1e
    5578:	af 8f       	std	Y+31, r26	; 0x1f
    557a:	b8 a3       	std	Y+32, r27	; 0x20
				 distance = time /58;
    557c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    557e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5580:	af 8d       	ldd	r26, Y+31	; 0x1f
    5582:	b8 a1       	ldd	r27, Y+32	; 0x20
    5584:	2a e3       	ldi	r18, 0x3A	; 58
    5586:	30 e0       	ldi	r19, 0x00	; 0
    5588:	40 e0       	ldi	r20, 0x00	; 0
    558a:	50 e0       	ldi	r21, 0x00	; 0
    558c:	bc 01       	movw	r22, r24
    558e:	cd 01       	movw	r24, r26
    5590:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <__udivmodsi4>
    5594:	da 01       	movw	r26, r20
    5596:	c9 01       	movw	r24, r18
    5598:	89 8f       	std	Y+25, r24	; 0x19
    559a:	9a 8f       	std	Y+26, r25	; 0x1a
    559c:	ab 8f       	std	Y+27, r26	; 0x1b
    559e:	bc 8f       	std	Y+28, r27	; 0x1c
				 Timer1_ICU_InterruptDisable();
    55a0:	0e 94 3d 1b 	call	0x367a	; 0x367a <Timer1_ICU_InterruptDisable>


				 return distance;
    55a4:	89 8d       	ldd	r24, Y+25	; 0x19
    55a6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    55a8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    55aa:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    55ac:	bc 01       	movw	r22, r24
    55ae:	cd 01       	movw	r24, r26
    55b0:	a0 96       	adiw	r28, 0x20	; 32
    55b2:	0f b6       	in	r0, 0x3f	; 63
    55b4:	f8 94       	cli
    55b6:	de bf       	out	0x3e, r29	; 62
    55b8:	0f be       	out	0x3f, r0	; 63
    55ba:	cd bf       	out	0x3d, r28	; 61
    55bc:	cf 91       	pop	r28
    55be:	df 91       	pop	r29
    55c0:	08 95       	ret

000055c2 <__vector_11>:
ISR(TIMER1_CAPT_vect)
{
    55c2:	1f 92       	push	r1
    55c4:	0f 92       	push	r0
    55c6:	0f b6       	in	r0, 0x3f	; 63
    55c8:	0f 92       	push	r0
    55ca:	00 90 5b 00 	lds	r0, 0x005B
    55ce:	0f 92       	push	r0
    55d0:	11 24       	eor	r1, r1
    55d2:	2f 93       	push	r18
    55d4:	3f 93       	push	r19
    55d6:	4f 93       	push	r20
    55d8:	5f 93       	push	r21
    55da:	6f 93       	push	r22
    55dc:	7f 93       	push	r23
    55de:	8f 93       	push	r24
    55e0:	9f 93       	push	r25
    55e2:	af 93       	push	r26
    55e4:	bf 93       	push	r27
    55e6:	ef 93       	push	r30
    55e8:	ff 93       	push	r31
    55ea:	df 93       	push	r29
    55ec:	cf 93       	push	r28
    55ee:	cd b7       	in	r28, 0x3d	; 61
    55f0:	de b7       	in	r29, 0x3e	; 62
if(f==0)
    55f2:	80 91 48 02 	lds	r24, 0x0248
    55f6:	88 23       	and	r24, r24
    55f8:	79 f4       	brne	.+30     	; 0x5618 <__vector_11+0x56>
{
	t1=ICR1;
    55fa:	e6 e4       	ldi	r30, 0x46	; 70
    55fc:	f0 e0       	ldi	r31, 0x00	; 0
    55fe:	80 81       	ld	r24, Z
    5600:	91 81       	ldd	r25, Z+1	; 0x01
    5602:	90 93 4b 02 	sts	0x024B, r25
    5606:	80 93 4a 02 	sts	0x024A, r24
	f=1;
    560a:	81 e0       	ldi	r24, 0x01	; 1
    560c:	80 93 48 02 	sts	0x0248, r24

Timer1_InputCaptureEdge(Falling);
    5610:	80 e0       	ldi	r24, 0x00	; 0
    5612:	0e 94 10 1b 	call	0x3620	; 0x3620 <Timer1_InputCaptureEdge>
    5616:	0f c0       	rjmp	.+30     	; 0x5636 <__vector_11+0x74>
}

else if(f==1)
    5618:	80 91 48 02 	lds	r24, 0x0248
    561c:	81 30       	cpi	r24, 0x01	; 1
    561e:	59 f4       	brne	.+22     	; 0x5636 <__vector_11+0x74>
{
	t2=ICR1;
    5620:	e6 e4       	ldi	r30, 0x46	; 70
    5622:	f0 e0       	ldi	r31, 0x00	; 0
    5624:	80 81       	ld	r24, Z
    5626:	91 81       	ldd	r25, Z+1	; 0x01
    5628:	90 93 4d 02 	sts	0x024D, r25
    562c:	80 93 4c 02 	sts	0x024C, r24
	f=2;
    5630:	82 e0       	ldi	r24, 0x02	; 2
    5632:	80 93 48 02 	sts	0x0248, r24

}
}
    5636:	cf 91       	pop	r28
    5638:	df 91       	pop	r29
    563a:	ff 91       	pop	r31
    563c:	ef 91       	pop	r30
    563e:	bf 91       	pop	r27
    5640:	af 91       	pop	r26
    5642:	9f 91       	pop	r25
    5644:	8f 91       	pop	r24
    5646:	7f 91       	pop	r23
    5648:	6f 91       	pop	r22
    564a:	5f 91       	pop	r21
    564c:	4f 91       	pop	r20
    564e:	3f 91       	pop	r19
    5650:	2f 91       	pop	r18
    5652:	0f 90       	pop	r0
    5654:	00 92 5b 00 	sts	0x005B, r0
    5658:	0f 90       	pop	r0
    565a:	0f be       	out	0x3f, r0	; 63
    565c:	0f 90       	pop	r0
    565e:	1f 90       	pop	r1
    5660:	18 95       	reti

00005662 <__vector_14>:


ISR(TIMER1_OVF_vect)
{
    5662:	1f 92       	push	r1
    5664:	0f 92       	push	r0
    5666:	0f b6       	in	r0, 0x3f	; 63
    5668:	0f 92       	push	r0
    566a:	11 24       	eor	r1, r1
    566c:	8f 93       	push	r24
    566e:	df 93       	push	r29
    5670:	cf 93       	push	r28
    5672:	cd b7       	in	r28, 0x3d	; 61
    5674:	de b7       	in	r29, 0x3e	; 62
		c++;
    5676:	80 91 49 02 	lds	r24, 0x0249
    567a:	8f 5f       	subi	r24, 0xFF	; 255
    567c:	80 93 49 02 	sts	0x0249, r24
}
    5680:	cf 91       	pop	r28
    5682:	df 91       	pop	r29
    5684:	8f 91       	pop	r24
    5686:	0f 90       	pop	r0
    5688:	0f be       	out	0x3f, r0	; 63
    568a:	0f 90       	pop	r0
    568c:	1f 90       	pop	r1
    568e:	18 95       	reti

00005690 <max7221_int>:
#include <util/delay.h>
#include"../LIB/memmap128.h"
#include"LED_MATRIX.h"
SPI_config_t SPI_CONFIGURATION={MASTER,MSB,PRE_8,IE_SPI_D};
void max7221_int(void)
{
    5690:	df 93       	push	r29
    5692:	cf 93       	push	r28
    5694:	cd b7       	in	r28, 0x3d	; 61
    5696:	de b7       	in	r29, 0x3e	; 62
	 SPI_init(SPI_CONFIGURATION);
    5698:	80 91 43 02 	lds	r24, 0x0243
    569c:	90 91 44 02 	lds	r25, 0x0244
    56a0:	a0 91 45 02 	lds	r26, 0x0245
    56a4:	b0 91 46 02 	lds	r27, 0x0246
    56a8:	bc 01       	movw	r22, r24
    56aa:	cd 01       	movw	r24, r26
    56ac:	0e 94 90 1d 	call	0x3b20	; 0x3b20 <SPI_init>

		max7221_send(0x0c,0x00);          //     Shutdown
    56b0:	8c e0       	ldi	r24, 0x0C	; 12
    56b2:	60 e0       	ldi	r22, 0x00	; 0
    56b4:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(0x09,0x00);          //   No decode for digits 70
    56b8:	89 e0       	ldi	r24, 0x09	; 9
    56ba:	60 e0       	ldi	r22, 0x00	; 0
    56bc:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(0x0A,0x07);          //   Intensity Register Format at 8/16
    56c0:	8a e0       	ldi	r24, 0x0A	; 10
    56c2:	67 e0       	ldi	r22, 0x07	; 7
    56c4:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(0x0b,0x07);          //    Display digits 0 1 2 3
    56c8:	8b e0       	ldi	r24, 0x0B	; 11
    56ca:	67 e0       	ldi	r22, 0x07	; 7
    56cc:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(0x0c,0x01);          // Normal Operation
    56d0:	8c e0       	ldi	r24, 0x0C	; 12
    56d2:	61 e0       	ldi	r22, 0x01	; 1
    56d4:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	}
    56d8:	cf 91       	pop	r28
    56da:	df 91       	pop	r29
    56dc:	08 95       	ret

000056de <max7221_send>:

void max7221_send (char cmd ,char data)
	{
    56de:	df 93       	push	r29
    56e0:	cf 93       	push	r28
    56e2:	00 d0       	rcall	.+0      	; 0x56e4 <max7221_send+0x6>
    56e4:	cd b7       	in	r28, 0x3d	; 61
    56e6:	de b7       	in	r29, 0x3e	; 62
    56e8:	89 83       	std	Y+1, r24	; 0x01
    56ea:	6a 83       	std	Y+2, r22	; 0x02
	//ENABLE SLAVE
		DIO_void_Set_Pin_Value(PORTB_ID,PIN0,LOW);
    56ec:	81 e0       	ldi	r24, 0x01	; 1
    56ee:	60 e0       	ldi	r22, 0x00	; 0
    56f0:	40 e0       	ldi	r20, 0x00	; 0
    56f2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
		SPDR=cmd;
    56f6:	ef e2       	ldi	r30, 0x2F	; 47
    56f8:	f0 e0       	ldi	r31, 0x00	; 0
    56fa:	89 81       	ldd	r24, Y+1	; 0x01
    56fc:	80 83       	st	Z, r24
		while((SPSR&(1<<SPIF))==0);
    56fe:	ee e2       	ldi	r30, 0x2E	; 46
    5700:	f0 e0       	ldi	r31, 0x00	; 0
    5702:	80 81       	ld	r24, Z
    5704:	88 23       	and	r24, r24
    5706:	dc f7       	brge	.-10     	; 0x56fe <max7221_send+0x20>
	    SPDR=data;
    5708:	ef e2       	ldi	r30, 0x2F	; 47
    570a:	f0 e0       	ldi	r31, 0x00	; 0
    570c:	8a 81       	ldd	r24, Y+2	; 0x02
    570e:	80 83       	st	Z, r24
	    while((SPSR&(1<<SPIF))==0);
    5710:	ee e2       	ldi	r30, 0x2E	; 46
    5712:	f0 e0       	ldi	r31, 0x00	; 0
    5714:	80 81       	ld	r24, Z
    5716:	88 23       	and	r24, r24
    5718:	dc f7       	brge	.-10     	; 0x5710 <max7221_send+0x32>

	//disable SLAVE
	DIO_void_Set_Pin_Value(PORTB_ID,PIN0,HIGH);
    571a:	81 e0       	ldi	r24, 0x01	; 1
    571c:	60 e0       	ldi	r22, 0x00	; 0
    571e:	41 e0       	ldi	r20, 0x01	; 1
    5720:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>


	}
    5724:	0f 90       	pop	r0
    5726:	0f 90       	pop	r0
    5728:	cf 91       	pop	r28
    572a:	df 91       	pop	r29
    572c:	08 95       	ret

0000572e <Upper_Leds>:
void Upper_Leds(void)
{
    572e:	df 93       	push	r29
    5730:	cf 93       	push	r28
    5732:	cd b7       	in	r28, 0x3d	; 61
    5734:	de b7       	in	r29, 0x3e	; 62
    	max7221_send(DIG0,255);
    5736:	81 e0       	ldi	r24, 0x01	; 1
    5738:	6f ef       	ldi	r22, 0xFF	; 255
    573a:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG1,255);
    573e:	82 e0       	ldi	r24, 0x02	; 2
    5740:	6f ef       	ldi	r22, 0xFF	; 255
    5742:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG6,0);
    5746:	87 e0       	ldi	r24, 0x07	; 7
    5748:	60 e0       	ldi	r22, 0x00	; 0
    574a:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG7,0);
    574e:	88 e0       	ldi	r24, 0x08	; 8
    5750:	60 e0       	ldi	r22, 0x00	; 0
    5752:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>

}
    5756:	cf 91       	pop	r28
    5758:	df 91       	pop	r29
    575a:	08 95       	ret

0000575c <Lower_Leds>:
void Lower_Leds(void)
{
    575c:	df 93       	push	r29
    575e:	cf 93       	push	r28
    5760:	cd b7       	in	r28, 0x3d	; 61
    5762:	de b7       	in	r29, 0x3e	; 62
	    max7221_send(DIG0,0);
    5764:	81 e0       	ldi	r24, 0x01	; 1
    5766:	60 e0       	ldi	r22, 0x00	; 0
    5768:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG1,0);
    576c:	82 e0       	ldi	r24, 0x02	; 2
    576e:	60 e0       	ldi	r22, 0x00	; 0
    5770:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG6,255);
    5774:	87 e0       	ldi	r24, 0x07	; 7
    5776:	6f ef       	ldi	r22, 0xFF	; 255
    5778:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
		max7221_send(DIG7,255);
    577c:	88 e0       	ldi	r24, 0x08	; 8
    577e:	6f ef       	ldi	r22, 0xFF	; 255
    5780:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>

}
    5784:	cf 91       	pop	r28
    5786:	df 91       	pop	r29
    5788:	08 95       	ret

0000578a <ALL_Leds_ON>:

void ALL_Leds_ON(void)
{
    578a:	df 93       	push	r29
    578c:	cf 93       	push	r28
    578e:	cd b7       	in	r28, 0x3d	; 61
    5790:	de b7       	in	r29, 0x3e	; 62
	max7221_send(DIG0,255);
    5792:	81 e0       	ldi	r24, 0x01	; 1
    5794:	6f ef       	ldi	r22, 0xFF	; 255
    5796:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG1,255);
    579a:	82 e0       	ldi	r24, 0x02	; 2
    579c:	6f ef       	ldi	r22, 0xFF	; 255
    579e:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG2,255);
    57a2:	83 e0       	ldi	r24, 0x03	; 3
    57a4:	6f ef       	ldi	r22, 0xFF	; 255
    57a6:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG3,255);
    57aa:	84 e0       	ldi	r24, 0x04	; 4
    57ac:	6f ef       	ldi	r22, 0xFF	; 255
    57ae:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG4,255);
    57b2:	85 e0       	ldi	r24, 0x05	; 5
    57b4:	6f ef       	ldi	r22, 0xFF	; 255
    57b6:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG5,255);
    57ba:	86 e0       	ldi	r24, 0x06	; 6
    57bc:	6f ef       	ldi	r22, 0xFF	; 255
    57be:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
    max7221_send(DIG6,255);
    57c2:	87 e0       	ldi	r24, 0x07	; 7
    57c4:	6f ef       	ldi	r22, 0xFF	; 255
    57c6:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG7,255);
    57ca:	88 e0       	ldi	r24, 0x08	; 8
    57cc:	6f ef       	ldi	r22, 0xFF	; 255
    57ce:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
}
    57d2:	cf 91       	pop	r28
    57d4:	df 91       	pop	r29
    57d6:	08 95       	ret

000057d8 <ALL_Leds_OFF>:
void ALL_Leds_OFF(void)
{
    57d8:	df 93       	push	r29
    57da:	cf 93       	push	r28
    57dc:	cd b7       	in	r28, 0x3d	; 61
    57de:	de b7       	in	r29, 0x3e	; 62
	max7221_send(DIG0,0);
    57e0:	81 e0       	ldi	r24, 0x01	; 1
    57e2:	60 e0       	ldi	r22, 0x00	; 0
    57e4:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG1,0);
    57e8:	82 e0       	ldi	r24, 0x02	; 2
    57ea:	60 e0       	ldi	r22, 0x00	; 0
    57ec:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG2,0);
    57f0:	83 e0       	ldi	r24, 0x03	; 3
    57f2:	60 e0       	ldi	r22, 0x00	; 0
    57f4:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG3,0);
    57f8:	84 e0       	ldi	r24, 0x04	; 4
    57fa:	60 e0       	ldi	r22, 0x00	; 0
    57fc:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG4,0);
    5800:	85 e0       	ldi	r24, 0x05	; 5
    5802:	60 e0       	ldi	r22, 0x00	; 0
    5804:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG5,0);
    5808:	86 e0       	ldi	r24, 0x06	; 6
    580a:	60 e0       	ldi	r22, 0x00	; 0
    580c:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
    max7221_send(DIG6,0);
    5810:	87 e0       	ldi	r24, 0x07	; 7
    5812:	60 e0       	ldi	r22, 0x00	; 0
    5814:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
	max7221_send(DIG7,0);
    5818:	88 e0       	ldi	r24, 0x08	; 8
    581a:	60 e0       	ldi	r22, 0x00	; 0
    581c:	0e 94 6f 2b 	call	0x56de	; 0x56de <max7221_send>
}
    5820:	cf 91       	pop	r28
    5822:	df 91       	pop	r29
    5824:	08 95       	ret

00005826 <LCD_vidDirections>:
#include"LCD_V2.h"
void LCD_vidDirections(void)
{
    5826:	df 93       	push	r29
    5828:	cf 93       	push	r28
    582a:	cd b7       	in	r28, 0x3d	; 61
    582c:	de b7       	in	r29, 0x3e	; 62
//SET LCD_PORT AS OUTPUT FOR DATA OF LCD
DIO_void_Set_Port_Dirction(LCD_PORT,0XFF);
    582e:	82 e0       	ldi	r24, 0x02	; 2
    5830:	6f ef       	ldi	r22, 0xFF	; 255
    5832:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <DIO_void_Set_Port_Dirction>

//SET  AS O/P FOR RS AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,RS,OUTPUT);
    5836:	81 e0       	ldi	r24, 0x01	; 1
    5838:	65 e0       	ldi	r22, 0x05	; 5
    583a:	41 e0       	ldi	r20, 0x01	; 1
    583c:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>

//SET  AS O/P FOR R/W AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,RW,OUTPUT);
    5840:	81 e0       	ldi	r24, 0x01	; 1
    5842:	66 e0       	ldi	r22, 0x06	; 6
    5844:	41 e0       	ldi	r20, 0x01	; 1
    5846:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>

//SET AS O/P FOR E AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,E,OUTPUT);
    584a:	81 e0       	ldi	r24, 0x01	; 1
    584c:	67 e0       	ldi	r22, 0x07	; 7
    584e:	41 e0       	ldi	r20, 0x01	; 1
    5850:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
}
    5854:	cf 91       	pop	r28
    5856:	df 91       	pop	r29
    5858:	08 95       	ret

0000585a <LCD_vidDirections4>:
//..................................................................................

void LCD_vidDirections4(void)
{
    585a:	df 93       	push	r29
    585c:	cf 93       	push	r28
    585e:	cd b7       	in	r28, 0x3d	; 61
    5860:	de b7       	in	r29, 0x3e	; 62
//SET PORTD 4,5,6,7 AS OUTPUT FOR DATA OF LCD
DIO_void_Set_Pin_Dirction( LCD_PORT, Fourbit_4,OUTPUT);
    5862:	82 e0       	ldi	r24, 0x02	; 2
    5864:	64 e0       	ldi	r22, 0x04	; 4
    5866:	41 e0       	ldi	r20, 0x01	; 1
    5868:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
DIO_void_Set_Pin_Dirction( LCD_PORT, Fourbit_5,OUTPUT);
    586c:	82 e0       	ldi	r24, 0x02	; 2
    586e:	65 e0       	ldi	r22, 0x05	; 5
    5870:	41 e0       	ldi	r20, 0x01	; 1
    5872:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
DIO_void_Set_Pin_Dirction( LCD_PORT, Fourbit_6,OUTPUT);
    5876:	82 e0       	ldi	r24, 0x02	; 2
    5878:	66 e0       	ldi	r22, 0x06	; 6
    587a:	41 e0       	ldi	r20, 0x01	; 1
    587c:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
DIO_void_Set_Pin_Dirction( LCD_PORT, Fourbit_7,OUTPUT);
    5880:	82 e0       	ldi	r24, 0x02	; 2
    5882:	67 e0       	ldi	r22, 0x07	; 7
    5884:	41 e0       	ldi	r20, 0x01	; 1
    5886:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
//SET PIN 0 AS O/P FOR RS AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,RS,OUTPUT);
    588a:	81 e0       	ldi	r24, 0x01	; 1
    588c:	65 e0       	ldi	r22, 0x05	; 5
    588e:	41 e0       	ldi	r20, 0x01	; 1
    5890:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
//SET PIN 1 AS O/P FOR R/W AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,RW,OUTPUT);
    5894:	81 e0       	ldi	r24, 0x01	; 1
    5896:	66 e0       	ldi	r22, 0x06	; 6
    5898:	41 e0       	ldi	r20, 0x01	; 1
    589a:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>

//SET PIN 2 AS O/P FOR E AT LCD
DIO_void_Set_Pin_Dirction(LCD_CONTROL_PORT,E,OUTPUT);
    589e:	81 e0       	ldi	r24, 0x01	; 1
    58a0:	67 e0       	ldi	r22, 0x07	; 7
    58a2:	41 e0       	ldi	r20, 0x01	; 1
    58a4:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
}
    58a8:	cf 91       	pop	r28
    58aa:	df 91       	pop	r29
    58ac:	08 95       	ret

000058ae <LCD_vidInit>:
//..............................................................
void LCD_vidInit(void)
{
    58ae:	0f 93       	push	r16
    58b0:	1f 93       	push	r17
    58b2:	df 93       	push	r29
    58b4:	cf 93       	push	r28
    58b6:	cd b7       	in	r28, 0x3d	; 61
    58b8:	de b7       	in	r29, 0x3e	; 62
    58ba:	c6 54       	subi	r28, 0x46	; 70
    58bc:	d0 40       	sbci	r29, 0x00	; 0
    58be:	0f b6       	in	r0, 0x3f	; 63
    58c0:	f8 94       	cli
    58c2:	de bf       	out	0x3e, r29	; 62
    58c4:	0f be       	out	0x3f, r0	; 63
    58c6:	cd bf       	out	0x3d, r28	; 61
    58c8:	fe 01       	movw	r30, r28
    58ca:	ed 5b       	subi	r30, 0xBD	; 189
    58cc:	ff 4f       	sbci	r31, 0xFF	; 255
    58ce:	80 e0       	ldi	r24, 0x00	; 0
    58d0:	90 e0       	ldi	r25, 0x00	; 0
    58d2:	a8 e4       	ldi	r26, 0x48	; 72
    58d4:	b2 e4       	ldi	r27, 0x42	; 66
    58d6:	80 83       	st	Z, r24
    58d8:	91 83       	std	Z+1, r25	; 0x01
    58da:	a2 83       	std	Z+2, r26	; 0x02
    58dc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    58de:	8e 01       	movw	r16, r28
    58e0:	01 5c       	subi	r16, 0xC1	; 193
    58e2:	1f 4f       	sbci	r17, 0xFF	; 255
    58e4:	fe 01       	movw	r30, r28
    58e6:	ed 5b       	subi	r30, 0xBD	; 189
    58e8:	ff 4f       	sbci	r31, 0xFF	; 255
    58ea:	60 81       	ld	r22, Z
    58ec:	71 81       	ldd	r23, Z+1	; 0x01
    58ee:	82 81       	ldd	r24, Z+2	; 0x02
    58f0:	93 81       	ldd	r25, Z+3	; 0x03
    58f2:	20 e0       	ldi	r18, 0x00	; 0
    58f4:	30 e0       	ldi	r19, 0x00	; 0
    58f6:	4a ef       	ldi	r20, 0xFA	; 250
    58f8:	54 e4       	ldi	r21, 0x44	; 68
    58fa:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    58fe:	dc 01       	movw	r26, r24
    5900:	cb 01       	movw	r24, r22
    5902:	f8 01       	movw	r30, r16
    5904:	80 83       	st	Z, r24
    5906:	91 83       	std	Z+1, r25	; 0x01
    5908:	a2 83       	std	Z+2, r26	; 0x02
    590a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    590c:	fe 01       	movw	r30, r28
    590e:	ff 96       	adiw	r30, 0x3f	; 63
    5910:	60 81       	ld	r22, Z
    5912:	71 81       	ldd	r23, Z+1	; 0x01
    5914:	82 81       	ldd	r24, Z+2	; 0x02
    5916:	93 81       	ldd	r25, Z+3	; 0x03
    5918:	20 e0       	ldi	r18, 0x00	; 0
    591a:	30 e0       	ldi	r19, 0x00	; 0
    591c:	40 e8       	ldi	r20, 0x80	; 128
    591e:	5f e3       	ldi	r21, 0x3F	; 63
    5920:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5924:	88 23       	and	r24, r24
    5926:	2c f4       	brge	.+10     	; 0x5932 <LCD_vidInit+0x84>
		__ticks = 1;
    5928:	81 e0       	ldi	r24, 0x01	; 1
    592a:	90 e0       	ldi	r25, 0x00	; 0
    592c:	9e af       	std	Y+62, r25	; 0x3e
    592e:	8d af       	std	Y+61, r24	; 0x3d
    5930:	46 c0       	rjmp	.+140    	; 0x59be <LCD_vidInit+0x110>
	else if (__tmp > 65535)
    5932:	fe 01       	movw	r30, r28
    5934:	ff 96       	adiw	r30, 0x3f	; 63
    5936:	60 81       	ld	r22, Z
    5938:	71 81       	ldd	r23, Z+1	; 0x01
    593a:	82 81       	ldd	r24, Z+2	; 0x02
    593c:	93 81       	ldd	r25, Z+3	; 0x03
    593e:	20 e0       	ldi	r18, 0x00	; 0
    5940:	3f ef       	ldi	r19, 0xFF	; 255
    5942:	4f e7       	ldi	r20, 0x7F	; 127
    5944:	57 e4       	ldi	r21, 0x47	; 71
    5946:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    594a:	18 16       	cp	r1, r24
    594c:	64 f5       	brge	.+88     	; 0x59a6 <LCD_vidInit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    594e:	fe 01       	movw	r30, r28
    5950:	ed 5b       	subi	r30, 0xBD	; 189
    5952:	ff 4f       	sbci	r31, 0xFF	; 255
    5954:	60 81       	ld	r22, Z
    5956:	71 81       	ldd	r23, Z+1	; 0x01
    5958:	82 81       	ldd	r24, Z+2	; 0x02
    595a:	93 81       	ldd	r25, Z+3	; 0x03
    595c:	20 e0       	ldi	r18, 0x00	; 0
    595e:	30 e0       	ldi	r19, 0x00	; 0
    5960:	40 e2       	ldi	r20, 0x20	; 32
    5962:	51 e4       	ldi	r21, 0x41	; 65
    5964:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5968:	dc 01       	movw	r26, r24
    596a:	cb 01       	movw	r24, r22
    596c:	bc 01       	movw	r22, r24
    596e:	cd 01       	movw	r24, r26
    5970:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5974:	dc 01       	movw	r26, r24
    5976:	cb 01       	movw	r24, r22
    5978:	9e af       	std	Y+62, r25	; 0x3e
    597a:	8d af       	std	Y+61, r24	; 0x3d
    597c:	0f c0       	rjmp	.+30     	; 0x599c <LCD_vidInit+0xee>
    597e:	88 ec       	ldi	r24, 0xC8	; 200
    5980:	90 e0       	ldi	r25, 0x00	; 0
    5982:	9c af       	std	Y+60, r25	; 0x3c
    5984:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5986:	8b ad       	ldd	r24, Y+59	; 0x3b
    5988:	9c ad       	ldd	r25, Y+60	; 0x3c
    598a:	01 97       	sbiw	r24, 0x01	; 1
    598c:	f1 f7       	brne	.-4      	; 0x598a <LCD_vidInit+0xdc>
    598e:	9c af       	std	Y+60, r25	; 0x3c
    5990:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5992:	8d ad       	ldd	r24, Y+61	; 0x3d
    5994:	9e ad       	ldd	r25, Y+62	; 0x3e
    5996:	01 97       	sbiw	r24, 0x01	; 1
    5998:	9e af       	std	Y+62, r25	; 0x3e
    599a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    599c:	8d ad       	ldd	r24, Y+61	; 0x3d
    599e:	9e ad       	ldd	r25, Y+62	; 0x3e
    59a0:	00 97       	sbiw	r24, 0x00	; 0
    59a2:	69 f7       	brne	.-38     	; 0x597e <LCD_vidInit+0xd0>
    59a4:	16 c0       	rjmp	.+44     	; 0x59d2 <LCD_vidInit+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    59a6:	fe 01       	movw	r30, r28
    59a8:	ff 96       	adiw	r30, 0x3f	; 63
    59aa:	60 81       	ld	r22, Z
    59ac:	71 81       	ldd	r23, Z+1	; 0x01
    59ae:	82 81       	ldd	r24, Z+2	; 0x02
    59b0:	93 81       	ldd	r25, Z+3	; 0x03
    59b2:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    59b6:	dc 01       	movw	r26, r24
    59b8:	cb 01       	movw	r24, r22
    59ba:	9e af       	std	Y+62, r25	; 0x3e
    59bc:	8d af       	std	Y+61, r24	; 0x3d
    59be:	8d ad       	ldd	r24, Y+61	; 0x3d
    59c0:	9e ad       	ldd	r25, Y+62	; 0x3e
    59c2:	9a af       	std	Y+58, r25	; 0x3a
    59c4:	89 af       	std	Y+57, r24	; 0x39
    59c6:	89 ad       	ldd	r24, Y+57	; 0x39
    59c8:	9a ad       	ldd	r25, Y+58	; 0x3a
    59ca:	01 97       	sbiw	r24, 0x01	; 1
    59cc:	f1 f7       	brne	.-4      	; 0x59ca <LCD_vidInit+0x11c>
    59ce:	9a af       	std	Y+58, r25	; 0x3a
    59d0:	89 af       	std	Y+57, r24	; 0x39
	//wait for a time
   _delay_ms(50);
   //function  set
   LCD_vidSendCommand(0b00111000);
    59d2:	88 e3       	ldi	r24, 0x38	; 56
    59d4:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    59d8:	80 e0       	ldi	r24, 0x00	; 0
    59da:	90 e0       	ldi	r25, 0x00	; 0
    59dc:	a0 ea       	ldi	r26, 0xA0	; 160
    59de:	b1 e4       	ldi	r27, 0x41	; 65
    59e0:	8d ab       	std	Y+53, r24	; 0x35
    59e2:	9e ab       	std	Y+54, r25	; 0x36
    59e4:	af ab       	std	Y+55, r26	; 0x37
    59e6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    59e8:	6d a9       	ldd	r22, Y+53	; 0x35
    59ea:	7e a9       	ldd	r23, Y+54	; 0x36
    59ec:	8f a9       	ldd	r24, Y+55	; 0x37
    59ee:	98 ad       	ldd	r25, Y+56	; 0x38
    59f0:	20 e0       	ldi	r18, 0x00	; 0
    59f2:	30 e0       	ldi	r19, 0x00	; 0
    59f4:	4a ef       	ldi	r20, 0xFA	; 250
    59f6:	54 e4       	ldi	r21, 0x44	; 68
    59f8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    59fc:	dc 01       	movw	r26, r24
    59fe:	cb 01       	movw	r24, r22
    5a00:	89 ab       	std	Y+49, r24	; 0x31
    5a02:	9a ab       	std	Y+50, r25	; 0x32
    5a04:	ab ab       	std	Y+51, r26	; 0x33
    5a06:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    5a08:	69 a9       	ldd	r22, Y+49	; 0x31
    5a0a:	7a a9       	ldd	r23, Y+50	; 0x32
    5a0c:	8b a9       	ldd	r24, Y+51	; 0x33
    5a0e:	9c a9       	ldd	r25, Y+52	; 0x34
    5a10:	20 e0       	ldi	r18, 0x00	; 0
    5a12:	30 e0       	ldi	r19, 0x00	; 0
    5a14:	40 e8       	ldi	r20, 0x80	; 128
    5a16:	5f e3       	ldi	r21, 0x3F	; 63
    5a18:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5a1c:	88 23       	and	r24, r24
    5a1e:	2c f4       	brge	.+10     	; 0x5a2a <LCD_vidInit+0x17c>
		__ticks = 1;
    5a20:	81 e0       	ldi	r24, 0x01	; 1
    5a22:	90 e0       	ldi	r25, 0x00	; 0
    5a24:	98 ab       	std	Y+48, r25	; 0x30
    5a26:	8f a7       	std	Y+47, r24	; 0x2f
    5a28:	3f c0       	rjmp	.+126    	; 0x5aa8 <LCD_vidInit+0x1fa>
	else if (__tmp > 65535)
    5a2a:	69 a9       	ldd	r22, Y+49	; 0x31
    5a2c:	7a a9       	ldd	r23, Y+50	; 0x32
    5a2e:	8b a9       	ldd	r24, Y+51	; 0x33
    5a30:	9c a9       	ldd	r25, Y+52	; 0x34
    5a32:	20 e0       	ldi	r18, 0x00	; 0
    5a34:	3f ef       	ldi	r19, 0xFF	; 255
    5a36:	4f e7       	ldi	r20, 0x7F	; 127
    5a38:	57 e4       	ldi	r21, 0x47	; 71
    5a3a:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5a3e:	18 16       	cp	r1, r24
    5a40:	4c f5       	brge	.+82     	; 0x5a94 <LCD_vidInit+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5a42:	6d a9       	ldd	r22, Y+53	; 0x35
    5a44:	7e a9       	ldd	r23, Y+54	; 0x36
    5a46:	8f a9       	ldd	r24, Y+55	; 0x37
    5a48:	98 ad       	ldd	r25, Y+56	; 0x38
    5a4a:	20 e0       	ldi	r18, 0x00	; 0
    5a4c:	30 e0       	ldi	r19, 0x00	; 0
    5a4e:	40 e2       	ldi	r20, 0x20	; 32
    5a50:	51 e4       	ldi	r21, 0x41	; 65
    5a52:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5a56:	dc 01       	movw	r26, r24
    5a58:	cb 01       	movw	r24, r22
    5a5a:	bc 01       	movw	r22, r24
    5a5c:	cd 01       	movw	r24, r26
    5a5e:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5a62:	dc 01       	movw	r26, r24
    5a64:	cb 01       	movw	r24, r22
    5a66:	98 ab       	std	Y+48, r25	; 0x30
    5a68:	8f a7       	std	Y+47, r24	; 0x2f
    5a6a:	0f c0       	rjmp	.+30     	; 0x5a8a <LCD_vidInit+0x1dc>
    5a6c:	88 ec       	ldi	r24, 0xC8	; 200
    5a6e:	90 e0       	ldi	r25, 0x00	; 0
    5a70:	9e a7       	std	Y+46, r25	; 0x2e
    5a72:	8d a7       	std	Y+45, r24	; 0x2d
    5a74:	8d a5       	ldd	r24, Y+45	; 0x2d
    5a76:	9e a5       	ldd	r25, Y+46	; 0x2e
    5a78:	01 97       	sbiw	r24, 0x01	; 1
    5a7a:	f1 f7       	brne	.-4      	; 0x5a78 <LCD_vidInit+0x1ca>
    5a7c:	9e a7       	std	Y+46, r25	; 0x2e
    5a7e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5a80:	8f a5       	ldd	r24, Y+47	; 0x2f
    5a82:	98 a9       	ldd	r25, Y+48	; 0x30
    5a84:	01 97       	sbiw	r24, 0x01	; 1
    5a86:	98 ab       	std	Y+48, r25	; 0x30
    5a88:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5a8a:	8f a5       	ldd	r24, Y+47	; 0x2f
    5a8c:	98 a9       	ldd	r25, Y+48	; 0x30
    5a8e:	00 97       	sbiw	r24, 0x00	; 0
    5a90:	69 f7       	brne	.-38     	; 0x5a6c <LCD_vidInit+0x1be>
    5a92:	14 c0       	rjmp	.+40     	; 0x5abc <LCD_vidInit+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5a94:	69 a9       	ldd	r22, Y+49	; 0x31
    5a96:	7a a9       	ldd	r23, Y+50	; 0x32
    5a98:	8b a9       	ldd	r24, Y+51	; 0x33
    5a9a:	9c a9       	ldd	r25, Y+52	; 0x34
    5a9c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5aa0:	dc 01       	movw	r26, r24
    5aa2:	cb 01       	movw	r24, r22
    5aa4:	98 ab       	std	Y+48, r25	; 0x30
    5aa6:	8f a7       	std	Y+47, r24	; 0x2f
    5aa8:	8f a5       	ldd	r24, Y+47	; 0x2f
    5aaa:	98 a9       	ldd	r25, Y+48	; 0x30
    5aac:	9c a7       	std	Y+44, r25	; 0x2c
    5aae:	8b a7       	std	Y+43, r24	; 0x2b
    5ab0:	8b a5       	ldd	r24, Y+43	; 0x2b
    5ab2:	9c a5       	ldd	r25, Y+44	; 0x2c
    5ab4:	01 97       	sbiw	r24, 0x01	; 1
    5ab6:	f1 f7       	brne	.-4      	; 0x5ab4 <LCD_vidInit+0x206>
    5ab8:	9c a7       	std	Y+44, r25	; 0x2c
    5aba:	8b a7       	std	Y+43, r24	; 0x2b
   //wait for a time
   _delay_ms(20);
   //display on off
   LCD_vidSendCommand(0b00001100);
    5abc:	8c e0       	ldi	r24, 0x0C	; 12
    5abe:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    5ac2:	80 e0       	ldi	r24, 0x00	; 0
    5ac4:	90 e0       	ldi	r25, 0x00	; 0
    5ac6:	a0 ea       	ldi	r26, 0xA0	; 160
    5ac8:	b1 e4       	ldi	r27, 0x41	; 65
    5aca:	8f a3       	std	Y+39, r24	; 0x27
    5acc:	98 a7       	std	Y+40, r25	; 0x28
    5ace:	a9 a7       	std	Y+41, r26	; 0x29
    5ad0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5ad2:	6f a1       	ldd	r22, Y+39	; 0x27
    5ad4:	78 a5       	ldd	r23, Y+40	; 0x28
    5ad6:	89 a5       	ldd	r24, Y+41	; 0x29
    5ad8:	9a a5       	ldd	r25, Y+42	; 0x2a
    5ada:	20 e0       	ldi	r18, 0x00	; 0
    5adc:	30 e0       	ldi	r19, 0x00	; 0
    5ade:	4a ef       	ldi	r20, 0xFA	; 250
    5ae0:	54 e4       	ldi	r21, 0x44	; 68
    5ae2:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5ae6:	dc 01       	movw	r26, r24
    5ae8:	cb 01       	movw	r24, r22
    5aea:	8b a3       	std	Y+35, r24	; 0x23
    5aec:	9c a3       	std	Y+36, r25	; 0x24
    5aee:	ad a3       	std	Y+37, r26	; 0x25
    5af0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    5af2:	6b a1       	ldd	r22, Y+35	; 0x23
    5af4:	7c a1       	ldd	r23, Y+36	; 0x24
    5af6:	8d a1       	ldd	r24, Y+37	; 0x25
    5af8:	9e a1       	ldd	r25, Y+38	; 0x26
    5afa:	20 e0       	ldi	r18, 0x00	; 0
    5afc:	30 e0       	ldi	r19, 0x00	; 0
    5afe:	40 e8       	ldi	r20, 0x80	; 128
    5b00:	5f e3       	ldi	r21, 0x3F	; 63
    5b02:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5b06:	88 23       	and	r24, r24
    5b08:	2c f4       	brge	.+10     	; 0x5b14 <LCD_vidInit+0x266>
		__ticks = 1;
    5b0a:	81 e0       	ldi	r24, 0x01	; 1
    5b0c:	90 e0       	ldi	r25, 0x00	; 0
    5b0e:	9a a3       	std	Y+34, r25	; 0x22
    5b10:	89 a3       	std	Y+33, r24	; 0x21
    5b12:	3f c0       	rjmp	.+126    	; 0x5b92 <LCD_vidInit+0x2e4>
	else if (__tmp > 65535)
    5b14:	6b a1       	ldd	r22, Y+35	; 0x23
    5b16:	7c a1       	ldd	r23, Y+36	; 0x24
    5b18:	8d a1       	ldd	r24, Y+37	; 0x25
    5b1a:	9e a1       	ldd	r25, Y+38	; 0x26
    5b1c:	20 e0       	ldi	r18, 0x00	; 0
    5b1e:	3f ef       	ldi	r19, 0xFF	; 255
    5b20:	4f e7       	ldi	r20, 0x7F	; 127
    5b22:	57 e4       	ldi	r21, 0x47	; 71
    5b24:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5b28:	18 16       	cp	r1, r24
    5b2a:	4c f5       	brge	.+82     	; 0x5b7e <LCD_vidInit+0x2d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5b2c:	6f a1       	ldd	r22, Y+39	; 0x27
    5b2e:	78 a5       	ldd	r23, Y+40	; 0x28
    5b30:	89 a5       	ldd	r24, Y+41	; 0x29
    5b32:	9a a5       	ldd	r25, Y+42	; 0x2a
    5b34:	20 e0       	ldi	r18, 0x00	; 0
    5b36:	30 e0       	ldi	r19, 0x00	; 0
    5b38:	40 e2       	ldi	r20, 0x20	; 32
    5b3a:	51 e4       	ldi	r21, 0x41	; 65
    5b3c:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5b40:	dc 01       	movw	r26, r24
    5b42:	cb 01       	movw	r24, r22
    5b44:	bc 01       	movw	r22, r24
    5b46:	cd 01       	movw	r24, r26
    5b48:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5b4c:	dc 01       	movw	r26, r24
    5b4e:	cb 01       	movw	r24, r22
    5b50:	9a a3       	std	Y+34, r25	; 0x22
    5b52:	89 a3       	std	Y+33, r24	; 0x21
    5b54:	0f c0       	rjmp	.+30     	; 0x5b74 <LCD_vidInit+0x2c6>
    5b56:	88 ec       	ldi	r24, 0xC8	; 200
    5b58:	90 e0       	ldi	r25, 0x00	; 0
    5b5a:	98 a3       	std	Y+32, r25	; 0x20
    5b5c:	8f 8f       	std	Y+31, r24	; 0x1f
    5b5e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    5b60:	98 a1       	ldd	r25, Y+32	; 0x20
    5b62:	01 97       	sbiw	r24, 0x01	; 1
    5b64:	f1 f7       	brne	.-4      	; 0x5b62 <LCD_vidInit+0x2b4>
    5b66:	98 a3       	std	Y+32, r25	; 0x20
    5b68:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5b6a:	89 a1       	ldd	r24, Y+33	; 0x21
    5b6c:	9a a1       	ldd	r25, Y+34	; 0x22
    5b6e:	01 97       	sbiw	r24, 0x01	; 1
    5b70:	9a a3       	std	Y+34, r25	; 0x22
    5b72:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5b74:	89 a1       	ldd	r24, Y+33	; 0x21
    5b76:	9a a1       	ldd	r25, Y+34	; 0x22
    5b78:	00 97       	sbiw	r24, 0x00	; 0
    5b7a:	69 f7       	brne	.-38     	; 0x5b56 <LCD_vidInit+0x2a8>
    5b7c:	14 c0       	rjmp	.+40     	; 0x5ba6 <LCD_vidInit+0x2f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5b7e:	6b a1       	ldd	r22, Y+35	; 0x23
    5b80:	7c a1       	ldd	r23, Y+36	; 0x24
    5b82:	8d a1       	ldd	r24, Y+37	; 0x25
    5b84:	9e a1       	ldd	r25, Y+38	; 0x26
    5b86:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5b8a:	dc 01       	movw	r26, r24
    5b8c:	cb 01       	movw	r24, r22
    5b8e:	9a a3       	std	Y+34, r25	; 0x22
    5b90:	89 a3       	std	Y+33, r24	; 0x21
    5b92:	89 a1       	ldd	r24, Y+33	; 0x21
    5b94:	9a a1       	ldd	r25, Y+34	; 0x22
    5b96:	9e 8f       	std	Y+30, r25	; 0x1e
    5b98:	8d 8f       	std	Y+29, r24	; 0x1d
    5b9a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5b9c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5b9e:	01 97       	sbiw	r24, 0x01	; 1
    5ba0:	f1 f7       	brne	.-4      	; 0x5b9e <LCD_vidInit+0x2f0>
    5ba2:	9e 8f       	std	Y+30, r25	; 0x1e
    5ba4:	8d 8f       	std	Y+29, r24	; 0x1d
   //wait for a time
    _delay_ms(20);
   //display clear
   LCD_vidSendCommand(0b00000001);
    5ba6:	81 e0       	ldi	r24, 0x01	; 1
    5ba8:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    5bac:	80 e0       	ldi	r24, 0x00	; 0
    5bae:	90 e0       	ldi	r25, 0x00	; 0
    5bb0:	a0 ea       	ldi	r26, 0xA0	; 160
    5bb2:	b1 e4       	ldi	r27, 0x41	; 65
    5bb4:	89 8f       	std	Y+25, r24	; 0x19
    5bb6:	9a 8f       	std	Y+26, r25	; 0x1a
    5bb8:	ab 8f       	std	Y+27, r26	; 0x1b
    5bba:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5bbc:	69 8d       	ldd	r22, Y+25	; 0x19
    5bbe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5bc0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5bc2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5bc4:	20 e0       	ldi	r18, 0x00	; 0
    5bc6:	30 e0       	ldi	r19, 0x00	; 0
    5bc8:	4a ef       	ldi	r20, 0xFA	; 250
    5bca:	54 e4       	ldi	r21, 0x44	; 68
    5bcc:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5bd0:	dc 01       	movw	r26, r24
    5bd2:	cb 01       	movw	r24, r22
    5bd4:	8d 8b       	std	Y+21, r24	; 0x15
    5bd6:	9e 8b       	std	Y+22, r25	; 0x16
    5bd8:	af 8b       	std	Y+23, r26	; 0x17
    5bda:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5bdc:	6d 89       	ldd	r22, Y+21	; 0x15
    5bde:	7e 89       	ldd	r23, Y+22	; 0x16
    5be0:	8f 89       	ldd	r24, Y+23	; 0x17
    5be2:	98 8d       	ldd	r25, Y+24	; 0x18
    5be4:	20 e0       	ldi	r18, 0x00	; 0
    5be6:	30 e0       	ldi	r19, 0x00	; 0
    5be8:	40 e8       	ldi	r20, 0x80	; 128
    5bea:	5f e3       	ldi	r21, 0x3F	; 63
    5bec:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5bf0:	88 23       	and	r24, r24
    5bf2:	2c f4       	brge	.+10     	; 0x5bfe <LCD_vidInit+0x350>
		__ticks = 1;
    5bf4:	81 e0       	ldi	r24, 0x01	; 1
    5bf6:	90 e0       	ldi	r25, 0x00	; 0
    5bf8:	9c 8b       	std	Y+20, r25	; 0x14
    5bfa:	8b 8b       	std	Y+19, r24	; 0x13
    5bfc:	3f c0       	rjmp	.+126    	; 0x5c7c <LCD_vidInit+0x3ce>
	else if (__tmp > 65535)
    5bfe:	6d 89       	ldd	r22, Y+21	; 0x15
    5c00:	7e 89       	ldd	r23, Y+22	; 0x16
    5c02:	8f 89       	ldd	r24, Y+23	; 0x17
    5c04:	98 8d       	ldd	r25, Y+24	; 0x18
    5c06:	20 e0       	ldi	r18, 0x00	; 0
    5c08:	3f ef       	ldi	r19, 0xFF	; 255
    5c0a:	4f e7       	ldi	r20, 0x7F	; 127
    5c0c:	57 e4       	ldi	r21, 0x47	; 71
    5c0e:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5c12:	18 16       	cp	r1, r24
    5c14:	4c f5       	brge	.+82     	; 0x5c68 <LCD_vidInit+0x3ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5c16:	69 8d       	ldd	r22, Y+25	; 0x19
    5c18:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5c1a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5c1c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5c1e:	20 e0       	ldi	r18, 0x00	; 0
    5c20:	30 e0       	ldi	r19, 0x00	; 0
    5c22:	40 e2       	ldi	r20, 0x20	; 32
    5c24:	51 e4       	ldi	r21, 0x41	; 65
    5c26:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5c2a:	dc 01       	movw	r26, r24
    5c2c:	cb 01       	movw	r24, r22
    5c2e:	bc 01       	movw	r22, r24
    5c30:	cd 01       	movw	r24, r26
    5c32:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5c36:	dc 01       	movw	r26, r24
    5c38:	cb 01       	movw	r24, r22
    5c3a:	9c 8b       	std	Y+20, r25	; 0x14
    5c3c:	8b 8b       	std	Y+19, r24	; 0x13
    5c3e:	0f c0       	rjmp	.+30     	; 0x5c5e <LCD_vidInit+0x3b0>
    5c40:	88 ec       	ldi	r24, 0xC8	; 200
    5c42:	90 e0       	ldi	r25, 0x00	; 0
    5c44:	9a 8b       	std	Y+18, r25	; 0x12
    5c46:	89 8b       	std	Y+17, r24	; 0x11
    5c48:	89 89       	ldd	r24, Y+17	; 0x11
    5c4a:	9a 89       	ldd	r25, Y+18	; 0x12
    5c4c:	01 97       	sbiw	r24, 0x01	; 1
    5c4e:	f1 f7       	brne	.-4      	; 0x5c4c <LCD_vidInit+0x39e>
    5c50:	9a 8b       	std	Y+18, r25	; 0x12
    5c52:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5c54:	8b 89       	ldd	r24, Y+19	; 0x13
    5c56:	9c 89       	ldd	r25, Y+20	; 0x14
    5c58:	01 97       	sbiw	r24, 0x01	; 1
    5c5a:	9c 8b       	std	Y+20, r25	; 0x14
    5c5c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5c5e:	8b 89       	ldd	r24, Y+19	; 0x13
    5c60:	9c 89       	ldd	r25, Y+20	; 0x14
    5c62:	00 97       	sbiw	r24, 0x00	; 0
    5c64:	69 f7       	brne	.-38     	; 0x5c40 <LCD_vidInit+0x392>
    5c66:	14 c0       	rjmp	.+40     	; 0x5c90 <LCD_vidInit+0x3e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5c68:	6d 89       	ldd	r22, Y+21	; 0x15
    5c6a:	7e 89       	ldd	r23, Y+22	; 0x16
    5c6c:	8f 89       	ldd	r24, Y+23	; 0x17
    5c6e:	98 8d       	ldd	r25, Y+24	; 0x18
    5c70:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5c74:	dc 01       	movw	r26, r24
    5c76:	cb 01       	movw	r24, r22
    5c78:	9c 8b       	std	Y+20, r25	; 0x14
    5c7a:	8b 8b       	std	Y+19, r24	; 0x13
    5c7c:	8b 89       	ldd	r24, Y+19	; 0x13
    5c7e:	9c 89       	ldd	r25, Y+20	; 0x14
    5c80:	98 8b       	std	Y+16, r25	; 0x10
    5c82:	8f 87       	std	Y+15, r24	; 0x0f
    5c84:	8f 85       	ldd	r24, Y+15	; 0x0f
    5c86:	98 89       	ldd	r25, Y+16	; 0x10
    5c88:	01 97       	sbiw	r24, 0x01	; 1
    5c8a:	f1 f7       	brne	.-4      	; 0x5c88 <LCD_vidInit+0x3da>
    5c8c:	98 8b       	std	Y+16, r25	; 0x10
    5c8e:	8f 87       	std	Y+15, r24	; 0x0f
   //wait for a time
    _delay_ms(20);
    //entry mode set
    LCD_vidSendCommand(0b00000110);
    5c90:	86 e0       	ldi	r24, 0x06	; 6
    5c92:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    5c96:	80 e0       	ldi	r24, 0x00	; 0
    5c98:	90 e0       	ldi	r25, 0x00	; 0
    5c9a:	a0 ea       	ldi	r26, 0xA0	; 160
    5c9c:	b1 e4       	ldi	r27, 0x41	; 65
    5c9e:	8b 87       	std	Y+11, r24	; 0x0b
    5ca0:	9c 87       	std	Y+12, r25	; 0x0c
    5ca2:	ad 87       	std	Y+13, r26	; 0x0d
    5ca4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5ca6:	6b 85       	ldd	r22, Y+11	; 0x0b
    5ca8:	7c 85       	ldd	r23, Y+12	; 0x0c
    5caa:	8d 85       	ldd	r24, Y+13	; 0x0d
    5cac:	9e 85       	ldd	r25, Y+14	; 0x0e
    5cae:	20 e0       	ldi	r18, 0x00	; 0
    5cb0:	30 e0       	ldi	r19, 0x00	; 0
    5cb2:	4a ef       	ldi	r20, 0xFA	; 250
    5cb4:	54 e4       	ldi	r21, 0x44	; 68
    5cb6:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5cba:	dc 01       	movw	r26, r24
    5cbc:	cb 01       	movw	r24, r22
    5cbe:	8f 83       	std	Y+7, r24	; 0x07
    5cc0:	98 87       	std	Y+8, r25	; 0x08
    5cc2:	a9 87       	std	Y+9, r26	; 0x09
    5cc4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5cc6:	6f 81       	ldd	r22, Y+7	; 0x07
    5cc8:	78 85       	ldd	r23, Y+8	; 0x08
    5cca:	89 85       	ldd	r24, Y+9	; 0x09
    5ccc:	9a 85       	ldd	r25, Y+10	; 0x0a
    5cce:	20 e0       	ldi	r18, 0x00	; 0
    5cd0:	30 e0       	ldi	r19, 0x00	; 0
    5cd2:	40 e8       	ldi	r20, 0x80	; 128
    5cd4:	5f e3       	ldi	r21, 0x3F	; 63
    5cd6:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5cda:	88 23       	and	r24, r24
    5cdc:	2c f4       	brge	.+10     	; 0x5ce8 <LCD_vidInit+0x43a>
		__ticks = 1;
    5cde:	81 e0       	ldi	r24, 0x01	; 1
    5ce0:	90 e0       	ldi	r25, 0x00	; 0
    5ce2:	9e 83       	std	Y+6, r25	; 0x06
    5ce4:	8d 83       	std	Y+5, r24	; 0x05
    5ce6:	3f c0       	rjmp	.+126    	; 0x5d66 <LCD_vidInit+0x4b8>
	else if (__tmp > 65535)
    5ce8:	6f 81       	ldd	r22, Y+7	; 0x07
    5cea:	78 85       	ldd	r23, Y+8	; 0x08
    5cec:	89 85       	ldd	r24, Y+9	; 0x09
    5cee:	9a 85       	ldd	r25, Y+10	; 0x0a
    5cf0:	20 e0       	ldi	r18, 0x00	; 0
    5cf2:	3f ef       	ldi	r19, 0xFF	; 255
    5cf4:	4f e7       	ldi	r20, 0x7F	; 127
    5cf6:	57 e4       	ldi	r21, 0x47	; 71
    5cf8:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5cfc:	18 16       	cp	r1, r24
    5cfe:	4c f5       	brge	.+82     	; 0x5d52 <LCD_vidInit+0x4a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5d00:	6b 85       	ldd	r22, Y+11	; 0x0b
    5d02:	7c 85       	ldd	r23, Y+12	; 0x0c
    5d04:	8d 85       	ldd	r24, Y+13	; 0x0d
    5d06:	9e 85       	ldd	r25, Y+14	; 0x0e
    5d08:	20 e0       	ldi	r18, 0x00	; 0
    5d0a:	30 e0       	ldi	r19, 0x00	; 0
    5d0c:	40 e2       	ldi	r20, 0x20	; 32
    5d0e:	51 e4       	ldi	r21, 0x41	; 65
    5d10:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5d14:	dc 01       	movw	r26, r24
    5d16:	cb 01       	movw	r24, r22
    5d18:	bc 01       	movw	r22, r24
    5d1a:	cd 01       	movw	r24, r26
    5d1c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5d20:	dc 01       	movw	r26, r24
    5d22:	cb 01       	movw	r24, r22
    5d24:	9e 83       	std	Y+6, r25	; 0x06
    5d26:	8d 83       	std	Y+5, r24	; 0x05
    5d28:	0f c0       	rjmp	.+30     	; 0x5d48 <LCD_vidInit+0x49a>
    5d2a:	88 ec       	ldi	r24, 0xC8	; 200
    5d2c:	90 e0       	ldi	r25, 0x00	; 0
    5d2e:	9c 83       	std	Y+4, r25	; 0x04
    5d30:	8b 83       	std	Y+3, r24	; 0x03
    5d32:	8b 81       	ldd	r24, Y+3	; 0x03
    5d34:	9c 81       	ldd	r25, Y+4	; 0x04
    5d36:	01 97       	sbiw	r24, 0x01	; 1
    5d38:	f1 f7       	brne	.-4      	; 0x5d36 <LCD_vidInit+0x488>
    5d3a:	9c 83       	std	Y+4, r25	; 0x04
    5d3c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5d3e:	8d 81       	ldd	r24, Y+5	; 0x05
    5d40:	9e 81       	ldd	r25, Y+6	; 0x06
    5d42:	01 97       	sbiw	r24, 0x01	; 1
    5d44:	9e 83       	std	Y+6, r25	; 0x06
    5d46:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5d48:	8d 81       	ldd	r24, Y+5	; 0x05
    5d4a:	9e 81       	ldd	r25, Y+6	; 0x06
    5d4c:	00 97       	sbiw	r24, 0x00	; 0
    5d4e:	69 f7       	brne	.-38     	; 0x5d2a <LCD_vidInit+0x47c>
    5d50:	14 c0       	rjmp	.+40     	; 0x5d7a <LCD_vidInit+0x4cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5d52:	6f 81       	ldd	r22, Y+7	; 0x07
    5d54:	78 85       	ldd	r23, Y+8	; 0x08
    5d56:	89 85       	ldd	r24, Y+9	; 0x09
    5d58:	9a 85       	ldd	r25, Y+10	; 0x0a
    5d5a:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5d5e:	dc 01       	movw	r26, r24
    5d60:	cb 01       	movw	r24, r22
    5d62:	9e 83       	std	Y+6, r25	; 0x06
    5d64:	8d 83       	std	Y+5, r24	; 0x05
    5d66:	8d 81       	ldd	r24, Y+5	; 0x05
    5d68:	9e 81       	ldd	r25, Y+6	; 0x06
    5d6a:	9a 83       	std	Y+2, r25	; 0x02
    5d6c:	89 83       	std	Y+1, r24	; 0x01
    5d6e:	89 81       	ldd	r24, Y+1	; 0x01
    5d70:	9a 81       	ldd	r25, Y+2	; 0x02
    5d72:	01 97       	sbiw	r24, 0x01	; 1
    5d74:	f1 f7       	brne	.-4      	; 0x5d72 <LCD_vidInit+0x4c4>
    5d76:	9a 83       	std	Y+2, r25	; 0x02
    5d78:	89 83       	std	Y+1, r24	; 0x01
    //wait for a time
     _delay_ms(20);
}
    5d7a:	ca 5b       	subi	r28, 0xBA	; 186
    5d7c:	df 4f       	sbci	r29, 0xFF	; 255
    5d7e:	0f b6       	in	r0, 0x3f	; 63
    5d80:	f8 94       	cli
    5d82:	de bf       	out	0x3e, r29	; 62
    5d84:	0f be       	out	0x3f, r0	; 63
    5d86:	cd bf       	out	0x3d, r28	; 61
    5d88:	cf 91       	pop	r28
    5d8a:	df 91       	pop	r29
    5d8c:	1f 91       	pop	r17
    5d8e:	0f 91       	pop	r16
    5d90:	08 95       	ret

00005d92 <LCD_vidSendCommand>:
//.........................................................................................
void LCD_vidSendCommand(uint8 u8CommandCpy)
{
    5d92:	df 93       	push	r29
    5d94:	cf 93       	push	r28
    5d96:	cd b7       	in	r28, 0x3d	; 61
    5d98:	de b7       	in	r29, 0x3e	; 62
    5d9a:	6d 97       	sbiw	r28, 0x1d	; 29
    5d9c:	0f b6       	in	r0, 0x3f	; 63
    5d9e:	f8 94       	cli
    5da0:	de bf       	out	0x3e, r29	; 62
    5da2:	0f be       	out	0x3f, r0	; 63
    5da4:	cd bf       	out	0x3d, r28	; 61
    5da6:	8d 8f       	std	Y+29, r24	; 0x1d
	//put RS TO LOW TO WRITE OPERATION
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,RS,LOW);
    5da8:	81 e0       	ldi	r24, 0x01	; 1
    5daa:	65 e0       	ldi	r22, 0x05	; 5
    5dac:	40 e0       	ldi	r20, 0x00	; 0
    5dae:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
	//PUT R/W TO LOW TO WRITE OPERATION
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,RW,LOW);
    5db2:	81 e0       	ldi	r24, 0x01	; 1
    5db4:	66 e0       	ldi	r22, 0x06	; 6
    5db6:	40 e0       	ldi	r20, 0x00	; 0
    5db8:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
	//PUT E TO HIGH TO ENABLE
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,HIGH);
    5dbc:	81 e0       	ldi	r24, 0x01	; 1
    5dbe:	67 e0       	ldi	r22, 0x07	; 7
    5dc0:	41 e0       	ldi	r20, 0x01	; 1
    5dc2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

	DIO_void_Set_Port_Value(LCD_PORT,u8CommandCpy);
    5dc6:	82 e0       	ldi	r24, 0x02	; 2
    5dc8:	6d 8d       	ldd	r22, Y+29	; 0x1d
    5dca:	0e 94 42 23 	call	0x4684	; 0x4684 <DIO_void_Set_Port_Value>

	//PUT E TO LOW TO COMPLETE SEND THE COMMAND
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,LOW);
    5dce:	81 e0       	ldi	r24, 0x01	; 1
    5dd0:	67 e0       	ldi	r22, 0x07	; 7
    5dd2:	40 e0       	ldi	r20, 0x00	; 0
    5dd4:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    5dd8:	80 e0       	ldi	r24, 0x00	; 0
    5dda:	90 e0       	ldi	r25, 0x00	; 0
    5ddc:	a0 e8       	ldi	r26, 0x80	; 128
    5dde:	bf e3       	ldi	r27, 0x3F	; 63
    5de0:	89 8f       	std	Y+25, r24	; 0x19
    5de2:	9a 8f       	std	Y+26, r25	; 0x1a
    5de4:	ab 8f       	std	Y+27, r26	; 0x1b
    5de6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5de8:	69 8d       	ldd	r22, Y+25	; 0x19
    5dea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5dec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5dee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5df0:	20 e0       	ldi	r18, 0x00	; 0
    5df2:	30 e0       	ldi	r19, 0x00	; 0
    5df4:	4a ef       	ldi	r20, 0xFA	; 250
    5df6:	54 e4       	ldi	r21, 0x44	; 68
    5df8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5dfc:	dc 01       	movw	r26, r24
    5dfe:	cb 01       	movw	r24, r22
    5e00:	8d 8b       	std	Y+21, r24	; 0x15
    5e02:	9e 8b       	std	Y+22, r25	; 0x16
    5e04:	af 8b       	std	Y+23, r26	; 0x17
    5e06:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5e08:	6d 89       	ldd	r22, Y+21	; 0x15
    5e0a:	7e 89       	ldd	r23, Y+22	; 0x16
    5e0c:	8f 89       	ldd	r24, Y+23	; 0x17
    5e0e:	98 8d       	ldd	r25, Y+24	; 0x18
    5e10:	20 e0       	ldi	r18, 0x00	; 0
    5e12:	30 e0       	ldi	r19, 0x00	; 0
    5e14:	40 e8       	ldi	r20, 0x80	; 128
    5e16:	5f e3       	ldi	r21, 0x3F	; 63
    5e18:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5e1c:	88 23       	and	r24, r24
    5e1e:	2c f4       	brge	.+10     	; 0x5e2a <LCD_vidSendCommand+0x98>
		__ticks = 1;
    5e20:	81 e0       	ldi	r24, 0x01	; 1
    5e22:	90 e0       	ldi	r25, 0x00	; 0
    5e24:	9c 8b       	std	Y+20, r25	; 0x14
    5e26:	8b 8b       	std	Y+19, r24	; 0x13
    5e28:	3f c0       	rjmp	.+126    	; 0x5ea8 <LCD_vidSendCommand+0x116>
	else if (__tmp > 65535)
    5e2a:	6d 89       	ldd	r22, Y+21	; 0x15
    5e2c:	7e 89       	ldd	r23, Y+22	; 0x16
    5e2e:	8f 89       	ldd	r24, Y+23	; 0x17
    5e30:	98 8d       	ldd	r25, Y+24	; 0x18
    5e32:	20 e0       	ldi	r18, 0x00	; 0
    5e34:	3f ef       	ldi	r19, 0xFF	; 255
    5e36:	4f e7       	ldi	r20, 0x7F	; 127
    5e38:	57 e4       	ldi	r21, 0x47	; 71
    5e3a:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5e3e:	18 16       	cp	r1, r24
    5e40:	4c f5       	brge	.+82     	; 0x5e94 <LCD_vidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5e42:	69 8d       	ldd	r22, Y+25	; 0x19
    5e44:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5e46:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5e48:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5e4a:	20 e0       	ldi	r18, 0x00	; 0
    5e4c:	30 e0       	ldi	r19, 0x00	; 0
    5e4e:	40 e2       	ldi	r20, 0x20	; 32
    5e50:	51 e4       	ldi	r21, 0x41	; 65
    5e52:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5e56:	dc 01       	movw	r26, r24
    5e58:	cb 01       	movw	r24, r22
    5e5a:	bc 01       	movw	r22, r24
    5e5c:	cd 01       	movw	r24, r26
    5e5e:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5e62:	dc 01       	movw	r26, r24
    5e64:	cb 01       	movw	r24, r22
    5e66:	9c 8b       	std	Y+20, r25	; 0x14
    5e68:	8b 8b       	std	Y+19, r24	; 0x13
    5e6a:	0f c0       	rjmp	.+30     	; 0x5e8a <LCD_vidSendCommand+0xf8>
    5e6c:	88 ec       	ldi	r24, 0xC8	; 200
    5e6e:	90 e0       	ldi	r25, 0x00	; 0
    5e70:	9a 8b       	std	Y+18, r25	; 0x12
    5e72:	89 8b       	std	Y+17, r24	; 0x11
    5e74:	89 89       	ldd	r24, Y+17	; 0x11
    5e76:	9a 89       	ldd	r25, Y+18	; 0x12
    5e78:	01 97       	sbiw	r24, 0x01	; 1
    5e7a:	f1 f7       	brne	.-4      	; 0x5e78 <LCD_vidSendCommand+0xe6>
    5e7c:	9a 8b       	std	Y+18, r25	; 0x12
    5e7e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5e80:	8b 89       	ldd	r24, Y+19	; 0x13
    5e82:	9c 89       	ldd	r25, Y+20	; 0x14
    5e84:	01 97       	sbiw	r24, 0x01	; 1
    5e86:	9c 8b       	std	Y+20, r25	; 0x14
    5e88:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5e8a:	8b 89       	ldd	r24, Y+19	; 0x13
    5e8c:	9c 89       	ldd	r25, Y+20	; 0x14
    5e8e:	00 97       	sbiw	r24, 0x00	; 0
    5e90:	69 f7       	brne	.-38     	; 0x5e6c <LCD_vidSendCommand+0xda>
    5e92:	14 c0       	rjmp	.+40     	; 0x5ebc <LCD_vidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5e94:	6d 89       	ldd	r22, Y+21	; 0x15
    5e96:	7e 89       	ldd	r23, Y+22	; 0x16
    5e98:	8f 89       	ldd	r24, Y+23	; 0x17
    5e9a:	98 8d       	ldd	r25, Y+24	; 0x18
    5e9c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5ea0:	dc 01       	movw	r26, r24
    5ea2:	cb 01       	movw	r24, r22
    5ea4:	9c 8b       	std	Y+20, r25	; 0x14
    5ea6:	8b 8b       	std	Y+19, r24	; 0x13
    5ea8:	8b 89       	ldd	r24, Y+19	; 0x13
    5eaa:	9c 89       	ldd	r25, Y+20	; 0x14
    5eac:	98 8b       	std	Y+16, r25	; 0x10
    5eae:	8f 87       	std	Y+15, r24	; 0x0f
    5eb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    5eb2:	98 89       	ldd	r25, Y+16	; 0x10
    5eb4:	01 97       	sbiw	r24, 0x01	; 1
    5eb6:	f1 f7       	brne	.-4      	; 0x5eb4 <LCD_vidSendCommand+0x122>
    5eb8:	98 8b       	std	Y+16, r25	; 0x10
    5eba:	8f 87       	std	Y+15, r24	; 0x0f
	//wait tc time
	_delay_ms(1);
	//put Eto high
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,HIGH);
    5ebc:	81 e0       	ldi	r24, 0x01	; 1
    5ebe:	67 e0       	ldi	r22, 0x07	; 7
    5ec0:	41 e0       	ldi	r20, 0x01	; 1
    5ec2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    5ec6:	80 e0       	ldi	r24, 0x00	; 0
    5ec8:	90 e0       	ldi	r25, 0x00	; 0
    5eca:	a0 e4       	ldi	r26, 0x40	; 64
    5ecc:	b0 e4       	ldi	r27, 0x40	; 64
    5ece:	8b 87       	std	Y+11, r24	; 0x0b
    5ed0:	9c 87       	std	Y+12, r25	; 0x0c
    5ed2:	ad 87       	std	Y+13, r26	; 0x0d
    5ed4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5ed6:	6b 85       	ldd	r22, Y+11	; 0x0b
    5ed8:	7c 85       	ldd	r23, Y+12	; 0x0c
    5eda:	8d 85       	ldd	r24, Y+13	; 0x0d
    5edc:	9e 85       	ldd	r25, Y+14	; 0x0e
    5ede:	20 e0       	ldi	r18, 0x00	; 0
    5ee0:	30 e0       	ldi	r19, 0x00	; 0
    5ee2:	4a ef       	ldi	r20, 0xFA	; 250
    5ee4:	54 e4       	ldi	r21, 0x44	; 68
    5ee6:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5eea:	dc 01       	movw	r26, r24
    5eec:	cb 01       	movw	r24, r22
    5eee:	8f 83       	std	Y+7, r24	; 0x07
    5ef0:	98 87       	std	Y+8, r25	; 0x08
    5ef2:	a9 87       	std	Y+9, r26	; 0x09
    5ef4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5ef6:	6f 81       	ldd	r22, Y+7	; 0x07
    5ef8:	78 85       	ldd	r23, Y+8	; 0x08
    5efa:	89 85       	ldd	r24, Y+9	; 0x09
    5efc:	9a 85       	ldd	r25, Y+10	; 0x0a
    5efe:	20 e0       	ldi	r18, 0x00	; 0
    5f00:	30 e0       	ldi	r19, 0x00	; 0
    5f02:	40 e8       	ldi	r20, 0x80	; 128
    5f04:	5f e3       	ldi	r21, 0x3F	; 63
    5f06:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    5f0a:	88 23       	and	r24, r24
    5f0c:	2c f4       	brge	.+10     	; 0x5f18 <LCD_vidSendCommand+0x186>
		__ticks = 1;
    5f0e:	81 e0       	ldi	r24, 0x01	; 1
    5f10:	90 e0       	ldi	r25, 0x00	; 0
    5f12:	9e 83       	std	Y+6, r25	; 0x06
    5f14:	8d 83       	std	Y+5, r24	; 0x05
    5f16:	3f c0       	rjmp	.+126    	; 0x5f96 <LCD_vidSendCommand+0x204>
	else if (__tmp > 65535)
    5f18:	6f 81       	ldd	r22, Y+7	; 0x07
    5f1a:	78 85       	ldd	r23, Y+8	; 0x08
    5f1c:	89 85       	ldd	r24, Y+9	; 0x09
    5f1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5f20:	20 e0       	ldi	r18, 0x00	; 0
    5f22:	3f ef       	ldi	r19, 0xFF	; 255
    5f24:	4f e7       	ldi	r20, 0x7F	; 127
    5f26:	57 e4       	ldi	r21, 0x47	; 71
    5f28:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    5f2c:	18 16       	cp	r1, r24
    5f2e:	4c f5       	brge	.+82     	; 0x5f82 <LCD_vidSendCommand+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5f30:	6b 85       	ldd	r22, Y+11	; 0x0b
    5f32:	7c 85       	ldd	r23, Y+12	; 0x0c
    5f34:	8d 85       	ldd	r24, Y+13	; 0x0d
    5f36:	9e 85       	ldd	r25, Y+14	; 0x0e
    5f38:	20 e0       	ldi	r18, 0x00	; 0
    5f3a:	30 e0       	ldi	r19, 0x00	; 0
    5f3c:	40 e2       	ldi	r20, 0x20	; 32
    5f3e:	51 e4       	ldi	r21, 0x41	; 65
    5f40:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    5f44:	dc 01       	movw	r26, r24
    5f46:	cb 01       	movw	r24, r22
    5f48:	bc 01       	movw	r22, r24
    5f4a:	cd 01       	movw	r24, r26
    5f4c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5f50:	dc 01       	movw	r26, r24
    5f52:	cb 01       	movw	r24, r22
    5f54:	9e 83       	std	Y+6, r25	; 0x06
    5f56:	8d 83       	std	Y+5, r24	; 0x05
    5f58:	0f c0       	rjmp	.+30     	; 0x5f78 <LCD_vidSendCommand+0x1e6>
    5f5a:	88 ec       	ldi	r24, 0xC8	; 200
    5f5c:	90 e0       	ldi	r25, 0x00	; 0
    5f5e:	9c 83       	std	Y+4, r25	; 0x04
    5f60:	8b 83       	std	Y+3, r24	; 0x03
    5f62:	8b 81       	ldd	r24, Y+3	; 0x03
    5f64:	9c 81       	ldd	r25, Y+4	; 0x04
    5f66:	01 97       	sbiw	r24, 0x01	; 1
    5f68:	f1 f7       	brne	.-4      	; 0x5f66 <LCD_vidSendCommand+0x1d4>
    5f6a:	9c 83       	std	Y+4, r25	; 0x04
    5f6c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5f6e:	8d 81       	ldd	r24, Y+5	; 0x05
    5f70:	9e 81       	ldd	r25, Y+6	; 0x06
    5f72:	01 97       	sbiw	r24, 0x01	; 1
    5f74:	9e 83       	std	Y+6, r25	; 0x06
    5f76:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5f78:	8d 81       	ldd	r24, Y+5	; 0x05
    5f7a:	9e 81       	ldd	r25, Y+6	; 0x06
    5f7c:	00 97       	sbiw	r24, 0x00	; 0
    5f7e:	69 f7       	brne	.-38     	; 0x5f5a <LCD_vidSendCommand+0x1c8>
    5f80:	14 c0       	rjmp	.+40     	; 0x5faa <LCD_vidSendCommand+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5f82:	6f 81       	ldd	r22, Y+7	; 0x07
    5f84:	78 85       	ldd	r23, Y+8	; 0x08
    5f86:	89 85       	ldd	r24, Y+9	; 0x09
    5f88:	9a 85       	ldd	r25, Y+10	; 0x0a
    5f8a:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    5f8e:	dc 01       	movw	r26, r24
    5f90:	cb 01       	movw	r24, r22
    5f92:	9e 83       	std	Y+6, r25	; 0x06
    5f94:	8d 83       	std	Y+5, r24	; 0x05
    5f96:	8d 81       	ldd	r24, Y+5	; 0x05
    5f98:	9e 81       	ldd	r25, Y+6	; 0x06
    5f9a:	9a 83       	std	Y+2, r25	; 0x02
    5f9c:	89 83       	std	Y+1, r24	; 0x01
    5f9e:	89 81       	ldd	r24, Y+1	; 0x01
    5fa0:	9a 81       	ldd	r25, Y+2	; 0x02
    5fa2:	01 97       	sbiw	r24, 0x01	; 1
    5fa4:	f1 f7       	brne	.-4      	; 0x5fa2 <LCD_vidSendCommand+0x210>
    5fa6:	9a 83       	std	Y+2, r25	; 0x02
    5fa8:	89 83       	std	Y+1, r24	; 0x01
	//wait to let lcd excute the command
	_delay_ms(3);
}
    5faa:	6d 96       	adiw	r28, 0x1d	; 29
    5fac:	0f b6       	in	r0, 0x3f	; 63
    5fae:	f8 94       	cli
    5fb0:	de bf       	out	0x3e, r29	; 62
    5fb2:	0f be       	out	0x3f, r0	; 63
    5fb4:	cd bf       	out	0x3d, r28	; 61
    5fb6:	cf 91       	pop	r28
    5fb8:	df 91       	pop	r29
    5fba:	08 95       	ret

00005fbc <LCD_vidWriteCharacter>:
//....................................................................
void LCD_vidWriteCharacter(uint8 u8DataCpy)
{
    5fbc:	df 93       	push	r29
    5fbe:	cf 93       	push	r28
    5fc0:	cd b7       	in	r28, 0x3d	; 61
    5fc2:	de b7       	in	r29, 0x3e	; 62
    5fc4:	6d 97       	sbiw	r28, 0x1d	; 29
    5fc6:	0f b6       	in	r0, 0x3f	; 63
    5fc8:	f8 94       	cli
    5fca:	de bf       	out	0x3e, r29	; 62
    5fcc:	0f be       	out	0x3f, r0	; 63
    5fce:	cd bf       	out	0x3d, r28	; 61
    5fd0:	8d 8f       	std	Y+29, r24	; 0x1d
	//put RS TO LOW TO WRITE OPERATION
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,RS,HIGH);
    5fd2:	81 e0       	ldi	r24, 0x01	; 1
    5fd4:	65 e0       	ldi	r22, 0x05	; 5
    5fd6:	41 e0       	ldi	r20, 0x01	; 1
    5fd8:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    //PUT R/W TO LOW TO WRITE OPERATION
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,RW,LOW);
    5fdc:	81 e0       	ldi	r24, 0x01	; 1
    5fde:	66 e0       	ldi	r22, 0x06	; 6
    5fe0:	40 e0       	ldi	r20, 0x00	; 0
    5fe2:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
	//PUT E TO HIGH TO ENABLE
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,HIGH);
    5fe6:	81 e0       	ldi	r24, 0x01	; 1
    5fe8:	67 e0       	ldi	r22, 0x07	; 7
    5fea:	41 e0       	ldi	r20, 0x01	; 1
    5fec:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>

	DIO_void_Set_Port_Value(LCD_PORT,u8DataCpy);
    5ff0:	82 e0       	ldi	r24, 0x02	; 2
    5ff2:	6d 8d       	ldd	r22, Y+29	; 0x1d
    5ff4:	0e 94 42 23 	call	0x4684	; 0x4684 <DIO_void_Set_Port_Value>

	//PUT E TO LOW TO COMPLETE SEND THE COMMAND
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,LOW);
    5ff8:	81 e0       	ldi	r24, 0x01	; 1
    5ffa:	67 e0       	ldi	r22, 0x07	; 7
    5ffc:	40 e0       	ldi	r20, 0x00	; 0
    5ffe:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    6002:	80 e0       	ldi	r24, 0x00	; 0
    6004:	90 e0       	ldi	r25, 0x00	; 0
    6006:	a0 e8       	ldi	r26, 0x80	; 128
    6008:	bf e3       	ldi	r27, 0x3F	; 63
    600a:	89 8f       	std	Y+25, r24	; 0x19
    600c:	9a 8f       	std	Y+26, r25	; 0x1a
    600e:	ab 8f       	std	Y+27, r26	; 0x1b
    6010:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6012:	69 8d       	ldd	r22, Y+25	; 0x19
    6014:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6016:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6018:	9c 8d       	ldd	r25, Y+28	; 0x1c
    601a:	20 e0       	ldi	r18, 0x00	; 0
    601c:	30 e0       	ldi	r19, 0x00	; 0
    601e:	4a ef       	ldi	r20, 0xFA	; 250
    6020:	54 e4       	ldi	r21, 0x44	; 68
    6022:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6026:	dc 01       	movw	r26, r24
    6028:	cb 01       	movw	r24, r22
    602a:	8d 8b       	std	Y+21, r24	; 0x15
    602c:	9e 8b       	std	Y+22, r25	; 0x16
    602e:	af 8b       	std	Y+23, r26	; 0x17
    6030:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    6032:	6d 89       	ldd	r22, Y+21	; 0x15
    6034:	7e 89       	ldd	r23, Y+22	; 0x16
    6036:	8f 89       	ldd	r24, Y+23	; 0x17
    6038:	98 8d       	ldd	r25, Y+24	; 0x18
    603a:	20 e0       	ldi	r18, 0x00	; 0
    603c:	30 e0       	ldi	r19, 0x00	; 0
    603e:	40 e8       	ldi	r20, 0x80	; 128
    6040:	5f e3       	ldi	r21, 0x3F	; 63
    6042:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6046:	88 23       	and	r24, r24
    6048:	2c f4       	brge	.+10     	; 0x6054 <LCD_vidWriteCharacter+0x98>
		__ticks = 1;
    604a:	81 e0       	ldi	r24, 0x01	; 1
    604c:	90 e0       	ldi	r25, 0x00	; 0
    604e:	9c 8b       	std	Y+20, r25	; 0x14
    6050:	8b 8b       	std	Y+19, r24	; 0x13
    6052:	3f c0       	rjmp	.+126    	; 0x60d2 <LCD_vidWriteCharacter+0x116>
	else if (__tmp > 65535)
    6054:	6d 89       	ldd	r22, Y+21	; 0x15
    6056:	7e 89       	ldd	r23, Y+22	; 0x16
    6058:	8f 89       	ldd	r24, Y+23	; 0x17
    605a:	98 8d       	ldd	r25, Y+24	; 0x18
    605c:	20 e0       	ldi	r18, 0x00	; 0
    605e:	3f ef       	ldi	r19, 0xFF	; 255
    6060:	4f e7       	ldi	r20, 0x7F	; 127
    6062:	57 e4       	ldi	r21, 0x47	; 71
    6064:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    6068:	18 16       	cp	r1, r24
    606a:	4c f5       	brge	.+82     	; 0x60be <LCD_vidWriteCharacter+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    606c:	69 8d       	ldd	r22, Y+25	; 0x19
    606e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6070:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6072:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6074:	20 e0       	ldi	r18, 0x00	; 0
    6076:	30 e0       	ldi	r19, 0x00	; 0
    6078:	40 e2       	ldi	r20, 0x20	; 32
    607a:	51 e4       	ldi	r21, 0x41	; 65
    607c:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6080:	dc 01       	movw	r26, r24
    6082:	cb 01       	movw	r24, r22
    6084:	bc 01       	movw	r22, r24
    6086:	cd 01       	movw	r24, r26
    6088:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    608c:	dc 01       	movw	r26, r24
    608e:	cb 01       	movw	r24, r22
    6090:	9c 8b       	std	Y+20, r25	; 0x14
    6092:	8b 8b       	std	Y+19, r24	; 0x13
    6094:	0f c0       	rjmp	.+30     	; 0x60b4 <LCD_vidWriteCharacter+0xf8>
    6096:	88 ec       	ldi	r24, 0xC8	; 200
    6098:	90 e0       	ldi	r25, 0x00	; 0
    609a:	9a 8b       	std	Y+18, r25	; 0x12
    609c:	89 8b       	std	Y+17, r24	; 0x11
    609e:	89 89       	ldd	r24, Y+17	; 0x11
    60a0:	9a 89       	ldd	r25, Y+18	; 0x12
    60a2:	01 97       	sbiw	r24, 0x01	; 1
    60a4:	f1 f7       	brne	.-4      	; 0x60a2 <LCD_vidWriteCharacter+0xe6>
    60a6:	9a 8b       	std	Y+18, r25	; 0x12
    60a8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    60aa:	8b 89       	ldd	r24, Y+19	; 0x13
    60ac:	9c 89       	ldd	r25, Y+20	; 0x14
    60ae:	01 97       	sbiw	r24, 0x01	; 1
    60b0:	9c 8b       	std	Y+20, r25	; 0x14
    60b2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    60b4:	8b 89       	ldd	r24, Y+19	; 0x13
    60b6:	9c 89       	ldd	r25, Y+20	; 0x14
    60b8:	00 97       	sbiw	r24, 0x00	; 0
    60ba:	69 f7       	brne	.-38     	; 0x6096 <LCD_vidWriteCharacter+0xda>
    60bc:	14 c0       	rjmp	.+40     	; 0x60e6 <LCD_vidWriteCharacter+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    60be:	6d 89       	ldd	r22, Y+21	; 0x15
    60c0:	7e 89       	ldd	r23, Y+22	; 0x16
    60c2:	8f 89       	ldd	r24, Y+23	; 0x17
    60c4:	98 8d       	ldd	r25, Y+24	; 0x18
    60c6:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    60ca:	dc 01       	movw	r26, r24
    60cc:	cb 01       	movw	r24, r22
    60ce:	9c 8b       	std	Y+20, r25	; 0x14
    60d0:	8b 8b       	std	Y+19, r24	; 0x13
    60d2:	8b 89       	ldd	r24, Y+19	; 0x13
    60d4:	9c 89       	ldd	r25, Y+20	; 0x14
    60d6:	98 8b       	std	Y+16, r25	; 0x10
    60d8:	8f 87       	std	Y+15, r24	; 0x0f
    60da:	8f 85       	ldd	r24, Y+15	; 0x0f
    60dc:	98 89       	ldd	r25, Y+16	; 0x10
    60de:	01 97       	sbiw	r24, 0x01	; 1
    60e0:	f1 f7       	brne	.-4      	; 0x60de <LCD_vidWriteCharacter+0x122>
    60e2:	98 8b       	std	Y+16, r25	; 0x10
    60e4:	8f 87       	std	Y+15, r24	; 0x0f
	//wait tc time
	_delay_ms(1);
	//put E to high
	DIO_void_Set_Pin_Value(LCD_CONTROL_PORT,E,HIGH);
    60e6:	81 e0       	ldi	r24, 0x01	; 1
    60e8:	67 e0       	ldi	r22, 0x07	; 7
    60ea:	41 e0       	ldi	r20, 0x01	; 1
    60ec:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
    60f0:	80 e0       	ldi	r24, 0x00	; 0
    60f2:	90 e0       	ldi	r25, 0x00	; 0
    60f4:	a0 e4       	ldi	r26, 0x40	; 64
    60f6:	b0 e4       	ldi	r27, 0x40	; 64
    60f8:	8b 87       	std	Y+11, r24	; 0x0b
    60fa:	9c 87       	std	Y+12, r25	; 0x0c
    60fc:	ad 87       	std	Y+13, r26	; 0x0d
    60fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6100:	6b 85       	ldd	r22, Y+11	; 0x0b
    6102:	7c 85       	ldd	r23, Y+12	; 0x0c
    6104:	8d 85       	ldd	r24, Y+13	; 0x0d
    6106:	9e 85       	ldd	r25, Y+14	; 0x0e
    6108:	20 e0       	ldi	r18, 0x00	; 0
    610a:	30 e0       	ldi	r19, 0x00	; 0
    610c:	4a ef       	ldi	r20, 0xFA	; 250
    610e:	54 e4       	ldi	r21, 0x44	; 68
    6110:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6114:	dc 01       	movw	r26, r24
    6116:	cb 01       	movw	r24, r22
    6118:	8f 83       	std	Y+7, r24	; 0x07
    611a:	98 87       	std	Y+8, r25	; 0x08
    611c:	a9 87       	std	Y+9, r26	; 0x09
    611e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6120:	6f 81       	ldd	r22, Y+7	; 0x07
    6122:	78 85       	ldd	r23, Y+8	; 0x08
    6124:	89 85       	ldd	r24, Y+9	; 0x09
    6126:	9a 85       	ldd	r25, Y+10	; 0x0a
    6128:	20 e0       	ldi	r18, 0x00	; 0
    612a:	30 e0       	ldi	r19, 0x00	; 0
    612c:	40 e8       	ldi	r20, 0x80	; 128
    612e:	5f e3       	ldi	r21, 0x3F	; 63
    6130:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6134:	88 23       	and	r24, r24
    6136:	2c f4       	brge	.+10     	; 0x6142 <LCD_vidWriteCharacter+0x186>
		__ticks = 1;
    6138:	81 e0       	ldi	r24, 0x01	; 1
    613a:	90 e0       	ldi	r25, 0x00	; 0
    613c:	9e 83       	std	Y+6, r25	; 0x06
    613e:	8d 83       	std	Y+5, r24	; 0x05
    6140:	3f c0       	rjmp	.+126    	; 0x61c0 <LCD_vidWriteCharacter+0x204>
	else if (__tmp > 65535)
    6142:	6f 81       	ldd	r22, Y+7	; 0x07
    6144:	78 85       	ldd	r23, Y+8	; 0x08
    6146:	89 85       	ldd	r24, Y+9	; 0x09
    6148:	9a 85       	ldd	r25, Y+10	; 0x0a
    614a:	20 e0       	ldi	r18, 0x00	; 0
    614c:	3f ef       	ldi	r19, 0xFF	; 255
    614e:	4f e7       	ldi	r20, 0x7F	; 127
    6150:	57 e4       	ldi	r21, 0x47	; 71
    6152:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    6156:	18 16       	cp	r1, r24
    6158:	4c f5       	brge	.+82     	; 0x61ac <LCD_vidWriteCharacter+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    615a:	6b 85       	ldd	r22, Y+11	; 0x0b
    615c:	7c 85       	ldd	r23, Y+12	; 0x0c
    615e:	8d 85       	ldd	r24, Y+13	; 0x0d
    6160:	9e 85       	ldd	r25, Y+14	; 0x0e
    6162:	20 e0       	ldi	r18, 0x00	; 0
    6164:	30 e0       	ldi	r19, 0x00	; 0
    6166:	40 e2       	ldi	r20, 0x20	; 32
    6168:	51 e4       	ldi	r21, 0x41	; 65
    616a:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    616e:	dc 01       	movw	r26, r24
    6170:	cb 01       	movw	r24, r22
    6172:	bc 01       	movw	r22, r24
    6174:	cd 01       	movw	r24, r26
    6176:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    617a:	dc 01       	movw	r26, r24
    617c:	cb 01       	movw	r24, r22
    617e:	9e 83       	std	Y+6, r25	; 0x06
    6180:	8d 83       	std	Y+5, r24	; 0x05
    6182:	0f c0       	rjmp	.+30     	; 0x61a2 <LCD_vidWriteCharacter+0x1e6>
    6184:	88 ec       	ldi	r24, 0xC8	; 200
    6186:	90 e0       	ldi	r25, 0x00	; 0
    6188:	9c 83       	std	Y+4, r25	; 0x04
    618a:	8b 83       	std	Y+3, r24	; 0x03
    618c:	8b 81       	ldd	r24, Y+3	; 0x03
    618e:	9c 81       	ldd	r25, Y+4	; 0x04
    6190:	01 97       	sbiw	r24, 0x01	; 1
    6192:	f1 f7       	brne	.-4      	; 0x6190 <LCD_vidWriteCharacter+0x1d4>
    6194:	9c 83       	std	Y+4, r25	; 0x04
    6196:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6198:	8d 81       	ldd	r24, Y+5	; 0x05
    619a:	9e 81       	ldd	r25, Y+6	; 0x06
    619c:	01 97       	sbiw	r24, 0x01	; 1
    619e:	9e 83       	std	Y+6, r25	; 0x06
    61a0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    61a2:	8d 81       	ldd	r24, Y+5	; 0x05
    61a4:	9e 81       	ldd	r25, Y+6	; 0x06
    61a6:	00 97       	sbiw	r24, 0x00	; 0
    61a8:	69 f7       	brne	.-38     	; 0x6184 <LCD_vidWriteCharacter+0x1c8>
    61aa:	14 c0       	rjmp	.+40     	; 0x61d4 <LCD_vidWriteCharacter+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    61ac:	6f 81       	ldd	r22, Y+7	; 0x07
    61ae:	78 85       	ldd	r23, Y+8	; 0x08
    61b0:	89 85       	ldd	r24, Y+9	; 0x09
    61b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    61b4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    61b8:	dc 01       	movw	r26, r24
    61ba:	cb 01       	movw	r24, r22
    61bc:	9e 83       	std	Y+6, r25	; 0x06
    61be:	8d 83       	std	Y+5, r24	; 0x05
    61c0:	8d 81       	ldd	r24, Y+5	; 0x05
    61c2:	9e 81       	ldd	r25, Y+6	; 0x06
    61c4:	9a 83       	std	Y+2, r25	; 0x02
    61c6:	89 83       	std	Y+1, r24	; 0x01
    61c8:	89 81       	ldd	r24, Y+1	; 0x01
    61ca:	9a 81       	ldd	r25, Y+2	; 0x02
    61cc:	01 97       	sbiw	r24, 0x01	; 1
    61ce:	f1 f7       	brne	.-4      	; 0x61cc <LCD_vidWriteCharacter+0x210>
    61d0:	9a 83       	std	Y+2, r25	; 0x02
    61d2:	89 83       	std	Y+1, r24	; 0x01
	//wait to let lcd excute the command
	_delay_ms(3);
}
    61d4:	6d 96       	adiw	r28, 0x1d	; 29
    61d6:	0f b6       	in	r0, 0x3f	; 63
    61d8:	f8 94       	cli
    61da:	de bf       	out	0x3e, r29	; 62
    61dc:	0f be       	out	0x3f, r0	; 63
    61de:	cd bf       	out	0x3d, r28	; 61
    61e0:	cf 91       	pop	r28
    61e2:	df 91       	pop	r29
    61e4:	08 95       	ret

000061e6 <LCD_vidSendCommand4>:

//....................................................................

void LCD_vidSendCommand4(uint8 u8CommandCpy)
{
    61e6:	df 93       	push	r29
    61e8:	cf 93       	push	r28
    61ea:	0f 92       	push	r0
    61ec:	cd b7       	in	r28, 0x3d	; 61
    61ee:	de b7       	in	r29, 0x3e	; 62
    61f0:	89 83       	std	Y+1, r24	; 0x01

	LCD_vidSendCommand( ( GET_NippleH(u8CommandCpy))<<4 );
    61f2:	89 81       	ldd	r24, Y+1	; 0x01
    61f4:	80 7f       	andi	r24, 0xF0	; 240
    61f6:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	LCD_vidSendCommand(  (GET_NippleL(u8CommandCpy))<<4 );
    61fa:	89 81       	ldd	r24, Y+1	; 0x01
    61fc:	88 2f       	mov	r24, r24
    61fe:	90 e0       	ldi	r25, 0x00	; 0
    6200:	82 95       	swap	r24
    6202:	92 95       	swap	r25
    6204:	90 7f       	andi	r25, 0xF0	; 240
    6206:	98 27       	eor	r25, r24
    6208:	80 7f       	andi	r24, 0xF0	; 240
    620a:	98 27       	eor	r25, r24
    620c:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
}
    6210:	0f 90       	pop	r0
    6212:	cf 91       	pop	r28
    6214:	df 91       	pop	r29
    6216:	08 95       	ret

00006218 <LCD_vidInit4>:
//........................................................................................
\
void LCD_vidInit4(void)
{
    6218:	0f 93       	push	r16
    621a:	1f 93       	push	r17
    621c:	df 93       	push	r29
    621e:	cf 93       	push	r28
    6220:	cd b7       	in	r28, 0x3d	; 61
    6222:	de b7       	in	r29, 0x3e	; 62
    6224:	c6 54       	subi	r28, 0x46	; 70
    6226:	d0 40       	sbci	r29, 0x00	; 0
    6228:	0f b6       	in	r0, 0x3f	; 63
    622a:	f8 94       	cli
    622c:	de bf       	out	0x3e, r29	; 62
    622e:	0f be       	out	0x3f, r0	; 63
    6230:	cd bf       	out	0x3d, r28	; 61
    6232:	fe 01       	movw	r30, r28
    6234:	ed 5b       	subi	r30, 0xBD	; 189
    6236:	ff 4f       	sbci	r31, 0xFF	; 255
    6238:	80 e0       	ldi	r24, 0x00	; 0
    623a:	90 e0       	ldi	r25, 0x00	; 0
    623c:	a8 e4       	ldi	r26, 0x48	; 72
    623e:	b2 e4       	ldi	r27, 0x42	; 66
    6240:	80 83       	st	Z, r24
    6242:	91 83       	std	Z+1, r25	; 0x01
    6244:	a2 83       	std	Z+2, r26	; 0x02
    6246:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6248:	8e 01       	movw	r16, r28
    624a:	01 5c       	subi	r16, 0xC1	; 193
    624c:	1f 4f       	sbci	r17, 0xFF	; 255
    624e:	fe 01       	movw	r30, r28
    6250:	ed 5b       	subi	r30, 0xBD	; 189
    6252:	ff 4f       	sbci	r31, 0xFF	; 255
    6254:	60 81       	ld	r22, Z
    6256:	71 81       	ldd	r23, Z+1	; 0x01
    6258:	82 81       	ldd	r24, Z+2	; 0x02
    625a:	93 81       	ldd	r25, Z+3	; 0x03
    625c:	20 e0       	ldi	r18, 0x00	; 0
    625e:	30 e0       	ldi	r19, 0x00	; 0
    6260:	4a ef       	ldi	r20, 0xFA	; 250
    6262:	54 e4       	ldi	r21, 0x44	; 68
    6264:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6268:	dc 01       	movw	r26, r24
    626a:	cb 01       	movw	r24, r22
    626c:	f8 01       	movw	r30, r16
    626e:	80 83       	st	Z, r24
    6270:	91 83       	std	Z+1, r25	; 0x01
    6272:	a2 83       	std	Z+2, r26	; 0x02
    6274:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    6276:	fe 01       	movw	r30, r28
    6278:	ff 96       	adiw	r30, 0x3f	; 63
    627a:	60 81       	ld	r22, Z
    627c:	71 81       	ldd	r23, Z+1	; 0x01
    627e:	82 81       	ldd	r24, Z+2	; 0x02
    6280:	93 81       	ldd	r25, Z+3	; 0x03
    6282:	20 e0       	ldi	r18, 0x00	; 0
    6284:	30 e0       	ldi	r19, 0x00	; 0
    6286:	40 e8       	ldi	r20, 0x80	; 128
    6288:	5f e3       	ldi	r21, 0x3F	; 63
    628a:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    628e:	88 23       	and	r24, r24
    6290:	2c f4       	brge	.+10     	; 0x629c <LCD_vidInit4+0x84>
		__ticks = 1;
    6292:	81 e0       	ldi	r24, 0x01	; 1
    6294:	90 e0       	ldi	r25, 0x00	; 0
    6296:	9e af       	std	Y+62, r25	; 0x3e
    6298:	8d af       	std	Y+61, r24	; 0x3d
    629a:	46 c0       	rjmp	.+140    	; 0x6328 <LCD_vidInit4+0x110>
	else if (__tmp > 65535)
    629c:	fe 01       	movw	r30, r28
    629e:	ff 96       	adiw	r30, 0x3f	; 63
    62a0:	60 81       	ld	r22, Z
    62a2:	71 81       	ldd	r23, Z+1	; 0x01
    62a4:	82 81       	ldd	r24, Z+2	; 0x02
    62a6:	93 81       	ldd	r25, Z+3	; 0x03
    62a8:	20 e0       	ldi	r18, 0x00	; 0
    62aa:	3f ef       	ldi	r19, 0xFF	; 255
    62ac:	4f e7       	ldi	r20, 0x7F	; 127
    62ae:	57 e4       	ldi	r21, 0x47	; 71
    62b0:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    62b4:	18 16       	cp	r1, r24
    62b6:	64 f5       	brge	.+88     	; 0x6310 <LCD_vidInit4+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    62b8:	fe 01       	movw	r30, r28
    62ba:	ed 5b       	subi	r30, 0xBD	; 189
    62bc:	ff 4f       	sbci	r31, 0xFF	; 255
    62be:	60 81       	ld	r22, Z
    62c0:	71 81       	ldd	r23, Z+1	; 0x01
    62c2:	82 81       	ldd	r24, Z+2	; 0x02
    62c4:	93 81       	ldd	r25, Z+3	; 0x03
    62c6:	20 e0       	ldi	r18, 0x00	; 0
    62c8:	30 e0       	ldi	r19, 0x00	; 0
    62ca:	40 e2       	ldi	r20, 0x20	; 32
    62cc:	51 e4       	ldi	r21, 0x41	; 65
    62ce:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    62d2:	dc 01       	movw	r26, r24
    62d4:	cb 01       	movw	r24, r22
    62d6:	bc 01       	movw	r22, r24
    62d8:	cd 01       	movw	r24, r26
    62da:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    62de:	dc 01       	movw	r26, r24
    62e0:	cb 01       	movw	r24, r22
    62e2:	9e af       	std	Y+62, r25	; 0x3e
    62e4:	8d af       	std	Y+61, r24	; 0x3d
    62e6:	0f c0       	rjmp	.+30     	; 0x6306 <LCD_vidInit4+0xee>
    62e8:	88 ec       	ldi	r24, 0xC8	; 200
    62ea:	90 e0       	ldi	r25, 0x00	; 0
    62ec:	9c af       	std	Y+60, r25	; 0x3c
    62ee:	8b af       	std	Y+59, r24	; 0x3b
    62f0:	8b ad       	ldd	r24, Y+59	; 0x3b
    62f2:	9c ad       	ldd	r25, Y+60	; 0x3c
    62f4:	01 97       	sbiw	r24, 0x01	; 1
    62f6:	f1 f7       	brne	.-4      	; 0x62f4 <LCD_vidInit4+0xdc>
    62f8:	9c af       	std	Y+60, r25	; 0x3c
    62fa:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    62fc:	8d ad       	ldd	r24, Y+61	; 0x3d
    62fe:	9e ad       	ldd	r25, Y+62	; 0x3e
    6300:	01 97       	sbiw	r24, 0x01	; 1
    6302:	9e af       	std	Y+62, r25	; 0x3e
    6304:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6306:	8d ad       	ldd	r24, Y+61	; 0x3d
    6308:	9e ad       	ldd	r25, Y+62	; 0x3e
    630a:	00 97       	sbiw	r24, 0x00	; 0
    630c:	69 f7       	brne	.-38     	; 0x62e8 <LCD_vidInit4+0xd0>
    630e:	16 c0       	rjmp	.+44     	; 0x633c <LCD_vidInit4+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6310:	fe 01       	movw	r30, r28
    6312:	ff 96       	adiw	r30, 0x3f	; 63
    6314:	60 81       	ld	r22, Z
    6316:	71 81       	ldd	r23, Z+1	; 0x01
    6318:	82 81       	ldd	r24, Z+2	; 0x02
    631a:	93 81       	ldd	r25, Z+3	; 0x03
    631c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    6320:	dc 01       	movw	r26, r24
    6322:	cb 01       	movw	r24, r22
    6324:	9e af       	std	Y+62, r25	; 0x3e
    6326:	8d af       	std	Y+61, r24	; 0x3d
    6328:	8d ad       	ldd	r24, Y+61	; 0x3d
    632a:	9e ad       	ldd	r25, Y+62	; 0x3e
    632c:	9a af       	std	Y+58, r25	; 0x3a
    632e:	89 af       	std	Y+57, r24	; 0x39
    6330:	89 ad       	ldd	r24, Y+57	; 0x39
    6332:	9a ad       	ldd	r25, Y+58	; 0x3a
    6334:	01 97       	sbiw	r24, 0x01	; 1
    6336:	f1 f7       	brne	.-4      	; 0x6334 <LCD_vidInit4+0x11c>
    6338:	9a af       	std	Y+58, r25	; 0x3a
    633a:	89 af       	std	Y+57, r24	; 0x39
	 //wait for a time
	  _delay_ms(50);

	  //function  set
	  LCD_vidSendCommand(0b00100000);
    633c:	80 e2       	ldi	r24, 0x20	; 32
    633e:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	  LCD_vidSendCommand(0b00100000);
    6342:	80 e2       	ldi	r24, 0x20	; 32
    6344:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	  LCD_vidSendCommand(0b11000000);
    6348:	80 ec       	ldi	r24, 0xC0	; 192
    634a:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    634e:	80 e0       	ldi	r24, 0x00	; 0
    6350:	90 e0       	ldi	r25, 0x00	; 0
    6352:	a8 e4       	ldi	r26, 0x48	; 72
    6354:	b2 e4       	ldi	r27, 0x42	; 66
    6356:	8d ab       	std	Y+53, r24	; 0x35
    6358:	9e ab       	std	Y+54, r25	; 0x36
    635a:	af ab       	std	Y+55, r26	; 0x37
    635c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    635e:	6d a9       	ldd	r22, Y+53	; 0x35
    6360:	7e a9       	ldd	r23, Y+54	; 0x36
    6362:	8f a9       	ldd	r24, Y+55	; 0x37
    6364:	98 ad       	ldd	r25, Y+56	; 0x38
    6366:	20 e0       	ldi	r18, 0x00	; 0
    6368:	30 e0       	ldi	r19, 0x00	; 0
    636a:	4a ef       	ldi	r20, 0xFA	; 250
    636c:	54 e4       	ldi	r21, 0x44	; 68
    636e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6372:	dc 01       	movw	r26, r24
    6374:	cb 01       	movw	r24, r22
    6376:	89 ab       	std	Y+49, r24	; 0x31
    6378:	9a ab       	std	Y+50, r25	; 0x32
    637a:	ab ab       	std	Y+51, r26	; 0x33
    637c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    637e:	69 a9       	ldd	r22, Y+49	; 0x31
    6380:	7a a9       	ldd	r23, Y+50	; 0x32
    6382:	8b a9       	ldd	r24, Y+51	; 0x33
    6384:	9c a9       	ldd	r25, Y+52	; 0x34
    6386:	20 e0       	ldi	r18, 0x00	; 0
    6388:	30 e0       	ldi	r19, 0x00	; 0
    638a:	40 e8       	ldi	r20, 0x80	; 128
    638c:	5f e3       	ldi	r21, 0x3F	; 63
    638e:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6392:	88 23       	and	r24, r24
    6394:	2c f4       	brge	.+10     	; 0x63a0 <LCD_vidInit4+0x188>
		__ticks = 1;
    6396:	81 e0       	ldi	r24, 0x01	; 1
    6398:	90 e0       	ldi	r25, 0x00	; 0
    639a:	98 ab       	std	Y+48, r25	; 0x30
    639c:	8f a7       	std	Y+47, r24	; 0x2f
    639e:	3f c0       	rjmp	.+126    	; 0x641e <LCD_vidInit4+0x206>
	else if (__tmp > 65535)
    63a0:	69 a9       	ldd	r22, Y+49	; 0x31
    63a2:	7a a9       	ldd	r23, Y+50	; 0x32
    63a4:	8b a9       	ldd	r24, Y+51	; 0x33
    63a6:	9c a9       	ldd	r25, Y+52	; 0x34
    63a8:	20 e0       	ldi	r18, 0x00	; 0
    63aa:	3f ef       	ldi	r19, 0xFF	; 255
    63ac:	4f e7       	ldi	r20, 0x7F	; 127
    63ae:	57 e4       	ldi	r21, 0x47	; 71
    63b0:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    63b4:	18 16       	cp	r1, r24
    63b6:	4c f5       	brge	.+82     	; 0x640a <LCD_vidInit4+0x1f2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    63b8:	6d a9       	ldd	r22, Y+53	; 0x35
    63ba:	7e a9       	ldd	r23, Y+54	; 0x36
    63bc:	8f a9       	ldd	r24, Y+55	; 0x37
    63be:	98 ad       	ldd	r25, Y+56	; 0x38
    63c0:	20 e0       	ldi	r18, 0x00	; 0
    63c2:	30 e0       	ldi	r19, 0x00	; 0
    63c4:	40 e2       	ldi	r20, 0x20	; 32
    63c6:	51 e4       	ldi	r21, 0x41	; 65
    63c8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    63cc:	dc 01       	movw	r26, r24
    63ce:	cb 01       	movw	r24, r22
    63d0:	bc 01       	movw	r22, r24
    63d2:	cd 01       	movw	r24, r26
    63d4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    63d8:	dc 01       	movw	r26, r24
    63da:	cb 01       	movw	r24, r22
    63dc:	98 ab       	std	Y+48, r25	; 0x30
    63de:	8f a7       	std	Y+47, r24	; 0x2f
    63e0:	0f c0       	rjmp	.+30     	; 0x6400 <LCD_vidInit4+0x1e8>
    63e2:	88 ec       	ldi	r24, 0xC8	; 200
    63e4:	90 e0       	ldi	r25, 0x00	; 0
    63e6:	9e a7       	std	Y+46, r25	; 0x2e
    63e8:	8d a7       	std	Y+45, r24	; 0x2d
    63ea:	8d a5       	ldd	r24, Y+45	; 0x2d
    63ec:	9e a5       	ldd	r25, Y+46	; 0x2e
    63ee:	01 97       	sbiw	r24, 0x01	; 1
    63f0:	f1 f7       	brne	.-4      	; 0x63ee <LCD_vidInit4+0x1d6>
    63f2:	9e a7       	std	Y+46, r25	; 0x2e
    63f4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    63f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    63f8:	98 a9       	ldd	r25, Y+48	; 0x30
    63fa:	01 97       	sbiw	r24, 0x01	; 1
    63fc:	98 ab       	std	Y+48, r25	; 0x30
    63fe:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6400:	8f a5       	ldd	r24, Y+47	; 0x2f
    6402:	98 a9       	ldd	r25, Y+48	; 0x30
    6404:	00 97       	sbiw	r24, 0x00	; 0
    6406:	69 f7       	brne	.-38     	; 0x63e2 <LCD_vidInit4+0x1ca>
    6408:	14 c0       	rjmp	.+40     	; 0x6432 <LCD_vidInit4+0x21a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    640a:	69 a9       	ldd	r22, Y+49	; 0x31
    640c:	7a a9       	ldd	r23, Y+50	; 0x32
    640e:	8b a9       	ldd	r24, Y+51	; 0x33
    6410:	9c a9       	ldd	r25, Y+52	; 0x34
    6412:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    6416:	dc 01       	movw	r26, r24
    6418:	cb 01       	movw	r24, r22
    641a:	98 ab       	std	Y+48, r25	; 0x30
    641c:	8f a7       	std	Y+47, r24	; 0x2f
    641e:	8f a5       	ldd	r24, Y+47	; 0x2f
    6420:	98 a9       	ldd	r25, Y+48	; 0x30
    6422:	9c a7       	std	Y+44, r25	; 0x2c
    6424:	8b a7       	std	Y+43, r24	; 0x2b
    6426:	8b a5       	ldd	r24, Y+43	; 0x2b
    6428:	9c a5       	ldd	r25, Y+44	; 0x2c
    642a:	01 97       	sbiw	r24, 0x01	; 1
    642c:	f1 f7       	brne	.-4      	; 0x642a <LCD_vidInit4+0x212>
    642e:	9c a7       	std	Y+44, r25	; 0x2c
    6430:	8b a7       	std	Y+43, r24	; 0x2b

	  //wait for a time
	  _delay_ms(50);

	  //display on off
	  LCD_vidSendCommand(0b00000000);
    6432:	80 e0       	ldi	r24, 0x00	; 0
    6434:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	  LCD_vidSendCommand(0b11100000);
    6438:	80 ee       	ldi	r24, 0xE0	; 224
    643a:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    643e:	80 e0       	ldi	r24, 0x00	; 0
    6440:	90 e0       	ldi	r25, 0x00	; 0
    6442:	a0 ef       	ldi	r26, 0xF0	; 240
    6444:	b1 e4       	ldi	r27, 0x41	; 65
    6446:	8f a3       	std	Y+39, r24	; 0x27
    6448:	98 a7       	std	Y+40, r25	; 0x28
    644a:	a9 a7       	std	Y+41, r26	; 0x29
    644c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    644e:	6f a1       	ldd	r22, Y+39	; 0x27
    6450:	78 a5       	ldd	r23, Y+40	; 0x28
    6452:	89 a5       	ldd	r24, Y+41	; 0x29
    6454:	9a a5       	ldd	r25, Y+42	; 0x2a
    6456:	20 e0       	ldi	r18, 0x00	; 0
    6458:	30 e0       	ldi	r19, 0x00	; 0
    645a:	4a ef       	ldi	r20, 0xFA	; 250
    645c:	54 e4       	ldi	r21, 0x44	; 68
    645e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6462:	dc 01       	movw	r26, r24
    6464:	cb 01       	movw	r24, r22
    6466:	8b a3       	std	Y+35, r24	; 0x23
    6468:	9c a3       	std	Y+36, r25	; 0x24
    646a:	ad a3       	std	Y+37, r26	; 0x25
    646c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    646e:	6b a1       	ldd	r22, Y+35	; 0x23
    6470:	7c a1       	ldd	r23, Y+36	; 0x24
    6472:	8d a1       	ldd	r24, Y+37	; 0x25
    6474:	9e a1       	ldd	r25, Y+38	; 0x26
    6476:	20 e0       	ldi	r18, 0x00	; 0
    6478:	30 e0       	ldi	r19, 0x00	; 0
    647a:	40 e8       	ldi	r20, 0x80	; 128
    647c:	5f e3       	ldi	r21, 0x3F	; 63
    647e:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6482:	88 23       	and	r24, r24
    6484:	2c f4       	brge	.+10     	; 0x6490 <LCD_vidInit4+0x278>
		__ticks = 1;
    6486:	81 e0       	ldi	r24, 0x01	; 1
    6488:	90 e0       	ldi	r25, 0x00	; 0
    648a:	9a a3       	std	Y+34, r25	; 0x22
    648c:	89 a3       	std	Y+33, r24	; 0x21
    648e:	3f c0       	rjmp	.+126    	; 0x650e <LCD_vidInit4+0x2f6>
	else if (__tmp > 65535)
    6490:	6b a1       	ldd	r22, Y+35	; 0x23
    6492:	7c a1       	ldd	r23, Y+36	; 0x24
    6494:	8d a1       	ldd	r24, Y+37	; 0x25
    6496:	9e a1       	ldd	r25, Y+38	; 0x26
    6498:	20 e0       	ldi	r18, 0x00	; 0
    649a:	3f ef       	ldi	r19, 0xFF	; 255
    649c:	4f e7       	ldi	r20, 0x7F	; 127
    649e:	57 e4       	ldi	r21, 0x47	; 71
    64a0:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    64a4:	18 16       	cp	r1, r24
    64a6:	4c f5       	brge	.+82     	; 0x64fa <LCD_vidInit4+0x2e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    64a8:	6f a1       	ldd	r22, Y+39	; 0x27
    64aa:	78 a5       	ldd	r23, Y+40	; 0x28
    64ac:	89 a5       	ldd	r24, Y+41	; 0x29
    64ae:	9a a5       	ldd	r25, Y+42	; 0x2a
    64b0:	20 e0       	ldi	r18, 0x00	; 0
    64b2:	30 e0       	ldi	r19, 0x00	; 0
    64b4:	40 e2       	ldi	r20, 0x20	; 32
    64b6:	51 e4       	ldi	r21, 0x41	; 65
    64b8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    64bc:	dc 01       	movw	r26, r24
    64be:	cb 01       	movw	r24, r22
    64c0:	bc 01       	movw	r22, r24
    64c2:	cd 01       	movw	r24, r26
    64c4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    64c8:	dc 01       	movw	r26, r24
    64ca:	cb 01       	movw	r24, r22
    64cc:	9a a3       	std	Y+34, r25	; 0x22
    64ce:	89 a3       	std	Y+33, r24	; 0x21
    64d0:	0f c0       	rjmp	.+30     	; 0x64f0 <LCD_vidInit4+0x2d8>
    64d2:	88 ec       	ldi	r24, 0xC8	; 200
    64d4:	90 e0       	ldi	r25, 0x00	; 0
    64d6:	98 a3       	std	Y+32, r25	; 0x20
    64d8:	8f 8f       	std	Y+31, r24	; 0x1f
    64da:	8f 8d       	ldd	r24, Y+31	; 0x1f
    64dc:	98 a1       	ldd	r25, Y+32	; 0x20
    64de:	01 97       	sbiw	r24, 0x01	; 1
    64e0:	f1 f7       	brne	.-4      	; 0x64de <LCD_vidInit4+0x2c6>
    64e2:	98 a3       	std	Y+32, r25	; 0x20
    64e4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    64e6:	89 a1       	ldd	r24, Y+33	; 0x21
    64e8:	9a a1       	ldd	r25, Y+34	; 0x22
    64ea:	01 97       	sbiw	r24, 0x01	; 1
    64ec:	9a a3       	std	Y+34, r25	; 0x22
    64ee:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    64f0:	89 a1       	ldd	r24, Y+33	; 0x21
    64f2:	9a a1       	ldd	r25, Y+34	; 0x22
    64f4:	00 97       	sbiw	r24, 0x00	; 0
    64f6:	69 f7       	brne	.-38     	; 0x64d2 <LCD_vidInit4+0x2ba>
    64f8:	14 c0       	rjmp	.+40     	; 0x6522 <LCD_vidInit4+0x30a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    64fa:	6b a1       	ldd	r22, Y+35	; 0x23
    64fc:	7c a1       	ldd	r23, Y+36	; 0x24
    64fe:	8d a1       	ldd	r24, Y+37	; 0x25
    6500:	9e a1       	ldd	r25, Y+38	; 0x26
    6502:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    6506:	dc 01       	movw	r26, r24
    6508:	cb 01       	movw	r24, r22
    650a:	9a a3       	std	Y+34, r25	; 0x22
    650c:	89 a3       	std	Y+33, r24	; 0x21
    650e:	89 a1       	ldd	r24, Y+33	; 0x21
    6510:	9a a1       	ldd	r25, Y+34	; 0x22
    6512:	9e 8f       	std	Y+30, r25	; 0x1e
    6514:	8d 8f       	std	Y+29, r24	; 0x1d
    6516:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6518:	9e 8d       	ldd	r25, Y+30	; 0x1e
    651a:	01 97       	sbiw	r24, 0x01	; 1
    651c:	f1 f7       	brne	.-4      	; 0x651a <LCD_vidInit4+0x302>
    651e:	9e 8f       	std	Y+30, r25	; 0x1e
    6520:	8d 8f       	std	Y+29, r24	; 0x1d

	  //wait for a time
	  _delay_ms(30);

	  //display clear
	  LCD_vidSendCommand(0b00000000);
    6522:	80 e0       	ldi	r24, 0x00	; 0
    6524:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	  LCD_vidSendCommand(0b00010000);
    6528:	80 e1       	ldi	r24, 0x10	; 16
    652a:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    652e:	80 e0       	ldi	r24, 0x00	; 0
    6530:	90 e0       	ldi	r25, 0x00	; 0
    6532:	a0 ef       	ldi	r26, 0xF0	; 240
    6534:	b1 e4       	ldi	r27, 0x41	; 65
    6536:	89 8f       	std	Y+25, r24	; 0x19
    6538:	9a 8f       	std	Y+26, r25	; 0x1a
    653a:	ab 8f       	std	Y+27, r26	; 0x1b
    653c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    653e:	69 8d       	ldd	r22, Y+25	; 0x19
    6540:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6542:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6544:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6546:	20 e0       	ldi	r18, 0x00	; 0
    6548:	30 e0       	ldi	r19, 0x00	; 0
    654a:	4a ef       	ldi	r20, 0xFA	; 250
    654c:	54 e4       	ldi	r21, 0x44	; 68
    654e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6552:	dc 01       	movw	r26, r24
    6554:	cb 01       	movw	r24, r22
    6556:	8d 8b       	std	Y+21, r24	; 0x15
    6558:	9e 8b       	std	Y+22, r25	; 0x16
    655a:	af 8b       	std	Y+23, r26	; 0x17
    655c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    655e:	6d 89       	ldd	r22, Y+21	; 0x15
    6560:	7e 89       	ldd	r23, Y+22	; 0x16
    6562:	8f 89       	ldd	r24, Y+23	; 0x17
    6564:	98 8d       	ldd	r25, Y+24	; 0x18
    6566:	20 e0       	ldi	r18, 0x00	; 0
    6568:	30 e0       	ldi	r19, 0x00	; 0
    656a:	40 e8       	ldi	r20, 0x80	; 128
    656c:	5f e3       	ldi	r21, 0x3F	; 63
    656e:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6572:	88 23       	and	r24, r24
    6574:	2c f4       	brge	.+10     	; 0x6580 <LCD_vidInit4+0x368>
		__ticks = 1;
    6576:	81 e0       	ldi	r24, 0x01	; 1
    6578:	90 e0       	ldi	r25, 0x00	; 0
    657a:	9c 8b       	std	Y+20, r25	; 0x14
    657c:	8b 8b       	std	Y+19, r24	; 0x13
    657e:	3f c0       	rjmp	.+126    	; 0x65fe <LCD_vidInit4+0x3e6>
	else if (__tmp > 65535)
    6580:	6d 89       	ldd	r22, Y+21	; 0x15
    6582:	7e 89       	ldd	r23, Y+22	; 0x16
    6584:	8f 89       	ldd	r24, Y+23	; 0x17
    6586:	98 8d       	ldd	r25, Y+24	; 0x18
    6588:	20 e0       	ldi	r18, 0x00	; 0
    658a:	3f ef       	ldi	r19, 0xFF	; 255
    658c:	4f e7       	ldi	r20, 0x7F	; 127
    658e:	57 e4       	ldi	r21, 0x47	; 71
    6590:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    6594:	18 16       	cp	r1, r24
    6596:	4c f5       	brge	.+82     	; 0x65ea <LCD_vidInit4+0x3d2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6598:	69 8d       	ldd	r22, Y+25	; 0x19
    659a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    659c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    659e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    65a0:	20 e0       	ldi	r18, 0x00	; 0
    65a2:	30 e0       	ldi	r19, 0x00	; 0
    65a4:	40 e2       	ldi	r20, 0x20	; 32
    65a6:	51 e4       	ldi	r21, 0x41	; 65
    65a8:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    65ac:	dc 01       	movw	r26, r24
    65ae:	cb 01       	movw	r24, r22
    65b0:	bc 01       	movw	r22, r24
    65b2:	cd 01       	movw	r24, r26
    65b4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    65b8:	dc 01       	movw	r26, r24
    65ba:	cb 01       	movw	r24, r22
    65bc:	9c 8b       	std	Y+20, r25	; 0x14
    65be:	8b 8b       	std	Y+19, r24	; 0x13
    65c0:	0f c0       	rjmp	.+30     	; 0x65e0 <LCD_vidInit4+0x3c8>
    65c2:	88 ec       	ldi	r24, 0xC8	; 200
    65c4:	90 e0       	ldi	r25, 0x00	; 0
    65c6:	9a 8b       	std	Y+18, r25	; 0x12
    65c8:	89 8b       	std	Y+17, r24	; 0x11
    65ca:	89 89       	ldd	r24, Y+17	; 0x11
    65cc:	9a 89       	ldd	r25, Y+18	; 0x12
    65ce:	01 97       	sbiw	r24, 0x01	; 1
    65d0:	f1 f7       	brne	.-4      	; 0x65ce <LCD_vidInit4+0x3b6>
    65d2:	9a 8b       	std	Y+18, r25	; 0x12
    65d4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    65d6:	8b 89       	ldd	r24, Y+19	; 0x13
    65d8:	9c 89       	ldd	r25, Y+20	; 0x14
    65da:	01 97       	sbiw	r24, 0x01	; 1
    65dc:	9c 8b       	std	Y+20, r25	; 0x14
    65de:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    65e0:	8b 89       	ldd	r24, Y+19	; 0x13
    65e2:	9c 89       	ldd	r25, Y+20	; 0x14
    65e4:	00 97       	sbiw	r24, 0x00	; 0
    65e6:	69 f7       	brne	.-38     	; 0x65c2 <LCD_vidInit4+0x3aa>
    65e8:	14 c0       	rjmp	.+40     	; 0x6612 <LCD_vidInit4+0x3fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    65ea:	6d 89       	ldd	r22, Y+21	; 0x15
    65ec:	7e 89       	ldd	r23, Y+22	; 0x16
    65ee:	8f 89       	ldd	r24, Y+23	; 0x17
    65f0:	98 8d       	ldd	r25, Y+24	; 0x18
    65f2:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    65f6:	dc 01       	movw	r26, r24
    65f8:	cb 01       	movw	r24, r22
    65fa:	9c 8b       	std	Y+20, r25	; 0x14
    65fc:	8b 8b       	std	Y+19, r24	; 0x13
    65fe:	8b 89       	ldd	r24, Y+19	; 0x13
    6600:	9c 89       	ldd	r25, Y+20	; 0x14
    6602:	98 8b       	std	Y+16, r25	; 0x10
    6604:	8f 87       	std	Y+15, r24	; 0x0f
    6606:	8f 85       	ldd	r24, Y+15	; 0x0f
    6608:	98 89       	ldd	r25, Y+16	; 0x10
    660a:	01 97       	sbiw	r24, 0x01	; 1
    660c:	f1 f7       	brne	.-4      	; 0x660a <LCD_vidInit4+0x3f2>
    660e:	98 8b       	std	Y+16, r25	; 0x10
    6610:	8f 87       	std	Y+15, r24	; 0x0f

	  //wait for a time
	  _delay_ms(30);

	  //entry mode set
	 LCD_vidSendCommand(0b00000000);
    6612:	80 e0       	ldi	r24, 0x00	; 0
    6614:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
	  LCD_vidSendCommand(0b01100000);
    6618:	80 e6       	ldi	r24, 0x60	; 96
    661a:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    661e:	80 e0       	ldi	r24, 0x00	; 0
    6620:	90 e0       	ldi	r25, 0x00	; 0
    6622:	a0 ef       	ldi	r26, 0xF0	; 240
    6624:	b1 e4       	ldi	r27, 0x41	; 65
    6626:	8b 87       	std	Y+11, r24	; 0x0b
    6628:	9c 87       	std	Y+12, r25	; 0x0c
    662a:	ad 87       	std	Y+13, r26	; 0x0d
    662c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    662e:	6b 85       	ldd	r22, Y+11	; 0x0b
    6630:	7c 85       	ldd	r23, Y+12	; 0x0c
    6632:	8d 85       	ldd	r24, Y+13	; 0x0d
    6634:	9e 85       	ldd	r25, Y+14	; 0x0e
    6636:	20 e0       	ldi	r18, 0x00	; 0
    6638:	30 e0       	ldi	r19, 0x00	; 0
    663a:	4a ef       	ldi	r20, 0xFA	; 250
    663c:	54 e4       	ldi	r21, 0x44	; 68
    663e:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6642:	dc 01       	movw	r26, r24
    6644:	cb 01       	movw	r24, r22
    6646:	8f 83       	std	Y+7, r24	; 0x07
    6648:	98 87       	std	Y+8, r25	; 0x08
    664a:	a9 87       	std	Y+9, r26	; 0x09
    664c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    664e:	6f 81       	ldd	r22, Y+7	; 0x07
    6650:	78 85       	ldd	r23, Y+8	; 0x08
    6652:	89 85       	ldd	r24, Y+9	; 0x09
    6654:	9a 85       	ldd	r25, Y+10	; 0x0a
    6656:	20 e0       	ldi	r18, 0x00	; 0
    6658:	30 e0       	ldi	r19, 0x00	; 0
    665a:	40 e8       	ldi	r20, 0x80	; 128
    665c:	5f e3       	ldi	r21, 0x3F	; 63
    665e:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    6662:	88 23       	and	r24, r24
    6664:	2c f4       	brge	.+10     	; 0x6670 <LCD_vidInit4+0x458>
		__ticks = 1;
    6666:	81 e0       	ldi	r24, 0x01	; 1
    6668:	90 e0       	ldi	r25, 0x00	; 0
    666a:	9e 83       	std	Y+6, r25	; 0x06
    666c:	8d 83       	std	Y+5, r24	; 0x05
    666e:	3f c0       	rjmp	.+126    	; 0x66ee <LCD_vidInit4+0x4d6>
	else if (__tmp > 65535)
    6670:	6f 81       	ldd	r22, Y+7	; 0x07
    6672:	78 85       	ldd	r23, Y+8	; 0x08
    6674:	89 85       	ldd	r24, Y+9	; 0x09
    6676:	9a 85       	ldd	r25, Y+10	; 0x0a
    6678:	20 e0       	ldi	r18, 0x00	; 0
    667a:	3f ef       	ldi	r19, 0xFF	; 255
    667c:	4f e7       	ldi	r20, 0x7F	; 127
    667e:	57 e4       	ldi	r21, 0x47	; 71
    6680:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    6684:	18 16       	cp	r1, r24
    6686:	4c f5       	brge	.+82     	; 0x66da <LCD_vidInit4+0x4c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6688:	6b 85       	ldd	r22, Y+11	; 0x0b
    668a:	7c 85       	ldd	r23, Y+12	; 0x0c
    668c:	8d 85       	ldd	r24, Y+13	; 0x0d
    668e:	9e 85       	ldd	r25, Y+14	; 0x0e
    6690:	20 e0       	ldi	r18, 0x00	; 0
    6692:	30 e0       	ldi	r19, 0x00	; 0
    6694:	40 e2       	ldi	r20, 0x20	; 32
    6696:	51 e4       	ldi	r21, 0x41	; 65
    6698:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    669c:	dc 01       	movw	r26, r24
    669e:	cb 01       	movw	r24, r22
    66a0:	bc 01       	movw	r22, r24
    66a2:	cd 01       	movw	r24, r26
    66a4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    66a8:	dc 01       	movw	r26, r24
    66aa:	cb 01       	movw	r24, r22
    66ac:	9e 83       	std	Y+6, r25	; 0x06
    66ae:	8d 83       	std	Y+5, r24	; 0x05
    66b0:	0f c0       	rjmp	.+30     	; 0x66d0 <LCD_vidInit4+0x4b8>
    66b2:	88 ec       	ldi	r24, 0xC8	; 200
    66b4:	90 e0       	ldi	r25, 0x00	; 0
    66b6:	9c 83       	std	Y+4, r25	; 0x04
    66b8:	8b 83       	std	Y+3, r24	; 0x03
    66ba:	8b 81       	ldd	r24, Y+3	; 0x03
    66bc:	9c 81       	ldd	r25, Y+4	; 0x04
    66be:	01 97       	sbiw	r24, 0x01	; 1
    66c0:	f1 f7       	brne	.-4      	; 0x66be <LCD_vidInit4+0x4a6>
    66c2:	9c 83       	std	Y+4, r25	; 0x04
    66c4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    66c6:	8d 81       	ldd	r24, Y+5	; 0x05
    66c8:	9e 81       	ldd	r25, Y+6	; 0x06
    66ca:	01 97       	sbiw	r24, 0x01	; 1
    66cc:	9e 83       	std	Y+6, r25	; 0x06
    66ce:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    66d0:	8d 81       	ldd	r24, Y+5	; 0x05
    66d2:	9e 81       	ldd	r25, Y+6	; 0x06
    66d4:	00 97       	sbiw	r24, 0x00	; 0
    66d6:	69 f7       	brne	.-38     	; 0x66b2 <LCD_vidInit4+0x49a>
    66d8:	14 c0       	rjmp	.+40     	; 0x6702 <LCD_vidInit4+0x4ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    66da:	6f 81       	ldd	r22, Y+7	; 0x07
    66dc:	78 85       	ldd	r23, Y+8	; 0x08
    66de:	89 85       	ldd	r24, Y+9	; 0x09
    66e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    66e2:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    66e6:	dc 01       	movw	r26, r24
    66e8:	cb 01       	movw	r24, r22
    66ea:	9e 83       	std	Y+6, r25	; 0x06
    66ec:	8d 83       	std	Y+5, r24	; 0x05
    66ee:	8d 81       	ldd	r24, Y+5	; 0x05
    66f0:	9e 81       	ldd	r25, Y+6	; 0x06
    66f2:	9a 83       	std	Y+2, r25	; 0x02
    66f4:	89 83       	std	Y+1, r24	; 0x01
    66f6:	89 81       	ldd	r24, Y+1	; 0x01
    66f8:	9a 81       	ldd	r25, Y+2	; 0x02
    66fa:	01 97       	sbiw	r24, 0x01	; 1
    66fc:	f1 f7       	brne	.-4      	; 0x66fa <LCD_vidInit4+0x4e2>
    66fe:	9a 83       	std	Y+2, r25	; 0x02
    6700:	89 83       	std	Y+1, r24	; 0x01

	  //wait for a time
	  _delay_ms(30);
}
    6702:	ca 5b       	subi	r28, 0xBA	; 186
    6704:	df 4f       	sbci	r29, 0xFF	; 255
    6706:	0f b6       	in	r0, 0x3f	; 63
    6708:	f8 94       	cli
    670a:	de bf       	out	0x3e, r29	; 62
    670c:	0f be       	out	0x3f, r0	; 63
    670e:	cd bf       	out	0x3d, r28	; 61
    6710:	cf 91       	pop	r28
    6712:	df 91       	pop	r29
    6714:	1f 91       	pop	r17
    6716:	0f 91       	pop	r16
    6718:	08 95       	ret

0000671a <LCD_vidWriteCharacter4>:

//....................................................................

void LCD_vidWriteCharacter4(uint8 u8DataCpy)
{
    671a:	df 93       	push	r29
    671c:	cf 93       	push	r28
    671e:	0f 92       	push	r0
    6720:	cd b7       	in	r28, 0x3d	; 61
    6722:	de b7       	in	r29, 0x3e	; 62
    6724:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidWriteCharacter((GET_NippleH(u8DataCpy))<<4);
    6726:	89 81       	ldd	r24, Y+1	; 0x01
    6728:	80 7f       	andi	r24, 0xF0	; 240
    672a:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
	LCD_vidWriteCharacter((GET_NippleL(u8DataCpy))<<4);
    672e:	89 81       	ldd	r24, Y+1	; 0x01
    6730:	88 2f       	mov	r24, r24
    6732:	90 e0       	ldi	r25, 0x00	; 0
    6734:	82 95       	swap	r24
    6736:	92 95       	swap	r25
    6738:	90 7f       	andi	r25, 0xF0	; 240
    673a:	98 27       	eor	r25, r24
    673c:	80 7f       	andi	r24, 0xF0	; 240
    673e:	98 27       	eor	r25, r24
    6740:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
}
    6744:	0f 90       	pop	r0
    6746:	cf 91       	pop	r28
    6748:	df 91       	pop	r29
    674a:	08 95       	ret

0000674c <LCD_vidWriteString>:


void LCD_vidWriteString(uint8 *pu8StringCpy)
{
    674c:	df 93       	push	r29
    674e:	cf 93       	push	r28
    6750:	cd b7       	in	r28, 0x3d	; 61
    6752:	de b7       	in	r29, 0x3e	; 62
    6754:	61 97       	sbiw	r28, 0x11	; 17
    6756:	0f b6       	in	r0, 0x3f	; 63
    6758:	f8 94       	cli
    675a:	de bf       	out	0x3e, r29	; 62
    675c:	0f be       	out	0x3f, r0	; 63
    675e:	cd bf       	out	0x3d, r28	; 61
    6760:	99 8b       	std	Y+17, r25	; 0x11
    6762:	88 8b       	std	Y+16, r24	; 0x10
	uint8 u8_index=0;
    6764:	1f 86       	std	Y+15, r1	; 0x0f
    6766:	80 c0       	rjmp	.+256    	; 0x6868 <LCD_vidWriteString+0x11c>

	while(pu8StringCpy[u8_index]!='\0')

	{
		LCD_vidWriteCharacter(pu8StringCpy[u8_index]);
    6768:	8f 85       	ldd	r24, Y+15	; 0x0f
    676a:	28 2f       	mov	r18, r24
    676c:	30 e0       	ldi	r19, 0x00	; 0
    676e:	88 89       	ldd	r24, Y+16	; 0x10
    6770:	99 89       	ldd	r25, Y+17	; 0x11
    6772:	fc 01       	movw	r30, r24
    6774:	e2 0f       	add	r30, r18
    6776:	f3 1f       	adc	r31, r19
    6778:	80 81       	ld	r24, Z
    677a:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
		u8_index++;
    677e:	8f 85       	ldd	r24, Y+15	; 0x0f
    6780:	8f 5f       	subi	r24, 0xFF	; 255
    6782:	8f 87       	std	Y+15, r24	; 0x0f
    6784:	80 e0       	ldi	r24, 0x00	; 0
    6786:	90 e0       	ldi	r25, 0x00	; 0
    6788:	a0 e0       	ldi	r26, 0x00	; 0
    678a:	b0 e4       	ldi	r27, 0x40	; 64
    678c:	8b 87       	std	Y+11, r24	; 0x0b
    678e:	9c 87       	std	Y+12, r25	; 0x0c
    6790:	ad 87       	std	Y+13, r26	; 0x0d
    6792:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6794:	6b 85       	ldd	r22, Y+11	; 0x0b
    6796:	7c 85       	ldd	r23, Y+12	; 0x0c
    6798:	8d 85       	ldd	r24, Y+13	; 0x0d
    679a:	9e 85       	ldd	r25, Y+14	; 0x0e
    679c:	20 e0       	ldi	r18, 0x00	; 0
    679e:	30 e0       	ldi	r19, 0x00	; 0
    67a0:	4a ef       	ldi	r20, 0xFA	; 250
    67a2:	54 e4       	ldi	r21, 0x44	; 68
    67a4:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    67a8:	dc 01       	movw	r26, r24
    67aa:	cb 01       	movw	r24, r22
    67ac:	8f 83       	std	Y+7, r24	; 0x07
    67ae:	98 87       	std	Y+8, r25	; 0x08
    67b0:	a9 87       	std	Y+9, r26	; 0x09
    67b2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    67b4:	6f 81       	ldd	r22, Y+7	; 0x07
    67b6:	78 85       	ldd	r23, Y+8	; 0x08
    67b8:	89 85       	ldd	r24, Y+9	; 0x09
    67ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    67bc:	20 e0       	ldi	r18, 0x00	; 0
    67be:	30 e0       	ldi	r19, 0x00	; 0
    67c0:	40 e8       	ldi	r20, 0x80	; 128
    67c2:	5f e3       	ldi	r21, 0x3F	; 63
    67c4:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    67c8:	88 23       	and	r24, r24
    67ca:	2c f4       	brge	.+10     	; 0x67d6 <LCD_vidWriteString+0x8a>
		__ticks = 1;
    67cc:	81 e0       	ldi	r24, 0x01	; 1
    67ce:	90 e0       	ldi	r25, 0x00	; 0
    67d0:	9e 83       	std	Y+6, r25	; 0x06
    67d2:	8d 83       	std	Y+5, r24	; 0x05
    67d4:	3f c0       	rjmp	.+126    	; 0x6854 <LCD_vidWriteString+0x108>
	else if (__tmp > 65535)
    67d6:	6f 81       	ldd	r22, Y+7	; 0x07
    67d8:	78 85       	ldd	r23, Y+8	; 0x08
    67da:	89 85       	ldd	r24, Y+9	; 0x09
    67dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    67de:	20 e0       	ldi	r18, 0x00	; 0
    67e0:	3f ef       	ldi	r19, 0xFF	; 255
    67e2:	4f e7       	ldi	r20, 0x7F	; 127
    67e4:	57 e4       	ldi	r21, 0x47	; 71
    67e6:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    67ea:	18 16       	cp	r1, r24
    67ec:	4c f5       	brge	.+82     	; 0x6840 <LCD_vidWriteString+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    67ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    67f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    67f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    67f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    67f6:	20 e0       	ldi	r18, 0x00	; 0
    67f8:	30 e0       	ldi	r19, 0x00	; 0
    67fa:	40 e2       	ldi	r20, 0x20	; 32
    67fc:	51 e4       	ldi	r21, 0x41	; 65
    67fe:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6802:	dc 01       	movw	r26, r24
    6804:	cb 01       	movw	r24, r22
    6806:	bc 01       	movw	r22, r24
    6808:	cd 01       	movw	r24, r26
    680a:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    680e:	dc 01       	movw	r26, r24
    6810:	cb 01       	movw	r24, r22
    6812:	9e 83       	std	Y+6, r25	; 0x06
    6814:	8d 83       	std	Y+5, r24	; 0x05
    6816:	0f c0       	rjmp	.+30     	; 0x6836 <LCD_vidWriteString+0xea>
    6818:	88 ec       	ldi	r24, 0xC8	; 200
    681a:	90 e0       	ldi	r25, 0x00	; 0
    681c:	9c 83       	std	Y+4, r25	; 0x04
    681e:	8b 83       	std	Y+3, r24	; 0x03
    6820:	8b 81       	ldd	r24, Y+3	; 0x03
    6822:	9c 81       	ldd	r25, Y+4	; 0x04
    6824:	01 97       	sbiw	r24, 0x01	; 1
    6826:	f1 f7       	brne	.-4      	; 0x6824 <LCD_vidWriteString+0xd8>
    6828:	9c 83       	std	Y+4, r25	; 0x04
    682a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    682c:	8d 81       	ldd	r24, Y+5	; 0x05
    682e:	9e 81       	ldd	r25, Y+6	; 0x06
    6830:	01 97       	sbiw	r24, 0x01	; 1
    6832:	9e 83       	std	Y+6, r25	; 0x06
    6834:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6836:	8d 81       	ldd	r24, Y+5	; 0x05
    6838:	9e 81       	ldd	r25, Y+6	; 0x06
    683a:	00 97       	sbiw	r24, 0x00	; 0
    683c:	69 f7       	brne	.-38     	; 0x6818 <LCD_vidWriteString+0xcc>
    683e:	14 c0       	rjmp	.+40     	; 0x6868 <LCD_vidWriteString+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6840:	6f 81       	ldd	r22, Y+7	; 0x07
    6842:	78 85       	ldd	r23, Y+8	; 0x08
    6844:	89 85       	ldd	r24, Y+9	; 0x09
    6846:	9a 85       	ldd	r25, Y+10	; 0x0a
    6848:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    684c:	dc 01       	movw	r26, r24
    684e:	cb 01       	movw	r24, r22
    6850:	9e 83       	std	Y+6, r25	; 0x06
    6852:	8d 83       	std	Y+5, r24	; 0x05
    6854:	8d 81       	ldd	r24, Y+5	; 0x05
    6856:	9e 81       	ldd	r25, Y+6	; 0x06
    6858:	9a 83       	std	Y+2, r25	; 0x02
    685a:	89 83       	std	Y+1, r24	; 0x01
    685c:	89 81       	ldd	r24, Y+1	; 0x01
    685e:	9a 81       	ldd	r25, Y+2	; 0x02
    6860:	01 97       	sbiw	r24, 0x01	; 1
    6862:	f1 f7       	brne	.-4      	; 0x6860 <LCD_vidWriteString+0x114>
    6864:	9a 83       	std	Y+2, r25	; 0x02
    6866:	89 83       	std	Y+1, r24	; 0x01

void LCD_vidWriteString(uint8 *pu8StringCpy)
{
	uint8 u8_index=0;

	while(pu8StringCpy[u8_index]!='\0')
    6868:	8f 85       	ldd	r24, Y+15	; 0x0f
    686a:	28 2f       	mov	r18, r24
    686c:	30 e0       	ldi	r19, 0x00	; 0
    686e:	88 89       	ldd	r24, Y+16	; 0x10
    6870:	99 89       	ldd	r25, Y+17	; 0x11
    6872:	fc 01       	movw	r30, r24
    6874:	e2 0f       	add	r30, r18
    6876:	f3 1f       	adc	r31, r19
    6878:	80 81       	ld	r24, Z
    687a:	88 23       	and	r24, r24
    687c:	09 f0       	breq	.+2      	; 0x6880 <LCD_vidWriteString+0x134>
    687e:	74 cf       	rjmp	.-280    	; 0x6768 <LCD_vidWriteString+0x1c>
	{
		LCD_vidWriteCharacter(pu8StringCpy[u8_index]);
		u8_index++;
		_delay_ms(2);
	}
}
    6880:	61 96       	adiw	r28, 0x11	; 17
    6882:	0f b6       	in	r0, 0x3f	; 63
    6884:	f8 94       	cli
    6886:	de bf       	out	0x3e, r29	; 62
    6888:	0f be       	out	0x3f, r0	; 63
    688a:	cd bf       	out	0x3d, r28	; 61
    688c:	cf 91       	pop	r28
    688e:	df 91       	pop	r29
    6890:	08 95       	ret

00006892 <LCD_vidWriteString4>:
//...................................................................................
void LCD_vidWriteString4(uint8 *pu8StringCpy)
{
    6892:	df 93       	push	r29
    6894:	cf 93       	push	r28
    6896:	cd b7       	in	r28, 0x3d	; 61
    6898:	de b7       	in	r29, 0x3e	; 62
    689a:	61 97       	sbiw	r28, 0x11	; 17
    689c:	0f b6       	in	r0, 0x3f	; 63
    689e:	f8 94       	cli
    68a0:	de bf       	out	0x3e, r29	; 62
    68a2:	0f be       	out	0x3f, r0	; 63
    68a4:	cd bf       	out	0x3d, r28	; 61
    68a6:	99 8b       	std	Y+17, r25	; 0x11
    68a8:	88 8b       	std	Y+16, r24	; 0x10
	uint8 u8_index=0;
    68aa:	1f 86       	std	Y+15, r1	; 0x0f
    68ac:	80 c0       	rjmp	.+256    	; 0x69ae <LCD_vidWriteString4+0x11c>

		while(pu8StringCpy[u8_index]!='\0')

		{
			LCD_vidWriteCharacter4(pu8StringCpy[u8_index]);
    68ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    68b0:	28 2f       	mov	r18, r24
    68b2:	30 e0       	ldi	r19, 0x00	; 0
    68b4:	88 89       	ldd	r24, Y+16	; 0x10
    68b6:	99 89       	ldd	r25, Y+17	; 0x11
    68b8:	fc 01       	movw	r30, r24
    68ba:	e2 0f       	add	r30, r18
    68bc:	f3 1f       	adc	r31, r19
    68be:	80 81       	ld	r24, Z
    68c0:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
			u8_index++;
    68c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    68c6:	8f 5f       	subi	r24, 0xFF	; 255
    68c8:	8f 87       	std	Y+15, r24	; 0x0f
    68ca:	80 e0       	ldi	r24, 0x00	; 0
    68cc:	90 e0       	ldi	r25, 0x00	; 0
    68ce:	a0 e8       	ldi	r26, 0x80	; 128
    68d0:	bf e3       	ldi	r27, 0x3F	; 63
    68d2:	8b 87       	std	Y+11, r24	; 0x0b
    68d4:	9c 87       	std	Y+12, r25	; 0x0c
    68d6:	ad 87       	std	Y+13, r26	; 0x0d
    68d8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    68da:	6b 85       	ldd	r22, Y+11	; 0x0b
    68dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    68de:	8d 85       	ldd	r24, Y+13	; 0x0d
    68e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    68e2:	20 e0       	ldi	r18, 0x00	; 0
    68e4:	30 e0       	ldi	r19, 0x00	; 0
    68e6:	4a ef       	ldi	r20, 0xFA	; 250
    68e8:	54 e4       	ldi	r21, 0x44	; 68
    68ea:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    68ee:	dc 01       	movw	r26, r24
    68f0:	cb 01       	movw	r24, r22
    68f2:	8f 83       	std	Y+7, r24	; 0x07
    68f4:	98 87       	std	Y+8, r25	; 0x08
    68f6:	a9 87       	std	Y+9, r26	; 0x09
    68f8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    68fa:	6f 81       	ldd	r22, Y+7	; 0x07
    68fc:	78 85       	ldd	r23, Y+8	; 0x08
    68fe:	89 85       	ldd	r24, Y+9	; 0x09
    6900:	9a 85       	ldd	r25, Y+10	; 0x0a
    6902:	20 e0       	ldi	r18, 0x00	; 0
    6904:	30 e0       	ldi	r19, 0x00	; 0
    6906:	40 e8       	ldi	r20, 0x80	; 128
    6908:	5f e3       	ldi	r21, 0x3F	; 63
    690a:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    690e:	88 23       	and	r24, r24
    6910:	2c f4       	brge	.+10     	; 0x691c <LCD_vidWriteString4+0x8a>
		__ticks = 1;
    6912:	81 e0       	ldi	r24, 0x01	; 1
    6914:	90 e0       	ldi	r25, 0x00	; 0
    6916:	9e 83       	std	Y+6, r25	; 0x06
    6918:	8d 83       	std	Y+5, r24	; 0x05
    691a:	3f c0       	rjmp	.+126    	; 0x699a <LCD_vidWriteString4+0x108>
	else if (__tmp > 65535)
    691c:	6f 81       	ldd	r22, Y+7	; 0x07
    691e:	78 85       	ldd	r23, Y+8	; 0x08
    6920:	89 85       	ldd	r24, Y+9	; 0x09
    6922:	9a 85       	ldd	r25, Y+10	; 0x0a
    6924:	20 e0       	ldi	r18, 0x00	; 0
    6926:	3f ef       	ldi	r19, 0xFF	; 255
    6928:	4f e7       	ldi	r20, 0x7F	; 127
    692a:	57 e4       	ldi	r21, 0x47	; 71
    692c:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    6930:	18 16       	cp	r1, r24
    6932:	4c f5       	brge	.+82     	; 0x6986 <LCD_vidWriteString4+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6934:	6b 85       	ldd	r22, Y+11	; 0x0b
    6936:	7c 85       	ldd	r23, Y+12	; 0x0c
    6938:	8d 85       	ldd	r24, Y+13	; 0x0d
    693a:	9e 85       	ldd	r25, Y+14	; 0x0e
    693c:	20 e0       	ldi	r18, 0x00	; 0
    693e:	30 e0       	ldi	r19, 0x00	; 0
    6940:	40 e2       	ldi	r20, 0x20	; 32
    6942:	51 e4       	ldi	r21, 0x41	; 65
    6944:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    6948:	dc 01       	movw	r26, r24
    694a:	cb 01       	movw	r24, r22
    694c:	bc 01       	movw	r22, r24
    694e:	cd 01       	movw	r24, r26
    6950:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    6954:	dc 01       	movw	r26, r24
    6956:	cb 01       	movw	r24, r22
    6958:	9e 83       	std	Y+6, r25	; 0x06
    695a:	8d 83       	std	Y+5, r24	; 0x05
    695c:	0f c0       	rjmp	.+30     	; 0x697c <LCD_vidWriteString4+0xea>
    695e:	88 ec       	ldi	r24, 0xC8	; 200
    6960:	90 e0       	ldi	r25, 0x00	; 0
    6962:	9c 83       	std	Y+4, r25	; 0x04
    6964:	8b 83       	std	Y+3, r24	; 0x03
    6966:	8b 81       	ldd	r24, Y+3	; 0x03
    6968:	9c 81       	ldd	r25, Y+4	; 0x04
    696a:	01 97       	sbiw	r24, 0x01	; 1
    696c:	f1 f7       	brne	.-4      	; 0x696a <LCD_vidWriteString4+0xd8>
    696e:	9c 83       	std	Y+4, r25	; 0x04
    6970:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6972:	8d 81       	ldd	r24, Y+5	; 0x05
    6974:	9e 81       	ldd	r25, Y+6	; 0x06
    6976:	01 97       	sbiw	r24, 0x01	; 1
    6978:	9e 83       	std	Y+6, r25	; 0x06
    697a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    697c:	8d 81       	ldd	r24, Y+5	; 0x05
    697e:	9e 81       	ldd	r25, Y+6	; 0x06
    6980:	00 97       	sbiw	r24, 0x00	; 0
    6982:	69 f7       	brne	.-38     	; 0x695e <LCD_vidWriteString4+0xcc>
    6984:	14 c0       	rjmp	.+40     	; 0x69ae <LCD_vidWriteString4+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6986:	6f 81       	ldd	r22, Y+7	; 0x07
    6988:	78 85       	ldd	r23, Y+8	; 0x08
    698a:	89 85       	ldd	r24, Y+9	; 0x09
    698c:	9a 85       	ldd	r25, Y+10	; 0x0a
    698e:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    6992:	dc 01       	movw	r26, r24
    6994:	cb 01       	movw	r24, r22
    6996:	9e 83       	std	Y+6, r25	; 0x06
    6998:	8d 83       	std	Y+5, r24	; 0x05
    699a:	8d 81       	ldd	r24, Y+5	; 0x05
    699c:	9e 81       	ldd	r25, Y+6	; 0x06
    699e:	9a 83       	std	Y+2, r25	; 0x02
    69a0:	89 83       	std	Y+1, r24	; 0x01
    69a2:	89 81       	ldd	r24, Y+1	; 0x01
    69a4:	9a 81       	ldd	r25, Y+2	; 0x02
    69a6:	01 97       	sbiw	r24, 0x01	; 1
    69a8:	f1 f7       	brne	.-4      	; 0x69a6 <LCD_vidWriteString4+0x114>
    69aa:	9a 83       	std	Y+2, r25	; 0x02
    69ac:	89 83       	std	Y+1, r24	; 0x01
//...................................................................................
void LCD_vidWriteString4(uint8 *pu8StringCpy)
{
	uint8 u8_index=0;

		while(pu8StringCpy[u8_index]!='\0')
    69ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    69b0:	28 2f       	mov	r18, r24
    69b2:	30 e0       	ldi	r19, 0x00	; 0
    69b4:	88 89       	ldd	r24, Y+16	; 0x10
    69b6:	99 89       	ldd	r25, Y+17	; 0x11
    69b8:	fc 01       	movw	r30, r24
    69ba:	e2 0f       	add	r30, r18
    69bc:	f3 1f       	adc	r31, r19
    69be:	80 81       	ld	r24, Z
    69c0:	88 23       	and	r24, r24
    69c2:	09 f0       	breq	.+2      	; 0x69c6 <LCD_vidWriteString4+0x134>
    69c4:	74 cf       	rjmp	.-280    	; 0x68ae <LCD_vidWriteString4+0x1c>
		{
			LCD_vidWriteCharacter4(pu8StringCpy[u8_index]);
			u8_index++;
			_delay_ms(1);
		}
}
    69c6:	61 96       	adiw	r28, 0x11	; 17
    69c8:	0f b6       	in	r0, 0x3f	; 63
    69ca:	f8 94       	cli
    69cc:	de bf       	out	0x3e, r29	; 62
    69ce:	0f be       	out	0x3f, r0	; 63
    69d0:	cd bf       	out	0x3d, r28	; 61
    69d2:	cf 91       	pop	r28
    69d4:	df 91       	pop	r29
    69d6:	08 95       	ret

000069d8 <LCD_vidWriteUnSignedInteger>:
//..........................................................................................
void LCD_vidWriteUnSignedInteger(uint64 number)
{
    69d8:	8f 92       	push	r8
    69da:	9f 92       	push	r9
    69dc:	af 92       	push	r10
    69de:	bf 92       	push	r11
    69e0:	cf 92       	push	r12
    69e2:	df 92       	push	r13
    69e4:	ef 92       	push	r14
    69e6:	ff 92       	push	r15
    69e8:	0f 93       	push	r16
    69ea:	1f 93       	push	r17
    69ec:	df 93       	push	r29
    69ee:	cf 93       	push	r28
    69f0:	cd b7       	in	r28, 0x3d	; 61
    69f2:	de b7       	in	r29, 0x3e	; 62
    69f4:	6d 97       	sbiw	r28, 0x1d	; 29
    69f6:	0f b6       	in	r0, 0x3f	; 63
    69f8:	f8 94       	cli
    69fa:	de bf       	out	0x3e, r29	; 62
    69fc:	0f be       	out	0x3f, r0	; 63
    69fe:	cd bf       	out	0x3d, r28	; 61
    6a00:	2e 8b       	std	Y+22, r18	; 0x16
    6a02:	3f 8b       	std	Y+23, r19	; 0x17
    6a04:	48 8f       	std	Y+24, r20	; 0x18
    6a06:	59 8f       	std	Y+25, r21	; 0x19
    6a08:	6a 8f       	std	Y+26, r22	; 0x1a
    6a0a:	7b 8f       	std	Y+27, r23	; 0x1b
    6a0c:	8c 8f       	std	Y+28, r24	; 0x1c
    6a0e:	9d 8f       	std	Y+29, r25	; 0x1d
	uint8 arr[20]={};
    6a10:	84 e1       	ldi	r24, 0x14	; 20
    6a12:	fe 01       	movw	r30, r28
    6a14:	32 96       	adiw	r30, 0x02	; 2
    6a16:	df 01       	movw	r26, r30
    6a18:	98 2f       	mov	r25, r24
    6a1a:	1d 92       	st	X+, r1
    6a1c:	9a 95       	dec	r25
    6a1e:	e9 f7       	brne	.-6      	; 0x6a1a <LCD_vidWriteUnSignedInteger+0x42>
    uint8 i=0;
    6a20:	19 82       	std	Y+1, r1	; 0x01

    if(number==0)
    6a22:	8e 89       	ldd	r24, Y+22	; 0x16
    6a24:	9f 89       	ldd	r25, Y+23	; 0x17
    6a26:	89 2b       	or	r24, r25
    6a28:	98 8d       	ldd	r25, Y+24	; 0x18
    6a2a:	89 2b       	or	r24, r25
    6a2c:	99 8d       	ldd	r25, Y+25	; 0x19
    6a2e:	89 2b       	or	r24, r25
    6a30:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6a32:	89 2b       	or	r24, r25
    6a34:	9b 8d       	ldd	r25, Y+27	; 0x1b
    6a36:	89 2b       	or	r24, r25
    6a38:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a3a:	89 2b       	or	r24, r25
    6a3c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    6a3e:	89 2b       	or	r24, r25
    6a40:	88 23       	and	r24, r24
    6a42:	09 f0       	breq	.+2      	; 0x6a46 <LCD_vidWriteUnSignedInteger+0x6e>
    6a44:	6b c0       	rjmp	.+214    	; 0x6b1c <LCD_vidWriteUnSignedInteger+0x144>
    {
    	LCD_vidWriteCharacter(number+48);
    6a46:	8e 89       	ldd	r24, Y+22	; 0x16
    6a48:	80 5d       	subi	r24, 0xD0	; 208
    6a4a:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
    6a4e:	8e c0       	rjmp	.+284    	; 0x6b6c <LCD_vidWriteUnSignedInteger+0x194>
    }
    else{
   while((i<20)&&(number!=0))
   {   arr[i++]=number%10;
    6a50:	89 81       	ldd	r24, Y+1	; 0x01
    6a52:	88 2e       	mov	r8, r24
    6a54:	99 24       	eor	r9, r9
    6a56:	ae 88       	ldd	r10, Y+22	; 0x16
    6a58:	bf 88       	ldd	r11, Y+23	; 0x17
    6a5a:	c8 8c       	ldd	r12, Y+24	; 0x18
    6a5c:	d9 8c       	ldd	r13, Y+25	; 0x19
    6a5e:	ea 8c       	ldd	r14, Y+26	; 0x1a
    6a60:	fb 8c       	ldd	r15, Y+27	; 0x1b
    6a62:	0c 8d       	ldd	r16, Y+28	; 0x1c
    6a64:	1d 8d       	ldd	r17, Y+29	; 0x1d
    6a66:	2a 2d       	mov	r18, r10
    6a68:	3b 2d       	mov	r19, r11
    6a6a:	4c 2d       	mov	r20, r12
    6a6c:	5d 2d       	mov	r21, r13
    6a6e:	6e 2d       	mov	r22, r14
    6a70:	7f 2d       	mov	r23, r15
    6a72:	80 2f       	mov	r24, r16
    6a74:	91 2f       	mov	r25, r17
    6a76:	0f 2e       	mov	r0, r31
    6a78:	fa e0       	ldi	r31, 0x0A	; 10
    6a7a:	af 2e       	mov	r10, r31
    6a7c:	f0 2d       	mov	r31, r0
    6a7e:	bb 24       	eor	r11, r11
    6a80:	cc 24       	eor	r12, r12
    6a82:	dd 24       	eor	r13, r13
    6a84:	ee 24       	eor	r14, r14
    6a86:	ff 24       	eor	r15, r15
    6a88:	00 e0       	ldi	r16, 0x00	; 0
    6a8a:	10 e0       	ldi	r17, 0x00	; 0
    6a8c:	0e 94 08 07 	call	0xe10	; 0xe10 <__umoddi3>
    6a90:	a2 2e       	mov	r10, r18
    6a92:	b3 2e       	mov	r11, r19
    6a94:	c4 2e       	mov	r12, r20
    6a96:	d5 2e       	mov	r13, r21
    6a98:	e6 2e       	mov	r14, r22
    6a9a:	f7 2e       	mov	r15, r23
    6a9c:	08 2f       	mov	r16, r24
    6a9e:	19 2f       	mov	r17, r25
    6aa0:	2a 2d       	mov	r18, r10
    6aa2:	3b 2d       	mov	r19, r11
    6aa4:	4c 2d       	mov	r20, r12
    6aa6:	5d 2d       	mov	r21, r13
    6aa8:	6e 2d       	mov	r22, r14
    6aaa:	7f 2d       	mov	r23, r15
    6aac:	80 2f       	mov	r24, r16
    6aae:	91 2f       	mov	r25, r17
    6ab0:	ce 01       	movw	r24, r28
    6ab2:	02 96       	adiw	r24, 0x02	; 2
    6ab4:	fc 01       	movw	r30, r24
    6ab6:	e8 0d       	add	r30, r8
    6ab8:	f9 1d       	adc	r31, r9
    6aba:	20 83       	st	Z, r18
    6abc:	89 81       	ldd	r24, Y+1	; 0x01
    6abe:	8f 5f       	subi	r24, 0xFF	; 255
    6ac0:	89 83       	std	Y+1, r24	; 0x01

	       number/=10;
    6ac2:	ae 88       	ldd	r10, Y+22	; 0x16
    6ac4:	bf 88       	ldd	r11, Y+23	; 0x17
    6ac6:	c8 8c       	ldd	r12, Y+24	; 0x18
    6ac8:	d9 8c       	ldd	r13, Y+25	; 0x19
    6aca:	ea 8c       	ldd	r14, Y+26	; 0x1a
    6acc:	fb 8c       	ldd	r15, Y+27	; 0x1b
    6ace:	0c 8d       	ldd	r16, Y+28	; 0x1c
    6ad0:	1d 8d       	ldd	r17, Y+29	; 0x1d
    6ad2:	2a 2d       	mov	r18, r10
    6ad4:	3b 2d       	mov	r19, r11
    6ad6:	4c 2d       	mov	r20, r12
    6ad8:	5d 2d       	mov	r21, r13
    6ada:	6e 2d       	mov	r22, r14
    6adc:	7f 2d       	mov	r23, r15
    6ade:	80 2f       	mov	r24, r16
    6ae0:	91 2f       	mov	r25, r17
    6ae2:	0f 2e       	mov	r0, r31
    6ae4:	fa e0       	ldi	r31, 0x0A	; 10
    6ae6:	af 2e       	mov	r10, r31
    6ae8:	f0 2d       	mov	r31, r0
    6aea:	bb 24       	eor	r11, r11
    6aec:	cc 24       	eor	r12, r12
    6aee:	dd 24       	eor	r13, r13
    6af0:	ee 24       	eor	r14, r14
    6af2:	ff 24       	eor	r15, r15
    6af4:	00 e0       	ldi	r16, 0x00	; 0
    6af6:	10 e0       	ldi	r17, 0x00	; 0
    6af8:	0e 94 93 00 	call	0x126	; 0x126 <__udivdi3>
    6afc:	a2 2e       	mov	r10, r18
    6afe:	b3 2e       	mov	r11, r19
    6b00:	c4 2e       	mov	r12, r20
    6b02:	d5 2e       	mov	r13, r21
    6b04:	e6 2e       	mov	r14, r22
    6b06:	f7 2e       	mov	r15, r23
    6b08:	08 2f       	mov	r16, r24
    6b0a:	19 2f       	mov	r17, r25
    6b0c:	ae 8a       	std	Y+22, r10	; 0x16
    6b0e:	bf 8a       	std	Y+23, r11	; 0x17
    6b10:	c8 8e       	std	Y+24, r12	; 0x18
    6b12:	d9 8e       	std	Y+25, r13	; 0x19
    6b14:	ea 8e       	std	Y+26, r14	; 0x1a
    6b16:	fb 8e       	std	Y+27, r15	; 0x1b
    6b18:	0c 8f       	std	Y+28, r16	; 0x1c
    6b1a:	1d 8f       	std	Y+29, r17	; 0x1d
    if(number==0)
    {
    	LCD_vidWriteCharacter(number+48);
    }
    else{
   while((i<20)&&(number!=0))
    6b1c:	89 81       	ldd	r24, Y+1	; 0x01
    6b1e:	84 31       	cpi	r24, 0x14	; 20
    6b20:	10 f5       	brcc	.+68     	; 0x6b66 <LCD_vidWriteUnSignedInteger+0x18e>
    6b22:	8e 89       	ldd	r24, Y+22	; 0x16
    6b24:	9f 89       	ldd	r25, Y+23	; 0x17
    6b26:	89 2b       	or	r24, r25
    6b28:	98 8d       	ldd	r25, Y+24	; 0x18
    6b2a:	89 2b       	or	r24, r25
    6b2c:	99 8d       	ldd	r25, Y+25	; 0x19
    6b2e:	89 2b       	or	r24, r25
    6b30:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6b32:	89 2b       	or	r24, r25
    6b34:	9b 8d       	ldd	r25, Y+27	; 0x1b
    6b36:	89 2b       	or	r24, r25
    6b38:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6b3a:	89 2b       	or	r24, r25
    6b3c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    6b3e:	89 2b       	or	r24, r25
    6b40:	88 23       	and	r24, r24
    6b42:	09 f0       	breq	.+2      	; 0x6b46 <LCD_vidWriteUnSignedInteger+0x16e>
    6b44:	85 cf       	rjmp	.-246    	; 0x6a50 <LCD_vidWriteUnSignedInteger+0x78>
    6b46:	0f c0       	rjmp	.+30     	; 0x6b66 <LCD_vidWriteUnSignedInteger+0x18e>
	       number/=10;

   }

       while(i!=0){
    	LCD_vidWriteCharacter(arr[--i]+48);
    6b48:	89 81       	ldd	r24, Y+1	; 0x01
    6b4a:	81 50       	subi	r24, 0x01	; 1
    6b4c:	89 83       	std	Y+1, r24	; 0x01
    6b4e:	89 81       	ldd	r24, Y+1	; 0x01
    6b50:	28 2f       	mov	r18, r24
    6b52:	30 e0       	ldi	r19, 0x00	; 0
    6b54:	ce 01       	movw	r24, r28
    6b56:	02 96       	adiw	r24, 0x02	; 2
    6b58:	fc 01       	movw	r30, r24
    6b5a:	e2 0f       	add	r30, r18
    6b5c:	f3 1f       	adc	r31, r19
    6b5e:	80 81       	ld	r24, Z
    6b60:	80 5d       	subi	r24, 0xD0	; 208
    6b62:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>

	       number/=10;

   }

       while(i!=0){
    6b66:	89 81       	ldd	r24, Y+1	; 0x01
    6b68:	88 23       	and	r24, r24
    6b6a:	71 f7       	brne	.-36     	; 0x6b48 <LCD_vidWriteUnSignedInteger+0x170>
    	LCD_vidWriteCharacter(arr[--i]+48);

       }
    }
}
    6b6c:	6d 96       	adiw	r28, 0x1d	; 29
    6b6e:	0f b6       	in	r0, 0x3f	; 63
    6b70:	f8 94       	cli
    6b72:	de bf       	out	0x3e, r29	; 62
    6b74:	0f be       	out	0x3f, r0	; 63
    6b76:	cd bf       	out	0x3d, r28	; 61
    6b78:	cf 91       	pop	r28
    6b7a:	df 91       	pop	r29
    6b7c:	1f 91       	pop	r17
    6b7e:	0f 91       	pop	r16
    6b80:	ff 90       	pop	r15
    6b82:	ef 90       	pop	r14
    6b84:	df 90       	pop	r13
    6b86:	cf 90       	pop	r12
    6b88:	bf 90       	pop	r11
    6b8a:	af 90       	pop	r10
    6b8c:	9f 90       	pop	r9
    6b8e:	8f 90       	pop	r8
    6b90:	08 95       	ret

00006b92 <LCD_vidWriteUnSignedInteger4>:
//............................................................................................
void LCD_vidWriteUnSignedInteger4(uint64 number)
{
    6b92:	8f 92       	push	r8
    6b94:	9f 92       	push	r9
    6b96:	af 92       	push	r10
    6b98:	bf 92       	push	r11
    6b9a:	cf 92       	push	r12
    6b9c:	df 92       	push	r13
    6b9e:	ef 92       	push	r14
    6ba0:	ff 92       	push	r15
    6ba2:	0f 93       	push	r16
    6ba4:	1f 93       	push	r17
    6ba6:	df 93       	push	r29
    6ba8:	cf 93       	push	r28
    6baa:	cd b7       	in	r28, 0x3d	; 61
    6bac:	de b7       	in	r29, 0x3e	; 62
    6bae:	6d 97       	sbiw	r28, 0x1d	; 29
    6bb0:	0f b6       	in	r0, 0x3f	; 63
    6bb2:	f8 94       	cli
    6bb4:	de bf       	out	0x3e, r29	; 62
    6bb6:	0f be       	out	0x3f, r0	; 63
    6bb8:	cd bf       	out	0x3d, r28	; 61
    6bba:	2e 8b       	std	Y+22, r18	; 0x16
    6bbc:	3f 8b       	std	Y+23, r19	; 0x17
    6bbe:	48 8f       	std	Y+24, r20	; 0x18
    6bc0:	59 8f       	std	Y+25, r21	; 0x19
    6bc2:	6a 8f       	std	Y+26, r22	; 0x1a
    6bc4:	7b 8f       	std	Y+27, r23	; 0x1b
    6bc6:	8c 8f       	std	Y+28, r24	; 0x1c
    6bc8:	9d 8f       	std	Y+29, r25	; 0x1d
	uint8 arr[20]={};
    6bca:	84 e1       	ldi	r24, 0x14	; 20
    6bcc:	fe 01       	movw	r30, r28
    6bce:	32 96       	adiw	r30, 0x02	; 2
    6bd0:	df 01       	movw	r26, r30
    6bd2:	98 2f       	mov	r25, r24
    6bd4:	1d 92       	st	X+, r1
    6bd6:	9a 95       	dec	r25
    6bd8:	e9 f7       	brne	.-6      	; 0x6bd4 <LCD_vidWriteUnSignedInteger4+0x42>
    uint8 i=0;
    6bda:	19 82       	std	Y+1, r1	; 0x01

    if(number==0)
    6bdc:	8e 89       	ldd	r24, Y+22	; 0x16
    6bde:	9f 89       	ldd	r25, Y+23	; 0x17
    6be0:	89 2b       	or	r24, r25
    6be2:	98 8d       	ldd	r25, Y+24	; 0x18
    6be4:	89 2b       	or	r24, r25
    6be6:	99 8d       	ldd	r25, Y+25	; 0x19
    6be8:	89 2b       	or	r24, r25
    6bea:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6bec:	89 2b       	or	r24, r25
    6bee:	9b 8d       	ldd	r25, Y+27	; 0x1b
    6bf0:	89 2b       	or	r24, r25
    6bf2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6bf4:	89 2b       	or	r24, r25
    6bf6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    6bf8:	89 2b       	or	r24, r25
    6bfa:	88 23       	and	r24, r24
    6bfc:	09 f0       	breq	.+2      	; 0x6c00 <LCD_vidWriteUnSignedInteger4+0x6e>
    6bfe:	6b c0       	rjmp	.+214    	; 0x6cd6 <LCD_vidWriteUnSignedInteger4+0x144>
    {
    	LCD_vidWriteCharacter4(number+48);
    6c00:	8e 89       	ldd	r24, Y+22	; 0x16
    6c02:	80 5d       	subi	r24, 0xD0	; 208
    6c04:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
    6c08:	8e c0       	rjmp	.+284    	; 0x6d26 <LCD_vidWriteUnSignedInteger4+0x194>
    }
    else{
   while((i<20)&&(number!=0))
   {   arr[i++]=number%10;
    6c0a:	89 81       	ldd	r24, Y+1	; 0x01
    6c0c:	88 2e       	mov	r8, r24
    6c0e:	99 24       	eor	r9, r9
    6c10:	ae 88       	ldd	r10, Y+22	; 0x16
    6c12:	bf 88       	ldd	r11, Y+23	; 0x17
    6c14:	c8 8c       	ldd	r12, Y+24	; 0x18
    6c16:	d9 8c       	ldd	r13, Y+25	; 0x19
    6c18:	ea 8c       	ldd	r14, Y+26	; 0x1a
    6c1a:	fb 8c       	ldd	r15, Y+27	; 0x1b
    6c1c:	0c 8d       	ldd	r16, Y+28	; 0x1c
    6c1e:	1d 8d       	ldd	r17, Y+29	; 0x1d
    6c20:	2a 2d       	mov	r18, r10
    6c22:	3b 2d       	mov	r19, r11
    6c24:	4c 2d       	mov	r20, r12
    6c26:	5d 2d       	mov	r21, r13
    6c28:	6e 2d       	mov	r22, r14
    6c2a:	7f 2d       	mov	r23, r15
    6c2c:	80 2f       	mov	r24, r16
    6c2e:	91 2f       	mov	r25, r17
    6c30:	0f 2e       	mov	r0, r31
    6c32:	fa e0       	ldi	r31, 0x0A	; 10
    6c34:	af 2e       	mov	r10, r31
    6c36:	f0 2d       	mov	r31, r0
    6c38:	bb 24       	eor	r11, r11
    6c3a:	cc 24       	eor	r12, r12
    6c3c:	dd 24       	eor	r13, r13
    6c3e:	ee 24       	eor	r14, r14
    6c40:	ff 24       	eor	r15, r15
    6c42:	00 e0       	ldi	r16, 0x00	; 0
    6c44:	10 e0       	ldi	r17, 0x00	; 0
    6c46:	0e 94 08 07 	call	0xe10	; 0xe10 <__umoddi3>
    6c4a:	a2 2e       	mov	r10, r18
    6c4c:	b3 2e       	mov	r11, r19
    6c4e:	c4 2e       	mov	r12, r20
    6c50:	d5 2e       	mov	r13, r21
    6c52:	e6 2e       	mov	r14, r22
    6c54:	f7 2e       	mov	r15, r23
    6c56:	08 2f       	mov	r16, r24
    6c58:	19 2f       	mov	r17, r25
    6c5a:	2a 2d       	mov	r18, r10
    6c5c:	3b 2d       	mov	r19, r11
    6c5e:	4c 2d       	mov	r20, r12
    6c60:	5d 2d       	mov	r21, r13
    6c62:	6e 2d       	mov	r22, r14
    6c64:	7f 2d       	mov	r23, r15
    6c66:	80 2f       	mov	r24, r16
    6c68:	91 2f       	mov	r25, r17
    6c6a:	ce 01       	movw	r24, r28
    6c6c:	02 96       	adiw	r24, 0x02	; 2
    6c6e:	fc 01       	movw	r30, r24
    6c70:	e8 0d       	add	r30, r8
    6c72:	f9 1d       	adc	r31, r9
    6c74:	20 83       	st	Z, r18
    6c76:	89 81       	ldd	r24, Y+1	; 0x01
    6c78:	8f 5f       	subi	r24, 0xFF	; 255
    6c7a:	89 83       	std	Y+1, r24	; 0x01

	       number/=10;
    6c7c:	ae 88       	ldd	r10, Y+22	; 0x16
    6c7e:	bf 88       	ldd	r11, Y+23	; 0x17
    6c80:	c8 8c       	ldd	r12, Y+24	; 0x18
    6c82:	d9 8c       	ldd	r13, Y+25	; 0x19
    6c84:	ea 8c       	ldd	r14, Y+26	; 0x1a
    6c86:	fb 8c       	ldd	r15, Y+27	; 0x1b
    6c88:	0c 8d       	ldd	r16, Y+28	; 0x1c
    6c8a:	1d 8d       	ldd	r17, Y+29	; 0x1d
    6c8c:	2a 2d       	mov	r18, r10
    6c8e:	3b 2d       	mov	r19, r11
    6c90:	4c 2d       	mov	r20, r12
    6c92:	5d 2d       	mov	r21, r13
    6c94:	6e 2d       	mov	r22, r14
    6c96:	7f 2d       	mov	r23, r15
    6c98:	80 2f       	mov	r24, r16
    6c9a:	91 2f       	mov	r25, r17
    6c9c:	0f 2e       	mov	r0, r31
    6c9e:	fa e0       	ldi	r31, 0x0A	; 10
    6ca0:	af 2e       	mov	r10, r31
    6ca2:	f0 2d       	mov	r31, r0
    6ca4:	bb 24       	eor	r11, r11
    6ca6:	cc 24       	eor	r12, r12
    6ca8:	dd 24       	eor	r13, r13
    6caa:	ee 24       	eor	r14, r14
    6cac:	ff 24       	eor	r15, r15
    6cae:	00 e0       	ldi	r16, 0x00	; 0
    6cb0:	10 e0       	ldi	r17, 0x00	; 0
    6cb2:	0e 94 93 00 	call	0x126	; 0x126 <__udivdi3>
    6cb6:	a2 2e       	mov	r10, r18
    6cb8:	b3 2e       	mov	r11, r19
    6cba:	c4 2e       	mov	r12, r20
    6cbc:	d5 2e       	mov	r13, r21
    6cbe:	e6 2e       	mov	r14, r22
    6cc0:	f7 2e       	mov	r15, r23
    6cc2:	08 2f       	mov	r16, r24
    6cc4:	19 2f       	mov	r17, r25
    6cc6:	ae 8a       	std	Y+22, r10	; 0x16
    6cc8:	bf 8a       	std	Y+23, r11	; 0x17
    6cca:	c8 8e       	std	Y+24, r12	; 0x18
    6ccc:	d9 8e       	std	Y+25, r13	; 0x19
    6cce:	ea 8e       	std	Y+26, r14	; 0x1a
    6cd0:	fb 8e       	std	Y+27, r15	; 0x1b
    6cd2:	0c 8f       	std	Y+28, r16	; 0x1c
    6cd4:	1d 8f       	std	Y+29, r17	; 0x1d
    if(number==0)
    {
    	LCD_vidWriteCharacter4(number+48);
    }
    else{
   while((i<20)&&(number!=0))
    6cd6:	89 81       	ldd	r24, Y+1	; 0x01
    6cd8:	84 31       	cpi	r24, 0x14	; 20
    6cda:	10 f5       	brcc	.+68     	; 0x6d20 <LCD_vidWriteUnSignedInteger4+0x18e>
    6cdc:	8e 89       	ldd	r24, Y+22	; 0x16
    6cde:	9f 89       	ldd	r25, Y+23	; 0x17
    6ce0:	89 2b       	or	r24, r25
    6ce2:	98 8d       	ldd	r25, Y+24	; 0x18
    6ce4:	89 2b       	or	r24, r25
    6ce6:	99 8d       	ldd	r25, Y+25	; 0x19
    6ce8:	89 2b       	or	r24, r25
    6cea:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6cec:	89 2b       	or	r24, r25
    6cee:	9b 8d       	ldd	r25, Y+27	; 0x1b
    6cf0:	89 2b       	or	r24, r25
    6cf2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6cf4:	89 2b       	or	r24, r25
    6cf6:	9d 8d       	ldd	r25, Y+29	; 0x1d
    6cf8:	89 2b       	or	r24, r25
    6cfa:	88 23       	and	r24, r24
    6cfc:	09 f0       	breq	.+2      	; 0x6d00 <LCD_vidWriteUnSignedInteger4+0x16e>
    6cfe:	85 cf       	rjmp	.-246    	; 0x6c0a <LCD_vidWriteUnSignedInteger4+0x78>
    6d00:	0f c0       	rjmp	.+30     	; 0x6d20 <LCD_vidWriteUnSignedInteger4+0x18e>
	       number/=10;

   }

       while(i!=0){
    	LCD_vidWriteCharacter4(arr[--i]+48);
    6d02:	89 81       	ldd	r24, Y+1	; 0x01
    6d04:	81 50       	subi	r24, 0x01	; 1
    6d06:	89 83       	std	Y+1, r24	; 0x01
    6d08:	89 81       	ldd	r24, Y+1	; 0x01
    6d0a:	28 2f       	mov	r18, r24
    6d0c:	30 e0       	ldi	r19, 0x00	; 0
    6d0e:	ce 01       	movw	r24, r28
    6d10:	02 96       	adiw	r24, 0x02	; 2
    6d12:	fc 01       	movw	r30, r24
    6d14:	e2 0f       	add	r30, r18
    6d16:	f3 1f       	adc	r31, r19
    6d18:	80 81       	ld	r24, Z
    6d1a:	80 5d       	subi	r24, 0xD0	; 208
    6d1c:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>

	       number/=10;

   }

       while(i!=0){
    6d20:	89 81       	ldd	r24, Y+1	; 0x01
    6d22:	88 23       	and	r24, r24
    6d24:	71 f7       	brne	.-36     	; 0x6d02 <LCD_vidWriteUnSignedInteger4+0x170>
    	LCD_vidWriteCharacter4(arr[--i]+48);

       }
    }
}
    6d26:	6d 96       	adiw	r28, 0x1d	; 29
    6d28:	0f b6       	in	r0, 0x3f	; 63
    6d2a:	f8 94       	cli
    6d2c:	de bf       	out	0x3e, r29	; 62
    6d2e:	0f be       	out	0x3f, r0	; 63
    6d30:	cd bf       	out	0x3d, r28	; 61
    6d32:	cf 91       	pop	r28
    6d34:	df 91       	pop	r29
    6d36:	1f 91       	pop	r17
    6d38:	0f 91       	pop	r16
    6d3a:	ff 90       	pop	r15
    6d3c:	ef 90       	pop	r14
    6d3e:	df 90       	pop	r13
    6d40:	cf 90       	pop	r12
    6d42:	bf 90       	pop	r11
    6d44:	af 90       	pop	r10
    6d46:	9f 90       	pop	r9
    6d48:	8f 90       	pop	r8
    6d4a:	08 95       	ret

00006d4c <LCD_vidWriteSignedInteger>:
//......................................................................................
void LCD_vidWriteSignedInteger(sint64 s64SignedNumCpy)
{
    6d4c:	af 92       	push	r10
    6d4e:	bf 92       	push	r11
    6d50:	cf 92       	push	r12
    6d52:	df 92       	push	r13
    6d54:	ef 92       	push	r14
    6d56:	ff 92       	push	r15
    6d58:	0f 93       	push	r16
    6d5a:	1f 93       	push	r17
    6d5c:	df 93       	push	r29
    6d5e:	cf 93       	push	r28
    6d60:	cd b7       	in	r28, 0x3d	; 61
    6d62:	de b7       	in	r29, 0x3e	; 62
    6d64:	ec 97       	sbiw	r28, 0x3c	; 60
    6d66:	0f b6       	in	r0, 0x3f	; 63
    6d68:	f8 94       	cli
    6d6a:	de bf       	out	0x3e, r29	; 62
    6d6c:	0f be       	out	0x3f, r0	; 63
    6d6e:	cd bf       	out	0x3d, r28	; 61
    6d70:	29 87       	std	Y+9, r18	; 0x09
    6d72:	3a 87       	std	Y+10, r19	; 0x0a
    6d74:	4b 87       	std	Y+11, r20	; 0x0b
    6d76:	5c 87       	std	Y+12, r21	; 0x0c
    6d78:	6d 87       	std	Y+13, r22	; 0x0d
    6d7a:	7e 87       	std	Y+14, r23	; 0x0e
    6d7c:	8f 87       	std	Y+15, r24	; 0x0f
    6d7e:	98 8b       	std	Y+16, r25	; 0x10
	uint64 u64UnsignedNumCpy=0;
    6d80:	19 82       	std	Y+1, r1	; 0x01
    6d82:	1a 82       	std	Y+2, r1	; 0x02
    6d84:	1b 82       	std	Y+3, r1	; 0x03
    6d86:	1c 82       	std	Y+4, r1	; 0x04
    6d88:	1d 82       	std	Y+5, r1	; 0x05
    6d8a:	1e 82       	std	Y+6, r1	; 0x06
    6d8c:	1f 82       	std	Y+7, r1	; 0x07
    6d8e:	18 86       	std	Y+8, r1	; 0x08
	if(s64SignedNumCpy<(sint64)0)
    6d90:	88 89       	ldd	r24, Y+16	; 0x10
    6d92:	88 23       	and	r24, r24
    6d94:	d4 f0       	brlt	.+52     	; 0x6dca <LCD_vidWriteSignedInteger+0x7e>
    6d96:	88 89       	ldd	r24, Y+16	; 0x10
    6d98:	88 23       	and	r24, r24
    6d9a:	09 f0       	breq	.+2      	; 0x6d9e <LCD_vidWriteSignedInteger+0x52>
    6d9c:	fd c0       	rjmp	.+506    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6d9e:	8f 85       	ldd	r24, Y+15	; 0x0f
    6da0:	88 23       	and	r24, r24
    6da2:	09 f0       	breq	.+2      	; 0x6da6 <LCD_vidWriteSignedInteger+0x5a>
    6da4:	f9 c0       	rjmp	.+498    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6da6:	8e 85       	ldd	r24, Y+14	; 0x0e
    6da8:	88 23       	and	r24, r24
    6daa:	09 f0       	breq	.+2      	; 0x6dae <LCD_vidWriteSignedInteger+0x62>
    6dac:	f5 c0       	rjmp	.+490    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6dae:	8d 85       	ldd	r24, Y+13	; 0x0d
    6db0:	88 23       	and	r24, r24
    6db2:	09 f0       	breq	.+2      	; 0x6db6 <LCD_vidWriteSignedInteger+0x6a>
    6db4:	f1 c0       	rjmp	.+482    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6db6:	8c 85       	ldd	r24, Y+12	; 0x0c
    6db8:	88 23       	and	r24, r24
    6dba:	09 f0       	breq	.+2      	; 0x6dbe <LCD_vidWriteSignedInteger+0x72>
    6dbc:	ed c0       	rjmp	.+474    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6dbe:	8b 85       	ldd	r24, Y+11	; 0x0b
    6dc0:	88 23       	and	r24, r24
    6dc2:	09 f0       	breq	.+2      	; 0x6dc6 <LCD_vidWriteSignedInteger+0x7a>
    6dc4:	e9 c0       	rjmp	.+466    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
    6dc6:	8a 85       	ldd	r24, Y+10	; 0x0a
    6dc8:	e7 c0       	rjmp	.+462    	; 0x6f98 <LCD_vidWriteSignedInteger+0x24c>
	{
		u64UnsignedNumCpy=s64SignedNumCpy*(-1);
    6dca:	1a 8a       	std	Y+18, r1	; 0x12
    6dcc:	1b 8a       	std	Y+19, r1	; 0x13
    6dce:	1c 8a       	std	Y+20, r1	; 0x14
    6dd0:	1d 8a       	std	Y+21, r1	; 0x15
    6dd2:	1e 8a       	std	Y+22, r1	; 0x16
    6dd4:	1f 8a       	std	Y+23, r1	; 0x17
    6dd6:	18 8e       	std	Y+24, r1	; 0x18
    6dd8:	19 8e       	std	Y+25, r1	; 0x19
    6dda:	99 85       	ldd	r25, Y+9	; 0x09
    6ddc:	9a 8f       	std	Y+26, r25	; 0x1a
    6dde:	8a 85       	ldd	r24, Y+10	; 0x0a
    6de0:	8b 8f       	std	Y+27, r24	; 0x1b
    6de2:	9b 85       	ldd	r25, Y+11	; 0x0b
    6de4:	9c 8f       	std	Y+28, r25	; 0x1c
    6de6:	8c 85       	ldd	r24, Y+12	; 0x0c
    6de8:	8d 8f       	std	Y+29, r24	; 0x1d
    6dea:	9d 85       	ldd	r25, Y+13	; 0x0d
    6dec:	9e 8f       	std	Y+30, r25	; 0x1e
    6dee:	8e 85       	ldd	r24, Y+14	; 0x0e
    6df0:	8f 8f       	std	Y+31, r24	; 0x1f
    6df2:	9f 85       	ldd	r25, Y+15	; 0x0f
    6df4:	98 a3       	std	Y+32, r25	; 0x20
    6df6:	88 89       	ldd	r24, Y+16	; 0x10
    6df8:	89 a3       	std	Y+33, r24	; 0x21
    6dfa:	9a 89       	ldd	r25, Y+18	; 0x12
    6dfc:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6dfe:	98 1b       	sub	r25, r24
    6e00:	9a a3       	std	Y+34, r25	; 0x22
    6e02:	91 e0       	ldi	r25, 0x01	; 1
    6e04:	9a a7       	std	Y+42, r25	; 0x2a
    6e06:	8a a1       	ldd	r24, Y+34	; 0x22
    6e08:	9a 89       	ldd	r25, Y+18	; 0x12
    6e0a:	98 17       	cp	r25, r24
    6e0c:	08 f0       	brcs	.+2      	; 0x6e10 <LCD_vidWriteSignedInteger+0xc4>
    6e0e:	1a a6       	std	Y+42, r1	; 0x2a
    6e10:	8b 89       	ldd	r24, Y+19	; 0x13
    6e12:	9b 8d       	ldd	r25, Y+27	; 0x1b
    6e14:	89 1b       	sub	r24, r25
    6e16:	8b a3       	std	Y+35, r24	; 0x23
    6e18:	81 e0       	ldi	r24, 0x01	; 1
    6e1a:	8b a7       	std	Y+43, r24	; 0x2b
    6e1c:	9b a1       	ldd	r25, Y+35	; 0x23
    6e1e:	8b 89       	ldd	r24, Y+19	; 0x13
    6e20:	89 17       	cp	r24, r25
    6e22:	08 f0       	brcs	.+2      	; 0x6e26 <LCD_vidWriteSignedInteger+0xda>
    6e24:	1b a6       	std	Y+43, r1	; 0x2b
    6e26:	9b a1       	ldd	r25, Y+35	; 0x23
    6e28:	8a a5       	ldd	r24, Y+42	; 0x2a
    6e2a:	98 1b       	sub	r25, r24
    6e2c:	9c a7       	std	Y+44, r25	; 0x2c
    6e2e:	91 e0       	ldi	r25, 0x01	; 1
    6e30:	9d a7       	std	Y+45, r25	; 0x2d
    6e32:	8c a5       	ldd	r24, Y+44	; 0x2c
    6e34:	9b a1       	ldd	r25, Y+35	; 0x23
    6e36:	98 17       	cp	r25, r24
    6e38:	08 f0       	brcs	.+2      	; 0x6e3c <LCD_vidWriteSignedInteger+0xf0>
    6e3a:	1d a6       	std	Y+45, r1	; 0x2d
    6e3c:	8b a5       	ldd	r24, Y+43	; 0x2b
    6e3e:	9d a5       	ldd	r25, Y+45	; 0x2d
    6e40:	89 2b       	or	r24, r25
    6e42:	8b a7       	std	Y+43, r24	; 0x2b
    6e44:	8c a5       	ldd	r24, Y+44	; 0x2c
    6e46:	8b a3       	std	Y+35, r24	; 0x23
    6e48:	9c 89       	ldd	r25, Y+20	; 0x14
    6e4a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    6e4c:	98 1b       	sub	r25, r24
    6e4e:	9c a3       	std	Y+36, r25	; 0x24
    6e50:	91 e0       	ldi	r25, 0x01	; 1
    6e52:	9e a7       	std	Y+46, r25	; 0x2e
    6e54:	8c a1       	ldd	r24, Y+36	; 0x24
    6e56:	9c 89       	ldd	r25, Y+20	; 0x14
    6e58:	98 17       	cp	r25, r24
    6e5a:	08 f0       	brcs	.+2      	; 0x6e5e <LCD_vidWriteSignedInteger+0x112>
    6e5c:	1e a6       	std	Y+46, r1	; 0x2e
    6e5e:	8c a1       	ldd	r24, Y+36	; 0x24
    6e60:	9b a5       	ldd	r25, Y+43	; 0x2b
    6e62:	89 1b       	sub	r24, r25
    6e64:	8f a7       	std	Y+47, r24	; 0x2f
    6e66:	81 e0       	ldi	r24, 0x01	; 1
    6e68:	88 ab       	std	Y+48, r24	; 0x30
    6e6a:	9f a5       	ldd	r25, Y+47	; 0x2f
    6e6c:	8c a1       	ldd	r24, Y+36	; 0x24
    6e6e:	89 17       	cp	r24, r25
    6e70:	08 f0       	brcs	.+2      	; 0x6e74 <LCD_vidWriteSignedInteger+0x128>
    6e72:	18 aa       	std	Y+48, r1	; 0x30
    6e74:	9e a5       	ldd	r25, Y+46	; 0x2e
    6e76:	88 a9       	ldd	r24, Y+48	; 0x30
    6e78:	98 2b       	or	r25, r24
    6e7a:	9e a7       	std	Y+46, r25	; 0x2e
    6e7c:	9f a5       	ldd	r25, Y+47	; 0x2f
    6e7e:	9c a3       	std	Y+36, r25	; 0x24
    6e80:	8d 89       	ldd	r24, Y+21	; 0x15
    6e82:	9d 8d       	ldd	r25, Y+29	; 0x1d
    6e84:	89 1b       	sub	r24, r25
    6e86:	8d a3       	std	Y+37, r24	; 0x25
    6e88:	81 e0       	ldi	r24, 0x01	; 1
    6e8a:	89 ab       	std	Y+49, r24	; 0x31
    6e8c:	9d a1       	ldd	r25, Y+37	; 0x25
    6e8e:	8d 89       	ldd	r24, Y+21	; 0x15
    6e90:	89 17       	cp	r24, r25
    6e92:	08 f0       	brcs	.+2      	; 0x6e96 <LCD_vidWriteSignedInteger+0x14a>
    6e94:	19 aa       	std	Y+49, r1	; 0x31
    6e96:	9d a1       	ldd	r25, Y+37	; 0x25
    6e98:	8e a5       	ldd	r24, Y+46	; 0x2e
    6e9a:	98 1b       	sub	r25, r24
    6e9c:	9a ab       	std	Y+50, r25	; 0x32
    6e9e:	91 e0       	ldi	r25, 0x01	; 1
    6ea0:	9b ab       	std	Y+51, r25	; 0x33
    6ea2:	8a a9       	ldd	r24, Y+50	; 0x32
    6ea4:	9d a1       	ldd	r25, Y+37	; 0x25
    6ea6:	98 17       	cp	r25, r24
    6ea8:	08 f0       	brcs	.+2      	; 0x6eac <LCD_vidWriteSignedInteger+0x160>
    6eaa:	1b aa       	std	Y+51, r1	; 0x33
    6eac:	89 a9       	ldd	r24, Y+49	; 0x31
    6eae:	9b a9       	ldd	r25, Y+51	; 0x33
    6eb0:	89 2b       	or	r24, r25
    6eb2:	89 ab       	std	Y+49, r24	; 0x31
    6eb4:	8a a9       	ldd	r24, Y+50	; 0x32
    6eb6:	8d a3       	std	Y+37, r24	; 0x25
    6eb8:	9e 89       	ldd	r25, Y+22	; 0x16
    6eba:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6ebc:	98 1b       	sub	r25, r24
    6ebe:	9e a3       	std	Y+38, r25	; 0x26
    6ec0:	91 e0       	ldi	r25, 0x01	; 1
    6ec2:	9c ab       	std	Y+52, r25	; 0x34
    6ec4:	8e a1       	ldd	r24, Y+38	; 0x26
    6ec6:	9e 89       	ldd	r25, Y+22	; 0x16
    6ec8:	98 17       	cp	r25, r24
    6eca:	08 f0       	brcs	.+2      	; 0x6ece <LCD_vidWriteSignedInteger+0x182>
    6ecc:	1c aa       	std	Y+52, r1	; 0x34
    6ece:	8e a1       	ldd	r24, Y+38	; 0x26
    6ed0:	99 a9       	ldd	r25, Y+49	; 0x31
    6ed2:	89 1b       	sub	r24, r25
    6ed4:	8d ab       	std	Y+53, r24	; 0x35
    6ed6:	81 e0       	ldi	r24, 0x01	; 1
    6ed8:	8e ab       	std	Y+54, r24	; 0x36
    6eda:	9d a9       	ldd	r25, Y+53	; 0x35
    6edc:	8e a1       	ldd	r24, Y+38	; 0x26
    6ede:	89 17       	cp	r24, r25
    6ee0:	08 f0       	brcs	.+2      	; 0x6ee4 <LCD_vidWriteSignedInteger+0x198>
    6ee2:	1e aa       	std	Y+54, r1	; 0x36
    6ee4:	9c a9       	ldd	r25, Y+52	; 0x34
    6ee6:	8e a9       	ldd	r24, Y+54	; 0x36
    6ee8:	98 2b       	or	r25, r24
    6eea:	9c ab       	std	Y+52, r25	; 0x34
    6eec:	9d a9       	ldd	r25, Y+53	; 0x35
    6eee:	9e a3       	std	Y+38, r25	; 0x26
    6ef0:	8f 89       	ldd	r24, Y+23	; 0x17
    6ef2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    6ef4:	89 1b       	sub	r24, r25
    6ef6:	8f a3       	std	Y+39, r24	; 0x27
    6ef8:	81 e0       	ldi	r24, 0x01	; 1
    6efa:	8f ab       	std	Y+55, r24	; 0x37
    6efc:	9f a1       	ldd	r25, Y+39	; 0x27
    6efe:	8f 89       	ldd	r24, Y+23	; 0x17
    6f00:	89 17       	cp	r24, r25
    6f02:	08 f0       	brcs	.+2      	; 0x6f06 <LCD_vidWriteSignedInteger+0x1ba>
    6f04:	1f aa       	std	Y+55, r1	; 0x37
    6f06:	9f a1       	ldd	r25, Y+39	; 0x27
    6f08:	8c a9       	ldd	r24, Y+52	; 0x34
    6f0a:	98 1b       	sub	r25, r24
    6f0c:	98 af       	std	Y+56, r25	; 0x38
    6f0e:	91 e0       	ldi	r25, 0x01	; 1
    6f10:	99 af       	std	Y+57, r25	; 0x39
    6f12:	88 ad       	ldd	r24, Y+56	; 0x38
    6f14:	9f a1       	ldd	r25, Y+39	; 0x27
    6f16:	98 17       	cp	r25, r24
    6f18:	08 f0       	brcs	.+2      	; 0x6f1c <LCD_vidWriteSignedInteger+0x1d0>
    6f1a:	19 ae       	std	Y+57, r1	; 0x39
    6f1c:	8f a9       	ldd	r24, Y+55	; 0x37
    6f1e:	99 ad       	ldd	r25, Y+57	; 0x39
    6f20:	89 2b       	or	r24, r25
    6f22:	8f ab       	std	Y+55, r24	; 0x37
    6f24:	88 ad       	ldd	r24, Y+56	; 0x38
    6f26:	8f a3       	std	Y+39, r24	; 0x27
    6f28:	98 8d       	ldd	r25, Y+24	; 0x18
    6f2a:	88 a1       	ldd	r24, Y+32	; 0x20
    6f2c:	98 1b       	sub	r25, r24
    6f2e:	98 a7       	std	Y+40, r25	; 0x28
    6f30:	91 e0       	ldi	r25, 0x01	; 1
    6f32:	9a af       	std	Y+58, r25	; 0x3a
    6f34:	88 a5       	ldd	r24, Y+40	; 0x28
    6f36:	98 8d       	ldd	r25, Y+24	; 0x18
    6f38:	98 17       	cp	r25, r24
    6f3a:	08 f0       	brcs	.+2      	; 0x6f3e <LCD_vidWriteSignedInteger+0x1f2>
    6f3c:	1a ae       	std	Y+58, r1	; 0x3a
    6f3e:	88 a5       	ldd	r24, Y+40	; 0x28
    6f40:	9f a9       	ldd	r25, Y+55	; 0x37
    6f42:	89 1b       	sub	r24, r25
    6f44:	8b af       	std	Y+59, r24	; 0x3b
    6f46:	81 e0       	ldi	r24, 0x01	; 1
    6f48:	8c af       	std	Y+60, r24	; 0x3c
    6f4a:	9b ad       	ldd	r25, Y+59	; 0x3b
    6f4c:	88 a5       	ldd	r24, Y+40	; 0x28
    6f4e:	89 17       	cp	r24, r25
    6f50:	08 f0       	brcs	.+2      	; 0x6f54 <LCD_vidWriteSignedInteger+0x208>
    6f52:	1c ae       	std	Y+60, r1	; 0x3c
    6f54:	9a ad       	ldd	r25, Y+58	; 0x3a
    6f56:	8c ad       	ldd	r24, Y+60	; 0x3c
    6f58:	98 2b       	or	r25, r24
    6f5a:	9a af       	std	Y+58, r25	; 0x3a
    6f5c:	9b ad       	ldd	r25, Y+59	; 0x3b
    6f5e:	98 a7       	std	Y+40, r25	; 0x28
    6f60:	89 8d       	ldd	r24, Y+25	; 0x19
    6f62:	99 a1       	ldd	r25, Y+33	; 0x21
    6f64:	89 1b       	sub	r24, r25
    6f66:	89 a7       	std	Y+41, r24	; 0x29
    6f68:	89 a5       	ldd	r24, Y+41	; 0x29
    6f6a:	9a ad       	ldd	r25, Y+58	; 0x3a
    6f6c:	89 1b       	sub	r24, r25
    6f6e:	89 a7       	std	Y+41, r24	; 0x29
    6f70:	2a a1       	ldd	r18, Y+34	; 0x22
    6f72:	3b a1       	ldd	r19, Y+35	; 0x23
    6f74:	4c a1       	ldd	r20, Y+36	; 0x24
    6f76:	5d a1       	ldd	r21, Y+37	; 0x25
    6f78:	6e a1       	ldd	r22, Y+38	; 0x26
    6f7a:	7f a1       	ldd	r23, Y+39	; 0x27
    6f7c:	88 a5       	ldd	r24, Y+40	; 0x28
    6f7e:	99 a5       	ldd	r25, Y+41	; 0x29
    6f80:	29 83       	std	Y+1, r18	; 0x01
    6f82:	3a 83       	std	Y+2, r19	; 0x02
    6f84:	4b 83       	std	Y+3, r20	; 0x03
    6f86:	5c 83       	std	Y+4, r21	; 0x04
    6f88:	6d 83       	std	Y+5, r22	; 0x05
    6f8a:	7e 83       	std	Y+6, r23	; 0x06
    6f8c:	8f 83       	std	Y+7, r24	; 0x07
    6f8e:	98 87       	std	Y+8, r25	; 0x08
        LCD_vidWriteCharacter('-');
    6f90:	8d e2       	ldi	r24, 0x2D	; 45
    6f92:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
    6f96:	10 c0       	rjmp	.+32     	; 0x6fb8 <LCD_vidWriteSignedInteger+0x26c>
	}
	else
	{
		u64UnsignedNumCpy=s64SignedNumCpy;
    6f98:	89 85       	ldd	r24, Y+9	; 0x09
    6f9a:	89 83       	std	Y+1, r24	; 0x01
    6f9c:	8a 85       	ldd	r24, Y+10	; 0x0a
    6f9e:	8a 83       	std	Y+2, r24	; 0x02
    6fa0:	8b 85       	ldd	r24, Y+11	; 0x0b
    6fa2:	8b 83       	std	Y+3, r24	; 0x03
    6fa4:	8c 85       	ldd	r24, Y+12	; 0x0c
    6fa6:	8c 83       	std	Y+4, r24	; 0x04
    6fa8:	8d 85       	ldd	r24, Y+13	; 0x0d
    6faa:	8d 83       	std	Y+5, r24	; 0x05
    6fac:	8e 85       	ldd	r24, Y+14	; 0x0e
    6fae:	8e 83       	std	Y+6, r24	; 0x06
    6fb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    6fb2:	8f 83       	std	Y+7, r24	; 0x07
    6fb4:	88 89       	ldd	r24, Y+16	; 0x10
    6fb6:	88 87       	std	Y+8, r24	; 0x08
	}

	LCD_vidWriteUnSignedInteger(u64UnsignedNumCpy);
    6fb8:	a9 80       	ldd	r10, Y+1	; 0x01
    6fba:	ba 80       	ldd	r11, Y+2	; 0x02
    6fbc:	cb 80       	ldd	r12, Y+3	; 0x03
    6fbe:	dc 80       	ldd	r13, Y+4	; 0x04
    6fc0:	ed 80       	ldd	r14, Y+5	; 0x05
    6fc2:	fe 80       	ldd	r15, Y+6	; 0x06
    6fc4:	0f 81       	ldd	r16, Y+7	; 0x07
    6fc6:	18 85       	ldd	r17, Y+8	; 0x08
    6fc8:	2a 2d       	mov	r18, r10
    6fca:	3b 2d       	mov	r19, r11
    6fcc:	4c 2d       	mov	r20, r12
    6fce:	5d 2d       	mov	r21, r13
    6fd0:	6e 2d       	mov	r22, r14
    6fd2:	7f 2d       	mov	r23, r15
    6fd4:	80 2f       	mov	r24, r16
    6fd6:	91 2f       	mov	r25, r17
    6fd8:	0e 94 ec 34 	call	0x69d8	; 0x69d8 <LCD_vidWriteUnSignedInteger>


}
    6fdc:	ec 96       	adiw	r28, 0x3c	; 60
    6fde:	0f b6       	in	r0, 0x3f	; 63
    6fe0:	f8 94       	cli
    6fe2:	de bf       	out	0x3e, r29	; 62
    6fe4:	0f be       	out	0x3f, r0	; 63
    6fe6:	cd bf       	out	0x3d, r28	; 61
    6fe8:	cf 91       	pop	r28
    6fea:	df 91       	pop	r29
    6fec:	1f 91       	pop	r17
    6fee:	0f 91       	pop	r16
    6ff0:	ff 90       	pop	r15
    6ff2:	ef 90       	pop	r14
    6ff4:	df 90       	pop	r13
    6ff6:	cf 90       	pop	r12
    6ff8:	bf 90       	pop	r11
    6ffa:	af 90       	pop	r10
    6ffc:	08 95       	ret

00006ffe <LCD_vidWriteSignedInteger4>:
//......................................................................................
void LCD_vidWriteSignedInteger4(sint64 s64SignedNumCpy)
{
    6ffe:	af 92       	push	r10
    7000:	bf 92       	push	r11
    7002:	cf 92       	push	r12
    7004:	df 92       	push	r13
    7006:	ef 92       	push	r14
    7008:	ff 92       	push	r15
    700a:	0f 93       	push	r16
    700c:	1f 93       	push	r17
    700e:	df 93       	push	r29
    7010:	cf 93       	push	r28
    7012:	cd b7       	in	r28, 0x3d	; 61
    7014:	de b7       	in	r29, 0x3e	; 62
    7016:	ec 97       	sbiw	r28, 0x3c	; 60
    7018:	0f b6       	in	r0, 0x3f	; 63
    701a:	f8 94       	cli
    701c:	de bf       	out	0x3e, r29	; 62
    701e:	0f be       	out	0x3f, r0	; 63
    7020:	cd bf       	out	0x3d, r28	; 61
    7022:	29 87       	std	Y+9, r18	; 0x09
    7024:	3a 87       	std	Y+10, r19	; 0x0a
    7026:	4b 87       	std	Y+11, r20	; 0x0b
    7028:	5c 87       	std	Y+12, r21	; 0x0c
    702a:	6d 87       	std	Y+13, r22	; 0x0d
    702c:	7e 87       	std	Y+14, r23	; 0x0e
    702e:	8f 87       	std	Y+15, r24	; 0x0f
    7030:	98 8b       	std	Y+16, r25	; 0x10
	uint64 u64UnsignedNumCpy=0;
    7032:	19 82       	std	Y+1, r1	; 0x01
    7034:	1a 82       	std	Y+2, r1	; 0x02
    7036:	1b 82       	std	Y+3, r1	; 0x03
    7038:	1c 82       	std	Y+4, r1	; 0x04
    703a:	1d 82       	std	Y+5, r1	; 0x05
    703c:	1e 82       	std	Y+6, r1	; 0x06
    703e:	1f 82       	std	Y+7, r1	; 0x07
    7040:	18 86       	std	Y+8, r1	; 0x08
		if(s64SignedNumCpy<(sint64)0)
    7042:	88 89       	ldd	r24, Y+16	; 0x10
    7044:	88 23       	and	r24, r24
    7046:	d4 f0       	brlt	.+52     	; 0x707c <LCD_vidWriteSignedInteger4+0x7e>
    7048:	88 89       	ldd	r24, Y+16	; 0x10
    704a:	88 23       	and	r24, r24
    704c:	09 f0       	breq	.+2      	; 0x7050 <LCD_vidWriteSignedInteger4+0x52>
    704e:	fd c0       	rjmp	.+506    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7050:	8f 85       	ldd	r24, Y+15	; 0x0f
    7052:	88 23       	and	r24, r24
    7054:	09 f0       	breq	.+2      	; 0x7058 <LCD_vidWriteSignedInteger4+0x5a>
    7056:	f9 c0       	rjmp	.+498    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7058:	8e 85       	ldd	r24, Y+14	; 0x0e
    705a:	88 23       	and	r24, r24
    705c:	09 f0       	breq	.+2      	; 0x7060 <LCD_vidWriteSignedInteger4+0x62>
    705e:	f5 c0       	rjmp	.+490    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7060:	8d 85       	ldd	r24, Y+13	; 0x0d
    7062:	88 23       	and	r24, r24
    7064:	09 f0       	breq	.+2      	; 0x7068 <LCD_vidWriteSignedInteger4+0x6a>
    7066:	f1 c0       	rjmp	.+482    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7068:	8c 85       	ldd	r24, Y+12	; 0x0c
    706a:	88 23       	and	r24, r24
    706c:	09 f0       	breq	.+2      	; 0x7070 <LCD_vidWriteSignedInteger4+0x72>
    706e:	ed c0       	rjmp	.+474    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7070:	8b 85       	ldd	r24, Y+11	; 0x0b
    7072:	88 23       	and	r24, r24
    7074:	09 f0       	breq	.+2      	; 0x7078 <LCD_vidWriteSignedInteger4+0x7a>
    7076:	e9 c0       	rjmp	.+466    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
    7078:	8a 85       	ldd	r24, Y+10	; 0x0a
    707a:	e7 c0       	rjmp	.+462    	; 0x724a <LCD_vidWriteSignedInteger4+0x24c>
		{
			u64UnsignedNumCpy=s64SignedNumCpy*(-1);
    707c:	1a 8a       	std	Y+18, r1	; 0x12
    707e:	1b 8a       	std	Y+19, r1	; 0x13
    7080:	1c 8a       	std	Y+20, r1	; 0x14
    7082:	1d 8a       	std	Y+21, r1	; 0x15
    7084:	1e 8a       	std	Y+22, r1	; 0x16
    7086:	1f 8a       	std	Y+23, r1	; 0x17
    7088:	18 8e       	std	Y+24, r1	; 0x18
    708a:	19 8e       	std	Y+25, r1	; 0x19
    708c:	99 85       	ldd	r25, Y+9	; 0x09
    708e:	9a 8f       	std	Y+26, r25	; 0x1a
    7090:	8a 85       	ldd	r24, Y+10	; 0x0a
    7092:	8b 8f       	std	Y+27, r24	; 0x1b
    7094:	9b 85       	ldd	r25, Y+11	; 0x0b
    7096:	9c 8f       	std	Y+28, r25	; 0x1c
    7098:	8c 85       	ldd	r24, Y+12	; 0x0c
    709a:	8d 8f       	std	Y+29, r24	; 0x1d
    709c:	9d 85       	ldd	r25, Y+13	; 0x0d
    709e:	9e 8f       	std	Y+30, r25	; 0x1e
    70a0:	8e 85       	ldd	r24, Y+14	; 0x0e
    70a2:	8f 8f       	std	Y+31, r24	; 0x1f
    70a4:	9f 85       	ldd	r25, Y+15	; 0x0f
    70a6:	98 a3       	std	Y+32, r25	; 0x20
    70a8:	88 89       	ldd	r24, Y+16	; 0x10
    70aa:	89 a3       	std	Y+33, r24	; 0x21
    70ac:	9a 89       	ldd	r25, Y+18	; 0x12
    70ae:	8a 8d       	ldd	r24, Y+26	; 0x1a
    70b0:	98 1b       	sub	r25, r24
    70b2:	9a a3       	std	Y+34, r25	; 0x22
    70b4:	91 e0       	ldi	r25, 0x01	; 1
    70b6:	9a a7       	std	Y+42, r25	; 0x2a
    70b8:	8a a1       	ldd	r24, Y+34	; 0x22
    70ba:	9a 89       	ldd	r25, Y+18	; 0x12
    70bc:	98 17       	cp	r25, r24
    70be:	08 f0       	brcs	.+2      	; 0x70c2 <LCD_vidWriteSignedInteger4+0xc4>
    70c0:	1a a6       	std	Y+42, r1	; 0x2a
    70c2:	8b 89       	ldd	r24, Y+19	; 0x13
    70c4:	9b 8d       	ldd	r25, Y+27	; 0x1b
    70c6:	89 1b       	sub	r24, r25
    70c8:	8b a3       	std	Y+35, r24	; 0x23
    70ca:	81 e0       	ldi	r24, 0x01	; 1
    70cc:	8b a7       	std	Y+43, r24	; 0x2b
    70ce:	9b a1       	ldd	r25, Y+35	; 0x23
    70d0:	8b 89       	ldd	r24, Y+19	; 0x13
    70d2:	89 17       	cp	r24, r25
    70d4:	08 f0       	brcs	.+2      	; 0x70d8 <LCD_vidWriteSignedInteger4+0xda>
    70d6:	1b a6       	std	Y+43, r1	; 0x2b
    70d8:	9b a1       	ldd	r25, Y+35	; 0x23
    70da:	8a a5       	ldd	r24, Y+42	; 0x2a
    70dc:	98 1b       	sub	r25, r24
    70de:	9c a7       	std	Y+44, r25	; 0x2c
    70e0:	91 e0       	ldi	r25, 0x01	; 1
    70e2:	9d a7       	std	Y+45, r25	; 0x2d
    70e4:	8c a5       	ldd	r24, Y+44	; 0x2c
    70e6:	9b a1       	ldd	r25, Y+35	; 0x23
    70e8:	98 17       	cp	r25, r24
    70ea:	08 f0       	brcs	.+2      	; 0x70ee <LCD_vidWriteSignedInteger4+0xf0>
    70ec:	1d a6       	std	Y+45, r1	; 0x2d
    70ee:	8b a5       	ldd	r24, Y+43	; 0x2b
    70f0:	9d a5       	ldd	r25, Y+45	; 0x2d
    70f2:	89 2b       	or	r24, r25
    70f4:	8b a7       	std	Y+43, r24	; 0x2b
    70f6:	8c a5       	ldd	r24, Y+44	; 0x2c
    70f8:	8b a3       	std	Y+35, r24	; 0x23
    70fa:	9c 89       	ldd	r25, Y+20	; 0x14
    70fc:	8c 8d       	ldd	r24, Y+28	; 0x1c
    70fe:	98 1b       	sub	r25, r24
    7100:	9c a3       	std	Y+36, r25	; 0x24
    7102:	91 e0       	ldi	r25, 0x01	; 1
    7104:	9e a7       	std	Y+46, r25	; 0x2e
    7106:	8c a1       	ldd	r24, Y+36	; 0x24
    7108:	9c 89       	ldd	r25, Y+20	; 0x14
    710a:	98 17       	cp	r25, r24
    710c:	08 f0       	brcs	.+2      	; 0x7110 <LCD_vidWriteSignedInteger4+0x112>
    710e:	1e a6       	std	Y+46, r1	; 0x2e
    7110:	8c a1       	ldd	r24, Y+36	; 0x24
    7112:	9b a5       	ldd	r25, Y+43	; 0x2b
    7114:	89 1b       	sub	r24, r25
    7116:	8f a7       	std	Y+47, r24	; 0x2f
    7118:	81 e0       	ldi	r24, 0x01	; 1
    711a:	88 ab       	std	Y+48, r24	; 0x30
    711c:	9f a5       	ldd	r25, Y+47	; 0x2f
    711e:	8c a1       	ldd	r24, Y+36	; 0x24
    7120:	89 17       	cp	r24, r25
    7122:	08 f0       	brcs	.+2      	; 0x7126 <LCD_vidWriteSignedInteger4+0x128>
    7124:	18 aa       	std	Y+48, r1	; 0x30
    7126:	9e a5       	ldd	r25, Y+46	; 0x2e
    7128:	88 a9       	ldd	r24, Y+48	; 0x30
    712a:	98 2b       	or	r25, r24
    712c:	9e a7       	std	Y+46, r25	; 0x2e
    712e:	9f a5       	ldd	r25, Y+47	; 0x2f
    7130:	9c a3       	std	Y+36, r25	; 0x24
    7132:	8d 89       	ldd	r24, Y+21	; 0x15
    7134:	9d 8d       	ldd	r25, Y+29	; 0x1d
    7136:	89 1b       	sub	r24, r25
    7138:	8d a3       	std	Y+37, r24	; 0x25
    713a:	81 e0       	ldi	r24, 0x01	; 1
    713c:	89 ab       	std	Y+49, r24	; 0x31
    713e:	9d a1       	ldd	r25, Y+37	; 0x25
    7140:	8d 89       	ldd	r24, Y+21	; 0x15
    7142:	89 17       	cp	r24, r25
    7144:	08 f0       	brcs	.+2      	; 0x7148 <LCD_vidWriteSignedInteger4+0x14a>
    7146:	19 aa       	std	Y+49, r1	; 0x31
    7148:	9d a1       	ldd	r25, Y+37	; 0x25
    714a:	8e a5       	ldd	r24, Y+46	; 0x2e
    714c:	98 1b       	sub	r25, r24
    714e:	9a ab       	std	Y+50, r25	; 0x32
    7150:	91 e0       	ldi	r25, 0x01	; 1
    7152:	9b ab       	std	Y+51, r25	; 0x33
    7154:	8a a9       	ldd	r24, Y+50	; 0x32
    7156:	9d a1       	ldd	r25, Y+37	; 0x25
    7158:	98 17       	cp	r25, r24
    715a:	08 f0       	brcs	.+2      	; 0x715e <LCD_vidWriteSignedInteger4+0x160>
    715c:	1b aa       	std	Y+51, r1	; 0x33
    715e:	89 a9       	ldd	r24, Y+49	; 0x31
    7160:	9b a9       	ldd	r25, Y+51	; 0x33
    7162:	89 2b       	or	r24, r25
    7164:	89 ab       	std	Y+49, r24	; 0x31
    7166:	8a a9       	ldd	r24, Y+50	; 0x32
    7168:	8d a3       	std	Y+37, r24	; 0x25
    716a:	9e 89       	ldd	r25, Y+22	; 0x16
    716c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    716e:	98 1b       	sub	r25, r24
    7170:	9e a3       	std	Y+38, r25	; 0x26
    7172:	91 e0       	ldi	r25, 0x01	; 1
    7174:	9c ab       	std	Y+52, r25	; 0x34
    7176:	8e a1       	ldd	r24, Y+38	; 0x26
    7178:	9e 89       	ldd	r25, Y+22	; 0x16
    717a:	98 17       	cp	r25, r24
    717c:	08 f0       	brcs	.+2      	; 0x7180 <LCD_vidWriteSignedInteger4+0x182>
    717e:	1c aa       	std	Y+52, r1	; 0x34
    7180:	8e a1       	ldd	r24, Y+38	; 0x26
    7182:	99 a9       	ldd	r25, Y+49	; 0x31
    7184:	89 1b       	sub	r24, r25
    7186:	8d ab       	std	Y+53, r24	; 0x35
    7188:	81 e0       	ldi	r24, 0x01	; 1
    718a:	8e ab       	std	Y+54, r24	; 0x36
    718c:	9d a9       	ldd	r25, Y+53	; 0x35
    718e:	8e a1       	ldd	r24, Y+38	; 0x26
    7190:	89 17       	cp	r24, r25
    7192:	08 f0       	brcs	.+2      	; 0x7196 <LCD_vidWriteSignedInteger4+0x198>
    7194:	1e aa       	std	Y+54, r1	; 0x36
    7196:	9c a9       	ldd	r25, Y+52	; 0x34
    7198:	8e a9       	ldd	r24, Y+54	; 0x36
    719a:	98 2b       	or	r25, r24
    719c:	9c ab       	std	Y+52, r25	; 0x34
    719e:	9d a9       	ldd	r25, Y+53	; 0x35
    71a0:	9e a3       	std	Y+38, r25	; 0x26
    71a2:	8f 89       	ldd	r24, Y+23	; 0x17
    71a4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    71a6:	89 1b       	sub	r24, r25
    71a8:	8f a3       	std	Y+39, r24	; 0x27
    71aa:	81 e0       	ldi	r24, 0x01	; 1
    71ac:	8f ab       	std	Y+55, r24	; 0x37
    71ae:	9f a1       	ldd	r25, Y+39	; 0x27
    71b0:	8f 89       	ldd	r24, Y+23	; 0x17
    71b2:	89 17       	cp	r24, r25
    71b4:	08 f0       	brcs	.+2      	; 0x71b8 <LCD_vidWriteSignedInteger4+0x1ba>
    71b6:	1f aa       	std	Y+55, r1	; 0x37
    71b8:	9f a1       	ldd	r25, Y+39	; 0x27
    71ba:	8c a9       	ldd	r24, Y+52	; 0x34
    71bc:	98 1b       	sub	r25, r24
    71be:	98 af       	std	Y+56, r25	; 0x38
    71c0:	91 e0       	ldi	r25, 0x01	; 1
    71c2:	99 af       	std	Y+57, r25	; 0x39
    71c4:	88 ad       	ldd	r24, Y+56	; 0x38
    71c6:	9f a1       	ldd	r25, Y+39	; 0x27
    71c8:	98 17       	cp	r25, r24
    71ca:	08 f0       	brcs	.+2      	; 0x71ce <LCD_vidWriteSignedInteger4+0x1d0>
    71cc:	19 ae       	std	Y+57, r1	; 0x39
    71ce:	8f a9       	ldd	r24, Y+55	; 0x37
    71d0:	99 ad       	ldd	r25, Y+57	; 0x39
    71d2:	89 2b       	or	r24, r25
    71d4:	8f ab       	std	Y+55, r24	; 0x37
    71d6:	88 ad       	ldd	r24, Y+56	; 0x38
    71d8:	8f a3       	std	Y+39, r24	; 0x27
    71da:	98 8d       	ldd	r25, Y+24	; 0x18
    71dc:	88 a1       	ldd	r24, Y+32	; 0x20
    71de:	98 1b       	sub	r25, r24
    71e0:	98 a7       	std	Y+40, r25	; 0x28
    71e2:	91 e0       	ldi	r25, 0x01	; 1
    71e4:	9a af       	std	Y+58, r25	; 0x3a
    71e6:	88 a5       	ldd	r24, Y+40	; 0x28
    71e8:	98 8d       	ldd	r25, Y+24	; 0x18
    71ea:	98 17       	cp	r25, r24
    71ec:	08 f0       	brcs	.+2      	; 0x71f0 <LCD_vidWriteSignedInteger4+0x1f2>
    71ee:	1a ae       	std	Y+58, r1	; 0x3a
    71f0:	88 a5       	ldd	r24, Y+40	; 0x28
    71f2:	9f a9       	ldd	r25, Y+55	; 0x37
    71f4:	89 1b       	sub	r24, r25
    71f6:	8b af       	std	Y+59, r24	; 0x3b
    71f8:	81 e0       	ldi	r24, 0x01	; 1
    71fa:	8c af       	std	Y+60, r24	; 0x3c
    71fc:	9b ad       	ldd	r25, Y+59	; 0x3b
    71fe:	88 a5       	ldd	r24, Y+40	; 0x28
    7200:	89 17       	cp	r24, r25
    7202:	08 f0       	brcs	.+2      	; 0x7206 <LCD_vidWriteSignedInteger4+0x208>
    7204:	1c ae       	std	Y+60, r1	; 0x3c
    7206:	9a ad       	ldd	r25, Y+58	; 0x3a
    7208:	8c ad       	ldd	r24, Y+60	; 0x3c
    720a:	98 2b       	or	r25, r24
    720c:	9a af       	std	Y+58, r25	; 0x3a
    720e:	9b ad       	ldd	r25, Y+59	; 0x3b
    7210:	98 a7       	std	Y+40, r25	; 0x28
    7212:	89 8d       	ldd	r24, Y+25	; 0x19
    7214:	99 a1       	ldd	r25, Y+33	; 0x21
    7216:	89 1b       	sub	r24, r25
    7218:	89 a7       	std	Y+41, r24	; 0x29
    721a:	89 a5       	ldd	r24, Y+41	; 0x29
    721c:	9a ad       	ldd	r25, Y+58	; 0x3a
    721e:	89 1b       	sub	r24, r25
    7220:	89 a7       	std	Y+41, r24	; 0x29
    7222:	2a a1       	ldd	r18, Y+34	; 0x22
    7224:	3b a1       	ldd	r19, Y+35	; 0x23
    7226:	4c a1       	ldd	r20, Y+36	; 0x24
    7228:	5d a1       	ldd	r21, Y+37	; 0x25
    722a:	6e a1       	ldd	r22, Y+38	; 0x26
    722c:	7f a1       	ldd	r23, Y+39	; 0x27
    722e:	88 a5       	ldd	r24, Y+40	; 0x28
    7230:	99 a5       	ldd	r25, Y+41	; 0x29
    7232:	29 83       	std	Y+1, r18	; 0x01
    7234:	3a 83       	std	Y+2, r19	; 0x02
    7236:	4b 83       	std	Y+3, r20	; 0x03
    7238:	5c 83       	std	Y+4, r21	; 0x04
    723a:	6d 83       	std	Y+5, r22	; 0x05
    723c:	7e 83       	std	Y+6, r23	; 0x06
    723e:	8f 83       	std	Y+7, r24	; 0x07
    7240:	98 87       	std	Y+8, r25	; 0x08
	        LCD_vidWriteCharacter4('-');
    7242:	8d e2       	ldi	r24, 0x2D	; 45
    7244:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
    7248:	10 c0       	rjmp	.+32     	; 0x726a <LCD_vidWriteSignedInteger4+0x26c>
		}
		else
		{
			u64UnsignedNumCpy=s64SignedNumCpy;
    724a:	89 85       	ldd	r24, Y+9	; 0x09
    724c:	89 83       	std	Y+1, r24	; 0x01
    724e:	8a 85       	ldd	r24, Y+10	; 0x0a
    7250:	8a 83       	std	Y+2, r24	; 0x02
    7252:	8b 85       	ldd	r24, Y+11	; 0x0b
    7254:	8b 83       	std	Y+3, r24	; 0x03
    7256:	8c 85       	ldd	r24, Y+12	; 0x0c
    7258:	8c 83       	std	Y+4, r24	; 0x04
    725a:	8d 85       	ldd	r24, Y+13	; 0x0d
    725c:	8d 83       	std	Y+5, r24	; 0x05
    725e:	8e 85       	ldd	r24, Y+14	; 0x0e
    7260:	8e 83       	std	Y+6, r24	; 0x06
    7262:	8f 85       	ldd	r24, Y+15	; 0x0f
    7264:	8f 83       	std	Y+7, r24	; 0x07
    7266:	88 89       	ldd	r24, Y+16	; 0x10
    7268:	88 87       	std	Y+8, r24	; 0x08
		}

		LCD_vidWriteUnSignedInteger4(u64UnsignedNumCpy);
    726a:	a9 80       	ldd	r10, Y+1	; 0x01
    726c:	ba 80       	ldd	r11, Y+2	; 0x02
    726e:	cb 80       	ldd	r12, Y+3	; 0x03
    7270:	dc 80       	ldd	r13, Y+4	; 0x04
    7272:	ed 80       	ldd	r14, Y+5	; 0x05
    7274:	fe 80       	ldd	r15, Y+6	; 0x06
    7276:	0f 81       	ldd	r16, Y+7	; 0x07
    7278:	18 85       	ldd	r17, Y+8	; 0x08
    727a:	2a 2d       	mov	r18, r10
    727c:	3b 2d       	mov	r19, r11
    727e:	4c 2d       	mov	r20, r12
    7280:	5d 2d       	mov	r21, r13
    7282:	6e 2d       	mov	r22, r14
    7284:	7f 2d       	mov	r23, r15
    7286:	80 2f       	mov	r24, r16
    7288:	91 2f       	mov	r25, r17
    728a:	0e 94 c9 35 	call	0x6b92	; 0x6b92 <LCD_vidWriteUnSignedInteger4>

}
    728e:	ec 96       	adiw	r28, 0x3c	; 60
    7290:	0f b6       	in	r0, 0x3f	; 63
    7292:	f8 94       	cli
    7294:	de bf       	out	0x3e, r29	; 62
    7296:	0f be       	out	0x3f, r0	; 63
    7298:	cd bf       	out	0x3d, r28	; 61
    729a:	cf 91       	pop	r28
    729c:	df 91       	pop	r29
    729e:	1f 91       	pop	r17
    72a0:	0f 91       	pop	r16
    72a2:	ff 90       	pop	r15
    72a4:	ef 90       	pop	r14
    72a6:	df 90       	pop	r13
    72a8:	cf 90       	pop	r12
    72aa:	bf 90       	pop	r11
    72ac:	af 90       	pop	r10
    72ae:	08 95       	ret

000072b0 <LCD_vidGotoxy>:



//...............................................................................................
void LCD_vidGotoxy(uint8 u8Numx,uint8 u8Numy)
{
    72b0:	df 93       	push	r29
    72b2:	cf 93       	push	r28
    72b4:	00 d0       	rcall	.+0      	; 0x72b6 <LCD_vidGotoxy+0x6>
    72b6:	00 d0       	rcall	.+0      	; 0x72b8 <LCD_vidGotoxy+0x8>
    72b8:	cd b7       	in	r28, 0x3d	; 61
    72ba:	de b7       	in	r29, 0x3e	; 62
    72bc:	89 83       	std	Y+1, r24	; 0x01
    72be:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8Numy)
    72c0:	8a 81       	ldd	r24, Y+2	; 0x02
    72c2:	28 2f       	mov	r18, r24
    72c4:	30 e0       	ldi	r19, 0x00	; 0
    72c6:	3c 83       	std	Y+4, r19	; 0x04
    72c8:	2b 83       	std	Y+3, r18	; 0x03
    72ca:	8b 81       	ldd	r24, Y+3	; 0x03
    72cc:	9c 81       	ldd	r25, Y+4	; 0x04
    72ce:	00 97       	sbiw	r24, 0x00	; 0
    72d0:	31 f0       	breq	.+12     	; 0x72de <LCD_vidGotoxy+0x2e>
    72d2:	2b 81       	ldd	r18, Y+3	; 0x03
    72d4:	3c 81       	ldd	r19, Y+4	; 0x04
    72d6:	21 30       	cpi	r18, 0x01	; 1
    72d8:	31 05       	cpc	r19, r1
    72da:	49 f0       	breq	.+18     	; 0x72ee <LCD_vidGotoxy+0x3e>
    72dc:	0f c0       	rjmp	.+30     	; 0x72fc <LCD_vidGotoxy+0x4c>
	{
	case 0 : if((u8Numx<16)&&(u8Numx>=0))
    72de:	89 81       	ldd	r24, Y+1	; 0x01
    72e0:	80 31       	cpi	r24, 0x10	; 16
    72e2:	60 f4       	brcc	.+24     	; 0x72fc <LCD_vidGotoxy+0x4c>
		    LCD_vidSendCommand(0x80+u8Numx);
    72e4:	89 81       	ldd	r24, Y+1	; 0x01
    72e6:	80 58       	subi	r24, 0x80	; 128
    72e8:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
    72ec:	07 c0       	rjmp	.+14     	; 0x72fc <LCD_vidGotoxy+0x4c>
	        break;

	case 1:if((u8Numx<16)&&(u8Numx>=0))
    72ee:	89 81       	ldd	r24, Y+1	; 0x01
    72f0:	80 31       	cpi	r24, 0x10	; 16
    72f2:	20 f4       	brcc	.+8      	; 0x72fc <LCD_vidGotoxy+0x4c>
	          LCD_vidSendCommand(0xc0+u8Numx);
    72f4:	89 81       	ldd	r24, Y+1	; 0x01
    72f6:	80 54       	subi	r24, 0x40	; 64
    72f8:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
                break;
	}
}
    72fc:	0f 90       	pop	r0
    72fe:	0f 90       	pop	r0
    7300:	0f 90       	pop	r0
    7302:	0f 90       	pop	r0
    7304:	cf 91       	pop	r28
    7306:	df 91       	pop	r29
    7308:	08 95       	ret

0000730a <LCD_vidGotoxy4>:
//...........................................................................................
void LCD_vidGotoxy4(uint8 u8Numx,uint8 u8Numy)
{
    730a:	df 93       	push	r29
    730c:	cf 93       	push	r28
    730e:	00 d0       	rcall	.+0      	; 0x7310 <LCD_vidGotoxy4+0x6>
    7310:	00 d0       	rcall	.+0      	; 0x7312 <LCD_vidGotoxy4+0x8>
    7312:	cd b7       	in	r28, 0x3d	; 61
    7314:	de b7       	in	r29, 0x3e	; 62
    7316:	89 83       	std	Y+1, r24	; 0x01
    7318:	6a 83       	std	Y+2, r22	; 0x02
	switch(u8Numy)
    731a:	8a 81       	ldd	r24, Y+2	; 0x02
    731c:	28 2f       	mov	r18, r24
    731e:	30 e0       	ldi	r19, 0x00	; 0
    7320:	3c 83       	std	Y+4, r19	; 0x04
    7322:	2b 83       	std	Y+3, r18	; 0x03
    7324:	8b 81       	ldd	r24, Y+3	; 0x03
    7326:	9c 81       	ldd	r25, Y+4	; 0x04
    7328:	00 97       	sbiw	r24, 0x00	; 0
    732a:	31 f0       	breq	.+12     	; 0x7338 <LCD_vidGotoxy4+0x2e>
    732c:	2b 81       	ldd	r18, Y+3	; 0x03
    732e:	3c 81       	ldd	r19, Y+4	; 0x04
    7330:	21 30       	cpi	r18, 0x01	; 1
    7332:	31 05       	cpc	r19, r1
    7334:	49 f0       	breq	.+18     	; 0x7348 <LCD_vidGotoxy4+0x3e>
    7336:	0f c0       	rjmp	.+30     	; 0x7356 <LCD_vidGotoxy4+0x4c>
		{
		case 0 : if((u8Numx<16)&&(u8Numx>=0))
    7338:	89 81       	ldd	r24, Y+1	; 0x01
    733a:	80 31       	cpi	r24, 0x10	; 16
    733c:	60 f4       	brcc	.+24     	; 0x7356 <LCD_vidGotoxy4+0x4c>
			LCD_vidSendCommand4(0x80+u8Numx);
    733e:	89 81       	ldd	r24, Y+1	; 0x01
    7340:	80 58       	subi	r24, 0x80	; 128
    7342:	0e 94 f3 30 	call	0x61e6	; 0x61e6 <LCD_vidSendCommand4>
    7346:	07 c0       	rjmp	.+14     	; 0x7356 <LCD_vidGotoxy4+0x4c>
		        break;

		case 1:if((u8Numx<16)&&(u8Numx>=0))
    7348:	89 81       	ldd	r24, Y+1	; 0x01
    734a:	80 31       	cpi	r24, 0x10	; 16
    734c:	20 f4       	brcc	.+8      	; 0x7356 <LCD_vidGotoxy4+0x4c>
			LCD_vidSendCommand4(0xc0+u8Numx);
    734e:	89 81       	ldd	r24, Y+1	; 0x01
    7350:	80 54       	subi	r24, 0x40	; 64
    7352:	0e 94 f3 30 	call	0x61e6	; 0x61e6 <LCD_vidSendCommand4>
	                break;
		}


}
    7356:	0f 90       	pop	r0
    7358:	0f 90       	pop	r0
    735a:	0f 90       	pop	r0
    735c:	0f 90       	pop	r0
    735e:	cf 91       	pop	r28
    7360:	df 91       	pop	r29
    7362:	08 95       	ret

00007364 <LCD_vidShiftDisplayCursor>:

//.........................................................................................
void LCD_vidShiftDisplayCursor(uint8 u8Direction,uint8 u8ShiftNumber,uint8 u8DisplayOrcursor)

{   uint8 u8CommandValue=0x10;
    7364:	df 93       	push	r29
    7366:	cf 93       	push	r28
    7368:	cd b7       	in	r28, 0x3d	; 61
    736a:	de b7       	in	r29, 0x3e	; 62
    736c:	66 97       	sbiw	r28, 0x16	; 22
    736e:	0f b6       	in	r0, 0x3f	; 63
    7370:	f8 94       	cli
    7372:	de bf       	out	0x3e, r29	; 62
    7374:	0f be       	out	0x3f, r0	; 63
    7376:	cd bf       	out	0x3d, r28	; 61
    7378:	88 8b       	std	Y+16, r24	; 0x10
    737a:	69 8b       	std	Y+17, r22	; 0x11
    737c:	4a 8b       	std	Y+18, r20	; 0x12
    737e:	80 e1       	ldi	r24, 0x10	; 16
    7380:	8f 87       	std	Y+15, r24	; 0x0f
	switch(u8Direction)
    7382:	88 89       	ldd	r24, Y+16	; 0x10
    7384:	28 2f       	mov	r18, r24
    7386:	30 e0       	ldi	r19, 0x00	; 0
    7388:	3e 8b       	std	Y+22, r19	; 0x16
    738a:	2d 8b       	std	Y+21, r18	; 0x15
    738c:	8d 89       	ldd	r24, Y+21	; 0x15
    738e:	9e 89       	ldd	r25, Y+22	; 0x16
    7390:	00 97       	sbiw	r24, 0x00	; 0
    7392:	49 f0       	breq	.+18     	; 0x73a6 <LCD_vidShiftDisplayCursor+0x42>
    7394:	2d 89       	ldd	r18, Y+21	; 0x15
    7396:	3e 89       	ldd	r19, Y+22	; 0x16
    7398:	21 30       	cpi	r18, 0x01	; 1
    739a:	31 05       	cpc	r19, r1
    739c:	39 f4       	brne	.+14     	; 0x73ac <LCD_vidShiftDisplayCursor+0x48>
	{
	case Right:SET_BIT(u8CommandValue,2);
    739e:	8f 85       	ldd	r24, Y+15	; 0x0f
    73a0:	84 60       	ori	r24, 0x04	; 4
    73a2:	8f 87       	std	Y+15, r24	; 0x0f
    73a4:	03 c0       	rjmp	.+6      	; 0x73ac <LCD_vidShiftDisplayCursor+0x48>
	            break;

	case Left:CLR_BIT(u8CommandValue,2);
    73a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    73a8:	8b 7f       	andi	r24, 0xFB	; 251
    73aa:	8f 87       	std	Y+15, r24	; 0x0f
	          break;

	}

	switch(u8DisplayOrcursor)
    73ac:	8a 89       	ldd	r24, Y+18	; 0x12
    73ae:	28 2f       	mov	r18, r24
    73b0:	30 e0       	ldi	r19, 0x00	; 0
    73b2:	3c 8b       	std	Y+20, r19	; 0x14
    73b4:	2b 8b       	std	Y+19, r18	; 0x13
    73b6:	8b 89       	ldd	r24, Y+19	; 0x13
    73b8:	9c 89       	ldd	r25, Y+20	; 0x14
    73ba:	00 97       	sbiw	r24, 0x00	; 0
    73bc:	51 f0       	breq	.+20     	; 0x73d2 <LCD_vidShiftDisplayCursor+0x6e>
    73be:	2b 89       	ldd	r18, Y+19	; 0x13
    73c0:	3c 89       	ldd	r19, Y+20	; 0x14
    73c2:	21 30       	cpi	r18, 0x01	; 1
    73c4:	31 05       	cpc	r19, r1
    73c6:	09 f0       	breq	.+2      	; 0x73ca <LCD_vidShiftDisplayCursor+0x66>
    73c8:	80 c0       	rjmp	.+256    	; 0x74ca <LCD_vidShiftDisplayCursor+0x166>
	{
	case Display:SET_BIT(u8CommandValue,3);
    73ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    73cc:	88 60       	ori	r24, 0x08	; 8
    73ce:	8f 87       	std	Y+15, r24	; 0x0f
    73d0:	7c c0       	rjmp	.+248    	; 0x74ca <LCD_vidShiftDisplayCursor+0x166>
	               break;
	case Cursor:CLR_BIT(u8CommandValue,3);
    73d2:	8f 85       	ldd	r24, Y+15	; 0x0f
    73d4:	87 7f       	andi	r24, 0xF7	; 247
    73d6:	8f 87       	std	Y+15, r24	; 0x0f
    73d8:	78 c0       	rjmp	.+240    	; 0x74ca <LCD_vidShiftDisplayCursor+0x166>
                 break;
	}

	while(u8ShiftNumber!=0)
	{
		 LCD_vidSendCommand(u8CommandValue);
    73da:	8f 85       	ldd	r24, Y+15	; 0x0f
    73dc:	0e 94 c9 2e 	call	0x5d92	; 0x5d92 <LCD_vidSendCommand>
		 u8ShiftNumber--;
    73e0:	89 89       	ldd	r24, Y+17	; 0x11
    73e2:	81 50       	subi	r24, 0x01	; 1
    73e4:	89 8b       	std	Y+17, r24	; 0x11
    73e6:	80 e0       	ldi	r24, 0x00	; 0
    73e8:	90 e0       	ldi	r25, 0x00	; 0
    73ea:	a0 e2       	ldi	r26, 0x20	; 32
    73ec:	b1 e4       	ldi	r27, 0x41	; 65
    73ee:	8b 87       	std	Y+11, r24	; 0x0b
    73f0:	9c 87       	std	Y+12, r25	; 0x0c
    73f2:	ad 87       	std	Y+13, r26	; 0x0d
    73f4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    73f6:	6b 85       	ldd	r22, Y+11	; 0x0b
    73f8:	7c 85       	ldd	r23, Y+12	; 0x0c
    73fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    73fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    73fe:	20 e0       	ldi	r18, 0x00	; 0
    7400:	30 e0       	ldi	r19, 0x00	; 0
    7402:	4a ef       	ldi	r20, 0xFA	; 250
    7404:	54 e4       	ldi	r21, 0x44	; 68
    7406:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    740a:	dc 01       	movw	r26, r24
    740c:	cb 01       	movw	r24, r22
    740e:	8f 83       	std	Y+7, r24	; 0x07
    7410:	98 87       	std	Y+8, r25	; 0x08
    7412:	a9 87       	std	Y+9, r26	; 0x09
    7414:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    7416:	6f 81       	ldd	r22, Y+7	; 0x07
    7418:	78 85       	ldd	r23, Y+8	; 0x08
    741a:	89 85       	ldd	r24, Y+9	; 0x09
    741c:	9a 85       	ldd	r25, Y+10	; 0x0a
    741e:	20 e0       	ldi	r18, 0x00	; 0
    7420:	30 e0       	ldi	r19, 0x00	; 0
    7422:	40 e8       	ldi	r20, 0x80	; 128
    7424:	5f e3       	ldi	r21, 0x3F	; 63
    7426:	0e 94 28 11 	call	0x2250	; 0x2250 <__ltsf2>
    742a:	88 23       	and	r24, r24
    742c:	2c f4       	brge	.+10     	; 0x7438 <LCD_vidShiftDisplayCursor+0xd4>
		__ticks = 1;
    742e:	81 e0       	ldi	r24, 0x01	; 1
    7430:	90 e0       	ldi	r25, 0x00	; 0
    7432:	9e 83       	std	Y+6, r25	; 0x06
    7434:	8d 83       	std	Y+5, r24	; 0x05
    7436:	3f c0       	rjmp	.+126    	; 0x74b6 <LCD_vidShiftDisplayCursor+0x152>
	else if (__tmp > 65535)
    7438:	6f 81       	ldd	r22, Y+7	; 0x07
    743a:	78 85       	ldd	r23, Y+8	; 0x08
    743c:	89 85       	ldd	r24, Y+9	; 0x09
    743e:	9a 85       	ldd	r25, Y+10	; 0x0a
    7440:	20 e0       	ldi	r18, 0x00	; 0
    7442:	3f ef       	ldi	r19, 0xFF	; 255
    7444:	4f e7       	ldi	r20, 0x7F	; 127
    7446:	57 e4       	ldi	r21, 0x47	; 71
    7448:	0e 94 c8 10 	call	0x2190	; 0x2190 <__gtsf2>
    744c:	18 16       	cp	r1, r24
    744e:	4c f5       	brge	.+82     	; 0x74a2 <LCD_vidShiftDisplayCursor+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    7450:	6b 85       	ldd	r22, Y+11	; 0x0b
    7452:	7c 85       	ldd	r23, Y+12	; 0x0c
    7454:	8d 85       	ldd	r24, Y+13	; 0x0d
    7456:	9e 85       	ldd	r25, Y+14	; 0x0e
    7458:	20 e0       	ldi	r18, 0x00	; 0
    745a:	30 e0       	ldi	r19, 0x00	; 0
    745c:	40 e2       	ldi	r20, 0x20	; 32
    745e:	51 e4       	ldi	r21, 0x41	; 65
    7460:	0e 94 22 0f 	call	0x1e44	; 0x1e44 <__mulsf3>
    7464:	dc 01       	movw	r26, r24
    7466:	cb 01       	movw	r24, r22
    7468:	bc 01       	movw	r22, r24
    746a:	cd 01       	movw	r24, r26
    746c:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    7470:	dc 01       	movw	r26, r24
    7472:	cb 01       	movw	r24, r22
    7474:	9e 83       	std	Y+6, r25	; 0x06
    7476:	8d 83       	std	Y+5, r24	; 0x05
    7478:	0f c0       	rjmp	.+30     	; 0x7498 <LCD_vidShiftDisplayCursor+0x134>
    747a:	88 ec       	ldi	r24, 0xC8	; 200
    747c:	90 e0       	ldi	r25, 0x00	; 0
    747e:	9c 83       	std	Y+4, r25	; 0x04
    7480:	8b 83       	std	Y+3, r24	; 0x03
    7482:	8b 81       	ldd	r24, Y+3	; 0x03
    7484:	9c 81       	ldd	r25, Y+4	; 0x04
    7486:	01 97       	sbiw	r24, 0x01	; 1
    7488:	f1 f7       	brne	.-4      	; 0x7486 <LCD_vidShiftDisplayCursor+0x122>
    748a:	9c 83       	std	Y+4, r25	; 0x04
    748c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    748e:	8d 81       	ldd	r24, Y+5	; 0x05
    7490:	9e 81       	ldd	r25, Y+6	; 0x06
    7492:	01 97       	sbiw	r24, 0x01	; 1
    7494:	9e 83       	std	Y+6, r25	; 0x06
    7496:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    7498:	8d 81       	ldd	r24, Y+5	; 0x05
    749a:	9e 81       	ldd	r25, Y+6	; 0x06
    749c:	00 97       	sbiw	r24, 0x00	; 0
    749e:	69 f7       	brne	.-38     	; 0x747a <LCD_vidShiftDisplayCursor+0x116>
    74a0:	14 c0       	rjmp	.+40     	; 0x74ca <LCD_vidShiftDisplayCursor+0x166>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    74a2:	6f 81       	ldd	r22, Y+7	; 0x07
    74a4:	78 85       	ldd	r23, Y+8	; 0x08
    74a6:	89 85       	ldd	r24, Y+9	; 0x09
    74a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    74aa:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    74ae:	dc 01       	movw	r26, r24
    74b0:	cb 01       	movw	r24, r22
    74b2:	9e 83       	std	Y+6, r25	; 0x06
    74b4:	8d 83       	std	Y+5, r24	; 0x05
    74b6:	8d 81       	ldd	r24, Y+5	; 0x05
    74b8:	9e 81       	ldd	r25, Y+6	; 0x06
    74ba:	9a 83       	std	Y+2, r25	; 0x02
    74bc:	89 83       	std	Y+1, r24	; 0x01
    74be:	89 81       	ldd	r24, Y+1	; 0x01
    74c0:	9a 81       	ldd	r25, Y+2	; 0x02
    74c2:	01 97       	sbiw	r24, 0x01	; 1
    74c4:	f1 f7       	brne	.-4      	; 0x74c2 <LCD_vidShiftDisplayCursor+0x15e>
    74c6:	9a 83       	std	Y+2, r25	; 0x02
    74c8:	89 83       	std	Y+1, r24	; 0x01
	               break;
	case Cursor:CLR_BIT(u8CommandValue,3);
                 break;
	}

	while(u8ShiftNumber!=0)
    74ca:	89 89       	ldd	r24, Y+17	; 0x11
    74cc:	88 23       	and	r24, r24
    74ce:	09 f0       	breq	.+2      	; 0x74d2 <LCD_vidShiftDisplayCursor+0x16e>
    74d0:	84 cf       	rjmp	.-248    	; 0x73da <LCD_vidShiftDisplayCursor+0x76>
		 LCD_vidSendCommand(u8CommandValue);
		 u8ShiftNumber--;
		 _delay_ms(10);
	}

}
    74d2:	66 96       	adiw	r28, 0x16	; 22
    74d4:	0f b6       	in	r0, 0x3f	; 63
    74d6:	f8 94       	cli
    74d8:	de bf       	out	0x3e, r29	; 62
    74da:	0f be       	out	0x3f, r0	; 63
    74dc:	cd bf       	out	0x3d, r28	; 61
    74de:	cf 91       	pop	r28
    74e0:	df 91       	pop	r29
    74e2:	08 95       	ret

000074e4 <LCD_vidShiftDisplayCursor4>:

//.....................................................................................
void LCD_vidShiftDisplayCursor4(uint8 u8Direction,uint8 u8ShiftNumber,uint8 u8DisplayOrcursor)
{
    74e4:	df 93       	push	r29
    74e6:	cf 93       	push	r28
    74e8:	cd b7       	in	r28, 0x3d	; 61
    74ea:	de b7       	in	r29, 0x3e	; 62
    74ec:	28 97       	sbiw	r28, 0x08	; 8
    74ee:	0f b6       	in	r0, 0x3f	; 63
    74f0:	f8 94       	cli
    74f2:	de bf       	out	0x3e, r29	; 62
    74f4:	0f be       	out	0x3f, r0	; 63
    74f6:	cd bf       	out	0x3d, r28	; 61
    74f8:	8a 83       	std	Y+2, r24	; 0x02
    74fa:	6b 83       	std	Y+3, r22	; 0x03
    74fc:	4c 83       	std	Y+4, r20	; 0x04
	 uint8 u8CommandValue=0x10;
    74fe:	80 e1       	ldi	r24, 0x10	; 16
    7500:	89 83       	std	Y+1, r24	; 0x01
		switch( u8Direction)
    7502:	8a 81       	ldd	r24, Y+2	; 0x02
    7504:	28 2f       	mov	r18, r24
    7506:	30 e0       	ldi	r19, 0x00	; 0
    7508:	38 87       	std	Y+8, r19	; 0x08
    750a:	2f 83       	std	Y+7, r18	; 0x07
    750c:	8f 81       	ldd	r24, Y+7	; 0x07
    750e:	98 85       	ldd	r25, Y+8	; 0x08
    7510:	00 97       	sbiw	r24, 0x00	; 0
    7512:	49 f0       	breq	.+18     	; 0x7526 <LCD_vidShiftDisplayCursor4+0x42>
    7514:	2f 81       	ldd	r18, Y+7	; 0x07
    7516:	38 85       	ldd	r19, Y+8	; 0x08
    7518:	21 30       	cpi	r18, 0x01	; 1
    751a:	31 05       	cpc	r19, r1
    751c:	39 f4       	brne	.+14     	; 0x752c <LCD_vidShiftDisplayCursor4+0x48>
		{
		case Right:SET_BIT(u8CommandValue,2);
    751e:	89 81       	ldd	r24, Y+1	; 0x01
    7520:	84 60       	ori	r24, 0x04	; 4
    7522:	89 83       	std	Y+1, r24	; 0x01
    7524:	03 c0       	rjmp	.+6      	; 0x752c <LCD_vidShiftDisplayCursor4+0x48>
		            break;

		case Left:CLR_BIT(u8CommandValue,2);
    7526:	89 81       	ldd	r24, Y+1	; 0x01
    7528:	8b 7f       	andi	r24, 0xFB	; 251
    752a:	89 83       	std	Y+1, r24	; 0x01
		          break;

		}

		switch( u8DisplayOrcursor)
    752c:	8c 81       	ldd	r24, Y+4	; 0x04
    752e:	28 2f       	mov	r18, r24
    7530:	30 e0       	ldi	r19, 0x00	; 0
    7532:	3e 83       	std	Y+6, r19	; 0x06
    7534:	2d 83       	std	Y+5, r18	; 0x05
    7536:	8d 81       	ldd	r24, Y+5	; 0x05
    7538:	9e 81       	ldd	r25, Y+6	; 0x06
    753a:	00 97       	sbiw	r24, 0x00	; 0
    753c:	49 f0       	breq	.+18     	; 0x7550 <LCD_vidShiftDisplayCursor4+0x6c>
    753e:	2d 81       	ldd	r18, Y+5	; 0x05
    7540:	3e 81       	ldd	r19, Y+6	; 0x06
    7542:	21 30       	cpi	r18, 0x01	; 1
    7544:	31 05       	cpc	r19, r1
    7546:	71 f4       	brne	.+28     	; 0x7564 <LCD_vidShiftDisplayCursor4+0x80>
		{
		case Display:SET_BIT(u8CommandValue,3);
    7548:	89 81       	ldd	r24, Y+1	; 0x01
    754a:	88 60       	ori	r24, 0x08	; 8
    754c:	89 83       	std	Y+1, r24	; 0x01
    754e:	0a c0       	rjmp	.+20     	; 0x7564 <LCD_vidShiftDisplayCursor4+0x80>
		               break;
		case Cursor:CLR_BIT(u8CommandValue,3);
    7550:	89 81       	ldd	r24, Y+1	; 0x01
    7552:	87 7f       	andi	r24, 0xF7	; 247
    7554:	89 83       	std	Y+1, r24	; 0x01
    7556:	06 c0       	rjmp	.+12     	; 0x7564 <LCD_vidShiftDisplayCursor4+0x80>
	                 break;
		}
		while(u8ShiftNumber!=0)
		{
			 LCD_vidSendCommand4(u8CommandValue);
    7558:	89 81       	ldd	r24, Y+1	; 0x01
    755a:	0e 94 f3 30 	call	0x61e6	; 0x61e6 <LCD_vidSendCommand4>
			 u8ShiftNumber--;
    755e:	8b 81       	ldd	r24, Y+3	; 0x03
    7560:	81 50       	subi	r24, 0x01	; 1
    7562:	8b 83       	std	Y+3, r24	; 0x03
		case Display:SET_BIT(u8CommandValue,3);
		               break;
		case Cursor:CLR_BIT(u8CommandValue,3);
	                 break;
		}
		while(u8ShiftNumber!=0)
    7564:	8b 81       	ldd	r24, Y+3	; 0x03
    7566:	88 23       	and	r24, r24
    7568:	b9 f7       	brne	.-18     	; 0x7558 <LCD_vidShiftDisplayCursor4+0x74>
		{
			 LCD_vidSendCommand4(u8CommandValue);
			 u8ShiftNumber--;
		}

}
    756a:	28 96       	adiw	r28, 0x08	; 8
    756c:	0f b6       	in	r0, 0x3f	; 63
    756e:	f8 94       	cli
    7570:	de bf       	out	0x3e, r29	; 62
    7572:	0f be       	out	0x3f, r0	; 63
    7574:	cd bf       	out	0x3d, r28	; 61
    7576:	cf 91       	pop	r28
    7578:	df 91       	pop	r29
    757a:	08 95       	ret

0000757c <LCD_vidPrint>:

//.......................................................................................
void LCD_vidPrint(uint8 str[])
{
    757c:	df 93       	push	r29
    757e:	cf 93       	push	r28
    7580:	00 d0       	rcall	.+0      	; 0x7582 <LCD_vidPrint+0x6>
    7582:	0f 92       	push	r0
    7584:	cd b7       	in	r28, 0x3d	; 61
    7586:	de b7       	in	r29, 0x3e	; 62
    7588:	9b 83       	std	Y+3, r25	; 0x03
    758a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    758c:	19 82       	std	Y+1, r1	; 0x01
    758e:	0f c0       	rjmp	.+30     	; 0x75ae <LCD_vidPrint+0x32>
	while(str[i]!=0)
	{
		LCD_vidWriteCharacter(str[i++]);
    7590:	89 81       	ldd	r24, Y+1	; 0x01
    7592:	28 2f       	mov	r18, r24
    7594:	30 e0       	ldi	r19, 0x00	; 0
    7596:	8a 81       	ldd	r24, Y+2	; 0x02
    7598:	9b 81       	ldd	r25, Y+3	; 0x03
    759a:	fc 01       	movw	r30, r24
    759c:	e2 0f       	add	r30, r18
    759e:	f3 1f       	adc	r31, r19
    75a0:	90 81       	ld	r25, Z
    75a2:	89 81       	ldd	r24, Y+1	; 0x01
    75a4:	8f 5f       	subi	r24, 0xFF	; 255
    75a6:	89 83       	std	Y+1, r24	; 0x01
    75a8:	89 2f       	mov	r24, r25
    75aa:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>

//.......................................................................................
void LCD_vidPrint(uint8 str[])
{
	uint8 i=0;
	while(str[i]!=0)
    75ae:	89 81       	ldd	r24, Y+1	; 0x01
    75b0:	28 2f       	mov	r18, r24
    75b2:	30 e0       	ldi	r19, 0x00	; 0
    75b4:	8a 81       	ldd	r24, Y+2	; 0x02
    75b6:	9b 81       	ldd	r25, Y+3	; 0x03
    75b8:	fc 01       	movw	r30, r24
    75ba:	e2 0f       	add	r30, r18
    75bc:	f3 1f       	adc	r31, r19
    75be:	80 81       	ld	r24, Z
    75c0:	88 23       	and	r24, r24
    75c2:	31 f7       	brne	.-52     	; 0x7590 <LCD_vidPrint+0x14>
	{
		LCD_vidWriteCharacter(str[i++]);
	}
}
    75c4:	0f 90       	pop	r0
    75c6:	0f 90       	pop	r0
    75c8:	0f 90       	pop	r0
    75ca:	cf 91       	pop	r28
    75cc:	df 91       	pop	r29
    75ce:	08 95       	ret

000075d0 <LCD_vidPrintInTwoLines>:
//.........................................................................................
void LCD_vidPrintInTwoLines(uint8 str[])
{
    75d0:	df 93       	push	r29
    75d2:	cf 93       	push	r28
    75d4:	00 d0       	rcall	.+0      	; 0x75d6 <LCD_vidPrintInTwoLines+0x6>
    75d6:	0f 92       	push	r0
    75d8:	cd b7       	in	r28, 0x3d	; 61
    75da:	de b7       	in	r29, 0x3e	; 62
    75dc:	9b 83       	std	Y+3, r25	; 0x03
    75de:	8a 83       	std	Y+2, r24	; 0x02

	uint8 i=0;
    75e0:	19 82       	std	Y+1, r1	; 0x01
    75e2:	5b c0       	rjmp	.+182    	; 0x769a <LCD_vidPrintInTwoLines+0xca>
		while(str[i]!=0)
		{
			if(i<=15){
    75e4:	89 81       	ldd	r24, Y+1	; 0x01
    75e6:	80 31       	cpi	r24, 0x10	; 16
    75e8:	a0 f4       	brcc	.+40     	; 0x7612 <LCD_vidPrintInTwoLines+0x42>

			LCD_vidGotoxy(i,0);
    75ea:	89 81       	ldd	r24, Y+1	; 0x01
    75ec:	60 e0       	ldi	r22, 0x00	; 0
    75ee:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
			LCD_vidWriteCharacter(str[i++]);
    75f2:	89 81       	ldd	r24, Y+1	; 0x01
    75f4:	28 2f       	mov	r18, r24
    75f6:	30 e0       	ldi	r19, 0x00	; 0
    75f8:	8a 81       	ldd	r24, Y+2	; 0x02
    75fa:	9b 81       	ldd	r25, Y+3	; 0x03
    75fc:	fc 01       	movw	r30, r24
    75fe:	e2 0f       	add	r30, r18
    7600:	f3 1f       	adc	r31, r19
    7602:	90 81       	ld	r25, Z
    7604:	89 81       	ldd	r24, Y+1	; 0x01
    7606:	8f 5f       	subi	r24, 0xFF	; 255
    7608:	89 83       	std	Y+1, r24	; 0x01
    760a:	89 2f       	mov	r24, r25
    760c:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
    7610:	44 c0       	rjmp	.+136    	; 0x769a <LCD_vidPrintInTwoLines+0xca>
		}
			else if(i<=31)
    7612:	89 81       	ldd	r24, Y+1	; 0x01
    7614:	80 32       	cpi	r24, 0x20	; 32
    7616:	a8 f4       	brcc	.+42     	; 0x7642 <LCD_vidPrintInTwoLines+0x72>
			{

				LCD_vidGotoxy(i-16,1);
    7618:	89 81       	ldd	r24, Y+1	; 0x01
    761a:	80 51       	subi	r24, 0x10	; 16
    761c:	61 e0       	ldi	r22, 0x01	; 1
    761e:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
				LCD_vidWriteCharacter(str[i++]);
    7622:	89 81       	ldd	r24, Y+1	; 0x01
    7624:	28 2f       	mov	r18, r24
    7626:	30 e0       	ldi	r19, 0x00	; 0
    7628:	8a 81       	ldd	r24, Y+2	; 0x02
    762a:	9b 81       	ldd	r25, Y+3	; 0x03
    762c:	fc 01       	movw	r30, r24
    762e:	e2 0f       	add	r30, r18
    7630:	f3 1f       	adc	r31, r19
    7632:	90 81       	ld	r25, Z
    7634:	89 81       	ldd	r24, Y+1	; 0x01
    7636:	8f 5f       	subi	r24, 0xFF	; 255
    7638:	89 83       	std	Y+1, r24	; 0x01
    763a:	89 2f       	mov	r24, r25
    763c:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
    7640:	2c c0       	rjmp	.+88     	; 0x769a <LCD_vidPrintInTwoLines+0xca>

			}
			else if(i>31)
    7642:	89 81       	ldd	r24, Y+1	; 0x01
    7644:	80 32       	cpi	r24, 0x20	; 32
    7646:	a8 f0       	brcs	.+42     	; 0x7672 <LCD_vidPrintInTwoLines+0xa2>
				{
					LCD_vidGotoxy(i-32,0);
    7648:	89 81       	ldd	r24, Y+1	; 0x01
    764a:	80 52       	subi	r24, 0x20	; 32
    764c:	60 e0       	ldi	r22, 0x00	; 0
    764e:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
					LCD_vidWriteCharacter(str[i++]);
    7652:	89 81       	ldd	r24, Y+1	; 0x01
    7654:	28 2f       	mov	r18, r24
    7656:	30 e0       	ldi	r19, 0x00	; 0
    7658:	8a 81       	ldd	r24, Y+2	; 0x02
    765a:	9b 81       	ldd	r25, Y+3	; 0x03
    765c:	fc 01       	movw	r30, r24
    765e:	e2 0f       	add	r30, r18
    7660:	f3 1f       	adc	r31, r19
    7662:	90 81       	ld	r25, Z
    7664:	89 81       	ldd	r24, Y+1	; 0x01
    7666:	8f 5f       	subi	r24, 0xFF	; 255
    7668:	89 83       	std	Y+1, r24	; 0x01
    766a:	89 2f       	mov	r24, r25
    766c:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
    7670:	14 c0       	rjmp	.+40     	; 0x769a <LCD_vidPrintInTwoLines+0xca>
				}
			else
			{

				LCD_vidGotoxy(i-64,1);
    7672:	89 81       	ldd	r24, Y+1	; 0x01
    7674:	80 54       	subi	r24, 0x40	; 64
    7676:	61 e0       	ldi	r22, 0x01	; 1
    7678:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
				LCD_vidWriteCharacter(str[i++]);
    767c:	89 81       	ldd	r24, Y+1	; 0x01
    767e:	28 2f       	mov	r18, r24
    7680:	30 e0       	ldi	r19, 0x00	; 0
    7682:	8a 81       	ldd	r24, Y+2	; 0x02
    7684:	9b 81       	ldd	r25, Y+3	; 0x03
    7686:	fc 01       	movw	r30, r24
    7688:	e2 0f       	add	r30, r18
    768a:	f3 1f       	adc	r31, r19
    768c:	90 81       	ld	r25, Z
    768e:	89 81       	ldd	r24, Y+1	; 0x01
    7690:	8f 5f       	subi	r24, 0xFF	; 255
    7692:	89 83       	std	Y+1, r24	; 0x01
    7694:	89 2f       	mov	r24, r25
    7696:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <LCD_vidWriteCharacter>
//.........................................................................................
void LCD_vidPrintInTwoLines(uint8 str[])
{

	uint8 i=0;
		while(str[i]!=0)
    769a:	89 81       	ldd	r24, Y+1	; 0x01
    769c:	28 2f       	mov	r18, r24
    769e:	30 e0       	ldi	r19, 0x00	; 0
    76a0:	8a 81       	ldd	r24, Y+2	; 0x02
    76a2:	9b 81       	ldd	r25, Y+3	; 0x03
    76a4:	fc 01       	movw	r30, r24
    76a6:	e2 0f       	add	r30, r18
    76a8:	f3 1f       	adc	r31, r19
    76aa:	80 81       	ld	r24, Z
    76ac:	88 23       	and	r24, r24
    76ae:	09 f0       	breq	.+2      	; 0x76b2 <LCD_vidPrintInTwoLines+0xe2>
    76b0:	99 cf       	rjmp	.-206    	; 0x75e4 <LCD_vidPrintInTwoLines+0x14>

				}

}

}
    76b2:	0f 90       	pop	r0
    76b4:	0f 90       	pop	r0
    76b6:	0f 90       	pop	r0
    76b8:	cf 91       	pop	r28
    76ba:	df 91       	pop	r29
    76bc:	08 95       	ret

000076be <LCD_vidPrint4>:
//.........................................................................................
void LCD_vidPrint4(uint8 str[])
{
    76be:	df 93       	push	r29
    76c0:	cf 93       	push	r28
    76c2:	00 d0       	rcall	.+0      	; 0x76c4 <LCD_vidPrint4+0x6>
    76c4:	0f 92       	push	r0
    76c6:	cd b7       	in	r28, 0x3d	; 61
    76c8:	de b7       	in	r29, 0x3e	; 62
    76ca:	9b 83       	std	Y+3, r25	; 0x03
    76cc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    76ce:	19 82       	std	Y+1, r1	; 0x01
    76d0:	0f c0       	rjmp	.+30     	; 0x76f0 <LCD_vidPrint4+0x32>
	while(str[i]!=0)
	{
		LCD_vidWriteCharacter4(str[i++]);
    76d2:	89 81       	ldd	r24, Y+1	; 0x01
    76d4:	28 2f       	mov	r18, r24
    76d6:	30 e0       	ldi	r19, 0x00	; 0
    76d8:	8a 81       	ldd	r24, Y+2	; 0x02
    76da:	9b 81       	ldd	r25, Y+3	; 0x03
    76dc:	fc 01       	movw	r30, r24
    76de:	e2 0f       	add	r30, r18
    76e0:	f3 1f       	adc	r31, r19
    76e2:	90 81       	ld	r25, Z
    76e4:	89 81       	ldd	r24, Y+1	; 0x01
    76e6:	8f 5f       	subi	r24, 0xFF	; 255
    76e8:	89 83       	std	Y+1, r24	; 0x01
    76ea:	89 2f       	mov	r24, r25
    76ec:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
}
//.........................................................................................
void LCD_vidPrint4(uint8 str[])
{
	uint8 i=0;
	while(str[i]!=0)
    76f0:	89 81       	ldd	r24, Y+1	; 0x01
    76f2:	28 2f       	mov	r18, r24
    76f4:	30 e0       	ldi	r19, 0x00	; 0
    76f6:	8a 81       	ldd	r24, Y+2	; 0x02
    76f8:	9b 81       	ldd	r25, Y+3	; 0x03
    76fa:	fc 01       	movw	r30, r24
    76fc:	e2 0f       	add	r30, r18
    76fe:	f3 1f       	adc	r31, r19
    7700:	80 81       	ld	r24, Z
    7702:	88 23       	and	r24, r24
    7704:	31 f7       	brne	.-52     	; 0x76d2 <LCD_vidPrint4+0x14>
	{
		LCD_vidWriteCharacter4(str[i++]);
	}
}
    7706:	0f 90       	pop	r0
    7708:	0f 90       	pop	r0
    770a:	0f 90       	pop	r0
    770c:	cf 91       	pop	r28
    770e:	df 91       	pop	r29
    7710:	08 95       	ret

00007712 <LCD_vidPrintInTwoLines4>:

//......................................................................................
void LCD_vidPrintInTwoLines4(uint8 str[])
{
    7712:	df 93       	push	r29
    7714:	cf 93       	push	r28
    7716:	00 d0       	rcall	.+0      	; 0x7718 <LCD_vidPrintInTwoLines4+0x6>
    7718:	0f 92       	push	r0
    771a:	cd b7       	in	r28, 0x3d	; 61
    771c:	de b7       	in	r29, 0x3e	; 62
    771e:	9b 83       	std	Y+3, r25	; 0x03
    7720:	8a 83       	std	Y+2, r24	; 0x02

	uint8 i=0;
    7722:	19 82       	std	Y+1, r1	; 0x01
    7724:	2b c0       	rjmp	.+86     	; 0x777c <LCD_vidPrintInTwoLines4+0x6a>
		while(str[i]!=0)
		{
			if(i<=15)
    7726:	89 81       	ldd	r24, Y+1	; 0x01
    7728:	80 31       	cpi	r24, 0x10	; 16
    772a:	a0 f4       	brcc	.+40     	; 0x7754 <LCD_vidPrintInTwoLines4+0x42>
			{

			LCD_vidGotoxy4(i,0);
    772c:	89 81       	ldd	r24, Y+1	; 0x01
    772e:	60 e0       	ldi	r22, 0x00	; 0
    7730:	0e 94 85 39 	call	0x730a	; 0x730a <LCD_vidGotoxy4>
			LCD_vidWriteCharacter4(str[i++]);
    7734:	89 81       	ldd	r24, Y+1	; 0x01
    7736:	28 2f       	mov	r18, r24
    7738:	30 e0       	ldi	r19, 0x00	; 0
    773a:	8a 81       	ldd	r24, Y+2	; 0x02
    773c:	9b 81       	ldd	r25, Y+3	; 0x03
    773e:	fc 01       	movw	r30, r24
    7740:	e2 0f       	add	r30, r18
    7742:	f3 1f       	adc	r31, r19
    7744:	90 81       	ld	r25, Z
    7746:	89 81       	ldd	r24, Y+1	; 0x01
    7748:	8f 5f       	subi	r24, 0xFF	; 255
    774a:	89 83       	std	Y+1, r24	; 0x01
    774c:	89 2f       	mov	r24, r25
    774e:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
    7752:	14 c0       	rjmp	.+40     	; 0x777c <LCD_vidPrintInTwoLines4+0x6a>
		}
			else
			{
				LCD_vidGotoxy4(i-16,1);
    7754:	89 81       	ldd	r24, Y+1	; 0x01
    7756:	80 51       	subi	r24, 0x10	; 16
    7758:	61 e0       	ldi	r22, 0x01	; 1
    775a:	0e 94 85 39 	call	0x730a	; 0x730a <LCD_vidGotoxy4>
				LCD_vidWriteCharacter4(str[i++]);
    775e:	89 81       	ldd	r24, Y+1	; 0x01
    7760:	28 2f       	mov	r18, r24
    7762:	30 e0       	ldi	r19, 0x00	; 0
    7764:	8a 81       	ldd	r24, Y+2	; 0x02
    7766:	9b 81       	ldd	r25, Y+3	; 0x03
    7768:	fc 01       	movw	r30, r24
    776a:	e2 0f       	add	r30, r18
    776c:	f3 1f       	adc	r31, r19
    776e:	90 81       	ld	r25, Z
    7770:	89 81       	ldd	r24, Y+1	; 0x01
    7772:	8f 5f       	subi	r24, 0xFF	; 255
    7774:	89 83       	std	Y+1, r24	; 0x01
    7776:	89 2f       	mov	r24, r25
    7778:	0e 94 8d 33 	call	0x671a	; 0x671a <LCD_vidWriteCharacter4>
//......................................................................................
void LCD_vidPrintInTwoLines4(uint8 str[])
{

	uint8 i=0;
		while(str[i]!=0)
    777c:	89 81       	ldd	r24, Y+1	; 0x01
    777e:	28 2f       	mov	r18, r24
    7780:	30 e0       	ldi	r19, 0x00	; 0
    7782:	8a 81       	ldd	r24, Y+2	; 0x02
    7784:	9b 81       	ldd	r25, Y+3	; 0x03
    7786:	fc 01       	movw	r30, r24
    7788:	e2 0f       	add	r30, r18
    778a:	f3 1f       	adc	r31, r19
    778c:	80 81       	ld	r24, Z
    778e:	88 23       	and	r24, r24
    7790:	51 f6       	brne	.-108    	; 0x7726 <LCD_vidPrintInTwoLines4+0x14>

			}

		}

}
    7792:	0f 90       	pop	r0
    7794:	0f 90       	pop	r0
    7796:	0f 90       	pop	r0
    7798:	cf 91       	pop	r28
    779a:	df 91       	pop	r29
    779c:	08 95       	ret

0000779e <main>:
volatile uint8 fla1=0,fla2=0;
void project_init(void);
void LED_CODE(void);
void LED_CODE2(void);
int main()
{
    779e:	df 93       	push	r29
    77a0:	cf 93       	push	r28
    77a2:	cd b7       	in	r28, 0x3d	; 61
    77a4:	de b7       	in	r29, 0x3e	; 62
project_init();
    77a6:	0e 94 ef 3b 	call	0x77de	; 0x77de <project_init>
while(1)
{

if((DIO_value_type_Get_Pin_Value(PORTD_ID,PIN0)==0)||(fla1==1))
    77aa:	83 e0       	ldi	r24, 0x03	; 3
    77ac:	60 e0       	ldi	r22, 0x00	; 0
    77ae:	0e 94 21 22 	call	0x4442	; 0x4442 <DIO_value_type_Get_Pin_Value>
    77b2:	88 23       	and	r24, r24
    77b4:	21 f0       	breq	.+8      	; 0x77be <main+0x20>
    77b6:	80 91 56 02 	lds	r24, 0x0256
    77ba:	81 30       	cpi	r24, 0x01	; 1
    77bc:	b1 f7       	brne	.-20     	; 0x77aa <main+0xc>
{
	 LED_CODE2();
    77be:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <LED_CODE2>
fla1=1;
    77c2:	81 e0       	ldi	r24, 0x01	; 1
    77c4:	80 93 56 02 	sts	0x0256, r24
if(DIO_value_type_Get_Pin_Value(PORTD_ID,PIN0)==0)
    77c8:	83 e0       	ldi	r24, 0x03	; 3
    77ca:	60 e0       	ldi	r22, 0x00	; 0
    77cc:	0e 94 21 22 	call	0x4442	; 0x4442 <DIO_value_type_Get_Pin_Value>
    77d0:	88 23       	and	r24, r24
    77d2:	59 f7       	brne	.-42     	; 0x77aa <main+0xc>
		{
	fla1=0;
    77d4:	10 92 56 02 	sts	0x0256, r1
	LED_CODE();
    77d8:	0e 94 15 3c 	call	0x782a	; 0x782a <LED_CODE>
    77dc:	e6 cf       	rjmp	.-52     	; 0x77aa <main+0xc>

000077de <project_init>:

	return 0;
}

void project_init(void)
{
    77de:	df 93       	push	r29
    77e0:	cf 93       	push	r28
    77e2:	cd b7       	in	r28, 0x3d	; 61
    77e4:	de b7       	in	r29, 0x3e	; 62
	//ON THE LEDS
	DIO_void_Set_Pin_Dirction(PORTD_ID,PIN0,INPUT);
    77e6:	83 e0       	ldi	r24, 0x03	; 3
    77e8:	60 e0       	ldi	r22, 0x00	; 0
    77ea:	40 e0       	ldi	r20, 0x00	; 0
    77ec:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Value(PORTD_ID,PIN0,HIGH);
    77f0:	83 e0       	ldi	r24, 0x03	; 3
    77f2:	60 e0       	ldi	r22, 0x00	; 0
    77f4:	41 e0       	ldi	r20, 0x01	; 1
    77f6:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
	//OFF THE LEDS
	DIO_void_Set_Pin_Dirction(PORTD_ID,PIN1,INPUT);
    77fa:	83 e0       	ldi	r24, 0x03	; 3
    77fc:	61 e0       	ldi	r22, 0x01	; 1
    77fe:	40 e0       	ldi	r20, 0x00	; 0
    7800:	0e 94 dd 1e 	call	0x3dba	; 0x3dba <DIO_void_Set_Pin_Dirction>
	DIO_void_Set_Pin_Value(PORTD_ID,PIN1,HIGH);
    7804:	83 e0       	ldi	r24, 0x03	; 3
    7806:	61 e0       	ldi	r22, 0x01	; 1
    7808:	41 e0       	ldi	r20, 0x01	; 1
    780a:	0e 94 7f 20 	call	0x40fe	; 0x40fe <DIO_void_Set_Pin_Value>
	LCD_vidDirections();
    780e:	0e 94 13 2c 	call	0x5826	; 0x5826 <LCD_vidDirections>
		LCD_vidInit();
    7812:	0e 94 57 2c 	call	0x58ae	; 0x58ae <LCD_vidInit>
		Ultrasonic_init();
    7816:	0e 94 14 25 	call	0x4a28	; 0x4a28 <Ultrasonic_init>
		sei();
    781a:	78 94       	sei
		max7221_int();
    781c:	0e 94 48 2b 	call	0x5690	; 0x5690 <max7221_int>
		ALL_Leds_OFF();
    7820:	0e 94 ec 2b 	call	0x57d8	; 0x57d8 <ALL_Leds_OFF>
}
    7824:	cf 91       	pop	r28
    7826:	df 91       	pop	r29
    7828:	08 95       	ret

0000782a <LED_CODE>:

void LED_CODE(void)
{
    782a:	af 92       	push	r10
    782c:	bf 92       	push	r11
    782e:	cf 92       	push	r12
    7830:	df 92       	push	r13
    7832:	ef 92       	push	r14
    7834:	ff 92       	push	r15
    7836:	0f 93       	push	r16
    7838:	1f 93       	push	r17
    783a:	df 93       	push	r29
    783c:	cf 93       	push	r28
    783e:	cd b7       	in	r28, 0x3d	; 61
    7840:	de b7       	in	r29, 0x3e	; 62
	 ALL_Leds_OFF();
    7842:	0e 94 ec 2b 	call	0x57d8	; 0x57d8 <ALL_Leds_OFF>
	LCD_vidGotoxy(0,0);
    7846:	80 e0       	ldi	r24, 0x00	; 0
    7848:	60 e0       	ldi	r22, 0x00	; 0
    784a:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
    LCD_vidWriteString("F_W");
    784e:	80 e0       	ldi	r24, 0x00	; 0
    7850:	91 e0       	ldi	r25, 0x01	; 1
    7852:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	front_wheel=Ultrasonic_front_Get_Distance();
    7856:	0e 94 3c 25 	call	0x4a78	; 0x4a78 <Ultrasonic_front_Get_Distance>
    785a:	dc 01       	movw	r26, r24
    785c:	cb 01       	movw	r24, r22
    785e:	80 93 4e 02 	sts	0x024E, r24
    7862:	90 93 4f 02 	sts	0x024F, r25
    7866:	a0 93 50 02 	sts	0x0250, r26
    786a:	b0 93 51 02 	sts	0x0251, r27
	LCD_vidGotoxy(4,0);
    786e:	84 e0       	ldi	r24, 0x04	; 4
    7870:	60 e0       	ldi	r22, 0x00	; 0
    7872:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteString("   ");
    7876:	84 e0       	ldi	r24, 0x04	; 4
    7878:	91 e0       	ldi	r25, 0x01	; 1
    787a:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	LCD_vidGotoxy(4,0);
    787e:	84 e0       	ldi	r24, 0x04	; 4
    7880:	60 e0       	ldi	r22, 0x00	; 0
    7882:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteUnSignedInteger(front_wheel);
    7886:	80 91 4e 02 	lds	r24, 0x024E
    788a:	90 91 4f 02 	lds	r25, 0x024F
    788e:	a0 91 50 02 	lds	r26, 0x0250
    7892:	b0 91 51 02 	lds	r27, 0x0251
    7896:	5c 01       	movw	r10, r24
    7898:	6d 01       	movw	r12, r26
    789a:	ee 24       	eor	r14, r14
    789c:	ff 24       	eor	r15, r15
    789e:	87 01       	movw	r16, r14
    78a0:	2a 2d       	mov	r18, r10
    78a2:	3b 2d       	mov	r19, r11
    78a4:	4c 2d       	mov	r20, r12
    78a6:	5d 2d       	mov	r21, r13
    78a8:	6e 2d       	mov	r22, r14
    78aa:	7f 2d       	mov	r23, r15
    78ac:	80 2f       	mov	r24, r16
    78ae:	91 2f       	mov	r25, r17
    78b0:	0e 94 ec 34 	call	0x69d8	; 0x69d8 <LCD_vidWriteUnSignedInteger>

	LCD_vidGotoxy(8,0);
    78b4:	88 e0       	ldi	r24, 0x08	; 8
    78b6:	60 e0       	ldi	r22, 0x00	; 0
    78b8:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteString("B_W");
    78bc:	88 e0       	ldi	r24, 0x08	; 8
    78be:	91 e0       	ldi	r25, 0x01	; 1
    78c0:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
    back_wheel=Ultrasonic_back_Get_Distance();
    78c4:	0e 94 9f 28 	call	0x513e	; 0x513e <Ultrasonic_back_Get_Distance>
    78c8:	dc 01       	movw	r26, r24
    78ca:	cb 01       	movw	r24, r22
    78cc:	80 93 52 02 	sts	0x0252, r24
    78d0:	90 93 53 02 	sts	0x0253, r25
    78d4:	a0 93 54 02 	sts	0x0254, r26
    78d8:	b0 93 55 02 	sts	0x0255, r27
    LCD_vidGotoxy(12,0);
    78dc:	8c e0       	ldi	r24, 0x0C	; 12
    78de:	60 e0       	ldi	r22, 0x00	; 0
    78e0:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
    LCD_vidWriteString("   ");
    78e4:	84 e0       	ldi	r24, 0x04	; 4
    78e6:	91 e0       	ldi	r25, 0x01	; 1
    78e8:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	LCD_vidGotoxy(12,0);
    78ec:	8c e0       	ldi	r24, 0x0C	; 12
    78ee:	60 e0       	ldi	r22, 0x00	; 0
    78f0:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteUnSignedInteger(back_wheel);
    78f4:	80 91 52 02 	lds	r24, 0x0252
    78f8:	90 91 53 02 	lds	r25, 0x0253
    78fc:	a0 91 54 02 	lds	r26, 0x0254
    7900:	b0 91 55 02 	lds	r27, 0x0255
    7904:	5c 01       	movw	r10, r24
    7906:	6d 01       	movw	r12, r26
    7908:	ee 24       	eor	r14, r14
    790a:	ff 24       	eor	r15, r15
    790c:	87 01       	movw	r16, r14
    790e:	2a 2d       	mov	r18, r10
    7910:	3b 2d       	mov	r19, r11
    7912:	4c 2d       	mov	r20, r12
    7914:	5d 2d       	mov	r21, r13
    7916:	6e 2d       	mov	r22, r14
    7918:	7f 2d       	mov	r23, r15
    791a:	80 2f       	mov	r24, r16
    791c:	91 2f       	mov	r25, r17
    791e:	0e 94 ec 34 	call	0x69d8	; 0x69d8 <LCD_vidWriteUnSignedInteger>

	if((front_wheel>back_wheel)&&((front_wheel-back_wheel)>5))
    7922:	20 91 4e 02 	lds	r18, 0x024E
    7926:	30 91 4f 02 	lds	r19, 0x024F
    792a:	40 91 50 02 	lds	r20, 0x0250
    792e:	50 91 51 02 	lds	r21, 0x0251
    7932:	80 91 52 02 	lds	r24, 0x0252
    7936:	90 91 53 02 	lds	r25, 0x0253
    793a:	a0 91 54 02 	lds	r26, 0x0254
    793e:	b0 91 55 02 	lds	r27, 0x0255
    7942:	82 17       	cp	r24, r18
    7944:	93 07       	cpc	r25, r19
    7946:	a4 07       	cpc	r26, r20
    7948:	b5 07       	cpc	r27, r21
    794a:	10 f5       	brcc	.+68     	; 0x7990 <LED_CODE+0x166>
    794c:	80 91 4e 02 	lds	r24, 0x024E
    7950:	90 91 4f 02 	lds	r25, 0x024F
    7954:	a0 91 50 02 	lds	r26, 0x0250
    7958:	b0 91 51 02 	lds	r27, 0x0251
    795c:	20 91 52 02 	lds	r18, 0x0252
    7960:	30 91 53 02 	lds	r19, 0x0253
    7964:	40 91 54 02 	lds	r20, 0x0254
    7968:	50 91 55 02 	lds	r21, 0x0255
    796c:	82 1b       	sub	r24, r18
    796e:	93 0b       	sbc	r25, r19
    7970:	a4 0b       	sbc	r26, r20
    7972:	b5 0b       	sbc	r27, r21
    7974:	86 30       	cpi	r24, 0x06	; 6
    7976:	91 05       	cpc	r25, r1
    7978:	a1 05       	cpc	r26, r1
    797a:	b1 05       	cpc	r27, r1
    797c:	48 f0       	brcs	.+18     	; 0x7990 <LED_CODE+0x166>
	{
		//tale3a matab
		LCD_vidGotoxy(0,1);
    797e:	80 e0       	ldi	r24, 0x00	; 0
    7980:	61 e0       	ldi	r22, 0x01	; 1
    7982:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
		LCD_vidWriteString("NAZEL MATAB");
    7986:	8c e0       	ldi	r24, 0x0C	; 12
    7988:	91 e0       	ldi	r25, 0x01	; 1
    798a:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
    798e:	3f c0       	rjmp	.+126    	; 0x7a0e <LED_CODE+0x1e4>

	}
	else if((front_wheel<back_wheel)&&((back_wheel-front_wheel)>5))
    7990:	20 91 4e 02 	lds	r18, 0x024E
    7994:	30 91 4f 02 	lds	r19, 0x024F
    7998:	40 91 50 02 	lds	r20, 0x0250
    799c:	50 91 51 02 	lds	r21, 0x0251
    79a0:	80 91 52 02 	lds	r24, 0x0252
    79a4:	90 91 53 02 	lds	r25, 0x0253
    79a8:	a0 91 54 02 	lds	r26, 0x0254
    79ac:	b0 91 55 02 	lds	r27, 0x0255
    79b0:	28 17       	cp	r18, r24
    79b2:	39 07       	cpc	r19, r25
    79b4:	4a 07       	cpc	r20, r26
    79b6:	5b 07       	cpc	r21, r27
    79b8:	10 f5       	brcc	.+68     	; 0x79fe <LED_CODE+0x1d4>
    79ba:	80 91 52 02 	lds	r24, 0x0252
    79be:	90 91 53 02 	lds	r25, 0x0253
    79c2:	a0 91 54 02 	lds	r26, 0x0254
    79c6:	b0 91 55 02 	lds	r27, 0x0255
    79ca:	20 91 4e 02 	lds	r18, 0x024E
    79ce:	30 91 4f 02 	lds	r19, 0x024F
    79d2:	40 91 50 02 	lds	r20, 0x0250
    79d6:	50 91 51 02 	lds	r21, 0x0251
    79da:	82 1b       	sub	r24, r18
    79dc:	93 0b       	sbc	r25, r19
    79de:	a4 0b       	sbc	r26, r20
    79e0:	b5 0b       	sbc	r27, r21
    79e2:	86 30       	cpi	r24, 0x06	; 6
    79e4:	91 05       	cpc	r25, r1
    79e6:	a1 05       	cpc	r26, r1
    79e8:	b1 05       	cpc	r27, r1
    79ea:	48 f0       	brcs	.+18     	; 0x79fe <LED_CODE+0x1d4>
		{
		LCD_vidGotoxy(0,1);
    79ec:	80 e0       	ldi	r24, 0x00	; 0
    79ee:	61 e0       	ldi	r22, 0x01	; 1
    79f0:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
		LCD_vidWriteString("TALE3A MATAB");
    79f4:	88 e1       	ldi	r24, 0x18	; 24
    79f6:	91 e0       	ldi	r25, 0x01	; 1
    79f8:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
    79fc:	08 c0       	rjmp	.+16     	; 0x7a0e <LED_CODE+0x1e4>

		}
	else
			{
			LCD_vidGotoxy(0,1);
    79fe:	80 e0       	ldi	r24, 0x00	; 0
    7a00:	61 e0       	ldi	r22, 0x01	; 1
    7a02:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
			LCD_vidWriteString("STRAAAAAAAAAAIT");
    7a06:	85 e2       	ldi	r24, 0x25	; 37
    7a08:	91 e0       	ldi	r25, 0x01	; 1
    7a0a:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>

			}
}
    7a0e:	cf 91       	pop	r28
    7a10:	df 91       	pop	r29
    7a12:	1f 91       	pop	r17
    7a14:	0f 91       	pop	r16
    7a16:	ff 90       	pop	r15
    7a18:	ef 90       	pop	r14
    7a1a:	df 90       	pop	r13
    7a1c:	cf 90       	pop	r12
    7a1e:	bf 90       	pop	r11
    7a20:	af 90       	pop	r10
    7a22:	08 95       	ret

00007a24 <LED_CODE2>:

void LED_CODE2(void)
{
    7a24:	af 92       	push	r10
    7a26:	bf 92       	push	r11
    7a28:	cf 92       	push	r12
    7a2a:	df 92       	push	r13
    7a2c:	ef 92       	push	r14
    7a2e:	ff 92       	push	r15
    7a30:	0f 93       	push	r16
    7a32:	1f 93       	push	r17
    7a34:	df 93       	push	r29
    7a36:	cf 93       	push	r28
    7a38:	cd b7       	in	r28, 0x3d	; 61
    7a3a:	de b7       	in	r29, 0x3e	; 62

	LCD_vidGotoxy(0,0);
    7a3c:	80 e0       	ldi	r24, 0x00	; 0
    7a3e:	60 e0       	ldi	r22, 0x00	; 0
    7a40:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
    LCD_vidWriteString("F_W");
    7a44:	80 e0       	ldi	r24, 0x00	; 0
    7a46:	91 e0       	ldi	r25, 0x01	; 1
    7a48:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	front_wheel=Ultrasonic_front_Get_Distance();
    7a4c:	0e 94 3c 25 	call	0x4a78	; 0x4a78 <Ultrasonic_front_Get_Distance>
    7a50:	dc 01       	movw	r26, r24
    7a52:	cb 01       	movw	r24, r22
    7a54:	80 93 4e 02 	sts	0x024E, r24
    7a58:	90 93 4f 02 	sts	0x024F, r25
    7a5c:	a0 93 50 02 	sts	0x0250, r26
    7a60:	b0 93 51 02 	sts	0x0251, r27
	LCD_vidGotoxy(4,0);
    7a64:	84 e0       	ldi	r24, 0x04	; 4
    7a66:	60 e0       	ldi	r22, 0x00	; 0
    7a68:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteString("   ");
    7a6c:	84 e0       	ldi	r24, 0x04	; 4
    7a6e:	91 e0       	ldi	r25, 0x01	; 1
    7a70:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	LCD_vidGotoxy(4,0);
    7a74:	84 e0       	ldi	r24, 0x04	; 4
    7a76:	60 e0       	ldi	r22, 0x00	; 0
    7a78:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteUnSignedInteger(front_wheel);
    7a7c:	80 91 4e 02 	lds	r24, 0x024E
    7a80:	90 91 4f 02 	lds	r25, 0x024F
    7a84:	a0 91 50 02 	lds	r26, 0x0250
    7a88:	b0 91 51 02 	lds	r27, 0x0251
    7a8c:	5c 01       	movw	r10, r24
    7a8e:	6d 01       	movw	r12, r26
    7a90:	ee 24       	eor	r14, r14
    7a92:	ff 24       	eor	r15, r15
    7a94:	87 01       	movw	r16, r14
    7a96:	2a 2d       	mov	r18, r10
    7a98:	3b 2d       	mov	r19, r11
    7a9a:	4c 2d       	mov	r20, r12
    7a9c:	5d 2d       	mov	r21, r13
    7a9e:	6e 2d       	mov	r22, r14
    7aa0:	7f 2d       	mov	r23, r15
    7aa2:	80 2f       	mov	r24, r16
    7aa4:	91 2f       	mov	r25, r17
    7aa6:	0e 94 ec 34 	call	0x69d8	; 0x69d8 <LCD_vidWriteUnSignedInteger>

	LCD_vidGotoxy(8,0);
    7aaa:	88 e0       	ldi	r24, 0x08	; 8
    7aac:	60 e0       	ldi	r22, 0x00	; 0
    7aae:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteString("B_W");
    7ab2:	88 e0       	ldi	r24, 0x08	; 8
    7ab4:	91 e0       	ldi	r25, 0x01	; 1
    7ab6:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
    back_wheel=Ultrasonic_back_Get_Distance();
    7aba:	0e 94 9f 28 	call	0x513e	; 0x513e <Ultrasonic_back_Get_Distance>
    7abe:	dc 01       	movw	r26, r24
    7ac0:	cb 01       	movw	r24, r22
    7ac2:	80 93 52 02 	sts	0x0252, r24
    7ac6:	90 93 53 02 	sts	0x0253, r25
    7aca:	a0 93 54 02 	sts	0x0254, r26
    7ace:	b0 93 55 02 	sts	0x0255, r27
    LCD_vidGotoxy(12,0);
    7ad2:	8c e0       	ldi	r24, 0x0C	; 12
    7ad4:	60 e0       	ldi	r22, 0x00	; 0
    7ad6:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
    LCD_vidWriteString("   ");
    7ada:	84 e0       	ldi	r24, 0x04	; 4
    7adc:	91 e0       	ldi	r25, 0x01	; 1
    7ade:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
	LCD_vidGotoxy(12,0);
    7ae2:	8c e0       	ldi	r24, 0x0C	; 12
    7ae4:	60 e0       	ldi	r22, 0x00	; 0
    7ae6:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
	LCD_vidWriteUnSignedInteger(back_wheel);
    7aea:	80 91 52 02 	lds	r24, 0x0252
    7aee:	90 91 53 02 	lds	r25, 0x0253
    7af2:	a0 91 54 02 	lds	r26, 0x0254
    7af6:	b0 91 55 02 	lds	r27, 0x0255
    7afa:	5c 01       	movw	r10, r24
    7afc:	6d 01       	movw	r12, r26
    7afe:	ee 24       	eor	r14, r14
    7b00:	ff 24       	eor	r15, r15
    7b02:	87 01       	movw	r16, r14
    7b04:	2a 2d       	mov	r18, r10
    7b06:	3b 2d       	mov	r19, r11
    7b08:	4c 2d       	mov	r20, r12
    7b0a:	5d 2d       	mov	r21, r13
    7b0c:	6e 2d       	mov	r22, r14
    7b0e:	7f 2d       	mov	r23, r15
    7b10:	80 2f       	mov	r24, r16
    7b12:	91 2f       	mov	r25, r17
    7b14:	0e 94 ec 34 	call	0x69d8	; 0x69d8 <LCD_vidWriteUnSignedInteger>

	if((front_wheel>back_wheel)&&((front_wheel-back_wheel)>5))
    7b18:	20 91 4e 02 	lds	r18, 0x024E
    7b1c:	30 91 4f 02 	lds	r19, 0x024F
    7b20:	40 91 50 02 	lds	r20, 0x0250
    7b24:	50 91 51 02 	lds	r21, 0x0251
    7b28:	80 91 52 02 	lds	r24, 0x0252
    7b2c:	90 91 53 02 	lds	r25, 0x0253
    7b30:	a0 91 54 02 	lds	r26, 0x0254
    7b34:	b0 91 55 02 	lds	r27, 0x0255
    7b38:	82 17       	cp	r24, r18
    7b3a:	93 07       	cpc	r25, r19
    7b3c:	a4 07       	cpc	r26, r20
    7b3e:	b5 07       	cpc	r27, r21
    7b40:	30 f5       	brcc	.+76     	; 0x7b8e <LED_CODE2+0x16a>
    7b42:	80 91 4e 02 	lds	r24, 0x024E
    7b46:	90 91 4f 02 	lds	r25, 0x024F
    7b4a:	a0 91 50 02 	lds	r26, 0x0250
    7b4e:	b0 91 51 02 	lds	r27, 0x0251
    7b52:	20 91 52 02 	lds	r18, 0x0252
    7b56:	30 91 53 02 	lds	r19, 0x0253
    7b5a:	40 91 54 02 	lds	r20, 0x0254
    7b5e:	50 91 55 02 	lds	r21, 0x0255
    7b62:	82 1b       	sub	r24, r18
    7b64:	93 0b       	sbc	r25, r19
    7b66:	a4 0b       	sbc	r26, r20
    7b68:	b5 0b       	sbc	r27, r21
    7b6a:	86 30       	cpi	r24, 0x06	; 6
    7b6c:	91 05       	cpc	r25, r1
    7b6e:	a1 05       	cpc	r26, r1
    7b70:	b1 05       	cpc	r27, r1
    7b72:	68 f0       	brcs	.+26     	; 0x7b8e <LED_CODE2+0x16a>
	{
		//tale3a matab
		LCD_vidGotoxy(0,1);
    7b74:	80 e0       	ldi	r24, 0x00	; 0
    7b76:	61 e0       	ldi	r22, 0x01	; 1
    7b78:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
		LCD_vidWriteString("NAZEL MATAB");
    7b7c:	8c e0       	ldi	r24, 0x0C	; 12
    7b7e:	91 e0       	ldi	r25, 0x01	; 1
    7b80:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
		ALL_Leds_OFF();
    7b84:	0e 94 ec 2b 	call	0x57d8	; 0x57d8 <ALL_Leds_OFF>
		Upper_Leds();
    7b88:	0e 94 97 2b 	call	0x572e	; 0x572e <Upper_Leds>
    7b8c:	45 c0       	rjmp	.+138    	; 0x7c18 <LED_CODE2+0x1f4>

	}
	else if((front_wheel<back_wheel)&&((back_wheel-front_wheel)>5))
    7b8e:	20 91 4e 02 	lds	r18, 0x024E
    7b92:	30 91 4f 02 	lds	r19, 0x024F
    7b96:	40 91 50 02 	lds	r20, 0x0250
    7b9a:	50 91 51 02 	lds	r21, 0x0251
    7b9e:	80 91 52 02 	lds	r24, 0x0252
    7ba2:	90 91 53 02 	lds	r25, 0x0253
    7ba6:	a0 91 54 02 	lds	r26, 0x0254
    7baa:	b0 91 55 02 	lds	r27, 0x0255
    7bae:	28 17       	cp	r18, r24
    7bb0:	39 07       	cpc	r19, r25
    7bb2:	4a 07       	cpc	r20, r26
    7bb4:	5b 07       	cpc	r21, r27
    7bb6:	30 f5       	brcc	.+76     	; 0x7c04 <LED_CODE2+0x1e0>
    7bb8:	80 91 52 02 	lds	r24, 0x0252
    7bbc:	90 91 53 02 	lds	r25, 0x0253
    7bc0:	a0 91 54 02 	lds	r26, 0x0254
    7bc4:	b0 91 55 02 	lds	r27, 0x0255
    7bc8:	20 91 4e 02 	lds	r18, 0x024E
    7bcc:	30 91 4f 02 	lds	r19, 0x024F
    7bd0:	40 91 50 02 	lds	r20, 0x0250
    7bd4:	50 91 51 02 	lds	r21, 0x0251
    7bd8:	82 1b       	sub	r24, r18
    7bda:	93 0b       	sbc	r25, r19
    7bdc:	a4 0b       	sbc	r26, r20
    7bde:	b5 0b       	sbc	r27, r21
    7be0:	86 30       	cpi	r24, 0x06	; 6
    7be2:	91 05       	cpc	r25, r1
    7be4:	a1 05       	cpc	r26, r1
    7be6:	b1 05       	cpc	r27, r1
    7be8:	68 f0       	brcs	.+26     	; 0x7c04 <LED_CODE2+0x1e0>
		{
		LCD_vidGotoxy(0,1);
    7bea:	80 e0       	ldi	r24, 0x00	; 0
    7bec:	61 e0       	ldi	r22, 0x01	; 1
    7bee:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
		LCD_vidWriteString("TALE3A MATAB");
    7bf2:	88 e1       	ldi	r24, 0x18	; 24
    7bf4:	91 e0       	ldi	r25, 0x01	; 1
    7bf6:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
		ALL_Leds_OFF();
    7bfa:	0e 94 ec 2b 	call	0x57d8	; 0x57d8 <ALL_Leds_OFF>
		Lower_Leds();
    7bfe:	0e 94 ae 2b 	call	0x575c	; 0x575c <Lower_Leds>
    7c02:	0a c0       	rjmp	.+20     	; 0x7c18 <LED_CODE2+0x1f4>
		}
	else
	{
			LCD_vidGotoxy(0,1);
    7c04:	80 e0       	ldi	r24, 0x00	; 0
    7c06:	61 e0       	ldi	r22, 0x01	; 1
    7c08:	0e 94 58 39 	call	0x72b0	; 0x72b0 <LCD_vidGotoxy>
			LCD_vidWriteString("STRAAAAAAAAAAIT");
    7c0c:	85 e2       	ldi	r24, 0x25	; 37
    7c0e:	91 e0       	ldi	r25, 0x01	; 1
    7c10:	0e 94 a6 33 	call	0x674c	; 0x674c <LCD_vidWriteString>
			ALL_Leds_ON();
    7c14:	0e 94 c5 2b 	call	0x578a	; 0x578a <ALL_Leds_ON>

			}
}
    7c18:	cf 91       	pop	r28
    7c1a:	df 91       	pop	r29
    7c1c:	1f 91       	pop	r17
    7c1e:	0f 91       	pop	r16
    7c20:	ff 90       	pop	r15
    7c22:	ef 90       	pop	r14
    7c24:	df 90       	pop	r13
    7c26:	cf 90       	pop	r12
    7c28:	bf 90       	pop	r11
    7c2a:	af 90       	pop	r10
    7c2c:	08 95       	ret

00007c2e <__udivmodsi4>:
    7c2e:	a1 e2       	ldi	r26, 0x21	; 33
    7c30:	1a 2e       	mov	r1, r26
    7c32:	aa 1b       	sub	r26, r26
    7c34:	bb 1b       	sub	r27, r27
    7c36:	fd 01       	movw	r30, r26
    7c38:	0d c0       	rjmp	.+26     	; 0x7c54 <__udivmodsi4_ep>

00007c3a <__udivmodsi4_loop>:
    7c3a:	aa 1f       	adc	r26, r26
    7c3c:	bb 1f       	adc	r27, r27
    7c3e:	ee 1f       	adc	r30, r30
    7c40:	ff 1f       	adc	r31, r31
    7c42:	a2 17       	cp	r26, r18
    7c44:	b3 07       	cpc	r27, r19
    7c46:	e4 07       	cpc	r30, r20
    7c48:	f5 07       	cpc	r31, r21
    7c4a:	20 f0       	brcs	.+8      	; 0x7c54 <__udivmodsi4_ep>
    7c4c:	a2 1b       	sub	r26, r18
    7c4e:	b3 0b       	sbc	r27, r19
    7c50:	e4 0b       	sbc	r30, r20
    7c52:	f5 0b       	sbc	r31, r21

00007c54 <__udivmodsi4_ep>:
    7c54:	66 1f       	adc	r22, r22
    7c56:	77 1f       	adc	r23, r23
    7c58:	88 1f       	adc	r24, r24
    7c5a:	99 1f       	adc	r25, r25
    7c5c:	1a 94       	dec	r1
    7c5e:	69 f7       	brne	.-38     	; 0x7c3a <__udivmodsi4_loop>
    7c60:	60 95       	com	r22
    7c62:	70 95       	com	r23
    7c64:	80 95       	com	r24
    7c66:	90 95       	com	r25
    7c68:	9b 01       	movw	r18, r22
    7c6a:	ac 01       	movw	r20, r24
    7c6c:	bd 01       	movw	r22, r26
    7c6e:	cf 01       	movw	r24, r30
    7c70:	08 95       	ret

00007c72 <__mulsi3>:
    7c72:	62 9f       	mul	r22, r18
    7c74:	d0 01       	movw	r26, r0
    7c76:	73 9f       	mul	r23, r19
    7c78:	f0 01       	movw	r30, r0
    7c7a:	82 9f       	mul	r24, r18
    7c7c:	e0 0d       	add	r30, r0
    7c7e:	f1 1d       	adc	r31, r1
    7c80:	64 9f       	mul	r22, r20
    7c82:	e0 0d       	add	r30, r0
    7c84:	f1 1d       	adc	r31, r1
    7c86:	92 9f       	mul	r25, r18
    7c88:	f0 0d       	add	r31, r0
    7c8a:	83 9f       	mul	r24, r19
    7c8c:	f0 0d       	add	r31, r0
    7c8e:	74 9f       	mul	r23, r20
    7c90:	f0 0d       	add	r31, r0
    7c92:	65 9f       	mul	r22, r21
    7c94:	f0 0d       	add	r31, r0
    7c96:	99 27       	eor	r25, r25
    7c98:	72 9f       	mul	r23, r18
    7c9a:	b0 0d       	add	r27, r0
    7c9c:	e1 1d       	adc	r30, r1
    7c9e:	f9 1f       	adc	r31, r25
    7ca0:	63 9f       	mul	r22, r19
    7ca2:	b0 0d       	add	r27, r0
    7ca4:	e1 1d       	adc	r30, r1
    7ca6:	f9 1f       	adc	r31, r25
    7ca8:	bd 01       	movw	r22, r26
    7caa:	cf 01       	movw	r24, r30
    7cac:	11 24       	eor	r1, r1
    7cae:	08 95       	ret

00007cb0 <__prologue_saves__>:
    7cb0:	2f 92       	push	r2
    7cb2:	3f 92       	push	r3
    7cb4:	4f 92       	push	r4
    7cb6:	5f 92       	push	r5
    7cb8:	6f 92       	push	r6
    7cba:	7f 92       	push	r7
    7cbc:	8f 92       	push	r8
    7cbe:	9f 92       	push	r9
    7cc0:	af 92       	push	r10
    7cc2:	bf 92       	push	r11
    7cc4:	cf 92       	push	r12
    7cc6:	df 92       	push	r13
    7cc8:	ef 92       	push	r14
    7cca:	ff 92       	push	r15
    7ccc:	0f 93       	push	r16
    7cce:	1f 93       	push	r17
    7cd0:	cf 93       	push	r28
    7cd2:	df 93       	push	r29
    7cd4:	cd b7       	in	r28, 0x3d	; 61
    7cd6:	de b7       	in	r29, 0x3e	; 62
    7cd8:	ca 1b       	sub	r28, r26
    7cda:	db 0b       	sbc	r29, r27
    7cdc:	0f b6       	in	r0, 0x3f	; 63
    7cde:	f8 94       	cli
    7ce0:	de bf       	out	0x3e, r29	; 62
    7ce2:	0f be       	out	0x3f, r0	; 63
    7ce4:	cd bf       	out	0x3d, r28	; 61
    7ce6:	09 94       	ijmp

00007ce8 <__epilogue_restores__>:
    7ce8:	2a 88       	ldd	r2, Y+18	; 0x12
    7cea:	39 88       	ldd	r3, Y+17	; 0x11
    7cec:	48 88       	ldd	r4, Y+16	; 0x10
    7cee:	5f 84       	ldd	r5, Y+15	; 0x0f
    7cf0:	6e 84       	ldd	r6, Y+14	; 0x0e
    7cf2:	7d 84       	ldd	r7, Y+13	; 0x0d
    7cf4:	8c 84       	ldd	r8, Y+12	; 0x0c
    7cf6:	9b 84       	ldd	r9, Y+11	; 0x0b
    7cf8:	aa 84       	ldd	r10, Y+10	; 0x0a
    7cfa:	b9 84       	ldd	r11, Y+9	; 0x09
    7cfc:	c8 84       	ldd	r12, Y+8	; 0x08
    7cfe:	df 80       	ldd	r13, Y+7	; 0x07
    7d00:	ee 80       	ldd	r14, Y+6	; 0x06
    7d02:	fd 80       	ldd	r15, Y+5	; 0x05
    7d04:	0c 81       	ldd	r16, Y+4	; 0x04
    7d06:	1b 81       	ldd	r17, Y+3	; 0x03
    7d08:	aa 81       	ldd	r26, Y+2	; 0x02
    7d0a:	b9 81       	ldd	r27, Y+1	; 0x01
    7d0c:	ce 0f       	add	r28, r30
    7d0e:	d1 1d       	adc	r29, r1
    7d10:	0f b6       	in	r0, 0x3f	; 63
    7d12:	f8 94       	cli
    7d14:	de bf       	out	0x3e, r29	; 62
    7d16:	0f be       	out	0x3f, r0	; 63
    7d18:	cd bf       	out	0x3d, r28	; 61
    7d1a:	ed 01       	movw	r28, r26
    7d1c:	08 95       	ret

00007d1e <malloc>:
    7d1e:	cf 93       	push	r28
    7d20:	df 93       	push	r29
    7d22:	bc 01       	movw	r22, r24
    7d24:	82 30       	cpi	r24, 0x02	; 2
    7d26:	91 05       	cpc	r25, r1
    7d28:	10 f4       	brcc	.+4      	; 0x7d2e <malloc+0x10>
    7d2a:	62 e0       	ldi	r22, 0x02	; 2
    7d2c:	70 e0       	ldi	r23, 0x00	; 0
    7d2e:	a0 91 5c 02 	lds	r26, 0x025C
    7d32:	b0 91 5d 02 	lds	r27, 0x025D
    7d36:	ed 01       	movw	r28, r26
    7d38:	e0 e0       	ldi	r30, 0x00	; 0
    7d3a:	f0 e0       	ldi	r31, 0x00	; 0
    7d3c:	40 e0       	ldi	r20, 0x00	; 0
    7d3e:	50 e0       	ldi	r21, 0x00	; 0
    7d40:	21 c0       	rjmp	.+66     	; 0x7d84 <malloc+0x66>
    7d42:	88 81       	ld	r24, Y
    7d44:	99 81       	ldd	r25, Y+1	; 0x01
    7d46:	86 17       	cp	r24, r22
    7d48:	97 07       	cpc	r25, r23
    7d4a:	69 f4       	brne	.+26     	; 0x7d66 <malloc+0x48>
    7d4c:	8a 81       	ldd	r24, Y+2	; 0x02
    7d4e:	9b 81       	ldd	r25, Y+3	; 0x03
    7d50:	30 97       	sbiw	r30, 0x00	; 0
    7d52:	19 f0       	breq	.+6      	; 0x7d5a <malloc+0x3c>
    7d54:	93 83       	std	Z+3, r25	; 0x03
    7d56:	82 83       	std	Z+2, r24	; 0x02
    7d58:	04 c0       	rjmp	.+8      	; 0x7d62 <malloc+0x44>
    7d5a:	90 93 5d 02 	sts	0x025D, r25
    7d5e:	80 93 5c 02 	sts	0x025C, r24
    7d62:	fe 01       	movw	r30, r28
    7d64:	34 c0       	rjmp	.+104    	; 0x7dce <malloc+0xb0>
    7d66:	68 17       	cp	r22, r24
    7d68:	79 07       	cpc	r23, r25
    7d6a:	38 f4       	brcc	.+14     	; 0x7d7a <malloc+0x5c>
    7d6c:	41 15       	cp	r20, r1
    7d6e:	51 05       	cpc	r21, r1
    7d70:	19 f0       	breq	.+6      	; 0x7d78 <malloc+0x5a>
    7d72:	84 17       	cp	r24, r20
    7d74:	95 07       	cpc	r25, r21
    7d76:	08 f4       	brcc	.+2      	; 0x7d7a <malloc+0x5c>
    7d78:	ac 01       	movw	r20, r24
    7d7a:	fe 01       	movw	r30, r28
    7d7c:	8a 81       	ldd	r24, Y+2	; 0x02
    7d7e:	9b 81       	ldd	r25, Y+3	; 0x03
    7d80:	9c 01       	movw	r18, r24
    7d82:	e9 01       	movw	r28, r18
    7d84:	20 97       	sbiw	r28, 0x00	; 0
    7d86:	e9 f6       	brne	.-70     	; 0x7d42 <malloc+0x24>
    7d88:	41 15       	cp	r20, r1
    7d8a:	51 05       	cpc	r21, r1
    7d8c:	a9 f1       	breq	.+106    	; 0x7df8 <malloc+0xda>
    7d8e:	ca 01       	movw	r24, r20
    7d90:	86 1b       	sub	r24, r22
    7d92:	97 0b       	sbc	r25, r23
    7d94:	04 97       	sbiw	r24, 0x04	; 4
    7d96:	08 f4       	brcc	.+2      	; 0x7d9a <malloc+0x7c>
    7d98:	ba 01       	movw	r22, r20
    7d9a:	e0 e0       	ldi	r30, 0x00	; 0
    7d9c:	f0 e0       	ldi	r31, 0x00	; 0
    7d9e:	2a c0       	rjmp	.+84     	; 0x7df4 <malloc+0xd6>
    7da0:	8d 91       	ld	r24, X+
    7da2:	9c 91       	ld	r25, X
    7da4:	11 97       	sbiw	r26, 0x01	; 1
    7da6:	84 17       	cp	r24, r20
    7da8:	95 07       	cpc	r25, r21
    7daa:	f9 f4       	brne	.+62     	; 0x7dea <malloc+0xcc>
    7dac:	64 17       	cp	r22, r20
    7dae:	75 07       	cpc	r23, r21
    7db0:	81 f4       	brne	.+32     	; 0x7dd2 <malloc+0xb4>
    7db2:	12 96       	adiw	r26, 0x02	; 2
    7db4:	8d 91       	ld	r24, X+
    7db6:	9c 91       	ld	r25, X
    7db8:	13 97       	sbiw	r26, 0x03	; 3
    7dba:	30 97       	sbiw	r30, 0x00	; 0
    7dbc:	19 f0       	breq	.+6      	; 0x7dc4 <malloc+0xa6>
    7dbe:	93 83       	std	Z+3, r25	; 0x03
    7dc0:	82 83       	std	Z+2, r24	; 0x02
    7dc2:	04 c0       	rjmp	.+8      	; 0x7dcc <malloc+0xae>
    7dc4:	90 93 5d 02 	sts	0x025D, r25
    7dc8:	80 93 5c 02 	sts	0x025C, r24
    7dcc:	fd 01       	movw	r30, r26
    7dce:	32 96       	adiw	r30, 0x02	; 2
    7dd0:	4f c0       	rjmp	.+158    	; 0x7e70 <malloc+0x152>
    7dd2:	ca 01       	movw	r24, r20
    7dd4:	86 1b       	sub	r24, r22
    7dd6:	97 0b       	sbc	r25, r23
    7dd8:	fd 01       	movw	r30, r26
    7dda:	e8 0f       	add	r30, r24
    7ddc:	f9 1f       	adc	r31, r25
    7dde:	61 93       	st	Z+, r22
    7de0:	71 93       	st	Z+, r23
    7de2:	02 97       	sbiw	r24, 0x02	; 2
    7de4:	8d 93       	st	X+, r24
    7de6:	9c 93       	st	X, r25
    7de8:	43 c0       	rjmp	.+134    	; 0x7e70 <malloc+0x152>
    7dea:	fd 01       	movw	r30, r26
    7dec:	82 81       	ldd	r24, Z+2	; 0x02
    7dee:	93 81       	ldd	r25, Z+3	; 0x03
    7df0:	9c 01       	movw	r18, r24
    7df2:	d9 01       	movw	r26, r18
    7df4:	10 97       	sbiw	r26, 0x00	; 0
    7df6:	a1 f6       	brne	.-88     	; 0x7da0 <malloc+0x82>
    7df8:	80 91 5a 02 	lds	r24, 0x025A
    7dfc:	90 91 5b 02 	lds	r25, 0x025B
    7e00:	89 2b       	or	r24, r25
    7e02:	41 f4       	brne	.+16     	; 0x7e14 <malloc+0xf6>
    7e04:	80 91 3f 02 	lds	r24, 0x023F
    7e08:	90 91 40 02 	lds	r25, 0x0240
    7e0c:	90 93 5b 02 	sts	0x025B, r25
    7e10:	80 93 5a 02 	sts	0x025A, r24
    7e14:	40 91 41 02 	lds	r20, 0x0241
    7e18:	50 91 42 02 	lds	r21, 0x0242
    7e1c:	41 15       	cp	r20, r1
    7e1e:	51 05       	cpc	r21, r1
    7e20:	41 f4       	brne	.+16     	; 0x7e32 <malloc+0x114>
    7e22:	4d b7       	in	r20, 0x3d	; 61
    7e24:	5e b7       	in	r21, 0x3e	; 62
    7e26:	80 91 3d 02 	lds	r24, 0x023D
    7e2a:	90 91 3e 02 	lds	r25, 0x023E
    7e2e:	48 1b       	sub	r20, r24
    7e30:	59 0b       	sbc	r21, r25
    7e32:	20 91 5a 02 	lds	r18, 0x025A
    7e36:	30 91 5b 02 	lds	r19, 0x025B
    7e3a:	24 17       	cp	r18, r20
    7e3c:	35 07       	cpc	r19, r21
    7e3e:	b0 f4       	brcc	.+44     	; 0x7e6c <malloc+0x14e>
    7e40:	ca 01       	movw	r24, r20
    7e42:	82 1b       	sub	r24, r18
    7e44:	93 0b       	sbc	r25, r19
    7e46:	86 17       	cp	r24, r22
    7e48:	97 07       	cpc	r25, r23
    7e4a:	80 f0       	brcs	.+32     	; 0x7e6c <malloc+0x14e>
    7e4c:	ab 01       	movw	r20, r22
    7e4e:	4e 5f       	subi	r20, 0xFE	; 254
    7e50:	5f 4f       	sbci	r21, 0xFF	; 255
    7e52:	84 17       	cp	r24, r20
    7e54:	95 07       	cpc	r25, r21
    7e56:	50 f0       	brcs	.+20     	; 0x7e6c <malloc+0x14e>
    7e58:	42 0f       	add	r20, r18
    7e5a:	53 1f       	adc	r21, r19
    7e5c:	50 93 5b 02 	sts	0x025B, r21
    7e60:	40 93 5a 02 	sts	0x025A, r20
    7e64:	f9 01       	movw	r30, r18
    7e66:	61 93       	st	Z+, r22
    7e68:	71 93       	st	Z+, r23
    7e6a:	02 c0       	rjmp	.+4      	; 0x7e70 <malloc+0x152>
    7e6c:	e0 e0       	ldi	r30, 0x00	; 0
    7e6e:	f0 e0       	ldi	r31, 0x00	; 0
    7e70:	cf 01       	movw	r24, r30
    7e72:	df 91       	pop	r29
    7e74:	cf 91       	pop	r28
    7e76:	08 95       	ret

00007e78 <free>:
    7e78:	cf 93       	push	r28
    7e7a:	df 93       	push	r29
    7e7c:	00 97       	sbiw	r24, 0x00	; 0
    7e7e:	09 f4       	brne	.+2      	; 0x7e82 <free+0xa>
    7e80:	50 c0       	rjmp	.+160    	; 0x7f22 <free+0xaa>
    7e82:	ec 01       	movw	r28, r24
    7e84:	22 97       	sbiw	r28, 0x02	; 2
    7e86:	1b 82       	std	Y+3, r1	; 0x03
    7e88:	1a 82       	std	Y+2, r1	; 0x02
    7e8a:	a0 91 5c 02 	lds	r26, 0x025C
    7e8e:	b0 91 5d 02 	lds	r27, 0x025D
    7e92:	10 97       	sbiw	r26, 0x00	; 0
    7e94:	09 f1       	breq	.+66     	; 0x7ed8 <free+0x60>
    7e96:	40 e0       	ldi	r20, 0x00	; 0
    7e98:	50 e0       	ldi	r21, 0x00	; 0
    7e9a:	ac 17       	cp	r26, r28
    7e9c:	bd 07       	cpc	r27, r29
    7e9e:	08 f1       	brcs	.+66     	; 0x7ee2 <free+0x6a>
    7ea0:	bb 83       	std	Y+3, r27	; 0x03
    7ea2:	aa 83       	std	Y+2, r26	; 0x02
    7ea4:	fe 01       	movw	r30, r28
    7ea6:	21 91       	ld	r18, Z+
    7ea8:	31 91       	ld	r19, Z+
    7eaa:	e2 0f       	add	r30, r18
    7eac:	f3 1f       	adc	r31, r19
    7eae:	ae 17       	cp	r26, r30
    7eb0:	bf 07       	cpc	r27, r31
    7eb2:	79 f4       	brne	.+30     	; 0x7ed2 <free+0x5a>
    7eb4:	8d 91       	ld	r24, X+
    7eb6:	9c 91       	ld	r25, X
    7eb8:	11 97       	sbiw	r26, 0x01	; 1
    7eba:	28 0f       	add	r18, r24
    7ebc:	39 1f       	adc	r19, r25
    7ebe:	2e 5f       	subi	r18, 0xFE	; 254
    7ec0:	3f 4f       	sbci	r19, 0xFF	; 255
    7ec2:	39 83       	std	Y+1, r19	; 0x01
    7ec4:	28 83       	st	Y, r18
    7ec6:	12 96       	adiw	r26, 0x02	; 2
    7ec8:	8d 91       	ld	r24, X+
    7eca:	9c 91       	ld	r25, X
    7ecc:	13 97       	sbiw	r26, 0x03	; 3
    7ece:	9b 83       	std	Y+3, r25	; 0x03
    7ed0:	8a 83       	std	Y+2, r24	; 0x02
    7ed2:	41 15       	cp	r20, r1
    7ed4:	51 05       	cpc	r21, r1
    7ed6:	71 f4       	brne	.+28     	; 0x7ef4 <free+0x7c>
    7ed8:	d0 93 5d 02 	sts	0x025D, r29
    7edc:	c0 93 5c 02 	sts	0x025C, r28
    7ee0:	20 c0       	rjmp	.+64     	; 0x7f22 <free+0xaa>
    7ee2:	12 96       	adiw	r26, 0x02	; 2
    7ee4:	8d 91       	ld	r24, X+
    7ee6:	9c 91       	ld	r25, X
    7ee8:	13 97       	sbiw	r26, 0x03	; 3
    7eea:	ad 01       	movw	r20, r26
    7eec:	00 97       	sbiw	r24, 0x00	; 0
    7eee:	11 f0       	breq	.+4      	; 0x7ef4 <free+0x7c>
    7ef0:	dc 01       	movw	r26, r24
    7ef2:	d3 cf       	rjmp	.-90     	; 0x7e9a <free+0x22>
    7ef4:	fa 01       	movw	r30, r20
    7ef6:	d3 83       	std	Z+3, r29	; 0x03
    7ef8:	c2 83       	std	Z+2, r28	; 0x02
    7efa:	21 91       	ld	r18, Z+
    7efc:	31 91       	ld	r19, Z+
    7efe:	e2 0f       	add	r30, r18
    7f00:	f3 1f       	adc	r31, r19
    7f02:	ce 17       	cp	r28, r30
    7f04:	df 07       	cpc	r29, r31
    7f06:	69 f4       	brne	.+26     	; 0x7f22 <free+0xaa>
    7f08:	88 81       	ld	r24, Y
    7f0a:	99 81       	ldd	r25, Y+1	; 0x01
    7f0c:	28 0f       	add	r18, r24
    7f0e:	39 1f       	adc	r19, r25
    7f10:	2e 5f       	subi	r18, 0xFE	; 254
    7f12:	3f 4f       	sbci	r19, 0xFF	; 255
    7f14:	fa 01       	movw	r30, r20
    7f16:	31 83       	std	Z+1, r19	; 0x01
    7f18:	20 83       	st	Z, r18
    7f1a:	8a 81       	ldd	r24, Y+2	; 0x02
    7f1c:	9b 81       	ldd	r25, Y+3	; 0x03
    7f1e:	93 83       	std	Z+3, r25	; 0x03
    7f20:	82 83       	std	Z+2, r24	; 0x02
    7f22:	df 91       	pop	r29
    7f24:	cf 91       	pop	r28
    7f26:	08 95       	ret

00007f28 <_exit>:
    7f28:	f8 94       	cli

00007f2a <__stop_program>:
    7f2a:	ff cf       	rjmp	.-2      	; 0x7f2a <__stop_program>
