# Copyright (c) 2020 Inria
#
# This file is subject to the terms and conditions of the GNU Lesser
# General Public License v2.1. See the file LICENSE in the top level
# directory for more details.
#

config BOARD
    default "hifive1b" if BOARD_HIFIVE1B

config BOARD_HIFIVE1B
    bool
    default y
    select CPU_MODEL_FE310_G002
    select HAS_PERIPH_I2C
    select HAS_PERIPH_RTC
    select HAS_PERIPH_RTT
    select HAS_PERIPH_SPI
    select HAS_PERIPH_TIMER
    select HAS_PERIPH_UART
    select HAS_ARDUINO

menu "Hifive1b clock configuration"
    depends on BOARD_HIFIVE1B

choice
bool "Clock source selection"
default USE_CLOCK_HFXOSC_PLL

config USE_CLOCK_HFXOSC_PLL
    bool "PLL clocked by high frequency external oscillator (HFXOSC)"

config USE_CLOCK_HFXOSC
    bool "Direct High frequency external oscillator (HFXOSC)"

config USE_CLOCK_HFROSC_PLL
    bool "PLL clocked by High frequency internal oscillator (HFROSC)"

config USE_CLOCK_HFROSC
    bool "Direct High frequency internal oscillator (HFROSC)"
endchoice

if USE_CLOCK_HFXOSC_PLL
config CLOCK_PLL_F
    int "F: REFR multiply factor"
    default 39

config CLOCK_PLL_Q
    int "Q: VCO divide factor"
    default 1
endif

config CLOCK_DESIRED_FREQUENCY
    int "Desired clock frequency"
    default 320000000
    range 1000000 320000000
    depends on USE_CLOCK_HFROSC_PLL

if USE_CLOCK_HFROSC
config CLOCK_HFROSC_TRIM
    int "TRIM: input frequency multiplier"
    default 6
    range 0 31

config CLOCK_HFROSC_DIV
    int "DIV: output frequency divider"
    default 1
    range 0 63
endif

endmenu
