Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 21:12:12 2019
| Host         : 612-16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Moore01101_control_sets_placed.rpt
| Design       : Moore01101
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------+----------------------------------------+------------------+----------------+
|               Clock Signal               |   Enable Signal  |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------+----------------------------------------+------------------+----------------+
|  z                                       |                  | FSM_sequential_currentstate[2]_i_1_n_0 |                1 |              1 |
|  FSM_sequential_nextstate_reg[2]_i_2_n_0 |                  |                                        |                1 |              3 |
|  clk_IBUF_BUFG                           |                  | FSM_sequential_currentstate[2]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG                           | count[2]_i_1_n_0 | count[2]_i_3_n_0                       |                1 |              3 |
+------------------------------------------+------------------+----------------------------------------+------------------+----------------+


