C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v {1 {vlog -work work -vopt -stats=none C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module memory_array

Top level modules:
	memory_array

} {} {}} C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v {1 {vlog -work work -vopt -stats=none C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module FIFO_tb

Top level modules:
	FIFO_tb

} {} {}} C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v {1 {vlog -work work -vopt -stats=none C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module FIFO4_8

Top level modules:
	FIFO4_8

} {} {}} C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v {1 {vlog -work work -vopt -stats=none C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module writePtr

Top level modules:
	writePtr

} {} {}} C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v {1 {vlog -work work -vopt -stats=none C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module readPtr

Top level modules:
	readPtr

} {} {}}
