Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov 21 22:03:07 2018
| Host         : DESKTOP-0UBHN3H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file solve_control_sets_placed.rpt
| Design       : solve
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   101 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             135 |           38 |
| Yes          | No                    | No                     |             496 |          287 |
| Yes          | No                    | Yes                    |            1005 |          495 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   |                             |                2 |              2 |
| ~clk1_BUFG     |                                   | SCPU/regFile[1][31]_i_3_n_0 |                3 |              7 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[28][7]_0[0]       |                             |                3 |              8 |
|  clk2_BUFG     | dis/dispseg[3]_i_1_n_0            |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/E[0]                      |                             |                7 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[0][7]_0[0]        |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[10][7]_1[0]       |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[11][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[14][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[15][0][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[13][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[12][7]_0[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[23][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[19][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[29][7][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[30][7][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[27][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[31][0][0]         |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[2][7][0]          |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[17][7][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[18][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[22][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[20][7]_0[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[24][7]_0[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[1][7][0]          |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[16][7]_0[0]       |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[25][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[21][7][0]         |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[26][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[43][0][0]         |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[35][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[38][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[39][0][0]         |                             |                2 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[36][7]_0[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[3][0]_1[0]        |                             |                7 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[32][7]_0[0]       |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[40][7]_1[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[37][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[44][7]_0[0]       |                             |                2 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[41][7][0]         |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[48][7]_0[0]       |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[49][7][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[34][7]_0[0]       |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[42][7][0]         |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[33][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[46][7][0]         |                             |                8 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[45][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[47][0][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[4][7]_0[0]        |                             |                3 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[50][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[51][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[59][0][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[54][7][0]         |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[57][7][0]         |                             |                6 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[55][0]_0[0]       |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[58][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[5][7][0]          |                             |                7 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[53][7][0]         |                             |                4 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[56][7]_0[0]       |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[52][7]_0[0]       |                             |                7 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[6][7][0]          |                             |                5 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[9][7][0]          |                             |                7 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[7][0][0]          |                             |                8 |              8 |
| ~clk1_BUFG     | SCPU/pc/ram_reg[8][7]_0[0]        |                             |                4 |              8 |
|  clk1_BUFG     | SCPU/pc/PCWre                     | SCPU/regFile[1][31]_i_3_n_0 |                5 |             13 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[19][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               19 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[16][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               11 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[12][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               12 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[22][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               19 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[23][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               17 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[20][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               14 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[10][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[28][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               11 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[29][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               18 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[1][0]_1[0]    | SCPU/regFile[1][31]_i_3_n_0 |                8 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[13][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[18][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               16 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[25][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               14 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[15][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               17 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[27][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               18 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[21][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               12 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[26][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               19 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[24][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               11 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[30][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[14][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               10 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[17][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               10 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[11][31][0]    | SCPU/regFile[1][31]_i_3_n_0 |               13 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[3][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[2][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[31][31]_10[0] | SCPU/regFile[1][31]_i_3_n_0 |               23 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[7][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               17 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[8][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               28 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[5][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[6][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               21 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[9][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               27 |             32 |
| ~clk1_BUFG     |                                   |                             |               16 |             32 |
|  clk_IBUF_BUFG |                                   | get/clear                   |                8 |             32 |
|  clk_IBUF_BUFG |                                   | get/sum1[31]_i_1_n_0        |                9 |             32 |
|  clk_IBUF_BUFG |                                   | tag_IBUF                    |                9 |             32 |
|  clk2_BUFG     |                                   | dis/i_reg[31]_i_1_n_1       |                9 |             32 |
| ~clk1_BUFG     | SCPU/pc/regFile_reg[4][31][0]     | SCPU/regFile[1][31]_i_3_n_0 |               15 |             32 |
+----------------+-----------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 7      |                     1 |
| 8      |                    62 |
| 13     |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


