#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  3 11:27:20 2023
# Process ID: 2420
# Current directory: D:/thisyear/cpu_task/cpu_sim/cpu
# Command line: vivado.exe D:\thisyear\cpu_task\cpu_sim\cpu\cpu.xpr
# Log file: D:/thisyear/cpu_task/cpu_sim/cpu/vivado.log
# Journal file: D:/thisyear/cpu_task/cpu_sim/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/thisyear/cpu_task/cpu_sim/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/Desktop/cpu_sim/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/verilog/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/thisyear/cpu_task/cpu_sim/cpu/final_testBubbleSort.coe' provided. It will be converted relative to IP Instance files '../../../../final_testBubbleSort.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/thisyear/cpu_task/cpu_sim/cpu/final_testBubbleSort.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/thisyear/cpu_task/cpu_sim/cpu/final_testBubbleSort.coe' provided. It will be converted relative to IP Instance files '../../../../final_testBubbleSort.coe'
generate_target {instantiation_template} [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 16 blk_mem_gen_0_synth_1
[Sun Sep  3 11:28:18 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_sim/cpu/cpu.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files -ipstatic_source_dir D:/thisyear/cpu_task/cpu_sim/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/thisyear/cpu_task/cpu_sim/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
can't use non-numeric string as operand of "/"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 883.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 904.918 ; gain = 21.594
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.684 ; gain = 100.770
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.234 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.234 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.234 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_sim/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sim_1/new/cpu_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.234 ; gain = 0.000
run 10 us
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 11:38:58 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_sim/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 11:38:58 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_sim/cpu/cpu.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: mycpu_top
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module RAM [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module judge_is_jmp [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_32 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_5 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module ROM [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus4 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
WARNING: [Synth 8-2490] overwriting previous definition of module is_stall [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
WARNING: [Synth 8-2490] overwriting previous definition of module cpu_part [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
WARNING: [Synth 8-2490] overwriting previous definition of module control [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module regfile [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module signextend [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_32 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_5 [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module pre_read [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
WARNING: [Synth 8-976] ram_rd has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-2654] second declaration of ram_rd ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:133]
INFO: [Synth 8-994] ram_rd is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:70]
WARNING: [Synth 8-976] alu_src_e has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-2654] second declaration of alu_src_e ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:142]
INFO: [Synth 8-994] alu_src_e is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-976] reg_dst_e has already been declared [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [Synth 8-2654] second declaration of reg_dst_e ignored [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [Synth 8-994] reg_dst_e is declared here [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:114]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.680 ; gain = 136.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pre_read' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pre_read' (1#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_32' (2#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (4#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6157] synthesizing module 'F_D' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'F_D' (5#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_32' (7#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_5' (8#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'src2' does not match port width (5) of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (10#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:68]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (11#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_5' (12#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_plus' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus' (14#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-689] width (4) of port connection 'select' does not match port width (1) of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:398]
INFO: [Synth 8-6157] synthesizing module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6155] done synthesizing module 'judge_is_jmp' (15#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6157] synthesizing module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_E' (16#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_dst_e' does not match port width (5) of module 'D_E' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:439]
INFO: [Synth 8-6157] synthesizing module 'E_M' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'E_M' (17#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'M_W' [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_W' (18#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-3848] Net inst_sram_wdata in module/entity mycpu_top does not have driver. [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (19#1) [D:/thisyear/cpu_task/cpu_sim/cpu/cpu.srcs/sources_1/new/cpu.v:33]
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_en driven by constant 1
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_wen[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port inst_sram_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design mycpu_top has port data_sram_en driven by constant 1
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.680 ; gain = 136.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.680 ; gain = 136.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.680 ; gain = 136.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3437.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3437.680 ; gain = 136.754
52 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3437.680 ; gain = 415.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 11:42:43 2023...
