{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689295476036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689295476036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 13 18:44:35 2023 " "Processing started: Thu Jul 13 18:44:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689295476036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295476036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295476036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689295476160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689295476160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcdascii.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd/lcdascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDASCII " "Found entity 1: LCDASCII" {  } { { "lcd/lcdascii.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480493 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_ControllerASCII " "Found entity 2: LCD_ControllerASCII" {  } { { "lcd/lcdascii.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480493 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 divfreq.v(18) " "Verilog HDL Expression warning at divfreq.v(18): truncated literal to match 24 bits" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1689295480494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/deco7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/deco7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "lcd/deco7seg.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/deco7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Sumador.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "MonocicloArqui/Sumador.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480495 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sumador_2bits " "Found entity 2: Sumador_2bits" {  } { { "MonocicloArqui/Sumador.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "MonocicloArqui/SignExt.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/SignExt.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/shiftL.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/shiftL.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL " "Found entity 1: shiftL" {  } { { "MonocicloArqui/shiftL.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shiftL.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/shift1.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/shift1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift1 " "Found entity 1: shift1" {  } { { "MonocicloArqui/shift1.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/shift1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "MonocicloArqui/RegFile.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/PC_Calc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/PC_Calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Calc " "Found entity 1: PC_Calc" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Mux_ALUSrc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/Mux_ALUSrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ALUSrc " "Found entity 1: Mux_ALUSrc" {  } { { "MonocicloArqui/Mux_ALUSrc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Mux_ALUSrc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MSync.v(94) " "Verilog HDL information at MSync.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689295480498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/MSync.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/MSync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSync " "Found entity 1: MSync" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480498 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSyncData " "Found entity 2: MSyncData" {  } { { "MonocicloArqui/MSync.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/MSync.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Monociclo.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monociclo " "Found entity 1: Monociclo" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480499 ""} { "Info" "ISGN_ENTITY_NAME" "2 Monociclo_tb " "Found entity 2: Monociclo_tb" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datamemory.v(50) " "Verilog HDL information at Datamemory.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689295480500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datamemory.v(65) " "Verilog HDL information at Datamemory.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689295480500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file MonocicloArqui/Datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480500 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_data " "Found entity 2: memory_data" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/ALU_control.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "MonocicloArqui/ALU_control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU_control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/adder_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_shift " "Found entity 1: adder_shift" {  } { { "MonocicloArqui/adder_shift.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MonocicloArqui/adder_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file MonocicloArqui/adder_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_calc " "Found entity 1: adder_calc" {  } { { "MonocicloArqui/adder_calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/adder_calc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/branch_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 meminstruction " "Found entity 1: meminstruction" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclocompleto_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclocompleto_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclocompleto_fpga " "Found entity 1: monociclocompleto_fpga" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295480504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclocompleto_fpga " "Elaborating entity \"monociclocompleto_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689295480541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:divisor " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:divisor\"" {  } { { "monociclocompleto_fpga.v" "divisor" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monociclo Monociclo:monociclocompleto_debug " "Elaborating entity \"Monociclo\" for hierarchy \"Monociclo:monociclocompleto_debug\"" {  } { { "monociclocompleto_fpga.v" "monociclocompleto_debug" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_datars2_i Monociclo.v(95) " "Verilog HDL or VHDL warning at Monociclo.v(95): object \"ex_datars2_i\" assigned a value but never read" {  } { { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689295480554 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Calc Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1 " "Elaborating entity \"PC_Calc\" for hierarchy \"Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\"" {  } { { "MonocicloArqui/Monociclo.v" "PCCalc_U1" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meminstruction Monociclo:monociclocompleto_debug\|meminstruction:InstMem_U2 " "Elaborating entity \"meminstruction\" for hierarchy \"Monociclo:monociclocompleto_debug\|meminstruction:InstMem_U2\"" {  } { { "MonocicloArqui/Monociclo.v" "InstMem_U2" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480565 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "29 0 255 meminstruction.v(22) " "Verilog HDL warning at meminstruction.v(22): number of words (29) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689295480566 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.data_a 0 meminstruction.v(18) " "Net \"Cache.data_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689295480569 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.waddr_a 0 meminstruction.v(18) " "Net \"Cache.waddr_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689295480569 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cache.we_a 0 meminstruction.v(18) " "Net \"Cache.we_a\" at meminstruction.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "meminstruction.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/meminstruction.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689295480569 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|meminstruction:InstMem_U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Monociclo:monociclocompleto_debug\|Control:Control_U3 " "Elaborating entity \"Control\" for hierarchy \"Monociclo:monociclocompleto_debug\|Control:Control_U3\"" {  } { { "MonocicloArqui/Monociclo.v" "Control_U3" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480571 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Alusrc_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Alusrc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memtoreg_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memtoreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Regwrite_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Regwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memread_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memread_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memwrite_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Memwrite_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_o Control.v(27) " "Verilog HDL Always Construct warning at Control.v(27): inferring latch(es) for variable \"Branch_o\", which holds its previous value in one or more paths through the always construct" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689295480572 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_o Control.v(27) " "Inferred latch for \"Branch_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memwrite_o Control.v(27) " "Inferred latch for \"Memwrite_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memread_o Control.v(27) " "Inferred latch for \"Memread_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regwrite_o Control.v(27) " "Inferred latch for \"Regwrite_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memtoreg_o Control.v(27) " "Inferred latch for \"Memtoreg_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alusrc_o Control.v(27) " "Inferred latch for \"Alusrc_o\" at Control.v(27)" {  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295480573 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|Control:Control_U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3 " "Elaborating entity \"RegFile\" for hierarchy \"Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\"" {  } { { "MonocicloArqui/Monociclo.v" "RegFile_U3" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt Monociclo:monociclocompleto_debug\|SignExt:SignExtend_U4 " "Elaborating entity \"SignExt\" for hierarchy \"Monociclo:monociclocompleto_debug\|SignExt:SignExtend_U4\"" {  } { { "MonocicloArqui/Monociclo.v" "SignExtend_U4" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ALUSrc Monociclo:monociclocompleto_debug\|Mux_ALUSrc:Mux_U6 " "Elaborating entity \"Mux_ALUSrc\" for hierarchy \"Monociclo:monociclocompleto_debug\|Mux_ALUSrc:Mux_U6\"" {  } { { "MonocicloArqui/Monociclo.v" "Mux_U6" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL Monociclo:monociclocompleto_debug\|shiftL:Sleft_1_U7 " "Elaborating entity \"shiftL\" for hierarchy \"Monociclo:monociclocompleto_debug\|shiftL:Sleft_1_U7\"" {  } { { "MonocicloArqui/Monociclo.v" "Sleft_1_U7" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Monociclo:monociclocompleto_debug\|ALU:Execution_U5 " "Elaborating entity \"ALU\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\"" {  } { { "MonocicloArqui/Monociclo.v" "Execution_U5" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1 " "Elaborating entity \"Sumador\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\"" {  } { { "MonocicloArqui/ALU.v" "Adder_U1" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_2bits Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\|Sumador_2bits:sumadorNbits\[0\].sum " "Elaborating entity \"Sumador_2bits\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Sumador:Adder_U1\|Sumador_2bits:sumadorNbits\[0\].sum\"" {  } { { "MonocicloArqui/Sumador.v" "sumadorNbits\[0\].sum" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Sumador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_calc Monociclo:monociclocompleto_debug\|adder_calc:adder_calcU26 " "Elaborating entity \"adder_calc\" for hierarchy \"Monociclo:monociclocompleto_debug\|adder_calc:adder_calcU26\"" {  } { { "MonocicloArqui/Monociclo.v" "adder_calcU26" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_shift Monociclo:monociclocompleto_debug\|adder_shift:adder_shiftU27 " "Elaborating entity \"adder_shift\" for hierarchy \"Monociclo:monociclocompleto_debug\|adder_shift:adder_shiftU27\"" {  } { { "MonocicloArqui/Monociclo.v" "adder_shiftU27" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datamemory Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15 " "Elaborating entity \"Datamemory\" for hierarchy \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\"" {  } { { "MonocicloArqui/Monociclo.v" "Data_memory_U15" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0 " "Elaborating entity \"memory_data\" for hierarchy \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\"" {  } { { "MonocicloArqui/Datamemory.v" "memory_u0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control Monociclo:monociclocompleto_debug\|branch_control:branch_control_U25 " "Elaborating entity \"branch_control\" for hierarchy \"Monociclo:monociclocompleto_debug\|branch_control:branch_control_U25\"" {  } { { "MonocicloArqui/Monociclo.v" "branch_control_U25" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control Monociclo:monociclocompleto_debug\|ALU_control:Alu_control_U11 " "Elaborating entity \"ALU_control\" for hierarchy \"Monociclo:monociclocompleto_debug\|ALU_control:Alu_control_U11\"" {  } { { "MonocicloArqui/Monociclo.v" "Alu_control_U11" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:deco0 " "Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:deco0\"" {  } { { "monociclocompleto_fpga.v" "deco0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDASCII LCDASCII:lcd_screen " "Elaborating entity \"LCDASCII\" for hierarchy \"LCDASCII:lcd_screen\"" {  } { { "monociclocompleto_fpga.v" "lcd_screen" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ControllerASCII LCDASCII:lcd_screen\|LCD_ControllerASCII:u0 " "Elaborating entity \"LCD_ControllerASCII\" for hierarchy \"LCDASCII:lcd_screen\|LCD_ControllerASCII:u0\"" {  } { { "lcd/lcdascii.v" "u0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/lcdascii.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295480716 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\|RegFile " "RAM logic \"Monociclo:monociclocompleto_debug\|RegFile:RegFile_U3\|RegFile\" is uninferred due to asynchronous read logic" {  } { { "MonocicloArqui/RegFile.v" "RegFile" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/RegFile.v" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689295481354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache " "RAM logic \"Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache\" is uninferred due to asynchronous read logic" {  } { { "MonocicloArqui/Datamemory.v" "Cache" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689295481354 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689295481354 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/monociclo.ram0_meminstruction_13d40c2d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/monociclo.ram0_meminstruction_13d40c2d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1689295481359 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Div0\"" {  } { { "MonocicloArqui/ALU.v" "Div0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689295509291 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|Mult0\"" {  } { { "MonocicloArqui/ALU.v" "Mult0" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689295509291 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689295509291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0\"" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295509331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0 " "Instantiated megafunction \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509331 ""}  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689295509331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\"" {  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295509546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0 " "Instantiated megafunction \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689295509546 ""}  } { { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689295509546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689295509572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295509572 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } } { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } } { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689295510566 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Monociclo:monociclocompleto_debug\|ALU:Execution_U5\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/mars/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "MonocicloArqui/ALU.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/ALU.v" 42 -1 0 } } { "MonocicloArqui/Monociclo.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Monociclo.v" 178 0 0 } } { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689295510566 "|monociclocompleto_fpga|Monociclo:monociclocompleto_debug|ALU:Execution_U5|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689295510566 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689295510566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689295530297 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1689295530611 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1689295530611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Alusrc_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Alusrc_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689295530737 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689295530737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Branch_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Branch_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689295530737 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689295530737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memtoreg_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memtoreg_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689295530738 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689295530738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Regwrite_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Regwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689295530738 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689295530738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memwrite_o " "Latch Monociclo:monociclocompleto_debug\|Control:Control_U3\|Memwrite_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Ports D and ENA on the latch are fed by the same signal Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689295530738 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689295530738 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689295530992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689295530992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689295571135 "|monociclocompleto_fpga|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689295571135 "|monociclocompleto_fpga|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689295571135 "|monociclocompleto_fpga|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689295571135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689295573025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689295595022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg " "Generated suppressed messages file /home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/output_files/monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295595878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689295597773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689295597773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62567 " "Implemented 62567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689295600293 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689295600293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62490 " "Implemented 62490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689295600293 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689295600293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689295600293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689295600327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 13 18:46:40 2023 " "Processing ended: Thu Jul 13 18:46:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689295600327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689295600327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689295600327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689295600327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689295601017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689295601017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 13 18:46:40 2023 " "Processing started: Thu Jul 13 18:46:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689295601017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689295601017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689295601017 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689295601044 ""}
{ "Info" "0" "" "Project  = monociclo" {  } {  } 0 0 "Project  = monociclo" 0 0 "Fitter" 0 0 1689295601045 ""}
{ "Info" "0" "" "Revision = monociclo" {  } {  } 0 0 "Revision = monociclo" 0 0 "Fitter" 0 0 1689295601045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689295601421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689295601421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monociclo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"monociclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689295601563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689295601625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689295601625 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689295602302 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689295602312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689295602638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689295602638 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689295602735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689295602735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689295602735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689295602735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mars/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689295602735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689295602735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689295602748 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689295611621 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1689295614502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo.sdc " "Synopsys Design Constraints File file not found: 'monociclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689295614549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689295614550 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monociclocompleto_debug\|InstMem_U2\|Cache~24  from: dataa  to: combout " "Cell: monociclocompleto_debug\|InstMem_U2\|Cache~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689295614919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1689295614919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689295615275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689295615275 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689295615283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689295618819 ""}  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689295618819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq:divisor\|clk_o  " "Automatically promoted node divfreq:divisor\|clk_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[3\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[3\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[4\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[4\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[5\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[5\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[6\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[6\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[7\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[7\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[8\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[8\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\] " "Destination node Monociclo:monociclocompleto_debug\|PC_Calc:PCCalc_U1\|pc_o\[9\]" {  } { { "MonocicloArqui/PC_Calc.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/PC_Calc.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq:divisor\|clk_o~0 " "Destination node divfreq:divisor\|clk_o~0" {  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 65531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689295618819 ""}  } { { "lcd/divfreq.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/lcd/divfreq.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689295618819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Monociclo:monociclocompleto_debug\|Control:Control_U3\|WideOr6~0  " "Automatically promoted node Monociclo:monociclocompleto_debug\|Control:Control_U3\|WideOr6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689295618820 ""}  } { { "MonocicloArqui/Control.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Control.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 42647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689295618820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_ni~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_ni~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|comb~0 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|comb~0" {  } { { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 64436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55748 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55748" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55749 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55749" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55750 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55750" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55751 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55751" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55752 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55752" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55753 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55753" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55754 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55754" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55755 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55755" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55756 " "Destination node Monociclo:monociclocompleto_debug\|Datamemory:Data_memory_U15\|memory_data:memory_u0\|Cache~55756" {  } { { "MonocicloArqui/Datamemory.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/MonocicloArqui/Datamemory.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689295618820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1689295618820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689295618820 ""}  } { { "monociclocompleto_fpga.v" "" { Text "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/monociclocompleto_fpga.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 0 { 0 ""} 0 66266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689295618820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689295622322 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689295622425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689295622430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689295622546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689295622720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689295622923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689295626691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689295626797 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689295626797 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 0 69 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 0 input, 69 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1689295626843 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1689295626843 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1689295626843 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689295626844 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1689295626844 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1689295626844 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689295634570 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689295634625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689295639047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689295653260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689295653577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689295817038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:44 " "Fitter placement operations ending: elapsed time is 00:02:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689295817038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689295823010 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1689295881248 ""}
{ "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_OPTIMIZATION_FOR_CLOCK_TRANSFERS_WITH_HUGE_DELAYS_NEEDED" "" "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "divfreq:divisor\|clk_o divfreq:divisor\|clk_o 116873 103.6% " "Ignored hold transfers: Source clock = divfreq:divisor\|clk_o, Destination clock = divfreq:divisor\|clk_o, Estimated delay added for hold = 116873 ns (103.6% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1689295881248 ""}  } {  } 1 10929 "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." 0 0 "Fitter" 0 -1 1689295881248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "76 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/mars/ADP_Ronda3/ADP/monociclocompleto_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689295908733 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689295908733 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1689296029780 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1689296029868 ""}
