Analysis & Synthesis report for sdr_tx
Wed Oct 31 10:10:34 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated
 15. Parameter Settings for User Entity Instance: pll3:pll3_inst1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: serial:serial1
 17. Parameter Settings for User Entity Instance: upr1:u1
 18. Parameter Settings for User Entity Instance: rom5:rom_inst|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: upr1:u1|lpm_mult:Mult0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "rom5:rom_inst"
 24. Port Connectivity Checks: "upr1:u1"
 25. Port Connectivity Checks: "debounce_better_version:db1"
 26. Port Connectivity Checks: "dds_fm:dds1"
 27. Port Connectivity Checks: "serial:serial1"
 28. Port Connectivity Checks: "buf_out11:buf_out11_1"
 29. Port Connectivity Checks: "buf_in4:buf_in4_1"
 30. Port Connectivity Checks: "pll3:pll3_inst1"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 31 10:10:34 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; sdr_tx                                          ;
; Top-level Entity Name              ; sdr_tx_top                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 333                                             ;
;     Total combinational functions  ; 258                                             ;
;     Dedicated logic registers      ; 228                                             ;
; Total registers                    ; 228                                             ;
; Total pins                         ; 17                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 262,144                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; sdr_tx_top         ; sdr_tx             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; serial.v                         ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/serial.v                                           ;         ;
; sdr_tx_top.v                     ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/sdr_tx_top.v                                       ;         ;
; buf_in4.v                        ; yes             ; User Wizard-Generated File             ; C:/Work/project_SDR_tr/buf_in4.v                                          ;         ;
; buf_out11.v                      ; yes             ; User Wizard-Generated File             ; C:/Work/project_SDR_tr/buf_out11.v                                        ;         ;
; rst.v                            ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/rst.v                                              ;         ;
; test_led.v                       ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/test_led.v                                         ;         ;
; pll3.v                           ; yes             ; User Wizard-Generated File             ; C:/Work/project_SDR_tr/pll3.v                                             ;         ;
; dds_fm.v                         ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/dds_fm.v                                           ;         ;
; upr1.v                           ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/upr1.v                                             ;         ;
; rom5.v                           ; yes             ; User Wizard-Generated File             ; C:/Work/project_SDR_tr/rom5.v                                             ;         ;
; debounce_better_version.v        ; yes             ; User Verilog HDL File                  ; C:/Work/project_SDR_tr/debounce_better_version.v                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll3_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/pll3_altpll.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_pqb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/altsyncram_pqb1.tdf                             ;         ;
; /work_murmansk/octave/coeff.mif  ; yes             ; Auto-Found Memory Initialization File  ; /work_murmansk/octave/coeff.mif                                           ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/decode_c8a.tdf                                  ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/mux_iob.tdf                                     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_afh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/add_sub_afh.tdf                                 ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Work/project_SDR_tr/db/add_sub_lgh.tdf                                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 333                                                                                 ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 258                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 35                                                                                  ;
;     -- 3 input functions                    ; 75                                                                                  ;
;     -- <=2 input functions                  ; 148                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 88                                                                                  ;
;     -- arithmetic mode                      ; 170                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 228                                                                                 ;
;     -- Dedicated logic registers            ; 228                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 17                                                                                  ;
; Total memory bits                           ; 262144                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 261                                                                                 ;
; Total fan-out                               ; 1721                                                                                ;
; Average fan-out                             ; 3.11                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name             ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |sdr_tx_top                                                       ; 258 (0)             ; 228 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 17   ; 0            ; |sdr_tx_top                                                                                                           ; sdr_tx_top              ; work         ;
;    |buf_in4:buf_in4_1|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|buf_in4:buf_in4_1                                                                                         ; buf_in4                 ; work         ;
;       |buf_in4_iobuf_in_g8i:buf_in4_iobuf_in_g8i_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|buf_in4:buf_in4_1|buf_in4_iobuf_in_g8i:buf_in4_iobuf_in_g8i_component                                     ; buf_in4_iobuf_in_g8i    ; work         ;
;    |buf_out11:buf_out11_1|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|buf_out11:buf_out11_1                                                                                     ; buf_out11               ; work         ;
;       |buf_out11_iobuf_out_l1t:buf_out11_iobuf_out_l1t_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|buf_out11:buf_out11_1|buf_out11_iobuf_out_l1t:buf_out11_iobuf_out_l1t_component                           ; buf_out11_iobuf_out_l1t ; work         ;
;    |dds_fm:dds1|                                                  ; 64 (64)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|dds_fm:dds1                                                                                               ; dds_fm                  ; work         ;
;    |debounce_better_version:db1|                                  ; 24 (24)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|debounce_better_version:db1                                                                               ; debounce_better_version ; work         ;
;    |pll3:pll3_inst1|                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|pll3:pll3_inst1                                                                                           ; pll3                    ; work         ;
;       |altpll:altpll_component|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|pll3:pll3_inst1|altpll:altpll_component                                                                   ; altpll                  ; work         ;
;          |pll3_altpll:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated                                        ; pll3_altpll             ; work         ;
;    |rom5:rom_inst|                                                ; 16 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rom5:rom_inst                                                                                             ; rom5                    ; work         ;
;       |altsyncram:altsyncram_component|                           ; 16 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rom5:rom_inst|altsyncram:altsyncram_component                                                             ; altsyncram              ; work         ;
;          |altsyncram_pqb1:auto_generated|                         ; 16 (0)              ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated                              ; altsyncram_pqb1         ; work         ;
;             |mux_iob:mux2|                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|mux_iob:mux2                 ; mux_iob                 ; work         ;
;    |rst:rst1|                                                     ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rst:rst1                                                                                                  ; rst                     ; work         ;
;    |rst:rst2|                                                     ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|rst:rst2                                                                                                  ; rst                     ; work         ;
;    |test_led:tst1|                                                ; 35 (35)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|test_led:tst1                                                                                             ; test_led                ; work         ;
;    |upr1:u1|                                                      ; 117 (68)            ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1                                                                                                   ; upr1                    ; work         ;
;       |lpm_mult:Mult0|                                            ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0                                                                                    ; lpm_mult                ; work         ;
;          |multcore:mult_core|                                     ; 49 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore                ; work         ;
;             |mpar_add:padder|                                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add                ; work         ;
;                |lpm_add_sub:adder[0]|                             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub             ; work         ;
;                   |add_sub_afh:auto_generated|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated ; add_sub_afh             ; work         ;
;                |lpm_add_sub:adder[1]|                             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                            ; lpm_add_sub             ; work         ;
;                   |add_sub_afh:auto_generated|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_tx_top|upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_afh:auto_generated ; add_sub_afh             ; work         ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 16           ; --           ; --           ; 262144 ; ../../../Work_murmansk/Octave/coeff.mif ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ALTIOBUF     ; 17.0    ; N/A          ; N/A          ; |sdr_tx_top|buf_in4:buf_in4_1     ; buf_in4.v       ;
; Altera ; ALTIOBUF     ; 17.0    ; N/A          ; N/A          ; |sdr_tx_top|buf_out11:buf_out11_1 ; buf_out11.v     ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |sdr_tx_top|pll3:pll3_inst1       ; pll3.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |sdr_tx_top|rom5:rom_inst         ; rom5.v          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; upr1:u1|data_reg[20..31]                        ; Stuck at GND due to stuck port data_in ;
; upr1:u1|sampl_speed[1,4,5,8,10,12,13,15,19..31] ; Stuck at GND due to stuck port data_in ;
; upr1:u1|sampl_speed[2,3,6,7,9,11,14,16..18]     ; Merged with upr1:u1|sampl_speed[0]     ;
; test_led:tst1|accum[23..31]                     ; Lost fanout                            ;
; Total Number of Removed Registers = 52          ;                                        ;
+-------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 228   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; upr1:u1|sampl_speed[0]                 ; 11      ;
; rst:rst2|a[28]                         ; 1       ;
; rst:rst1|a[28]                         ; 1       ;
; rst:rst2|a[29]                         ; 1       ;
; rst:rst1|a[29]                         ; 1       ;
; rst:rst2|a[30]                         ; 1       ;
; rst:rst1|a[30]                         ; 1       ;
; rst:rst2|a[31]                         ; 1       ;
; rst:rst1|a[31]                         ; 1       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sdr_tx_top|test_led:tst1|led_reg[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll3:pll3_inst1|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------------+
; Parameter Name                ; Value                  ; Type                        ;
+-------------------------------+------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                     ;
; PLL_TYPE                      ; AUTO                   ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll3 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                     ;
; LOCK_HIGH                     ; 1                      ; Untyped                     ;
; LOCK_LOW                      ; 1                      ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                     ;
; SKIP_VCO                      ; OFF                    ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                     ;
; BANDWIDTH                     ; 0                      ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                     ;
; DOWN_SPREAD                   ; 0                      ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 6                      ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                     ;
; DPA_DIVIDER                   ; 0                      ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                     ;
; VCO_MIN                       ; 0                      ; Untyped                     ;
; VCO_MAX                       ; 0                      ; Untyped                     ;
; VCO_CENTER                    ; 0                      ; Untyped                     ;
; PFD_MIN                       ; 0                      ; Untyped                     ;
; PFD_MAX                       ; 0                      ; Untyped                     ;
; M_INITIAL                     ; 0                      ; Untyped                     ;
; M                             ; 0                      ; Untyped                     ;
; N                             ; 1                      ; Untyped                     ;
; M2                            ; 1                      ; Untyped                     ;
; N2                            ; 1                      ; Untyped                     ;
; SS                            ; 1                      ; Untyped                     ;
; C0_HIGH                       ; 0                      ; Untyped                     ;
; C1_HIGH                       ; 0                      ; Untyped                     ;
; C2_HIGH                       ; 0                      ; Untyped                     ;
; C3_HIGH                       ; 0                      ; Untyped                     ;
; C4_HIGH                       ; 0                      ; Untyped                     ;
; C5_HIGH                       ; 0                      ; Untyped                     ;
; C6_HIGH                       ; 0                      ; Untyped                     ;
; C7_HIGH                       ; 0                      ; Untyped                     ;
; C8_HIGH                       ; 0                      ; Untyped                     ;
; C9_HIGH                       ; 0                      ; Untyped                     ;
; C0_LOW                        ; 0                      ; Untyped                     ;
; C1_LOW                        ; 0                      ; Untyped                     ;
; C2_LOW                        ; 0                      ; Untyped                     ;
; C3_LOW                        ; 0                      ; Untyped                     ;
; C4_LOW                        ; 0                      ; Untyped                     ;
; C5_LOW                        ; 0                      ; Untyped                     ;
; C6_LOW                        ; 0                      ; Untyped                     ;
; C7_LOW                        ; 0                      ; Untyped                     ;
; C8_LOW                        ; 0                      ; Untyped                     ;
; C9_LOW                        ; 0                      ; Untyped                     ;
; C0_INITIAL                    ; 0                      ; Untyped                     ;
; C1_INITIAL                    ; 0                      ; Untyped                     ;
; C2_INITIAL                    ; 0                      ; Untyped                     ;
; C3_INITIAL                    ; 0                      ; Untyped                     ;
; C4_INITIAL                    ; 0                      ; Untyped                     ;
; C5_INITIAL                    ; 0                      ; Untyped                     ;
; C6_INITIAL                    ; 0                      ; Untyped                     ;
; C7_INITIAL                    ; 0                      ; Untyped                     ;
; C8_INITIAL                    ; 0                      ; Untyped                     ;
; C9_INITIAL                    ; 0                      ; Untyped                     ;
; C0_MODE                       ; BYPASS                 ; Untyped                     ;
; C1_MODE                       ; BYPASS                 ; Untyped                     ;
; C2_MODE                       ; BYPASS                 ; Untyped                     ;
; C3_MODE                       ; BYPASS                 ; Untyped                     ;
; C4_MODE                       ; BYPASS                 ; Untyped                     ;
; C5_MODE                       ; BYPASS                 ; Untyped                     ;
; C6_MODE                       ; BYPASS                 ; Untyped                     ;
; C7_MODE                       ; BYPASS                 ; Untyped                     ;
; C8_MODE                       ; BYPASS                 ; Untyped                     ;
; C9_MODE                       ; BYPASS                 ; Untyped                     ;
; C0_PH                         ; 0                      ; Untyped                     ;
; C1_PH                         ; 0                      ; Untyped                     ;
; C2_PH                         ; 0                      ; Untyped                     ;
; C3_PH                         ; 0                      ; Untyped                     ;
; C4_PH                         ; 0                      ; Untyped                     ;
; C5_PH                         ; 0                      ; Untyped                     ;
; C6_PH                         ; 0                      ; Untyped                     ;
; C7_PH                         ; 0                      ; Untyped                     ;
; C8_PH                         ; 0                      ; Untyped                     ;
; C9_PH                         ; 0                      ; Untyped                     ;
; L0_HIGH                       ; 1                      ; Untyped                     ;
; L1_HIGH                       ; 1                      ; Untyped                     ;
; G0_HIGH                       ; 1                      ; Untyped                     ;
; G1_HIGH                       ; 1                      ; Untyped                     ;
; G2_HIGH                       ; 1                      ; Untyped                     ;
; G3_HIGH                       ; 1                      ; Untyped                     ;
; E0_HIGH                       ; 1                      ; Untyped                     ;
; E1_HIGH                       ; 1                      ; Untyped                     ;
; E2_HIGH                       ; 1                      ; Untyped                     ;
; E3_HIGH                       ; 1                      ; Untyped                     ;
; L0_LOW                        ; 1                      ; Untyped                     ;
; L1_LOW                        ; 1                      ; Untyped                     ;
; G0_LOW                        ; 1                      ; Untyped                     ;
; G1_LOW                        ; 1                      ; Untyped                     ;
; G2_LOW                        ; 1                      ; Untyped                     ;
; G3_LOW                        ; 1                      ; Untyped                     ;
; E0_LOW                        ; 1                      ; Untyped                     ;
; E1_LOW                        ; 1                      ; Untyped                     ;
; E2_LOW                        ; 1                      ; Untyped                     ;
; E3_LOW                        ; 1                      ; Untyped                     ;
; L0_INITIAL                    ; 1                      ; Untyped                     ;
; L1_INITIAL                    ; 1                      ; Untyped                     ;
; G0_INITIAL                    ; 1                      ; Untyped                     ;
; G1_INITIAL                    ; 1                      ; Untyped                     ;
; G2_INITIAL                    ; 1                      ; Untyped                     ;
; G3_INITIAL                    ; 1                      ; Untyped                     ;
; E0_INITIAL                    ; 1                      ; Untyped                     ;
; E1_INITIAL                    ; 1                      ; Untyped                     ;
; E2_INITIAL                    ; 1                      ; Untyped                     ;
; E3_INITIAL                    ; 1                      ; Untyped                     ;
; L0_MODE                       ; BYPASS                 ; Untyped                     ;
; L1_MODE                       ; BYPASS                 ; Untyped                     ;
; G0_MODE                       ; BYPASS                 ; Untyped                     ;
; G1_MODE                       ; BYPASS                 ; Untyped                     ;
; G2_MODE                       ; BYPASS                 ; Untyped                     ;
; G3_MODE                       ; BYPASS                 ; Untyped                     ;
; E0_MODE                       ; BYPASS                 ; Untyped                     ;
; E1_MODE                       ; BYPASS                 ; Untyped                     ;
; E2_MODE                       ; BYPASS                 ; Untyped                     ;
; E3_MODE                       ; BYPASS                 ; Untyped                     ;
; L0_PH                         ; 0                      ; Untyped                     ;
; L1_PH                         ; 0                      ; Untyped                     ;
; G0_PH                         ; 0                      ; Untyped                     ;
; G1_PH                         ; 0                      ; Untyped                     ;
; G2_PH                         ; 0                      ; Untyped                     ;
; G3_PH                         ; 0                      ; Untyped                     ;
; E0_PH                         ; 0                      ; Untyped                     ;
; E1_PH                         ; 0                      ; Untyped                     ;
; E2_PH                         ; 0                      ; Untyped                     ;
; E3_PH                         ; 0                      ; Untyped                     ;
; M_PH                          ; 0                      ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; CLK0_COUNTER                  ; G0                     ; Untyped                     ;
; CLK1_COUNTER                  ; G0                     ; Untyped                     ;
; CLK2_COUNTER                  ; G0                     ; Untyped                     ;
; CLK3_COUNTER                  ; G0                     ; Untyped                     ;
; CLK4_COUNTER                  ; G0                     ; Untyped                     ;
; CLK5_COUNTER                  ; G0                     ; Untyped                     ;
; CLK6_COUNTER                  ; E0                     ; Untyped                     ;
; CLK7_COUNTER                  ; E1                     ; Untyped                     ;
; CLK8_COUNTER                  ; E2                     ; Untyped                     ;
; CLK9_COUNTER                  ; E3                     ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                     ;
; M_TIME_DELAY                  ; 0                      ; Untyped                     ;
; N_TIME_DELAY                  ; 0                      ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                     ;
; VCO_POST_SCALE                ; 0                      ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                     ;
; CBXI_PARAMETER                ; pll3_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE              ;
+-------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial:serial1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; RCONST         ; 434   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: upr1:u1 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; max_adr        ; 12586 ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom5:rom_inst|altsyncram:altsyncram_component    ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                     ; Untyped        ;
; WIDTH_A                            ; 16                                      ; Signed Integer ;
; WIDTHAD_A                          ; 14                                      ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                   ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 1                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; ../../../Work_murmansk/Octave/coeff.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_pqb1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: upr1:u1|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll3:pll3_inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; rom5:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 16384                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; upr1:u1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                     ;
;     -- LPM_WIDTHB                     ; 4                      ;
;     -- LPM_WIDTHP                     ; 20                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                    ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom5:rom_inst"                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "upr1:u1"                                                                                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adr_rom[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; tst             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rst             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; uart_in         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; uart_in[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; uart_rcv        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; uart_rcv[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "debounce_better_version:db1" ;
+---------+--------+----------+---------------------------+
; Port    ; Type   ; Severity ; Details                   ;
+---------+--------+----------+---------------------------+
; PB_down ; Output ; Info     ; Explicitly unconnected    ;
; PB_up   ; Output ; Info     ; Explicitly unconnected    ;
+---------+--------+----------+---------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dds_fm:dds1"       ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; faza_f0[31] ; Input ; Info     ; Stuck at GND ;
; faza_f0[30] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[29] ; Input ; Info     ; Stuck at GND ;
; faza_f0[28] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[27] ; Input ; Info     ; Stuck at GND ;
; faza_f0[26] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[25] ; Input ; Info     ; Stuck at GND ;
; faza_f0[24] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[23] ; Input ; Info     ; Stuck at GND ;
; faza_f0[22] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[21] ; Input ; Info     ; Stuck at GND ;
; faza_f0[20] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[19] ; Input ; Info     ; Stuck at GND ;
; faza_f0[18] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[17] ; Input ; Info     ; Stuck at GND ;
; faza_f0[16] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[15] ; Input ; Info     ; Stuck at GND ;
; faza_f0[14] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[13] ; Input ; Info     ; Stuck at GND ;
; faza_f0[12] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[11] ; Input ; Info     ; Stuck at GND ;
; faza_f0[10] ; Input ; Info     ; Stuck at VCC ;
; faza_f0[9]  ; Input ; Info     ; Stuck at GND ;
; faza_f0[8]  ; Input ; Info     ; Stuck at VCC ;
; faza_f0[7]  ; Input ; Info     ; Stuck at GND ;
; faza_f0[6]  ; Input ; Info     ; Stuck at VCC ;
; faza_f0[5]  ; Input ; Info     ; Stuck at GND ;
; faza_f0[4]  ; Input ; Info     ; Stuck at VCC ;
; faza_f0[3]  ; Input ; Info     ; Stuck at GND ;
; faza_f0[2]  ; Input ; Info     ; Stuck at VCC ;
; faza_f0[1]  ; Input ; Info     ; Stuck at GND ;
; faza_f0[0]  ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial:serial1"                                                                                                                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sbyte       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sbyte[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; send        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; send[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rx_byte     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rbyte_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; busy        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rb          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buf_out11:buf_out11_1"                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain  ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dataout ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (12 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buf_in4:buf_in4_1"                                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataout[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll3:pll3_inst1"                                                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 228                         ;
;     ENA               ; 7                           ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 72                          ;
;     plain             ; 133                         ;
; cycloneiii_io_ibuf    ; 4                           ;
; cycloneiii_io_obuf    ; 11                          ;
; cycloneiii_lcell_comb ; 259                         ;
;     arith             ; 170                         ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 89                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 35                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Oct 31 10:10:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_tx -c sdr_tx
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tbl_rom.v
    Info (12023): Found entity 1: tbl_rom File: C:/Work/project_SDR_tr/tbl_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file serial.v
    Info (12023): Found entity 1: serial File: C:/Work/project_SDR_tr/serial.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdr_tx_top.v
    Info (12023): Found entity 1: sdr_tx_top File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file buf_in4.v
    Info (12023): Found entity 1: buf_in4_iobuf_in_g8i File: C:/Work/project_SDR_tr/buf_in4.v Line: 47
    Info (12023): Found entity 2: buf_in4 File: C:/Work/project_SDR_tr/buf_in4.v Line: 136
Info (12021): Found 2 design units, including 2 entities, in source file buf_out11.v
    Info (12023): Found entity 1: buf_out11_iobuf_out_l1t File: C:/Work/project_SDR_tr/buf_out11.v Line: 47
    Info (12023): Found entity 2: buf_out11 File: C:/Work/project_SDR_tr/buf_out11.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Work/project_SDR_tr/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Work/project_SDR_tr/pll1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rst.v
    Info (12023): Found entity 1: rst File: C:/Work/project_SDR_tr/rst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_led.v
    Info (12023): Found entity 1: test_led File: C:/Work/project_SDR_tr/test_led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: rom1 File: C:/Work/project_SDR_tr/rom1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Work/project_SDR_tr/pll2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll3.v
    Info (12023): Found entity 1: pll3 File: C:/Work/project_SDR_tr/pll3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dds_fm.v
    Info (12023): Found entity 1: dds_fm File: C:/Work/project_SDR_tr/dds_fm.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file upr1.v
    Info (12023): Found entity 1: upr1 File: C:/Work/project_SDR_tr/upr1.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rom65535.v
    Info (12023): Found entity 1: rom65535 File: C:/Work/project_SDR_tr/rom65535.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom2.v
    Info (12023): Found entity 1: rom2 File: C:/Work/project_SDR_tr/rom2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom3.v
    Info (12023): Found entity 1: rom3 File: C:/Work/project_SDR_tr/rom3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom4.v
    Info (12023): Found entity 1: rom4 File: C:/Work/project_SDR_tr/rom4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom5.v
    Info (12023): Found entity 1: rom5 File: C:/Work/project_SDR_tr/rom5.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file bufin1_up.v
    Info (12023): Found entity 1: bufin1_up_iobuf_in_d8i File: C:/Work/project_SDR_tr/bufin1_up.v Line: 47
    Info (12023): Found entity 2: bufin1_up File: C:/Work/project_SDR_tr/bufin1_up.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file debounce_better_version.v
    Info (12023): Found entity 1: debounce_better_version File: C:/Work/project_SDR_tr/debounce_better_version.v Line: 1
Info (12127): Elaborating entity "sdr_tx_top" for the top level hierarchy
Info (12128): Elaborating entity "rst" for hierarchy "rst:rst1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 58
Info (12128): Elaborating entity "pll3" for hierarchy "pll3:pll3_inst1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 68
Info (12128): Elaborating entity "altpll" for hierarchy "pll3:pll3_inst1|altpll:altpll_component" File: C:/Work/project_SDR_tr/pll3.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll3:pll3_inst1|altpll:altpll_component" File: C:/Work/project_SDR_tr/pll3.v Line: 108
Info (12133): Instantiated megafunction "pll3:pll3_inst1|altpll:altpll_component" with the following parameter: File: C:/Work/project_SDR_tr/pll3.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll3"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll3_altpll.v
    Info (12023): Found entity 1: pll3_altpll File: C:/Work/project_SDR_tr/db/pll3_altpll.v Line: 31
Info (12128): Elaborating entity "pll3_altpll" for hierarchy "pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "test_led" for hierarchy "test_led:tst1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 83
Info (12128): Elaborating entity "buf_in4" for hierarchy "buf_in4:buf_in4_1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 102
Info (12128): Elaborating entity "buf_in4_iobuf_in_g8i" for hierarchy "buf_in4:buf_in4_1|buf_in4_iobuf_in_g8i:buf_in4_iobuf_in_g8i_component" File: C:/Work/project_SDR_tr/buf_in4.v Line: 148
Info (12128): Elaborating entity "buf_out11" for hierarchy "buf_out11:buf_out11_1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 136
Info (12128): Elaborating entity "buf_out11_iobuf_out_l1t" for hierarchy "buf_out11:buf_out11_1|buf_out11_iobuf_out_l1t:buf_out11_iobuf_out_l1t_component" File: C:/Work/project_SDR_tr/buf_out11.v Line: 337
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 154
Info (12128): Elaborating entity "dds_fm" for hierarchy "dds_fm:dds1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 173
Info (12128): Elaborating entity "debounce_better_version" for hierarchy "debounce_better_version:db1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 191
Info (12128): Elaborating entity "upr1" for hierarchy "upr1:u1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 205
Warning (10036): Verilog HDL or VHDL warning at upr1.v(40): object "data_rom" assigned a value but never read File: C:/Work/project_SDR_tr/upr1.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at upr1.v(41): object "data_uart" assigned a value but never read File: C:/Work/project_SDR_tr/upr1.v Line: 41
Warning (10230): Verilog HDL assignment warning at upr1.v(62): truncated value with size 32 to match size of target (1) File: C:/Work/project_SDR_tr/upr1.v Line: 62
Warning (10230): Verilog HDL assignment warning at upr1.v(71): truncated value with size 32 to match size of target (16) File: C:/Work/project_SDR_tr/upr1.v Line: 71
Info (12128): Elaborating entity "rom5" for hierarchy "rom5:rom_inst" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 212
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom5:rom_inst|altsyncram:altsyncram_component" File: C:/Work/project_SDR_tr/rom5.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom5:rom_inst|altsyncram:altsyncram_component" File: C:/Work/project_SDR_tr/rom5.v Line: 82
Info (12133): Instantiated megafunction "rom5:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Work/project_SDR_tr/rom5.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../Work_murmansk/Octave/coeff.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf
    Info (12023): Found entity 1: altsyncram_pqb1 File: C:/Work/project_SDR_tr/db/altsyncram_pqb1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_pqb1" for hierarchy "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Work/project_SDR_tr/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|decode_c8a:rden_decode" File: C:/Work/project_SDR_tr/db/altsyncram_pqb1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/Work/project_SDR_tr/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|mux_iob:mux2" File: C:/Work/project_SDR_tr/db/altsyncram_pqb1.tdf Line: 42
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "upr1:u1|Mult0" File: C:/Work/project_SDR_tr/upr1.v Line: 67
Info (12130): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: C:/Work/project_SDR_tr/upr1.v Line: 67
Info (12133): Instantiated megafunction "upr1:u1|lpm_mult:Mult0" with the following parameter: File: C:/Work/project_SDR_tr/upr1.v Line: 67
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh File: C:/Work/project_SDR_tr/db/add_sub_afh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Work/project_SDR_tr/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "upr1:u1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "upr1:u1|lpm_mult:Mult0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "uart_tx" is stuck at GND File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rx" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 10
    Warning (15610): No output dependent on input pin "push_btn2" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 7
    Warning (15610): No output dependent on input pin "push_btn1" File: C:/Work/project_SDR_tr/sdr_tx_top.v Line: 6
Info (21057): Implemented 384 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 334 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 698 megabytes
    Info: Processing ended: Wed Oct 31 10:10:34 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:32


