
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bf0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  08009d80  08009d80  00019d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a258  0800a258  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800a258  0800a258  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a258  0800a258  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a258  0800a258  0001a258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a25c  0800a25c  0001a25c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800a260  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00000304  200001f0  200001f0  000201f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200004f4  200004f4  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d16a  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000224f  00000000  00000000  0002d386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000968  00000000  00000000  0002f5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000870  00000000  00000000  0002ff40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ecb6  00000000  00000000  000307b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000db51  00000000  00000000  0004f466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000af9ac  00000000  00000000  0005cfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010c963  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ac8  00000000  00000000  0010c9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d68 	.word	0x08009d68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08009d68 	.word	0x08009d68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff39 	bl	8000adc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcaf 	bl	80005f8 <__aeabi_dmul>
 8000c9a:	f7ff ff6f 	bl	8000b7c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc30 	bl	8000504 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fca6 	bl	80005f8 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff fae8 	bl	8000288 <__aeabi_dsub>
 8000cb8:	f7ff ff60 	bl	8000b7c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <CutString>:
 *  Created on: Jun 22, 2023
 *      Author: Utente
 */
# include "ManageStr.h"
Stringa_TypeDef str;
Stringa_TypeDef CutString(char* buffer){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b096      	sub	sp, #88	; 0x58
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]

	// Troviamo l'indice dei caratteri '+' e '-' nel buffer
	    int plus_index = strchr(buffer, '+') - buffer;
 8000cd2:	212b      	movs	r1, #43	; 0x2b
 8000cd4:	6838      	ldr	r0, [r7, #0]
 8000cd6:	f004 ff65 	bl	8005ba4 <strchr>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	657b      	str	r3, [r7, #84]	; 0x54
	    int minus_index = strchr(buffer, '-') - buffer;
 8000ce2:	212d      	movs	r1, #45	; 0x2d
 8000ce4:	6838      	ldr	r0, [r7, #0]
 8000ce6:	f004 ff5d 	bl	8005ba4 <strchr>
 8000cea:	4602      	mov	r2, r0
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	653b      	str	r3, [r7, #80]	; 0x50

	    // Estraiamo la stringa contenente il valore della temperatura
	    char temp_str[MAX_BUFFER_LENGTH];
	    strncpy(temp_str, buffer, plus_index);
 8000cf2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000cf4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cf8:	6839      	ldr	r1, [r7, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f004 ff5f 	bl	8005bbe <strncpy>
	    temp_str[plus_index] = '\0';
 8000d00:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000d04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d06:	4413      	add	r3, r2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]

	    // Estraiamo la stringa contenente il valore dell'umidità
	    char hmdy_str[MAX_BUFFER_LENGTH];
	    strncpy(hmdy_str, buffer + plus_index + 1, minus_index - plus_index - 1);
 8000d0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d0e:	3301      	adds	r3, #1
 8000d10:	683a      	ldr	r2, [r7, #0]
 8000d12:	18d1      	adds	r1, r2, r3
 8000d14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	f107 031c 	add.w	r3, r7, #28
 8000d22:	4618      	mov	r0, r3
 8000d24:	f004 ff4b 	bl	8005bbe <strncpy>
	    hmdy_str[minus_index - plus_index - 1] = '\0';
 8000d28:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	3358      	adds	r3, #88	; 0x58
 8000d32:	443b      	add	r3, r7
 8000d34:	2200      	movs	r2, #0
 8000d36:	f803 2c3c 	strb.w	r2, [r3, #-60]

	    // Estraiamo la stringa contenente il valore della modalità
	    char modo_str[MAX_BUFFER_LENGTH];
	    strncpy(modo_str, buffer + minus_index + 1, MAX_BUFFER_LENGTH - minus_index - 1);
 8000d3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	683a      	ldr	r2, [r7, #0]
 8000d40:	18d1      	adds	r1, r2, r3
 8000d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d44:	f1c3 0313 	rsb	r3, r3, #19
 8000d48:	461a      	mov	r2, r3
 8000d4a:	f107 0308 	add.w	r3, r7, #8
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f004 ff35 	bl	8005bbe <strncpy>
	    modo_str[MAX_BUFFER_LENGTH - minus_index - 1] = '\0';
 8000d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d56:	f1c3 0313 	rsb	r3, r3, #19
 8000d5a:	3358      	adds	r3, #88	; 0x58
 8000d5c:	443b      	add	r3, r7
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f803 2c50 	strb.w	r2, [r3, #-80]



	   // Convertiamo le stringhe in valori di tipo float
	   float temp = atof(temp_str);
 8000d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f004 fe8f 	bl	8005a8c <atof>
 8000d6e:	ec53 2b10 	vmov	r2, r3, d0
 8000d72:	4610      	mov	r0, r2
 8000d74:	4619      	mov	r1, r3
 8000d76:	f7ff ff21 	bl	8000bbc <__aeabi_d2f>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
	   float hmdy = atof(hmdy_str);
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	4618      	mov	r0, r3
 8000d84:	f004 fe82 	bl	8005a8c <atof>
 8000d88:	ec53 2b10 	vmov	r2, r3, d0
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f7ff ff14 	bl	8000bbc <__aeabi_d2f>
 8000d94:	4603      	mov	r3, r0
 8000d96:	64bb      	str	r3, [r7, #72]	; 0x48
	   int modo = atoi(modo_str);
 8000d98:	f107 0308 	add.w	r3, r7, #8
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f004 fe78 	bl	8005a92 <atoi>
 8000da2:	6478      	str	r0, [r7, #68]	; 0x44

	   str.Temp=temp;
 8000da4:	4a08      	ldr	r2, [pc, #32]	; (8000dc8 <CutString+0x100>)
 8000da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000da8:	6013      	str	r3, [r2, #0]
	   str.Hmdy=hmdy;
 8000daa:	4a07      	ldr	r2, [pc, #28]	; (8000dc8 <CutString+0x100>)
 8000dac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000dae:	6053      	str	r3, [r2, #4]
	   str.Mode = modo;
 8000db0:	4a05      	ldr	r2, [pc, #20]	; (8000dc8 <CutString+0x100>)
 8000db2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000db4:	6093      	str	r3, [r2, #8]


return str;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a03      	ldr	r2, [pc, #12]	; (8000dc8 <CutString+0x100>)
 8000dba:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dbc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

}
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	3758      	adds	r7, #88	; 0x58
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	2000020c 	.word	0x2000020c

08000dcc <invio_tx>:

double TempSetpoint=25;
PID_TypeDef TPID;
double PIDOut=0;

void invio_tx(float temp0, float hmdy0, double intes, UART_HandleTypeDef huart4){
 8000dcc:	b084      	sub	sp, #16
 8000dce:	b5b0      	push	{r4, r5, r7, lr}
 8000dd0:	b092      	sub	sp, #72	; 0x48
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	ed87 0a03 	vstr	s0, [r7, #12]
 8000dd8:	edc7 0a02 	vstr	s1, [r7, #8]
 8000ddc:	ed87 1b00 	vstr	d1, [r7]
 8000de0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000de4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char bufferT[50];

	//Trasmissione Temp
	gcvt(temp0, sizeof(temp0), bufferT);
 8000de8:	68f8      	ldr	r0, [r7, #12]
 8000dea:	f7ff fbad 	bl	8000548 <__aeabi_f2d>
 8000dee:	4604      	mov	r4, r0
 8000df0:	460d      	mov	r5, r1
 8000df2:	f107 0310 	add.w	r3, r7, #16
 8000df6:	4619      	mov	r1, r3
 8000df8:	2004      	movs	r0, #4
 8000dfa:	ec45 4b10 	vmov	d0, r4, r5
 8000dfe:	f004 fe4d 	bl	8005a9c <gcvt>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff f9e2 	bl	80001d0 <strlen>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	b29a      	uxth	r2, r3
 8000e10:	f107 0110 	add.w	r1, r7, #16
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295
 8000e18:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000e1c:	f003 fbd2 	bl	80045c4 <HAL_UART_Transmit>
	sprintf(bufferT, "+");
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4943      	ldr	r1, [pc, #268]	; (8000f34 <invio_tx+0x168>)
 8000e26:	4618      	mov	r0, r3
 8000e28:	f004 fe9c 	bl	8005b64 <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff f9cd 	bl	80001d0 <strlen>
 8000e36:	4603      	mov	r3, r0
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f107 0110 	add.w	r1, r7, #16
 8000e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e42:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000e46:	f003 fbbd 	bl	80045c4 <HAL_UART_Transmit>

	//Trasmissione Umidità
	gcvt(hmdy0, sizeof(hmdy0), bufferT);
 8000e4a:	68b8      	ldr	r0, [r7, #8]
 8000e4c:	f7ff fb7c 	bl	8000548 <__aeabi_f2d>
 8000e50:	4604      	mov	r4, r0
 8000e52:	460d      	mov	r5, r1
 8000e54:	f107 0310 	add.w	r3, r7, #16
 8000e58:	4619      	mov	r1, r3
 8000e5a:	2004      	movs	r0, #4
 8000e5c:	ec45 4b10 	vmov	d0, r4, r5
 8000e60:	f004 fe1c 	bl	8005a9c <gcvt>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000e64:	f107 0310 	add.w	r3, r7, #16
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff f9b1 	bl	80001d0 <strlen>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	f107 0110 	add.w	r1, r7, #16
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000e7e:	f003 fba1 	bl	80045c4 <HAL_UART_Transmit>
	sprintf(bufferT, "+");
 8000e82:	f107 0310 	add.w	r3, r7, #16
 8000e86:	492b      	ldr	r1, [pc, #172]	; (8000f34 <invio_tx+0x168>)
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f004 fe6b 	bl	8005b64 <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000e8e:	f107 0310 	add.w	r3, r7, #16
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff f99c 	bl	80001d0 <strlen>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	f107 0110 	add.w	r1, r7, #16
 8000ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea4:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000ea8:	f003 fb8c 	bl	80045c4 <HAL_UART_Transmit>

	gcvt(intes, sizeof(intes), bufferT);
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	2008      	movs	r0, #8
 8000eb4:	ed97 0b00 	vldr	d0, [r7]
 8000eb8:	f004 fdf0 	bl	8005a9c <gcvt>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff f985 	bl	80001d0 <strlen>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	f107 0110 	add.w	r1, r7, #16
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000ed6:	f003 fb75 	bl	80045c4 <HAL_UART_Transmit>
	sprintf(bufferT, "\n");
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	4916      	ldr	r1, [pc, #88]	; (8000f38 <invio_tx+0x16c>)
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f004 fe3f 	bl	8005b64 <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*)bufferT, strlen(bufferT), HAL_MAX_DELAY);
 8000ee6:	f107 0310 	add.w	r3, r7, #16
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff f970 	bl	80001d0 <strlen>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	f107 0110 	add.w	r1, r7, #16
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8000f00:	f003 fb60 	bl	80045c4 <HAL_UART_Transmit>

	for(int i=0;i<50;i++)bufferT[i]=0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	647b      	str	r3, [r7, #68]	; 0x44
 8000f08:	e008      	b.n	8000f1c <invio_tx+0x150>
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f10:	4413      	add	r3, r2
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
 8000f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f18:	3301      	adds	r3, #1
 8000f1a:	647b      	str	r3, [r7, #68]	; 0x44
 8000f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f1e:	2b31      	cmp	r3, #49	; 0x31
 8000f20:	ddf3      	ble.n	8000f0a <invio_tx+0x13e>
}
 8000f22:	bf00      	nop
 8000f24:	bf00      	nop
 8000f26:	3748      	adds	r7, #72	; 0x48
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000f2e:	b004      	add	sp, #16
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	08009d80 	.word	0x08009d80
 8000f38:	08009d84 	.word	0x08009d84
 8000f3c:	00000000 	.word	0x00000000

08000f40 <calcola_parametri>:

double calcola_parametri(float Temp, float Hmdy, int StatoC, int modo){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b088      	sub	sp, #32
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f4a:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	if(StatoC>0 && modo==0){
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	dd3c      	ble.n	8000fd2 <calcola_parametri+0x92>
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d139      	bne.n	8000fd2 <calcola_parametri+0x92>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11,GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f64:	483a      	ldr	r0, [pc, #232]	; (8001050 <calcola_parametri+0x110>)
 8000f66:	f001 fe8b 	bl	8002c80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10,GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f70:	4837      	ldr	r0, [pc, #220]	; (8001050 <calcola_parametri+0x110>)
 8000f72:	f001 fe85 	bl	8002c80 <HAL_GPIO_WritePin>
		double Tem= Temp;
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f7ff fae6 	bl	8000548 <__aeabi_f2d>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	e9c7 2304 	strd	r2, r3, [r7, #16]
		PID(&TPID, &Tem, &PIDOut, &TempSetpoint, PID_KP, PID_KD, PID_KI, _PID_P_ON_E, _PID_CD_DIRECT);
 8000f84:	f107 0110 	add.w	r1, r7, #16
 8000f88:	2300      	movs	r3, #0
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	ed9f 2b23 	vldr	d2, [pc, #140]	; 8001020 <calcola_parametri+0xe0>
 8000f94:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8001028 <calcola_parametri+0xe8>
 8000f98:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8001030 <calcola_parametri+0xf0>
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <calcola_parametri+0x114>)
 8000f9e:	4a2e      	ldr	r2, [pc, #184]	; (8001058 <calcola_parametri+0x118>)
 8000fa0:	482e      	ldr	r0, [pc, #184]	; (800105c <calcola_parametri+0x11c>)
 8000fa2:	f000 f9e9 	bl	8001378 <PID>
		PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	482c      	ldr	r0, [pc, #176]	; (800105c <calcola_parametri+0x11c>)
 8000faa:	f000 fb1b 	bl	80015e4 <PID_SetMode>
		PID_SetSampleTime(&TPID, SAMPLE_TIME);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	482a      	ldr	r0, [pc, #168]	; (800105c <calcola_parametri+0x11c>)
 8000fb2:	f000 fc8b 	bl	80018cc <PID_SetSampleTime>
		PID_SetOutputLimits(&TPID, PID_LIM_MIN, PID_LIM_MAX);
 8000fb6:	ed9f 1b20 	vldr	d1, [pc, #128]	; 8001038 <calcola_parametri+0xf8>
 8000fba:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8001040 <calcola_parametri+0x100>
 8000fbe:	4827      	ldr	r0, [pc, #156]	; (800105c <calcola_parametri+0x11c>)
 8000fc0:	f000 fb2e 	bl	8001620 <PID_SetOutputLimits>
	 	PID_Compute(&TPID);
 8000fc4:	4825      	ldr	r0, [pc, #148]	; (800105c <calcola_parametri+0x11c>)
 8000fc6:	f000 fa23 	bl	8001410 <PID_Compute>
	 	return PIDOut;
 8000fca:	4b23      	ldr	r3, [pc, #140]	; (8001058 <calcola_parametri+0x118>)
 8000fcc:	ed93 7b00 	vldr	d7, [r3]
 8000fd0:	e01e      	b.n	8001010 <calcola_parametri+0xd0>
	}else if(StatoC>0 && modo==1){
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	dd19      	ble.n	800100c <calcola_parametri+0xcc>
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d116      	bne.n	800100c <calcola_parametri+0xcc>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10,GPIO_PIN_SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe4:	481a      	ldr	r0, [pc, #104]	; (8001050 <calcola_parametri+0x110>)
 8000fe6:	f001 fe4b 	bl	8002c80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11,GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff0:	4817      	ldr	r0, [pc, #92]	; (8001050 <calcola_parametri+0x110>)
 8000ff2:	f001 fe45 	bl	8002c80 <HAL_GPIO_WritePin>
		//funzione fuzzy
		return calcola_fuzzy(Temp, Hmdy);
 8000ff6:	edd7 0a02 	vldr	s1, [r7, #8]
 8000ffa:	ed97 0a03 	vldr	s0, [r7, #12]
 8000ffe:	f000 f82f 	bl	8001060 <calcola_fuzzy>
 8001002:	eeb0 7a40 	vmov.f32	s14, s0
 8001006:	eef0 7a60 	vmov.f32	s15, s1
 800100a:	e001      	b.n	8001010 <calcola_parametri+0xd0>
	}
	return 0;
 800100c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8001048 <calcola_parametri+0x108>
}
 8001010:	eeb0 0a47 	vmov.f32	s0, s14
 8001014:	eef0 0a67 	vmov.f32	s1, s15
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	00000000 	.word	0x00000000
 8001024:	3fe00000 	.word	0x3fe00000
 8001028:	00000000 	.word	0x00000000
 800102c:	3fd00000 	.word	0x3fd00000
 8001030:	00000000 	.word	0x00000000
 8001034:	40000000 	.word	0x40000000
 8001038:	00000000 	.word	0x00000000
 800103c:	40590000 	.word	0x40590000
 8001040:	00000000 	.word	0x00000000
 8001044:	c0590000 	.word	0xc0590000
	...
 8001050:	48001000 	.word	0x48001000
 8001054:	20000000 	.word	0x20000000
 8001058:	20000288 	.word	0x20000288
 800105c:	20000218 	.word	0x20000218

08001060 <calcola_fuzzy>:
 *      Author: Utente
 */

#include "fuzzy.h"

double calcola_fuzzy(float inputA, float inputB){
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	ed87 0a01 	vstr	s0, [r7, #4]
 800106a:	edc7 0a00 	vstr	s1, [r7]
	    // Valuta le funzioni di appartenenza per A e B
	    float mA = membershipA(inputA);
 800106e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001072:	f000 f8cb 	bl	800120c <membershipA>
 8001076:	ed87 0a03 	vstr	s0, [r7, #12]
	    float mB = membershipB(inputB);
 800107a:	ed97 0a00 	vldr	s0, [r7]
 800107e:	f000 f901 	bl	8001284 <membershipB>
 8001082:	ed87 0a02 	vstr	s0, [r7, #8]

	    if ((mA == 0 && mB == 0) || (mA == 2 && mB == 2)){
 8001086:	edd7 7a03 	vldr	s15, [r7, #12]
 800108a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	d106      	bne.n	80010a2 <calcola_fuzzy+0x42>
 8001094:	edd7 7a02 	vldr	s15, [r7, #8]
 8001098:	eef5 7a40 	vcmp.f32	s15, #0.0
 800109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a0:	d011      	beq.n	80010c6 <calcola_fuzzy+0x66>
 80010a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010a6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80010aa:	eef4 7a47 	vcmp.f32	s15, s14
 80010ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b2:	d10c      	bne.n	80010ce <calcola_fuzzy+0x6e>
 80010b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80010b8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80010bc:	eef4 7a47 	vcmp.f32	s15, s14
 80010c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c4:	d103      	bne.n	80010ce <calcola_fuzzy+0x6e>
	        return -70; //forte
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	4b4d      	ldr	r3, [pc, #308]	; (8001200 <calcola_fuzzy+0x1a0>)
 80010cc:	e08e      	b.n	80011ec <calcola_fuzzy+0x18c>
	    } else if ((mA == 0 && mB == 1) || (mA == 1 && mB == 0) || (mA == 1 && mB == 1) || (mA == 2 && mB == 1)) {
 80010ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010da:	d108      	bne.n	80010ee <calcola_fuzzy+0x8e>
 80010dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80010e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010e4:	eef4 7a47 	vcmp.f32	s15, s14
 80010e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ec:	d033      	beq.n	8001156 <calcola_fuzzy+0xf6>
 80010ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80010f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010f6:	eef4 7a47 	vcmp.f32	s15, s14
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	d106      	bne.n	800110e <calcola_fuzzy+0xae>
 8001100:	edd7 7a02 	vldr	s15, [r7, #8]
 8001104:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110c:	d023      	beq.n	8001156 <calcola_fuzzy+0xf6>
 800110e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001112:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001116:	eef4 7a47 	vcmp.f32	s15, s14
 800111a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111e:	d108      	bne.n	8001132 <calcola_fuzzy+0xd2>
 8001120:	edd7 7a02 	vldr	s15, [r7, #8]
 8001124:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001128:	eef4 7a47 	vcmp.f32	s15, s14
 800112c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001130:	d011      	beq.n	8001156 <calcola_fuzzy+0xf6>
 8001132:	edd7 7a03 	vldr	s15, [r7, #12]
 8001136:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800113a:	eef4 7a47 	vcmp.f32	s15, s14
 800113e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001142:	d10c      	bne.n	800115e <calcola_fuzzy+0xfe>
 8001144:	edd7 7a02 	vldr	s15, [r7, #8]
 8001148:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800114c:	eef4 7a47 	vcmp.f32	s15, s14
 8001150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001154:	d103      	bne.n	800115e <calcola_fuzzy+0xfe>
	        return -35; //medio
 8001156:	f04f 0200 	mov.w	r2, #0
 800115a:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <calcola_fuzzy+0x1a4>)
 800115c:	e046      	b.n	80011ec <calcola_fuzzy+0x18c>
	    } else if ((mA == 0 && mB == 2) || (mA == 1 && mB == 2) || (mA == 2 && mB == 0)){
 800115e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001162:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	d108      	bne.n	800117e <calcola_fuzzy+0x11e>
 800116c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001170:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001174:	eef4 7a47 	vcmp.f32	s15, s14
 8001178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117c:	d021      	beq.n	80011c2 <calcola_fuzzy+0x162>
 800117e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001182:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001186:	eef4 7a47 	vcmp.f32	s15, s14
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	d108      	bne.n	80011a2 <calcola_fuzzy+0x142>
 8001190:	edd7 7a02 	vldr	s15, [r7, #8]
 8001194:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001198:	eef4 7a47 	vcmp.f32	s15, s14
 800119c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a0:	d00f      	beq.n	80011c2 <calcola_fuzzy+0x162>
 80011a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011a6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80011aa:	eef4 7a47 	vcmp.f32	s15, s14
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d10a      	bne.n	80011ca <calcola_fuzzy+0x16a>
 80011b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80011b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c0:	d103      	bne.n	80011ca <calcola_fuzzy+0x16a>
	        return -5; //debole
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <calcola_fuzzy+0x1a8>)
 80011c8:	e010      	b.n	80011ec <calcola_fuzzy+0x18c>
	    }


	    // Restituisci l'operatore MIN per aggregare i risultati
	    return (mA < mB) ? mA : mB;
 80011ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80011ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80011d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011da:	d501      	bpl.n	80011e0 <calcola_fuzzy+0x180>
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	e000      	b.n	80011e2 <calcola_fuzzy+0x182>
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff f9b0 	bl	8000548 <__aeabi_f2d>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
}
 80011ec:	ec43 2b17 	vmov	d7, r2, r3
 80011f0:	eeb0 0a47 	vmov.f32	s0, s14
 80011f4:	eef0 0a67 	vmov.f32	s1, s15
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	c0518000 	.word	0xc0518000
 8001204:	c0418000 	.word	0xc0418000
 8001208:	c0140000 	.word	0xc0140000

0800120c <membershipA>:

float membershipA(float x) {
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x <= 15) {
 8001216:	edd7 7a01 	vldr	s15, [r7, #4]
 800121a:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800121e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001226:	d802      	bhi.n	800122e <membershipA+0x22>
        return 0; //freddo
 8001228:	f04f 0300 	mov.w	r3, #0
 800122c:	e021      	b.n	8001272 <membershipA+0x66>
    } else if (x > 15 && x <= 25) {
 800122e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001232:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001236:	eef4 7ac7 	vcmpe.f32	s15, s14
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	dd0b      	ble.n	8001258 <membershipA+0x4c>
 8001240:	edd7 7a01 	vldr	s15, [r7, #4]
 8001244:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	d802      	bhi.n	8001258 <membershipA+0x4c>
        return 1; //mite
 8001252:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001256:	e00c      	b.n	8001272 <membershipA+0x66>
    } else if (x > 25) {
 8001258:	edd7 7a01 	vldr	s15, [r7, #4]
 800125c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001268:	dd02      	ble.n	8001270 <membershipA+0x64>
        return 2; //caldo
 800126a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800126e:	e000      	b.n	8001272 <membershipA+0x66>
    }
}
 8001270:	e001      	b.n	8001276 <membershipA+0x6a>
 8001272:	ee07 3a90 	vmov	s15, r3
 8001276:	eeb0 0a67 	vmov.f32	s0, s15
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <membershipB>:

float membershipB(float x) {
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x <= 30) {
 800128e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001292:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001296:	eef4 7ac7 	vcmpe.f32	s15, s14
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	d802      	bhi.n	80012a6 <membershipB+0x22>
        return 0; //asciutto
 80012a0:	f04f 0300 	mov.w	r3, #0
 80012a4:	e021      	b.n	80012ea <membershipB+0x66>
    } else if (x > 20 && x <= 50) {
 80012a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012aa:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80012ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b6:	dd0b      	ble.n	80012d0 <membershipB+0x4c>
 80012b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80012bc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80012fc <membershipB+0x78>
 80012c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	d802      	bhi.n	80012d0 <membershipB+0x4c>
        return 1; //normale
 80012ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ce:	e00c      	b.n	80012ea <membershipB+0x66>
    } else if (x > 50) {
 80012d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80012fc <membershipB+0x78>
 80012d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e0:	dd02      	ble.n	80012e8 <membershipB+0x64>
        return 2; //umido
 80012e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012e6:	e000      	b.n	80012ea <membershipB+0x66>
    }
}
 80012e8:	e001      	b.n	80012ee <membershipB+0x6a>
 80012ea:	ee07 3a90 	vmov	s15, r3
 80012ee:	eeb0 0a67 	vmov.f32	s0, s15
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	42480000 	.word	0x42480000

08001300 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001310:	6879      	ldr	r1, [r7, #4]
 8001312:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001330:	f7ff fbf2 	bl	8000b18 <__aeabi_dcmpgt>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d006      	beq.n	8001348 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8001346:	e011      	b.n	800136c <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001354:	f7ff fbc2 	bl	8000adc <__aeabi_dcmplt>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d100      	bne.n	8001360 <PID_Init+0x60>
}
 800135e:	e005      	b.n	800136c <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	0000      	movs	r0, r0
	...

08001378 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	; 0x28
 800137c:	af00      	add	r7, sp, #0
 800137e:	6278      	str	r0, [r7, #36]	; 0x24
 8001380:	6239      	str	r1, [r7, #32]
 8001382:	61fa      	str	r2, [r7, #28]
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	ed87 0b04 	vstr	d0, [r7, #16]
 800138a:	ed87 1b02 	vstr	d1, [r7, #8]
 800138e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8001392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001394:	69fa      	ldr	r2, [r7, #28]
 8001396:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8001398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139a:	6a3a      	ldr	r2, [r7, #32]
 800139c:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 80013a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a6:	2200      	movs	r2, #0
 80013a8:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 80013aa:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001400 <PID+0x88>
 80013ae:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8001408 <PID+0x90>
 80013b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013b4:	f000 f934 	bl	8001620 <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	2264      	movs	r2, #100	; 0x64
 80013bc:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 80013be:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80013c2:	4619      	mov	r1, r3
 80013c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013c6:	f000 fa41 	bl	800184c <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 80013ca:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80013ce:	4619      	mov	r1, r3
 80013d0:	ed97 2b00 	vldr	d2, [r7]
 80013d4:	ed97 1b02 	vldr	d1, [r7, #8]
 80013d8:	ed97 0b04 	vldr	d0, [r7, #16]
 80013dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013de:	f000 f98d 	bl	80016fc <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 80013e2:	f001 f93f 	bl	8002664 <HAL_GetTick>
 80013e6:	4602      	mov	r2, r0
 80013e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	1ad2      	subs	r2, r2, r3
 80013ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f0:	605a      	str	r2, [r3, #4]
	
}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	; 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	f3af 8000 	nop.w
 8001400:	00000000 	.word	0x00000000
 8001404:	406fe000 	.word	0x406fe000
	...

08001410 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	b08c      	sub	sp, #48	; 0x30
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	785b      	ldrb	r3, [r3, #1]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <PID_Compute+0x14>
	{
		return _FALSE;
 8001420:	2300      	movs	r3, #0
 8001422:	e0db      	b.n	80015dc <PID_Compute+0x1cc>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8001424:	f001 f91e 	bl	8002664 <HAL_GetTick>
 8001428:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= uPID->SampleTime)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	6a3a      	ldr	r2, [r7, #32]
 800143a:	429a      	cmp	r2, r3
 800143c:	f0c0 80cd 	bcc.w	80015da <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001450:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001454:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001458:	f7fe ff16 	bl	8000288 <__aeabi_dsub>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800146a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800146e:	f7fe ff0b 	bl	8000288 <__aeabi_dsub>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->OutputSum     += (uPID->Ki * error);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001486:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800148a:	f7ff f8b5 	bl	80005f8 <__aeabi_dmul>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4620      	mov	r0, r4
 8001494:	4629      	mov	r1, r5
 8001496:	f7fe fef9 	bl	800028c <__adddf3>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	6879      	ldr	r1, [r7, #4]
 80014a0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d114      	bne.n	80014d6 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80014b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014bc:	f7ff f89c 	bl	80005f8 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4620      	mov	r0, r4
 80014c6:	4629      	mov	r1, r5
 80014c8:	f7fe fede 	bl	8000288 <__aeabi_dsub>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	6879      	ldr	r1, [r7, #4]
 80014d2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		
		if (uPID->OutputSum > uPID->OutMax)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80014e2:	f7ff fb19 	bl	8000b18 <__aeabi_dcmpgt>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d006      	beq.n	80014fa <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80014f8:	e010      	b.n	800151c <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001506:	f7ff fae9 	bl	8000adc <__aeabi_dcmplt>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d00b      	beq.n	800153c <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800152a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800152e:	f7ff f863 	bl	80005f8 <__aeabi_dmul>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800153a:	e005      	b.n	8001548 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	f04f 0300 	mov.w	r3, #0
 8001544:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001558:	f7ff f84e 	bl	80005f8 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4620      	mov	r0, r4
 8001562:	4629      	mov	r1, r5
 8001564:	f7fe fe90 	bl	8000288 <__aeabi_dsub>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001570:	f7fe fe8c 	bl	800028c <__adddf3>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		
		if (output > uPID->OutMax)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001582:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001586:	f7ff fac7 	bl	8000b18 <__aeabi_dcmpgt>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001596:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800159a:	e00e      	b.n	80015ba <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80015a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80015a6:	f7ff fa99 	bl	8000adc <__aeabi_dcmplt>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d004      	beq.n	80015ba <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80015b6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }
		
		*uPID->MyOutput = output;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80015be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015c2:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015cc:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		uPID->LastTime = now;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015d4:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <PID_Compute+0x1cc>
		
	}
	else
	{
		return _FALSE;
 80015da:	2300      	movs	r3, #0
	}
	
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3730      	adds	r7, #48	; 0x30
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bdb0      	pop	{r4, r5, r7, pc}

080015e4 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	bf0c      	ite	eq
 80015f6:	2301      	moveq	r3, #1
 80015f8:	2300      	movne	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <PID_SetMode+0x2e>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff fe77 	bl	8001300 <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	7bfa      	ldrb	r2, [r7, #15]
 8001616:	705a      	strb	r2, [r3, #1]
	
}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	6178      	str	r0, [r7, #20]
 8001628:	ed87 0b02 	vstr	d0, [r7, #8]
 800162c:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8001630:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001634:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001638:	f7ff fa64 	bl	8000b04 <__aeabi_dcmpge>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d158      	bne.n	80016f4 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8001642:	6979      	ldr	r1, [r7, #20]
 8001644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001648:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 800164c:	6979      	ldr	r1, [r7, #20]
 800164e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001652:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	785b      	ldrb	r3, [r3, #1]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d04b      	beq.n	80016f6 <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800166c:	f7ff fa54 	bl	8000b18 <__aeabi_dcmpgt>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d007      	beq.n	8001686 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001680:	e9c1 2300 	strd	r2, r3, [r1]
 8001684:	e012      	b.n	80016ac <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001694:	f7ff fa22 	bl	8000adc <__aeabi_dcmplt>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d006      	beq.n	80016ac <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80016a8:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80016b8:	f7ff fa2e 	bl	8000b18 <__aeabi_dcmpgt>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80016c8:	6979      	ldr	r1, [r7, #20]
 80016ca:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80016ce:	e012      	b.n	80016f6 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80016dc:	f7ff f9fe 	bl	8000adc <__aeabi_dcmplt>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d007      	beq.n	80016f6 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80016ec:	6979      	ldr	r1, [r7, #20]
 80016ee:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80016f2:	e000      	b.n	80016f6 <PID_SetOutputLimits+0xd6>
		return;
 80016f4:	bf00      	nop
		}
		else { }
		
	}
	
}
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	; 0x28
 8001700:	af00      	add	r7, sp, #0
 8001702:	61f8      	str	r0, [r7, #28]
 8001704:	ed87 0b04 	vstr	d0, [r7, #16]
 8001708:	ed87 1b02 	vstr	d1, [r7, #8]
 800170c:	ed87 2b00 	vstr	d2, [r7]
 8001710:	460b      	mov	r3, r1
 8001712:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	f04f 0300 	mov.w	r3, #0
 800171c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001720:	f7ff f9dc 	bl	8000adc <__aeabi_dcmplt>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	f040 8089 	bne.w	800183e <PID_SetTunings2+0x142>
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001738:	f7ff f9d0 	bl	8000adc <__aeabi_dcmplt>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d17d      	bne.n	800183e <PID_SetTunings2+0x142>
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800174e:	f7ff f9c5 	bl	8000adc <__aeabi_dcmplt>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d172      	bne.n	800183e <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	7efa      	ldrb	r2, [r7, #27]
 800175c:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800175e:	7efb      	ldrb	r3, [r7, #27]
 8001760:	2b01      	cmp	r3, #1
 8001762:	bf0c      	ite	eq
 8001764:	2301      	moveq	r3, #1
 8001766:	2300      	movne	r3, #0
 8001768:	b2db      	uxtb	r3, r3
 800176a:	461a      	mov	r2, r3
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8001770:	69f9      	ldr	r1, [r7, #28]
 8001772:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001776:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800177a:	69f9      	ldr	r1, [r7, #28]
 800177c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001780:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8001784:	69f9      	ldr	r1, [r7, #28]
 8001786:	e9d7 2300 	ldrd	r2, r3, [r7]
 800178a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe feb6 	bl	8000504 <__aeabi_ui2d>
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <PID_SetTunings2+0x14c>)
 800179e:	f7ff f855 	bl	800084c <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 80017aa:	69f9      	ldr	r1, [r7, #28]
 80017ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017b0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 80017b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017bc:	f7fe ff1c 	bl	80005f8 <__aeabi_dmul>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	69f9      	ldr	r1, [r7, #28]
 80017c6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 80017ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017d2:	f7ff f83b 	bl	800084c <__aeabi_ddiv>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	69f9      	ldr	r1, [r7, #28]
 80017dc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	78db      	ldrb	r3, [r3, #3]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d12b      	bne.n	8001840 <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80017ee:	f04f 0000 	mov.w	r0, #0
 80017f2:	f04f 0100 	mov.w	r1, #0
 80017f6:	f7fe fd47 	bl	8000288 <__aeabi_dsub>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	69f9      	ldr	r1, [r7, #28]
 8001800:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800180a:	f04f 0000 	mov.w	r0, #0
 800180e:	f04f 0100 	mov.w	r1, #0
 8001812:	f7fe fd39 	bl	8000288 <__aeabi_dsub>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	69f9      	ldr	r1, [r7, #28]
 800181c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001826:	f04f 0000 	mov.w	r0, #0
 800182a:	f04f 0100 	mov.w	r1, #0
 800182e:	f7fe fd2b 	bl	8000288 <__aeabi_dsub>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	69f9      	ldr	r1, [r7, #28]
 8001838:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800183c:	e000      	b.n	8001840 <PID_SetTunings2+0x144>
		return;
 800183e:	bf00      	nop
		
	}
	
}
 8001840:	3728      	adds	r7, #40	; 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	408f4000 	.word	0x408f4000

0800184c <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	785b      	ldrb	r3, [r3, #1]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d02e      	beq.n	80018be <PID_SetControllerDirection+0x72>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	78db      	ldrb	r3, [r3, #3]
 8001864:	78fa      	ldrb	r2, [r7, #3]
 8001866:	429a      	cmp	r2, r3
 8001868:	d029      	beq.n	80018be <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001870:	f04f 0000 	mov.w	r0, #0
 8001874:	f04f 0100 	mov.w	r1, #0
 8001878:	f7fe fd06 	bl	8000288 <__aeabi_dsub>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800188c:	f04f 0000 	mov.w	r0, #0
 8001890:	f04f 0100 	mov.w	r1, #0
 8001894:	f7fe fcf8 	bl	8000288 <__aeabi_dsub>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80018a8:	f04f 0000 	mov.w	r0, #0
 80018ac:	f04f 0100 	mov.w	r1, #0
 80018b0:	f7fe fcea 	bl	8000288 <__aeabi_dsub>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	70da      	strb	r2, [r3, #3]
	
}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 80018cc:	b5b0      	push	{r4, r5, r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	dd2e      	ble.n	800193a <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80018dc:	6838      	ldr	r0, [r7, #0]
 80018de:	f7fe fe21 	bl	8000524 <__aeabi_i2d>
 80018e2:	4604      	mov	r4, r0
 80018e4:	460d      	mov	r5, r1
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fe0a 	bl	8000504 <__aeabi_ui2d>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4620      	mov	r0, r4
 80018f6:	4629      	mov	r1, r5
 80018f8:	f7fe ffa8 	bl	800084c <__aeabi_ddiv>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800190a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800190e:	f7fe fe73 	bl	80005f8 <__aeabi_dmul>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001922:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001926:	f7fe ff91 	bl	800084c <__aeabi_ddiv>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	609a      	str	r2, [r3, #8]
		
	}
	
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001944 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	80fb      	strh	r3, [r7, #6]
                       if(StatoC==0){
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d128      	bne.n	80019a8 <HAL_GPIO_EXTI_Callback+0x64>
                    	   HAL_UART_Transmit(&huart1, &StartRx, strlen(StartRx), HAL_MAX_DELAY);
 8001956:	4b17      	ldr	r3, [pc, #92]	; (80019b4 <HAL_GPIO_EXTI_Callback+0x70>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fc38 	bl	80001d0 <strlen>
 8001960:	4603      	mov	r3, r0
 8001962:	b29a      	uxth	r2, r3
 8001964:	f04f 33ff 	mov.w	r3, #4294967295
 8001968:	4912      	ldr	r1, [pc, #72]	; (80019b4 <HAL_GPIO_EXTI_Callback+0x70>)
 800196a:	4813      	ldr	r0, [pc, #76]	; (80019b8 <HAL_GPIO_EXTI_Callback+0x74>)
 800196c:	f002 fe2a 	bl	80045c4 <HAL_UART_Transmit>
                    	   HAL_UART_Transmit(&huart2, &StartRx, strlen(StartRx), HAL_MAX_DELAY);
 8001970:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_GPIO_EXTI_Callback+0x70>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fc2b 	bl	80001d0 <strlen>
 800197a:	4603      	mov	r3, r0
 800197c:	b29a      	uxth	r2, r3
 800197e:	f04f 33ff 	mov.w	r3, #4294967295
 8001982:	490c      	ldr	r1, [pc, #48]	; (80019b4 <HAL_GPIO_EXTI_Callback+0x70>)
 8001984:	480d      	ldr	r0, [pc, #52]	; (80019bc <HAL_GPIO_EXTI_Callback+0x78>)
 8001986:	f002 fe1d 	bl	80045c4 <HAL_UART_Transmit>
                    	   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10,GPIO_PIN_SET);
 800198a:	2201      	movs	r2, #1
 800198c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001990:	480b      	ldr	r0, [pc, #44]	; (80019c0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001992:	f001 f975 	bl	8002c80 <HAL_GPIO_WritePin>
                    	   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11,GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
 8001998:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800199c:	4808      	ldr	r0, [pc, #32]	; (80019c0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800199e:	f001 f96f 	bl	8002c80 <HAL_GPIO_WritePin>
                    	   StatoC=1;
 80019a2:	4b03      	ldr	r3, [pc, #12]	; (80019b0 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	601a      	str	r2, [r3, #0]

                       }

}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200004b0 	.word	0x200004b0
 80019b4:	20000008 	.word	0x20000008
 80019b8:	20000398 	.word	0x20000398
 80019bc:	20000420 	.word	0x20000420
 80019c0:	48001000 	.word	0x48001000

080019c4 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019c4:	b590      	push	{r4, r7, lr}
 80019c6:	ed2d 8b04 	vpush	{d8-d9}
 80019ca:	b0a9      	sub	sp, #164	; 0xa4
 80019cc:	af1e      	add	r7, sp, #120	; 0x78
 80019ce:	6178      	str	r0, [r7, #20]
    if(huart->Instance == huart1.Instance)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b7f      	ldr	r3, [pc, #508]	; (8001bd4 <HAL_UART_RxCpltCallback+0x210>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d13f      	bne.n	8001a5c <HAL_UART_RxCpltCallback+0x98>
    {
		HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 80019dc:	2201      	movs	r2, #1
 80019de:	497e      	ldr	r1, [pc, #504]	; (8001bd8 <HAL_UART_RxCpltCallback+0x214>)
 80019e0:	487c      	ldr	r0, [pc, #496]	; (8001bd4 <HAL_UART_RxCpltCallback+0x210>)
 80019e2:	f002 fe79 	bl	80046d8 <HAL_UART_Receive_IT>
		if (RX_BUFFER[0] == stop) {
 80019e6:	4b7c      	ldr	r3, [pc, #496]	; (8001bd8 <HAL_UART_RxCpltCallback+0x214>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b73      	cmp	r3, #115	; 0x73
 80019ec:	d12b      	bne.n	8001a46 <HAL_UART_RxCpltCallback+0x82>
				   rx_complete = true;
 80019ee:	4b7b      	ldr	r3, [pc, #492]	; (8001bdc <HAL_UART_RxCpltCallback+0x218>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
					valS1=CutString(&rx_buffer);
 80019f4:	4c7a      	ldr	r4, [pc, #488]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 80019f6:	463b      	mov	r3, r7
 80019f8:	497a      	ldr	r1, [pc, #488]	; (8001be4 <HAL_UART_RxCpltCallback+0x220>)
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff f964 	bl	8000cc8 <CutString>
 8001a00:	463b      	mov	r3, r7
 8001a02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001a06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					 temp0=valS1.Temp;
 8001a0a:	4b75      	ldr	r3, [pc, #468]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a76      	ldr	r2, [pc, #472]	; (8001be8 <HAL_UART_RxCpltCallback+0x224>)
 8001a10:	6013      	str	r3, [r2, #0]
					 hmdy0=valS1.Hmdy;
 8001a12:	4b73      	ldr	r3, [pc, #460]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	4a75      	ldr	r2, [pc, #468]	; (8001bec <HAL_UART_RxCpltCallback+0x228>)
 8001a18:	6013      	str	r3, [r2, #0]
					 modo0=valS1.Mode;
 8001a1a:	4b71      	ldr	r3, [pc, #452]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4a74      	ldr	r2, [pc, #464]	; (8001bf0 <HAL_UART_RxCpltCallback+0x22c>)
 8001a20:	6013      	str	r3, [r2, #0]
					rx_index = 0;
 8001a22:	4b74      	ldr	r3, [pc, #464]	; (8001bf4 <HAL_UART_RxCpltCallback+0x230>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
					for(int i=0;i<50;i++)rx_buffer[i]=0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a2c:	e007      	b.n	8001a3e <HAL_UART_RxCpltCallback+0x7a>
 8001a2e:	4a6d      	ldr	r2, [pc, #436]	; (8001be4 <HAL_UART_RxCpltCallback+0x220>)
 8001a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a32:	4413      	add	r3, r2
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	2b31      	cmp	r3, #49	; 0x31
 8001a42:	ddf4      	ble.n	8001a2e <HAL_UART_RxCpltCallback+0x6a>
 8001a44:	e00a      	b.n	8001a5c <HAL_UART_RxCpltCallback+0x98>
			   } else {
				   rx_buffer[rx_index] = RX_BUFFER[0];
 8001a46:	4b6b      	ldr	r3, [pc, #428]	; (8001bf4 <HAL_UART_RxCpltCallback+0x230>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a63      	ldr	r2, [pc, #396]	; (8001bd8 <HAL_UART_RxCpltCallback+0x214>)
 8001a4c:	7811      	ldrb	r1, [r2, #0]
 8001a4e:	4a65      	ldr	r2, [pc, #404]	; (8001be4 <HAL_UART_RxCpltCallback+0x220>)
 8001a50:	54d1      	strb	r1, [r2, r3]
				   rx_index++;
 8001a52:	4b68      	ldr	r3, [pc, #416]	; (8001bf4 <HAL_UART_RxCpltCallback+0x230>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	3301      	adds	r3, #1
 8001a58:	4a66      	ldr	r2, [pc, #408]	; (8001bf4 <HAL_UART_RxCpltCallback+0x230>)
 8001a5a:	6013      	str	r3, [r2, #0]
			   }

    }
    if(huart->Instance == huart2.Instance)
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b65      	ldr	r3, [pc, #404]	; (8001bf8 <HAL_UART_RxCpltCallback+0x234>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d13f      	bne.n	8001ae8 <HAL_UART_RxCpltCallback+0x124>
    {
       HAL_UART_Receive_IT(&huart2, RX_BUFFER1, BUFFER_LEN);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	4964      	ldr	r1, [pc, #400]	; (8001bfc <HAL_UART_RxCpltCallback+0x238>)
 8001a6c:	4862      	ldr	r0, [pc, #392]	; (8001bf8 <HAL_UART_RxCpltCallback+0x234>)
 8001a6e:	f002 fe33 	bl	80046d8 <HAL_UART_Receive_IT>
       if (RX_BUFFER1[0] == stop) {
 8001a72:	4b62      	ldr	r3, [pc, #392]	; (8001bfc <HAL_UART_RxCpltCallback+0x238>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b73      	cmp	r3, #115	; 0x73
 8001a78:	d12b      	bne.n	8001ad2 <HAL_UART_RxCpltCallback+0x10e>
                   rx_complete1 = true;
 8001a7a:	4b61      	ldr	r3, [pc, #388]	; (8001c00 <HAL_UART_RxCpltCallback+0x23c>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	701a      	strb	r2, [r3, #0]
    	   	   	   valS1=CutString(&rx_buffer1);
 8001a80:	4c57      	ldr	r4, [pc, #348]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001a82:	463b      	mov	r3, r7
 8001a84:	495f      	ldr	r1, [pc, #380]	; (8001c04 <HAL_UART_RxCpltCallback+0x240>)
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff f91e 	bl	8000cc8 <CutString>
 8001a8c:	463b      	mov	r3, r7
 8001a8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001a92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	       	    temp1=valS1.Temp;
 8001a96:	4b52      	ldr	r3, [pc, #328]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a5b      	ldr	r2, [pc, #364]	; (8001c08 <HAL_UART_RxCpltCallback+0x244>)
 8001a9c:	6013      	str	r3, [r2, #0]
    	       	    hmdy1=valS1.Hmdy;
 8001a9e:	4b50      	ldr	r3, [pc, #320]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4a5a      	ldr	r2, [pc, #360]	; (8001c0c <HAL_UART_RxCpltCallback+0x248>)
 8001aa4:	6013      	str	r3, [r2, #0]
    	       	    modo1=valS1.Mode;
 8001aa6:	4b4e      	ldr	r3, [pc, #312]	; (8001be0 <HAL_UART_RxCpltCallback+0x21c>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	4a59      	ldr	r2, [pc, #356]	; (8001c10 <HAL_UART_RxCpltCallback+0x24c>)
 8001aac:	6013      	str	r3, [r2, #0]
    	       	   rx_index1 = 0;
 8001aae:	4b59      	ldr	r3, [pc, #356]	; (8001c14 <HAL_UART_RxCpltCallback+0x250>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
    	       	for(int i=0;i<50;i++)rx_buffer1[i]=0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
 8001ab8:	e007      	b.n	8001aca <HAL_UART_RxCpltCallback+0x106>
 8001aba:	4a52      	ldr	r2, [pc, #328]	; (8001c04 <HAL_UART_RxCpltCallback+0x240>)
 8001abc:	6a3b      	ldr	r3, [r7, #32]
 8001abe:	4413      	add	r3, r2
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	701a      	strb	r2, [r3, #0]
 8001ac4:	6a3b      	ldr	r3, [r7, #32]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	623b      	str	r3, [r7, #32]
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	2b31      	cmp	r3, #49	; 0x31
 8001ace:	ddf4      	ble.n	8001aba <HAL_UART_RxCpltCallback+0xf6>
 8001ad0:	e00a      	b.n	8001ae8 <HAL_UART_RxCpltCallback+0x124>
                } else {
                    rx_buffer1[rx_index1] = RX_BUFFER1[0];
 8001ad2:	4b50      	ldr	r3, [pc, #320]	; (8001c14 <HAL_UART_RxCpltCallback+0x250>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a49      	ldr	r2, [pc, #292]	; (8001bfc <HAL_UART_RxCpltCallback+0x238>)
 8001ad8:	7811      	ldrb	r1, [r2, #0]
 8001ada:	4a4a      	ldr	r2, [pc, #296]	; (8001c04 <HAL_UART_RxCpltCallback+0x240>)
 8001adc:	54d1      	strb	r1, [r2, r3]
                    rx_index1++;
 8001ade:	4b4d      	ldr	r3, [pc, #308]	; (8001c14 <HAL_UART_RxCpltCallback+0x250>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	4a4b      	ldr	r2, [pc, #300]	; (8001c14 <HAL_UART_RxCpltCallback+0x250>)
 8001ae6:	6013      	str	r3, [r2, #0]
                }
    }
    if(rx_complete == true &&  rx_complete1 == true){
 8001ae8:	4b3c      	ldr	r3, [pc, #240]	; (8001bdc <HAL_UART_RxCpltCallback+0x218>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d06b      	beq.n	8001bc8 <HAL_UART_RxCpltCallback+0x204>
 8001af0:	4b43      	ldr	r3, [pc, #268]	; (8001c00 <HAL_UART_RxCpltCallback+0x23c>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d067      	beq.n	8001bc8 <HAL_UART_RxCpltCallback+0x204>
		//funzione calcola_psrsmetri
		uscita0 = calcola_parametri(temp0, hmdy0, StatoC, modo0);
 8001af8:	4b3b      	ldr	r3, [pc, #236]	; (8001be8 <HAL_UART_RxCpltCallback+0x224>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	4b3b      	ldr	r3, [pc, #236]	; (8001bec <HAL_UART_RxCpltCallback+0x228>)
 8001b00:	ed93 7a00 	vldr	s14, [r3]
 8001b04:	4b44      	ldr	r3, [pc, #272]	; (8001c18 <HAL_UART_RxCpltCallback+0x254>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a39      	ldr	r2, [pc, #228]	; (8001bf0 <HAL_UART_RxCpltCallback+0x22c>)
 8001b0a:	6812      	ldr	r2, [r2, #0]
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	eef0 0a47 	vmov.f32	s1, s14
 8001b14:	eeb0 0a67 	vmov.f32	s0, s15
 8001b18:	f7ff fa12 	bl	8000f40 <calcola_parametri>
 8001b1c:	eeb0 7a40 	vmov.f32	s14, s0
 8001b20:	eef0 7a60 	vmov.f32	s15, s1
 8001b24:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <HAL_UART_RxCpltCallback+0x258>)
 8001b26:	ed83 7b00 	vstr	d7, [r3]
		double uscita1 = calcola_parametri(temp1, hmdy1, StatoC, modo1);
 8001b2a:	4b37      	ldr	r3, [pc, #220]	; (8001c08 <HAL_UART_RxCpltCallback+0x244>)
 8001b2c:	edd3 7a00 	vldr	s15, [r3]
 8001b30:	4b36      	ldr	r3, [pc, #216]	; (8001c0c <HAL_UART_RxCpltCallback+0x248>)
 8001b32:	ed93 7a00 	vldr	s14, [r3]
 8001b36:	4b38      	ldr	r3, [pc, #224]	; (8001c18 <HAL_UART_RxCpltCallback+0x254>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a35      	ldr	r2, [pc, #212]	; (8001c10 <HAL_UART_RxCpltCallback+0x24c>)
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	eef0 0a47 	vmov.f32	s1, s14
 8001b46:	eeb0 0a67 	vmov.f32	s0, s15
 8001b4a:	f7ff f9f9 	bl	8000f40 <calcola_parametri>
 8001b4e:	ed87 0b06 	vstr	d0, [r7, #24]
		//funzione invio
    	invio_tx(temp0, hmdy0, uscita0, huart4);
 8001b52:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <HAL_UART_RxCpltCallback+0x224>)
 8001b54:	ed93 9a00 	vldr	s18, [r3]
 8001b58:	4b24      	ldr	r3, [pc, #144]	; (8001bec <HAL_UART_RxCpltCallback+0x228>)
 8001b5a:	edd3 9a00 	vldr	s19, [r3]
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <HAL_UART_RxCpltCallback+0x258>)
 8001b60:	ed93 8b00 	vldr	d8, [r3]
 8001b64:	4c2e      	ldr	r4, [pc, #184]	; (8001c20 <HAL_UART_RxCpltCallback+0x25c>)
 8001b66:	4668      	mov	r0, sp
 8001b68:	f104 0310 	add.w	r3, r4, #16
 8001b6c:	2278      	movs	r2, #120	; 0x78
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f003 ffe2 	bl	8005b38 <memcpy>
 8001b74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b78:	eeb0 1a48 	vmov.f32	s2, s16
 8001b7c:	eef0 1a68 	vmov.f32	s3, s17
 8001b80:	eef0 0a69 	vmov.f32	s1, s19
 8001b84:	eeb0 0a49 	vmov.f32	s0, s18
 8001b88:	f7ff f920 	bl	8000dcc <invio_tx>
    	invio_tx(temp1, hmdy1, uscita1, huart4);
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <HAL_UART_RxCpltCallback+0x244>)
 8001b8e:	ed93 8a00 	vldr	s16, [r3]
 8001b92:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <HAL_UART_RxCpltCallback+0x248>)
 8001b94:	edd3 8a00 	vldr	s17, [r3]
 8001b98:	4c21      	ldr	r4, [pc, #132]	; (8001c20 <HAL_UART_RxCpltCallback+0x25c>)
 8001b9a:	4668      	mov	r0, sp
 8001b9c:	f104 0310 	add.w	r3, r4, #16
 8001ba0:	2278      	movs	r2, #120	; 0x78
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f003 ffc8 	bl	8005b38 <memcpy>
 8001ba8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bac:	ed97 1b06 	vldr	d1, [r7, #24]
 8001bb0:	eef0 0a68 	vmov.f32	s1, s17
 8001bb4:	eeb0 0a48 	vmov.f32	s0, s16
 8001bb8:	f7ff f908 	bl	8000dcc <invio_tx>
    	rx_complete = false;
 8001bbc:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <HAL_UART_RxCpltCallback+0x218>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
    	rx_complete1 = false;
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <HAL_UART_RxCpltCallback+0x23c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
    }
}
 8001bc8:	bf00      	nop
 8001bca:	372c      	adds	r7, #44	; 0x2c
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	ecbd 8b04 	vpop	{d8-d9}
 8001bd2:	bd90      	pop	{r4, r7, pc}
 8001bd4:	20000398 	.word	0x20000398
 8001bd8:	20000290 	.word	0x20000290
 8001bdc:	200002d0 	.word	0x200002d0
 8001be0:	200004d0 	.word	0x200004d0
 8001be4:	20000298 	.word	0x20000298
 8001be8:	200004b4 	.word	0x200004b4
 8001bec:	200004bc 	.word	0x200004bc
 8001bf0:	200004a8 	.word	0x200004a8
 8001bf4:	200002cc 	.word	0x200002cc
 8001bf8:	20000420 	.word	0x20000420
 8001bfc:	20000294 	.word	0x20000294
 8001c00:	2000030c 	.word	0x2000030c
 8001c04:	200002d4 	.word	0x200002d4
 8001c08:	200004b8 	.word	0x200004b8
 8001c0c:	200004c0 	.word	0x200004c0
 8001c10:	200004ac 	.word	0x200004ac
 8001c14:	20000308 	.word	0x20000308
 8001c18:	200004b0 	.word	0x200004b0
 8001c1c:	200004c8 	.word	0x200004c8
 8001c20:	20000310 	.word	0x20000310
 8001c24:	00000000 	.word	0x00000000

08001c28 <main>:


int main(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
	HAL_Init();
 8001c2e:	f000 fcbf 	bl	80025b0 <HAL_Init>
	SystemClock_Config();
 8001c32:	f000 f919 	bl	8001e68 <SystemClock_Config>
	MX_GPIO_Init();
 8001c36:	f000 f9fb 	bl	8002030 <MX_GPIO_Init>
	MX_UART4_Init();
 8001c3a:	f000 f969 	bl	8001f10 <MX_UART4_Init>
	MX_USART1_UART_Init();
 8001c3e:	f000 f997 	bl	8001f70 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001c42:	f000 f9c5 	bl	8001fd0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, RX_BUFFER1, BUFFER_LEN);
 8001c46:	2201      	movs	r2, #1
 8001c48:	4977      	ldr	r1, [pc, #476]	; (8001e28 <main+0x200>)
 8001c4a:	4878      	ldr	r0, [pc, #480]	; (8001e2c <main+0x204>)
 8001c4c:	f002 fd44 	bl	80046d8 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart1, RX_BUFFER, BUFFER_LEN);
 8001c50:	2201      	movs	r2, #1
 8001c52:	4977      	ldr	r1, [pc, #476]	; (8001e30 <main+0x208>)
 8001c54:	4877      	ldr	r0, [pc, #476]	; (8001e34 <main+0x20c>)
 8001c56:	f002 fd3f 	bl	80046d8 <HAL_UART_Receive_IT>
	for(int i=0;i<50;i++)rx_buffer[i]=0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	e007      	b.n	8001c70 <main+0x48>
 8001c60:	4a75      	ldr	r2, [pc, #468]	; (8001e38 <main+0x210>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	607b      	str	r3, [r7, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b31      	cmp	r3, #49	; 0x31
 8001c74:	ddf4      	ble.n	8001c60 <main+0x38>

while (1)
{
				if (StatoC == 1){
 8001c76:	4b71      	ldr	r3, [pc, #452]	; (8001e3c <main+0x214>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d1fb      	bne.n	8001c76 <main+0x4e>
	 	      	    	   if (uscita0 <= -5) {
 8001c7e:	4b70      	ldr	r3, [pc, #448]	; (8001e40 <main+0x218>)
 8001c80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	4b6e      	ldr	r3, [pc, #440]	; (8001e44 <main+0x21c>)
 8001c8a:	f7fe ff31 	bl	8000af0 <__aeabi_dcmple>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00b      	beq.n	8001cac <main+0x84>
	 	      	    		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001c94:	2200      	movs	r2, #0
 8001c96:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001c9a:	486b      	ldr	r0, [pc, #428]	; (8001e48 <main+0x220>)
 8001c9c:	f000 fff0 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ca6:	4868      	ldr	r0, [pc, #416]	; (8001e48 <main+0x220>)
 8001ca8:	f000 ffea 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -15.0) {
 8001cac:	4b64      	ldr	r3, [pc, #400]	; (8001e40 <main+0x218>)
 8001cae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	4b65      	ldr	r3, [pc, #404]	; (8001e4c <main+0x224>)
 8001cb8:	f7fe ff1a 	bl	8000af0 <__aeabi_dcmple>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00b      	beq.n	8001cda <main+0xb2>
	 	      	    	        // Accendi il LED 2
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001cc8:	485f      	ldr	r0, [pc, #380]	; (8001e48 <main+0x220>)
 8001cca:	f000 ffd9 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_SET);
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001cd4:	485c      	ldr	r0, [pc, #368]	; (8001e48 <main+0x220>)
 8001cd6:	f000 ffd3 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -25.0) {
 8001cda:	4b59      	ldr	r3, [pc, #356]	; (8001e40 <main+0x218>)
 8001cdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	4b5a      	ldr	r3, [pc, #360]	; (8001e50 <main+0x228>)
 8001ce6:	f7fe ff03 	bl	8000af0 <__aeabi_dcmple>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00b      	beq.n	8001d08 <main+0xe0>
	 	      	    	        // Accendi il LED 3
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001cf6:	4854      	ldr	r0, [pc, #336]	; (8001e48 <main+0x220>)
 8001cf8:	f000 ffc2 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6, GPIO_PIN_SET);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f44f 7150 	mov.w	r1, #832	; 0x340
 8001d02:	4851      	ldr	r0, [pc, #324]	; (8001e48 <main+0x220>)
 8001d04:	f000 ffbc 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -35.0) {
 8001d08:	4b4d      	ldr	r3, [pc, #308]	; (8001e40 <main+0x218>)
 8001d0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	4b50      	ldr	r3, [pc, #320]	; (8001e54 <main+0x22c>)
 8001d14:	f7fe feec 	bl	8000af0 <__aeabi_dcmple>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00b      	beq.n	8001d36 <main+0x10e>
	 	      	    	        // Accendi il LED 4
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001d24:	4848      	ldr	r0, [pc, #288]	; (8001e48 <main+0x220>)
 8001d26:	f000 ffab 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001d30:	4845      	ldr	r0, [pc, #276]	; (8001e48 <main+0x220>)
 8001d32:	f000 ffa5 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -45.0) {
 8001d36:	4b42      	ldr	r3, [pc, #264]	; (8001e40 <main+0x218>)
 8001d38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	4b45      	ldr	r3, [pc, #276]	; (8001e58 <main+0x230>)
 8001d42:	f7fe fed5 	bl	8000af0 <__aeabi_dcmple>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00b      	beq.n	8001d64 <main+0x13c>
	 	      	    	        // Accendi il LED 5
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001d52:	483d      	ldr	r0, [pc, #244]	; (8001e48 <main+0x220>)
 8001d54:	f000 ff94 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5, GPIO_PIN_SET);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8001d5e:	483a      	ldr	r0, [pc, #232]	; (8001e48 <main+0x220>)
 8001d60:	f000 ff8e 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -52.0) {
 8001d64:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <main+0x218>)
 8001d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	4b3b      	ldr	r3, [pc, #236]	; (8001e5c <main+0x234>)
 8001d70:	f7fe febe 	bl	8000af0 <__aeabi_dcmple>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00b      	beq.n	8001d92 <main+0x16a>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001d80:	4831      	ldr	r0, [pc, #196]	; (8001e48 <main+0x220>)
 8001d82:	f000 ff7d 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4, GPIO_PIN_SET);
 8001d86:	2201      	movs	r2, #1
 8001d88:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8001d8c:	482e      	ldr	r0, [pc, #184]	; (8001e48 <main+0x220>)
 8001d8e:	f000 ff77 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -55.0) {
 8001d92:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <main+0x218>)
 8001d94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d98:	f04f 0200 	mov.w	r2, #0
 8001d9c:	4b30      	ldr	r3, [pc, #192]	; (8001e60 <main+0x238>)
 8001d9e:	f7fe fea7 	bl	8000af0 <__aeabi_dcmple>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00b      	beq.n	8001dc0 <main+0x198>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001da8:	2200      	movs	r2, #0
 8001daa:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001dae:	4826      	ldr	r0, [pc, #152]	; (8001e48 <main+0x220>)
 8001db0:	f000 ff66 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3, GPIO_PIN_SET);
 8001db4:	2201      	movs	r2, #1
 8001db6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <main+0x220>)
 8001dbc:	f000 ff60 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -60.0) {
 8001dc0:	4b1f      	ldr	r3, [pc, #124]	; (8001e40 <main+0x218>)
 8001dc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	4b26      	ldr	r3, [pc, #152]	; (8001e64 <main+0x23c>)
 8001dcc:	f7fe fe90 	bl	8000af0 <__aeabi_dcmple>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00b      	beq.n	8001dee <main+0x1c6>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001ddc:	481a      	ldr	r0, [pc, #104]	; (8001e48 <main+0x220>)
 8001dde:	f000 ff4f 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11, GPIO_PIN_SET);
 8001de2:	2201      	movs	r2, #1
 8001de4:	f640 31f8 	movw	r1, #3064	; 0xbf8
 8001de8:	4817      	ldr	r0, [pc, #92]	; (8001e48 <main+0x220>)
 8001dea:	f000 ff49 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    } if (uscita0 <= -65.0){
 8001dee:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <main+0x218>)
 8001df0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001df4:	a30a      	add	r3, pc, #40	; (adr r3, 8001e20 <main+0x1f8>)
 8001df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfa:	f7fe fe79 	bl	8000af0 <__aeabi_dcmple>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00b      	beq.n	8001e1c <main+0x1f4>
	 	      	    	        // Accendi il LED 9
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001e0a:	480f      	ldr	r0, [pc, #60]	; (8001e48 <main+0x220>)
 8001e0c:	f000 ff38 	bl	8002c80 <HAL_GPIO_WritePin>
	 	      	    	    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_14, GPIO_PIN_SET);
 8001e10:	2201      	movs	r2, #1
 8001e12:	f644 31f8 	movw	r1, #19448	; 0x4bf8
 8001e16:	480c      	ldr	r0, [pc, #48]	; (8001e48 <main+0x220>)
 8001e18:	f000 ff32 	bl	8002c80 <HAL_GPIO_WritePin>
				if (StatoC == 1){
 8001e1c:	e72b      	b.n	8001c76 <main+0x4e>
 8001e1e:	bf00      	nop
 8001e20:	00000000 	.word	0x00000000
 8001e24:	c0504000 	.word	0xc0504000
 8001e28:	20000294 	.word	0x20000294
 8001e2c:	20000420 	.word	0x20000420
 8001e30:	20000290 	.word	0x20000290
 8001e34:	20000398 	.word	0x20000398
 8001e38:	20000298 	.word	0x20000298
 8001e3c:	200004b0 	.word	0x200004b0
 8001e40:	200004c8 	.word	0x200004c8
 8001e44:	c0140000 	.word	0xc0140000
 8001e48:	48000400 	.word	0x48000400
 8001e4c:	c02e0000 	.word	0xc02e0000
 8001e50:	c0390000 	.word	0xc0390000
 8001e54:	c0418000 	.word	0xc0418000
 8001e58:	c0468000 	.word	0xc0468000
 8001e5c:	c04a0000 	.word	0xc04a0000
 8001e60:	c04b8000 	.word	0xc04b8000
 8001e64:	c04e0000 	.word	0xc04e0000

08001e68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b09e      	sub	sp, #120	; 0x78
 8001e6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e6e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e72:	2228      	movs	r2, #40	; 0x28
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 fe6c 	bl	8005b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e7c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e8c:	463b      	mov	r3, r7
 8001e8e:	223c      	movs	r2, #60	; 0x3c
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f003 fe5e 	bl	8005b54 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ea0:	2310      	movs	r3, #16
 8001ea2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ea8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 ff17 	bl	8002ce0 <HAL_RCC_OscConfig>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001eb8:	f000 f940 	bl	800213c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ebc:	230f      	movs	r3, #15
 8001ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ed0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f001 ff40 	bl	8003d5c <HAL_RCC_ClockConfig>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001ee2:	f000 f92b 	bl	800213c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001ee6:	230b      	movs	r3, #11
 8001ee8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f002 f965 	bl	80041c8 <HAL_RCCEx_PeriphCLKConfig>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001f04:	f000 f91a 	bl	800213c <Error_Handler>
  }
}
 8001f08:	bf00      	nop
 8001f0a:	3778      	adds	r7, #120	; 0x78
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f16:	4a15      	ldr	r2, [pc, #84]	; (8001f6c <MX_UART4_Init+0x5c>)
 8001f18:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f1c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f20:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f28:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f36:	220c      	movs	r2, #12
 8001f38:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	; (8001f68 <MX_UART4_Init+0x58>)
 8001f54:	f002 fae8 	bl	8004528 <HAL_UART_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001f5e:	f000 f8ed 	bl	800213c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000310 	.word	0x20000310
 8001f6c:	40004c00 	.word	0x40004c00

08001f70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f74:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f76:	4a15      	ldr	r2, [pc, #84]	; (8001fcc <MX_USART1_UART_Init+0x5c>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fb2:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <MX_USART1_UART_Init+0x58>)
 8001fb4:	f002 fab8 	bl	8004528 <HAL_UART_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001fbe:	f000 f8bd 	bl	800213c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000398 	.word	0x20000398
 8001fcc:	40013800 	.word	0x40013800

08001fd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fd4:	4b14      	ldr	r3, [pc, #80]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fd6:	4a15      	ldr	r2, [pc, #84]	; (800202c <MX_USART2_UART_Init+0x5c>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001fda:	4b13      	ldr	r3, [pc, #76]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fdc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fe0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002006:	4b08      	ldr	r3, [pc, #32]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002008:	2200      	movs	r2, #0
 800200a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_USART2_UART_Init+0x58>)
 800200e:	2200      	movs	r2, #0
 8002010:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_USART2_UART_Init+0x58>)
 8002014:	f002 fa88 	bl	8004528 <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800201e:	f000 f88d 	bl	800213c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000420 	.word	0x20000420
 800202c:	40004400 	.word	0x40004400

08002030 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08a      	sub	sp, #40	; 0x28
 8002034:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	60da      	str	r2, [r3, #12]
 8002044:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002046:	4b3a      	ldr	r3, [pc, #232]	; (8002130 <MX_GPIO_Init+0x100>)
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	4a39      	ldr	r2, [pc, #228]	; (8002130 <MX_GPIO_Init+0x100>)
 800204c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002050:	6153      	str	r3, [r2, #20]
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <MX_GPIO_Init+0x100>)
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800205e:	4b34      	ldr	r3, [pc, #208]	; (8002130 <MX_GPIO_Init+0x100>)
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	4a33      	ldr	r2, [pc, #204]	; (8002130 <MX_GPIO_Init+0x100>)
 8002064:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002068:	6153      	str	r3, [r2, #20]
 800206a:	4b31      	ldr	r3, [pc, #196]	; (8002130 <MX_GPIO_Init+0x100>)
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002076:	4b2e      	ldr	r3, [pc, #184]	; (8002130 <MX_GPIO_Init+0x100>)
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	4a2d      	ldr	r2, [pc, #180]	; (8002130 <MX_GPIO_Init+0x100>)
 800207c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002080:	6153      	str	r3, [r2, #20]
 8002082:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <MX_GPIO_Init+0x100>)
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	4b28      	ldr	r3, [pc, #160]	; (8002130 <MX_GPIO_Init+0x100>)
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	4a27      	ldr	r2, [pc, #156]	; (8002130 <MX_GPIO_Init+0x100>)
 8002094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002098:	6153      	str	r3, [r2, #20]
 800209a:	4b25      	ldr	r3, [pc, #148]	; (8002130 <MX_GPIO_Init+0x100>)
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 80020a6:	2200      	movs	r2, #0
 80020a8:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80020ac:	4821      	ldr	r0, [pc, #132]	; (8002134 <MX_GPIO_Init+0x104>)
 80020ae:	f000 fde7 	bl	8002c80 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80020b2:	2200      	movs	r2, #0
 80020b4:	f647 71f8 	movw	r1, #32760	; 0x7ff8
 80020b8:	481f      	ldr	r0, [pc, #124]	; (8002138 <MX_GPIO_Init+0x108>)
 80020ba:	f000 fde1 	bl	8002c80 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020be:	2301      	movs	r3, #1
 80020c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80020c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d6:	f000 fc59 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE10 PE11 PE12
                           PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 80020da:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 80020de:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e0:	2301      	movs	r3, #1
 80020e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	4619      	mov	r1, r3
 80020f2:	4810      	ldr	r0, [pc, #64]	; (8002134 <MX_GPIO_Init+0x104>)
 80020f4:	f000 fc4a 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80020f8:	f647 73f8 	movw	r3, #32760	; 0x7ff8
 80020fc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fe:	2301      	movs	r3, #1
 8002100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002106:	2300      	movs	r3, #0
 8002108:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210a:	f107 0314 	add.w	r3, r7, #20
 800210e:	4619      	mov	r1, r3
 8002110:	4809      	ldr	r0, [pc, #36]	; (8002138 <MX_GPIO_Init+0x108>)
 8002112:	f000 fc3b 	bl	800298c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2100      	movs	r1, #0
 800211a:	2006      	movs	r0, #6
 800211c:	f000 fb89 	bl	8002832 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002120:	2006      	movs	r0, #6
 8002122:	f000 fba2 	bl	800286a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002126:	bf00      	nop
 8002128:	3728      	adds	r7, #40	; 0x28
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	48001000 	.word	0x48001000
 8002138:	48000400 	.word	0x48000400

0800213c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002140:	b672      	cpsid	i
}
 8002142:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002144:	e7fe      	b.n	8002144 <Error_Handler+0x8>
	...

08002148 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214e:	4b0f      	ldr	r3, [pc, #60]	; (800218c <HAL_MspInit+0x44>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	4a0e      	ldr	r2, [pc, #56]	; (800218c <HAL_MspInit+0x44>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6193      	str	r3, [r2, #24]
 800215a:	4b0c      	ldr	r3, [pc, #48]	; (800218c <HAL_MspInit+0x44>)
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	4b09      	ldr	r3, [pc, #36]	; (800218c <HAL_MspInit+0x44>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a08      	ldr	r2, [pc, #32]	; (800218c <HAL_MspInit+0x44>)
 800216c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002170:	61d3      	str	r3, [r2, #28]
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_MspInit+0x44>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217a:	603b      	str	r3, [r7, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000

08002190 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08e      	sub	sp, #56	; 0x38
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a52      	ldr	r2, [pc, #328]	; (80022f8 <HAL_UART_MspInit+0x168>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d131      	bne.n	8002216 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80021b2:	4b52      	ldr	r3, [pc, #328]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	4a51      	ldr	r2, [pc, #324]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021bc:	61d3      	str	r3, [r2, #28]
 80021be:	4b4f      	ldr	r3, [pc, #316]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021c6:	623b      	str	r3, [r7, #32]
 80021c8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ca:	4b4c      	ldr	r3, [pc, #304]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	4a4b      	ldr	r2, [pc, #300]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021d4:	6153      	str	r3, [r2, #20]
 80021d6:	4b49      	ldr	r3, [pc, #292]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021de:	61fb      	str	r3, [r7, #28]
 80021e0:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e8:	2302      	movs	r3, #2
 80021ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021f0:	2303      	movs	r3, #3
 80021f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80021f4:	2305      	movs	r3, #5
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fc:	4619      	mov	r1, r3
 80021fe:	4840      	ldr	r0, [pc, #256]	; (8002300 <HAL_UART_MspInit+0x170>)
 8002200:	f000 fbc4 	bl	800298c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 1, 0);
 8002204:	2200      	movs	r2, #0
 8002206:	2101      	movs	r1, #1
 8002208:	2034      	movs	r0, #52	; 0x34
 800220a:	f000 fb12 	bl	8002832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800220e:	2034      	movs	r0, #52	; 0x34
 8002210:	f000 fb2b 	bl	800286a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002214:	e06b      	b.n	80022ee <HAL_UART_MspInit+0x15e>
  else if(huart->Instance==USART1)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a3a      	ldr	r2, [pc, #232]	; (8002304 <HAL_UART_MspInit+0x174>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d130      	bne.n	8002282 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002220:	4b36      	ldr	r3, [pc, #216]	; (80022fc <HAL_UART_MspInit+0x16c>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a35      	ldr	r2, [pc, #212]	; (80022fc <HAL_UART_MspInit+0x16c>)
 8002226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b33      	ldr	r3, [pc, #204]	; (80022fc <HAL_UART_MspInit+0x16c>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002234:	61bb      	str	r3, [r7, #24]
 8002236:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002238:	4b30      	ldr	r3, [pc, #192]	; (80022fc <HAL_UART_MspInit+0x16c>)
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	4a2f      	ldr	r2, [pc, #188]	; (80022fc <HAL_UART_MspInit+0x16c>)
 800223e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002242:	6153      	str	r3, [r2, #20]
 8002244:	4b2d      	ldr	r3, [pc, #180]	; (80022fc <HAL_UART_MspInit+0x16c>)
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002250:	2330      	movs	r3, #48	; 0x30
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002260:	2307      	movs	r3, #7
 8002262:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002268:	4619      	mov	r1, r3
 800226a:	4825      	ldr	r0, [pc, #148]	; (8002300 <HAL_UART_MspInit+0x170>)
 800226c:	f000 fb8e 	bl	800298c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2103      	movs	r1, #3
 8002274:	2025      	movs	r0, #37	; 0x25
 8002276:	f000 fadc 	bl	8002832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800227a:	2025      	movs	r0, #37	; 0x25
 800227c:	f000 faf5 	bl	800286a <HAL_NVIC_EnableIRQ>
}
 8002280:	e035      	b.n	80022ee <HAL_UART_MspInit+0x15e>
  else if(huart->Instance==USART2)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a20      	ldr	r2, [pc, #128]	; (8002308 <HAL_UART_MspInit+0x178>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d130      	bne.n	80022ee <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800228c:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <HAL_UART_MspInit+0x16c>)
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	4a1a      	ldr	r2, [pc, #104]	; (80022fc <HAL_UART_MspInit+0x16c>)
 8002292:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002296:	61d3      	str	r3, [r2, #28]
 8002298:	4b18      	ldr	r3, [pc, #96]	; (80022fc <HAL_UART_MspInit+0x16c>)
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a4:	4b15      	ldr	r3, [pc, #84]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	4a14      	ldr	r2, [pc, #80]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80022aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ae:	6153      	str	r3, [r2, #20]
 80022b0:	4b12      	ldr	r3, [pc, #72]	; (80022fc <HAL_UART_MspInit+0x16c>)
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022bc:	230c      	movs	r3, #12
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022cc:	2307      	movs	r3, #7
 80022ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d4:	4619      	mov	r1, r3
 80022d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022da:	f000 fb57 	bl	800298c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2102      	movs	r1, #2
 80022e2:	2026      	movs	r0, #38	; 0x26
 80022e4:	f000 faa5 	bl	8002832 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e8:	2026      	movs	r0, #38	; 0x26
 80022ea:	f000 fabe 	bl	800286a <HAL_NVIC_EnableIRQ>
}
 80022ee:	bf00      	nop
 80022f0:	3738      	adds	r7, #56	; 0x38
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40004c00 	.word	0x40004c00
 80022fc:	40021000 	.word	0x40021000
 8002300:	48000800 	.word	0x48000800
 8002304:	40013800 	.word	0x40013800
 8002308:	40004400 	.word	0x40004400

0800230c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002310:	e7fe      	b.n	8002310 <NMI_Handler+0x4>

08002312 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002316:	e7fe      	b.n	8002316 <HardFault_Handler+0x4>

08002318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800231c:	e7fe      	b.n	800231c <MemManage_Handler+0x4>

0800231e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800231e:	b480      	push	{r7}
 8002320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002322:	e7fe      	b.n	8002322 <BusFault_Handler+0x4>

08002324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002328:	e7fe      	b.n	8002328 <UsageFault_Handler+0x4>

0800232a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002358:	f000 f970 	bl	800263c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}

08002360 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002364:	2001      	movs	r0, #1
 8002366:	f000 fca3 	bl	8002cb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <USART1_IRQHandler+0x10>)
 8002376:	f002 f9f3 	bl	8004760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000398 	.word	0x20000398

08002384 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <USART2_IRQHandler+0x10>)
 800238a:	f002 f9e9 	bl	8004760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000420 	.word	0x20000420

08002398 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800239c:	4802      	ldr	r0, [pc, #8]	; (80023a8 <UART4_IRQHandler+0x10>)
 800239e:	f002 f9df 	bl	8004760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000310 	.word	0x20000310

080023ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  return 1;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_kill>:

int _kill(int pid, int sig)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023c6:	f003 fb8d 	bl	8005ae4 <__errno>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2216      	movs	r2, #22
 80023ce:	601a      	str	r2, [r3, #0]
  return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <_exit>:

void _exit (int status)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023e4:	f04f 31ff 	mov.w	r1, #4294967295
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f7ff ffe7 	bl	80023bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ee:	e7fe      	b.n	80023ee <_exit+0x12>

080023f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
 8002400:	e00a      	b.n	8002418 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002402:	f3af 8000 	nop.w
 8002406:	4601      	mov	r1, r0
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	1c5a      	adds	r2, r3, #1
 800240c:	60ba      	str	r2, [r7, #8]
 800240e:	b2ca      	uxtb	r2, r1
 8002410:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	3301      	adds	r3, #1
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	429a      	cmp	r2, r3
 800241e:	dbf0      	blt.n	8002402 <_read+0x12>
  }

  return len;
 8002420:	687b      	ldr	r3, [r7, #4]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	60f8      	str	r0, [r7, #12]
 8002432:	60b9      	str	r1, [r7, #8]
 8002434:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002436:	2300      	movs	r3, #0
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	e009      	b.n	8002450 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	60ba      	str	r2, [r7, #8]
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	3301      	adds	r3, #1
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	429a      	cmp	r2, r3
 8002456:	dbf1      	blt.n	800243c <_write+0x12>
  }
  return len;
 8002458:	687b      	ldr	r3, [r7, #4]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <_close>:

int _close(int file)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800246e:	4618      	mov	r0, r3
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800248a:	605a      	str	r2, [r3, #4]
  return 0;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <_isatty>:

int _isatty(int file)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024a2:	2301      	movs	r3, #1
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
	...

080024cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d4:	4a14      	ldr	r2, [pc, #80]	; (8002528 <_sbrk+0x5c>)
 80024d6:	4b15      	ldr	r3, [pc, #84]	; (800252c <_sbrk+0x60>)
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e0:	4b13      	ldr	r3, [pc, #76]	; (8002530 <_sbrk+0x64>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d102      	bne.n	80024ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <_sbrk+0x64>)
 80024ea:	4a12      	ldr	r2, [pc, #72]	; (8002534 <_sbrk+0x68>)
 80024ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d207      	bcs.n	800250c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024fc:	f003 faf2 	bl	8005ae4 <__errno>
 8002500:	4603      	mov	r3, r0
 8002502:	220c      	movs	r2, #12
 8002504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
 800250a:	e009      	b.n	8002520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <_sbrk+0x64>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002512:	4b07      	ldr	r3, [pc, #28]	; (8002530 <_sbrk+0x64>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4413      	add	r3, r2
 800251a:	4a05      	ldr	r2, [pc, #20]	; (8002530 <_sbrk+0x64>)
 800251c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800251e:	68fb      	ldr	r3, [r7, #12]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3718      	adds	r7, #24
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	2000a000 	.word	0x2000a000
 800252c:	00000400 	.word	0x00000400
 8002530:	200004dc 	.word	0x200004dc
 8002534:	200004f8 	.word	0x200004f8

08002538 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <SystemInit+0x20>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002542:	4a05      	ldr	r2, [pc, #20]	; (8002558 <SystemInit+0x20>)
 8002544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002594 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002560:	f7ff ffea 	bl	8002538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002564:	480c      	ldr	r0, [pc, #48]	; (8002598 <LoopForever+0x6>)
  ldr r1, =_edata
 8002566:	490d      	ldr	r1, [pc, #52]	; (800259c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002568:	4a0d      	ldr	r2, [pc, #52]	; (80025a0 <LoopForever+0xe>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800256c:	e002      	b.n	8002574 <LoopCopyDataInit>

0800256e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002572:	3304      	adds	r3, #4

08002574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002578:	d3f9      	bcc.n	800256e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800257a:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800257c:	4c0a      	ldr	r4, [pc, #40]	; (80025a8 <LoopForever+0x16>)
  movs r3, #0
 800257e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002580:	e001      	b.n	8002586 <LoopFillZerobss>

08002582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002584:	3204      	adds	r2, #4

08002586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002588:	d3fb      	bcc.n	8002582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800258a:	f003 fab1 	bl	8005af0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800258e:	f7ff fb4b 	bl	8001c28 <main>

08002592 <LoopForever>:

LoopForever:
    b LoopForever
 8002592:	e7fe      	b.n	8002592 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002594:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800259c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80025a0:	0800a260 	.word	0x0800a260
  ldr r2, =_sbss
 80025a4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80025a8:	200004f4 	.word	0x200004f4

080025ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <ADC1_2_IRQHandler>
	...

080025b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025b4:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <HAL_Init+0x28>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a07      	ldr	r2, [pc, #28]	; (80025d8 <HAL_Init+0x28>)
 80025ba:	f043 0310 	orr.w	r3, r3, #16
 80025be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c0:	2003      	movs	r0, #3
 80025c2:	f000 f92b 	bl	800281c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025c6:	200f      	movs	r0, #15
 80025c8:	f000 f808 	bl	80025dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025cc:	f7ff fdbc 	bl	8002148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40022000 	.word	0x40022000

080025dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <HAL_InitTick+0x54>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_InitTick+0x58>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	4619      	mov	r1, r3
 80025ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f943 	bl	8002886 <HAL_SYSTICK_Config>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e00e      	b.n	8002628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b0f      	cmp	r3, #15
 800260e:	d80a      	bhi.n	8002626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002610:	2200      	movs	r2, #0
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f000 f90b 	bl	8002832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800261c:	4a06      	ldr	r2, [pc, #24]	; (8002638 <HAL_InitTick+0x5c>)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	e000      	b.n	8002628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	2000000c 	.word	0x2000000c
 8002634:	20000014 	.word	0x20000014
 8002638:	20000010 	.word	0x20000010

0800263c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_IncTick+0x20>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_IncTick+0x24>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4413      	add	r3, r2
 800264c:	4a04      	ldr	r2, [pc, #16]	; (8002660 <HAL_IncTick+0x24>)
 800264e:	6013      	str	r3, [r2, #0]
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	20000014 	.word	0x20000014
 8002660:	200004e0 	.word	0x200004e0

08002664 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return uwTick;  
 8002668:	4b03      	ldr	r3, [pc, #12]	; (8002678 <HAL_GetTick+0x14>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	200004e0 	.word	0x200004e0

0800267c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <__NVIC_SetPriorityGrouping+0x44>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002698:	4013      	ands	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ae:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <__NVIC_SetPriorityGrouping+0x44>)
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	60d3      	str	r3, [r2, #12]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c8:	4b04      	ldr	r3, [pc, #16]	; (80026dc <__NVIC_GetPriorityGrouping+0x18>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	0a1b      	lsrs	r3, r3, #8
 80026ce:	f003 0307 	and.w	r3, r3, #7
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	db0b      	blt.n	800270a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	f003 021f 	and.w	r2, r3, #31
 80026f8:	4907      	ldr	r1, [pc, #28]	; (8002718 <__NVIC_EnableIRQ+0x38>)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	095b      	lsrs	r3, r3, #5
 8002700:	2001      	movs	r0, #1
 8002702:	fa00 f202 	lsl.w	r2, r0, r2
 8002706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	e000e100 	.word	0xe000e100

0800271c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	6039      	str	r1, [r7, #0]
 8002726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272c:	2b00      	cmp	r3, #0
 800272e:	db0a      	blt.n	8002746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	b2da      	uxtb	r2, r3
 8002734:	490c      	ldr	r1, [pc, #48]	; (8002768 <__NVIC_SetPriority+0x4c>)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	0112      	lsls	r2, r2, #4
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	440b      	add	r3, r1
 8002740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002744:	e00a      	b.n	800275c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	b2da      	uxtb	r2, r3
 800274a:	4908      	ldr	r1, [pc, #32]	; (800276c <__NVIC_SetPriority+0x50>)
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	3b04      	subs	r3, #4
 8002754:	0112      	lsls	r2, r2, #4
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	440b      	add	r3, r1
 800275a:	761a      	strb	r2, [r3, #24]
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000e100 	.word	0xe000e100
 800276c:	e000ed00 	.word	0xe000ed00

08002770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002770:	b480      	push	{r7}
 8002772:	b089      	sub	sp, #36	; 0x24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f1c3 0307 	rsb	r3, r3, #7
 800278a:	2b04      	cmp	r3, #4
 800278c:	bf28      	it	cs
 800278e:	2304      	movcs	r3, #4
 8002790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3304      	adds	r3, #4
 8002796:	2b06      	cmp	r3, #6
 8002798:	d902      	bls.n	80027a0 <NVIC_EncodePriority+0x30>
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	3b03      	subs	r3, #3
 800279e:	e000      	b.n	80027a2 <NVIC_EncodePriority+0x32>
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	f04f 32ff 	mov.w	r2, #4294967295
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	43da      	mvns	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	401a      	ands	r2, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b8:	f04f 31ff 	mov.w	r1, #4294967295
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	43d9      	mvns	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c8:	4313      	orrs	r3, r2
         );
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3724      	adds	r7, #36	; 0x24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e8:	d301      	bcc.n	80027ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ea:	2301      	movs	r3, #1
 80027ec:	e00f      	b.n	800280e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ee:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <SysTick_Config+0x40>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027f6:	210f      	movs	r1, #15
 80027f8:	f04f 30ff 	mov.w	r0, #4294967295
 80027fc:	f7ff ff8e 	bl	800271c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002800:	4b05      	ldr	r3, [pc, #20]	; (8002818 <SysTick_Config+0x40>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002806:	4b04      	ldr	r3, [pc, #16]	; (8002818 <SysTick_Config+0x40>)
 8002808:	2207      	movs	r2, #7
 800280a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	e000e010 	.word	0xe000e010

0800281c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff29 	bl	800267c <__NVIC_SetPriorityGrouping>
}
 800282a:	bf00      	nop
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b086      	sub	sp, #24
 8002836:	af00      	add	r7, sp, #0
 8002838:	4603      	mov	r3, r0
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002844:	f7ff ff3e 	bl	80026c4 <__NVIC_GetPriorityGrouping>
 8002848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	68b9      	ldr	r1, [r7, #8]
 800284e:	6978      	ldr	r0, [r7, #20]
 8002850:	f7ff ff8e 	bl	8002770 <NVIC_EncodePriority>
 8002854:	4602      	mov	r2, r0
 8002856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285a:	4611      	mov	r1, r2
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff5d 	bl	800271c <__NVIC_SetPriority>
}
 8002862:	bf00      	nop
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	4603      	mov	r3, r0
 8002872:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff ff31 	bl	80026e0 <__NVIC_EnableIRQ>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7ff ffa2 	bl	80027d8 <SysTick_Config>
 8002894:	4603      	mov	r3, r0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d008      	beq.n	80028c2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2204      	movs	r2, #4
 80028b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e020      	b.n	8002904 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 020e 	bic.w	r2, r2, #14
 80028d0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ea:	2101      	movs	r1, #1
 80028ec:	fa01 f202 	lsl.w	r2, r1, r2
 80028f0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002918:	2300      	movs	r3, #0
 800291a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002922:	2b02      	cmp	r3, #2
 8002924:	d005      	beq.n	8002932 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2204      	movs	r2, #4
 800292a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
 8002930:	e027      	b.n	8002982 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f022 020e 	bic.w	r2, r2, #14
 8002940:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 0201 	bic.w	r2, r2, #1
 8002950:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295a:	2101      	movs	r1, #1
 800295c:	fa01 f202 	lsl.w	r2, r1, r2
 8002960:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4798      	blx	r3
    } 
  }
  return status;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800298c:	b480      	push	{r7}
 800298e:	b087      	sub	sp, #28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800299a:	e154      	b.n	8002c46 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2101      	movs	r1, #1
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	4013      	ands	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8146 	beq.w	8002c40 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d005      	beq.n	80029cc <HAL_GPIO_Init+0x40>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 0303 	and.w	r3, r3, #3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d130      	bne.n	8002a2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	2203      	movs	r2, #3
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a02:	2201      	movs	r2, #1
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	091b      	lsrs	r3, r3, #4
 8002a18:	f003 0201 	and.w	r2, r3, #1
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d017      	beq.n	8002a6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	2203      	movs	r2, #3
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d123      	bne.n	8002abe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	08da      	lsrs	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	3208      	adds	r2, #8
 8002a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	220f      	movs	r2, #15
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	691a      	ldr	r2, [r3, #16]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	08da      	lsrs	r2, r3, #3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3208      	adds	r2, #8
 8002ab8:	6939      	ldr	r1, [r7, #16]
 8002aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	2203      	movs	r2, #3
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0203 	and.w	r2, r3, #3
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80a0 	beq.w	8002c40 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b00:	4b58      	ldr	r3, [pc, #352]	; (8002c64 <HAL_GPIO_Init+0x2d8>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	4a57      	ldr	r2, [pc, #348]	; (8002c64 <HAL_GPIO_Init+0x2d8>)
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	6193      	str	r3, [r2, #24]
 8002b0c:	4b55      	ldr	r3, [pc, #340]	; (8002c64 <HAL_GPIO_Init+0x2d8>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b18:	4a53      	ldr	r2, [pc, #332]	; (8002c68 <HAL_GPIO_Init+0x2dc>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3302      	adds	r3, #2
 8002b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	220f      	movs	r2, #15
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b42:	d019      	beq.n	8002b78 <HAL_GPIO_Init+0x1ec>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a49      	ldr	r2, [pc, #292]	; (8002c6c <HAL_GPIO_Init+0x2e0>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d013      	beq.n	8002b74 <HAL_GPIO_Init+0x1e8>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a48      	ldr	r2, [pc, #288]	; (8002c70 <HAL_GPIO_Init+0x2e4>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d00d      	beq.n	8002b70 <HAL_GPIO_Init+0x1e4>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a47      	ldr	r2, [pc, #284]	; (8002c74 <HAL_GPIO_Init+0x2e8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d007      	beq.n	8002b6c <HAL_GPIO_Init+0x1e0>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a46      	ldr	r2, [pc, #280]	; (8002c78 <HAL_GPIO_Init+0x2ec>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d101      	bne.n	8002b68 <HAL_GPIO_Init+0x1dc>
 8002b64:	2304      	movs	r3, #4
 8002b66:	e008      	b.n	8002b7a <HAL_GPIO_Init+0x1ee>
 8002b68:	2305      	movs	r3, #5
 8002b6a:	e006      	b.n	8002b7a <HAL_GPIO_Init+0x1ee>
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e004      	b.n	8002b7a <HAL_GPIO_Init+0x1ee>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x1ee>
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_GPIO_Init+0x1ee>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	f002 0203 	and.w	r2, r2, #3
 8002b80:	0092      	lsls	r2, r2, #2
 8002b82:	4093      	lsls	r3, r2
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b8a:	4937      	ldr	r1, [pc, #220]	; (8002c68 <HAL_GPIO_Init+0x2dc>)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	3302      	adds	r3, #2
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bbc:	4a2f      	ldr	r2, [pc, #188]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bc2:	4b2e      	ldr	r3, [pc, #184]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002be6:	4a25      	ldr	r2, [pc, #148]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bec:	4b23      	ldr	r3, [pc, #140]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c10:	4a1a      	ldr	r2, [pc, #104]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c16:	4b19      	ldr	r3, [pc, #100]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c3a:	4a10      	ldr	r2, [pc, #64]	; (8002c7c <HAL_GPIO_Init+0x2f0>)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	3301      	adds	r3, #1
 8002c44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f47f aea3 	bne.w	800299c <HAL_GPIO_Init+0x10>
  }
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40010000 	.word	0x40010000
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000c00 	.word	0x48000c00
 8002c78:	48001000 	.word	0x48001000
 8002c7c:	40010400 	.word	0x40010400

08002c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c90:	787b      	ldrb	r3, [r7, #1]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c96:	887a      	ldrh	r2, [r7, #2]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c9c:	e002      	b.n	8002ca4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c9e:	887a      	ldrh	r2, [r7, #2]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002cba:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cbc:	695a      	ldr	r2, [r3, #20]
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d006      	beq.n	8002cd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002cc6:	4a05      	ldr	r2, [pc, #20]	; (8002cdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cc8:	88fb      	ldrh	r3, [r7, #6]
 8002cca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ccc:	88fb      	ldrh	r3, [r7, #6]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe fe38 	bl	8001944 <HAL_GPIO_EXTI_Callback>
  }
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40010400 	.word	0x40010400

08002ce0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cf0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d102      	bne.n	8002d06 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	f001 b823 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 817d 	beq.w	8003016 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d1c:	4bbc      	ldr	r3, [pc, #752]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d00c      	beq.n	8002d42 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d28:	4bb9      	ldr	r3, [pc, #740]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 030c 	and.w	r3, r3, #12
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d15c      	bne.n	8002dee <HAL_RCC_OscConfig+0x10e>
 8002d34:	4bb6      	ldr	r3, [pc, #728]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d40:	d155      	bne.n	8002dee <HAL_RCC_OscConfig+0x10e>
 8002d42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d46:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d56:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	095b      	lsrs	r3, r3, #5
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d102      	bne.n	8002d74 <HAL_RCC_OscConfig+0x94>
 8002d6e:	4ba8      	ldr	r3, [pc, #672]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	e015      	b.n	8002da0 <HAL_RCC_OscConfig+0xc0>
 8002d74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d78:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002d80:	fa93 f3a3 	rbit	r3, r3
 8002d84:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d8c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002d90:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002d94:	fa93 f3a3 	rbit	r3, r3
 8002d98:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002d9c:	4b9c      	ldr	r3, [pc, #624]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002da4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002da8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002dac:	fa92 f2a2 	rbit	r2, r2
 8002db0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002db4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002db8:	fab2 f282 	clz	r2, r2
 8002dbc:	b2d2      	uxtb	r2, r2
 8002dbe:	f042 0220 	orr.w	r2, r2, #32
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	f002 021f 	and.w	r2, r2, #31
 8002dc8:	2101      	movs	r1, #1
 8002dca:	fa01 f202 	lsl.w	r2, r1, r2
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 811f 	beq.w	8003014 <HAL_RCC_OscConfig+0x334>
 8002dd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f040 8116 	bne.w	8003014 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	f000 bfaf 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dfe:	d106      	bne.n	8002e0e <HAL_RCC_OscConfig+0x12e>
 8002e00:	4b83      	ldr	r3, [pc, #524]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a82      	ldr	r2, [pc, #520]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	e036      	b.n	8002e7c <HAL_RCC_OscConfig+0x19c>
 8002e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x158>
 8002e1e:	4b7c      	ldr	r3, [pc, #496]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a7b      	ldr	r2, [pc, #492]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e28:	6013      	str	r3, [r2, #0]
 8002e2a:	4b79      	ldr	r3, [pc, #484]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a78      	ldr	r2, [pc, #480]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	e021      	b.n	8002e7c <HAL_RCC_OscConfig+0x19c>
 8002e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x184>
 8002e4a:	4b71      	ldr	r3, [pc, #452]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a70      	ldr	r2, [pc, #448]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b6e      	ldr	r3, [pc, #440]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a6d      	ldr	r2, [pc, #436]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e00b      	b.n	8002e7c <HAL_RCC_OscConfig+0x19c>
 8002e64:	4b6a      	ldr	r3, [pc, #424]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a69      	ldr	r2, [pc, #420]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b67      	ldr	r3, [pc, #412]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a66      	ldr	r2, [pc, #408]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e7a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e7c:	4b64      	ldr	r3, [pc, #400]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e80:	f023 020f 	bic.w	r2, r3, #15
 8002e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	495f      	ldr	r1, [pc, #380]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d059      	beq.n	8002f5a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea6:	f7ff fbdd 	bl	8002664 <HAL_GetTick>
 8002eaa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002eb0:	f7ff fbd8 	bl	8002664 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b64      	cmp	r3, #100	; 0x64
 8002ebe:	d902      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	f000 bf43 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 8002ec6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eca:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002ed2:	fa93 f3a3 	rbit	r3, r3
 8002ed6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002eda:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	fab3 f383 	clz	r3, r3
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	095b      	lsrs	r3, r3, #5
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d102      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x218>
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	e015      	b.n	8002f24 <HAL_RCC_OscConfig+0x244>
 8002ef8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002efc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002f0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f10:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002f14:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002f18:	fa93 f3a3 	rbit	r3, r3
 8002f1c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002f20:	4b3b      	ldr	r3, [pc, #236]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f28:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002f2c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002f30:	fa92 f2a2 	rbit	r2, r2
 8002f34:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002f38:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002f3c:	fab2 f282 	clz	r2, r2
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	f042 0220 	orr.w	r2, r2, #32
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	f002 021f 	and.w	r2, r2, #31
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d0ab      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x1d0>
 8002f58:	e05d      	b.n	8003016 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7ff fb83 	bl	8002664 <HAL_GetTick>
 8002f5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f62:	e00a      	b.n	8002f7a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f64:	f7ff fb7e 	bl	8002664 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b64      	cmp	r3, #100	; 0x64
 8002f72:	d902      	bls.n	8002f7a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	f000 bee9 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 8002f7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f7e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002f86:	fa93 f3a3 	rbit	r3, r3
 8002f8a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002f8e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f92:	fab3 f383 	clz	r3, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	095b      	lsrs	r3, r3, #5
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d102      	bne.n	8002fac <HAL_RCC_OscConfig+0x2cc>
 8002fa6:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	e015      	b.n	8002fd8 <HAL_RCC_OscConfig+0x2f8>
 8002fac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fb0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002fc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fc4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002fc8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002fcc:	fa93 f3a3 	rbit	r3, r3
 8002fd0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <HAL_RCC_OscConfig+0x330>)
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fdc:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002fe0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002fe4:	fa92 f2a2 	rbit	r2, r2
 8002fe8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002fec:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002ff0:	fab2 f282 	clz	r2, r2
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	f042 0220 	orr.w	r2, r2, #32
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	f002 021f 	and.w	r2, r2, #31
 8003000:	2101      	movs	r1, #1
 8003002:	fa01 f202 	lsl.w	r2, r1, r2
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1ab      	bne.n	8002f64 <HAL_RCC_OscConfig+0x284>
 800300c:	e003      	b.n	8003016 <HAL_RCC_OscConfig+0x336>
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800301a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	f000 817d 	beq.w	8003326 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800302c:	4ba6      	ldr	r3, [pc, #664]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 030c 	and.w	r3, r3, #12
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00b      	beq.n	8003050 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003038:	4ba3      	ldr	r3, [pc, #652]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f003 030c 	and.w	r3, r3, #12
 8003040:	2b08      	cmp	r3, #8
 8003042:	d172      	bne.n	800312a <HAL_RCC_OscConfig+0x44a>
 8003044:	4ba0      	ldr	r3, [pc, #640]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d16c      	bne.n	800312a <HAL_RCC_OscConfig+0x44a>
 8003050:	2302      	movs	r3, #2
 8003052:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800305a:	fa93 f3a3 	rbit	r3, r3
 800305e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003062:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	b2db      	uxtb	r3, r3
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b01      	cmp	r3, #1
 8003078:	d102      	bne.n	8003080 <HAL_RCC_OscConfig+0x3a0>
 800307a:	4b93      	ldr	r3, [pc, #588]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	e013      	b.n	80030a8 <HAL_RCC_OscConfig+0x3c8>
 8003080:	2302      	movs	r3, #2
 8003082:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003086:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800308a:	fa93 f3a3 	rbit	r3, r3
 800308e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003092:	2302      	movs	r3, #2
 8003094:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003098:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800309c:	fa93 f3a3 	rbit	r3, r3
 80030a0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80030a4:	4b88      	ldr	r3, [pc, #544]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	2202      	movs	r2, #2
 80030aa:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80030ae:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80030b2:	fa92 f2a2 	rbit	r2, r2
 80030b6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80030ba:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80030be:	fab2 f282 	clz	r2, r2
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	f042 0220 	orr.w	r2, r2, #32
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	f002 021f 	and.w	r2, r2, #31
 80030ce:	2101      	movs	r1, #1
 80030d0:	fa01 f202 	lsl.w	r2, r1, r2
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCC_OscConfig+0x410>
 80030da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d002      	beq.n	80030f0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	f000 be2e 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f0:	4b75      	ldr	r3, [pc, #468]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	21f8      	movs	r1, #248	; 0xf8
 8003106:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800310e:	fa91 f1a1 	rbit	r1, r1
 8003112:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003116:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800311a:	fab1 f181 	clz	r1, r1
 800311e:	b2c9      	uxtb	r1, r1
 8003120:	408b      	lsls	r3, r1
 8003122:	4969      	ldr	r1, [pc, #420]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 8003124:	4313      	orrs	r3, r2
 8003126:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003128:	e0fd      	b.n	8003326 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800312a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800312e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 8088 	beq.w	800324c <HAL_RCC_OscConfig+0x56c>
 800313c:	2301      	movs	r3, #1
 800313e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003142:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003146:	fa93 f3a3 	rbit	r3, r3
 800314a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800314e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003152:	fab3 f383 	clz	r3, r3
 8003156:	b2db      	uxtb	r3, r3
 8003158:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800315c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	461a      	mov	r2, r3
 8003164:	2301      	movs	r3, #1
 8003166:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7ff fa7c 	bl	8002664 <HAL_GetTick>
 800316c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003170:	e00a      	b.n	8003188 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003172:	f7ff fa77 	bl	8002664 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d902      	bls.n	8003188 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	f000 bde2 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003188:	2302      	movs	r3, #2
 800318a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003192:	fa93 f3a3 	rbit	r3, r3
 8003196:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800319a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800319e:	fab3 f383 	clz	r3, r3
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	095b      	lsrs	r3, r3, #5
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	f043 0301 	orr.w	r3, r3, #1
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d102      	bne.n	80031b8 <HAL_RCC_OscConfig+0x4d8>
 80031b2:	4b45      	ldr	r3, [pc, #276]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	e013      	b.n	80031e0 <HAL_RCC_OscConfig+0x500>
 80031b8:	2302      	movs	r3, #2
 80031ba:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031be:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80031c2:	fa93 f3a3 	rbit	r3, r3
 80031c6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80031ca:	2302      	movs	r3, #2
 80031cc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80031d0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80031d4:	fa93 f3a3 	rbit	r3, r3
 80031d8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80031dc:	4b3a      	ldr	r3, [pc, #232]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 80031de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e0:	2202      	movs	r2, #2
 80031e2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80031e6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80031ea:	fa92 f2a2 	rbit	r2, r2
 80031ee:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80031f2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80031f6:	fab2 f282 	clz	r2, r2
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	f042 0220 	orr.w	r2, r2, #32
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	f002 021f 	and.w	r2, r2, #31
 8003206:	2101      	movs	r1, #1
 8003208:	fa01 f202 	lsl.w	r2, r1, r2
 800320c:	4013      	ands	r3, r2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0af      	beq.n	8003172 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003212:	4b2d      	ldr	r3, [pc, #180]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800321a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	21f8      	movs	r1, #248	; 0xf8
 8003228:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003230:	fa91 f1a1 	rbit	r1, r1
 8003234:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003238:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800323c:	fab1 f181 	clz	r1, r1
 8003240:	b2c9      	uxtb	r1, r1
 8003242:	408b      	lsls	r3, r1
 8003244:	4920      	ldr	r1, [pc, #128]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
 800324a:	e06c      	b.n	8003326 <HAL_RCC_OscConfig+0x646>
 800324c:	2301      	movs	r3, #1
 800324e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003252:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003256:	fa93 f3a3 	rbit	r3, r3
 800325a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800325e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	fab3 f383 	clz	r3, r3
 8003266:	b2db      	uxtb	r3, r3
 8003268:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800326c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	461a      	mov	r2, r3
 8003274:	2300      	movs	r3, #0
 8003276:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7ff f9f4 	bl	8002664 <HAL_GetTick>
 800327c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003282:	f7ff f9ef 	bl	8002664 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d902      	bls.n	8003298 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	f000 bd5a 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003298:	2302      	movs	r3, #2
 800329a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80032a2:	fa93 f3a3 	rbit	r3, r3
 80032a6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80032aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	f043 0301 	orr.w	r3, r3, #1
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d104      	bne.n	80032cc <HAL_RCC_OscConfig+0x5ec>
 80032c2:	4b01      	ldr	r3, [pc, #4]	; (80032c8 <HAL_RCC_OscConfig+0x5e8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	e015      	b.n	80032f4 <HAL_RCC_OscConfig+0x614>
 80032c8:	40021000 	.word	0x40021000
 80032cc:	2302      	movs	r3, #2
 80032ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80032d6:	fa93 f3a3 	rbit	r3, r3
 80032da:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80032de:	2302      	movs	r3, #2
 80032e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80032e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80032f0:	4bc8      	ldr	r3, [pc, #800]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	2202      	movs	r2, #2
 80032f6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80032fa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80032fe:	fa92 f2a2 	rbit	r2, r2
 8003302:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003306:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800330a:	fab2 f282 	clz	r2, r2
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	f042 0220 	orr.w	r2, r2, #32
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	f002 021f 	and.w	r2, r2, #31
 800331a:	2101      	movs	r1, #1
 800331c:	fa01 f202 	lsl.w	r2, r1, r2
 8003320:	4013      	ands	r3, r2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1ad      	bne.n	8003282 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 8110 	beq.w	800355c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800333c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003340:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d079      	beq.n	8003440 <HAL_RCC_OscConfig+0x760>
 800334c:	2301      	movs	r3, #1
 800334e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003352:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800335e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003362:	fab3 f383 	clz	r3, r3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	461a      	mov	r2, r3
 800336a:	4bab      	ldr	r3, [pc, #684]	; (8003618 <HAL_RCC_OscConfig+0x938>)
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	461a      	mov	r2, r3
 8003372:	2301      	movs	r3, #1
 8003374:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003376:	f7ff f975 	bl	8002664 <HAL_GetTick>
 800337a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337e:	e00a      	b.n	8003396 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003380:	f7ff f970 	bl	8002664 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d902      	bls.n	8003396 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	f000 bcdb 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003396:	2302      	movs	r3, #2
 8003398:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80033a0:	fa93 f3a3 	rbit	r3, r3
 80033a4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80033a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80033b0:	2202      	movs	r2, #2
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	fa93 f2a3 	rbit	r2, r3
 80033c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80033d4:	2202      	movs	r2, #2
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	fa93 f2a3 	rbit	r2, r3
 80033e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80033ee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033f0:	4b88      	ldr	r3, [pc, #544]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 80033f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80033fc:	2102      	movs	r1, #2
 80033fe:	6019      	str	r1, [r3, #0]
 8003400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003404:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f1a3 	rbit	r1, r3
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003416:	6019      	str	r1, [r3, #0]
  return result;
 8003418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800342c:	b2db      	uxtb	r3, r3
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	2101      	movs	r1, #1
 8003434:	fa01 f303 	lsl.w	r3, r1, r3
 8003438:	4013      	ands	r3, r2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0a0      	beq.n	8003380 <HAL_RCC_OscConfig+0x6a0>
 800343e:	e08d      	b.n	800355c <HAL_RCC_OscConfig+0x87c>
 8003440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003444:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003450:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	fa93 f2a3 	rbit	r2, r3
 800345a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003462:	601a      	str	r2, [r3, #0]
  return result;
 8003464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003468:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800346c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800346e:	fab3 f383 	clz	r3, r3
 8003472:	b2db      	uxtb	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	4b68      	ldr	r3, [pc, #416]	; (8003618 <HAL_RCC_OscConfig+0x938>)
 8003478:	4413      	add	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	461a      	mov	r2, r3
 800347e:	2300      	movs	r3, #0
 8003480:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003482:	f7ff f8ef 	bl	8002664 <HAL_GetTick>
 8003486:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800348c:	f7ff f8ea 	bl	8002664 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d902      	bls.n	80034a2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	f000 bc55 	b.w	8003d4c <HAL_RCC_OscConfig+0x106c>
 80034a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80034aa:	2202      	movs	r2, #2
 80034ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	fa93 f2a3 	rbit	r2, r3
 80034bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ca:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80034ce:	2202      	movs	r2, #2
 80034d0:	601a      	str	r2, [r3, #0]
 80034d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	fa93 f2a3 	rbit	r2, r3
 80034e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80034f2:	2202      	movs	r2, #2
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	fa93 f2a3 	rbit	r2, r3
 8003504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003508:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800350c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800350e:	4b41      	ldr	r3, [pc, #260]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 8003510:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003516:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800351a:	2102      	movs	r1, #2
 800351c:	6019      	str	r1, [r3, #0]
 800351e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003522:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	fa93 f1a3 	rbit	r1, r3
 800352c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003530:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003534:	6019      	str	r1, [r3, #0]
  return result;
 8003536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800353a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	fab3 f383 	clz	r3, r3
 8003544:	b2db      	uxtb	r3, r3
 8003546:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800354a:	b2db      	uxtb	r3, r3
 800354c:	f003 031f 	and.w	r3, r3, #31
 8003550:	2101      	movs	r1, #1
 8003552:	fa01 f303 	lsl.w	r3, r1, r3
 8003556:	4013      	ands	r3, r2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d197      	bne.n	800348c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800355c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003560:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 81a1 	beq.w	80038b4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003572:	2300      	movs	r3, #0
 8003574:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003578:	4b26      	ldr	r3, [pc, #152]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d116      	bne.n	80035b2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003584:	4b23      	ldr	r3, [pc, #140]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	4a22      	ldr	r2, [pc, #136]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 800358a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800358e:	61d3      	str	r3, [r2, #28]
 8003590:	4b20      	ldr	r3, [pc, #128]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800359c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80035aa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80035ac:	2301      	movs	r3, #1
 80035ae:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b2:	4b1a      	ldr	r3, [pc, #104]	; (800361c <HAL_RCC_OscConfig+0x93c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d11a      	bne.n	80035f4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035be:	4b17      	ldr	r3, [pc, #92]	; (800361c <HAL_RCC_OscConfig+0x93c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a16      	ldr	r2, [pc, #88]	; (800361c <HAL_RCC_OscConfig+0x93c>)
 80035c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ca:	f7ff f84b 	bl	8002664 <HAL_GetTick>
 80035ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d2:	e009      	b.n	80035e8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d4:	f7ff f846 	bl	8002664 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b64      	cmp	r3, #100	; 0x64
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e3b1      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <HAL_RCC_OscConfig+0x93c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0ef      	beq.n	80035d4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d10d      	bne.n	8003620 <HAL_RCC_OscConfig+0x940>
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	4a02      	ldr	r2, [pc, #8]	; (8003614 <HAL_RCC_OscConfig+0x934>)
 800360a:	f043 0301 	orr.w	r3, r3, #1
 800360e:	6213      	str	r3, [r2, #32]
 8003610:	e03c      	b.n	800368c <HAL_RCC_OscConfig+0x9ac>
 8003612:	bf00      	nop
 8003614:	40021000 	.word	0x40021000
 8003618:	10908120 	.word	0x10908120
 800361c:	40007000 	.word	0x40007000
 8003620:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003624:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10c      	bne.n	800364a <HAL_RCC_OscConfig+0x96a>
 8003630:	4bc1      	ldr	r3, [pc, #772]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	4ac0      	ldr	r2, [pc, #768]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003636:	f023 0301 	bic.w	r3, r3, #1
 800363a:	6213      	str	r3, [r2, #32]
 800363c:	4bbe      	ldr	r3, [pc, #760]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	4abd      	ldr	r2, [pc, #756]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003642:	f023 0304 	bic.w	r3, r3, #4
 8003646:	6213      	str	r3, [r2, #32]
 8003648:	e020      	b.n	800368c <HAL_RCC_OscConfig+0x9ac>
 800364a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800364e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	2b05      	cmp	r3, #5
 8003658:	d10c      	bne.n	8003674 <HAL_RCC_OscConfig+0x994>
 800365a:	4bb7      	ldr	r3, [pc, #732]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	4ab6      	ldr	r2, [pc, #728]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003660:	f043 0304 	orr.w	r3, r3, #4
 8003664:	6213      	str	r3, [r2, #32]
 8003666:	4bb4      	ldr	r3, [pc, #720]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4ab3      	ldr	r2, [pc, #716]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	6213      	str	r3, [r2, #32]
 8003672:	e00b      	b.n	800368c <HAL_RCC_OscConfig+0x9ac>
 8003674:	4bb0      	ldr	r3, [pc, #704]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	4aaf      	ldr	r2, [pc, #700]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 800367a:	f023 0301 	bic.w	r3, r3, #1
 800367e:	6213      	str	r3, [r2, #32]
 8003680:	4bad      	ldr	r3, [pc, #692]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	4aac      	ldr	r2, [pc, #688]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003686:	f023 0304 	bic.w	r3, r3, #4
 800368a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800368c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003690:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 8081 	beq.w	80037a0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369e:	f7fe ffe1 	bl	8002664 <HAL_GetTick>
 80036a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036a6:	e00b      	b.n	80036c0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036a8:	f7fe ffdc 	bl	8002664 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e345      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
 80036c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80036c8:	2202      	movs	r2, #2
 80036ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	fa93 f2a3 	rbit	r2, r3
 80036da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036de:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80036ec:	2202      	movs	r2, #2
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	fa93 f2a3 	rbit	r2, r3
 80036fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003702:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003706:	601a      	str	r2, [r3, #0]
  return result;
 8003708:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003710:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	095b      	lsrs	r3, r3, #5
 800371a:	b2db      	uxtb	r3, r3
 800371c:	f043 0302 	orr.w	r3, r3, #2
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d102      	bne.n	800372c <HAL_RCC_OscConfig+0xa4c>
 8003726:	4b84      	ldr	r3, [pc, #528]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	e013      	b.n	8003754 <HAL_RCC_OscConfig+0xa74>
 800372c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003730:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003734:	2202      	movs	r2, #2
 8003736:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800373c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	fa93 f2a3 	rbit	r2, r3
 8003746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800374a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	4b79      	ldr	r3, [pc, #484]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003754:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003758:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800375c:	2102      	movs	r1, #2
 800375e:	6011      	str	r1, [r2, #0]
 8003760:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003764:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	fa92 f1a2 	rbit	r1, r2
 800376e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003772:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003776:	6011      	str	r1, [r2, #0]
  return result;
 8003778:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800377c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	fab2 f282 	clz	r2, r2
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f002 021f 	and.w	r2, r2, #31
 8003792:	2101      	movs	r1, #1
 8003794:	fa01 f202 	lsl.w	r2, r1, r2
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d084      	beq.n	80036a8 <HAL_RCC_OscConfig+0x9c8>
 800379e:	e07f      	b.n	80038a0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a0:	f7fe ff60 	bl	8002664 <HAL_GetTick>
 80037a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a8:	e00b      	b.n	80037c2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fe ff5b 	bl	8002664 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e2c4      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
 80037c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80037ca:	2202      	movs	r2, #2
 80037cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	fa93 f2a3 	rbit	r2, r3
 80037dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80037ee:	2202      	movs	r2, #2
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	fa93 f2a3 	rbit	r2, r3
 8003800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003804:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003808:	601a      	str	r2, [r3, #0]
  return result;
 800380a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800380e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003812:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003814:	fab3 f383 	clz	r3, r3
 8003818:	b2db      	uxtb	r3, r3
 800381a:	095b      	lsrs	r3, r3, #5
 800381c:	b2db      	uxtb	r3, r3
 800381e:	f043 0302 	orr.w	r3, r3, #2
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d102      	bne.n	800382e <HAL_RCC_OscConfig+0xb4e>
 8003828:	4b43      	ldr	r3, [pc, #268]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	e013      	b.n	8003856 <HAL_RCC_OscConfig+0xb76>
 800382e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003832:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003836:	2202      	movs	r2, #2
 8003838:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800383e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	fa93 f2a3 	rbit	r2, r3
 8003848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800384c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	4b39      	ldr	r3, [pc, #228]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800385a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800385e:	2102      	movs	r1, #2
 8003860:	6011      	str	r1, [r2, #0]
 8003862:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003866:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	fa92 f1a2 	rbit	r1, r2
 8003870:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003874:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003878:	6011      	str	r1, [r2, #0]
  return result;
 800387a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800387e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	fab2 f282 	clz	r2, r2
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	f002 021f 	and.w	r2, r2, #31
 8003894:	2101      	movs	r1, #1
 8003896:	fa01 f202 	lsl.w	r2, r1, r2
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d184      	bne.n	80037aa <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038a0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d105      	bne.n	80038b4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a8:	4b23      	ldr	r3, [pc, #140]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	4a22      	ldr	r2, [pc, #136]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 80038ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038b2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 8242 	beq.w	8003d4a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c6:	4b1c      	ldr	r3, [pc, #112]	; (8003938 <HAL_RCC_OscConfig+0xc58>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	f000 8213 	beq.w	8003cfa <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	f040 8162 	bne.w	8003baa <HAL_RCC_OscConfig+0xeca>
 80038e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ea:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80038ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038f8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	fa93 f2a3 	rbit	r2, r3
 8003902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003906:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800390a:	601a      	str	r2, [r3, #0]
  return result;
 800390c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003910:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003914:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003920:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	461a      	mov	r2, r3
 8003928:	2300      	movs	r3, #0
 800392a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7fe fe9a 	bl	8002664 <HAL_GetTick>
 8003930:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003934:	e00c      	b.n	8003950 <HAL_RCC_OscConfig+0xc70>
 8003936:	bf00      	nop
 8003938:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800393c:	f7fe fe92 	bl	8002664 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e1fd      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003954:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003958:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800395c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003962:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	fa93 f2a3 	rbit	r2, r3
 800396c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003970:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003974:	601a      	str	r2, [r3, #0]
  return result;
 8003976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800397a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800397e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003980:	fab3 f383 	clz	r3, r3
 8003984:	b2db      	uxtb	r3, r3
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	b2db      	uxtb	r3, r3
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	d102      	bne.n	800399a <HAL_RCC_OscConfig+0xcba>
 8003994:	4bb0      	ldr	r3, [pc, #704]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	e027      	b.n	80039ea <HAL_RCC_OscConfig+0xd0a>
 800399a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800399e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80039a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ac:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	fa93 f2a3 	rbit	r2, r3
 80039b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ba:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80039c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039d2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	fa93 f2a3 	rbit	r2, r3
 80039dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039e0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	4b9c      	ldr	r3, [pc, #624]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039ee:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80039f2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80039f6:	6011      	str	r1, [r2, #0]
 80039f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039fc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003a00:	6812      	ldr	r2, [r2, #0]
 8003a02:	fa92 f1a2 	rbit	r1, r2
 8003a06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a0a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003a0e:	6011      	str	r1, [r2, #0]
  return result;
 8003a10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a14:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	fab2 f282 	clz	r2, r2
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	f042 0220 	orr.w	r2, r2, #32
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	f002 021f 	and.w	r2, r2, #31
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a30:	4013      	ands	r3, r2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d182      	bne.n	800393c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a36:	4b88      	ldr	r3, [pc, #544]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	430b      	orrs	r3, r1
 8003a58:	497f      	ldr	r1, [pc, #508]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	604b      	str	r3, [r1, #4]
 8003a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a62:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a66:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a70:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	fa93 f2a3 	rbit	r2, r3
 8003a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a7e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003a82:	601a      	str	r2, [r3, #0]
  return result;
 8003a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a88:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003a8c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a8e:	fab3 f383 	clz	r3, r3
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003a98:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fdde 	bl	8002664 <HAL_GetTick>
 8003aa8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aac:	e009      	b.n	8003ac2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aae:	f7fe fdd9 	bl	8002664 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e144      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003aca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ad4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	fa93 f2a3 	rbit	r2, r3
 8003ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ae2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ae6:	601a      	str	r2, [r3, #0]
  return result;
 8003ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aec:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003af0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003af2:	fab3 f383 	clz	r3, r3
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	095b      	lsrs	r3, r3, #5
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d102      	bne.n	8003b0c <HAL_RCC_OscConfig+0xe2c>
 8003b06:	4b54      	ldr	r3, [pc, #336]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	e027      	b.n	8003b5c <HAL_RCC_OscConfig+0xe7c>
 8003b0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b10:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003b14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b1e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	fa93 f2a3 	rbit	r2, r3
 8003b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b2c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b36:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003b3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b44:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	fa93 f2a3 	rbit	r2, r3
 8003b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b52:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	4b3f      	ldr	r3, [pc, #252]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b60:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003b64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b68:	6011      	str	r1, [r2, #0]
 8003b6a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b6e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	fa92 f1a2 	rbit	r1, r2
 8003b78:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b7c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003b80:	6011      	str	r1, [r2, #0]
  return result;
 8003b82:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b86:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	fab2 f282 	clz	r2, r2
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	f042 0220 	orr.w	r2, r2, #32
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	f002 021f 	and.w	r2, r2, #31
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d082      	beq.n	8003aae <HAL_RCC_OscConfig+0xdce>
 8003ba8:	e0cf      	b.n	8003d4a <HAL_RCC_OscConfig+0x106a>
 8003baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bae:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003bb2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003bb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bbc:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	fa93 f2a3 	rbit	r2, r3
 8003bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bca:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003bce:	601a      	str	r2, [r3, #0]
  return result;
 8003bd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bd4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003bd8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bda:	fab3 f383 	clz	r3, r3
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003be4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	461a      	mov	r2, r3
 8003bec:	2300      	movs	r3, #0
 8003bee:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fe fd38 	bl	8002664 <HAL_GetTick>
 8003bf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bf8:	e009      	b.n	8003c0e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bfa:	f7fe fd33 	bl	8002664 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e09e      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
 8003c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c12:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003c16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c20:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	fa93 f2a3 	rbit	r2, r3
 8003c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c2e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003c32:	601a      	str	r2, [r3, #0]
  return result;
 8003c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c38:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003c3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c3e:	fab3 f383 	clz	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	095b      	lsrs	r3, r3, #5
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d104      	bne.n	8003c5c <HAL_RCC_OscConfig+0xf7c>
 8003c52:	4b01      	ldr	r3, [pc, #4]	; (8003c58 <HAL_RCC_OscConfig+0xf78>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e029      	b.n	8003cac <HAL_RCC_OscConfig+0xfcc>
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c60:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003c64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c6e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	fa93 f2a3 	rbit	r2, r3
 8003c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c7c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003c80:	601a      	str	r2, [r3, #0]
 8003c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c86:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c94:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	fa93 f2a3 	rbit	r2, r3
 8003c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ca2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	4b2b      	ldr	r3, [pc, #172]	; (8003d58 <HAL_RCC_OscConfig+0x1078>)
 8003caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cb0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003cb4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003cb8:	6011      	str	r1, [r2, #0]
 8003cba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cbe:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003cc2:	6812      	ldr	r2, [r2, #0]
 8003cc4:	fa92 f1a2 	rbit	r1, r2
 8003cc8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ccc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003cd0:	6011      	str	r1, [r2, #0]
  return result;
 8003cd2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cd6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003cda:	6812      	ldr	r2, [r2, #0]
 8003cdc:	fab2 f282 	clz	r2, r2
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	f042 0220 	orr.w	r2, r2, #32
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	f002 021f 	and.w	r2, r2, #31
 8003cec:	2101      	movs	r1, #1
 8003cee:	fa01 f202 	lsl.w	r2, r1, r2
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d180      	bne.n	8003bfa <HAL_RCC_OscConfig+0xf1a>
 8003cf8:	e027      	b.n	8003d4a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e01e      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d0e:	4b12      	ldr	r3, [pc, #72]	; (8003d58 <HAL_RCC_OscConfig+0x1078>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003d1a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d10b      	bne.n	8003d46 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003d2e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003d32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d001      	beq.n	8003d4a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000

08003d5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b09e      	sub	sp, #120	; 0x78
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e162      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d74:	4b90      	ldr	r3, [pc, #576]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d910      	bls.n	8003da4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b8d      	ldr	r3, [pc, #564]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f023 0207 	bic.w	r2, r3, #7
 8003d8a:	498b      	ldr	r1, [pc, #556]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d92:	4b89      	ldr	r3, [pc, #548]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d001      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e14a      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d008      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db0:	4b82      	ldr	r3, [pc, #520]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	497f      	ldr	r1, [pc, #508]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 80dc 	beq.w	8003f88 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d13c      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xf6>
 8003dd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ddc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003de0:	fa93 f3a3 	rbit	r3, r3
 8003de4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de8:	fab3 f383 	clz	r3, r3
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	095b      	lsrs	r3, r3, #5
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	f043 0301 	orr.w	r3, r3, #1
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d102      	bne.n	8003e02 <HAL_RCC_ClockConfig+0xa6>
 8003dfc:	4b6f      	ldr	r3, [pc, #444]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	e00f      	b.n	8003e22 <HAL_RCC_ClockConfig+0xc6>
 8003e02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e0a:	fa93 f3a3 	rbit	r3, r3
 8003e0e:	667b      	str	r3, [r7, #100]	; 0x64
 8003e10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e14:	663b      	str	r3, [r7, #96]	; 0x60
 8003e16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e18:	fa93 f3a3 	rbit	r3, r3
 8003e1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e1e:	4b67      	ldr	r3, [pc, #412]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e26:	65ba      	str	r2, [r7, #88]	; 0x58
 8003e28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e2a:	fa92 f2a2 	rbit	r2, r2
 8003e2e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003e30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e32:	fab2 f282 	clz	r2, r2
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	f042 0220 	orr.w	r2, r2, #32
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	f002 021f 	and.w	r2, r2, #31
 8003e42:	2101      	movs	r1, #1
 8003e44:	fa01 f202 	lsl.w	r2, r1, r2
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d17b      	bne.n	8003f46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e0f3      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d13c      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0x178>
 8003e5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e5e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e62:	fa93 f3a3 	rbit	r3, r3
 8003e66:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003e68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6a:	fab3 f383 	clz	r3, r3
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	095b      	lsrs	r3, r3, #5
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f043 0301 	orr.w	r3, r3, #1
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d102      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x128>
 8003e7e:	4b4f      	ldr	r3, [pc, #316]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	e00f      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x148>
 8003e84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e8c:	fa93 f3a3 	rbit	r3, r3
 8003e90:	647b      	str	r3, [r7, #68]	; 0x44
 8003e92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e96:	643b      	str	r3, [r7, #64]	; 0x40
 8003e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e9a:	fa93 f3a3 	rbit	r3, r3
 8003e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ea0:	4b46      	ldr	r3, [pc, #280]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ea8:	63ba      	str	r2, [r7, #56]	; 0x38
 8003eaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003eac:	fa92 f2a2 	rbit	r2, r2
 8003eb0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003eb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003eb4:	fab2 f282 	clz	r2, r2
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	f042 0220 	orr.w	r2, r2, #32
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	f002 021f 	and.w	r2, r2, #31
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d13a      	bne.n	8003f46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e0b2      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eda:	fa93 f3a3 	rbit	r3, r3
 8003ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee2:	fab3 f383 	clz	r3, r3
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f043 0301 	orr.w	r3, r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d102      	bne.n	8003efc <HAL_RCC_ClockConfig+0x1a0>
 8003ef6:	4b31      	ldr	r3, [pc, #196]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	e00d      	b.n	8003f18 <HAL_RCC_ClockConfig+0x1bc>
 8003efc:	2302      	movs	r3, #2
 8003efe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f02:	fa93 f3a3 	rbit	r3, r3
 8003f06:	627b      	str	r3, [r7, #36]	; 0x24
 8003f08:	2302      	movs	r3, #2
 8003f0a:	623b      	str	r3, [r7, #32]
 8003f0c:	6a3b      	ldr	r3, [r7, #32]
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	4b29      	ldr	r3, [pc, #164]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	2202      	movs	r2, #2
 8003f1a:	61ba      	str	r2, [r7, #24]
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	fa92 f2a2 	rbit	r2, r2
 8003f22:	617a      	str	r2, [r7, #20]
  return result;
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	fab2 f282 	clz	r2, r2
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	f042 0220 	orr.w	r2, r2, #32
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	f002 021f 	and.w	r2, r2, #31
 8003f36:	2101      	movs	r1, #1
 8003f38:	fa01 f202 	lsl.w	r2, r1, r2
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e079      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f46:	4b1d      	ldr	r3, [pc, #116]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f023 0203 	bic.w	r2, r3, #3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	491a      	ldr	r1, [pc, #104]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f58:	f7fe fb84 	bl	8002664 <HAL_GetTick>
 8003f5c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5e:	e00a      	b.n	8003f76 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f60:	f7fe fb80 	bl	8002664 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e061      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <HAL_RCC_ClockConfig+0x260>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f003 020c 	and.w	r2, r3, #12
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d1eb      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f88:	4b0b      	ldr	r3, [pc, #44]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d214      	bcs.n	8003fc0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f96:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f023 0207 	bic.w	r2, r3, #7
 8003f9e:	4906      	ldr	r1, [pc, #24]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa6:	4b04      	ldr	r3, [pc, #16]	; (8003fb8 <HAL_RCC_ClockConfig+0x25c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d005      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e040      	b.n	800403a <HAL_RCC_ClockConfig+0x2de>
 8003fb8:	40022000 	.word	0x40022000
 8003fbc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d008      	beq.n	8003fde <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fcc:	4b1d      	ldr	r3, [pc, #116]	; (8004044 <HAL_RCC_ClockConfig+0x2e8>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	491a      	ldr	r1, [pc, #104]	; (8004044 <HAL_RCC_ClockConfig+0x2e8>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d009      	beq.n	8003ffe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fea:	4b16      	ldr	r3, [pc, #88]	; (8004044 <HAL_RCC_ClockConfig+0x2e8>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	4912      	ldr	r1, [pc, #72]	; (8004044 <HAL_RCC_ClockConfig+0x2e8>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ffe:	f000 f829 	bl	8004054 <HAL_RCC_GetSysClockFreq>
 8004002:	4601      	mov	r1, r0
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <HAL_RCC_ClockConfig+0x2e8>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800400c:	22f0      	movs	r2, #240	; 0xf0
 800400e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	fa92 f2a2 	rbit	r2, r2
 8004016:	60fa      	str	r2, [r7, #12]
  return result;
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	fab2 f282 	clz	r2, r2
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	40d3      	lsrs	r3, r2
 8004022:	4a09      	ldr	r2, [pc, #36]	; (8004048 <HAL_RCC_ClockConfig+0x2ec>)
 8004024:	5cd3      	ldrb	r3, [r2, r3]
 8004026:	fa21 f303 	lsr.w	r3, r1, r3
 800402a:	4a08      	ldr	r2, [pc, #32]	; (800404c <HAL_RCC_ClockConfig+0x2f0>)
 800402c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800402e:	4b08      	ldr	r3, [pc, #32]	; (8004050 <HAL_RCC_ClockConfig+0x2f4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe fad2 	bl	80025dc <HAL_InitTick>
  
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3778      	adds	r7, #120	; 0x78
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40021000 	.word	0x40021000
 8004048:	08009d88 	.word	0x08009d88
 800404c:	2000000c 	.word	0x2000000c
 8004050:	20000010 	.word	0x20000010

08004054 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004054:	b480      	push	{r7}
 8004056:	b08b      	sub	sp, #44	; 0x2c
 8004058:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	61fb      	str	r3, [r7, #28]
 800405e:	2300      	movs	r3, #0
 8004060:	61bb      	str	r3, [r7, #24]
 8004062:	2300      	movs	r3, #0
 8004064:	627b      	str	r3, [r7, #36]	; 0x24
 8004066:	2300      	movs	r3, #0
 8004068:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800406a:	2300      	movs	r3, #0
 800406c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800406e:	4b29      	ldr	r3, [pc, #164]	; (8004114 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	f003 030c 	and.w	r3, r3, #12
 800407a:	2b04      	cmp	r3, #4
 800407c:	d002      	beq.n	8004084 <HAL_RCC_GetSysClockFreq+0x30>
 800407e:	2b08      	cmp	r3, #8
 8004080:	d003      	beq.n	800408a <HAL_RCC_GetSysClockFreq+0x36>
 8004082:	e03c      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004084:	4b24      	ldr	r3, [pc, #144]	; (8004118 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004086:	623b      	str	r3, [r7, #32]
      break;
 8004088:	e03c      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004090:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004094:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	fa92 f2a2 	rbit	r2, r2
 800409c:	607a      	str	r2, [r7, #4]
  return result;
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	fab2 f282 	clz	r2, r2
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	40d3      	lsrs	r3, r2
 80040a8:	4a1c      	ldr	r2, [pc, #112]	; (800411c <HAL_RCC_GetSysClockFreq+0xc8>)
 80040aa:	5cd3      	ldrb	r3, [r2, r3]
 80040ac:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80040ae:	4b19      	ldr	r3, [pc, #100]	; (8004114 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	220f      	movs	r2, #15
 80040b8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	fa92 f2a2 	rbit	r2, r2
 80040c0:	60fa      	str	r2, [r7, #12]
  return result;
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	fab2 f282 	clz	r2, r2
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	40d3      	lsrs	r3, r2
 80040cc:	4a14      	ldr	r2, [pc, #80]	; (8004120 <HAL_RCC_GetSysClockFreq+0xcc>)
 80040ce:	5cd3      	ldrb	r3, [r2, r3]
 80040d0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040dc:	4a0e      	ldr	r2, [pc, #56]	; (8004118 <HAL_RCC_GetSysClockFreq+0xc4>)
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	fb02 f303 	mul.w	r3, r2, r3
 80040ea:	627b      	str	r3, [r7, #36]	; 0x24
 80040ec:	e004      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	4a0c      	ldr	r2, [pc, #48]	; (8004124 <HAL_RCC_GetSysClockFreq+0xd0>)
 80040f2:	fb02 f303 	mul.w	r3, r2, r3
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	623b      	str	r3, [r7, #32]
      break;
 80040fc:	e002      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040fe:	4b06      	ldr	r3, [pc, #24]	; (8004118 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004100:	623b      	str	r3, [r7, #32]
      break;
 8004102:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004104:	6a3b      	ldr	r3, [r7, #32]
}
 8004106:	4618      	mov	r0, r3
 8004108:	372c      	adds	r7, #44	; 0x2c
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000
 8004118:	007a1200 	.word	0x007a1200
 800411c:	08009da0 	.word	0x08009da0
 8004120:	08009db0 	.word	0x08009db0
 8004124:	003d0900 	.word	0x003d0900

08004128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800412c:	4b03      	ldr	r3, [pc, #12]	; (800413c <HAL_RCC_GetHCLKFreq+0x14>)
 800412e:	681b      	ldr	r3, [r3, #0]
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	2000000c 	.word	0x2000000c

08004140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004146:	f7ff ffef 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 800414a:	4601      	mov	r1, r0
 800414c:	4b0b      	ldr	r3, [pc, #44]	; (800417c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004154:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004158:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	fa92 f2a2 	rbit	r2, r2
 8004160:	603a      	str	r2, [r7, #0]
  return result;
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	fab2 f282 	clz	r2, r2
 8004168:	b2d2      	uxtb	r2, r2
 800416a:	40d3      	lsrs	r3, r2
 800416c:	4a04      	ldr	r2, [pc, #16]	; (8004180 <HAL_RCC_GetPCLK1Freq+0x40>)
 800416e:	5cd3      	ldrb	r3, [r2, r3]
 8004170:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004174:	4618      	mov	r0, r3
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40021000 	.word	0x40021000
 8004180:	08009d98 	.word	0x08009d98

08004184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800418a:	f7ff ffcd 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 800418e:	4601      	mov	r1, r0
 8004190:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004198:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800419c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	fa92 f2a2 	rbit	r2, r2
 80041a4:	603a      	str	r2, [r7, #0]
  return result;
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	fab2 f282 	clz	r2, r2
 80041ac:	b2d2      	uxtb	r2, r2
 80041ae:	40d3      	lsrs	r3, r2
 80041b0:	4a04      	ldr	r2, [pc, #16]	; (80041c4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80041b2:	5cd3      	ldrb	r3, [r2, r3]
 80041b4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80041b8:	4618      	mov	r0, r3
 80041ba:	3708      	adds	r7, #8
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40021000 	.word	0x40021000
 80041c4:	08009d98 	.word	0x08009d98

080041c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b092      	sub	sp, #72	; 0x48
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80041d8:	2300      	movs	r3, #0
 80041da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80d4 	beq.w	8004394 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ec:	4b4e      	ldr	r3, [pc, #312]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10e      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f8:	4b4b      	ldr	r3, [pc, #300]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041fa:	69db      	ldr	r3, [r3, #28]
 80041fc:	4a4a      	ldr	r2, [pc, #296]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004202:	61d3      	str	r3, [r2, #28]
 8004204:	4b48      	ldr	r3, [pc, #288]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004206:	69db      	ldr	r3, [r3, #28]
 8004208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004210:	2301      	movs	r3, #1
 8004212:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004216:	4b45      	ldr	r3, [pc, #276]	; (800432c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421e:	2b00      	cmp	r3, #0
 8004220:	d118      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004222:	4b42      	ldr	r3, [pc, #264]	; (800432c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a41      	ldr	r2, [pc, #260]	; (800432c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800422c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800422e:	f7fe fa19 	bl	8002664 <HAL_GetTick>
 8004232:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004234:	e008      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004236:	f7fe fa15 	bl	8002664 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b64      	cmp	r3, #100	; 0x64
 8004242:	d901      	bls.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e169      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004248:	4b38      	ldr	r3, [pc, #224]	; (800432c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004250:	2b00      	cmp	r3, #0
 8004252:	d0f0      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004254:	4b34      	ldr	r3, [pc, #208]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800425c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800425e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 8084 	beq.w	800436e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800426e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004270:	429a      	cmp	r2, r3
 8004272:	d07c      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004274:	4b2c      	ldr	r3, [pc, #176]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800427c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800427e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004282:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800428c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800428e:	fab3 f383 	clz	r3, r3
 8004292:	b2db      	uxtb	r3, r3
 8004294:	461a      	mov	r2, r3
 8004296:	4b26      	ldr	r3, [pc, #152]	; (8004330 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004298:	4413      	add	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	461a      	mov	r2, r3
 800429e:	2301      	movs	r3, #1
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042aa:	fa93 f3a3 	rbit	r3, r3
 80042ae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80042b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042b2:	fab3 f383 	clz	r3, r3
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	4b1d      	ldr	r3, [pc, #116]	; (8004330 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042bc:	4413      	add	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	461a      	mov	r2, r3
 80042c2:	2300      	movs	r3, #0
 80042c4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042c6:	4a18      	ldr	r2, [pc, #96]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042ca:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d04b      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d6:	f7fe f9c5 	bl	8002664 <HAL_GetTick>
 80042da:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042dc:	e00a      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042de:	f7fe f9c1 	bl	8002664 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e113      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x354>
 80042f4:	2302      	movs	r3, #2
 80042f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fa:	fa93 f3a3 	rbit	r3, r3
 80042fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004300:	2302      	movs	r3, #2
 8004302:	623b      	str	r3, [r7, #32]
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	fa93 f3a3 	rbit	r3, r3
 800430a:	61fb      	str	r3, [r7, #28]
  return result;
 800430c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430e:	fab3 f383 	clz	r3, r3
 8004312:	b2db      	uxtb	r3, r3
 8004314:	095b      	lsrs	r3, r3, #5
 8004316:	b2db      	uxtb	r3, r3
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d108      	bne.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004322:	4b01      	ldr	r3, [pc, #4]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	e00d      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004328:	40021000 	.word	0x40021000
 800432c:	40007000 	.word	0x40007000
 8004330:	10908100 	.word	0x10908100
 8004334:	2302      	movs	r3, #2
 8004336:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	fa93 f3a3 	rbit	r3, r3
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	4b78      	ldr	r3, [pc, #480]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	2202      	movs	r2, #2
 8004346:	613a      	str	r2, [r7, #16]
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	fa92 f2a2 	rbit	r2, r2
 800434e:	60fa      	str	r2, [r7, #12]
  return result;
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	fab2 f282 	clz	r2, r2
 8004356:	b2d2      	uxtb	r2, r2
 8004358:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	f002 021f 	and.w	r2, r2, #31
 8004362:	2101      	movs	r1, #1
 8004364:	fa01 f202 	lsl.w	r2, r1, r2
 8004368:	4013      	ands	r3, r2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0b7      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800436e:	4b6d      	ldr	r3, [pc, #436]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	496a      	ldr	r1, [pc, #424]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800437c:	4313      	orrs	r3, r2
 800437e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004380:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004384:	2b01      	cmp	r3, #1
 8004386:	d105      	bne.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004388:	4b66      	ldr	r3, [pc, #408]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	4a65      	ldr	r2, [pc, #404]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800438e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004392:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0301 	and.w	r3, r3, #1
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043a0:	4b60      	ldr	r3, [pc, #384]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a4:	f023 0203 	bic.w	r2, r3, #3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	495d      	ldr	r1, [pc, #372]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d008      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043be:	4b59      	ldr	r3, [pc, #356]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	4956      	ldr	r1, [pc, #344]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043dc:	4b51      	ldr	r3, [pc, #324]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	494e      	ldr	r1, [pc, #312]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0320 	and.w	r3, r3, #32
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d008      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043fa:	4b4a      	ldr	r3, [pc, #296]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	f023 0210 	bic.w	r2, r3, #16
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	4947      	ldr	r1, [pc, #284]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004408:	4313      	orrs	r3, r2
 800440a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004418:	4b42      	ldr	r3, [pc, #264]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004424:	493f      	ldr	r1, [pc, #252]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004426:	4313      	orrs	r3, r2
 8004428:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004432:	2b00      	cmp	r3, #0
 8004434:	d008      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004436:	4b3b      	ldr	r3, [pc, #236]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443a:	f023 0220 	bic.w	r2, r3, #32
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	4938      	ldr	r1, [pc, #224]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004444:	4313      	orrs	r3, r2
 8004446:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b00      	cmp	r3, #0
 8004452:	d008      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004454:	4b33      	ldr	r3, [pc, #204]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004458:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	4930      	ldr	r1, [pc, #192]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004462:	4313      	orrs	r3, r2
 8004464:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004472:	4b2c      	ldr	r3, [pc, #176]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004476:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	4929      	ldr	r1, [pc, #164]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004480:	4313      	orrs	r3, r2
 8004482:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800448c:	2b00      	cmp	r3, #0
 800448e:	d008      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004490:	4b24      	ldr	r3, [pc, #144]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	4921      	ldr	r1, [pc, #132]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d008      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80044ae:	4b1d      	ldr	r3, [pc, #116]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	491a      	ldr	r1, [pc, #104]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d008      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80044cc:	4b15      	ldr	r3, [pc, #84]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d8:	4912      	ldr	r1, [pc, #72]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80044ea:	4b0e      	ldr	r3, [pc, #56]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	490b      	ldr	r1, [pc, #44]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d008      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004508:	4b06      	ldr	r3, [pc, #24]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800450a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004514:	4903      	ldr	r1, [pc, #12]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004516:	4313      	orrs	r3, r2
 8004518:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3748      	adds	r7, #72	; 0x48
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000

08004528 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e040      	b.n	80045bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd fe20 	bl	8002190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2224      	movs	r2, #36	; 0x24
 8004554:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0201 	bic.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fc00 	bl	8004d6c <UART_SetConfig>
 800456c:	4603      	mov	r3, r0
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e022      	b.n	80045bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 fdc8 	bl	8005114 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004592:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 fe4f 	bl	8005258 <UART_CheckIdleState>
 80045ba:	4603      	mov	r3, r0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b08a      	sub	sp, #40	; 0x28
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	4613      	mov	r3, r2
 80045d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045d8:	2b20      	cmp	r3, #32
 80045da:	d178      	bne.n	80046ce <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_UART_Transmit+0x24>
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e071      	b.n	80046d0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2221      	movs	r2, #33	; 0x21
 80045f8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045fa:	f7fe f833 	bl	8002664 <HAL_GetTick>
 80045fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	88fa      	ldrh	r2, [r7, #6]
 8004604:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	88fa      	ldrh	r2, [r7, #6]
 800460c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004618:	d108      	bne.n	800462c <HAL_UART_Transmit+0x68>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d104      	bne.n	800462c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004622:	2300      	movs	r3, #0
 8004624:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	61bb      	str	r3, [r7, #24]
 800462a:	e003      	b.n	8004634 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004630:	2300      	movs	r3, #0
 8004632:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004634:	e030      	b.n	8004698 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2200      	movs	r2, #0
 800463e:	2180      	movs	r1, #128	; 0x80
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 feb1 	bl	80053a8 <UART_WaitOnFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d004      	beq.n	8004656 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e03c      	b.n	80046d0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10b      	bne.n	8004674 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	881a      	ldrh	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004668:	b292      	uxth	r2, r2
 800466a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	3302      	adds	r3, #2
 8004670:	61bb      	str	r3, [r7, #24]
 8004672:	e008      	b.n	8004686 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	b292      	uxth	r2, r2
 800467e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	3301      	adds	r3, #1
 8004684:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800469e:	b29b      	uxth	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1c8      	bne.n	8004636 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2200      	movs	r2, #0
 80046ac:	2140      	movs	r1, #64	; 0x40
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 fe7a 	bl	80053a8 <UART_WaitOnFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2220      	movs	r2, #32
 80046be:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e005      	b.n	80046d0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2220      	movs	r2, #32
 80046c8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e000      	b.n	80046d0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80046ce:	2302      	movs	r3, #2
  }
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3720      	adds	r7, #32
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b08a      	sub	sp, #40	; 0x28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	4613      	mov	r3, r2
 80046e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046ec:	2b20      	cmp	r3, #32
 80046ee:	d132      	bne.n	8004756 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d002      	beq.n	80046fc <HAL_UART_Receive_IT+0x24>
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e02b      	b.n	8004758 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d018      	beq.n	8004746 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	e853 3f00 	ldrex	r3, [r3]
 8004720:	613b      	str	r3, [r7, #16]
   return(result);
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004728:	627b      	str	r3, [r7, #36]	; 0x24
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	461a      	mov	r2, r3
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	623b      	str	r3, [r7, #32]
 8004734:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004736:	69f9      	ldr	r1, [r7, #28]
 8004738:	6a3a      	ldr	r2, [r7, #32]
 800473a:	e841 2300 	strex	r3, r2, [r1]
 800473e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1e6      	bne.n	8004714 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004746:	88fb      	ldrh	r3, [r7, #6]
 8004748:	461a      	mov	r2, r3
 800474a:	68b9      	ldr	r1, [r7, #8]
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 fe93 	bl	8005478 <UART_Start_Receive_IT>
 8004752:	4603      	mov	r3, r0
 8004754:	e000      	b.n	8004758 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004756:	2302      	movs	r3, #2
  }
}
 8004758:	4618      	mov	r0, r3
 800475a:	3728      	adds	r7, #40	; 0x28
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b0ba      	sub	sp, #232	; 0xe8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004786:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800478a:	f640 030f 	movw	r3, #2063	; 0x80f
 800478e:	4013      	ands	r3, r2
 8004790:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004798:	2b00      	cmp	r3, #0
 800479a:	d115      	bne.n	80047c8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800479c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047a0:	f003 0320 	and.w	r3, r3, #32
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00f      	beq.n	80047c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80047a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047ac:	f003 0320 	and.w	r3, r3, #32
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d009      	beq.n	80047c8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 82ab 	beq.w	8004d14 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4798      	blx	r3
      }
      return;
 80047c6:	e2a5      	b.n	8004d14 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80047c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8117 	beq.w	8004a00 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80047d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d106      	bne.n	80047ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80047de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80047e2:	4b85      	ldr	r3, [pc, #532]	; (80049f8 <HAL_UART_IRQHandler+0x298>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f000 810a 	beq.w	8004a00 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80047ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d011      	beq.n	800481c <HAL_UART_IRQHandler+0xbc>
 80047f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00b      	beq.n	800481c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2201      	movs	r2, #1
 800480a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004812:	f043 0201 	orr.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800481c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d011      	beq.n	800484c <HAL_UART_IRQHandler+0xec>
 8004828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00b      	beq.n	800484c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2202      	movs	r2, #2
 800483a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004842:	f043 0204 	orr.w	r2, r3, #4
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800484c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004850:	f003 0304 	and.w	r3, r3, #4
 8004854:	2b00      	cmp	r3, #0
 8004856:	d011      	beq.n	800487c <HAL_UART_IRQHandler+0x11c>
 8004858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00b      	beq.n	800487c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2204      	movs	r2, #4
 800486a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004872:	f043 0202 	orr.w	r2, r3, #2
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800487c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004880:	f003 0308 	and.w	r3, r3, #8
 8004884:	2b00      	cmp	r3, #0
 8004886:	d017      	beq.n	80048b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b00      	cmp	r3, #0
 8004892:	d105      	bne.n	80048a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004894:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004898:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00b      	beq.n	80048b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2208      	movs	r2, #8
 80048a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048ae:	f043 0208 	orr.w	r2, r3, #8
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80048b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d012      	beq.n	80048ea <HAL_UART_IRQHandler+0x18a>
 80048c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00c      	beq.n	80048ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f000 8211 	beq.w	8004d18 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80048f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048fa:	f003 0320 	and.w	r3, r3, #32
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00d      	beq.n	800491e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004906:	f003 0320 	and.w	r3, r3, #32
 800490a:	2b00      	cmp	r3, #0
 800490c:	d007      	beq.n	800491e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004924:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004932:	2b40      	cmp	r3, #64	; 0x40
 8004934:	d005      	beq.n	8004942 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800493a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800493e:	2b00      	cmp	r3, #0
 8004940:	d04f      	beq.n	80049e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fe4c 	bl	80055e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004952:	2b40      	cmp	r3, #64	; 0x40
 8004954:	d141      	bne.n	80049da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3308      	adds	r3, #8
 800495c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004960:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004964:	e853 3f00 	ldrex	r3, [r3]
 8004968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800496c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004974:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3308      	adds	r3, #8
 800497e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004982:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004986:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800498e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004992:	e841 2300 	strex	r3, r2, [r1]
 8004996:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800499a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1d9      	bne.n	8004956 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d013      	beq.n	80049d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ae:	4a13      	ldr	r2, [pc, #76]	; (80049fc <HAL_UART_IRQHandler+0x29c>)
 80049b0:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fd ffaa 	bl	8002910 <HAL_DMA_Abort_IT>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d017      	beq.n	80049f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80049cc:	4610      	mov	r0, r2
 80049ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d0:	e00f      	b.n	80049f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f9b4 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d8:	e00b      	b.n	80049f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f9b0 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e0:	e007      	b.n	80049f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f9ac 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80049f0:	e192      	b.n	8004d18 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f2:	bf00      	nop
    return;
 80049f4:	e190      	b.n	8004d18 <HAL_UART_IRQHandler+0x5b8>
 80049f6:	bf00      	nop
 80049f8:	04000120 	.word	0x04000120
 80049fc:	080056a9 	.word	0x080056a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	f040 814b 	bne.w	8004ca0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a0e:	f003 0310 	and.w	r3, r3, #16
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 8144 	beq.w	8004ca0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a1c:	f003 0310 	and.w	r3, r3, #16
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 813d 	beq.w	8004ca0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2210      	movs	r2, #16
 8004a2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	f040 80b5 	bne.w	8004ba8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 8164 	beq.w	8004d1c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	f080 815c 	bcs.w	8004d1c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	f000 8086 	beq.w	8004b86 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a86:	e853 3f00 	ldrex	r3, [r3]
 8004a8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a96:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004aa4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004aa8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aac:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004ab0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004abc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1da      	bne.n	8004a7a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3308      	adds	r3, #8
 8004aca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004acc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ace:	e853 3f00 	ldrex	r3, [r3]
 8004ad2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ad4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ad6:	f023 0301 	bic.w	r3, r3, #1
 8004ada:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3308      	adds	r3, #8
 8004ae4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004ae8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004aec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004af0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004af4:	e841 2300 	strex	r3, r2, [r1]
 8004af8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004afa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1e1      	bne.n	8004ac4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	3308      	adds	r3, #8
 8004b06:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b0a:	e853 3f00 	ldrex	r3, [r3]
 8004b0e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	3308      	adds	r3, #8
 8004b20:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b24:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b26:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b28:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b2a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b2c:	e841 2300 	strex	r3, r2, [r1]
 8004b30:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e3      	bne.n	8004b00 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b4e:	e853 3f00 	ldrex	r3, [r3]
 8004b52:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b56:	f023 0310 	bic.w	r3, r3, #16
 8004b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b68:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b6a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b70:	e841 2300 	strex	r3, r2, [r1]
 8004b74:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1e4      	bne.n	8004b46 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fd fe8c 	bl	800289e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2202      	movs	r2, #2
 8004b8a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f8d7 	bl	8004d54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ba6:	e0b9      	b.n	8004d1c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 80ab 	beq.w	8004d20 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004bca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f000 80a6 	beq.w	8004d20 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bdc:	e853 3f00 	ldrex	r3, [r3]
 8004be0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004be4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004be8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8004bf8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bfc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e4      	bne.n	8004bd4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	3308      	adds	r3, #8
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	e853 3f00 	ldrex	r3, [r3]
 8004c18:	623b      	str	r3, [r7, #32]
   return(result);
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	f023 0301 	bic.w	r3, r3, #1
 8004c20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3308      	adds	r3, #8
 8004c2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c2e:	633a      	str	r2, [r7, #48]	; 0x30
 8004c30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c36:	e841 2300 	strex	r3, r2, [r1]
 8004c3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1e3      	bne.n	8004c0a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	e853 3f00 	ldrex	r3, [r3]
 8004c62:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f023 0310 	bic.w	r3, r3, #16
 8004c6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	461a      	mov	r2, r3
 8004c74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c78:	61fb      	str	r3, [r7, #28]
 8004c7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7c:	69b9      	ldr	r1, [r7, #24]
 8004c7e:	69fa      	ldr	r2, [r7, #28]
 8004c80:	e841 2300 	strex	r3, r2, [r1]
 8004c84:	617b      	str	r3, [r7, #20]
   return(result);
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e4      	bne.n	8004c56 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c96:	4619      	mov	r1, r3
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f85b 	bl	8004d54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c9e:	e03f      	b.n	8004d20 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00e      	beq.n	8004cca <HAL_UART_IRQHandler+0x56a>
 8004cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004cc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 fed8 	bl	8005a78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cc8:	e02d      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00e      	beq.n	8004cf4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004cd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d008      	beq.n	8004cf4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01c      	beq.n	8004d24 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	4798      	blx	r3
    }
    return;
 8004cf2:	e017      	b.n	8004d24 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d012      	beq.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
 8004d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00c      	beq.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 fce1 	bl	80056d4 <UART_EndTransmit_IT>
    return;
 8004d12:	e008      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004d14:	bf00      	nop
 8004d16:	e006      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004d18:	bf00      	nop
 8004d1a:	e004      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004d1c:	bf00      	nop
 8004d1e:	e002      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004d20:	bf00      	nop
 8004d22:	e000      	b.n	8004d26 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004d24:	bf00      	nop
  }

}
 8004d26:	37e8      	adds	r7, #232	; 0xe8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b088      	sub	sp, #32
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	431a      	orrs	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d9a:	f023 030c 	bic.w	r3, r3, #12
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	6979      	ldr	r1, [r7, #20]
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4aa7      	ldr	r2, [pc, #668]	; (8005084 <UART_SetConfig+0x318>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d120      	bne.n	8004e2e <UART_SetConfig+0xc2>
 8004dec:	4ba6      	ldr	r3, [pc, #664]	; (8005088 <UART_SetConfig+0x31c>)
 8004dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df0:	f003 0303 	and.w	r3, r3, #3
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d817      	bhi.n	8004e28 <UART_SetConfig+0xbc>
 8004df8:	a201      	add	r2, pc, #4	; (adr r2, 8004e00 <UART_SetConfig+0x94>)
 8004dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfe:	bf00      	nop
 8004e00:	08004e11 	.word	0x08004e11
 8004e04:	08004e1d 	.word	0x08004e1d
 8004e08:	08004e23 	.word	0x08004e23
 8004e0c:	08004e17 	.word	0x08004e17
 8004e10:	2301      	movs	r3, #1
 8004e12:	77fb      	strb	r3, [r7, #31]
 8004e14:	e0b5      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e16:	2302      	movs	r3, #2
 8004e18:	77fb      	strb	r3, [r7, #31]
 8004e1a:	e0b2      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e1c:	2304      	movs	r3, #4
 8004e1e:	77fb      	strb	r3, [r7, #31]
 8004e20:	e0af      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e22:	2308      	movs	r3, #8
 8004e24:	77fb      	strb	r3, [r7, #31]
 8004e26:	e0ac      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e28:	2310      	movs	r3, #16
 8004e2a:	77fb      	strb	r3, [r7, #31]
 8004e2c:	e0a9      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a96      	ldr	r2, [pc, #600]	; (800508c <UART_SetConfig+0x320>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d124      	bne.n	8004e82 <UART_SetConfig+0x116>
 8004e38:	4b93      	ldr	r3, [pc, #588]	; (8005088 <UART_SetConfig+0x31c>)
 8004e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e40:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e44:	d011      	beq.n	8004e6a <UART_SetConfig+0xfe>
 8004e46:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e4a:	d817      	bhi.n	8004e7c <UART_SetConfig+0x110>
 8004e4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e50:	d011      	beq.n	8004e76 <UART_SetConfig+0x10a>
 8004e52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e56:	d811      	bhi.n	8004e7c <UART_SetConfig+0x110>
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <UART_SetConfig+0xf8>
 8004e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e60:	d006      	beq.n	8004e70 <UART_SetConfig+0x104>
 8004e62:	e00b      	b.n	8004e7c <UART_SetConfig+0x110>
 8004e64:	2300      	movs	r3, #0
 8004e66:	77fb      	strb	r3, [r7, #31]
 8004e68:	e08b      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	77fb      	strb	r3, [r7, #31]
 8004e6e:	e088      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e70:	2304      	movs	r3, #4
 8004e72:	77fb      	strb	r3, [r7, #31]
 8004e74:	e085      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e76:	2308      	movs	r3, #8
 8004e78:	77fb      	strb	r3, [r7, #31]
 8004e7a:	e082      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e7c:	2310      	movs	r3, #16
 8004e7e:	77fb      	strb	r3, [r7, #31]
 8004e80:	e07f      	b.n	8004f82 <UART_SetConfig+0x216>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a82      	ldr	r2, [pc, #520]	; (8005090 <UART_SetConfig+0x324>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d124      	bne.n	8004ed6 <UART_SetConfig+0x16a>
 8004e8c:	4b7e      	ldr	r3, [pc, #504]	; (8005088 <UART_SetConfig+0x31c>)
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e90:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004e94:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e98:	d011      	beq.n	8004ebe <UART_SetConfig+0x152>
 8004e9a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e9e:	d817      	bhi.n	8004ed0 <UART_SetConfig+0x164>
 8004ea0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ea4:	d011      	beq.n	8004eca <UART_SetConfig+0x15e>
 8004ea6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004eaa:	d811      	bhi.n	8004ed0 <UART_SetConfig+0x164>
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <UART_SetConfig+0x14c>
 8004eb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004eb4:	d006      	beq.n	8004ec4 <UART_SetConfig+0x158>
 8004eb6:	e00b      	b.n	8004ed0 <UART_SetConfig+0x164>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	77fb      	strb	r3, [r7, #31]
 8004ebc:	e061      	b.n	8004f82 <UART_SetConfig+0x216>
 8004ebe:	2302      	movs	r3, #2
 8004ec0:	77fb      	strb	r3, [r7, #31]
 8004ec2:	e05e      	b.n	8004f82 <UART_SetConfig+0x216>
 8004ec4:	2304      	movs	r3, #4
 8004ec6:	77fb      	strb	r3, [r7, #31]
 8004ec8:	e05b      	b.n	8004f82 <UART_SetConfig+0x216>
 8004eca:	2308      	movs	r3, #8
 8004ecc:	77fb      	strb	r3, [r7, #31]
 8004ece:	e058      	b.n	8004f82 <UART_SetConfig+0x216>
 8004ed0:	2310      	movs	r3, #16
 8004ed2:	77fb      	strb	r3, [r7, #31]
 8004ed4:	e055      	b.n	8004f82 <UART_SetConfig+0x216>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a6e      	ldr	r2, [pc, #440]	; (8005094 <UART_SetConfig+0x328>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d124      	bne.n	8004f2a <UART_SetConfig+0x1be>
 8004ee0:	4b69      	ldr	r3, [pc, #420]	; (8005088 <UART_SetConfig+0x31c>)
 8004ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004ee8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004eec:	d011      	beq.n	8004f12 <UART_SetConfig+0x1a6>
 8004eee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ef2:	d817      	bhi.n	8004f24 <UART_SetConfig+0x1b8>
 8004ef4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ef8:	d011      	beq.n	8004f1e <UART_SetConfig+0x1b2>
 8004efa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004efe:	d811      	bhi.n	8004f24 <UART_SetConfig+0x1b8>
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <UART_SetConfig+0x1a0>
 8004f04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f08:	d006      	beq.n	8004f18 <UART_SetConfig+0x1ac>
 8004f0a:	e00b      	b.n	8004f24 <UART_SetConfig+0x1b8>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	77fb      	strb	r3, [r7, #31]
 8004f10:	e037      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f12:	2302      	movs	r3, #2
 8004f14:	77fb      	strb	r3, [r7, #31]
 8004f16:	e034      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f18:	2304      	movs	r3, #4
 8004f1a:	77fb      	strb	r3, [r7, #31]
 8004f1c:	e031      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f1e:	2308      	movs	r3, #8
 8004f20:	77fb      	strb	r3, [r7, #31]
 8004f22:	e02e      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f24:	2310      	movs	r3, #16
 8004f26:	77fb      	strb	r3, [r7, #31]
 8004f28:	e02b      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a5a      	ldr	r2, [pc, #360]	; (8005098 <UART_SetConfig+0x32c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d124      	bne.n	8004f7e <UART_SetConfig+0x212>
 8004f34:	4b54      	ldr	r3, [pc, #336]	; (8005088 <UART_SetConfig+0x31c>)
 8004f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f38:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004f3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f40:	d011      	beq.n	8004f66 <UART_SetConfig+0x1fa>
 8004f42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f46:	d817      	bhi.n	8004f78 <UART_SetConfig+0x20c>
 8004f48:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f4c:	d011      	beq.n	8004f72 <UART_SetConfig+0x206>
 8004f4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f52:	d811      	bhi.n	8004f78 <UART_SetConfig+0x20c>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <UART_SetConfig+0x1f4>
 8004f58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f5c:	d006      	beq.n	8004f6c <UART_SetConfig+0x200>
 8004f5e:	e00b      	b.n	8004f78 <UART_SetConfig+0x20c>
 8004f60:	2300      	movs	r3, #0
 8004f62:	77fb      	strb	r3, [r7, #31]
 8004f64:	e00d      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f66:	2302      	movs	r3, #2
 8004f68:	77fb      	strb	r3, [r7, #31]
 8004f6a:	e00a      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	77fb      	strb	r3, [r7, #31]
 8004f70:	e007      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f72:	2308      	movs	r3, #8
 8004f74:	77fb      	strb	r3, [r7, #31]
 8004f76:	e004      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f78:	2310      	movs	r3, #16
 8004f7a:	77fb      	strb	r3, [r7, #31]
 8004f7c:	e001      	b.n	8004f82 <UART_SetConfig+0x216>
 8004f7e:	2310      	movs	r3, #16
 8004f80:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8a:	d15b      	bne.n	8005044 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004f8c:	7ffb      	ldrb	r3, [r7, #31]
 8004f8e:	2b08      	cmp	r3, #8
 8004f90:	d827      	bhi.n	8004fe2 <UART_SetConfig+0x276>
 8004f92:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <UART_SetConfig+0x22c>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fbd 	.word	0x08004fbd
 8004f9c:	08004fc5 	.word	0x08004fc5
 8004fa0:	08004fcd 	.word	0x08004fcd
 8004fa4:	08004fe3 	.word	0x08004fe3
 8004fa8:	08004fd3 	.word	0x08004fd3
 8004fac:	08004fe3 	.word	0x08004fe3
 8004fb0:	08004fe3 	.word	0x08004fe3
 8004fb4:	08004fe3 	.word	0x08004fe3
 8004fb8:	08004fdb 	.word	0x08004fdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7ff f8c0 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 8004fc0:	61b8      	str	r0, [r7, #24]
        break;
 8004fc2:	e013      	b.n	8004fec <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fc4:	f7ff f8de 	bl	8004184 <HAL_RCC_GetPCLK2Freq>
 8004fc8:	61b8      	str	r0, [r7, #24]
        break;
 8004fca:	e00f      	b.n	8004fec <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fcc:	4b33      	ldr	r3, [pc, #204]	; (800509c <UART_SetConfig+0x330>)
 8004fce:	61bb      	str	r3, [r7, #24]
        break;
 8004fd0:	e00c      	b.n	8004fec <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fd2:	f7ff f83f 	bl	8004054 <HAL_RCC_GetSysClockFreq>
 8004fd6:	61b8      	str	r0, [r7, #24]
        break;
 8004fd8:	e008      	b.n	8004fec <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fde:	61bb      	str	r3, [r7, #24]
        break;
 8004fe0:	e004      	b.n	8004fec <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	77bb      	strb	r3, [r7, #30]
        break;
 8004fea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f000 8082 	beq.w	80050f8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	005a      	lsls	r2, r3, #1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	085b      	lsrs	r3, r3, #1
 8004ffe:	441a      	add	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	fbb2 f3f3 	udiv	r3, r2, r3
 8005008:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	2b0f      	cmp	r3, #15
 800500e:	d916      	bls.n	800503e <UART_SetConfig+0x2d2>
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005016:	d212      	bcs.n	800503e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	b29b      	uxth	r3, r3
 800501c:	f023 030f 	bic.w	r3, r3, #15
 8005020:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	b29b      	uxth	r3, r3
 8005028:	f003 0307 	and.w	r3, r3, #7
 800502c:	b29a      	uxth	r2, r3
 800502e:	89fb      	ldrh	r3, [r7, #14]
 8005030:	4313      	orrs	r3, r2
 8005032:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	89fa      	ldrh	r2, [r7, #14]
 800503a:	60da      	str	r2, [r3, #12]
 800503c:	e05c      	b.n	80050f8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	77bb      	strb	r3, [r7, #30]
 8005042:	e059      	b.n	80050f8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005044:	7ffb      	ldrb	r3, [r7, #31]
 8005046:	2b08      	cmp	r3, #8
 8005048:	d835      	bhi.n	80050b6 <UART_SetConfig+0x34a>
 800504a:	a201      	add	r2, pc, #4	; (adr r2, 8005050 <UART_SetConfig+0x2e4>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	08005075 	.word	0x08005075
 8005054:	0800507d 	.word	0x0800507d
 8005058:	080050a1 	.word	0x080050a1
 800505c:	080050b7 	.word	0x080050b7
 8005060:	080050a7 	.word	0x080050a7
 8005064:	080050b7 	.word	0x080050b7
 8005068:	080050b7 	.word	0x080050b7
 800506c:	080050b7 	.word	0x080050b7
 8005070:	080050af 	.word	0x080050af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005074:	f7ff f864 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 8005078:	61b8      	str	r0, [r7, #24]
        break;
 800507a:	e021      	b.n	80050c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800507c:	f7ff f882 	bl	8004184 <HAL_RCC_GetPCLK2Freq>
 8005080:	61b8      	str	r0, [r7, #24]
        break;
 8005082:	e01d      	b.n	80050c0 <UART_SetConfig+0x354>
 8005084:	40013800 	.word	0x40013800
 8005088:	40021000 	.word	0x40021000
 800508c:	40004400 	.word	0x40004400
 8005090:	40004800 	.word	0x40004800
 8005094:	40004c00 	.word	0x40004c00
 8005098:	40005000 	.word	0x40005000
 800509c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a0:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <UART_SetConfig+0x3a4>)
 80050a2:	61bb      	str	r3, [r7, #24]
        break;
 80050a4:	e00c      	b.n	80050c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050a6:	f7fe ffd5 	bl	8004054 <HAL_RCC_GetSysClockFreq>
 80050aa:	61b8      	str	r0, [r7, #24]
        break;
 80050ac:	e008      	b.n	80050c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050b2:	61bb      	str	r3, [r7, #24]
        break;
 80050b4:	e004      	b.n	80050c0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	77bb      	strb	r3, [r7, #30]
        break;
 80050be:	bf00      	nop
    }

    if (pclk != 0U)
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d018      	beq.n	80050f8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	085a      	lsrs	r2, r3, #1
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	441a      	add	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b0f      	cmp	r3, #15
 80050de:	d909      	bls.n	80050f4 <UART_SetConfig+0x388>
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e6:	d205      	bcs.n	80050f4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60da      	str	r2, [r3, #12]
 80050f2:	e001      	b.n	80050f8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005104:	7fbb      	ldrb	r3, [r7, #30]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	007a1200 	.word	0x007a1200

08005114 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	f003 0304 	and.w	r3, r3, #4
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005186:	f003 0308 	and.w	r3, r3, #8
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	f003 0320 	and.w	r3, r3, #32
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01a      	beq.n	800522a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005212:	d10a      	bne.n	800522a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	430a      	orrs	r2, r1
 800524a:	605a      	str	r2, [r3, #4]
  }
}
 800524c:	bf00      	nop
 800524e:	370c      	adds	r7, #12
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b098      	sub	sp, #96	; 0x60
 800525c:	af02      	add	r7, sp, #8
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005268:	f7fd f9fc 	bl	8002664 <HAL_GetTick>
 800526c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b08      	cmp	r3, #8
 800527a:	d12e      	bne.n	80052da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800527c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005284:	2200      	movs	r2, #0
 8005286:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f88c 	bl	80053a8 <UART_WaitOnFlagUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d021      	beq.n	80052da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529e:	e853 3f00 	ldrex	r3, [r3]
 80052a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052aa:	653b      	str	r3, [r7, #80]	; 0x50
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	461a      	mov	r2, r3
 80052b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052b4:	647b      	str	r3, [r7, #68]	; 0x44
 80052b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052bc:	e841 2300 	strex	r3, r2, [r1]
 80052c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1e6      	bne.n	8005296 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2220      	movs	r2, #32
 80052cc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e062      	b.n	80053a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b04      	cmp	r3, #4
 80052e6:	d149      	bne.n	800537c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052f0:	2200      	movs	r2, #0
 80052f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f856 	bl	80053a8 <UART_WaitOnFlagUntilTimeout>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d03c      	beq.n	800537c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	623b      	str	r3, [r7, #32]
   return(result);
 8005310:	6a3b      	ldr	r3, [r7, #32]
 8005312:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005316:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	461a      	mov	r2, r3
 800531e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005320:	633b      	str	r3, [r7, #48]	; 0x30
 8005322:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005326:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005328:	e841 2300 	strex	r3, r2, [r1]
 800532c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800532e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e6      	bne.n	8005302 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3308      	adds	r3, #8
 800533a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	e853 3f00 	ldrex	r3, [r3]
 8005342:	60fb      	str	r3, [r7, #12]
   return(result);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0301 	bic.w	r3, r3, #1
 800534a:	64bb      	str	r3, [r7, #72]	; 0x48
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3308      	adds	r3, #8
 8005352:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005354:	61fa      	str	r2, [r7, #28]
 8005356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	69b9      	ldr	r1, [r7, #24]
 800535a:	69fa      	ldr	r2, [r7, #28]
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	617b      	str	r3, [r7, #20]
   return(result);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e5      	bne.n	8005334 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e011      	b.n	80053a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2220      	movs	r2, #32
 8005386:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3758      	adds	r7, #88	; 0x58
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	603b      	str	r3, [r7, #0]
 80053b4:	4613      	mov	r3, r2
 80053b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b8:	e049      	b.n	800544e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c0:	d045      	beq.n	800544e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fd f94f 	bl	8002664 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e048      	b.n	800546e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d031      	beq.n	800544e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d110      	bne.n	800541a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2208      	movs	r2, #8
 80053fe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f8ed 	bl	80055e0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2208      	movs	r2, #8
 800540a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e029      	b.n	800546e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69db      	ldr	r3, [r3, #28]
 8005420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005428:	d111      	bne.n	800544e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005432:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 f8d3 	bl	80055e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2220      	movs	r2, #32
 800543e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e00f      	b.n	800546e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	69da      	ldr	r2, [r3, #28]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4013      	ands	r3, r2
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	429a      	cmp	r2, r3
 800545c:	bf0c      	ite	eq
 800545e:	2301      	moveq	r3, #1
 8005460:	2300      	movne	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	461a      	mov	r2, r3
 8005466:	79fb      	ldrb	r3, [r7, #7]
 8005468:	429a      	cmp	r2, r3
 800546a:	d0a6      	beq.n	80053ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005478:	b480      	push	{r7}
 800547a:	b097      	sub	sp, #92	; 0x5c
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	4613      	mov	r3, r2
 8005484:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	88fa      	ldrh	r2, [r7, #6]
 8005490:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	88fa      	ldrh	r2, [r7, #6]
 8005498:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054aa:	d10e      	bne.n	80054ca <UART_Start_Receive_IT+0x52>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d105      	bne.n	80054c0 <UART_Start_Receive_IT+0x48>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80054ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054be:	e01a      	b.n	80054f6 <UART_Start_Receive_IT+0x7e>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	22ff      	movs	r2, #255	; 0xff
 80054c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054c8:	e015      	b.n	80054f6 <UART_Start_Receive_IT+0x7e>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10d      	bne.n	80054ee <UART_Start_Receive_IT+0x76>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d104      	bne.n	80054e4 <UART_Start_Receive_IT+0x6c>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	22ff      	movs	r2, #255	; 0xff
 80054de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054e2:	e008      	b.n	80054f6 <UART_Start_Receive_IT+0x7e>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	227f      	movs	r2, #127	; 0x7f
 80054e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054ec:	e003      	b.n	80054f6 <UART_Start_Receive_IT+0x7e>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2222      	movs	r2, #34	; 0x22
 8005502:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3308      	adds	r3, #8
 800550c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005518:	f043 0301 	orr.w	r3, r3, #1
 800551c:	657b      	str	r3, [r7, #84]	; 0x54
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3308      	adds	r3, #8
 8005524:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005526:	64ba      	str	r2, [r7, #72]	; 0x48
 8005528:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800552c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800552e:	e841 2300 	strex	r3, r2, [r1]
 8005532:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1e5      	bne.n	8005506 <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005542:	d107      	bne.n	8005554 <UART_Start_Receive_IT+0xdc>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d103      	bne.n	8005554 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	4a22      	ldr	r2, [pc, #136]	; (80055d8 <UART_Start_Receive_IT+0x160>)
 8005550:	669a      	str	r2, [r3, #104]	; 0x68
 8005552:	e002      	b.n	800555a <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	4a21      	ldr	r2, [pc, #132]	; (80055dc <UART_Start_Receive_IT+0x164>)
 8005558:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d019      	beq.n	8005596 <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556a:	e853 3f00 	ldrex	r3, [r3]
 800556e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005576:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	461a      	mov	r2, r3
 800557e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005580:	637b      	str	r3, [r7, #52]	; 0x34
 8005582:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005584:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005586:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005588:	e841 2300 	strex	r3, r2, [r1]
 800558c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1e6      	bne.n	8005562 <UART_Start_Receive_IT+0xea>
 8005594:	e018      	b.n	80055c8 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	613b      	str	r3, [r7, #16]
   return(result);
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	f043 0320 	orr.w	r3, r3, #32
 80055aa:	653b      	str	r3, [r7, #80]	; 0x50
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	69f9      	ldr	r1, [r7, #28]
 80055ba:	6a3a      	ldr	r2, [r7, #32]
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	375c      	adds	r7, #92	; 0x5c
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	080058d1 	.word	0x080058d1
 80055dc:	08005729 	.word	0x08005729

080055e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b095      	sub	sp, #84	; 0x54
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80055f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005606:	643b      	str	r3, [r7, #64]	; 0x40
 8005608:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800560c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800560e:	e841 2300 	strex	r3, r2, [r1]
 8005612:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1e6      	bne.n	80055e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	3308      	adds	r3, #8
 8005620:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	e853 3f00 	ldrex	r3, [r3]
 8005628:	61fb      	str	r3, [r7, #28]
   return(result);
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	f023 0301 	bic.w	r3, r3, #1
 8005630:	64bb      	str	r3, [r7, #72]	; 0x48
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	3308      	adds	r3, #8
 8005638:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800563a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800563c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005640:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005642:	e841 2300 	strex	r3, r2, [r1]
 8005646:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1e5      	bne.n	800561a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005652:	2b01      	cmp	r3, #1
 8005654:	d118      	bne.n	8005688 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	e853 3f00 	ldrex	r3, [r3]
 8005662:	60bb      	str	r3, [r7, #8]
   return(result);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f023 0310 	bic.w	r3, r3, #16
 800566a:	647b      	str	r3, [r7, #68]	; 0x44
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	461a      	mov	r2, r3
 8005672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005674:	61bb      	str	r3, [r7, #24]
 8005676:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	6979      	ldr	r1, [r7, #20]
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	e841 2300 	strex	r3, r2, [r1]
 8005680:	613b      	str	r3, [r7, #16]
   return(result);
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1e6      	bne.n	8005656 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2220      	movs	r2, #32
 800568c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800569c:	bf00      	nop
 800569e:	3754      	adds	r7, #84	; 0x54
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f7ff fb3a 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056cc:	bf00      	nop
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b088      	sub	sp, #32
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056f0:	61fb      	str	r3, [r7, #28]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	61bb      	str	r3, [r7, #24]
 80056fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	6979      	ldr	r1, [r7, #20]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	613b      	str	r3, [r7, #16]
   return(result);
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e6      	bne.n	80056dc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff fb06 	bl	8004d2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005720:	bf00      	nop
 8005722:	3720      	adds	r7, #32
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b09c      	sub	sp, #112	; 0x70
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005736:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005740:	2b22      	cmp	r3, #34	; 0x22
 8005742:	f040 80b9 	bne.w	80058b8 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800574c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005750:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005754:	b2d9      	uxtb	r1, r3
 8005756:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800575a:	b2da      	uxtb	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005760:	400a      	ands	r2, r1
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	f040 809c 	bne.w	80058c8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800579e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80057ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80057b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e6      	bne.n	8005790 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3308      	adds	r3, #8
 80057c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057cc:	e853 3f00 	ldrex	r3, [r3]
 80057d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057d4:	f023 0301 	bic.w	r3, r3, #1
 80057d8:	667b      	str	r3, [r7, #100]	; 0x64
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	3308      	adds	r3, #8
 80057e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80057e2:	647a      	str	r2, [r7, #68]	; 0x44
 80057e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057ea:	e841 2300 	strex	r3, r2, [r1]
 80057ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1e5      	bne.n	80057c2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2220      	movs	r2, #32
 80057fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d018      	beq.n	800584a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	623b      	str	r3, [r7, #32]
   return(result);
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800582c:	663b      	str	r3, [r7, #96]	; 0x60
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005836:	633b      	str	r3, [r7, #48]	; 0x30
 8005838:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800583c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e6      	bne.n	8005818 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800584e:	2b01      	cmp	r3, #1
 8005850:	d12e      	bne.n	80058b0 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	60fb      	str	r3, [r7, #12]
   return(result);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f023 0310 	bic.w	r3, r3, #16
 800586c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005876:	61fb      	str	r3, [r7, #28]
 8005878:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	69b9      	ldr	r1, [r7, #24]
 800587c:	69fa      	ldr	r2, [r7, #28]
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	617b      	str	r3, [r7, #20]
   return(result);
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e6      	bne.n	8005858 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	69db      	ldr	r3, [r3, #28]
 8005890:	f003 0310 	and.w	r3, r3, #16
 8005894:	2b10      	cmp	r3, #16
 8005896:	d103      	bne.n	80058a0 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2210      	movs	r2, #16
 800589e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80058a6:	4619      	mov	r1, r3
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fa53 	bl	8004d54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80058ae:	e00b      	b.n	80058c8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f7fc f887 	bl	80019c4 <HAL_UART_RxCpltCallback>
}
 80058b6:	e007      	b.n	80058c8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699a      	ldr	r2, [r3, #24]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0208 	orr.w	r2, r2, #8
 80058c6:	619a      	str	r2, [r3, #24]
}
 80058c8:	bf00      	nop
 80058ca:	3770      	adds	r7, #112	; 0x70
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b09c      	sub	sp, #112	; 0x70
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80058de:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058e8:	2b22      	cmp	r3, #34	; 0x22
 80058ea:	f040 80b9 	bne.w	8005a60 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80058f4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058fc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80058fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005902:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005906:	4013      	ands	r3, r2
 8005908:	b29a      	uxth	r2, r3
 800590a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800590c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005912:	1c9a      	adds	r2, r3, #2
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b01      	subs	r3, #1
 8005922:	b29a      	uxth	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005930:	b29b      	uxth	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	f040 809c 	bne.w	8005a70 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005940:	e853 3f00 	ldrex	r3, [r3]
 8005944:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005948:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800594c:	667b      	str	r3, [r7, #100]	; 0x64
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	461a      	mov	r2, r3
 8005954:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005956:	657b      	str	r3, [r7, #84]	; 0x54
 8005958:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800595c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800595e:	e841 2300 	strex	r3, r2, [r1]
 8005962:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005964:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1e6      	bne.n	8005938 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3308      	adds	r3, #8
 8005970:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005974:	e853 3f00 	ldrex	r3, [r3]
 8005978:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597c:	f023 0301 	bic.w	r3, r3, #1
 8005980:	663b      	str	r3, [r7, #96]	; 0x60
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	3308      	adds	r3, #8
 8005988:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800598a:	643a      	str	r2, [r7, #64]	; 0x40
 800598c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005990:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1e5      	bne.n	800596a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d018      	beq.n	80059f2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80059d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	461a      	mov	r2, r3
 80059dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059e0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059e6:	e841 2300 	strex	r3, r2, [r1]
 80059ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1e6      	bne.n	80059c0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d12e      	bne.n	8005a58 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f023 0310 	bic.w	r3, r3, #16
 8005a14:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a1e:	61bb      	str	r3, [r7, #24]
 8005a20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6979      	ldr	r1, [r7, #20]
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e6      	bne.n	8005a00 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69db      	ldr	r3, [r3, #28]
 8005a38:	f003 0310 	and.w	r3, r3, #16
 8005a3c:	2b10      	cmp	r3, #16
 8005a3e:	d103      	bne.n	8005a48 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2210      	movs	r2, #16
 8005a46:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f7ff f97f 	bl	8004d54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a56:	e00b      	b.n	8005a70 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f7fb ffb3 	bl	80019c4 <HAL_UART_RxCpltCallback>
}
 8005a5e:	e007      	b.n	8005a70 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0208 	orr.w	r2, r2, #8
 8005a6e:	619a      	str	r2, [r3, #24]
}
 8005a70:	bf00      	nop
 8005a72:	3770      	adds	r7, #112	; 0x70
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <atof>:
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	f000 becd 	b.w	800682c <strtod>

08005a92 <atoi>:
 8005a92:	220a      	movs	r2, #10
 8005a94:	2100      	movs	r1, #0
 8005a96:	f000 bf57 	b.w	8006948 <strtol>
	...

08005a9c <gcvt>:
 8005a9c:	b530      	push	{r4, r5, lr}
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	b085      	sub	sp, #20
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	4605      	mov	r5, r0
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	ec51 0b10 	vmov	r0, r1, d0
 8005aac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005ab0:	f7fb f814 	bl	8000adc <__aeabi_dcmplt>
 8005ab4:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005ab8:	4622      	mov	r2, r4
 8005aba:	b118      	cbz	r0, 8005ac4 <gcvt+0x28>
 8005abc:	232d      	movs	r3, #45	; 0x2d
 8005abe:	f802 3b01 	strb.w	r3, [r2], #1
 8005ac2:	3d01      	subs	r5, #1
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	4806      	ldr	r0, [pc, #24]	; (8005ae0 <gcvt+0x44>)
 8005ac8:	9300      	str	r3, [sp, #0]
 8005aca:	4629      	mov	r1, r5
 8005acc:	2367      	movs	r3, #103	; 0x67
 8005ace:	6800      	ldr	r0, [r0, #0]
 8005ad0:	f000 ffbe 	bl	8006a50 <_gcvt>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	bf14      	ite	ne
 8005ad8:	4620      	movne	r0, r4
 8005ada:	2000      	moveq	r0, #0
 8005adc:	b005      	add	sp, #20
 8005ade:	bd30      	pop	{r4, r5, pc}
 8005ae0:	20000018 	.word	0x20000018

08005ae4 <__errno>:
 8005ae4:	4b01      	ldr	r3, [pc, #4]	; (8005aec <__errno+0x8>)
 8005ae6:	6818      	ldr	r0, [r3, #0]
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000018 	.word	0x20000018

08005af0 <__libc_init_array>:
 8005af0:	b570      	push	{r4, r5, r6, lr}
 8005af2:	4d0d      	ldr	r5, [pc, #52]	; (8005b28 <__libc_init_array+0x38>)
 8005af4:	4c0d      	ldr	r4, [pc, #52]	; (8005b2c <__libc_init_array+0x3c>)
 8005af6:	1b64      	subs	r4, r4, r5
 8005af8:	10a4      	asrs	r4, r4, #2
 8005afa:	2600      	movs	r6, #0
 8005afc:	42a6      	cmp	r6, r4
 8005afe:	d109      	bne.n	8005b14 <__libc_init_array+0x24>
 8005b00:	4d0b      	ldr	r5, [pc, #44]	; (8005b30 <__libc_init_array+0x40>)
 8005b02:	4c0c      	ldr	r4, [pc, #48]	; (8005b34 <__libc_init_array+0x44>)
 8005b04:	f004 f930 	bl	8009d68 <_init>
 8005b08:	1b64      	subs	r4, r4, r5
 8005b0a:	10a4      	asrs	r4, r4, #2
 8005b0c:	2600      	movs	r6, #0
 8005b0e:	42a6      	cmp	r6, r4
 8005b10:	d105      	bne.n	8005b1e <__libc_init_array+0x2e>
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b18:	4798      	blx	r3
 8005b1a:	3601      	adds	r6, #1
 8005b1c:	e7ee      	b.n	8005afc <__libc_init_array+0xc>
 8005b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b22:	4798      	blx	r3
 8005b24:	3601      	adds	r6, #1
 8005b26:	e7f2      	b.n	8005b0e <__libc_init_array+0x1e>
 8005b28:	0800a258 	.word	0x0800a258
 8005b2c:	0800a258 	.word	0x0800a258
 8005b30:	0800a258 	.word	0x0800a258
 8005b34:	0800a25c 	.word	0x0800a25c

08005b38 <memcpy>:
 8005b38:	440a      	add	r2, r1
 8005b3a:	4291      	cmp	r1, r2
 8005b3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b40:	d100      	bne.n	8005b44 <memcpy+0xc>
 8005b42:	4770      	bx	lr
 8005b44:	b510      	push	{r4, lr}
 8005b46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b4e:	4291      	cmp	r1, r2
 8005b50:	d1f9      	bne.n	8005b46 <memcpy+0xe>
 8005b52:	bd10      	pop	{r4, pc}

08005b54 <memset>:
 8005b54:	4402      	add	r2, r0
 8005b56:	4603      	mov	r3, r0
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d100      	bne.n	8005b5e <memset+0xa>
 8005b5c:	4770      	bx	lr
 8005b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b62:	e7f9      	b.n	8005b58 <memset+0x4>

08005b64 <siprintf>:
 8005b64:	b40e      	push	{r1, r2, r3}
 8005b66:	b500      	push	{lr}
 8005b68:	b09c      	sub	sp, #112	; 0x70
 8005b6a:	ab1d      	add	r3, sp, #116	; 0x74
 8005b6c:	9002      	str	r0, [sp, #8]
 8005b6e:	9006      	str	r0, [sp, #24]
 8005b70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b74:	4809      	ldr	r0, [pc, #36]	; (8005b9c <siprintf+0x38>)
 8005b76:	9107      	str	r1, [sp, #28]
 8005b78:	9104      	str	r1, [sp, #16]
 8005b7a:	4909      	ldr	r1, [pc, #36]	; (8005ba0 <siprintf+0x3c>)
 8005b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b80:	9105      	str	r1, [sp, #20]
 8005b82:	6800      	ldr	r0, [r0, #0]
 8005b84:	9301      	str	r3, [sp, #4]
 8005b86:	a902      	add	r1, sp, #8
 8005b88:	f002 f9b8 	bl	8007efc <_svfiprintf_r>
 8005b8c:	9b02      	ldr	r3, [sp, #8]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	701a      	strb	r2, [r3, #0]
 8005b92:	b01c      	add	sp, #112	; 0x70
 8005b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b98:	b003      	add	sp, #12
 8005b9a:	4770      	bx	lr
 8005b9c:	20000018 	.word	0x20000018
 8005ba0:	ffff0208 	.word	0xffff0208

08005ba4 <strchr>:
 8005ba4:	b2c9      	uxtb	r1, r1
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bac:	b11a      	cbz	r2, 8005bb6 <strchr+0x12>
 8005bae:	428a      	cmp	r2, r1
 8005bb0:	d1f9      	bne.n	8005ba6 <strchr+0x2>
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	4770      	bx	lr
 8005bb6:	2900      	cmp	r1, #0
 8005bb8:	bf18      	it	ne
 8005bba:	2300      	movne	r3, #0
 8005bbc:	e7f9      	b.n	8005bb2 <strchr+0xe>

08005bbe <strncpy>:
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	3901      	subs	r1, #1
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	b132      	cbz	r2, 8005bd4 <strncpy+0x16>
 8005bc6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005bca:	f803 4b01 	strb.w	r4, [r3], #1
 8005bce:	3a01      	subs	r2, #1
 8005bd0:	2c00      	cmp	r4, #0
 8005bd2:	d1f7      	bne.n	8005bc4 <strncpy+0x6>
 8005bd4:	441a      	add	r2, r3
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d100      	bne.n	8005bde <strncpy+0x20>
 8005bdc:	bd10      	pop	{r4, pc}
 8005bde:	f803 1b01 	strb.w	r1, [r3], #1
 8005be2:	e7f9      	b.n	8005bd8 <strncpy+0x1a>

08005be4 <sulp>:
 8005be4:	b570      	push	{r4, r5, r6, lr}
 8005be6:	4604      	mov	r4, r0
 8005be8:	460d      	mov	r5, r1
 8005bea:	ec45 4b10 	vmov	d0, r4, r5
 8005bee:	4616      	mov	r6, r2
 8005bf0:	f001 fee2 	bl	80079b8 <__ulp>
 8005bf4:	ec51 0b10 	vmov	r0, r1, d0
 8005bf8:	b17e      	cbz	r6, 8005c1a <sulp+0x36>
 8005bfa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005bfe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	dd09      	ble.n	8005c1a <sulp+0x36>
 8005c06:	051b      	lsls	r3, r3, #20
 8005c08:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005c0c:	2400      	movs	r4, #0
 8005c0e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005c12:	4622      	mov	r2, r4
 8005c14:	462b      	mov	r3, r5
 8005c16:	f7fa fcef 	bl	80005f8 <__aeabi_dmul>
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}
 8005c1c:	0000      	movs	r0, r0
	...

08005c20 <_strtod_l>:
 8005c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c24:	ed2d 8b02 	vpush	{d8}
 8005c28:	b09d      	sub	sp, #116	; 0x74
 8005c2a:	461f      	mov	r7, r3
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	9318      	str	r3, [sp, #96]	; 0x60
 8005c30:	4ba2      	ldr	r3, [pc, #648]	; (8005ebc <_strtod_l+0x29c>)
 8005c32:	9213      	str	r2, [sp, #76]	; 0x4c
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	9305      	str	r3, [sp, #20]
 8005c38:	4604      	mov	r4, r0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	4688      	mov	r8, r1
 8005c3e:	f7fa fac7 	bl	80001d0 <strlen>
 8005c42:	f04f 0a00 	mov.w	sl, #0
 8005c46:	4605      	mov	r5, r0
 8005c48:	f04f 0b00 	mov.w	fp, #0
 8005c4c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c52:	781a      	ldrb	r2, [r3, #0]
 8005c54:	2a2b      	cmp	r2, #43	; 0x2b
 8005c56:	d04e      	beq.n	8005cf6 <_strtod_l+0xd6>
 8005c58:	d83b      	bhi.n	8005cd2 <_strtod_l+0xb2>
 8005c5a:	2a0d      	cmp	r2, #13
 8005c5c:	d834      	bhi.n	8005cc8 <_strtod_l+0xa8>
 8005c5e:	2a08      	cmp	r2, #8
 8005c60:	d834      	bhi.n	8005ccc <_strtod_l+0xac>
 8005c62:	2a00      	cmp	r2, #0
 8005c64:	d03e      	beq.n	8005ce4 <_strtod_l+0xc4>
 8005c66:	2300      	movs	r3, #0
 8005c68:	930a      	str	r3, [sp, #40]	; 0x28
 8005c6a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005c6c:	7833      	ldrb	r3, [r6, #0]
 8005c6e:	2b30      	cmp	r3, #48	; 0x30
 8005c70:	f040 80b0 	bne.w	8005dd4 <_strtod_l+0x1b4>
 8005c74:	7873      	ldrb	r3, [r6, #1]
 8005c76:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005c7a:	2b58      	cmp	r3, #88	; 0x58
 8005c7c:	d168      	bne.n	8005d50 <_strtod_l+0x130>
 8005c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c80:	9301      	str	r3, [sp, #4]
 8005c82:	ab18      	add	r3, sp, #96	; 0x60
 8005c84:	9702      	str	r7, [sp, #8]
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	4a8d      	ldr	r2, [pc, #564]	; (8005ec0 <_strtod_l+0x2a0>)
 8005c8a:	ab19      	add	r3, sp, #100	; 0x64
 8005c8c:	a917      	add	r1, sp, #92	; 0x5c
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f001 f806 	bl	8006ca0 <__gethex>
 8005c94:	f010 0707 	ands.w	r7, r0, #7
 8005c98:	4605      	mov	r5, r0
 8005c9a:	d005      	beq.n	8005ca8 <_strtod_l+0x88>
 8005c9c:	2f06      	cmp	r7, #6
 8005c9e:	d12c      	bne.n	8005cfa <_strtod_l+0xda>
 8005ca0:	3601      	adds	r6, #1
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	9617      	str	r6, [sp, #92]	; 0x5c
 8005ca6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ca8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f040 8590 	bne.w	80067d0 <_strtod_l+0xbb0>
 8005cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb2:	b1eb      	cbz	r3, 8005cf0 <_strtod_l+0xd0>
 8005cb4:	4652      	mov	r2, sl
 8005cb6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005cba:	ec43 2b10 	vmov	d0, r2, r3
 8005cbe:	b01d      	add	sp, #116	; 0x74
 8005cc0:	ecbd 8b02 	vpop	{d8}
 8005cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cc8:	2a20      	cmp	r2, #32
 8005cca:	d1cc      	bne.n	8005c66 <_strtod_l+0x46>
 8005ccc:	3301      	adds	r3, #1
 8005cce:	9317      	str	r3, [sp, #92]	; 0x5c
 8005cd0:	e7be      	b.n	8005c50 <_strtod_l+0x30>
 8005cd2:	2a2d      	cmp	r2, #45	; 0x2d
 8005cd4:	d1c7      	bne.n	8005c66 <_strtod_l+0x46>
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	920a      	str	r2, [sp, #40]	; 0x28
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	9217      	str	r2, [sp, #92]	; 0x5c
 8005cde:	785b      	ldrb	r3, [r3, #1]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1c2      	bne.n	8005c6a <_strtod_l+0x4a>
 8005ce4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ce6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f040 856e 	bne.w	80067cc <_strtod_l+0xbac>
 8005cf0:	4652      	mov	r2, sl
 8005cf2:	465b      	mov	r3, fp
 8005cf4:	e7e1      	b.n	8005cba <_strtod_l+0x9a>
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	e7ee      	b.n	8005cd8 <_strtod_l+0xb8>
 8005cfa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005cfc:	b13a      	cbz	r2, 8005d0e <_strtod_l+0xee>
 8005cfe:	2135      	movs	r1, #53	; 0x35
 8005d00:	a81a      	add	r0, sp, #104	; 0x68
 8005d02:	f001 ff83 	bl	8007c0c <__copybits>
 8005d06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f001 fb23 	bl	8007354 <_Bfree>
 8005d0e:	3f01      	subs	r7, #1
 8005d10:	2f04      	cmp	r7, #4
 8005d12:	d806      	bhi.n	8005d22 <_strtod_l+0x102>
 8005d14:	e8df f007 	tbb	[pc, r7]
 8005d18:	1714030a 	.word	0x1714030a
 8005d1c:	0a          	.byte	0x0a
 8005d1d:	00          	.byte	0x00
 8005d1e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005d22:	0728      	lsls	r0, r5, #28
 8005d24:	d5c0      	bpl.n	8005ca8 <_strtod_l+0x88>
 8005d26:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005d2a:	e7bd      	b.n	8005ca8 <_strtod_l+0x88>
 8005d2c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005d30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005d32:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005d36:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005d3a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005d3e:	e7f0      	b.n	8005d22 <_strtod_l+0x102>
 8005d40:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005ec4 <_strtod_l+0x2a4>
 8005d44:	e7ed      	b.n	8005d22 <_strtod_l+0x102>
 8005d46:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005d4a:	f04f 3aff 	mov.w	sl, #4294967295
 8005d4e:	e7e8      	b.n	8005d22 <_strtod_l+0x102>
 8005d50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	9217      	str	r2, [sp, #92]	; 0x5c
 8005d56:	785b      	ldrb	r3, [r3, #1]
 8005d58:	2b30      	cmp	r3, #48	; 0x30
 8005d5a:	d0f9      	beq.n	8005d50 <_strtod_l+0x130>
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0a3      	beq.n	8005ca8 <_strtod_l+0x88>
 8005d60:	2301      	movs	r3, #1
 8005d62:	f04f 0900 	mov.w	r9, #0
 8005d66:	9304      	str	r3, [sp, #16]
 8005d68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d6a:	9308      	str	r3, [sp, #32]
 8005d6c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005d70:	464f      	mov	r7, r9
 8005d72:	220a      	movs	r2, #10
 8005d74:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005d76:	7806      	ldrb	r6, [r0, #0]
 8005d78:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005d7c:	b2d9      	uxtb	r1, r3
 8005d7e:	2909      	cmp	r1, #9
 8005d80:	d92a      	bls.n	8005dd8 <_strtod_l+0x1b8>
 8005d82:	9905      	ldr	r1, [sp, #20]
 8005d84:	462a      	mov	r2, r5
 8005d86:	f002 fb6f 	bl	8008468 <strncmp>
 8005d8a:	b398      	cbz	r0, 8005df4 <_strtod_l+0x1d4>
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	4632      	mov	r2, r6
 8005d90:	463d      	mov	r5, r7
 8005d92:	9005      	str	r0, [sp, #20]
 8005d94:	4603      	mov	r3, r0
 8005d96:	2a65      	cmp	r2, #101	; 0x65
 8005d98:	d001      	beq.n	8005d9e <_strtod_l+0x17e>
 8005d9a:	2a45      	cmp	r2, #69	; 0x45
 8005d9c:	d118      	bne.n	8005dd0 <_strtod_l+0x1b0>
 8005d9e:	b91d      	cbnz	r5, 8005da8 <_strtod_l+0x188>
 8005da0:	9a04      	ldr	r2, [sp, #16]
 8005da2:	4302      	orrs	r2, r0
 8005da4:	d09e      	beq.n	8005ce4 <_strtod_l+0xc4>
 8005da6:	2500      	movs	r5, #0
 8005da8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005dac:	f108 0201 	add.w	r2, r8, #1
 8005db0:	9217      	str	r2, [sp, #92]	; 0x5c
 8005db2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005db6:	2a2b      	cmp	r2, #43	; 0x2b
 8005db8:	d075      	beq.n	8005ea6 <_strtod_l+0x286>
 8005dba:	2a2d      	cmp	r2, #45	; 0x2d
 8005dbc:	d07b      	beq.n	8005eb6 <_strtod_l+0x296>
 8005dbe:	f04f 0c00 	mov.w	ip, #0
 8005dc2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005dc6:	2909      	cmp	r1, #9
 8005dc8:	f240 8082 	bls.w	8005ed0 <_strtod_l+0x2b0>
 8005dcc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005dd0:	2600      	movs	r6, #0
 8005dd2:	e09d      	b.n	8005f10 <_strtod_l+0x2f0>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	e7c4      	b.n	8005d62 <_strtod_l+0x142>
 8005dd8:	2f08      	cmp	r7, #8
 8005dda:	bfd8      	it	le
 8005ddc:	9907      	ldrle	r1, [sp, #28]
 8005dde:	f100 0001 	add.w	r0, r0, #1
 8005de2:	bfda      	itte	le
 8005de4:	fb02 3301 	mlale	r3, r2, r1, r3
 8005de8:	9307      	strle	r3, [sp, #28]
 8005dea:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005dee:	3701      	adds	r7, #1
 8005df0:	9017      	str	r0, [sp, #92]	; 0x5c
 8005df2:	e7bf      	b.n	8005d74 <_strtod_l+0x154>
 8005df4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005df6:	195a      	adds	r2, r3, r5
 8005df8:	9217      	str	r2, [sp, #92]	; 0x5c
 8005dfa:	5d5a      	ldrb	r2, [r3, r5]
 8005dfc:	2f00      	cmp	r7, #0
 8005dfe:	d037      	beq.n	8005e70 <_strtod_l+0x250>
 8005e00:	9005      	str	r0, [sp, #20]
 8005e02:	463d      	mov	r5, r7
 8005e04:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005e08:	2b09      	cmp	r3, #9
 8005e0a:	d912      	bls.n	8005e32 <_strtod_l+0x212>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e7c2      	b.n	8005d96 <_strtod_l+0x176>
 8005e10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e12:	1c5a      	adds	r2, r3, #1
 8005e14:	9217      	str	r2, [sp, #92]	; 0x5c
 8005e16:	785a      	ldrb	r2, [r3, #1]
 8005e18:	3001      	adds	r0, #1
 8005e1a:	2a30      	cmp	r2, #48	; 0x30
 8005e1c:	d0f8      	beq.n	8005e10 <_strtod_l+0x1f0>
 8005e1e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	f200 84d9 	bhi.w	80067da <_strtod_l+0xbba>
 8005e28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e2a:	9005      	str	r0, [sp, #20]
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	9308      	str	r3, [sp, #32]
 8005e30:	4605      	mov	r5, r0
 8005e32:	3a30      	subs	r2, #48	; 0x30
 8005e34:	f100 0301 	add.w	r3, r0, #1
 8005e38:	d014      	beq.n	8005e64 <_strtod_l+0x244>
 8005e3a:	9905      	ldr	r1, [sp, #20]
 8005e3c:	4419      	add	r1, r3
 8005e3e:	9105      	str	r1, [sp, #20]
 8005e40:	462b      	mov	r3, r5
 8005e42:	eb00 0e05 	add.w	lr, r0, r5
 8005e46:	210a      	movs	r1, #10
 8005e48:	4573      	cmp	r3, lr
 8005e4a:	d113      	bne.n	8005e74 <_strtod_l+0x254>
 8005e4c:	182b      	adds	r3, r5, r0
 8005e4e:	2b08      	cmp	r3, #8
 8005e50:	f105 0501 	add.w	r5, r5, #1
 8005e54:	4405      	add	r5, r0
 8005e56:	dc1c      	bgt.n	8005e92 <_strtod_l+0x272>
 8005e58:	9907      	ldr	r1, [sp, #28]
 8005e5a:	230a      	movs	r3, #10
 8005e5c:	fb03 2301 	mla	r3, r3, r1, r2
 8005e60:	9307      	str	r3, [sp, #28]
 8005e62:	2300      	movs	r3, #0
 8005e64:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005e66:	1c51      	adds	r1, r2, #1
 8005e68:	9117      	str	r1, [sp, #92]	; 0x5c
 8005e6a:	7852      	ldrb	r2, [r2, #1]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	e7c9      	b.n	8005e04 <_strtod_l+0x1e4>
 8005e70:	4638      	mov	r0, r7
 8005e72:	e7d2      	b.n	8005e1a <_strtod_l+0x1fa>
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	dc04      	bgt.n	8005e82 <_strtod_l+0x262>
 8005e78:	9e07      	ldr	r6, [sp, #28]
 8005e7a:	434e      	muls	r6, r1
 8005e7c:	9607      	str	r6, [sp, #28]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	e7e2      	b.n	8005e48 <_strtod_l+0x228>
 8005e82:	f103 0c01 	add.w	ip, r3, #1
 8005e86:	f1bc 0f10 	cmp.w	ip, #16
 8005e8a:	bfd8      	it	le
 8005e8c:	fb01 f909 	mulle.w	r9, r1, r9
 8005e90:	e7f5      	b.n	8005e7e <_strtod_l+0x25e>
 8005e92:	2d10      	cmp	r5, #16
 8005e94:	bfdc      	itt	le
 8005e96:	230a      	movle	r3, #10
 8005e98:	fb03 2909 	mlale	r9, r3, r9, r2
 8005e9c:	e7e1      	b.n	8005e62 <_strtod_l+0x242>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	9305      	str	r3, [sp, #20]
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e77c      	b.n	8005da0 <_strtod_l+0x180>
 8005ea6:	f04f 0c00 	mov.w	ip, #0
 8005eaa:	f108 0202 	add.w	r2, r8, #2
 8005eae:	9217      	str	r2, [sp, #92]	; 0x5c
 8005eb0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8005eb4:	e785      	b.n	8005dc2 <_strtod_l+0x1a2>
 8005eb6:	f04f 0c01 	mov.w	ip, #1
 8005eba:	e7f6      	b.n	8005eaa <_strtod_l+0x28a>
 8005ebc:	08009f98 	.word	0x08009f98
 8005ec0:	08009dcc 	.word	0x08009dcc
 8005ec4:	7ff00000 	.word	0x7ff00000
 8005ec8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005eca:	1c51      	adds	r1, r2, #1
 8005ecc:	9117      	str	r1, [sp, #92]	; 0x5c
 8005ece:	7852      	ldrb	r2, [r2, #1]
 8005ed0:	2a30      	cmp	r2, #48	; 0x30
 8005ed2:	d0f9      	beq.n	8005ec8 <_strtod_l+0x2a8>
 8005ed4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005ed8:	2908      	cmp	r1, #8
 8005eda:	f63f af79 	bhi.w	8005dd0 <_strtod_l+0x1b0>
 8005ede:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005ee2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005ee4:	9206      	str	r2, [sp, #24]
 8005ee6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005ee8:	1c51      	adds	r1, r2, #1
 8005eea:	9117      	str	r1, [sp, #92]	; 0x5c
 8005eec:	7852      	ldrb	r2, [r2, #1]
 8005eee:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005ef2:	2e09      	cmp	r6, #9
 8005ef4:	d937      	bls.n	8005f66 <_strtod_l+0x346>
 8005ef6:	9e06      	ldr	r6, [sp, #24]
 8005ef8:	1b89      	subs	r1, r1, r6
 8005efa:	2908      	cmp	r1, #8
 8005efc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005f00:	dc02      	bgt.n	8005f08 <_strtod_l+0x2e8>
 8005f02:	4576      	cmp	r6, lr
 8005f04:	bfa8      	it	ge
 8005f06:	4676      	movge	r6, lr
 8005f08:	f1bc 0f00 	cmp.w	ip, #0
 8005f0c:	d000      	beq.n	8005f10 <_strtod_l+0x2f0>
 8005f0e:	4276      	negs	r6, r6
 8005f10:	2d00      	cmp	r5, #0
 8005f12:	d14d      	bne.n	8005fb0 <_strtod_l+0x390>
 8005f14:	9904      	ldr	r1, [sp, #16]
 8005f16:	4301      	orrs	r1, r0
 8005f18:	f47f aec6 	bne.w	8005ca8 <_strtod_l+0x88>
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	f47f aee1 	bne.w	8005ce4 <_strtod_l+0xc4>
 8005f22:	2a69      	cmp	r2, #105	; 0x69
 8005f24:	d027      	beq.n	8005f76 <_strtod_l+0x356>
 8005f26:	dc24      	bgt.n	8005f72 <_strtod_l+0x352>
 8005f28:	2a49      	cmp	r2, #73	; 0x49
 8005f2a:	d024      	beq.n	8005f76 <_strtod_l+0x356>
 8005f2c:	2a4e      	cmp	r2, #78	; 0x4e
 8005f2e:	f47f aed9 	bne.w	8005ce4 <_strtod_l+0xc4>
 8005f32:	499f      	ldr	r1, [pc, #636]	; (80061b0 <_strtod_l+0x590>)
 8005f34:	a817      	add	r0, sp, #92	; 0x5c
 8005f36:	f001 f90b 	bl	8007150 <__match>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	f43f aed2 	beq.w	8005ce4 <_strtod_l+0xc4>
 8005f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	2b28      	cmp	r3, #40	; 0x28
 8005f46:	d12d      	bne.n	8005fa4 <_strtod_l+0x384>
 8005f48:	499a      	ldr	r1, [pc, #616]	; (80061b4 <_strtod_l+0x594>)
 8005f4a:	aa1a      	add	r2, sp, #104	; 0x68
 8005f4c:	a817      	add	r0, sp, #92	; 0x5c
 8005f4e:	f001 f913 	bl	8007178 <__hexnan>
 8005f52:	2805      	cmp	r0, #5
 8005f54:	d126      	bne.n	8005fa4 <_strtod_l+0x384>
 8005f56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f58:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005f5c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005f60:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005f64:	e6a0      	b.n	8005ca8 <_strtod_l+0x88>
 8005f66:	210a      	movs	r1, #10
 8005f68:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005f6c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005f70:	e7b9      	b.n	8005ee6 <_strtod_l+0x2c6>
 8005f72:	2a6e      	cmp	r2, #110	; 0x6e
 8005f74:	e7db      	b.n	8005f2e <_strtod_l+0x30e>
 8005f76:	4990      	ldr	r1, [pc, #576]	; (80061b8 <_strtod_l+0x598>)
 8005f78:	a817      	add	r0, sp, #92	; 0x5c
 8005f7a:	f001 f8e9 	bl	8007150 <__match>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	f43f aeb0 	beq.w	8005ce4 <_strtod_l+0xc4>
 8005f84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f86:	498d      	ldr	r1, [pc, #564]	; (80061bc <_strtod_l+0x59c>)
 8005f88:	3b01      	subs	r3, #1
 8005f8a:	a817      	add	r0, sp, #92	; 0x5c
 8005f8c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f8e:	f001 f8df 	bl	8007150 <__match>
 8005f92:	b910      	cbnz	r0, 8005f9a <_strtod_l+0x37a>
 8005f94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f96:	3301      	adds	r3, #1
 8005f98:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f9a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80061cc <_strtod_l+0x5ac>
 8005f9e:	f04f 0a00 	mov.w	sl, #0
 8005fa2:	e681      	b.n	8005ca8 <_strtod_l+0x88>
 8005fa4:	4886      	ldr	r0, [pc, #536]	; (80061c0 <_strtod_l+0x5a0>)
 8005fa6:	f002 fa3f 	bl	8008428 <nan>
 8005faa:	ec5b ab10 	vmov	sl, fp, d0
 8005fae:	e67b      	b.n	8005ca8 <_strtod_l+0x88>
 8005fb0:	9b05      	ldr	r3, [sp, #20]
 8005fb2:	9807      	ldr	r0, [sp, #28]
 8005fb4:	1af3      	subs	r3, r6, r3
 8005fb6:	2f00      	cmp	r7, #0
 8005fb8:	bf08      	it	eq
 8005fba:	462f      	moveq	r7, r5
 8005fbc:	2d10      	cmp	r5, #16
 8005fbe:	9306      	str	r3, [sp, #24]
 8005fc0:	46a8      	mov	r8, r5
 8005fc2:	bfa8      	it	ge
 8005fc4:	f04f 0810 	movge.w	r8, #16
 8005fc8:	f7fa fa9c 	bl	8000504 <__aeabi_ui2d>
 8005fcc:	2d09      	cmp	r5, #9
 8005fce:	4682      	mov	sl, r0
 8005fd0:	468b      	mov	fp, r1
 8005fd2:	dd13      	ble.n	8005ffc <_strtod_l+0x3dc>
 8005fd4:	4b7b      	ldr	r3, [pc, #492]	; (80061c4 <_strtod_l+0x5a4>)
 8005fd6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005fda:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005fde:	f7fa fb0b 	bl	80005f8 <__aeabi_dmul>
 8005fe2:	4682      	mov	sl, r0
 8005fe4:	4648      	mov	r0, r9
 8005fe6:	468b      	mov	fp, r1
 8005fe8:	f7fa fa8c 	bl	8000504 <__aeabi_ui2d>
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4650      	mov	r0, sl
 8005ff2:	4659      	mov	r1, fp
 8005ff4:	f7fa f94a 	bl	800028c <__adddf3>
 8005ff8:	4682      	mov	sl, r0
 8005ffa:	468b      	mov	fp, r1
 8005ffc:	2d0f      	cmp	r5, #15
 8005ffe:	dc38      	bgt.n	8006072 <_strtod_l+0x452>
 8006000:	9b06      	ldr	r3, [sp, #24]
 8006002:	2b00      	cmp	r3, #0
 8006004:	f43f ae50 	beq.w	8005ca8 <_strtod_l+0x88>
 8006008:	dd24      	ble.n	8006054 <_strtod_l+0x434>
 800600a:	2b16      	cmp	r3, #22
 800600c:	dc0b      	bgt.n	8006026 <_strtod_l+0x406>
 800600e:	496d      	ldr	r1, [pc, #436]	; (80061c4 <_strtod_l+0x5a4>)
 8006010:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006014:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006018:	4652      	mov	r2, sl
 800601a:	465b      	mov	r3, fp
 800601c:	f7fa faec 	bl	80005f8 <__aeabi_dmul>
 8006020:	4682      	mov	sl, r0
 8006022:	468b      	mov	fp, r1
 8006024:	e640      	b.n	8005ca8 <_strtod_l+0x88>
 8006026:	9a06      	ldr	r2, [sp, #24]
 8006028:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800602c:	4293      	cmp	r3, r2
 800602e:	db20      	blt.n	8006072 <_strtod_l+0x452>
 8006030:	4c64      	ldr	r4, [pc, #400]	; (80061c4 <_strtod_l+0x5a4>)
 8006032:	f1c5 050f 	rsb	r5, r5, #15
 8006036:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800603a:	4652      	mov	r2, sl
 800603c:	465b      	mov	r3, fp
 800603e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006042:	f7fa fad9 	bl	80005f8 <__aeabi_dmul>
 8006046:	9b06      	ldr	r3, [sp, #24]
 8006048:	1b5d      	subs	r5, r3, r5
 800604a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800604e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006052:	e7e3      	b.n	800601c <_strtod_l+0x3fc>
 8006054:	9b06      	ldr	r3, [sp, #24]
 8006056:	3316      	adds	r3, #22
 8006058:	db0b      	blt.n	8006072 <_strtod_l+0x452>
 800605a:	9b05      	ldr	r3, [sp, #20]
 800605c:	1b9e      	subs	r6, r3, r6
 800605e:	4b59      	ldr	r3, [pc, #356]	; (80061c4 <_strtod_l+0x5a4>)
 8006060:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006064:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006068:	4650      	mov	r0, sl
 800606a:	4659      	mov	r1, fp
 800606c:	f7fa fbee 	bl	800084c <__aeabi_ddiv>
 8006070:	e7d6      	b.n	8006020 <_strtod_l+0x400>
 8006072:	9b06      	ldr	r3, [sp, #24]
 8006074:	eba5 0808 	sub.w	r8, r5, r8
 8006078:	4498      	add	r8, r3
 800607a:	f1b8 0f00 	cmp.w	r8, #0
 800607e:	dd74      	ble.n	800616a <_strtod_l+0x54a>
 8006080:	f018 030f 	ands.w	r3, r8, #15
 8006084:	d00a      	beq.n	800609c <_strtod_l+0x47c>
 8006086:	494f      	ldr	r1, [pc, #316]	; (80061c4 <_strtod_l+0x5a4>)
 8006088:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800608c:	4652      	mov	r2, sl
 800608e:	465b      	mov	r3, fp
 8006090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006094:	f7fa fab0 	bl	80005f8 <__aeabi_dmul>
 8006098:	4682      	mov	sl, r0
 800609a:	468b      	mov	fp, r1
 800609c:	f038 080f 	bics.w	r8, r8, #15
 80060a0:	d04f      	beq.n	8006142 <_strtod_l+0x522>
 80060a2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80060a6:	dd22      	ble.n	80060ee <_strtod_l+0x4ce>
 80060a8:	2500      	movs	r5, #0
 80060aa:	462e      	mov	r6, r5
 80060ac:	9507      	str	r5, [sp, #28]
 80060ae:	9505      	str	r5, [sp, #20]
 80060b0:	2322      	movs	r3, #34	; 0x22
 80060b2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80061cc <_strtod_l+0x5ac>
 80060b6:	6023      	str	r3, [r4, #0]
 80060b8:	f04f 0a00 	mov.w	sl, #0
 80060bc:	9b07      	ldr	r3, [sp, #28]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f43f adf2 	beq.w	8005ca8 <_strtod_l+0x88>
 80060c4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80060c6:	4620      	mov	r0, r4
 80060c8:	f001 f944 	bl	8007354 <_Bfree>
 80060cc:	9905      	ldr	r1, [sp, #20]
 80060ce:	4620      	mov	r0, r4
 80060d0:	f001 f940 	bl	8007354 <_Bfree>
 80060d4:	4631      	mov	r1, r6
 80060d6:	4620      	mov	r0, r4
 80060d8:	f001 f93c 	bl	8007354 <_Bfree>
 80060dc:	9907      	ldr	r1, [sp, #28]
 80060de:	4620      	mov	r0, r4
 80060e0:	f001 f938 	bl	8007354 <_Bfree>
 80060e4:	4629      	mov	r1, r5
 80060e6:	4620      	mov	r0, r4
 80060e8:	f001 f934 	bl	8007354 <_Bfree>
 80060ec:	e5dc      	b.n	8005ca8 <_strtod_l+0x88>
 80060ee:	4b36      	ldr	r3, [pc, #216]	; (80061c8 <_strtod_l+0x5a8>)
 80060f0:	9304      	str	r3, [sp, #16]
 80060f2:	2300      	movs	r3, #0
 80060f4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80060f8:	4650      	mov	r0, sl
 80060fa:	4659      	mov	r1, fp
 80060fc:	4699      	mov	r9, r3
 80060fe:	f1b8 0f01 	cmp.w	r8, #1
 8006102:	dc21      	bgt.n	8006148 <_strtod_l+0x528>
 8006104:	b10b      	cbz	r3, 800610a <_strtod_l+0x4ea>
 8006106:	4682      	mov	sl, r0
 8006108:	468b      	mov	fp, r1
 800610a:	4b2f      	ldr	r3, [pc, #188]	; (80061c8 <_strtod_l+0x5a8>)
 800610c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006110:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006114:	4652      	mov	r2, sl
 8006116:	465b      	mov	r3, fp
 8006118:	e9d9 0100 	ldrd	r0, r1, [r9]
 800611c:	f7fa fa6c 	bl	80005f8 <__aeabi_dmul>
 8006120:	4b2a      	ldr	r3, [pc, #168]	; (80061cc <_strtod_l+0x5ac>)
 8006122:	460a      	mov	r2, r1
 8006124:	400b      	ands	r3, r1
 8006126:	492a      	ldr	r1, [pc, #168]	; (80061d0 <_strtod_l+0x5b0>)
 8006128:	428b      	cmp	r3, r1
 800612a:	4682      	mov	sl, r0
 800612c:	d8bc      	bhi.n	80060a8 <_strtod_l+0x488>
 800612e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006132:	428b      	cmp	r3, r1
 8006134:	bf86      	itte	hi
 8006136:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80061d4 <_strtod_l+0x5b4>
 800613a:	f04f 3aff 	movhi.w	sl, #4294967295
 800613e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006142:	2300      	movs	r3, #0
 8006144:	9304      	str	r3, [sp, #16]
 8006146:	e084      	b.n	8006252 <_strtod_l+0x632>
 8006148:	f018 0f01 	tst.w	r8, #1
 800614c:	d005      	beq.n	800615a <_strtod_l+0x53a>
 800614e:	9b04      	ldr	r3, [sp, #16]
 8006150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006154:	f7fa fa50 	bl	80005f8 <__aeabi_dmul>
 8006158:	2301      	movs	r3, #1
 800615a:	9a04      	ldr	r2, [sp, #16]
 800615c:	3208      	adds	r2, #8
 800615e:	f109 0901 	add.w	r9, r9, #1
 8006162:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006166:	9204      	str	r2, [sp, #16]
 8006168:	e7c9      	b.n	80060fe <_strtod_l+0x4de>
 800616a:	d0ea      	beq.n	8006142 <_strtod_l+0x522>
 800616c:	f1c8 0800 	rsb	r8, r8, #0
 8006170:	f018 020f 	ands.w	r2, r8, #15
 8006174:	d00a      	beq.n	800618c <_strtod_l+0x56c>
 8006176:	4b13      	ldr	r3, [pc, #76]	; (80061c4 <_strtod_l+0x5a4>)
 8006178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800617c:	4650      	mov	r0, sl
 800617e:	4659      	mov	r1, fp
 8006180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006184:	f7fa fb62 	bl	800084c <__aeabi_ddiv>
 8006188:	4682      	mov	sl, r0
 800618a:	468b      	mov	fp, r1
 800618c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006190:	d0d7      	beq.n	8006142 <_strtod_l+0x522>
 8006192:	f1b8 0f1f 	cmp.w	r8, #31
 8006196:	dd1f      	ble.n	80061d8 <_strtod_l+0x5b8>
 8006198:	2500      	movs	r5, #0
 800619a:	462e      	mov	r6, r5
 800619c:	9507      	str	r5, [sp, #28]
 800619e:	9505      	str	r5, [sp, #20]
 80061a0:	2322      	movs	r3, #34	; 0x22
 80061a2:	f04f 0a00 	mov.w	sl, #0
 80061a6:	f04f 0b00 	mov.w	fp, #0
 80061aa:	6023      	str	r3, [r4, #0]
 80061ac:	e786      	b.n	80060bc <_strtod_l+0x49c>
 80061ae:	bf00      	nop
 80061b0:	08009dc7 	.word	0x08009dc7
 80061b4:	08009de0 	.word	0x08009de0
 80061b8:	08009dc4 	.word	0x08009dc4
 80061bc:	0800a18e 	.word	0x0800a18e
 80061c0:	0800a18a 	.word	0x0800a18a
 80061c4:	0800a048 	.word	0x0800a048
 80061c8:	0800a020 	.word	0x0800a020
 80061cc:	7ff00000 	.word	0x7ff00000
 80061d0:	7ca00000 	.word	0x7ca00000
 80061d4:	7fefffff 	.word	0x7fefffff
 80061d8:	f018 0310 	ands.w	r3, r8, #16
 80061dc:	bf18      	it	ne
 80061de:	236a      	movne	r3, #106	; 0x6a
 80061e0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006590 <_strtod_l+0x970>
 80061e4:	9304      	str	r3, [sp, #16]
 80061e6:	4650      	mov	r0, sl
 80061e8:	4659      	mov	r1, fp
 80061ea:	2300      	movs	r3, #0
 80061ec:	f018 0f01 	tst.w	r8, #1
 80061f0:	d004      	beq.n	80061fc <_strtod_l+0x5dc>
 80061f2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80061f6:	f7fa f9ff 	bl	80005f8 <__aeabi_dmul>
 80061fa:	2301      	movs	r3, #1
 80061fc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006200:	f109 0908 	add.w	r9, r9, #8
 8006204:	d1f2      	bne.n	80061ec <_strtod_l+0x5cc>
 8006206:	b10b      	cbz	r3, 800620c <_strtod_l+0x5ec>
 8006208:	4682      	mov	sl, r0
 800620a:	468b      	mov	fp, r1
 800620c:	9b04      	ldr	r3, [sp, #16]
 800620e:	b1c3      	cbz	r3, 8006242 <_strtod_l+0x622>
 8006210:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006214:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006218:	2b00      	cmp	r3, #0
 800621a:	4659      	mov	r1, fp
 800621c:	dd11      	ble.n	8006242 <_strtod_l+0x622>
 800621e:	2b1f      	cmp	r3, #31
 8006220:	f340 8124 	ble.w	800646c <_strtod_l+0x84c>
 8006224:	2b34      	cmp	r3, #52	; 0x34
 8006226:	bfde      	ittt	le
 8006228:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800622c:	f04f 33ff 	movle.w	r3, #4294967295
 8006230:	fa03 f202 	lslle.w	r2, r3, r2
 8006234:	f04f 0a00 	mov.w	sl, #0
 8006238:	bfcc      	ite	gt
 800623a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800623e:	ea02 0b01 	andle.w	fp, r2, r1
 8006242:	2200      	movs	r2, #0
 8006244:	2300      	movs	r3, #0
 8006246:	4650      	mov	r0, sl
 8006248:	4659      	mov	r1, fp
 800624a:	f7fa fc3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800624e:	2800      	cmp	r0, #0
 8006250:	d1a2      	bne.n	8006198 <_strtod_l+0x578>
 8006252:	9b07      	ldr	r3, [sp, #28]
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	9908      	ldr	r1, [sp, #32]
 8006258:	462b      	mov	r3, r5
 800625a:	463a      	mov	r2, r7
 800625c:	4620      	mov	r0, r4
 800625e:	f001 f8e1 	bl	8007424 <__s2b>
 8006262:	9007      	str	r0, [sp, #28]
 8006264:	2800      	cmp	r0, #0
 8006266:	f43f af1f 	beq.w	80060a8 <_strtod_l+0x488>
 800626a:	9b05      	ldr	r3, [sp, #20]
 800626c:	1b9e      	subs	r6, r3, r6
 800626e:	9b06      	ldr	r3, [sp, #24]
 8006270:	2b00      	cmp	r3, #0
 8006272:	bfb4      	ite	lt
 8006274:	4633      	movlt	r3, r6
 8006276:	2300      	movge	r3, #0
 8006278:	930c      	str	r3, [sp, #48]	; 0x30
 800627a:	9b06      	ldr	r3, [sp, #24]
 800627c:	2500      	movs	r5, #0
 800627e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006282:	9312      	str	r3, [sp, #72]	; 0x48
 8006284:	462e      	mov	r6, r5
 8006286:	9b07      	ldr	r3, [sp, #28]
 8006288:	4620      	mov	r0, r4
 800628a:	6859      	ldr	r1, [r3, #4]
 800628c:	f001 f822 	bl	80072d4 <_Balloc>
 8006290:	9005      	str	r0, [sp, #20]
 8006292:	2800      	cmp	r0, #0
 8006294:	f43f af0c 	beq.w	80060b0 <_strtod_l+0x490>
 8006298:	9b07      	ldr	r3, [sp, #28]
 800629a:	691a      	ldr	r2, [r3, #16]
 800629c:	3202      	adds	r2, #2
 800629e:	f103 010c 	add.w	r1, r3, #12
 80062a2:	0092      	lsls	r2, r2, #2
 80062a4:	300c      	adds	r0, #12
 80062a6:	f7ff fc47 	bl	8005b38 <memcpy>
 80062aa:	ec4b ab10 	vmov	d0, sl, fp
 80062ae:	aa1a      	add	r2, sp, #104	; 0x68
 80062b0:	a919      	add	r1, sp, #100	; 0x64
 80062b2:	4620      	mov	r0, r4
 80062b4:	f001 fbfc 	bl	8007ab0 <__d2b>
 80062b8:	ec4b ab18 	vmov	d8, sl, fp
 80062bc:	9018      	str	r0, [sp, #96]	; 0x60
 80062be:	2800      	cmp	r0, #0
 80062c0:	f43f aef6 	beq.w	80060b0 <_strtod_l+0x490>
 80062c4:	2101      	movs	r1, #1
 80062c6:	4620      	mov	r0, r4
 80062c8:	f001 f946 	bl	8007558 <__i2b>
 80062cc:	4606      	mov	r6, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	f43f aeee 	beq.w	80060b0 <_strtod_l+0x490>
 80062d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062d6:	9904      	ldr	r1, [sp, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	bfab      	itete	ge
 80062dc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80062de:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80062e0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80062e2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80062e6:	bfac      	ite	ge
 80062e8:	eb03 0902 	addge.w	r9, r3, r2
 80062ec:	1ad7      	sublt	r7, r2, r3
 80062ee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80062f0:	eba3 0801 	sub.w	r8, r3, r1
 80062f4:	4490      	add	r8, r2
 80062f6:	4ba1      	ldr	r3, [pc, #644]	; (800657c <_strtod_l+0x95c>)
 80062f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80062fc:	4598      	cmp	r8, r3
 80062fe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006302:	f280 80c7 	bge.w	8006494 <_strtod_l+0x874>
 8006306:	eba3 0308 	sub.w	r3, r3, r8
 800630a:	2b1f      	cmp	r3, #31
 800630c:	eba2 0203 	sub.w	r2, r2, r3
 8006310:	f04f 0101 	mov.w	r1, #1
 8006314:	f300 80b1 	bgt.w	800647a <_strtod_l+0x85a>
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	930d      	str	r3, [sp, #52]	; 0x34
 800631e:	2300      	movs	r3, #0
 8006320:	9308      	str	r3, [sp, #32]
 8006322:	eb09 0802 	add.w	r8, r9, r2
 8006326:	9b04      	ldr	r3, [sp, #16]
 8006328:	45c1      	cmp	r9, r8
 800632a:	4417      	add	r7, r2
 800632c:	441f      	add	r7, r3
 800632e:	464b      	mov	r3, r9
 8006330:	bfa8      	it	ge
 8006332:	4643      	movge	r3, r8
 8006334:	42bb      	cmp	r3, r7
 8006336:	bfa8      	it	ge
 8006338:	463b      	movge	r3, r7
 800633a:	2b00      	cmp	r3, #0
 800633c:	bfc2      	ittt	gt
 800633e:	eba8 0803 	subgt.w	r8, r8, r3
 8006342:	1aff      	subgt	r7, r7, r3
 8006344:	eba9 0903 	subgt.w	r9, r9, r3
 8006348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800634a:	2b00      	cmp	r3, #0
 800634c:	dd17      	ble.n	800637e <_strtod_l+0x75e>
 800634e:	4631      	mov	r1, r6
 8006350:	461a      	mov	r2, r3
 8006352:	4620      	mov	r0, r4
 8006354:	f001 f9c0 	bl	80076d8 <__pow5mult>
 8006358:	4606      	mov	r6, r0
 800635a:	2800      	cmp	r0, #0
 800635c:	f43f aea8 	beq.w	80060b0 <_strtod_l+0x490>
 8006360:	4601      	mov	r1, r0
 8006362:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006364:	4620      	mov	r0, r4
 8006366:	f001 f90d 	bl	8007584 <__multiply>
 800636a:	900b      	str	r0, [sp, #44]	; 0x2c
 800636c:	2800      	cmp	r0, #0
 800636e:	f43f ae9f 	beq.w	80060b0 <_strtod_l+0x490>
 8006372:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006374:	4620      	mov	r0, r4
 8006376:	f000 ffed 	bl	8007354 <_Bfree>
 800637a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800637c:	9318      	str	r3, [sp, #96]	; 0x60
 800637e:	f1b8 0f00 	cmp.w	r8, #0
 8006382:	f300 808c 	bgt.w	800649e <_strtod_l+0x87e>
 8006386:	9b06      	ldr	r3, [sp, #24]
 8006388:	2b00      	cmp	r3, #0
 800638a:	dd08      	ble.n	800639e <_strtod_l+0x77e>
 800638c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800638e:	9905      	ldr	r1, [sp, #20]
 8006390:	4620      	mov	r0, r4
 8006392:	f001 f9a1 	bl	80076d8 <__pow5mult>
 8006396:	9005      	str	r0, [sp, #20]
 8006398:	2800      	cmp	r0, #0
 800639a:	f43f ae89 	beq.w	80060b0 <_strtod_l+0x490>
 800639e:	2f00      	cmp	r7, #0
 80063a0:	dd08      	ble.n	80063b4 <_strtod_l+0x794>
 80063a2:	9905      	ldr	r1, [sp, #20]
 80063a4:	463a      	mov	r2, r7
 80063a6:	4620      	mov	r0, r4
 80063a8:	f001 f9f0 	bl	800778c <__lshift>
 80063ac:	9005      	str	r0, [sp, #20]
 80063ae:	2800      	cmp	r0, #0
 80063b0:	f43f ae7e 	beq.w	80060b0 <_strtod_l+0x490>
 80063b4:	f1b9 0f00 	cmp.w	r9, #0
 80063b8:	dd08      	ble.n	80063cc <_strtod_l+0x7ac>
 80063ba:	4631      	mov	r1, r6
 80063bc:	464a      	mov	r2, r9
 80063be:	4620      	mov	r0, r4
 80063c0:	f001 f9e4 	bl	800778c <__lshift>
 80063c4:	4606      	mov	r6, r0
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f43f ae72 	beq.w	80060b0 <_strtod_l+0x490>
 80063cc:	9a05      	ldr	r2, [sp, #20]
 80063ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80063d0:	4620      	mov	r0, r4
 80063d2:	f001 fa67 	bl	80078a4 <__mdiff>
 80063d6:	4605      	mov	r5, r0
 80063d8:	2800      	cmp	r0, #0
 80063da:	f43f ae69 	beq.w	80060b0 <_strtod_l+0x490>
 80063de:	68c3      	ldr	r3, [r0, #12]
 80063e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80063e2:	2300      	movs	r3, #0
 80063e4:	60c3      	str	r3, [r0, #12]
 80063e6:	4631      	mov	r1, r6
 80063e8:	f001 fa40 	bl	800786c <__mcmp>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	da60      	bge.n	80064b2 <_strtod_l+0x892>
 80063f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063f2:	ea53 030a 	orrs.w	r3, r3, sl
 80063f6:	f040 8082 	bne.w	80064fe <_strtod_l+0x8de>
 80063fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d17d      	bne.n	80064fe <_strtod_l+0x8de>
 8006402:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006406:	0d1b      	lsrs	r3, r3, #20
 8006408:	051b      	lsls	r3, r3, #20
 800640a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800640e:	d976      	bls.n	80064fe <_strtod_l+0x8de>
 8006410:	696b      	ldr	r3, [r5, #20]
 8006412:	b913      	cbnz	r3, 800641a <_strtod_l+0x7fa>
 8006414:	692b      	ldr	r3, [r5, #16]
 8006416:	2b01      	cmp	r3, #1
 8006418:	dd71      	ble.n	80064fe <_strtod_l+0x8de>
 800641a:	4629      	mov	r1, r5
 800641c:	2201      	movs	r2, #1
 800641e:	4620      	mov	r0, r4
 8006420:	f001 f9b4 	bl	800778c <__lshift>
 8006424:	4631      	mov	r1, r6
 8006426:	4605      	mov	r5, r0
 8006428:	f001 fa20 	bl	800786c <__mcmp>
 800642c:	2800      	cmp	r0, #0
 800642e:	dd66      	ble.n	80064fe <_strtod_l+0x8de>
 8006430:	9904      	ldr	r1, [sp, #16]
 8006432:	4a53      	ldr	r2, [pc, #332]	; (8006580 <_strtod_l+0x960>)
 8006434:	465b      	mov	r3, fp
 8006436:	2900      	cmp	r1, #0
 8006438:	f000 8081 	beq.w	800653e <_strtod_l+0x91e>
 800643c:	ea02 010b 	and.w	r1, r2, fp
 8006440:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006444:	dc7b      	bgt.n	800653e <_strtod_l+0x91e>
 8006446:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800644a:	f77f aea9 	ble.w	80061a0 <_strtod_l+0x580>
 800644e:	4b4d      	ldr	r3, [pc, #308]	; (8006584 <_strtod_l+0x964>)
 8006450:	4650      	mov	r0, sl
 8006452:	4659      	mov	r1, fp
 8006454:	2200      	movs	r2, #0
 8006456:	f7fa f8cf 	bl	80005f8 <__aeabi_dmul>
 800645a:	460b      	mov	r3, r1
 800645c:	4303      	orrs	r3, r0
 800645e:	bf08      	it	eq
 8006460:	2322      	moveq	r3, #34	; 0x22
 8006462:	4682      	mov	sl, r0
 8006464:	468b      	mov	fp, r1
 8006466:	bf08      	it	eq
 8006468:	6023      	streq	r3, [r4, #0]
 800646a:	e62b      	b.n	80060c4 <_strtod_l+0x4a4>
 800646c:	f04f 32ff 	mov.w	r2, #4294967295
 8006470:	fa02 f303 	lsl.w	r3, r2, r3
 8006474:	ea03 0a0a 	and.w	sl, r3, sl
 8006478:	e6e3      	b.n	8006242 <_strtod_l+0x622>
 800647a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800647e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006482:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006486:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800648a:	fa01 f308 	lsl.w	r3, r1, r8
 800648e:	9308      	str	r3, [sp, #32]
 8006490:	910d      	str	r1, [sp, #52]	; 0x34
 8006492:	e746      	b.n	8006322 <_strtod_l+0x702>
 8006494:	2300      	movs	r3, #0
 8006496:	9308      	str	r3, [sp, #32]
 8006498:	2301      	movs	r3, #1
 800649a:	930d      	str	r3, [sp, #52]	; 0x34
 800649c:	e741      	b.n	8006322 <_strtod_l+0x702>
 800649e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80064a0:	4642      	mov	r2, r8
 80064a2:	4620      	mov	r0, r4
 80064a4:	f001 f972 	bl	800778c <__lshift>
 80064a8:	9018      	str	r0, [sp, #96]	; 0x60
 80064aa:	2800      	cmp	r0, #0
 80064ac:	f47f af6b 	bne.w	8006386 <_strtod_l+0x766>
 80064b0:	e5fe      	b.n	80060b0 <_strtod_l+0x490>
 80064b2:	465f      	mov	r7, fp
 80064b4:	d16e      	bne.n	8006594 <_strtod_l+0x974>
 80064b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064bc:	b342      	cbz	r2, 8006510 <_strtod_l+0x8f0>
 80064be:	4a32      	ldr	r2, [pc, #200]	; (8006588 <_strtod_l+0x968>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d128      	bne.n	8006516 <_strtod_l+0x8f6>
 80064c4:	9b04      	ldr	r3, [sp, #16]
 80064c6:	4651      	mov	r1, sl
 80064c8:	b1eb      	cbz	r3, 8006506 <_strtod_l+0x8e6>
 80064ca:	4b2d      	ldr	r3, [pc, #180]	; (8006580 <_strtod_l+0x960>)
 80064cc:	403b      	ands	r3, r7
 80064ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80064d2:	f04f 32ff 	mov.w	r2, #4294967295
 80064d6:	d819      	bhi.n	800650c <_strtod_l+0x8ec>
 80064d8:	0d1b      	lsrs	r3, r3, #20
 80064da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80064de:	fa02 f303 	lsl.w	r3, r2, r3
 80064e2:	4299      	cmp	r1, r3
 80064e4:	d117      	bne.n	8006516 <_strtod_l+0x8f6>
 80064e6:	4b29      	ldr	r3, [pc, #164]	; (800658c <_strtod_l+0x96c>)
 80064e8:	429f      	cmp	r7, r3
 80064ea:	d102      	bne.n	80064f2 <_strtod_l+0x8d2>
 80064ec:	3101      	adds	r1, #1
 80064ee:	f43f addf 	beq.w	80060b0 <_strtod_l+0x490>
 80064f2:	4b23      	ldr	r3, [pc, #140]	; (8006580 <_strtod_l+0x960>)
 80064f4:	403b      	ands	r3, r7
 80064f6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80064fa:	f04f 0a00 	mov.w	sl, #0
 80064fe:	9b04      	ldr	r3, [sp, #16]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1a4      	bne.n	800644e <_strtod_l+0x82e>
 8006504:	e5de      	b.n	80060c4 <_strtod_l+0x4a4>
 8006506:	f04f 33ff 	mov.w	r3, #4294967295
 800650a:	e7ea      	b.n	80064e2 <_strtod_l+0x8c2>
 800650c:	4613      	mov	r3, r2
 800650e:	e7e8      	b.n	80064e2 <_strtod_l+0x8c2>
 8006510:	ea53 030a 	orrs.w	r3, r3, sl
 8006514:	d08c      	beq.n	8006430 <_strtod_l+0x810>
 8006516:	9b08      	ldr	r3, [sp, #32]
 8006518:	b1db      	cbz	r3, 8006552 <_strtod_l+0x932>
 800651a:	423b      	tst	r3, r7
 800651c:	d0ef      	beq.n	80064fe <_strtod_l+0x8de>
 800651e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006520:	9a04      	ldr	r2, [sp, #16]
 8006522:	4650      	mov	r0, sl
 8006524:	4659      	mov	r1, fp
 8006526:	b1c3      	cbz	r3, 800655a <_strtod_l+0x93a>
 8006528:	f7ff fb5c 	bl	8005be4 <sulp>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1
 8006530:	ec51 0b18 	vmov	r0, r1, d8
 8006534:	f7f9 feaa 	bl	800028c <__adddf3>
 8006538:	4682      	mov	sl, r0
 800653a:	468b      	mov	fp, r1
 800653c:	e7df      	b.n	80064fe <_strtod_l+0x8de>
 800653e:	4013      	ands	r3, r2
 8006540:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006544:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006548:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800654c:	f04f 3aff 	mov.w	sl, #4294967295
 8006550:	e7d5      	b.n	80064fe <_strtod_l+0x8de>
 8006552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006554:	ea13 0f0a 	tst.w	r3, sl
 8006558:	e7e0      	b.n	800651c <_strtod_l+0x8fc>
 800655a:	f7ff fb43 	bl	8005be4 <sulp>
 800655e:	4602      	mov	r2, r0
 8006560:	460b      	mov	r3, r1
 8006562:	ec51 0b18 	vmov	r0, r1, d8
 8006566:	f7f9 fe8f 	bl	8000288 <__aeabi_dsub>
 800656a:	2200      	movs	r2, #0
 800656c:	2300      	movs	r3, #0
 800656e:	4682      	mov	sl, r0
 8006570:	468b      	mov	fp, r1
 8006572:	f7fa faa9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006576:	2800      	cmp	r0, #0
 8006578:	d0c1      	beq.n	80064fe <_strtod_l+0x8de>
 800657a:	e611      	b.n	80061a0 <_strtod_l+0x580>
 800657c:	fffffc02 	.word	0xfffffc02
 8006580:	7ff00000 	.word	0x7ff00000
 8006584:	39500000 	.word	0x39500000
 8006588:	000fffff 	.word	0x000fffff
 800658c:	7fefffff 	.word	0x7fefffff
 8006590:	08009df8 	.word	0x08009df8
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	f001 fae6 	bl	8007b68 <__ratio>
 800659c:	ec59 8b10 	vmov	r8, r9, d0
 80065a0:	ee10 0a10 	vmov	r0, s0
 80065a4:	2200      	movs	r2, #0
 80065a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065aa:	4649      	mov	r1, r9
 80065ac:	f7fa faa0 	bl	8000af0 <__aeabi_dcmple>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	d07a      	beq.n	80066aa <_strtod_l+0xa8a>
 80065b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d04a      	beq.n	8006650 <_strtod_l+0xa30>
 80065ba:	4b95      	ldr	r3, [pc, #596]	; (8006810 <_strtod_l+0xbf0>)
 80065bc:	2200      	movs	r2, #0
 80065be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80065c2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006810 <_strtod_l+0xbf0>
 80065c6:	f04f 0800 	mov.w	r8, #0
 80065ca:	4b92      	ldr	r3, [pc, #584]	; (8006814 <_strtod_l+0xbf4>)
 80065cc:	403b      	ands	r3, r7
 80065ce:	930d      	str	r3, [sp, #52]	; 0x34
 80065d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065d2:	4b91      	ldr	r3, [pc, #580]	; (8006818 <_strtod_l+0xbf8>)
 80065d4:	429a      	cmp	r2, r3
 80065d6:	f040 80b0 	bne.w	800673a <_strtod_l+0xb1a>
 80065da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80065de:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80065e2:	ec4b ab10 	vmov	d0, sl, fp
 80065e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80065ea:	f001 f9e5 	bl	80079b8 <__ulp>
 80065ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80065f2:	ec53 2b10 	vmov	r2, r3, d0
 80065f6:	f7f9 ffff 	bl	80005f8 <__aeabi_dmul>
 80065fa:	4652      	mov	r2, sl
 80065fc:	465b      	mov	r3, fp
 80065fe:	f7f9 fe45 	bl	800028c <__adddf3>
 8006602:	460b      	mov	r3, r1
 8006604:	4983      	ldr	r1, [pc, #524]	; (8006814 <_strtod_l+0xbf4>)
 8006606:	4a85      	ldr	r2, [pc, #532]	; (800681c <_strtod_l+0xbfc>)
 8006608:	4019      	ands	r1, r3
 800660a:	4291      	cmp	r1, r2
 800660c:	4682      	mov	sl, r0
 800660e:	d960      	bls.n	80066d2 <_strtod_l+0xab2>
 8006610:	ee18 3a90 	vmov	r3, s17
 8006614:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006618:	4293      	cmp	r3, r2
 800661a:	d104      	bne.n	8006626 <_strtod_l+0xa06>
 800661c:	ee18 3a10 	vmov	r3, s16
 8006620:	3301      	adds	r3, #1
 8006622:	f43f ad45 	beq.w	80060b0 <_strtod_l+0x490>
 8006626:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006828 <_strtod_l+0xc08>
 800662a:	f04f 3aff 	mov.w	sl, #4294967295
 800662e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006630:	4620      	mov	r0, r4
 8006632:	f000 fe8f 	bl	8007354 <_Bfree>
 8006636:	9905      	ldr	r1, [sp, #20]
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fe8b 	bl	8007354 <_Bfree>
 800663e:	4631      	mov	r1, r6
 8006640:	4620      	mov	r0, r4
 8006642:	f000 fe87 	bl	8007354 <_Bfree>
 8006646:	4629      	mov	r1, r5
 8006648:	4620      	mov	r0, r4
 800664a:	f000 fe83 	bl	8007354 <_Bfree>
 800664e:	e61a      	b.n	8006286 <_strtod_l+0x666>
 8006650:	f1ba 0f00 	cmp.w	sl, #0
 8006654:	d11b      	bne.n	800668e <_strtod_l+0xa6e>
 8006656:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800665a:	b9f3      	cbnz	r3, 800669a <_strtod_l+0xa7a>
 800665c:	4b6c      	ldr	r3, [pc, #432]	; (8006810 <_strtod_l+0xbf0>)
 800665e:	2200      	movs	r2, #0
 8006660:	4640      	mov	r0, r8
 8006662:	4649      	mov	r1, r9
 8006664:	f7fa fa3a 	bl	8000adc <__aeabi_dcmplt>
 8006668:	b9d0      	cbnz	r0, 80066a0 <_strtod_l+0xa80>
 800666a:	4640      	mov	r0, r8
 800666c:	4649      	mov	r1, r9
 800666e:	4b6c      	ldr	r3, [pc, #432]	; (8006820 <_strtod_l+0xc00>)
 8006670:	2200      	movs	r2, #0
 8006672:	f7f9 ffc1 	bl	80005f8 <__aeabi_dmul>
 8006676:	4680      	mov	r8, r0
 8006678:	4689      	mov	r9, r1
 800667a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800667e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006682:	9315      	str	r3, [sp, #84]	; 0x54
 8006684:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006688:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800668c:	e79d      	b.n	80065ca <_strtod_l+0x9aa>
 800668e:	f1ba 0f01 	cmp.w	sl, #1
 8006692:	d102      	bne.n	800669a <_strtod_l+0xa7a>
 8006694:	2f00      	cmp	r7, #0
 8006696:	f43f ad83 	beq.w	80061a0 <_strtod_l+0x580>
 800669a:	4b62      	ldr	r3, [pc, #392]	; (8006824 <_strtod_l+0xc04>)
 800669c:	2200      	movs	r2, #0
 800669e:	e78e      	b.n	80065be <_strtod_l+0x99e>
 80066a0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006820 <_strtod_l+0xc00>
 80066a4:	f04f 0800 	mov.w	r8, #0
 80066a8:	e7e7      	b.n	800667a <_strtod_l+0xa5a>
 80066aa:	4b5d      	ldr	r3, [pc, #372]	; (8006820 <_strtod_l+0xc00>)
 80066ac:	4640      	mov	r0, r8
 80066ae:	4649      	mov	r1, r9
 80066b0:	2200      	movs	r2, #0
 80066b2:	f7f9 ffa1 	bl	80005f8 <__aeabi_dmul>
 80066b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066b8:	4680      	mov	r8, r0
 80066ba:	4689      	mov	r9, r1
 80066bc:	b933      	cbnz	r3, 80066cc <_strtod_l+0xaac>
 80066be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066c2:	900e      	str	r0, [sp, #56]	; 0x38
 80066c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80066c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80066ca:	e7dd      	b.n	8006688 <_strtod_l+0xa68>
 80066cc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80066d0:	e7f9      	b.n	80066c6 <_strtod_l+0xaa6>
 80066d2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80066d6:	9b04      	ldr	r3, [sp, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1a8      	bne.n	800662e <_strtod_l+0xa0e>
 80066dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80066e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066e2:	0d1b      	lsrs	r3, r3, #20
 80066e4:	051b      	lsls	r3, r3, #20
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d1a1      	bne.n	800662e <_strtod_l+0xa0e>
 80066ea:	4640      	mov	r0, r8
 80066ec:	4649      	mov	r1, r9
 80066ee:	f7fa fab5 	bl	8000c5c <__aeabi_d2lz>
 80066f2:	f7f9 ff53 	bl	800059c <__aeabi_l2d>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	4640      	mov	r0, r8
 80066fc:	4649      	mov	r1, r9
 80066fe:	f7f9 fdc3 	bl	8000288 <__aeabi_dsub>
 8006702:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006704:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006708:	ea43 030a 	orr.w	r3, r3, sl
 800670c:	4313      	orrs	r3, r2
 800670e:	4680      	mov	r8, r0
 8006710:	4689      	mov	r9, r1
 8006712:	d055      	beq.n	80067c0 <_strtod_l+0xba0>
 8006714:	a336      	add	r3, pc, #216	; (adr r3, 80067f0 <_strtod_l+0xbd0>)
 8006716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671a:	f7fa f9df 	bl	8000adc <__aeabi_dcmplt>
 800671e:	2800      	cmp	r0, #0
 8006720:	f47f acd0 	bne.w	80060c4 <_strtod_l+0x4a4>
 8006724:	a334      	add	r3, pc, #208	; (adr r3, 80067f8 <_strtod_l+0xbd8>)
 8006726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672a:	4640      	mov	r0, r8
 800672c:	4649      	mov	r1, r9
 800672e:	f7fa f9f3 	bl	8000b18 <__aeabi_dcmpgt>
 8006732:	2800      	cmp	r0, #0
 8006734:	f43f af7b 	beq.w	800662e <_strtod_l+0xa0e>
 8006738:	e4c4      	b.n	80060c4 <_strtod_l+0x4a4>
 800673a:	9b04      	ldr	r3, [sp, #16]
 800673c:	b333      	cbz	r3, 800678c <_strtod_l+0xb6c>
 800673e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006740:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006744:	d822      	bhi.n	800678c <_strtod_l+0xb6c>
 8006746:	a32e      	add	r3, pc, #184	; (adr r3, 8006800 <_strtod_l+0xbe0>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	4640      	mov	r0, r8
 800674e:	4649      	mov	r1, r9
 8006750:	f7fa f9ce 	bl	8000af0 <__aeabi_dcmple>
 8006754:	b1a0      	cbz	r0, 8006780 <_strtod_l+0xb60>
 8006756:	4649      	mov	r1, r9
 8006758:	4640      	mov	r0, r8
 800675a:	f7fa fa0f 	bl	8000b7c <__aeabi_d2uiz>
 800675e:	2801      	cmp	r0, #1
 8006760:	bf38      	it	cc
 8006762:	2001      	movcc	r0, #1
 8006764:	f7f9 fece 	bl	8000504 <__aeabi_ui2d>
 8006768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800676a:	4680      	mov	r8, r0
 800676c:	4689      	mov	r9, r1
 800676e:	bb23      	cbnz	r3, 80067ba <_strtod_l+0xb9a>
 8006770:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006774:	9010      	str	r0, [sp, #64]	; 0x40
 8006776:	9311      	str	r3, [sp, #68]	; 0x44
 8006778:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800677c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006782:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006784:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	9309      	str	r3, [sp, #36]	; 0x24
 800678c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006790:	eeb0 0a48 	vmov.f32	s0, s16
 8006794:	eef0 0a68 	vmov.f32	s1, s17
 8006798:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800679c:	f001 f90c 	bl	80079b8 <__ulp>
 80067a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80067a4:	ec53 2b10 	vmov	r2, r3, d0
 80067a8:	f7f9 ff26 	bl	80005f8 <__aeabi_dmul>
 80067ac:	ec53 2b18 	vmov	r2, r3, d8
 80067b0:	f7f9 fd6c 	bl	800028c <__adddf3>
 80067b4:	4682      	mov	sl, r0
 80067b6:	468b      	mov	fp, r1
 80067b8:	e78d      	b.n	80066d6 <_strtod_l+0xab6>
 80067ba:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80067be:	e7db      	b.n	8006778 <_strtod_l+0xb58>
 80067c0:	a311      	add	r3, pc, #68	; (adr r3, 8006808 <_strtod_l+0xbe8>)
 80067c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c6:	f7fa f989 	bl	8000adc <__aeabi_dcmplt>
 80067ca:	e7b2      	b.n	8006732 <_strtod_l+0xb12>
 80067cc:	2300      	movs	r3, #0
 80067ce:	930a      	str	r3, [sp, #40]	; 0x28
 80067d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80067d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067d4:	6013      	str	r3, [r2, #0]
 80067d6:	f7ff ba6b 	b.w	8005cb0 <_strtod_l+0x90>
 80067da:	2a65      	cmp	r2, #101	; 0x65
 80067dc:	f43f ab5f 	beq.w	8005e9e <_strtod_l+0x27e>
 80067e0:	2a45      	cmp	r2, #69	; 0x45
 80067e2:	f43f ab5c 	beq.w	8005e9e <_strtod_l+0x27e>
 80067e6:	2301      	movs	r3, #1
 80067e8:	f7ff bb94 	b.w	8005f14 <_strtod_l+0x2f4>
 80067ec:	f3af 8000 	nop.w
 80067f0:	94a03595 	.word	0x94a03595
 80067f4:	3fdfffff 	.word	0x3fdfffff
 80067f8:	35afe535 	.word	0x35afe535
 80067fc:	3fe00000 	.word	0x3fe00000
 8006800:	ffc00000 	.word	0xffc00000
 8006804:	41dfffff 	.word	0x41dfffff
 8006808:	94a03595 	.word	0x94a03595
 800680c:	3fcfffff 	.word	0x3fcfffff
 8006810:	3ff00000 	.word	0x3ff00000
 8006814:	7ff00000 	.word	0x7ff00000
 8006818:	7fe00000 	.word	0x7fe00000
 800681c:	7c9fffff 	.word	0x7c9fffff
 8006820:	3fe00000 	.word	0x3fe00000
 8006824:	bff00000 	.word	0xbff00000
 8006828:	7fefffff 	.word	0x7fefffff

0800682c <strtod>:
 800682c:	460a      	mov	r2, r1
 800682e:	4601      	mov	r1, r0
 8006830:	4802      	ldr	r0, [pc, #8]	; (800683c <strtod+0x10>)
 8006832:	4b03      	ldr	r3, [pc, #12]	; (8006840 <strtod+0x14>)
 8006834:	6800      	ldr	r0, [r0, #0]
 8006836:	f7ff b9f3 	b.w	8005c20 <_strtod_l>
 800683a:	bf00      	nop
 800683c:	20000018 	.word	0x20000018
 8006840:	20000080 	.word	0x20000080

08006844 <_strtol_l.constprop.0>:
 8006844:	2b01      	cmp	r3, #1
 8006846:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800684a:	d001      	beq.n	8006850 <_strtol_l.constprop.0+0xc>
 800684c:	2b24      	cmp	r3, #36	; 0x24
 800684e:	d906      	bls.n	800685e <_strtol_l.constprop.0+0x1a>
 8006850:	f7ff f948 	bl	8005ae4 <__errno>
 8006854:	2316      	movs	r3, #22
 8006856:	6003      	str	r3, [r0, #0]
 8006858:	2000      	movs	r0, #0
 800685a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800685e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006944 <_strtol_l.constprop.0+0x100>
 8006862:	460d      	mov	r5, r1
 8006864:	462e      	mov	r6, r5
 8006866:	f815 4b01 	ldrb.w	r4, [r5], #1
 800686a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800686e:	f017 0708 	ands.w	r7, r7, #8
 8006872:	d1f7      	bne.n	8006864 <_strtol_l.constprop.0+0x20>
 8006874:	2c2d      	cmp	r4, #45	; 0x2d
 8006876:	d132      	bne.n	80068de <_strtol_l.constprop.0+0x9a>
 8006878:	782c      	ldrb	r4, [r5, #0]
 800687a:	2701      	movs	r7, #1
 800687c:	1cb5      	adds	r5, r6, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d05b      	beq.n	800693a <_strtol_l.constprop.0+0xf6>
 8006882:	2b10      	cmp	r3, #16
 8006884:	d109      	bne.n	800689a <_strtol_l.constprop.0+0x56>
 8006886:	2c30      	cmp	r4, #48	; 0x30
 8006888:	d107      	bne.n	800689a <_strtol_l.constprop.0+0x56>
 800688a:	782c      	ldrb	r4, [r5, #0]
 800688c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006890:	2c58      	cmp	r4, #88	; 0x58
 8006892:	d14d      	bne.n	8006930 <_strtol_l.constprop.0+0xec>
 8006894:	786c      	ldrb	r4, [r5, #1]
 8006896:	2310      	movs	r3, #16
 8006898:	3502      	adds	r5, #2
 800689a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800689e:	f108 38ff 	add.w	r8, r8, #4294967295
 80068a2:	f04f 0c00 	mov.w	ip, #0
 80068a6:	fbb8 f9f3 	udiv	r9, r8, r3
 80068aa:	4666      	mov	r6, ip
 80068ac:	fb03 8a19 	mls	sl, r3, r9, r8
 80068b0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80068b4:	f1be 0f09 	cmp.w	lr, #9
 80068b8:	d816      	bhi.n	80068e8 <_strtol_l.constprop.0+0xa4>
 80068ba:	4674      	mov	r4, lr
 80068bc:	42a3      	cmp	r3, r4
 80068be:	dd24      	ble.n	800690a <_strtol_l.constprop.0+0xc6>
 80068c0:	f1bc 0f00 	cmp.w	ip, #0
 80068c4:	db1e      	blt.n	8006904 <_strtol_l.constprop.0+0xc0>
 80068c6:	45b1      	cmp	r9, r6
 80068c8:	d31c      	bcc.n	8006904 <_strtol_l.constprop.0+0xc0>
 80068ca:	d101      	bne.n	80068d0 <_strtol_l.constprop.0+0x8c>
 80068cc:	45a2      	cmp	sl, r4
 80068ce:	db19      	blt.n	8006904 <_strtol_l.constprop.0+0xc0>
 80068d0:	fb06 4603 	mla	r6, r6, r3, r4
 80068d4:	f04f 0c01 	mov.w	ip, #1
 80068d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068dc:	e7e8      	b.n	80068b0 <_strtol_l.constprop.0+0x6c>
 80068de:	2c2b      	cmp	r4, #43	; 0x2b
 80068e0:	bf04      	itt	eq
 80068e2:	782c      	ldrbeq	r4, [r5, #0]
 80068e4:	1cb5      	addeq	r5, r6, #2
 80068e6:	e7ca      	b.n	800687e <_strtol_l.constprop.0+0x3a>
 80068e8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80068ec:	f1be 0f19 	cmp.w	lr, #25
 80068f0:	d801      	bhi.n	80068f6 <_strtol_l.constprop.0+0xb2>
 80068f2:	3c37      	subs	r4, #55	; 0x37
 80068f4:	e7e2      	b.n	80068bc <_strtol_l.constprop.0+0x78>
 80068f6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80068fa:	f1be 0f19 	cmp.w	lr, #25
 80068fe:	d804      	bhi.n	800690a <_strtol_l.constprop.0+0xc6>
 8006900:	3c57      	subs	r4, #87	; 0x57
 8006902:	e7db      	b.n	80068bc <_strtol_l.constprop.0+0x78>
 8006904:	f04f 3cff 	mov.w	ip, #4294967295
 8006908:	e7e6      	b.n	80068d8 <_strtol_l.constprop.0+0x94>
 800690a:	f1bc 0f00 	cmp.w	ip, #0
 800690e:	da05      	bge.n	800691c <_strtol_l.constprop.0+0xd8>
 8006910:	2322      	movs	r3, #34	; 0x22
 8006912:	6003      	str	r3, [r0, #0]
 8006914:	4646      	mov	r6, r8
 8006916:	b942      	cbnz	r2, 800692a <_strtol_l.constprop.0+0xe6>
 8006918:	4630      	mov	r0, r6
 800691a:	e79e      	b.n	800685a <_strtol_l.constprop.0+0x16>
 800691c:	b107      	cbz	r7, 8006920 <_strtol_l.constprop.0+0xdc>
 800691e:	4276      	negs	r6, r6
 8006920:	2a00      	cmp	r2, #0
 8006922:	d0f9      	beq.n	8006918 <_strtol_l.constprop.0+0xd4>
 8006924:	f1bc 0f00 	cmp.w	ip, #0
 8006928:	d000      	beq.n	800692c <_strtol_l.constprop.0+0xe8>
 800692a:	1e69      	subs	r1, r5, #1
 800692c:	6011      	str	r1, [r2, #0]
 800692e:	e7f3      	b.n	8006918 <_strtol_l.constprop.0+0xd4>
 8006930:	2430      	movs	r4, #48	; 0x30
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1b1      	bne.n	800689a <_strtol_l.constprop.0+0x56>
 8006936:	2308      	movs	r3, #8
 8006938:	e7af      	b.n	800689a <_strtol_l.constprop.0+0x56>
 800693a:	2c30      	cmp	r4, #48	; 0x30
 800693c:	d0a5      	beq.n	800688a <_strtol_l.constprop.0+0x46>
 800693e:	230a      	movs	r3, #10
 8006940:	e7ab      	b.n	800689a <_strtol_l.constprop.0+0x56>
 8006942:	bf00      	nop
 8006944:	08009e21 	.word	0x08009e21

08006948 <strtol>:
 8006948:	4613      	mov	r3, r2
 800694a:	460a      	mov	r2, r1
 800694c:	4601      	mov	r1, r0
 800694e:	4802      	ldr	r0, [pc, #8]	; (8006958 <strtol+0x10>)
 8006950:	6800      	ldr	r0, [r0, #0]
 8006952:	f7ff bf77 	b.w	8006844 <_strtol_l.constprop.0>
 8006956:	bf00      	nop
 8006958:	20000018 	.word	0x20000018

0800695c <print_e>:
 800695c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800695e:	b087      	sub	sp, #28
 8006960:	ec43 2b10 	vmov	d0, r2, r3
 8006964:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006966:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800696a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800696c:	ab04      	add	r3, sp, #16
 800696e:	9301      	str	r3, [sp, #4]
 8006970:	ab03      	add	r3, sp, #12
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	1c62      	adds	r2, r4, #1
 8006976:	ab05      	add	r3, sp, #20
 8006978:	460f      	mov	r7, r1
 800697a:	2102      	movs	r1, #2
 800697c:	f001 fe40 	bl	8008600 <_dtoa_r>
 8006980:	9a05      	ldr	r2, [sp, #20]
 8006982:	f242 730f 	movw	r3, #9999	; 0x270f
 8006986:	429a      	cmp	r2, r3
 8006988:	d105      	bne.n	8006996 <print_e+0x3a>
 800698a:	4601      	mov	r1, r0
 800698c:	4638      	mov	r0, r7
 800698e:	f001 fd63 	bl	8008458 <strcpy>
 8006992:	b007      	add	sp, #28
 8006994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006996:	463b      	mov	r3, r7
 8006998:	7801      	ldrb	r1, [r0, #0]
 800699a:	f803 1b01 	strb.w	r1, [r3], #1
 800699e:	2c00      	cmp	r4, #0
 80069a0:	bfc8      	it	gt
 80069a2:	2501      	movgt	r5, #1
 80069a4:	212e      	movs	r1, #46	; 0x2e
 80069a6:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 80069aa:	b10f      	cbz	r7, 80069b0 <print_e+0x54>
 80069ac:	2c00      	cmp	r4, #0
 80069ae:	dc37      	bgt.n	8006a20 <print_e+0xc4>
 80069b0:	2e67      	cmp	r6, #103	; 0x67
 80069b2:	d046      	beq.n	8006a42 <print_e+0xe6>
 80069b4:	2e47      	cmp	r6, #71	; 0x47
 80069b6:	d046      	beq.n	8006a46 <print_e+0xea>
 80069b8:	212e      	movs	r1, #46	; 0x2e
 80069ba:	2030      	movs	r0, #48	; 0x30
 80069bc:	2c00      	cmp	r4, #0
 80069be:	dc38      	bgt.n	8006a32 <print_e+0xd6>
 80069c0:	1e51      	subs	r1, r2, #1
 80069c2:	2900      	cmp	r1, #0
 80069c4:	bfb8      	it	lt
 80069c6:	f1c2 0201 	rsblt	r2, r2, #1
 80069ca:	4618      	mov	r0, r3
 80069cc:	9105      	str	r1, [sp, #20]
 80069ce:	bfac      	ite	ge
 80069d0:	222b      	movge	r2, #43	; 0x2b
 80069d2:	9205      	strlt	r2, [sp, #20]
 80069d4:	f800 6b02 	strb.w	r6, [r0], #2
 80069d8:	bfa8      	it	ge
 80069da:	705a      	strbge	r2, [r3, #1]
 80069dc:	9a05      	ldr	r2, [sp, #20]
 80069de:	bfbc      	itt	lt
 80069e0:	212d      	movlt	r1, #45	; 0x2d
 80069e2:	7059      	strblt	r1, [r3, #1]
 80069e4:	2a63      	cmp	r2, #99	; 0x63
 80069e6:	dd0b      	ble.n	8006a00 <print_e+0xa4>
 80069e8:	2164      	movs	r1, #100	; 0x64
 80069ea:	fb92 f1f1 	sdiv	r1, r2, r1
 80069ee:	f101 0430 	add.w	r4, r1, #48	; 0x30
 80069f2:	1cd8      	adds	r0, r3, #3
 80069f4:	709c      	strb	r4, [r3, #2]
 80069f6:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80069fa:	fb03 2201 	mla	r2, r3, r1, r2
 80069fe:	9205      	str	r2, [sp, #20]
 8006a00:	9b05      	ldr	r3, [sp, #20]
 8006a02:	220a      	movs	r2, #10
 8006a04:	fb93 f2f2 	sdiv	r2, r3, r2
 8006a08:	f102 0130 	add.w	r1, r2, #48	; 0x30
 8006a0c:	7001      	strb	r1, [r0, #0]
 8006a0e:	f06f 0109 	mvn.w	r1, #9
 8006a12:	fb01 3302 	mla	r3, r1, r2, r3
 8006a16:	3330      	adds	r3, #48	; 0x30
 8006a18:	7043      	strb	r3, [r0, #1]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	7083      	strb	r3, [r0, #2]
 8006a1e:	e7b8      	b.n	8006992 <print_e+0x36>
 8006a20:	b10d      	cbz	r5, 8006a26 <print_e+0xca>
 8006a22:	f803 1b01 	strb.w	r1, [r3], #1
 8006a26:	7805      	ldrb	r5, [r0, #0]
 8006a28:	f803 5b01 	strb.w	r5, [r3], #1
 8006a2c:	3c01      	subs	r4, #1
 8006a2e:	2500      	movs	r5, #0
 8006a30:	e7b9      	b.n	80069a6 <print_e+0x4a>
 8006a32:	b10d      	cbz	r5, 8006a38 <print_e+0xdc>
 8006a34:	f803 1b01 	strb.w	r1, [r3], #1
 8006a38:	f803 0b01 	strb.w	r0, [r3], #1
 8006a3c:	3c01      	subs	r4, #1
 8006a3e:	2500      	movs	r5, #0
 8006a40:	e7bc      	b.n	80069bc <print_e+0x60>
 8006a42:	2665      	movs	r6, #101	; 0x65
 8006a44:	e7bc      	b.n	80069c0 <print_e+0x64>
 8006a46:	2645      	movs	r6, #69	; 0x45
 8006a48:	e7ba      	b.n	80069c0 <print_e+0x64>
 8006a4a:	0000      	movs	r0, r0
 8006a4c:	0000      	movs	r0, r0
	...

08006a50 <_gcvt>:
 8006a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a54:	ec55 4b10 	vmov	r4, r5, d0
 8006a58:	b088      	sub	sp, #32
 8006a5a:	4681      	mov	r9, r0
 8006a5c:	4688      	mov	r8, r1
 8006a5e:	4616      	mov	r6, r2
 8006a60:	469a      	mov	sl, r3
 8006a62:	ee10 0a10 	vmov	r0, s0
 8006a66:	2200      	movs	r2, #0
 8006a68:	2300      	movs	r3, #0
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8006a6e:	f7fa f835 	bl	8000adc <__aeabi_dcmplt>
 8006a72:	b110      	cbz	r0, 8006a7a <_gcvt+0x2a>
 8006a74:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006a78:	461d      	mov	r5, r3
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	4620      	mov	r0, r4
 8006a80:	4629      	mov	r1, r5
 8006a82:	f7fa f821 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a86:	b138      	cbz	r0, 8006a98 <_gcvt+0x48>
 8006a88:	2330      	movs	r3, #48	; 0x30
 8006a8a:	7033      	strb	r3, [r6, #0]
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	7073      	strb	r3, [r6, #1]
 8006a90:	4630      	mov	r0, r6
 8006a92:	b008      	add	sp, #32
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	a34b      	add	r3, pc, #300	; (adr r3, 8006bc8 <_gcvt+0x178>)
 8006a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	f7fa f825 	bl	8000af0 <__aeabi_dcmple>
 8006aa6:	b158      	cbz	r0, 8006ac0 <_gcvt+0x70>
 8006aa8:	f108 31ff 	add.w	r1, r8, #4294967295
 8006aac:	9100      	str	r1, [sp, #0]
 8006aae:	e9cd a701 	strd	sl, r7, [sp, #4]
 8006ab2:	4622      	mov	r2, r4
 8006ab4:	462b      	mov	r3, r5
 8006ab6:	4631      	mov	r1, r6
 8006ab8:	4648      	mov	r0, r9
 8006aba:	f7ff ff4f 	bl	800695c <print_e>
 8006abe:	e7e7      	b.n	8006a90 <_gcvt+0x40>
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	f001 f885 	bl	8007bd0 <_mprec_log10>
 8006ac6:	4622      	mov	r2, r4
 8006ac8:	ec51 0b10 	vmov	r0, r1, d0
 8006acc:	462b      	mov	r3, r5
 8006ace:	f7fa f80f 	bl	8000af0 <__aeabi_dcmple>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d1e8      	bne.n	8006aa8 <_gcvt+0x58>
 8006ad6:	ab07      	add	r3, sp, #28
 8006ad8:	9301      	str	r3, [sp, #4]
 8006ada:	ab06      	add	r3, sp, #24
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	4642      	mov	r2, r8
 8006ae0:	ab05      	add	r3, sp, #20
 8006ae2:	ec45 4b10 	vmov	d0, r4, r5
 8006ae6:	2102      	movs	r1, #2
 8006ae8:	4648      	mov	r0, r9
 8006aea:	f001 fd89 	bl	8008600 <_dtoa_r>
 8006aee:	9a05      	ldr	r2, [sp, #20]
 8006af0:	f242 730f 	movw	r3, #9999	; 0x270f
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d00e      	beq.n	8006b16 <_gcvt+0xc6>
 8006af8:	4633      	mov	r3, r6
 8006afa:	44b0      	add	r8, r6
 8006afc:	4605      	mov	r5, r0
 8006afe:	f810 1b01 	ldrb.w	r1, [r0], #1
 8006b02:	9c05      	ldr	r4, [sp, #20]
 8006b04:	eba8 0203 	sub.w	r2, r8, r3
 8006b08:	b109      	cbz	r1, 8006b0e <_gcvt+0xbe>
 8006b0a:	2c00      	cmp	r4, #0
 8006b0c:	dc08      	bgt.n	8006b20 <_gcvt+0xd0>
 8006b0e:	2100      	movs	r1, #0
 8006b10:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8006b14:	e00d      	b.n	8006b32 <_gcvt+0xe2>
 8006b16:	4601      	mov	r1, r0
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f001 fc9d 	bl	8008458 <strcpy>
 8006b1e:	e7b7      	b.n	8006a90 <_gcvt+0x40>
 8006b20:	3c01      	subs	r4, #1
 8006b22:	f803 1b01 	strb.w	r1, [r3], #1
 8006b26:	9405      	str	r4, [sp, #20]
 8006b28:	e7e8      	b.n	8006afc <_gcvt+0xac>
 8006b2a:	f803 cb01 	strb.w	ip, [r3], #1
 8006b2e:	3a01      	subs	r2, #1
 8006b30:	2101      	movs	r1, #1
 8006b32:	2c00      	cmp	r4, #0
 8006b34:	4620      	mov	r0, r4
 8006b36:	dc2a      	bgt.n	8006b8e <_gcvt+0x13e>
 8006b38:	b101      	cbz	r1, 8006b3c <_gcvt+0xec>
 8006b3a:	9405      	str	r4, [sp, #20]
 8006b3c:	b90f      	cbnz	r7, 8006b42 <_gcvt+0xf2>
 8006b3e:	7829      	ldrb	r1, [r5, #0]
 8006b40:	b311      	cbz	r1, 8006b88 <_gcvt+0x138>
 8006b42:	42b3      	cmp	r3, r6
 8006b44:	bf04      	itt	eq
 8006b46:	2130      	moveq	r1, #48	; 0x30
 8006b48:	f803 1b01 	strbeq.w	r1, [r3], #1
 8006b4c:	212e      	movs	r1, #46	; 0x2e
 8006b4e:	7019      	strb	r1, [r3, #0]
 8006b50:	9905      	ldr	r1, [sp, #20]
 8006b52:	4618      	mov	r0, r3
 8006b54:	2400      	movs	r4, #0
 8006b56:	eba1 0c03 	sub.w	ip, r1, r3
 8006b5a:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8006b5e:	eb1c 0f00 	cmn.w	ip, r0
 8006b62:	d41c      	bmi.n	8006b9e <_gcvt+0x14e>
 8006b64:	2900      	cmp	r1, #0
 8006b66:	f1c1 0000 	rsb	r0, r1, #0
 8006b6a:	bfc8      	it	gt
 8006b6c:	2000      	movgt	r0, #0
 8006b6e:	f100 0c01 	add.w	ip, r0, #1
 8006b72:	4463      	add	r3, ip
 8006b74:	4401      	add	r1, r0
 8006b76:	b104      	cbz	r4, 8006b7a <_gcvt+0x12a>
 8006b78:	9105      	str	r1, [sp, #20]
 8006b7a:	1e69      	subs	r1, r5, #1
 8006b7c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006b80:	b108      	cbz	r0, 8006b86 <_gcvt+0x136>
 8006b82:	2a00      	cmp	r2, #0
 8006b84:	dc0f      	bgt.n	8006ba6 <_gcvt+0x156>
 8006b86:	b9df      	cbnz	r7, 8006bc0 <_gcvt+0x170>
 8006b88:	2200      	movs	r2, #0
 8006b8a:	701a      	strb	r2, [r3, #0]
 8006b8c:	e780      	b.n	8006a90 <_gcvt+0x40>
 8006b8e:	2a00      	cmp	r2, #0
 8006b90:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b94:	dcc9      	bgt.n	8006b2a <_gcvt+0xda>
 8006b96:	2900      	cmp	r1, #0
 8006b98:	d0d0      	beq.n	8006b3c <_gcvt+0xec>
 8006b9a:	9005      	str	r0, [sp, #20]
 8006b9c:	e7ce      	b.n	8006b3c <_gcvt+0xec>
 8006b9e:	f800 ef01 	strb.w	lr, [r0, #1]!
 8006ba2:	2401      	movs	r4, #1
 8006ba4:	e7db      	b.n	8006b5e <_gcvt+0x10e>
 8006ba6:	f803 0b01 	strb.w	r0, [r3], #1
 8006baa:	3a01      	subs	r2, #1
 8006bac:	e7e6      	b.n	8006b7c <_gcvt+0x12c>
 8006bae:	f801 5b01 	strb.w	r5, [r1], #1
 8006bb2:	1a60      	subs	r0, r4, r1
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	dcfa      	bgt.n	8006bae <_gcvt+0x15e>
 8006bb8:	2a00      	cmp	r2, #0
 8006bba:	bfa8      	it	ge
 8006bbc:	189b      	addge	r3, r3, r2
 8006bbe:	e7e3      	b.n	8006b88 <_gcvt+0x138>
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	189c      	adds	r4, r3, r2
 8006bc4:	2530      	movs	r5, #48	; 0x30
 8006bc6:	e7f4      	b.n	8006bb2 <_gcvt+0x162>
 8006bc8:	eb1c432d 	.word	0xeb1c432d
 8006bcc:	3f1a36e2 	.word	0x3f1a36e2

08006bd0 <rshift>:
 8006bd0:	6903      	ldr	r3, [r0, #16]
 8006bd2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006bd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bda:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006bde:	f100 0414 	add.w	r4, r0, #20
 8006be2:	dd45      	ble.n	8006c70 <rshift+0xa0>
 8006be4:	f011 011f 	ands.w	r1, r1, #31
 8006be8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006bec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006bf0:	d10c      	bne.n	8006c0c <rshift+0x3c>
 8006bf2:	f100 0710 	add.w	r7, r0, #16
 8006bf6:	4629      	mov	r1, r5
 8006bf8:	42b1      	cmp	r1, r6
 8006bfa:	d334      	bcc.n	8006c66 <rshift+0x96>
 8006bfc:	1a9b      	subs	r3, r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	1eea      	subs	r2, r5, #3
 8006c02:	4296      	cmp	r6, r2
 8006c04:	bf38      	it	cc
 8006c06:	2300      	movcc	r3, #0
 8006c08:	4423      	add	r3, r4
 8006c0a:	e015      	b.n	8006c38 <rshift+0x68>
 8006c0c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006c10:	f1c1 0820 	rsb	r8, r1, #32
 8006c14:	40cf      	lsrs	r7, r1
 8006c16:	f105 0e04 	add.w	lr, r5, #4
 8006c1a:	46a1      	mov	r9, r4
 8006c1c:	4576      	cmp	r6, lr
 8006c1e:	46f4      	mov	ip, lr
 8006c20:	d815      	bhi.n	8006c4e <rshift+0x7e>
 8006c22:	1a9a      	subs	r2, r3, r2
 8006c24:	0092      	lsls	r2, r2, #2
 8006c26:	3a04      	subs	r2, #4
 8006c28:	3501      	adds	r5, #1
 8006c2a:	42ae      	cmp	r6, r5
 8006c2c:	bf38      	it	cc
 8006c2e:	2200      	movcc	r2, #0
 8006c30:	18a3      	adds	r3, r4, r2
 8006c32:	50a7      	str	r7, [r4, r2]
 8006c34:	b107      	cbz	r7, 8006c38 <rshift+0x68>
 8006c36:	3304      	adds	r3, #4
 8006c38:	1b1a      	subs	r2, r3, r4
 8006c3a:	42a3      	cmp	r3, r4
 8006c3c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006c40:	bf08      	it	eq
 8006c42:	2300      	moveq	r3, #0
 8006c44:	6102      	str	r2, [r0, #16]
 8006c46:	bf08      	it	eq
 8006c48:	6143      	streq	r3, [r0, #20]
 8006c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c4e:	f8dc c000 	ldr.w	ip, [ip]
 8006c52:	fa0c fc08 	lsl.w	ip, ip, r8
 8006c56:	ea4c 0707 	orr.w	r7, ip, r7
 8006c5a:	f849 7b04 	str.w	r7, [r9], #4
 8006c5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c62:	40cf      	lsrs	r7, r1
 8006c64:	e7da      	b.n	8006c1c <rshift+0x4c>
 8006c66:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c6a:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c6e:	e7c3      	b.n	8006bf8 <rshift+0x28>
 8006c70:	4623      	mov	r3, r4
 8006c72:	e7e1      	b.n	8006c38 <rshift+0x68>

08006c74 <__hexdig_fun>:
 8006c74:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006c78:	2b09      	cmp	r3, #9
 8006c7a:	d802      	bhi.n	8006c82 <__hexdig_fun+0xe>
 8006c7c:	3820      	subs	r0, #32
 8006c7e:	b2c0      	uxtb	r0, r0
 8006c80:	4770      	bx	lr
 8006c82:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006c86:	2b05      	cmp	r3, #5
 8006c88:	d801      	bhi.n	8006c8e <__hexdig_fun+0x1a>
 8006c8a:	3847      	subs	r0, #71	; 0x47
 8006c8c:	e7f7      	b.n	8006c7e <__hexdig_fun+0xa>
 8006c8e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006c92:	2b05      	cmp	r3, #5
 8006c94:	d801      	bhi.n	8006c9a <__hexdig_fun+0x26>
 8006c96:	3827      	subs	r0, #39	; 0x27
 8006c98:	e7f1      	b.n	8006c7e <__hexdig_fun+0xa>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	4770      	bx	lr
	...

08006ca0 <__gethex>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	ed2d 8b02 	vpush	{d8}
 8006ca8:	b089      	sub	sp, #36	; 0x24
 8006caa:	ee08 0a10 	vmov	s16, r0
 8006cae:	9304      	str	r3, [sp, #16]
 8006cb0:	4bb4      	ldr	r3, [pc, #720]	; (8006f84 <__gethex+0x2e4>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	9301      	str	r3, [sp, #4]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	468b      	mov	fp, r1
 8006cba:	4690      	mov	r8, r2
 8006cbc:	f7f9 fa88 	bl	80001d0 <strlen>
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	f8db 2000 	ldr.w	r2, [fp]
 8006cc6:	4403      	add	r3, r0
 8006cc8:	4682      	mov	sl, r0
 8006cca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006cce:	9305      	str	r3, [sp, #20]
 8006cd0:	1c93      	adds	r3, r2, #2
 8006cd2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006cd6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006cda:	32fe      	adds	r2, #254	; 0xfe
 8006cdc:	18d1      	adds	r1, r2, r3
 8006cde:	461f      	mov	r7, r3
 8006ce0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006ce4:	9100      	str	r1, [sp, #0]
 8006ce6:	2830      	cmp	r0, #48	; 0x30
 8006ce8:	d0f8      	beq.n	8006cdc <__gethex+0x3c>
 8006cea:	f7ff ffc3 	bl	8006c74 <__hexdig_fun>
 8006cee:	4604      	mov	r4, r0
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	d13a      	bne.n	8006d6a <__gethex+0xca>
 8006cf4:	9901      	ldr	r1, [sp, #4]
 8006cf6:	4652      	mov	r2, sl
 8006cf8:	4638      	mov	r0, r7
 8006cfa:	f001 fbb5 	bl	8008468 <strncmp>
 8006cfe:	4605      	mov	r5, r0
 8006d00:	2800      	cmp	r0, #0
 8006d02:	d168      	bne.n	8006dd6 <__gethex+0x136>
 8006d04:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006d08:	eb07 060a 	add.w	r6, r7, sl
 8006d0c:	f7ff ffb2 	bl	8006c74 <__hexdig_fun>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	d062      	beq.n	8006dda <__gethex+0x13a>
 8006d14:	4633      	mov	r3, r6
 8006d16:	7818      	ldrb	r0, [r3, #0]
 8006d18:	2830      	cmp	r0, #48	; 0x30
 8006d1a:	461f      	mov	r7, r3
 8006d1c:	f103 0301 	add.w	r3, r3, #1
 8006d20:	d0f9      	beq.n	8006d16 <__gethex+0x76>
 8006d22:	f7ff ffa7 	bl	8006c74 <__hexdig_fun>
 8006d26:	2301      	movs	r3, #1
 8006d28:	fab0 f480 	clz	r4, r0
 8006d2c:	0964      	lsrs	r4, r4, #5
 8006d2e:	4635      	mov	r5, r6
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	463a      	mov	r2, r7
 8006d34:	4616      	mov	r6, r2
 8006d36:	3201      	adds	r2, #1
 8006d38:	7830      	ldrb	r0, [r6, #0]
 8006d3a:	f7ff ff9b 	bl	8006c74 <__hexdig_fun>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d1f8      	bne.n	8006d34 <__gethex+0x94>
 8006d42:	9901      	ldr	r1, [sp, #4]
 8006d44:	4652      	mov	r2, sl
 8006d46:	4630      	mov	r0, r6
 8006d48:	f001 fb8e 	bl	8008468 <strncmp>
 8006d4c:	b980      	cbnz	r0, 8006d70 <__gethex+0xd0>
 8006d4e:	b94d      	cbnz	r5, 8006d64 <__gethex+0xc4>
 8006d50:	eb06 050a 	add.w	r5, r6, sl
 8006d54:	462a      	mov	r2, r5
 8006d56:	4616      	mov	r6, r2
 8006d58:	3201      	adds	r2, #1
 8006d5a:	7830      	ldrb	r0, [r6, #0]
 8006d5c:	f7ff ff8a 	bl	8006c74 <__hexdig_fun>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d1f8      	bne.n	8006d56 <__gethex+0xb6>
 8006d64:	1bad      	subs	r5, r5, r6
 8006d66:	00ad      	lsls	r5, r5, #2
 8006d68:	e004      	b.n	8006d74 <__gethex+0xd4>
 8006d6a:	2400      	movs	r4, #0
 8006d6c:	4625      	mov	r5, r4
 8006d6e:	e7e0      	b.n	8006d32 <__gethex+0x92>
 8006d70:	2d00      	cmp	r5, #0
 8006d72:	d1f7      	bne.n	8006d64 <__gethex+0xc4>
 8006d74:	7833      	ldrb	r3, [r6, #0]
 8006d76:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d7a:	2b50      	cmp	r3, #80	; 0x50
 8006d7c:	d13b      	bne.n	8006df6 <__gethex+0x156>
 8006d7e:	7873      	ldrb	r3, [r6, #1]
 8006d80:	2b2b      	cmp	r3, #43	; 0x2b
 8006d82:	d02c      	beq.n	8006dde <__gethex+0x13e>
 8006d84:	2b2d      	cmp	r3, #45	; 0x2d
 8006d86:	d02e      	beq.n	8006de6 <__gethex+0x146>
 8006d88:	1c71      	adds	r1, r6, #1
 8006d8a:	f04f 0900 	mov.w	r9, #0
 8006d8e:	7808      	ldrb	r0, [r1, #0]
 8006d90:	f7ff ff70 	bl	8006c74 <__hexdig_fun>
 8006d94:	1e43      	subs	r3, r0, #1
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b18      	cmp	r3, #24
 8006d9a:	d82c      	bhi.n	8006df6 <__gethex+0x156>
 8006d9c:	f1a0 0210 	sub.w	r2, r0, #16
 8006da0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006da4:	f7ff ff66 	bl	8006c74 <__hexdig_fun>
 8006da8:	1e43      	subs	r3, r0, #1
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b18      	cmp	r3, #24
 8006dae:	d91d      	bls.n	8006dec <__gethex+0x14c>
 8006db0:	f1b9 0f00 	cmp.w	r9, #0
 8006db4:	d000      	beq.n	8006db8 <__gethex+0x118>
 8006db6:	4252      	negs	r2, r2
 8006db8:	4415      	add	r5, r2
 8006dba:	f8cb 1000 	str.w	r1, [fp]
 8006dbe:	b1e4      	cbz	r4, 8006dfa <__gethex+0x15a>
 8006dc0:	9b00      	ldr	r3, [sp, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	bf14      	ite	ne
 8006dc6:	2700      	movne	r7, #0
 8006dc8:	2706      	moveq	r7, #6
 8006dca:	4638      	mov	r0, r7
 8006dcc:	b009      	add	sp, #36	; 0x24
 8006dce:	ecbd 8b02 	vpop	{d8}
 8006dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd6:	463e      	mov	r6, r7
 8006dd8:	4625      	mov	r5, r4
 8006dda:	2401      	movs	r4, #1
 8006ddc:	e7ca      	b.n	8006d74 <__gethex+0xd4>
 8006dde:	f04f 0900 	mov.w	r9, #0
 8006de2:	1cb1      	adds	r1, r6, #2
 8006de4:	e7d3      	b.n	8006d8e <__gethex+0xee>
 8006de6:	f04f 0901 	mov.w	r9, #1
 8006dea:	e7fa      	b.n	8006de2 <__gethex+0x142>
 8006dec:	230a      	movs	r3, #10
 8006dee:	fb03 0202 	mla	r2, r3, r2, r0
 8006df2:	3a10      	subs	r2, #16
 8006df4:	e7d4      	b.n	8006da0 <__gethex+0x100>
 8006df6:	4631      	mov	r1, r6
 8006df8:	e7df      	b.n	8006dba <__gethex+0x11a>
 8006dfa:	1bf3      	subs	r3, r6, r7
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	4621      	mov	r1, r4
 8006e00:	2b07      	cmp	r3, #7
 8006e02:	dc0b      	bgt.n	8006e1c <__gethex+0x17c>
 8006e04:	ee18 0a10 	vmov	r0, s16
 8006e08:	f000 fa64 	bl	80072d4 <_Balloc>
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	b940      	cbnz	r0, 8006e22 <__gethex+0x182>
 8006e10:	4b5d      	ldr	r3, [pc, #372]	; (8006f88 <__gethex+0x2e8>)
 8006e12:	4602      	mov	r2, r0
 8006e14:	21de      	movs	r1, #222	; 0xde
 8006e16:	485d      	ldr	r0, [pc, #372]	; (8006f8c <__gethex+0x2ec>)
 8006e18:	f001 fb48 	bl	80084ac <__assert_func>
 8006e1c:	3101      	adds	r1, #1
 8006e1e:	105b      	asrs	r3, r3, #1
 8006e20:	e7ee      	b.n	8006e00 <__gethex+0x160>
 8006e22:	f100 0914 	add.w	r9, r0, #20
 8006e26:	f04f 0b00 	mov.w	fp, #0
 8006e2a:	f1ca 0301 	rsb	r3, sl, #1
 8006e2e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e32:	f8cd b000 	str.w	fp, [sp]
 8006e36:	9306      	str	r3, [sp, #24]
 8006e38:	42b7      	cmp	r7, r6
 8006e3a:	d340      	bcc.n	8006ebe <__gethex+0x21e>
 8006e3c:	9802      	ldr	r0, [sp, #8]
 8006e3e:	9b00      	ldr	r3, [sp, #0]
 8006e40:	f840 3b04 	str.w	r3, [r0], #4
 8006e44:	eba0 0009 	sub.w	r0, r0, r9
 8006e48:	1080      	asrs	r0, r0, #2
 8006e4a:	0146      	lsls	r6, r0, #5
 8006e4c:	6120      	str	r0, [r4, #16]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fb32 	bl	80074b8 <__hi0bits>
 8006e54:	1a30      	subs	r0, r6, r0
 8006e56:	f8d8 6000 	ldr.w	r6, [r8]
 8006e5a:	42b0      	cmp	r0, r6
 8006e5c:	dd63      	ble.n	8006f26 <__gethex+0x286>
 8006e5e:	1b87      	subs	r7, r0, r6
 8006e60:	4639      	mov	r1, r7
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 fef5 	bl	8007c52 <__any_on>
 8006e68:	4682      	mov	sl, r0
 8006e6a:	b1a8      	cbz	r0, 8006e98 <__gethex+0x1f8>
 8006e6c:	1e7b      	subs	r3, r7, #1
 8006e6e:	1159      	asrs	r1, r3, #5
 8006e70:	f003 021f 	and.w	r2, r3, #31
 8006e74:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006e78:	f04f 0a01 	mov.w	sl, #1
 8006e7c:	fa0a f202 	lsl.w	r2, sl, r2
 8006e80:	420a      	tst	r2, r1
 8006e82:	d009      	beq.n	8006e98 <__gethex+0x1f8>
 8006e84:	4553      	cmp	r3, sl
 8006e86:	dd05      	ble.n	8006e94 <__gethex+0x1f4>
 8006e88:	1eb9      	subs	r1, r7, #2
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	f000 fee1 	bl	8007c52 <__any_on>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d145      	bne.n	8006f20 <__gethex+0x280>
 8006e94:	f04f 0a02 	mov.w	sl, #2
 8006e98:	4639      	mov	r1, r7
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f7ff fe98 	bl	8006bd0 <rshift>
 8006ea0:	443d      	add	r5, r7
 8006ea2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ea6:	42ab      	cmp	r3, r5
 8006ea8:	da4c      	bge.n	8006f44 <__gethex+0x2a4>
 8006eaa:	ee18 0a10 	vmov	r0, s16
 8006eae:	4621      	mov	r1, r4
 8006eb0:	f000 fa50 	bl	8007354 <_Bfree>
 8006eb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6013      	str	r3, [r2, #0]
 8006eba:	27a3      	movs	r7, #163	; 0xa3
 8006ebc:	e785      	b.n	8006dca <__gethex+0x12a>
 8006ebe:	1e73      	subs	r3, r6, #1
 8006ec0:	9a05      	ldr	r2, [sp, #20]
 8006ec2:	9303      	str	r3, [sp, #12]
 8006ec4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d019      	beq.n	8006f00 <__gethex+0x260>
 8006ecc:	f1bb 0f20 	cmp.w	fp, #32
 8006ed0:	d107      	bne.n	8006ee2 <__gethex+0x242>
 8006ed2:	9b02      	ldr	r3, [sp, #8]
 8006ed4:	9a00      	ldr	r2, [sp, #0]
 8006ed6:	f843 2b04 	str.w	r2, [r3], #4
 8006eda:	9302      	str	r3, [sp, #8]
 8006edc:	2300      	movs	r3, #0
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	469b      	mov	fp, r3
 8006ee2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006ee6:	f7ff fec5 	bl	8006c74 <__hexdig_fun>
 8006eea:	9b00      	ldr	r3, [sp, #0]
 8006eec:	f000 000f 	and.w	r0, r0, #15
 8006ef0:	fa00 f00b 	lsl.w	r0, r0, fp
 8006ef4:	4303      	orrs	r3, r0
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	f10b 0b04 	add.w	fp, fp, #4
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	e00d      	b.n	8006f1c <__gethex+0x27c>
 8006f00:	9b03      	ldr	r3, [sp, #12]
 8006f02:	9a06      	ldr	r2, [sp, #24]
 8006f04:	4413      	add	r3, r2
 8006f06:	42bb      	cmp	r3, r7
 8006f08:	d3e0      	bcc.n	8006ecc <__gethex+0x22c>
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	9901      	ldr	r1, [sp, #4]
 8006f0e:	9307      	str	r3, [sp, #28]
 8006f10:	4652      	mov	r2, sl
 8006f12:	f001 faa9 	bl	8008468 <strncmp>
 8006f16:	9b07      	ldr	r3, [sp, #28]
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d1d7      	bne.n	8006ecc <__gethex+0x22c>
 8006f1c:	461e      	mov	r6, r3
 8006f1e:	e78b      	b.n	8006e38 <__gethex+0x198>
 8006f20:	f04f 0a03 	mov.w	sl, #3
 8006f24:	e7b8      	b.n	8006e98 <__gethex+0x1f8>
 8006f26:	da0a      	bge.n	8006f3e <__gethex+0x29e>
 8006f28:	1a37      	subs	r7, r6, r0
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	ee18 0a10 	vmov	r0, s16
 8006f30:	463a      	mov	r2, r7
 8006f32:	f000 fc2b 	bl	800778c <__lshift>
 8006f36:	1bed      	subs	r5, r5, r7
 8006f38:	4604      	mov	r4, r0
 8006f3a:	f100 0914 	add.w	r9, r0, #20
 8006f3e:	f04f 0a00 	mov.w	sl, #0
 8006f42:	e7ae      	b.n	8006ea2 <__gethex+0x202>
 8006f44:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006f48:	42a8      	cmp	r0, r5
 8006f4a:	dd72      	ble.n	8007032 <__gethex+0x392>
 8006f4c:	1b45      	subs	r5, r0, r5
 8006f4e:	42ae      	cmp	r6, r5
 8006f50:	dc36      	bgt.n	8006fc0 <__gethex+0x320>
 8006f52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d02a      	beq.n	8006fb0 <__gethex+0x310>
 8006f5a:	2b03      	cmp	r3, #3
 8006f5c:	d02c      	beq.n	8006fb8 <__gethex+0x318>
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d11c      	bne.n	8006f9c <__gethex+0x2fc>
 8006f62:	42ae      	cmp	r6, r5
 8006f64:	d11a      	bne.n	8006f9c <__gethex+0x2fc>
 8006f66:	2e01      	cmp	r6, #1
 8006f68:	d112      	bne.n	8006f90 <__gethex+0x2f0>
 8006f6a:	9a04      	ldr	r2, [sp, #16]
 8006f6c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006f70:	6013      	str	r3, [r2, #0]
 8006f72:	2301      	movs	r3, #1
 8006f74:	6123      	str	r3, [r4, #16]
 8006f76:	f8c9 3000 	str.w	r3, [r9]
 8006f7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f7c:	2762      	movs	r7, #98	; 0x62
 8006f7e:	601c      	str	r4, [r3, #0]
 8006f80:	e723      	b.n	8006dca <__gethex+0x12a>
 8006f82:	bf00      	nop
 8006f84:	08009f98 	.word	0x08009f98
 8006f88:	08009f21 	.word	0x08009f21
 8006f8c:	08009f32 	.word	0x08009f32
 8006f90:	1e71      	subs	r1, r6, #1
 8006f92:	4620      	mov	r0, r4
 8006f94:	f000 fe5d 	bl	8007c52 <__any_on>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d1e6      	bne.n	8006f6a <__gethex+0x2ca>
 8006f9c:	ee18 0a10 	vmov	r0, s16
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	f000 f9d7 	bl	8007354 <_Bfree>
 8006fa6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006fa8:	2300      	movs	r3, #0
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	2750      	movs	r7, #80	; 0x50
 8006fae:	e70c      	b.n	8006dca <__gethex+0x12a>
 8006fb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1f2      	bne.n	8006f9c <__gethex+0x2fc>
 8006fb6:	e7d8      	b.n	8006f6a <__gethex+0x2ca>
 8006fb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1d5      	bne.n	8006f6a <__gethex+0x2ca>
 8006fbe:	e7ed      	b.n	8006f9c <__gethex+0x2fc>
 8006fc0:	1e6f      	subs	r7, r5, #1
 8006fc2:	f1ba 0f00 	cmp.w	sl, #0
 8006fc6:	d131      	bne.n	800702c <__gethex+0x38c>
 8006fc8:	b127      	cbz	r7, 8006fd4 <__gethex+0x334>
 8006fca:	4639      	mov	r1, r7
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f000 fe40 	bl	8007c52 <__any_on>
 8006fd2:	4682      	mov	sl, r0
 8006fd4:	117b      	asrs	r3, r7, #5
 8006fd6:	2101      	movs	r1, #1
 8006fd8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006fdc:	f007 071f 	and.w	r7, r7, #31
 8006fe0:	fa01 f707 	lsl.w	r7, r1, r7
 8006fe4:	421f      	tst	r7, r3
 8006fe6:	4629      	mov	r1, r5
 8006fe8:	4620      	mov	r0, r4
 8006fea:	bf18      	it	ne
 8006fec:	f04a 0a02 	orrne.w	sl, sl, #2
 8006ff0:	1b76      	subs	r6, r6, r5
 8006ff2:	f7ff fded 	bl	8006bd0 <rshift>
 8006ff6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006ffa:	2702      	movs	r7, #2
 8006ffc:	f1ba 0f00 	cmp.w	sl, #0
 8007000:	d048      	beq.n	8007094 <__gethex+0x3f4>
 8007002:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007006:	2b02      	cmp	r3, #2
 8007008:	d015      	beq.n	8007036 <__gethex+0x396>
 800700a:	2b03      	cmp	r3, #3
 800700c:	d017      	beq.n	800703e <__gethex+0x39e>
 800700e:	2b01      	cmp	r3, #1
 8007010:	d109      	bne.n	8007026 <__gethex+0x386>
 8007012:	f01a 0f02 	tst.w	sl, #2
 8007016:	d006      	beq.n	8007026 <__gethex+0x386>
 8007018:	f8d9 0000 	ldr.w	r0, [r9]
 800701c:	ea4a 0a00 	orr.w	sl, sl, r0
 8007020:	f01a 0f01 	tst.w	sl, #1
 8007024:	d10e      	bne.n	8007044 <__gethex+0x3a4>
 8007026:	f047 0710 	orr.w	r7, r7, #16
 800702a:	e033      	b.n	8007094 <__gethex+0x3f4>
 800702c:	f04f 0a01 	mov.w	sl, #1
 8007030:	e7d0      	b.n	8006fd4 <__gethex+0x334>
 8007032:	2701      	movs	r7, #1
 8007034:	e7e2      	b.n	8006ffc <__gethex+0x35c>
 8007036:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007038:	f1c3 0301 	rsb	r3, r3, #1
 800703c:	9315      	str	r3, [sp, #84]	; 0x54
 800703e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007040:	2b00      	cmp	r3, #0
 8007042:	d0f0      	beq.n	8007026 <__gethex+0x386>
 8007044:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007048:	f104 0314 	add.w	r3, r4, #20
 800704c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007050:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007054:	f04f 0c00 	mov.w	ip, #0
 8007058:	4618      	mov	r0, r3
 800705a:	f853 2b04 	ldr.w	r2, [r3], #4
 800705e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007062:	d01c      	beq.n	800709e <__gethex+0x3fe>
 8007064:	3201      	adds	r2, #1
 8007066:	6002      	str	r2, [r0, #0]
 8007068:	2f02      	cmp	r7, #2
 800706a:	f104 0314 	add.w	r3, r4, #20
 800706e:	d13f      	bne.n	80070f0 <__gethex+0x450>
 8007070:	f8d8 2000 	ldr.w	r2, [r8]
 8007074:	3a01      	subs	r2, #1
 8007076:	42b2      	cmp	r2, r6
 8007078:	d10a      	bne.n	8007090 <__gethex+0x3f0>
 800707a:	1171      	asrs	r1, r6, #5
 800707c:	2201      	movs	r2, #1
 800707e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007082:	f006 061f 	and.w	r6, r6, #31
 8007086:	fa02 f606 	lsl.w	r6, r2, r6
 800708a:	421e      	tst	r6, r3
 800708c:	bf18      	it	ne
 800708e:	4617      	movne	r7, r2
 8007090:	f047 0720 	orr.w	r7, r7, #32
 8007094:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007096:	601c      	str	r4, [r3, #0]
 8007098:	9b04      	ldr	r3, [sp, #16]
 800709a:	601d      	str	r5, [r3, #0]
 800709c:	e695      	b.n	8006dca <__gethex+0x12a>
 800709e:	4299      	cmp	r1, r3
 80070a0:	f843 cc04 	str.w	ip, [r3, #-4]
 80070a4:	d8d8      	bhi.n	8007058 <__gethex+0x3b8>
 80070a6:	68a3      	ldr	r3, [r4, #8]
 80070a8:	459b      	cmp	fp, r3
 80070aa:	db19      	blt.n	80070e0 <__gethex+0x440>
 80070ac:	6861      	ldr	r1, [r4, #4]
 80070ae:	ee18 0a10 	vmov	r0, s16
 80070b2:	3101      	adds	r1, #1
 80070b4:	f000 f90e 	bl	80072d4 <_Balloc>
 80070b8:	4681      	mov	r9, r0
 80070ba:	b918      	cbnz	r0, 80070c4 <__gethex+0x424>
 80070bc:	4b1a      	ldr	r3, [pc, #104]	; (8007128 <__gethex+0x488>)
 80070be:	4602      	mov	r2, r0
 80070c0:	2184      	movs	r1, #132	; 0x84
 80070c2:	e6a8      	b.n	8006e16 <__gethex+0x176>
 80070c4:	6922      	ldr	r2, [r4, #16]
 80070c6:	3202      	adds	r2, #2
 80070c8:	f104 010c 	add.w	r1, r4, #12
 80070cc:	0092      	lsls	r2, r2, #2
 80070ce:	300c      	adds	r0, #12
 80070d0:	f7fe fd32 	bl	8005b38 <memcpy>
 80070d4:	4621      	mov	r1, r4
 80070d6:	ee18 0a10 	vmov	r0, s16
 80070da:	f000 f93b 	bl	8007354 <_Bfree>
 80070de:	464c      	mov	r4, r9
 80070e0:	6923      	ldr	r3, [r4, #16]
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070e8:	6122      	str	r2, [r4, #16]
 80070ea:	2201      	movs	r2, #1
 80070ec:	615a      	str	r2, [r3, #20]
 80070ee:	e7bb      	b.n	8007068 <__gethex+0x3c8>
 80070f0:	6922      	ldr	r2, [r4, #16]
 80070f2:	455a      	cmp	r2, fp
 80070f4:	dd0b      	ble.n	800710e <__gethex+0x46e>
 80070f6:	2101      	movs	r1, #1
 80070f8:	4620      	mov	r0, r4
 80070fa:	f7ff fd69 	bl	8006bd0 <rshift>
 80070fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007102:	3501      	adds	r5, #1
 8007104:	42ab      	cmp	r3, r5
 8007106:	f6ff aed0 	blt.w	8006eaa <__gethex+0x20a>
 800710a:	2701      	movs	r7, #1
 800710c:	e7c0      	b.n	8007090 <__gethex+0x3f0>
 800710e:	f016 061f 	ands.w	r6, r6, #31
 8007112:	d0fa      	beq.n	800710a <__gethex+0x46a>
 8007114:	4453      	add	r3, sl
 8007116:	f1c6 0620 	rsb	r6, r6, #32
 800711a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800711e:	f000 f9cb 	bl	80074b8 <__hi0bits>
 8007122:	42b0      	cmp	r0, r6
 8007124:	dbe7      	blt.n	80070f6 <__gethex+0x456>
 8007126:	e7f0      	b.n	800710a <__gethex+0x46a>
 8007128:	08009f21 	.word	0x08009f21

0800712c <L_shift>:
 800712c:	f1c2 0208 	rsb	r2, r2, #8
 8007130:	0092      	lsls	r2, r2, #2
 8007132:	b570      	push	{r4, r5, r6, lr}
 8007134:	f1c2 0620 	rsb	r6, r2, #32
 8007138:	6843      	ldr	r3, [r0, #4]
 800713a:	6804      	ldr	r4, [r0, #0]
 800713c:	fa03 f506 	lsl.w	r5, r3, r6
 8007140:	432c      	orrs	r4, r5
 8007142:	40d3      	lsrs	r3, r2
 8007144:	6004      	str	r4, [r0, #0]
 8007146:	f840 3f04 	str.w	r3, [r0, #4]!
 800714a:	4288      	cmp	r0, r1
 800714c:	d3f4      	bcc.n	8007138 <L_shift+0xc>
 800714e:	bd70      	pop	{r4, r5, r6, pc}

08007150 <__match>:
 8007150:	b530      	push	{r4, r5, lr}
 8007152:	6803      	ldr	r3, [r0, #0]
 8007154:	3301      	adds	r3, #1
 8007156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800715a:	b914      	cbnz	r4, 8007162 <__match+0x12>
 800715c:	6003      	str	r3, [r0, #0]
 800715e:	2001      	movs	r0, #1
 8007160:	bd30      	pop	{r4, r5, pc}
 8007162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007166:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800716a:	2d19      	cmp	r5, #25
 800716c:	bf98      	it	ls
 800716e:	3220      	addls	r2, #32
 8007170:	42a2      	cmp	r2, r4
 8007172:	d0f0      	beq.n	8007156 <__match+0x6>
 8007174:	2000      	movs	r0, #0
 8007176:	e7f3      	b.n	8007160 <__match+0x10>

08007178 <__hexnan>:
 8007178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717c:	680b      	ldr	r3, [r1, #0]
 800717e:	115e      	asrs	r6, r3, #5
 8007180:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007184:	f013 031f 	ands.w	r3, r3, #31
 8007188:	b087      	sub	sp, #28
 800718a:	bf18      	it	ne
 800718c:	3604      	addne	r6, #4
 800718e:	2500      	movs	r5, #0
 8007190:	1f37      	subs	r7, r6, #4
 8007192:	4690      	mov	r8, r2
 8007194:	6802      	ldr	r2, [r0, #0]
 8007196:	9301      	str	r3, [sp, #4]
 8007198:	4682      	mov	sl, r0
 800719a:	f846 5c04 	str.w	r5, [r6, #-4]
 800719e:	46b9      	mov	r9, r7
 80071a0:	463c      	mov	r4, r7
 80071a2:	9502      	str	r5, [sp, #8]
 80071a4:	46ab      	mov	fp, r5
 80071a6:	7851      	ldrb	r1, [r2, #1]
 80071a8:	1c53      	adds	r3, r2, #1
 80071aa:	9303      	str	r3, [sp, #12]
 80071ac:	b341      	cbz	r1, 8007200 <__hexnan+0x88>
 80071ae:	4608      	mov	r0, r1
 80071b0:	9205      	str	r2, [sp, #20]
 80071b2:	9104      	str	r1, [sp, #16]
 80071b4:	f7ff fd5e 	bl	8006c74 <__hexdig_fun>
 80071b8:	2800      	cmp	r0, #0
 80071ba:	d14f      	bne.n	800725c <__hexnan+0xe4>
 80071bc:	9904      	ldr	r1, [sp, #16]
 80071be:	9a05      	ldr	r2, [sp, #20]
 80071c0:	2920      	cmp	r1, #32
 80071c2:	d818      	bhi.n	80071f6 <__hexnan+0x7e>
 80071c4:	9b02      	ldr	r3, [sp, #8]
 80071c6:	459b      	cmp	fp, r3
 80071c8:	dd13      	ble.n	80071f2 <__hexnan+0x7a>
 80071ca:	454c      	cmp	r4, r9
 80071cc:	d206      	bcs.n	80071dc <__hexnan+0x64>
 80071ce:	2d07      	cmp	r5, #7
 80071d0:	dc04      	bgt.n	80071dc <__hexnan+0x64>
 80071d2:	462a      	mov	r2, r5
 80071d4:	4649      	mov	r1, r9
 80071d6:	4620      	mov	r0, r4
 80071d8:	f7ff ffa8 	bl	800712c <L_shift>
 80071dc:	4544      	cmp	r4, r8
 80071de:	d950      	bls.n	8007282 <__hexnan+0x10a>
 80071e0:	2300      	movs	r3, #0
 80071e2:	f1a4 0904 	sub.w	r9, r4, #4
 80071e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80071ea:	f8cd b008 	str.w	fp, [sp, #8]
 80071ee:	464c      	mov	r4, r9
 80071f0:	461d      	mov	r5, r3
 80071f2:	9a03      	ldr	r2, [sp, #12]
 80071f4:	e7d7      	b.n	80071a6 <__hexnan+0x2e>
 80071f6:	2929      	cmp	r1, #41	; 0x29
 80071f8:	d156      	bne.n	80072a8 <__hexnan+0x130>
 80071fa:	3202      	adds	r2, #2
 80071fc:	f8ca 2000 	str.w	r2, [sl]
 8007200:	f1bb 0f00 	cmp.w	fp, #0
 8007204:	d050      	beq.n	80072a8 <__hexnan+0x130>
 8007206:	454c      	cmp	r4, r9
 8007208:	d206      	bcs.n	8007218 <__hexnan+0xa0>
 800720a:	2d07      	cmp	r5, #7
 800720c:	dc04      	bgt.n	8007218 <__hexnan+0xa0>
 800720e:	462a      	mov	r2, r5
 8007210:	4649      	mov	r1, r9
 8007212:	4620      	mov	r0, r4
 8007214:	f7ff ff8a 	bl	800712c <L_shift>
 8007218:	4544      	cmp	r4, r8
 800721a:	d934      	bls.n	8007286 <__hexnan+0x10e>
 800721c:	f1a8 0204 	sub.w	r2, r8, #4
 8007220:	4623      	mov	r3, r4
 8007222:	f853 1b04 	ldr.w	r1, [r3], #4
 8007226:	f842 1f04 	str.w	r1, [r2, #4]!
 800722a:	429f      	cmp	r7, r3
 800722c:	d2f9      	bcs.n	8007222 <__hexnan+0xaa>
 800722e:	1b3b      	subs	r3, r7, r4
 8007230:	f023 0303 	bic.w	r3, r3, #3
 8007234:	3304      	adds	r3, #4
 8007236:	3401      	adds	r4, #1
 8007238:	3e03      	subs	r6, #3
 800723a:	42b4      	cmp	r4, r6
 800723c:	bf88      	it	hi
 800723e:	2304      	movhi	r3, #4
 8007240:	4443      	add	r3, r8
 8007242:	2200      	movs	r2, #0
 8007244:	f843 2b04 	str.w	r2, [r3], #4
 8007248:	429f      	cmp	r7, r3
 800724a:	d2fb      	bcs.n	8007244 <__hexnan+0xcc>
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	b91b      	cbnz	r3, 8007258 <__hexnan+0xe0>
 8007250:	4547      	cmp	r7, r8
 8007252:	d127      	bne.n	80072a4 <__hexnan+0x12c>
 8007254:	2301      	movs	r3, #1
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	2005      	movs	r0, #5
 800725a:	e026      	b.n	80072aa <__hexnan+0x132>
 800725c:	3501      	adds	r5, #1
 800725e:	2d08      	cmp	r5, #8
 8007260:	f10b 0b01 	add.w	fp, fp, #1
 8007264:	dd06      	ble.n	8007274 <__hexnan+0xfc>
 8007266:	4544      	cmp	r4, r8
 8007268:	d9c3      	bls.n	80071f2 <__hexnan+0x7a>
 800726a:	2300      	movs	r3, #0
 800726c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007270:	2501      	movs	r5, #1
 8007272:	3c04      	subs	r4, #4
 8007274:	6822      	ldr	r2, [r4, #0]
 8007276:	f000 000f 	and.w	r0, r0, #15
 800727a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800727e:	6022      	str	r2, [r4, #0]
 8007280:	e7b7      	b.n	80071f2 <__hexnan+0x7a>
 8007282:	2508      	movs	r5, #8
 8007284:	e7b5      	b.n	80071f2 <__hexnan+0x7a>
 8007286:	9b01      	ldr	r3, [sp, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0df      	beq.n	800724c <__hexnan+0xd4>
 800728c:	f04f 32ff 	mov.w	r2, #4294967295
 8007290:	f1c3 0320 	rsb	r3, r3, #32
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
 8007298:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800729c:	401a      	ands	r2, r3
 800729e:	f846 2c04 	str.w	r2, [r6, #-4]
 80072a2:	e7d3      	b.n	800724c <__hexnan+0xd4>
 80072a4:	3f04      	subs	r7, #4
 80072a6:	e7d1      	b.n	800724c <__hexnan+0xd4>
 80072a8:	2004      	movs	r0, #4
 80072aa:	b007      	add	sp, #28
 80072ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072b0 <__ascii_mbtowc>:
 80072b0:	b082      	sub	sp, #8
 80072b2:	b901      	cbnz	r1, 80072b6 <__ascii_mbtowc+0x6>
 80072b4:	a901      	add	r1, sp, #4
 80072b6:	b142      	cbz	r2, 80072ca <__ascii_mbtowc+0x1a>
 80072b8:	b14b      	cbz	r3, 80072ce <__ascii_mbtowc+0x1e>
 80072ba:	7813      	ldrb	r3, [r2, #0]
 80072bc:	600b      	str	r3, [r1, #0]
 80072be:	7812      	ldrb	r2, [r2, #0]
 80072c0:	1e10      	subs	r0, r2, #0
 80072c2:	bf18      	it	ne
 80072c4:	2001      	movne	r0, #1
 80072c6:	b002      	add	sp, #8
 80072c8:	4770      	bx	lr
 80072ca:	4610      	mov	r0, r2
 80072cc:	e7fb      	b.n	80072c6 <__ascii_mbtowc+0x16>
 80072ce:	f06f 0001 	mvn.w	r0, #1
 80072d2:	e7f8      	b.n	80072c6 <__ascii_mbtowc+0x16>

080072d4 <_Balloc>:
 80072d4:	b570      	push	{r4, r5, r6, lr}
 80072d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072d8:	4604      	mov	r4, r0
 80072da:	460d      	mov	r5, r1
 80072dc:	b976      	cbnz	r6, 80072fc <_Balloc+0x28>
 80072de:	2010      	movs	r0, #16
 80072e0:	f001 ff8e 	bl	8009200 <malloc>
 80072e4:	4602      	mov	r2, r0
 80072e6:	6260      	str	r0, [r4, #36]	; 0x24
 80072e8:	b920      	cbnz	r0, 80072f4 <_Balloc+0x20>
 80072ea:	4b18      	ldr	r3, [pc, #96]	; (800734c <_Balloc+0x78>)
 80072ec:	4818      	ldr	r0, [pc, #96]	; (8007350 <_Balloc+0x7c>)
 80072ee:	2166      	movs	r1, #102	; 0x66
 80072f0:	f001 f8dc 	bl	80084ac <__assert_func>
 80072f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072f8:	6006      	str	r6, [r0, #0]
 80072fa:	60c6      	str	r6, [r0, #12]
 80072fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80072fe:	68f3      	ldr	r3, [r6, #12]
 8007300:	b183      	cbz	r3, 8007324 <_Balloc+0x50>
 8007302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800730a:	b9b8      	cbnz	r0, 800733c <_Balloc+0x68>
 800730c:	2101      	movs	r1, #1
 800730e:	fa01 f605 	lsl.w	r6, r1, r5
 8007312:	1d72      	adds	r2, r6, #5
 8007314:	0092      	lsls	r2, r2, #2
 8007316:	4620      	mov	r0, r4
 8007318:	f000 fcbc 	bl	8007c94 <_calloc_r>
 800731c:	b160      	cbz	r0, 8007338 <_Balloc+0x64>
 800731e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007322:	e00e      	b.n	8007342 <_Balloc+0x6e>
 8007324:	2221      	movs	r2, #33	; 0x21
 8007326:	2104      	movs	r1, #4
 8007328:	4620      	mov	r0, r4
 800732a:	f000 fcb3 	bl	8007c94 <_calloc_r>
 800732e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007330:	60f0      	str	r0, [r6, #12]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1e4      	bne.n	8007302 <_Balloc+0x2e>
 8007338:	2000      	movs	r0, #0
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	6802      	ldr	r2, [r0, #0]
 800733e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007342:	2300      	movs	r3, #0
 8007344:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007348:	e7f7      	b.n	800733a <_Balloc+0x66>
 800734a:	bf00      	nop
 800734c:	08009fac 	.word	0x08009fac
 8007350:	08009fc3 	.word	0x08009fc3

08007354 <_Bfree>:
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007358:	4605      	mov	r5, r0
 800735a:	460c      	mov	r4, r1
 800735c:	b976      	cbnz	r6, 800737c <_Bfree+0x28>
 800735e:	2010      	movs	r0, #16
 8007360:	f001 ff4e 	bl	8009200 <malloc>
 8007364:	4602      	mov	r2, r0
 8007366:	6268      	str	r0, [r5, #36]	; 0x24
 8007368:	b920      	cbnz	r0, 8007374 <_Bfree+0x20>
 800736a:	4b09      	ldr	r3, [pc, #36]	; (8007390 <_Bfree+0x3c>)
 800736c:	4809      	ldr	r0, [pc, #36]	; (8007394 <_Bfree+0x40>)
 800736e:	218a      	movs	r1, #138	; 0x8a
 8007370:	f001 f89c 	bl	80084ac <__assert_func>
 8007374:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007378:	6006      	str	r6, [r0, #0]
 800737a:	60c6      	str	r6, [r0, #12]
 800737c:	b13c      	cbz	r4, 800738e <_Bfree+0x3a>
 800737e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007380:	6862      	ldr	r2, [r4, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007388:	6021      	str	r1, [r4, #0]
 800738a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800738e:	bd70      	pop	{r4, r5, r6, pc}
 8007390:	08009fac 	.word	0x08009fac
 8007394:	08009fc3 	.word	0x08009fc3

08007398 <__multadd>:
 8007398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800739c:	690d      	ldr	r5, [r1, #16]
 800739e:	4607      	mov	r7, r0
 80073a0:	460c      	mov	r4, r1
 80073a2:	461e      	mov	r6, r3
 80073a4:	f101 0c14 	add.w	ip, r1, #20
 80073a8:	2000      	movs	r0, #0
 80073aa:	f8dc 3000 	ldr.w	r3, [ip]
 80073ae:	b299      	uxth	r1, r3
 80073b0:	fb02 6101 	mla	r1, r2, r1, r6
 80073b4:	0c1e      	lsrs	r6, r3, #16
 80073b6:	0c0b      	lsrs	r3, r1, #16
 80073b8:	fb02 3306 	mla	r3, r2, r6, r3
 80073bc:	b289      	uxth	r1, r1
 80073be:	3001      	adds	r0, #1
 80073c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073c4:	4285      	cmp	r5, r0
 80073c6:	f84c 1b04 	str.w	r1, [ip], #4
 80073ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073ce:	dcec      	bgt.n	80073aa <__multadd+0x12>
 80073d0:	b30e      	cbz	r6, 8007416 <__multadd+0x7e>
 80073d2:	68a3      	ldr	r3, [r4, #8]
 80073d4:	42ab      	cmp	r3, r5
 80073d6:	dc19      	bgt.n	800740c <__multadd+0x74>
 80073d8:	6861      	ldr	r1, [r4, #4]
 80073da:	4638      	mov	r0, r7
 80073dc:	3101      	adds	r1, #1
 80073de:	f7ff ff79 	bl	80072d4 <_Balloc>
 80073e2:	4680      	mov	r8, r0
 80073e4:	b928      	cbnz	r0, 80073f2 <__multadd+0x5a>
 80073e6:	4602      	mov	r2, r0
 80073e8:	4b0c      	ldr	r3, [pc, #48]	; (800741c <__multadd+0x84>)
 80073ea:	480d      	ldr	r0, [pc, #52]	; (8007420 <__multadd+0x88>)
 80073ec:	21b5      	movs	r1, #181	; 0xb5
 80073ee:	f001 f85d 	bl	80084ac <__assert_func>
 80073f2:	6922      	ldr	r2, [r4, #16]
 80073f4:	3202      	adds	r2, #2
 80073f6:	f104 010c 	add.w	r1, r4, #12
 80073fa:	0092      	lsls	r2, r2, #2
 80073fc:	300c      	adds	r0, #12
 80073fe:	f7fe fb9b 	bl	8005b38 <memcpy>
 8007402:	4621      	mov	r1, r4
 8007404:	4638      	mov	r0, r7
 8007406:	f7ff ffa5 	bl	8007354 <_Bfree>
 800740a:	4644      	mov	r4, r8
 800740c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007410:	3501      	adds	r5, #1
 8007412:	615e      	str	r6, [r3, #20]
 8007414:	6125      	str	r5, [r4, #16]
 8007416:	4620      	mov	r0, r4
 8007418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800741c:	08009f21 	.word	0x08009f21
 8007420:	08009fc3 	.word	0x08009fc3

08007424 <__s2b>:
 8007424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007428:	460c      	mov	r4, r1
 800742a:	4615      	mov	r5, r2
 800742c:	461f      	mov	r7, r3
 800742e:	2209      	movs	r2, #9
 8007430:	3308      	adds	r3, #8
 8007432:	4606      	mov	r6, r0
 8007434:	fb93 f3f2 	sdiv	r3, r3, r2
 8007438:	2100      	movs	r1, #0
 800743a:	2201      	movs	r2, #1
 800743c:	429a      	cmp	r2, r3
 800743e:	db09      	blt.n	8007454 <__s2b+0x30>
 8007440:	4630      	mov	r0, r6
 8007442:	f7ff ff47 	bl	80072d4 <_Balloc>
 8007446:	b940      	cbnz	r0, 800745a <__s2b+0x36>
 8007448:	4602      	mov	r2, r0
 800744a:	4b19      	ldr	r3, [pc, #100]	; (80074b0 <__s2b+0x8c>)
 800744c:	4819      	ldr	r0, [pc, #100]	; (80074b4 <__s2b+0x90>)
 800744e:	21ce      	movs	r1, #206	; 0xce
 8007450:	f001 f82c 	bl	80084ac <__assert_func>
 8007454:	0052      	lsls	r2, r2, #1
 8007456:	3101      	adds	r1, #1
 8007458:	e7f0      	b.n	800743c <__s2b+0x18>
 800745a:	9b08      	ldr	r3, [sp, #32]
 800745c:	6143      	str	r3, [r0, #20]
 800745e:	2d09      	cmp	r5, #9
 8007460:	f04f 0301 	mov.w	r3, #1
 8007464:	6103      	str	r3, [r0, #16]
 8007466:	dd16      	ble.n	8007496 <__s2b+0x72>
 8007468:	f104 0909 	add.w	r9, r4, #9
 800746c:	46c8      	mov	r8, r9
 800746e:	442c      	add	r4, r5
 8007470:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007474:	4601      	mov	r1, r0
 8007476:	3b30      	subs	r3, #48	; 0x30
 8007478:	220a      	movs	r2, #10
 800747a:	4630      	mov	r0, r6
 800747c:	f7ff ff8c 	bl	8007398 <__multadd>
 8007480:	45a0      	cmp	r8, r4
 8007482:	d1f5      	bne.n	8007470 <__s2b+0x4c>
 8007484:	f1a5 0408 	sub.w	r4, r5, #8
 8007488:	444c      	add	r4, r9
 800748a:	1b2d      	subs	r5, r5, r4
 800748c:	1963      	adds	r3, r4, r5
 800748e:	42bb      	cmp	r3, r7
 8007490:	db04      	blt.n	800749c <__s2b+0x78>
 8007492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007496:	340a      	adds	r4, #10
 8007498:	2509      	movs	r5, #9
 800749a:	e7f6      	b.n	800748a <__s2b+0x66>
 800749c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80074a0:	4601      	mov	r1, r0
 80074a2:	3b30      	subs	r3, #48	; 0x30
 80074a4:	220a      	movs	r2, #10
 80074a6:	4630      	mov	r0, r6
 80074a8:	f7ff ff76 	bl	8007398 <__multadd>
 80074ac:	e7ee      	b.n	800748c <__s2b+0x68>
 80074ae:	bf00      	nop
 80074b0:	08009f21 	.word	0x08009f21
 80074b4:	08009fc3 	.word	0x08009fc3

080074b8 <__hi0bits>:
 80074b8:	0c03      	lsrs	r3, r0, #16
 80074ba:	041b      	lsls	r3, r3, #16
 80074bc:	b9d3      	cbnz	r3, 80074f4 <__hi0bits+0x3c>
 80074be:	0400      	lsls	r0, r0, #16
 80074c0:	2310      	movs	r3, #16
 80074c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80074c6:	bf04      	itt	eq
 80074c8:	0200      	lsleq	r0, r0, #8
 80074ca:	3308      	addeq	r3, #8
 80074cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80074d0:	bf04      	itt	eq
 80074d2:	0100      	lsleq	r0, r0, #4
 80074d4:	3304      	addeq	r3, #4
 80074d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80074da:	bf04      	itt	eq
 80074dc:	0080      	lsleq	r0, r0, #2
 80074de:	3302      	addeq	r3, #2
 80074e0:	2800      	cmp	r0, #0
 80074e2:	db05      	blt.n	80074f0 <__hi0bits+0x38>
 80074e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80074e8:	f103 0301 	add.w	r3, r3, #1
 80074ec:	bf08      	it	eq
 80074ee:	2320      	moveq	r3, #32
 80074f0:	4618      	mov	r0, r3
 80074f2:	4770      	bx	lr
 80074f4:	2300      	movs	r3, #0
 80074f6:	e7e4      	b.n	80074c2 <__hi0bits+0xa>

080074f8 <__lo0bits>:
 80074f8:	6803      	ldr	r3, [r0, #0]
 80074fa:	f013 0207 	ands.w	r2, r3, #7
 80074fe:	4601      	mov	r1, r0
 8007500:	d00b      	beq.n	800751a <__lo0bits+0x22>
 8007502:	07da      	lsls	r2, r3, #31
 8007504:	d423      	bmi.n	800754e <__lo0bits+0x56>
 8007506:	0798      	lsls	r0, r3, #30
 8007508:	bf49      	itett	mi
 800750a:	085b      	lsrmi	r3, r3, #1
 800750c:	089b      	lsrpl	r3, r3, #2
 800750e:	2001      	movmi	r0, #1
 8007510:	600b      	strmi	r3, [r1, #0]
 8007512:	bf5c      	itt	pl
 8007514:	600b      	strpl	r3, [r1, #0]
 8007516:	2002      	movpl	r0, #2
 8007518:	4770      	bx	lr
 800751a:	b298      	uxth	r0, r3
 800751c:	b9a8      	cbnz	r0, 800754a <__lo0bits+0x52>
 800751e:	0c1b      	lsrs	r3, r3, #16
 8007520:	2010      	movs	r0, #16
 8007522:	b2da      	uxtb	r2, r3
 8007524:	b90a      	cbnz	r2, 800752a <__lo0bits+0x32>
 8007526:	3008      	adds	r0, #8
 8007528:	0a1b      	lsrs	r3, r3, #8
 800752a:	071a      	lsls	r2, r3, #28
 800752c:	bf04      	itt	eq
 800752e:	091b      	lsreq	r3, r3, #4
 8007530:	3004      	addeq	r0, #4
 8007532:	079a      	lsls	r2, r3, #30
 8007534:	bf04      	itt	eq
 8007536:	089b      	lsreq	r3, r3, #2
 8007538:	3002      	addeq	r0, #2
 800753a:	07da      	lsls	r2, r3, #31
 800753c:	d403      	bmi.n	8007546 <__lo0bits+0x4e>
 800753e:	085b      	lsrs	r3, r3, #1
 8007540:	f100 0001 	add.w	r0, r0, #1
 8007544:	d005      	beq.n	8007552 <__lo0bits+0x5a>
 8007546:	600b      	str	r3, [r1, #0]
 8007548:	4770      	bx	lr
 800754a:	4610      	mov	r0, r2
 800754c:	e7e9      	b.n	8007522 <__lo0bits+0x2a>
 800754e:	2000      	movs	r0, #0
 8007550:	4770      	bx	lr
 8007552:	2020      	movs	r0, #32
 8007554:	4770      	bx	lr
	...

08007558 <__i2b>:
 8007558:	b510      	push	{r4, lr}
 800755a:	460c      	mov	r4, r1
 800755c:	2101      	movs	r1, #1
 800755e:	f7ff feb9 	bl	80072d4 <_Balloc>
 8007562:	4602      	mov	r2, r0
 8007564:	b928      	cbnz	r0, 8007572 <__i2b+0x1a>
 8007566:	4b05      	ldr	r3, [pc, #20]	; (800757c <__i2b+0x24>)
 8007568:	4805      	ldr	r0, [pc, #20]	; (8007580 <__i2b+0x28>)
 800756a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800756e:	f000 ff9d 	bl	80084ac <__assert_func>
 8007572:	2301      	movs	r3, #1
 8007574:	6144      	str	r4, [r0, #20]
 8007576:	6103      	str	r3, [r0, #16]
 8007578:	bd10      	pop	{r4, pc}
 800757a:	bf00      	nop
 800757c:	08009f21 	.word	0x08009f21
 8007580:	08009fc3 	.word	0x08009fc3

08007584 <__multiply>:
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	4691      	mov	r9, r2
 800758a:	690a      	ldr	r2, [r1, #16]
 800758c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007590:	429a      	cmp	r2, r3
 8007592:	bfb8      	it	lt
 8007594:	460b      	movlt	r3, r1
 8007596:	460c      	mov	r4, r1
 8007598:	bfbc      	itt	lt
 800759a:	464c      	movlt	r4, r9
 800759c:	4699      	movlt	r9, r3
 800759e:	6927      	ldr	r7, [r4, #16]
 80075a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075a4:	68a3      	ldr	r3, [r4, #8]
 80075a6:	6861      	ldr	r1, [r4, #4]
 80075a8:	eb07 060a 	add.w	r6, r7, sl
 80075ac:	42b3      	cmp	r3, r6
 80075ae:	b085      	sub	sp, #20
 80075b0:	bfb8      	it	lt
 80075b2:	3101      	addlt	r1, #1
 80075b4:	f7ff fe8e 	bl	80072d4 <_Balloc>
 80075b8:	b930      	cbnz	r0, 80075c8 <__multiply+0x44>
 80075ba:	4602      	mov	r2, r0
 80075bc:	4b44      	ldr	r3, [pc, #272]	; (80076d0 <__multiply+0x14c>)
 80075be:	4845      	ldr	r0, [pc, #276]	; (80076d4 <__multiply+0x150>)
 80075c0:	f240 115d 	movw	r1, #349	; 0x15d
 80075c4:	f000 ff72 	bl	80084ac <__assert_func>
 80075c8:	f100 0514 	add.w	r5, r0, #20
 80075cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075d0:	462b      	mov	r3, r5
 80075d2:	2200      	movs	r2, #0
 80075d4:	4543      	cmp	r3, r8
 80075d6:	d321      	bcc.n	800761c <__multiply+0x98>
 80075d8:	f104 0314 	add.w	r3, r4, #20
 80075dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80075e0:	f109 0314 	add.w	r3, r9, #20
 80075e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80075e8:	9202      	str	r2, [sp, #8]
 80075ea:	1b3a      	subs	r2, r7, r4
 80075ec:	3a15      	subs	r2, #21
 80075ee:	f022 0203 	bic.w	r2, r2, #3
 80075f2:	3204      	adds	r2, #4
 80075f4:	f104 0115 	add.w	r1, r4, #21
 80075f8:	428f      	cmp	r7, r1
 80075fa:	bf38      	it	cc
 80075fc:	2204      	movcc	r2, #4
 80075fe:	9201      	str	r2, [sp, #4]
 8007600:	9a02      	ldr	r2, [sp, #8]
 8007602:	9303      	str	r3, [sp, #12]
 8007604:	429a      	cmp	r2, r3
 8007606:	d80c      	bhi.n	8007622 <__multiply+0x9e>
 8007608:	2e00      	cmp	r6, #0
 800760a:	dd03      	ble.n	8007614 <__multiply+0x90>
 800760c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007610:	2b00      	cmp	r3, #0
 8007612:	d05a      	beq.n	80076ca <__multiply+0x146>
 8007614:	6106      	str	r6, [r0, #16]
 8007616:	b005      	add	sp, #20
 8007618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761c:	f843 2b04 	str.w	r2, [r3], #4
 8007620:	e7d8      	b.n	80075d4 <__multiply+0x50>
 8007622:	f8b3 a000 	ldrh.w	sl, [r3]
 8007626:	f1ba 0f00 	cmp.w	sl, #0
 800762a:	d024      	beq.n	8007676 <__multiply+0xf2>
 800762c:	f104 0e14 	add.w	lr, r4, #20
 8007630:	46a9      	mov	r9, r5
 8007632:	f04f 0c00 	mov.w	ip, #0
 8007636:	f85e 2b04 	ldr.w	r2, [lr], #4
 800763a:	f8d9 1000 	ldr.w	r1, [r9]
 800763e:	fa1f fb82 	uxth.w	fp, r2
 8007642:	b289      	uxth	r1, r1
 8007644:	fb0a 110b 	mla	r1, sl, fp, r1
 8007648:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800764c:	f8d9 2000 	ldr.w	r2, [r9]
 8007650:	4461      	add	r1, ip
 8007652:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007656:	fb0a c20b 	mla	r2, sl, fp, ip
 800765a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800765e:	b289      	uxth	r1, r1
 8007660:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007664:	4577      	cmp	r7, lr
 8007666:	f849 1b04 	str.w	r1, [r9], #4
 800766a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800766e:	d8e2      	bhi.n	8007636 <__multiply+0xb2>
 8007670:	9a01      	ldr	r2, [sp, #4]
 8007672:	f845 c002 	str.w	ip, [r5, r2]
 8007676:	9a03      	ldr	r2, [sp, #12]
 8007678:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800767c:	3304      	adds	r3, #4
 800767e:	f1b9 0f00 	cmp.w	r9, #0
 8007682:	d020      	beq.n	80076c6 <__multiply+0x142>
 8007684:	6829      	ldr	r1, [r5, #0]
 8007686:	f104 0c14 	add.w	ip, r4, #20
 800768a:	46ae      	mov	lr, r5
 800768c:	f04f 0a00 	mov.w	sl, #0
 8007690:	f8bc b000 	ldrh.w	fp, [ip]
 8007694:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007698:	fb09 220b 	mla	r2, r9, fp, r2
 800769c:	4492      	add	sl, r2
 800769e:	b289      	uxth	r1, r1
 80076a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80076a4:	f84e 1b04 	str.w	r1, [lr], #4
 80076a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80076ac:	f8be 1000 	ldrh.w	r1, [lr]
 80076b0:	0c12      	lsrs	r2, r2, #16
 80076b2:	fb09 1102 	mla	r1, r9, r2, r1
 80076b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80076ba:	4567      	cmp	r7, ip
 80076bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80076c0:	d8e6      	bhi.n	8007690 <__multiply+0x10c>
 80076c2:	9a01      	ldr	r2, [sp, #4]
 80076c4:	50a9      	str	r1, [r5, r2]
 80076c6:	3504      	adds	r5, #4
 80076c8:	e79a      	b.n	8007600 <__multiply+0x7c>
 80076ca:	3e01      	subs	r6, #1
 80076cc:	e79c      	b.n	8007608 <__multiply+0x84>
 80076ce:	bf00      	nop
 80076d0:	08009f21 	.word	0x08009f21
 80076d4:	08009fc3 	.word	0x08009fc3

080076d8 <__pow5mult>:
 80076d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076dc:	4615      	mov	r5, r2
 80076de:	f012 0203 	ands.w	r2, r2, #3
 80076e2:	4606      	mov	r6, r0
 80076e4:	460f      	mov	r7, r1
 80076e6:	d007      	beq.n	80076f8 <__pow5mult+0x20>
 80076e8:	4c25      	ldr	r4, [pc, #148]	; (8007780 <__pow5mult+0xa8>)
 80076ea:	3a01      	subs	r2, #1
 80076ec:	2300      	movs	r3, #0
 80076ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076f2:	f7ff fe51 	bl	8007398 <__multadd>
 80076f6:	4607      	mov	r7, r0
 80076f8:	10ad      	asrs	r5, r5, #2
 80076fa:	d03d      	beq.n	8007778 <__pow5mult+0xa0>
 80076fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80076fe:	b97c      	cbnz	r4, 8007720 <__pow5mult+0x48>
 8007700:	2010      	movs	r0, #16
 8007702:	f001 fd7d 	bl	8009200 <malloc>
 8007706:	4602      	mov	r2, r0
 8007708:	6270      	str	r0, [r6, #36]	; 0x24
 800770a:	b928      	cbnz	r0, 8007718 <__pow5mult+0x40>
 800770c:	4b1d      	ldr	r3, [pc, #116]	; (8007784 <__pow5mult+0xac>)
 800770e:	481e      	ldr	r0, [pc, #120]	; (8007788 <__pow5mult+0xb0>)
 8007710:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007714:	f000 feca 	bl	80084ac <__assert_func>
 8007718:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800771c:	6004      	str	r4, [r0, #0]
 800771e:	60c4      	str	r4, [r0, #12]
 8007720:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007724:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007728:	b94c      	cbnz	r4, 800773e <__pow5mult+0x66>
 800772a:	f240 2171 	movw	r1, #625	; 0x271
 800772e:	4630      	mov	r0, r6
 8007730:	f7ff ff12 	bl	8007558 <__i2b>
 8007734:	2300      	movs	r3, #0
 8007736:	f8c8 0008 	str.w	r0, [r8, #8]
 800773a:	4604      	mov	r4, r0
 800773c:	6003      	str	r3, [r0, #0]
 800773e:	f04f 0900 	mov.w	r9, #0
 8007742:	07eb      	lsls	r3, r5, #31
 8007744:	d50a      	bpl.n	800775c <__pow5mult+0x84>
 8007746:	4639      	mov	r1, r7
 8007748:	4622      	mov	r2, r4
 800774a:	4630      	mov	r0, r6
 800774c:	f7ff ff1a 	bl	8007584 <__multiply>
 8007750:	4639      	mov	r1, r7
 8007752:	4680      	mov	r8, r0
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff fdfd 	bl	8007354 <_Bfree>
 800775a:	4647      	mov	r7, r8
 800775c:	106d      	asrs	r5, r5, #1
 800775e:	d00b      	beq.n	8007778 <__pow5mult+0xa0>
 8007760:	6820      	ldr	r0, [r4, #0]
 8007762:	b938      	cbnz	r0, 8007774 <__pow5mult+0x9c>
 8007764:	4622      	mov	r2, r4
 8007766:	4621      	mov	r1, r4
 8007768:	4630      	mov	r0, r6
 800776a:	f7ff ff0b 	bl	8007584 <__multiply>
 800776e:	6020      	str	r0, [r4, #0]
 8007770:	f8c0 9000 	str.w	r9, [r0]
 8007774:	4604      	mov	r4, r0
 8007776:	e7e4      	b.n	8007742 <__pow5mult+0x6a>
 8007778:	4638      	mov	r0, r7
 800777a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800777e:	bf00      	nop
 8007780:	0800a110 	.word	0x0800a110
 8007784:	08009fac 	.word	0x08009fac
 8007788:	08009fc3 	.word	0x08009fc3

0800778c <__lshift>:
 800778c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	460c      	mov	r4, r1
 8007792:	6849      	ldr	r1, [r1, #4]
 8007794:	6923      	ldr	r3, [r4, #16]
 8007796:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800779a:	68a3      	ldr	r3, [r4, #8]
 800779c:	4607      	mov	r7, r0
 800779e:	4691      	mov	r9, r2
 80077a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077a4:	f108 0601 	add.w	r6, r8, #1
 80077a8:	42b3      	cmp	r3, r6
 80077aa:	db0b      	blt.n	80077c4 <__lshift+0x38>
 80077ac:	4638      	mov	r0, r7
 80077ae:	f7ff fd91 	bl	80072d4 <_Balloc>
 80077b2:	4605      	mov	r5, r0
 80077b4:	b948      	cbnz	r0, 80077ca <__lshift+0x3e>
 80077b6:	4602      	mov	r2, r0
 80077b8:	4b2a      	ldr	r3, [pc, #168]	; (8007864 <__lshift+0xd8>)
 80077ba:	482b      	ldr	r0, [pc, #172]	; (8007868 <__lshift+0xdc>)
 80077bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80077c0:	f000 fe74 	bl	80084ac <__assert_func>
 80077c4:	3101      	adds	r1, #1
 80077c6:	005b      	lsls	r3, r3, #1
 80077c8:	e7ee      	b.n	80077a8 <__lshift+0x1c>
 80077ca:	2300      	movs	r3, #0
 80077cc:	f100 0114 	add.w	r1, r0, #20
 80077d0:	f100 0210 	add.w	r2, r0, #16
 80077d4:	4618      	mov	r0, r3
 80077d6:	4553      	cmp	r3, sl
 80077d8:	db37      	blt.n	800784a <__lshift+0xbe>
 80077da:	6920      	ldr	r0, [r4, #16]
 80077dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077e0:	f104 0314 	add.w	r3, r4, #20
 80077e4:	f019 091f 	ands.w	r9, r9, #31
 80077e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80077f0:	d02f      	beq.n	8007852 <__lshift+0xc6>
 80077f2:	f1c9 0e20 	rsb	lr, r9, #32
 80077f6:	468a      	mov	sl, r1
 80077f8:	f04f 0c00 	mov.w	ip, #0
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	fa02 f209 	lsl.w	r2, r2, r9
 8007802:	ea42 020c 	orr.w	r2, r2, ip
 8007806:	f84a 2b04 	str.w	r2, [sl], #4
 800780a:	f853 2b04 	ldr.w	r2, [r3], #4
 800780e:	4298      	cmp	r0, r3
 8007810:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007814:	d8f2      	bhi.n	80077fc <__lshift+0x70>
 8007816:	1b03      	subs	r3, r0, r4
 8007818:	3b15      	subs	r3, #21
 800781a:	f023 0303 	bic.w	r3, r3, #3
 800781e:	3304      	adds	r3, #4
 8007820:	f104 0215 	add.w	r2, r4, #21
 8007824:	4290      	cmp	r0, r2
 8007826:	bf38      	it	cc
 8007828:	2304      	movcc	r3, #4
 800782a:	f841 c003 	str.w	ip, [r1, r3]
 800782e:	f1bc 0f00 	cmp.w	ip, #0
 8007832:	d001      	beq.n	8007838 <__lshift+0xac>
 8007834:	f108 0602 	add.w	r6, r8, #2
 8007838:	3e01      	subs	r6, #1
 800783a:	4638      	mov	r0, r7
 800783c:	612e      	str	r6, [r5, #16]
 800783e:	4621      	mov	r1, r4
 8007840:	f7ff fd88 	bl	8007354 <_Bfree>
 8007844:	4628      	mov	r0, r5
 8007846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800784a:	f842 0f04 	str.w	r0, [r2, #4]!
 800784e:	3301      	adds	r3, #1
 8007850:	e7c1      	b.n	80077d6 <__lshift+0x4a>
 8007852:	3904      	subs	r1, #4
 8007854:	f853 2b04 	ldr.w	r2, [r3], #4
 8007858:	f841 2f04 	str.w	r2, [r1, #4]!
 800785c:	4298      	cmp	r0, r3
 800785e:	d8f9      	bhi.n	8007854 <__lshift+0xc8>
 8007860:	e7ea      	b.n	8007838 <__lshift+0xac>
 8007862:	bf00      	nop
 8007864:	08009f21 	.word	0x08009f21
 8007868:	08009fc3 	.word	0x08009fc3

0800786c <__mcmp>:
 800786c:	b530      	push	{r4, r5, lr}
 800786e:	6902      	ldr	r2, [r0, #16]
 8007870:	690c      	ldr	r4, [r1, #16]
 8007872:	1b12      	subs	r2, r2, r4
 8007874:	d10e      	bne.n	8007894 <__mcmp+0x28>
 8007876:	f100 0314 	add.w	r3, r0, #20
 800787a:	3114      	adds	r1, #20
 800787c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007880:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007884:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007888:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800788c:	42a5      	cmp	r5, r4
 800788e:	d003      	beq.n	8007898 <__mcmp+0x2c>
 8007890:	d305      	bcc.n	800789e <__mcmp+0x32>
 8007892:	2201      	movs	r2, #1
 8007894:	4610      	mov	r0, r2
 8007896:	bd30      	pop	{r4, r5, pc}
 8007898:	4283      	cmp	r3, r0
 800789a:	d3f3      	bcc.n	8007884 <__mcmp+0x18>
 800789c:	e7fa      	b.n	8007894 <__mcmp+0x28>
 800789e:	f04f 32ff 	mov.w	r2, #4294967295
 80078a2:	e7f7      	b.n	8007894 <__mcmp+0x28>

080078a4 <__mdiff>:
 80078a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a8:	460c      	mov	r4, r1
 80078aa:	4606      	mov	r6, r0
 80078ac:	4611      	mov	r1, r2
 80078ae:	4620      	mov	r0, r4
 80078b0:	4690      	mov	r8, r2
 80078b2:	f7ff ffdb 	bl	800786c <__mcmp>
 80078b6:	1e05      	subs	r5, r0, #0
 80078b8:	d110      	bne.n	80078dc <__mdiff+0x38>
 80078ba:	4629      	mov	r1, r5
 80078bc:	4630      	mov	r0, r6
 80078be:	f7ff fd09 	bl	80072d4 <_Balloc>
 80078c2:	b930      	cbnz	r0, 80078d2 <__mdiff+0x2e>
 80078c4:	4b3a      	ldr	r3, [pc, #232]	; (80079b0 <__mdiff+0x10c>)
 80078c6:	4602      	mov	r2, r0
 80078c8:	f240 2132 	movw	r1, #562	; 0x232
 80078cc:	4839      	ldr	r0, [pc, #228]	; (80079b4 <__mdiff+0x110>)
 80078ce:	f000 fded 	bl	80084ac <__assert_func>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80078d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078dc:	bfa4      	itt	ge
 80078de:	4643      	movge	r3, r8
 80078e0:	46a0      	movge	r8, r4
 80078e2:	4630      	mov	r0, r6
 80078e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80078e8:	bfa6      	itte	ge
 80078ea:	461c      	movge	r4, r3
 80078ec:	2500      	movge	r5, #0
 80078ee:	2501      	movlt	r5, #1
 80078f0:	f7ff fcf0 	bl	80072d4 <_Balloc>
 80078f4:	b920      	cbnz	r0, 8007900 <__mdiff+0x5c>
 80078f6:	4b2e      	ldr	r3, [pc, #184]	; (80079b0 <__mdiff+0x10c>)
 80078f8:	4602      	mov	r2, r0
 80078fa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80078fe:	e7e5      	b.n	80078cc <__mdiff+0x28>
 8007900:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007904:	6926      	ldr	r6, [r4, #16]
 8007906:	60c5      	str	r5, [r0, #12]
 8007908:	f104 0914 	add.w	r9, r4, #20
 800790c:	f108 0514 	add.w	r5, r8, #20
 8007910:	f100 0e14 	add.w	lr, r0, #20
 8007914:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007918:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800791c:	f108 0210 	add.w	r2, r8, #16
 8007920:	46f2      	mov	sl, lr
 8007922:	2100      	movs	r1, #0
 8007924:	f859 3b04 	ldr.w	r3, [r9], #4
 8007928:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800792c:	fa1f f883 	uxth.w	r8, r3
 8007930:	fa11 f18b 	uxtah	r1, r1, fp
 8007934:	0c1b      	lsrs	r3, r3, #16
 8007936:	eba1 0808 	sub.w	r8, r1, r8
 800793a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800793e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007942:	fa1f f888 	uxth.w	r8, r8
 8007946:	1419      	asrs	r1, r3, #16
 8007948:	454e      	cmp	r6, r9
 800794a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800794e:	f84a 3b04 	str.w	r3, [sl], #4
 8007952:	d8e7      	bhi.n	8007924 <__mdiff+0x80>
 8007954:	1b33      	subs	r3, r6, r4
 8007956:	3b15      	subs	r3, #21
 8007958:	f023 0303 	bic.w	r3, r3, #3
 800795c:	3304      	adds	r3, #4
 800795e:	3415      	adds	r4, #21
 8007960:	42a6      	cmp	r6, r4
 8007962:	bf38      	it	cc
 8007964:	2304      	movcc	r3, #4
 8007966:	441d      	add	r5, r3
 8007968:	4473      	add	r3, lr
 800796a:	469e      	mov	lr, r3
 800796c:	462e      	mov	r6, r5
 800796e:	4566      	cmp	r6, ip
 8007970:	d30e      	bcc.n	8007990 <__mdiff+0xec>
 8007972:	f10c 0203 	add.w	r2, ip, #3
 8007976:	1b52      	subs	r2, r2, r5
 8007978:	f022 0203 	bic.w	r2, r2, #3
 800797c:	3d03      	subs	r5, #3
 800797e:	45ac      	cmp	ip, r5
 8007980:	bf38      	it	cc
 8007982:	2200      	movcc	r2, #0
 8007984:	441a      	add	r2, r3
 8007986:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800798a:	b17b      	cbz	r3, 80079ac <__mdiff+0x108>
 800798c:	6107      	str	r7, [r0, #16]
 800798e:	e7a3      	b.n	80078d8 <__mdiff+0x34>
 8007990:	f856 8b04 	ldr.w	r8, [r6], #4
 8007994:	fa11 f288 	uxtah	r2, r1, r8
 8007998:	1414      	asrs	r4, r2, #16
 800799a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800799e:	b292      	uxth	r2, r2
 80079a0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80079a4:	f84e 2b04 	str.w	r2, [lr], #4
 80079a8:	1421      	asrs	r1, r4, #16
 80079aa:	e7e0      	b.n	800796e <__mdiff+0xca>
 80079ac:	3f01      	subs	r7, #1
 80079ae:	e7ea      	b.n	8007986 <__mdiff+0xe2>
 80079b0:	08009f21 	.word	0x08009f21
 80079b4:	08009fc3 	.word	0x08009fc3

080079b8 <__ulp>:
 80079b8:	b082      	sub	sp, #8
 80079ba:	ed8d 0b00 	vstr	d0, [sp]
 80079be:	9b01      	ldr	r3, [sp, #4]
 80079c0:	4912      	ldr	r1, [pc, #72]	; (8007a0c <__ulp+0x54>)
 80079c2:	4019      	ands	r1, r3
 80079c4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80079c8:	2900      	cmp	r1, #0
 80079ca:	dd05      	ble.n	80079d8 <__ulp+0x20>
 80079cc:	2200      	movs	r2, #0
 80079ce:	460b      	mov	r3, r1
 80079d0:	ec43 2b10 	vmov	d0, r2, r3
 80079d4:	b002      	add	sp, #8
 80079d6:	4770      	bx	lr
 80079d8:	4249      	negs	r1, r1
 80079da:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80079de:	ea4f 5021 	mov.w	r0, r1, asr #20
 80079e2:	f04f 0200 	mov.w	r2, #0
 80079e6:	f04f 0300 	mov.w	r3, #0
 80079ea:	da04      	bge.n	80079f6 <__ulp+0x3e>
 80079ec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80079f0:	fa41 f300 	asr.w	r3, r1, r0
 80079f4:	e7ec      	b.n	80079d0 <__ulp+0x18>
 80079f6:	f1a0 0114 	sub.w	r1, r0, #20
 80079fa:	291e      	cmp	r1, #30
 80079fc:	bfda      	itte	le
 80079fe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007a02:	fa20 f101 	lsrle.w	r1, r0, r1
 8007a06:	2101      	movgt	r1, #1
 8007a08:	460a      	mov	r2, r1
 8007a0a:	e7e1      	b.n	80079d0 <__ulp+0x18>
 8007a0c:	7ff00000 	.word	0x7ff00000

08007a10 <__b2d>:
 8007a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a12:	6905      	ldr	r5, [r0, #16]
 8007a14:	f100 0714 	add.w	r7, r0, #20
 8007a18:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007a1c:	1f2e      	subs	r6, r5, #4
 8007a1e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007a22:	4620      	mov	r0, r4
 8007a24:	f7ff fd48 	bl	80074b8 <__hi0bits>
 8007a28:	f1c0 0320 	rsb	r3, r0, #32
 8007a2c:	280a      	cmp	r0, #10
 8007a2e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007aac <__b2d+0x9c>
 8007a32:	600b      	str	r3, [r1, #0]
 8007a34:	dc14      	bgt.n	8007a60 <__b2d+0x50>
 8007a36:	f1c0 0e0b 	rsb	lr, r0, #11
 8007a3a:	fa24 f10e 	lsr.w	r1, r4, lr
 8007a3e:	42b7      	cmp	r7, r6
 8007a40:	ea41 030c 	orr.w	r3, r1, ip
 8007a44:	bf34      	ite	cc
 8007a46:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007a4a:	2100      	movcs	r1, #0
 8007a4c:	3015      	adds	r0, #21
 8007a4e:	fa04 f000 	lsl.w	r0, r4, r0
 8007a52:	fa21 f10e 	lsr.w	r1, r1, lr
 8007a56:	ea40 0201 	orr.w	r2, r0, r1
 8007a5a:	ec43 2b10 	vmov	d0, r2, r3
 8007a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a60:	42b7      	cmp	r7, r6
 8007a62:	bf3a      	itte	cc
 8007a64:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007a68:	f1a5 0608 	subcc.w	r6, r5, #8
 8007a6c:	2100      	movcs	r1, #0
 8007a6e:	380b      	subs	r0, #11
 8007a70:	d017      	beq.n	8007aa2 <__b2d+0x92>
 8007a72:	f1c0 0c20 	rsb	ip, r0, #32
 8007a76:	fa04 f500 	lsl.w	r5, r4, r0
 8007a7a:	42be      	cmp	r6, r7
 8007a7c:	fa21 f40c 	lsr.w	r4, r1, ip
 8007a80:	ea45 0504 	orr.w	r5, r5, r4
 8007a84:	bf8c      	ite	hi
 8007a86:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007a8a:	2400      	movls	r4, #0
 8007a8c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007a90:	fa01 f000 	lsl.w	r0, r1, r0
 8007a94:	fa24 f40c 	lsr.w	r4, r4, ip
 8007a98:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007a9c:	ea40 0204 	orr.w	r2, r0, r4
 8007aa0:	e7db      	b.n	8007a5a <__b2d+0x4a>
 8007aa2:	ea44 030c 	orr.w	r3, r4, ip
 8007aa6:	460a      	mov	r2, r1
 8007aa8:	e7d7      	b.n	8007a5a <__b2d+0x4a>
 8007aaa:	bf00      	nop
 8007aac:	3ff00000 	.word	0x3ff00000

08007ab0 <__d2b>:
 8007ab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ab4:	4689      	mov	r9, r1
 8007ab6:	2101      	movs	r1, #1
 8007ab8:	ec57 6b10 	vmov	r6, r7, d0
 8007abc:	4690      	mov	r8, r2
 8007abe:	f7ff fc09 	bl	80072d4 <_Balloc>
 8007ac2:	4604      	mov	r4, r0
 8007ac4:	b930      	cbnz	r0, 8007ad4 <__d2b+0x24>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	4b25      	ldr	r3, [pc, #148]	; (8007b60 <__d2b+0xb0>)
 8007aca:	4826      	ldr	r0, [pc, #152]	; (8007b64 <__d2b+0xb4>)
 8007acc:	f240 310a 	movw	r1, #778	; 0x30a
 8007ad0:	f000 fcec 	bl	80084ac <__assert_func>
 8007ad4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007adc:	bb35      	cbnz	r5, 8007b2c <__d2b+0x7c>
 8007ade:	2e00      	cmp	r6, #0
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	d028      	beq.n	8007b36 <__d2b+0x86>
 8007ae4:	4668      	mov	r0, sp
 8007ae6:	9600      	str	r6, [sp, #0]
 8007ae8:	f7ff fd06 	bl	80074f8 <__lo0bits>
 8007aec:	9900      	ldr	r1, [sp, #0]
 8007aee:	b300      	cbz	r0, 8007b32 <__d2b+0x82>
 8007af0:	9a01      	ldr	r2, [sp, #4]
 8007af2:	f1c0 0320 	rsb	r3, r0, #32
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	430b      	orrs	r3, r1
 8007afc:	40c2      	lsrs	r2, r0
 8007afe:	6163      	str	r3, [r4, #20]
 8007b00:	9201      	str	r2, [sp, #4]
 8007b02:	9b01      	ldr	r3, [sp, #4]
 8007b04:	61a3      	str	r3, [r4, #24]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	bf14      	ite	ne
 8007b0a:	2202      	movne	r2, #2
 8007b0c:	2201      	moveq	r2, #1
 8007b0e:	6122      	str	r2, [r4, #16]
 8007b10:	b1d5      	cbz	r5, 8007b48 <__d2b+0x98>
 8007b12:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007b16:	4405      	add	r5, r0
 8007b18:	f8c9 5000 	str.w	r5, [r9]
 8007b1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007b20:	f8c8 0000 	str.w	r0, [r8]
 8007b24:	4620      	mov	r0, r4
 8007b26:	b003      	add	sp, #12
 8007b28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b30:	e7d5      	b.n	8007ade <__d2b+0x2e>
 8007b32:	6161      	str	r1, [r4, #20]
 8007b34:	e7e5      	b.n	8007b02 <__d2b+0x52>
 8007b36:	a801      	add	r0, sp, #4
 8007b38:	f7ff fcde 	bl	80074f8 <__lo0bits>
 8007b3c:	9b01      	ldr	r3, [sp, #4]
 8007b3e:	6163      	str	r3, [r4, #20]
 8007b40:	2201      	movs	r2, #1
 8007b42:	6122      	str	r2, [r4, #16]
 8007b44:	3020      	adds	r0, #32
 8007b46:	e7e3      	b.n	8007b10 <__d2b+0x60>
 8007b48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b50:	f8c9 0000 	str.w	r0, [r9]
 8007b54:	6918      	ldr	r0, [r3, #16]
 8007b56:	f7ff fcaf 	bl	80074b8 <__hi0bits>
 8007b5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b5e:	e7df      	b.n	8007b20 <__d2b+0x70>
 8007b60:	08009f21 	.word	0x08009f21
 8007b64:	08009fc3 	.word	0x08009fc3

08007b68 <__ratio>:
 8007b68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6c:	4688      	mov	r8, r1
 8007b6e:	4669      	mov	r1, sp
 8007b70:	4681      	mov	r9, r0
 8007b72:	f7ff ff4d 	bl	8007a10 <__b2d>
 8007b76:	a901      	add	r1, sp, #4
 8007b78:	4640      	mov	r0, r8
 8007b7a:	ec55 4b10 	vmov	r4, r5, d0
 8007b7e:	f7ff ff47 	bl	8007a10 <__b2d>
 8007b82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007b8a:	eba3 0c02 	sub.w	ip, r3, r2
 8007b8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007b92:	1a9b      	subs	r3, r3, r2
 8007b94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007b98:	ec51 0b10 	vmov	r0, r1, d0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	bfd6      	itet	le
 8007ba0:	460a      	movle	r2, r1
 8007ba2:	462a      	movgt	r2, r5
 8007ba4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007ba8:	468b      	mov	fp, r1
 8007baa:	462f      	mov	r7, r5
 8007bac:	bfd4      	ite	le
 8007bae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007bb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	ee10 2a10 	vmov	r2, s0
 8007bbc:	465b      	mov	r3, fp
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	f7f8 fe44 	bl	800084c <__aeabi_ddiv>
 8007bc4:	ec41 0b10 	vmov	d0, r0, r1
 8007bc8:	b003      	add	sp, #12
 8007bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007bd0 <_mprec_log10>:
 8007bd0:	2817      	cmp	r0, #23
 8007bd2:	b5d0      	push	{r4, r6, r7, lr}
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	dc07      	bgt.n	8007be8 <_mprec_log10+0x18>
 8007bd8:	4809      	ldr	r0, [pc, #36]	; (8007c00 <_mprec_log10+0x30>)
 8007bda:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 8007bde:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007be2:	ec41 0b10 	vmov	d0, r0, r1
 8007be6:	bdd0      	pop	{r4, r6, r7, pc}
 8007be8:	4906      	ldr	r1, [pc, #24]	; (8007c04 <_mprec_log10+0x34>)
 8007bea:	4f07      	ldr	r7, [pc, #28]	; (8007c08 <_mprec_log10+0x38>)
 8007bec:	2000      	movs	r0, #0
 8007bee:	2600      	movs	r6, #0
 8007bf0:	4632      	mov	r2, r6
 8007bf2:	463b      	mov	r3, r7
 8007bf4:	f7f8 fd00 	bl	80005f8 <__aeabi_dmul>
 8007bf8:	3c01      	subs	r4, #1
 8007bfa:	d1f9      	bne.n	8007bf0 <_mprec_log10+0x20>
 8007bfc:	e7f1      	b.n	8007be2 <_mprec_log10+0x12>
 8007bfe:	bf00      	nop
 8007c00:	0800a048 	.word	0x0800a048
 8007c04:	3ff00000 	.word	0x3ff00000
 8007c08:	40240000 	.word	0x40240000

08007c0c <__copybits>:
 8007c0c:	3901      	subs	r1, #1
 8007c0e:	b570      	push	{r4, r5, r6, lr}
 8007c10:	1149      	asrs	r1, r1, #5
 8007c12:	6914      	ldr	r4, [r2, #16]
 8007c14:	3101      	adds	r1, #1
 8007c16:	f102 0314 	add.w	r3, r2, #20
 8007c1a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007c1e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007c22:	1f05      	subs	r5, r0, #4
 8007c24:	42a3      	cmp	r3, r4
 8007c26:	d30c      	bcc.n	8007c42 <__copybits+0x36>
 8007c28:	1aa3      	subs	r3, r4, r2
 8007c2a:	3b11      	subs	r3, #17
 8007c2c:	f023 0303 	bic.w	r3, r3, #3
 8007c30:	3211      	adds	r2, #17
 8007c32:	42a2      	cmp	r2, r4
 8007c34:	bf88      	it	hi
 8007c36:	2300      	movhi	r3, #0
 8007c38:	4418      	add	r0, r3
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	4288      	cmp	r0, r1
 8007c3e:	d305      	bcc.n	8007c4c <__copybits+0x40>
 8007c40:	bd70      	pop	{r4, r5, r6, pc}
 8007c42:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c46:	f845 6f04 	str.w	r6, [r5, #4]!
 8007c4a:	e7eb      	b.n	8007c24 <__copybits+0x18>
 8007c4c:	f840 3b04 	str.w	r3, [r0], #4
 8007c50:	e7f4      	b.n	8007c3c <__copybits+0x30>

08007c52 <__any_on>:
 8007c52:	f100 0214 	add.w	r2, r0, #20
 8007c56:	6900      	ldr	r0, [r0, #16]
 8007c58:	114b      	asrs	r3, r1, #5
 8007c5a:	4298      	cmp	r0, r3
 8007c5c:	b510      	push	{r4, lr}
 8007c5e:	db11      	blt.n	8007c84 <__any_on+0x32>
 8007c60:	dd0a      	ble.n	8007c78 <__any_on+0x26>
 8007c62:	f011 011f 	ands.w	r1, r1, #31
 8007c66:	d007      	beq.n	8007c78 <__any_on+0x26>
 8007c68:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007c6c:	fa24 f001 	lsr.w	r0, r4, r1
 8007c70:	fa00 f101 	lsl.w	r1, r0, r1
 8007c74:	428c      	cmp	r4, r1
 8007c76:	d10b      	bne.n	8007c90 <__any_on+0x3e>
 8007c78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d803      	bhi.n	8007c88 <__any_on+0x36>
 8007c80:	2000      	movs	r0, #0
 8007c82:	bd10      	pop	{r4, pc}
 8007c84:	4603      	mov	r3, r0
 8007c86:	e7f7      	b.n	8007c78 <__any_on+0x26>
 8007c88:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c8c:	2900      	cmp	r1, #0
 8007c8e:	d0f5      	beq.n	8007c7c <__any_on+0x2a>
 8007c90:	2001      	movs	r0, #1
 8007c92:	e7f6      	b.n	8007c82 <__any_on+0x30>

08007c94 <_calloc_r>:
 8007c94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c96:	fba1 2402 	umull	r2, r4, r1, r2
 8007c9a:	b94c      	cbnz	r4, 8007cb0 <_calloc_r+0x1c>
 8007c9c:	4611      	mov	r1, r2
 8007c9e:	9201      	str	r2, [sp, #4]
 8007ca0:	f000 f82e 	bl	8007d00 <_malloc_r>
 8007ca4:	9a01      	ldr	r2, [sp, #4]
 8007ca6:	4605      	mov	r5, r0
 8007ca8:	b930      	cbnz	r0, 8007cb8 <_calloc_r+0x24>
 8007caa:	4628      	mov	r0, r5
 8007cac:	b003      	add	sp, #12
 8007cae:	bd30      	pop	{r4, r5, pc}
 8007cb0:	220c      	movs	r2, #12
 8007cb2:	6002      	str	r2, [r0, #0]
 8007cb4:	2500      	movs	r5, #0
 8007cb6:	e7f8      	b.n	8007caa <_calloc_r+0x16>
 8007cb8:	4621      	mov	r1, r4
 8007cba:	f7fd ff4b 	bl	8005b54 <memset>
 8007cbe:	e7f4      	b.n	8007caa <_calloc_r+0x16>

08007cc0 <sbrk_aligned>:
 8007cc0:	b570      	push	{r4, r5, r6, lr}
 8007cc2:	4e0e      	ldr	r6, [pc, #56]	; (8007cfc <sbrk_aligned+0x3c>)
 8007cc4:	460c      	mov	r4, r1
 8007cc6:	6831      	ldr	r1, [r6, #0]
 8007cc8:	4605      	mov	r5, r0
 8007cca:	b911      	cbnz	r1, 8007cd2 <sbrk_aligned+0x12>
 8007ccc:	f000 fbb4 	bl	8008438 <_sbrk_r>
 8007cd0:	6030      	str	r0, [r6, #0]
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 fbaf 	bl	8008438 <_sbrk_r>
 8007cda:	1c43      	adds	r3, r0, #1
 8007cdc:	d00a      	beq.n	8007cf4 <sbrk_aligned+0x34>
 8007cde:	1cc4      	adds	r4, r0, #3
 8007ce0:	f024 0403 	bic.w	r4, r4, #3
 8007ce4:	42a0      	cmp	r0, r4
 8007ce6:	d007      	beq.n	8007cf8 <sbrk_aligned+0x38>
 8007ce8:	1a21      	subs	r1, r4, r0
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 fba4 	bl	8008438 <_sbrk_r>
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d101      	bne.n	8007cf8 <sbrk_aligned+0x38>
 8007cf4:	f04f 34ff 	mov.w	r4, #4294967295
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	bd70      	pop	{r4, r5, r6, pc}
 8007cfc:	200004e8 	.word	0x200004e8

08007d00 <_malloc_r>:
 8007d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d04:	1ccd      	adds	r5, r1, #3
 8007d06:	f025 0503 	bic.w	r5, r5, #3
 8007d0a:	3508      	adds	r5, #8
 8007d0c:	2d0c      	cmp	r5, #12
 8007d0e:	bf38      	it	cc
 8007d10:	250c      	movcc	r5, #12
 8007d12:	2d00      	cmp	r5, #0
 8007d14:	4607      	mov	r7, r0
 8007d16:	db01      	blt.n	8007d1c <_malloc_r+0x1c>
 8007d18:	42a9      	cmp	r1, r5
 8007d1a:	d905      	bls.n	8007d28 <_malloc_r+0x28>
 8007d1c:	230c      	movs	r3, #12
 8007d1e:	603b      	str	r3, [r7, #0]
 8007d20:	2600      	movs	r6, #0
 8007d22:	4630      	mov	r0, r6
 8007d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d28:	4e2e      	ldr	r6, [pc, #184]	; (8007de4 <_malloc_r+0xe4>)
 8007d2a:	f001 fa8b 	bl	8009244 <__malloc_lock>
 8007d2e:	6833      	ldr	r3, [r6, #0]
 8007d30:	461c      	mov	r4, r3
 8007d32:	bb34      	cbnz	r4, 8007d82 <_malloc_r+0x82>
 8007d34:	4629      	mov	r1, r5
 8007d36:	4638      	mov	r0, r7
 8007d38:	f7ff ffc2 	bl	8007cc0 <sbrk_aligned>
 8007d3c:	1c43      	adds	r3, r0, #1
 8007d3e:	4604      	mov	r4, r0
 8007d40:	d14d      	bne.n	8007dde <_malloc_r+0xde>
 8007d42:	6834      	ldr	r4, [r6, #0]
 8007d44:	4626      	mov	r6, r4
 8007d46:	2e00      	cmp	r6, #0
 8007d48:	d140      	bne.n	8007dcc <_malloc_r+0xcc>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4638      	mov	r0, r7
 8007d50:	eb04 0803 	add.w	r8, r4, r3
 8007d54:	f000 fb70 	bl	8008438 <_sbrk_r>
 8007d58:	4580      	cmp	r8, r0
 8007d5a:	d13a      	bne.n	8007dd2 <_malloc_r+0xd2>
 8007d5c:	6821      	ldr	r1, [r4, #0]
 8007d5e:	3503      	adds	r5, #3
 8007d60:	1a6d      	subs	r5, r5, r1
 8007d62:	f025 0503 	bic.w	r5, r5, #3
 8007d66:	3508      	adds	r5, #8
 8007d68:	2d0c      	cmp	r5, #12
 8007d6a:	bf38      	it	cc
 8007d6c:	250c      	movcc	r5, #12
 8007d6e:	4629      	mov	r1, r5
 8007d70:	4638      	mov	r0, r7
 8007d72:	f7ff ffa5 	bl	8007cc0 <sbrk_aligned>
 8007d76:	3001      	adds	r0, #1
 8007d78:	d02b      	beq.n	8007dd2 <_malloc_r+0xd2>
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	442b      	add	r3, r5
 8007d7e:	6023      	str	r3, [r4, #0]
 8007d80:	e00e      	b.n	8007da0 <_malloc_r+0xa0>
 8007d82:	6822      	ldr	r2, [r4, #0]
 8007d84:	1b52      	subs	r2, r2, r5
 8007d86:	d41e      	bmi.n	8007dc6 <_malloc_r+0xc6>
 8007d88:	2a0b      	cmp	r2, #11
 8007d8a:	d916      	bls.n	8007dba <_malloc_r+0xba>
 8007d8c:	1961      	adds	r1, r4, r5
 8007d8e:	42a3      	cmp	r3, r4
 8007d90:	6025      	str	r5, [r4, #0]
 8007d92:	bf18      	it	ne
 8007d94:	6059      	strne	r1, [r3, #4]
 8007d96:	6863      	ldr	r3, [r4, #4]
 8007d98:	bf08      	it	eq
 8007d9a:	6031      	streq	r1, [r6, #0]
 8007d9c:	5162      	str	r2, [r4, r5]
 8007d9e:	604b      	str	r3, [r1, #4]
 8007da0:	4638      	mov	r0, r7
 8007da2:	f104 060b 	add.w	r6, r4, #11
 8007da6:	f001 fa53 	bl	8009250 <__malloc_unlock>
 8007daa:	f026 0607 	bic.w	r6, r6, #7
 8007dae:	1d23      	adds	r3, r4, #4
 8007db0:	1af2      	subs	r2, r6, r3
 8007db2:	d0b6      	beq.n	8007d22 <_malloc_r+0x22>
 8007db4:	1b9b      	subs	r3, r3, r6
 8007db6:	50a3      	str	r3, [r4, r2]
 8007db8:	e7b3      	b.n	8007d22 <_malloc_r+0x22>
 8007dba:	6862      	ldr	r2, [r4, #4]
 8007dbc:	42a3      	cmp	r3, r4
 8007dbe:	bf0c      	ite	eq
 8007dc0:	6032      	streq	r2, [r6, #0]
 8007dc2:	605a      	strne	r2, [r3, #4]
 8007dc4:	e7ec      	b.n	8007da0 <_malloc_r+0xa0>
 8007dc6:	4623      	mov	r3, r4
 8007dc8:	6864      	ldr	r4, [r4, #4]
 8007dca:	e7b2      	b.n	8007d32 <_malloc_r+0x32>
 8007dcc:	4634      	mov	r4, r6
 8007dce:	6876      	ldr	r6, [r6, #4]
 8007dd0:	e7b9      	b.n	8007d46 <_malloc_r+0x46>
 8007dd2:	230c      	movs	r3, #12
 8007dd4:	603b      	str	r3, [r7, #0]
 8007dd6:	4638      	mov	r0, r7
 8007dd8:	f001 fa3a 	bl	8009250 <__malloc_unlock>
 8007ddc:	e7a1      	b.n	8007d22 <_malloc_r+0x22>
 8007dde:	6025      	str	r5, [r4, #0]
 8007de0:	e7de      	b.n	8007da0 <_malloc_r+0xa0>
 8007de2:	bf00      	nop
 8007de4:	200004e4 	.word	0x200004e4

08007de8 <_realloc_r>:
 8007de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dec:	4680      	mov	r8, r0
 8007dee:	4614      	mov	r4, r2
 8007df0:	460e      	mov	r6, r1
 8007df2:	b921      	cbnz	r1, 8007dfe <_realloc_r+0x16>
 8007df4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007df8:	4611      	mov	r1, r2
 8007dfa:	f7ff bf81 	b.w	8007d00 <_malloc_r>
 8007dfe:	b92a      	cbnz	r2, 8007e0c <_realloc_r+0x24>
 8007e00:	f001 fa2c 	bl	800925c <_free_r>
 8007e04:	4625      	mov	r5, r4
 8007e06:	4628      	mov	r0, r5
 8007e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e0c:	f001 fa72 	bl	80092f4 <_malloc_usable_size_r>
 8007e10:	4284      	cmp	r4, r0
 8007e12:	4607      	mov	r7, r0
 8007e14:	d802      	bhi.n	8007e1c <_realloc_r+0x34>
 8007e16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e1a:	d812      	bhi.n	8007e42 <_realloc_r+0x5a>
 8007e1c:	4621      	mov	r1, r4
 8007e1e:	4640      	mov	r0, r8
 8007e20:	f7ff ff6e 	bl	8007d00 <_malloc_r>
 8007e24:	4605      	mov	r5, r0
 8007e26:	2800      	cmp	r0, #0
 8007e28:	d0ed      	beq.n	8007e06 <_realloc_r+0x1e>
 8007e2a:	42bc      	cmp	r4, r7
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	4631      	mov	r1, r6
 8007e30:	bf28      	it	cs
 8007e32:	463a      	movcs	r2, r7
 8007e34:	f7fd fe80 	bl	8005b38 <memcpy>
 8007e38:	4631      	mov	r1, r6
 8007e3a:	4640      	mov	r0, r8
 8007e3c:	f001 fa0e 	bl	800925c <_free_r>
 8007e40:	e7e1      	b.n	8007e06 <_realloc_r+0x1e>
 8007e42:	4635      	mov	r5, r6
 8007e44:	e7df      	b.n	8007e06 <_realloc_r+0x1e>

08007e46 <__ssputs_r>:
 8007e46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e4a:	688e      	ldr	r6, [r1, #8]
 8007e4c:	429e      	cmp	r6, r3
 8007e4e:	4682      	mov	sl, r0
 8007e50:	460c      	mov	r4, r1
 8007e52:	4690      	mov	r8, r2
 8007e54:	461f      	mov	r7, r3
 8007e56:	d838      	bhi.n	8007eca <__ssputs_r+0x84>
 8007e58:	898a      	ldrh	r2, [r1, #12]
 8007e5a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e5e:	d032      	beq.n	8007ec6 <__ssputs_r+0x80>
 8007e60:	6825      	ldr	r5, [r4, #0]
 8007e62:	6909      	ldr	r1, [r1, #16]
 8007e64:	eba5 0901 	sub.w	r9, r5, r1
 8007e68:	6965      	ldr	r5, [r4, #20]
 8007e6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e72:	3301      	adds	r3, #1
 8007e74:	444b      	add	r3, r9
 8007e76:	106d      	asrs	r5, r5, #1
 8007e78:	429d      	cmp	r5, r3
 8007e7a:	bf38      	it	cc
 8007e7c:	461d      	movcc	r5, r3
 8007e7e:	0553      	lsls	r3, r2, #21
 8007e80:	d531      	bpl.n	8007ee6 <__ssputs_r+0xa0>
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7ff ff3c 	bl	8007d00 <_malloc_r>
 8007e88:	4606      	mov	r6, r0
 8007e8a:	b950      	cbnz	r0, 8007ea2 <__ssputs_r+0x5c>
 8007e8c:	230c      	movs	r3, #12
 8007e8e:	f8ca 3000 	str.w	r3, [sl]
 8007e92:	89a3      	ldrh	r3, [r4, #12]
 8007e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e98:	81a3      	strh	r3, [r4, #12]
 8007e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea2:	6921      	ldr	r1, [r4, #16]
 8007ea4:	464a      	mov	r2, r9
 8007ea6:	f7fd fe47 	bl	8005b38 <memcpy>
 8007eaa:	89a3      	ldrh	r3, [r4, #12]
 8007eac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eb4:	81a3      	strh	r3, [r4, #12]
 8007eb6:	6126      	str	r6, [r4, #16]
 8007eb8:	6165      	str	r5, [r4, #20]
 8007eba:	444e      	add	r6, r9
 8007ebc:	eba5 0509 	sub.w	r5, r5, r9
 8007ec0:	6026      	str	r6, [r4, #0]
 8007ec2:	60a5      	str	r5, [r4, #8]
 8007ec4:	463e      	mov	r6, r7
 8007ec6:	42be      	cmp	r6, r7
 8007ec8:	d900      	bls.n	8007ecc <__ssputs_r+0x86>
 8007eca:	463e      	mov	r6, r7
 8007ecc:	6820      	ldr	r0, [r4, #0]
 8007ece:	4632      	mov	r2, r6
 8007ed0:	4641      	mov	r1, r8
 8007ed2:	f001 f99d 	bl	8009210 <memmove>
 8007ed6:	68a3      	ldr	r3, [r4, #8]
 8007ed8:	1b9b      	subs	r3, r3, r6
 8007eda:	60a3      	str	r3, [r4, #8]
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	4433      	add	r3, r6
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	e7db      	b.n	8007e9e <__ssputs_r+0x58>
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	f7ff ff7e 	bl	8007de8 <_realloc_r>
 8007eec:	4606      	mov	r6, r0
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	d1e1      	bne.n	8007eb6 <__ssputs_r+0x70>
 8007ef2:	6921      	ldr	r1, [r4, #16]
 8007ef4:	4650      	mov	r0, sl
 8007ef6:	f001 f9b1 	bl	800925c <_free_r>
 8007efa:	e7c7      	b.n	8007e8c <__ssputs_r+0x46>

08007efc <_svfiprintf_r>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	4698      	mov	r8, r3
 8007f02:	898b      	ldrh	r3, [r1, #12]
 8007f04:	061b      	lsls	r3, r3, #24
 8007f06:	b09d      	sub	sp, #116	; 0x74
 8007f08:	4607      	mov	r7, r0
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	4614      	mov	r4, r2
 8007f0e:	d50e      	bpl.n	8007f2e <_svfiprintf_r+0x32>
 8007f10:	690b      	ldr	r3, [r1, #16]
 8007f12:	b963      	cbnz	r3, 8007f2e <_svfiprintf_r+0x32>
 8007f14:	2140      	movs	r1, #64	; 0x40
 8007f16:	f7ff fef3 	bl	8007d00 <_malloc_r>
 8007f1a:	6028      	str	r0, [r5, #0]
 8007f1c:	6128      	str	r0, [r5, #16]
 8007f1e:	b920      	cbnz	r0, 8007f2a <_svfiprintf_r+0x2e>
 8007f20:	230c      	movs	r3, #12
 8007f22:	603b      	str	r3, [r7, #0]
 8007f24:	f04f 30ff 	mov.w	r0, #4294967295
 8007f28:	e0d1      	b.n	80080ce <_svfiprintf_r+0x1d2>
 8007f2a:	2340      	movs	r3, #64	; 0x40
 8007f2c:	616b      	str	r3, [r5, #20]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	9309      	str	r3, [sp, #36]	; 0x24
 8007f32:	2320      	movs	r3, #32
 8007f34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f38:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f3c:	2330      	movs	r3, #48	; 0x30
 8007f3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80080e8 <_svfiprintf_r+0x1ec>
 8007f42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f46:	f04f 0901 	mov.w	r9, #1
 8007f4a:	4623      	mov	r3, r4
 8007f4c:	469a      	mov	sl, r3
 8007f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f52:	b10a      	cbz	r2, 8007f58 <_svfiprintf_r+0x5c>
 8007f54:	2a25      	cmp	r2, #37	; 0x25
 8007f56:	d1f9      	bne.n	8007f4c <_svfiprintf_r+0x50>
 8007f58:	ebba 0b04 	subs.w	fp, sl, r4
 8007f5c:	d00b      	beq.n	8007f76 <_svfiprintf_r+0x7a>
 8007f5e:	465b      	mov	r3, fp
 8007f60:	4622      	mov	r2, r4
 8007f62:	4629      	mov	r1, r5
 8007f64:	4638      	mov	r0, r7
 8007f66:	f7ff ff6e 	bl	8007e46 <__ssputs_r>
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	f000 80aa 	beq.w	80080c4 <_svfiprintf_r+0x1c8>
 8007f70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f72:	445a      	add	r2, fp
 8007f74:	9209      	str	r2, [sp, #36]	; 0x24
 8007f76:	f89a 3000 	ldrb.w	r3, [sl]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 80a2 	beq.w	80080c4 <_svfiprintf_r+0x1c8>
 8007f80:	2300      	movs	r3, #0
 8007f82:	f04f 32ff 	mov.w	r2, #4294967295
 8007f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f8a:	f10a 0a01 	add.w	sl, sl, #1
 8007f8e:	9304      	str	r3, [sp, #16]
 8007f90:	9307      	str	r3, [sp, #28]
 8007f92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f96:	931a      	str	r3, [sp, #104]	; 0x68
 8007f98:	4654      	mov	r4, sl
 8007f9a:	2205      	movs	r2, #5
 8007f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa0:	4851      	ldr	r0, [pc, #324]	; (80080e8 <_svfiprintf_r+0x1ec>)
 8007fa2:	f7f8 f91d 	bl	80001e0 <memchr>
 8007fa6:	9a04      	ldr	r2, [sp, #16]
 8007fa8:	b9d8      	cbnz	r0, 8007fe2 <_svfiprintf_r+0xe6>
 8007faa:	06d0      	lsls	r0, r2, #27
 8007fac:	bf44      	itt	mi
 8007fae:	2320      	movmi	r3, #32
 8007fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fb4:	0711      	lsls	r1, r2, #28
 8007fb6:	bf44      	itt	mi
 8007fb8:	232b      	movmi	r3, #43	; 0x2b
 8007fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc2:	2b2a      	cmp	r3, #42	; 0x2a
 8007fc4:	d015      	beq.n	8007ff2 <_svfiprintf_r+0xf6>
 8007fc6:	9a07      	ldr	r2, [sp, #28]
 8007fc8:	4654      	mov	r4, sl
 8007fca:	2000      	movs	r0, #0
 8007fcc:	f04f 0c0a 	mov.w	ip, #10
 8007fd0:	4621      	mov	r1, r4
 8007fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd6:	3b30      	subs	r3, #48	; 0x30
 8007fd8:	2b09      	cmp	r3, #9
 8007fda:	d94e      	bls.n	800807a <_svfiprintf_r+0x17e>
 8007fdc:	b1b0      	cbz	r0, 800800c <_svfiprintf_r+0x110>
 8007fde:	9207      	str	r2, [sp, #28]
 8007fe0:	e014      	b.n	800800c <_svfiprintf_r+0x110>
 8007fe2:	eba0 0308 	sub.w	r3, r0, r8
 8007fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8007fea:	4313      	orrs	r3, r2
 8007fec:	9304      	str	r3, [sp, #16]
 8007fee:	46a2      	mov	sl, r4
 8007ff0:	e7d2      	b.n	8007f98 <_svfiprintf_r+0x9c>
 8007ff2:	9b03      	ldr	r3, [sp, #12]
 8007ff4:	1d19      	adds	r1, r3, #4
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	9103      	str	r1, [sp, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	bfbb      	ittet	lt
 8007ffe:	425b      	neglt	r3, r3
 8008000:	f042 0202 	orrlt.w	r2, r2, #2
 8008004:	9307      	strge	r3, [sp, #28]
 8008006:	9307      	strlt	r3, [sp, #28]
 8008008:	bfb8      	it	lt
 800800a:	9204      	strlt	r2, [sp, #16]
 800800c:	7823      	ldrb	r3, [r4, #0]
 800800e:	2b2e      	cmp	r3, #46	; 0x2e
 8008010:	d10c      	bne.n	800802c <_svfiprintf_r+0x130>
 8008012:	7863      	ldrb	r3, [r4, #1]
 8008014:	2b2a      	cmp	r3, #42	; 0x2a
 8008016:	d135      	bne.n	8008084 <_svfiprintf_r+0x188>
 8008018:	9b03      	ldr	r3, [sp, #12]
 800801a:	1d1a      	adds	r2, r3, #4
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	9203      	str	r2, [sp, #12]
 8008020:	2b00      	cmp	r3, #0
 8008022:	bfb8      	it	lt
 8008024:	f04f 33ff 	movlt.w	r3, #4294967295
 8008028:	3402      	adds	r4, #2
 800802a:	9305      	str	r3, [sp, #20]
 800802c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80080f8 <_svfiprintf_r+0x1fc>
 8008030:	7821      	ldrb	r1, [r4, #0]
 8008032:	2203      	movs	r2, #3
 8008034:	4650      	mov	r0, sl
 8008036:	f7f8 f8d3 	bl	80001e0 <memchr>
 800803a:	b140      	cbz	r0, 800804e <_svfiprintf_r+0x152>
 800803c:	2340      	movs	r3, #64	; 0x40
 800803e:	eba0 000a 	sub.w	r0, r0, sl
 8008042:	fa03 f000 	lsl.w	r0, r3, r0
 8008046:	9b04      	ldr	r3, [sp, #16]
 8008048:	4303      	orrs	r3, r0
 800804a:	3401      	adds	r4, #1
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008052:	4826      	ldr	r0, [pc, #152]	; (80080ec <_svfiprintf_r+0x1f0>)
 8008054:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008058:	2206      	movs	r2, #6
 800805a:	f7f8 f8c1 	bl	80001e0 <memchr>
 800805e:	2800      	cmp	r0, #0
 8008060:	d038      	beq.n	80080d4 <_svfiprintf_r+0x1d8>
 8008062:	4b23      	ldr	r3, [pc, #140]	; (80080f0 <_svfiprintf_r+0x1f4>)
 8008064:	bb1b      	cbnz	r3, 80080ae <_svfiprintf_r+0x1b2>
 8008066:	9b03      	ldr	r3, [sp, #12]
 8008068:	3307      	adds	r3, #7
 800806a:	f023 0307 	bic.w	r3, r3, #7
 800806e:	3308      	adds	r3, #8
 8008070:	9303      	str	r3, [sp, #12]
 8008072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008074:	4433      	add	r3, r6
 8008076:	9309      	str	r3, [sp, #36]	; 0x24
 8008078:	e767      	b.n	8007f4a <_svfiprintf_r+0x4e>
 800807a:	fb0c 3202 	mla	r2, ip, r2, r3
 800807e:	460c      	mov	r4, r1
 8008080:	2001      	movs	r0, #1
 8008082:	e7a5      	b.n	8007fd0 <_svfiprintf_r+0xd4>
 8008084:	2300      	movs	r3, #0
 8008086:	3401      	adds	r4, #1
 8008088:	9305      	str	r3, [sp, #20]
 800808a:	4619      	mov	r1, r3
 800808c:	f04f 0c0a 	mov.w	ip, #10
 8008090:	4620      	mov	r0, r4
 8008092:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008096:	3a30      	subs	r2, #48	; 0x30
 8008098:	2a09      	cmp	r2, #9
 800809a:	d903      	bls.n	80080a4 <_svfiprintf_r+0x1a8>
 800809c:	2b00      	cmp	r3, #0
 800809e:	d0c5      	beq.n	800802c <_svfiprintf_r+0x130>
 80080a0:	9105      	str	r1, [sp, #20]
 80080a2:	e7c3      	b.n	800802c <_svfiprintf_r+0x130>
 80080a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a8:	4604      	mov	r4, r0
 80080aa:	2301      	movs	r3, #1
 80080ac:	e7f0      	b.n	8008090 <_svfiprintf_r+0x194>
 80080ae:	ab03      	add	r3, sp, #12
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	462a      	mov	r2, r5
 80080b4:	4b0f      	ldr	r3, [pc, #60]	; (80080f4 <_svfiprintf_r+0x1f8>)
 80080b6:	a904      	add	r1, sp, #16
 80080b8:	4638      	mov	r0, r7
 80080ba:	f3af 8000 	nop.w
 80080be:	1c42      	adds	r2, r0, #1
 80080c0:	4606      	mov	r6, r0
 80080c2:	d1d6      	bne.n	8008072 <_svfiprintf_r+0x176>
 80080c4:	89ab      	ldrh	r3, [r5, #12]
 80080c6:	065b      	lsls	r3, r3, #25
 80080c8:	f53f af2c 	bmi.w	8007f24 <_svfiprintf_r+0x28>
 80080cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080ce:	b01d      	add	sp, #116	; 0x74
 80080d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d4:	ab03      	add	r3, sp, #12
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	462a      	mov	r2, r5
 80080da:	4b06      	ldr	r3, [pc, #24]	; (80080f4 <_svfiprintf_r+0x1f8>)
 80080dc:	a904      	add	r1, sp, #16
 80080de:	4638      	mov	r0, r7
 80080e0:	f000 f87a 	bl	80081d8 <_printf_i>
 80080e4:	e7eb      	b.n	80080be <_svfiprintf_r+0x1c2>
 80080e6:	bf00      	nop
 80080e8:	0800a11c 	.word	0x0800a11c
 80080ec:	0800a126 	.word	0x0800a126
 80080f0:	00000000 	.word	0x00000000
 80080f4:	08007e47 	.word	0x08007e47
 80080f8:	0800a122 	.word	0x0800a122

080080fc <_printf_common>:
 80080fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008100:	4616      	mov	r6, r2
 8008102:	4699      	mov	r9, r3
 8008104:	688a      	ldr	r2, [r1, #8]
 8008106:	690b      	ldr	r3, [r1, #16]
 8008108:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800810c:	4293      	cmp	r3, r2
 800810e:	bfb8      	it	lt
 8008110:	4613      	movlt	r3, r2
 8008112:	6033      	str	r3, [r6, #0]
 8008114:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008118:	4607      	mov	r7, r0
 800811a:	460c      	mov	r4, r1
 800811c:	b10a      	cbz	r2, 8008122 <_printf_common+0x26>
 800811e:	3301      	adds	r3, #1
 8008120:	6033      	str	r3, [r6, #0]
 8008122:	6823      	ldr	r3, [r4, #0]
 8008124:	0699      	lsls	r1, r3, #26
 8008126:	bf42      	ittt	mi
 8008128:	6833      	ldrmi	r3, [r6, #0]
 800812a:	3302      	addmi	r3, #2
 800812c:	6033      	strmi	r3, [r6, #0]
 800812e:	6825      	ldr	r5, [r4, #0]
 8008130:	f015 0506 	ands.w	r5, r5, #6
 8008134:	d106      	bne.n	8008144 <_printf_common+0x48>
 8008136:	f104 0a19 	add.w	sl, r4, #25
 800813a:	68e3      	ldr	r3, [r4, #12]
 800813c:	6832      	ldr	r2, [r6, #0]
 800813e:	1a9b      	subs	r3, r3, r2
 8008140:	42ab      	cmp	r3, r5
 8008142:	dc26      	bgt.n	8008192 <_printf_common+0x96>
 8008144:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008148:	1e13      	subs	r3, r2, #0
 800814a:	6822      	ldr	r2, [r4, #0]
 800814c:	bf18      	it	ne
 800814e:	2301      	movne	r3, #1
 8008150:	0692      	lsls	r2, r2, #26
 8008152:	d42b      	bmi.n	80081ac <_printf_common+0xb0>
 8008154:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008158:	4649      	mov	r1, r9
 800815a:	4638      	mov	r0, r7
 800815c:	47c0      	blx	r8
 800815e:	3001      	adds	r0, #1
 8008160:	d01e      	beq.n	80081a0 <_printf_common+0xa4>
 8008162:	6823      	ldr	r3, [r4, #0]
 8008164:	68e5      	ldr	r5, [r4, #12]
 8008166:	6832      	ldr	r2, [r6, #0]
 8008168:	f003 0306 	and.w	r3, r3, #6
 800816c:	2b04      	cmp	r3, #4
 800816e:	bf08      	it	eq
 8008170:	1aad      	subeq	r5, r5, r2
 8008172:	68a3      	ldr	r3, [r4, #8]
 8008174:	6922      	ldr	r2, [r4, #16]
 8008176:	bf0c      	ite	eq
 8008178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800817c:	2500      	movne	r5, #0
 800817e:	4293      	cmp	r3, r2
 8008180:	bfc4      	itt	gt
 8008182:	1a9b      	subgt	r3, r3, r2
 8008184:	18ed      	addgt	r5, r5, r3
 8008186:	2600      	movs	r6, #0
 8008188:	341a      	adds	r4, #26
 800818a:	42b5      	cmp	r5, r6
 800818c:	d11a      	bne.n	80081c4 <_printf_common+0xc8>
 800818e:	2000      	movs	r0, #0
 8008190:	e008      	b.n	80081a4 <_printf_common+0xa8>
 8008192:	2301      	movs	r3, #1
 8008194:	4652      	mov	r2, sl
 8008196:	4649      	mov	r1, r9
 8008198:	4638      	mov	r0, r7
 800819a:	47c0      	blx	r8
 800819c:	3001      	adds	r0, #1
 800819e:	d103      	bne.n	80081a8 <_printf_common+0xac>
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a8:	3501      	adds	r5, #1
 80081aa:	e7c6      	b.n	800813a <_printf_common+0x3e>
 80081ac:	18e1      	adds	r1, r4, r3
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	2030      	movs	r0, #48	; 0x30
 80081b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081b6:	4422      	add	r2, r4
 80081b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081c0:	3302      	adds	r3, #2
 80081c2:	e7c7      	b.n	8008154 <_printf_common+0x58>
 80081c4:	2301      	movs	r3, #1
 80081c6:	4622      	mov	r2, r4
 80081c8:	4649      	mov	r1, r9
 80081ca:	4638      	mov	r0, r7
 80081cc:	47c0      	blx	r8
 80081ce:	3001      	adds	r0, #1
 80081d0:	d0e6      	beq.n	80081a0 <_printf_common+0xa4>
 80081d2:	3601      	adds	r6, #1
 80081d4:	e7d9      	b.n	800818a <_printf_common+0x8e>
	...

080081d8 <_printf_i>:
 80081d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081dc:	7e0f      	ldrb	r7, [r1, #24]
 80081de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081e0:	2f78      	cmp	r7, #120	; 0x78
 80081e2:	4691      	mov	r9, r2
 80081e4:	4680      	mov	r8, r0
 80081e6:	460c      	mov	r4, r1
 80081e8:	469a      	mov	sl, r3
 80081ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80081ee:	d807      	bhi.n	8008200 <_printf_i+0x28>
 80081f0:	2f62      	cmp	r7, #98	; 0x62
 80081f2:	d80a      	bhi.n	800820a <_printf_i+0x32>
 80081f4:	2f00      	cmp	r7, #0
 80081f6:	f000 80d8 	beq.w	80083aa <_printf_i+0x1d2>
 80081fa:	2f58      	cmp	r7, #88	; 0x58
 80081fc:	f000 80a3 	beq.w	8008346 <_printf_i+0x16e>
 8008200:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008204:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008208:	e03a      	b.n	8008280 <_printf_i+0xa8>
 800820a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800820e:	2b15      	cmp	r3, #21
 8008210:	d8f6      	bhi.n	8008200 <_printf_i+0x28>
 8008212:	a101      	add	r1, pc, #4	; (adr r1, 8008218 <_printf_i+0x40>)
 8008214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008218:	08008271 	.word	0x08008271
 800821c:	08008285 	.word	0x08008285
 8008220:	08008201 	.word	0x08008201
 8008224:	08008201 	.word	0x08008201
 8008228:	08008201 	.word	0x08008201
 800822c:	08008201 	.word	0x08008201
 8008230:	08008285 	.word	0x08008285
 8008234:	08008201 	.word	0x08008201
 8008238:	08008201 	.word	0x08008201
 800823c:	08008201 	.word	0x08008201
 8008240:	08008201 	.word	0x08008201
 8008244:	08008391 	.word	0x08008391
 8008248:	080082b5 	.word	0x080082b5
 800824c:	08008373 	.word	0x08008373
 8008250:	08008201 	.word	0x08008201
 8008254:	08008201 	.word	0x08008201
 8008258:	080083b3 	.word	0x080083b3
 800825c:	08008201 	.word	0x08008201
 8008260:	080082b5 	.word	0x080082b5
 8008264:	08008201 	.word	0x08008201
 8008268:	08008201 	.word	0x08008201
 800826c:	0800837b 	.word	0x0800837b
 8008270:	682b      	ldr	r3, [r5, #0]
 8008272:	1d1a      	adds	r2, r3, #4
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	602a      	str	r2, [r5, #0]
 8008278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800827c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008280:	2301      	movs	r3, #1
 8008282:	e0a3      	b.n	80083cc <_printf_i+0x1f4>
 8008284:	6820      	ldr	r0, [r4, #0]
 8008286:	6829      	ldr	r1, [r5, #0]
 8008288:	0606      	lsls	r6, r0, #24
 800828a:	f101 0304 	add.w	r3, r1, #4
 800828e:	d50a      	bpl.n	80082a6 <_printf_i+0xce>
 8008290:	680e      	ldr	r6, [r1, #0]
 8008292:	602b      	str	r3, [r5, #0]
 8008294:	2e00      	cmp	r6, #0
 8008296:	da03      	bge.n	80082a0 <_printf_i+0xc8>
 8008298:	232d      	movs	r3, #45	; 0x2d
 800829a:	4276      	negs	r6, r6
 800829c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082a0:	485e      	ldr	r0, [pc, #376]	; (800841c <_printf_i+0x244>)
 80082a2:	230a      	movs	r3, #10
 80082a4:	e019      	b.n	80082da <_printf_i+0x102>
 80082a6:	680e      	ldr	r6, [r1, #0]
 80082a8:	602b      	str	r3, [r5, #0]
 80082aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80082ae:	bf18      	it	ne
 80082b0:	b236      	sxthne	r6, r6
 80082b2:	e7ef      	b.n	8008294 <_printf_i+0xbc>
 80082b4:	682b      	ldr	r3, [r5, #0]
 80082b6:	6820      	ldr	r0, [r4, #0]
 80082b8:	1d19      	adds	r1, r3, #4
 80082ba:	6029      	str	r1, [r5, #0]
 80082bc:	0601      	lsls	r1, r0, #24
 80082be:	d501      	bpl.n	80082c4 <_printf_i+0xec>
 80082c0:	681e      	ldr	r6, [r3, #0]
 80082c2:	e002      	b.n	80082ca <_printf_i+0xf2>
 80082c4:	0646      	lsls	r6, r0, #25
 80082c6:	d5fb      	bpl.n	80082c0 <_printf_i+0xe8>
 80082c8:	881e      	ldrh	r6, [r3, #0]
 80082ca:	4854      	ldr	r0, [pc, #336]	; (800841c <_printf_i+0x244>)
 80082cc:	2f6f      	cmp	r7, #111	; 0x6f
 80082ce:	bf0c      	ite	eq
 80082d0:	2308      	moveq	r3, #8
 80082d2:	230a      	movne	r3, #10
 80082d4:	2100      	movs	r1, #0
 80082d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082da:	6865      	ldr	r5, [r4, #4]
 80082dc:	60a5      	str	r5, [r4, #8]
 80082de:	2d00      	cmp	r5, #0
 80082e0:	bfa2      	ittt	ge
 80082e2:	6821      	ldrge	r1, [r4, #0]
 80082e4:	f021 0104 	bicge.w	r1, r1, #4
 80082e8:	6021      	strge	r1, [r4, #0]
 80082ea:	b90e      	cbnz	r6, 80082f0 <_printf_i+0x118>
 80082ec:	2d00      	cmp	r5, #0
 80082ee:	d04d      	beq.n	800838c <_printf_i+0x1b4>
 80082f0:	4615      	mov	r5, r2
 80082f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80082f6:	fb03 6711 	mls	r7, r3, r1, r6
 80082fa:	5dc7      	ldrb	r7, [r0, r7]
 80082fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008300:	4637      	mov	r7, r6
 8008302:	42bb      	cmp	r3, r7
 8008304:	460e      	mov	r6, r1
 8008306:	d9f4      	bls.n	80082f2 <_printf_i+0x11a>
 8008308:	2b08      	cmp	r3, #8
 800830a:	d10b      	bne.n	8008324 <_printf_i+0x14c>
 800830c:	6823      	ldr	r3, [r4, #0]
 800830e:	07de      	lsls	r6, r3, #31
 8008310:	d508      	bpl.n	8008324 <_printf_i+0x14c>
 8008312:	6923      	ldr	r3, [r4, #16]
 8008314:	6861      	ldr	r1, [r4, #4]
 8008316:	4299      	cmp	r1, r3
 8008318:	bfde      	ittt	le
 800831a:	2330      	movle	r3, #48	; 0x30
 800831c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008320:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008324:	1b52      	subs	r2, r2, r5
 8008326:	6122      	str	r2, [r4, #16]
 8008328:	f8cd a000 	str.w	sl, [sp]
 800832c:	464b      	mov	r3, r9
 800832e:	aa03      	add	r2, sp, #12
 8008330:	4621      	mov	r1, r4
 8008332:	4640      	mov	r0, r8
 8008334:	f7ff fee2 	bl	80080fc <_printf_common>
 8008338:	3001      	adds	r0, #1
 800833a:	d14c      	bne.n	80083d6 <_printf_i+0x1fe>
 800833c:	f04f 30ff 	mov.w	r0, #4294967295
 8008340:	b004      	add	sp, #16
 8008342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008346:	4835      	ldr	r0, [pc, #212]	; (800841c <_printf_i+0x244>)
 8008348:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800834c:	6829      	ldr	r1, [r5, #0]
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	f851 6b04 	ldr.w	r6, [r1], #4
 8008354:	6029      	str	r1, [r5, #0]
 8008356:	061d      	lsls	r5, r3, #24
 8008358:	d514      	bpl.n	8008384 <_printf_i+0x1ac>
 800835a:	07df      	lsls	r7, r3, #31
 800835c:	bf44      	itt	mi
 800835e:	f043 0320 	orrmi.w	r3, r3, #32
 8008362:	6023      	strmi	r3, [r4, #0]
 8008364:	b91e      	cbnz	r6, 800836e <_printf_i+0x196>
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	f023 0320 	bic.w	r3, r3, #32
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	2310      	movs	r3, #16
 8008370:	e7b0      	b.n	80082d4 <_printf_i+0xfc>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	f043 0320 	orr.w	r3, r3, #32
 8008378:	6023      	str	r3, [r4, #0]
 800837a:	2378      	movs	r3, #120	; 0x78
 800837c:	4828      	ldr	r0, [pc, #160]	; (8008420 <_printf_i+0x248>)
 800837e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008382:	e7e3      	b.n	800834c <_printf_i+0x174>
 8008384:	0659      	lsls	r1, r3, #25
 8008386:	bf48      	it	mi
 8008388:	b2b6      	uxthmi	r6, r6
 800838a:	e7e6      	b.n	800835a <_printf_i+0x182>
 800838c:	4615      	mov	r5, r2
 800838e:	e7bb      	b.n	8008308 <_printf_i+0x130>
 8008390:	682b      	ldr	r3, [r5, #0]
 8008392:	6826      	ldr	r6, [r4, #0]
 8008394:	6961      	ldr	r1, [r4, #20]
 8008396:	1d18      	adds	r0, r3, #4
 8008398:	6028      	str	r0, [r5, #0]
 800839a:	0635      	lsls	r5, r6, #24
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	d501      	bpl.n	80083a4 <_printf_i+0x1cc>
 80083a0:	6019      	str	r1, [r3, #0]
 80083a2:	e002      	b.n	80083aa <_printf_i+0x1d2>
 80083a4:	0670      	lsls	r0, r6, #25
 80083a6:	d5fb      	bpl.n	80083a0 <_printf_i+0x1c8>
 80083a8:	8019      	strh	r1, [r3, #0]
 80083aa:	2300      	movs	r3, #0
 80083ac:	6123      	str	r3, [r4, #16]
 80083ae:	4615      	mov	r5, r2
 80083b0:	e7ba      	b.n	8008328 <_printf_i+0x150>
 80083b2:	682b      	ldr	r3, [r5, #0]
 80083b4:	1d1a      	adds	r2, r3, #4
 80083b6:	602a      	str	r2, [r5, #0]
 80083b8:	681d      	ldr	r5, [r3, #0]
 80083ba:	6862      	ldr	r2, [r4, #4]
 80083bc:	2100      	movs	r1, #0
 80083be:	4628      	mov	r0, r5
 80083c0:	f7f7 ff0e 	bl	80001e0 <memchr>
 80083c4:	b108      	cbz	r0, 80083ca <_printf_i+0x1f2>
 80083c6:	1b40      	subs	r0, r0, r5
 80083c8:	6060      	str	r0, [r4, #4]
 80083ca:	6863      	ldr	r3, [r4, #4]
 80083cc:	6123      	str	r3, [r4, #16]
 80083ce:	2300      	movs	r3, #0
 80083d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083d4:	e7a8      	b.n	8008328 <_printf_i+0x150>
 80083d6:	6923      	ldr	r3, [r4, #16]
 80083d8:	462a      	mov	r2, r5
 80083da:	4649      	mov	r1, r9
 80083dc:	4640      	mov	r0, r8
 80083de:	47d0      	blx	sl
 80083e0:	3001      	adds	r0, #1
 80083e2:	d0ab      	beq.n	800833c <_printf_i+0x164>
 80083e4:	6823      	ldr	r3, [r4, #0]
 80083e6:	079b      	lsls	r3, r3, #30
 80083e8:	d413      	bmi.n	8008412 <_printf_i+0x23a>
 80083ea:	68e0      	ldr	r0, [r4, #12]
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	4298      	cmp	r0, r3
 80083f0:	bfb8      	it	lt
 80083f2:	4618      	movlt	r0, r3
 80083f4:	e7a4      	b.n	8008340 <_printf_i+0x168>
 80083f6:	2301      	movs	r3, #1
 80083f8:	4632      	mov	r2, r6
 80083fa:	4649      	mov	r1, r9
 80083fc:	4640      	mov	r0, r8
 80083fe:	47d0      	blx	sl
 8008400:	3001      	adds	r0, #1
 8008402:	d09b      	beq.n	800833c <_printf_i+0x164>
 8008404:	3501      	adds	r5, #1
 8008406:	68e3      	ldr	r3, [r4, #12]
 8008408:	9903      	ldr	r1, [sp, #12]
 800840a:	1a5b      	subs	r3, r3, r1
 800840c:	42ab      	cmp	r3, r5
 800840e:	dcf2      	bgt.n	80083f6 <_printf_i+0x21e>
 8008410:	e7eb      	b.n	80083ea <_printf_i+0x212>
 8008412:	2500      	movs	r5, #0
 8008414:	f104 0619 	add.w	r6, r4, #25
 8008418:	e7f5      	b.n	8008406 <_printf_i+0x22e>
 800841a:	bf00      	nop
 800841c:	0800a12d 	.word	0x0800a12d
 8008420:	0800a13e 	.word	0x0800a13e
 8008424:	00000000 	.word	0x00000000

08008428 <nan>:
 8008428:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008430 <nan+0x8>
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	00000000 	.word	0x00000000
 8008434:	7ff80000 	.word	0x7ff80000

08008438 <_sbrk_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4d06      	ldr	r5, [pc, #24]	; (8008454 <_sbrk_r+0x1c>)
 800843c:	2300      	movs	r3, #0
 800843e:	4604      	mov	r4, r0
 8008440:	4608      	mov	r0, r1
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	f7fa f842 	bl	80024cc <_sbrk>
 8008448:	1c43      	adds	r3, r0, #1
 800844a:	d102      	bne.n	8008452 <_sbrk_r+0x1a>
 800844c:	682b      	ldr	r3, [r5, #0]
 800844e:	b103      	cbz	r3, 8008452 <_sbrk_r+0x1a>
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	bd38      	pop	{r3, r4, r5, pc}
 8008454:	200004ec 	.word	0x200004ec

08008458 <strcpy>:
 8008458:	4603      	mov	r3, r0
 800845a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800845e:	f803 2b01 	strb.w	r2, [r3], #1
 8008462:	2a00      	cmp	r2, #0
 8008464:	d1f9      	bne.n	800845a <strcpy+0x2>
 8008466:	4770      	bx	lr

08008468 <strncmp>:
 8008468:	b510      	push	{r4, lr}
 800846a:	b17a      	cbz	r2, 800848c <strncmp+0x24>
 800846c:	4603      	mov	r3, r0
 800846e:	3901      	subs	r1, #1
 8008470:	1884      	adds	r4, r0, r2
 8008472:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008476:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800847a:	4290      	cmp	r0, r2
 800847c:	d101      	bne.n	8008482 <strncmp+0x1a>
 800847e:	42a3      	cmp	r3, r4
 8008480:	d101      	bne.n	8008486 <strncmp+0x1e>
 8008482:	1a80      	subs	r0, r0, r2
 8008484:	bd10      	pop	{r4, pc}
 8008486:	2800      	cmp	r0, #0
 8008488:	d1f3      	bne.n	8008472 <strncmp+0xa>
 800848a:	e7fa      	b.n	8008482 <strncmp+0x1a>
 800848c:	4610      	mov	r0, r2
 800848e:	e7f9      	b.n	8008484 <strncmp+0x1c>

08008490 <__ascii_wctomb>:
 8008490:	b149      	cbz	r1, 80084a6 <__ascii_wctomb+0x16>
 8008492:	2aff      	cmp	r2, #255	; 0xff
 8008494:	bf85      	ittet	hi
 8008496:	238a      	movhi	r3, #138	; 0x8a
 8008498:	6003      	strhi	r3, [r0, #0]
 800849a:	700a      	strbls	r2, [r1, #0]
 800849c:	f04f 30ff 	movhi.w	r0, #4294967295
 80084a0:	bf98      	it	ls
 80084a2:	2001      	movls	r0, #1
 80084a4:	4770      	bx	lr
 80084a6:	4608      	mov	r0, r1
 80084a8:	4770      	bx	lr
	...

080084ac <__assert_func>:
 80084ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084ae:	4614      	mov	r4, r2
 80084b0:	461a      	mov	r2, r3
 80084b2:	4b09      	ldr	r3, [pc, #36]	; (80084d8 <__assert_func+0x2c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4605      	mov	r5, r0
 80084b8:	68d8      	ldr	r0, [r3, #12]
 80084ba:	b14c      	cbz	r4, 80084d0 <__assert_func+0x24>
 80084bc:	4b07      	ldr	r3, [pc, #28]	; (80084dc <__assert_func+0x30>)
 80084be:	9100      	str	r1, [sp, #0]
 80084c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084c4:	4906      	ldr	r1, [pc, #24]	; (80084e0 <__assert_func+0x34>)
 80084c6:	462b      	mov	r3, r5
 80084c8:	f000 fe88 	bl	80091dc <fiprintf>
 80084cc:	f001 f934 	bl	8009738 <abort>
 80084d0:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <__assert_func+0x38>)
 80084d2:	461c      	mov	r4, r3
 80084d4:	e7f3      	b.n	80084be <__assert_func+0x12>
 80084d6:	bf00      	nop
 80084d8:	20000018 	.word	0x20000018
 80084dc:	0800a14f 	.word	0x0800a14f
 80084e0:	0800a15c 	.word	0x0800a15c
 80084e4:	0800a18a 	.word	0x0800a18a

080084e8 <quorem>:
 80084e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ec:	6903      	ldr	r3, [r0, #16]
 80084ee:	690c      	ldr	r4, [r1, #16]
 80084f0:	42a3      	cmp	r3, r4
 80084f2:	4607      	mov	r7, r0
 80084f4:	f2c0 8081 	blt.w	80085fa <quorem+0x112>
 80084f8:	3c01      	subs	r4, #1
 80084fa:	f101 0814 	add.w	r8, r1, #20
 80084fe:	f100 0514 	add.w	r5, r0, #20
 8008502:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008506:	9301      	str	r3, [sp, #4]
 8008508:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800850c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008510:	3301      	adds	r3, #1
 8008512:	429a      	cmp	r2, r3
 8008514:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008518:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800851c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008520:	d331      	bcc.n	8008586 <quorem+0x9e>
 8008522:	f04f 0e00 	mov.w	lr, #0
 8008526:	4640      	mov	r0, r8
 8008528:	46ac      	mov	ip, r5
 800852a:	46f2      	mov	sl, lr
 800852c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008530:	b293      	uxth	r3, r2
 8008532:	fb06 e303 	mla	r3, r6, r3, lr
 8008536:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800853a:	b29b      	uxth	r3, r3
 800853c:	ebaa 0303 	sub.w	r3, sl, r3
 8008540:	f8dc a000 	ldr.w	sl, [ip]
 8008544:	0c12      	lsrs	r2, r2, #16
 8008546:	fa13 f38a 	uxtah	r3, r3, sl
 800854a:	fb06 e202 	mla	r2, r6, r2, lr
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	9b00      	ldr	r3, [sp, #0]
 8008552:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008556:	b292      	uxth	r2, r2
 8008558:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800855c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008560:	f8bd 3000 	ldrh.w	r3, [sp]
 8008564:	4581      	cmp	r9, r0
 8008566:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800856a:	f84c 3b04 	str.w	r3, [ip], #4
 800856e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008572:	d2db      	bcs.n	800852c <quorem+0x44>
 8008574:	f855 300b 	ldr.w	r3, [r5, fp]
 8008578:	b92b      	cbnz	r3, 8008586 <quorem+0x9e>
 800857a:	9b01      	ldr	r3, [sp, #4]
 800857c:	3b04      	subs	r3, #4
 800857e:	429d      	cmp	r5, r3
 8008580:	461a      	mov	r2, r3
 8008582:	d32e      	bcc.n	80085e2 <quorem+0xfa>
 8008584:	613c      	str	r4, [r7, #16]
 8008586:	4638      	mov	r0, r7
 8008588:	f7ff f970 	bl	800786c <__mcmp>
 800858c:	2800      	cmp	r0, #0
 800858e:	db24      	blt.n	80085da <quorem+0xf2>
 8008590:	3601      	adds	r6, #1
 8008592:	4628      	mov	r0, r5
 8008594:	f04f 0c00 	mov.w	ip, #0
 8008598:	f858 2b04 	ldr.w	r2, [r8], #4
 800859c:	f8d0 e000 	ldr.w	lr, [r0]
 80085a0:	b293      	uxth	r3, r2
 80085a2:	ebac 0303 	sub.w	r3, ip, r3
 80085a6:	0c12      	lsrs	r2, r2, #16
 80085a8:	fa13 f38e 	uxtah	r3, r3, lr
 80085ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085ba:	45c1      	cmp	r9, r8
 80085bc:	f840 3b04 	str.w	r3, [r0], #4
 80085c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085c4:	d2e8      	bcs.n	8008598 <quorem+0xb0>
 80085c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085ce:	b922      	cbnz	r2, 80085da <quorem+0xf2>
 80085d0:	3b04      	subs	r3, #4
 80085d2:	429d      	cmp	r5, r3
 80085d4:	461a      	mov	r2, r3
 80085d6:	d30a      	bcc.n	80085ee <quorem+0x106>
 80085d8:	613c      	str	r4, [r7, #16]
 80085da:	4630      	mov	r0, r6
 80085dc:	b003      	add	sp, #12
 80085de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e2:	6812      	ldr	r2, [r2, #0]
 80085e4:	3b04      	subs	r3, #4
 80085e6:	2a00      	cmp	r2, #0
 80085e8:	d1cc      	bne.n	8008584 <quorem+0x9c>
 80085ea:	3c01      	subs	r4, #1
 80085ec:	e7c7      	b.n	800857e <quorem+0x96>
 80085ee:	6812      	ldr	r2, [r2, #0]
 80085f0:	3b04      	subs	r3, #4
 80085f2:	2a00      	cmp	r2, #0
 80085f4:	d1f0      	bne.n	80085d8 <quorem+0xf0>
 80085f6:	3c01      	subs	r4, #1
 80085f8:	e7eb      	b.n	80085d2 <quorem+0xea>
 80085fa:	2000      	movs	r0, #0
 80085fc:	e7ee      	b.n	80085dc <quorem+0xf4>
	...

08008600 <_dtoa_r>:
 8008600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008604:	ed2d 8b04 	vpush	{d8-d9}
 8008608:	ec57 6b10 	vmov	r6, r7, d0
 800860c:	b093      	sub	sp, #76	; 0x4c
 800860e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008610:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008614:	9106      	str	r1, [sp, #24]
 8008616:	ee10 aa10 	vmov	sl, s0
 800861a:	4604      	mov	r4, r0
 800861c:	9209      	str	r2, [sp, #36]	; 0x24
 800861e:	930c      	str	r3, [sp, #48]	; 0x30
 8008620:	46bb      	mov	fp, r7
 8008622:	b975      	cbnz	r5, 8008642 <_dtoa_r+0x42>
 8008624:	2010      	movs	r0, #16
 8008626:	f000 fdeb 	bl	8009200 <malloc>
 800862a:	4602      	mov	r2, r0
 800862c:	6260      	str	r0, [r4, #36]	; 0x24
 800862e:	b920      	cbnz	r0, 800863a <_dtoa_r+0x3a>
 8008630:	4ba7      	ldr	r3, [pc, #668]	; (80088d0 <_dtoa_r+0x2d0>)
 8008632:	21ea      	movs	r1, #234	; 0xea
 8008634:	48a7      	ldr	r0, [pc, #668]	; (80088d4 <_dtoa_r+0x2d4>)
 8008636:	f7ff ff39 	bl	80084ac <__assert_func>
 800863a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800863e:	6005      	str	r5, [r0, #0]
 8008640:	60c5      	str	r5, [r0, #12]
 8008642:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008644:	6819      	ldr	r1, [r3, #0]
 8008646:	b151      	cbz	r1, 800865e <_dtoa_r+0x5e>
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	604a      	str	r2, [r1, #4]
 800864c:	2301      	movs	r3, #1
 800864e:	4093      	lsls	r3, r2
 8008650:	608b      	str	r3, [r1, #8]
 8008652:	4620      	mov	r0, r4
 8008654:	f7fe fe7e 	bl	8007354 <_Bfree>
 8008658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800865a:	2200      	movs	r2, #0
 800865c:	601a      	str	r2, [r3, #0]
 800865e:	1e3b      	subs	r3, r7, #0
 8008660:	bfaa      	itet	ge
 8008662:	2300      	movge	r3, #0
 8008664:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008668:	f8c8 3000 	strge.w	r3, [r8]
 800866c:	4b9a      	ldr	r3, [pc, #616]	; (80088d8 <_dtoa_r+0x2d8>)
 800866e:	bfbc      	itt	lt
 8008670:	2201      	movlt	r2, #1
 8008672:	f8c8 2000 	strlt.w	r2, [r8]
 8008676:	ea33 030b 	bics.w	r3, r3, fp
 800867a:	d11b      	bne.n	80086b4 <_dtoa_r+0xb4>
 800867c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800867e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008682:	6013      	str	r3, [r2, #0]
 8008684:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008688:	4333      	orrs	r3, r6
 800868a:	f000 8592 	beq.w	80091b2 <_dtoa_r+0xbb2>
 800868e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008690:	b963      	cbnz	r3, 80086ac <_dtoa_r+0xac>
 8008692:	4b92      	ldr	r3, [pc, #584]	; (80088dc <_dtoa_r+0x2dc>)
 8008694:	e022      	b.n	80086dc <_dtoa_r+0xdc>
 8008696:	4b92      	ldr	r3, [pc, #584]	; (80088e0 <_dtoa_r+0x2e0>)
 8008698:	9301      	str	r3, [sp, #4]
 800869a:	3308      	adds	r3, #8
 800869c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800869e:	6013      	str	r3, [r2, #0]
 80086a0:	9801      	ldr	r0, [sp, #4]
 80086a2:	b013      	add	sp, #76	; 0x4c
 80086a4:	ecbd 8b04 	vpop	{d8-d9}
 80086a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ac:	4b8b      	ldr	r3, [pc, #556]	; (80088dc <_dtoa_r+0x2dc>)
 80086ae:	9301      	str	r3, [sp, #4]
 80086b0:	3303      	adds	r3, #3
 80086b2:	e7f3      	b.n	800869c <_dtoa_r+0x9c>
 80086b4:	2200      	movs	r2, #0
 80086b6:	2300      	movs	r3, #0
 80086b8:	4650      	mov	r0, sl
 80086ba:	4659      	mov	r1, fp
 80086bc:	f7f8 fa04 	bl	8000ac8 <__aeabi_dcmpeq>
 80086c0:	ec4b ab19 	vmov	d9, sl, fp
 80086c4:	4680      	mov	r8, r0
 80086c6:	b158      	cbz	r0, 80086e0 <_dtoa_r+0xe0>
 80086c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086ca:	2301      	movs	r3, #1
 80086cc:	6013      	str	r3, [r2, #0]
 80086ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	f000 856b 	beq.w	80091ac <_dtoa_r+0xbac>
 80086d6:	4883      	ldr	r0, [pc, #524]	; (80088e4 <_dtoa_r+0x2e4>)
 80086d8:	6018      	str	r0, [r3, #0]
 80086da:	1e43      	subs	r3, r0, #1
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	e7df      	b.n	80086a0 <_dtoa_r+0xa0>
 80086e0:	ec4b ab10 	vmov	d0, sl, fp
 80086e4:	aa10      	add	r2, sp, #64	; 0x40
 80086e6:	a911      	add	r1, sp, #68	; 0x44
 80086e8:	4620      	mov	r0, r4
 80086ea:	f7ff f9e1 	bl	8007ab0 <__d2b>
 80086ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80086f2:	ee08 0a10 	vmov	s16, r0
 80086f6:	2d00      	cmp	r5, #0
 80086f8:	f000 8084 	beq.w	8008804 <_dtoa_r+0x204>
 80086fc:	ee19 3a90 	vmov	r3, s19
 8008700:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008704:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008708:	4656      	mov	r6, sl
 800870a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800870e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008712:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008716:	4b74      	ldr	r3, [pc, #464]	; (80088e8 <_dtoa_r+0x2e8>)
 8008718:	2200      	movs	r2, #0
 800871a:	4630      	mov	r0, r6
 800871c:	4639      	mov	r1, r7
 800871e:	f7f7 fdb3 	bl	8000288 <__aeabi_dsub>
 8008722:	a365      	add	r3, pc, #404	; (adr r3, 80088b8 <_dtoa_r+0x2b8>)
 8008724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008728:	f7f7 ff66 	bl	80005f8 <__aeabi_dmul>
 800872c:	a364      	add	r3, pc, #400	; (adr r3, 80088c0 <_dtoa_r+0x2c0>)
 800872e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008732:	f7f7 fdab 	bl	800028c <__adddf3>
 8008736:	4606      	mov	r6, r0
 8008738:	4628      	mov	r0, r5
 800873a:	460f      	mov	r7, r1
 800873c:	f7f7 fef2 	bl	8000524 <__aeabi_i2d>
 8008740:	a361      	add	r3, pc, #388	; (adr r3, 80088c8 <_dtoa_r+0x2c8>)
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	f7f7 ff57 	bl	80005f8 <__aeabi_dmul>
 800874a:	4602      	mov	r2, r0
 800874c:	460b      	mov	r3, r1
 800874e:	4630      	mov	r0, r6
 8008750:	4639      	mov	r1, r7
 8008752:	f7f7 fd9b 	bl	800028c <__adddf3>
 8008756:	4606      	mov	r6, r0
 8008758:	460f      	mov	r7, r1
 800875a:	f7f8 f9e7 	bl	8000b2c <__aeabi_d2iz>
 800875e:	2200      	movs	r2, #0
 8008760:	9000      	str	r0, [sp, #0]
 8008762:	2300      	movs	r3, #0
 8008764:	4630      	mov	r0, r6
 8008766:	4639      	mov	r1, r7
 8008768:	f7f8 f9b8 	bl	8000adc <__aeabi_dcmplt>
 800876c:	b150      	cbz	r0, 8008784 <_dtoa_r+0x184>
 800876e:	9800      	ldr	r0, [sp, #0]
 8008770:	f7f7 fed8 	bl	8000524 <__aeabi_i2d>
 8008774:	4632      	mov	r2, r6
 8008776:	463b      	mov	r3, r7
 8008778:	f7f8 f9a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800877c:	b910      	cbnz	r0, 8008784 <_dtoa_r+0x184>
 800877e:	9b00      	ldr	r3, [sp, #0]
 8008780:	3b01      	subs	r3, #1
 8008782:	9300      	str	r3, [sp, #0]
 8008784:	9b00      	ldr	r3, [sp, #0]
 8008786:	2b16      	cmp	r3, #22
 8008788:	d85a      	bhi.n	8008840 <_dtoa_r+0x240>
 800878a:	9a00      	ldr	r2, [sp, #0]
 800878c:	4b57      	ldr	r3, [pc, #348]	; (80088ec <_dtoa_r+0x2ec>)
 800878e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008796:	ec51 0b19 	vmov	r0, r1, d9
 800879a:	f7f8 f99f 	bl	8000adc <__aeabi_dcmplt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d050      	beq.n	8008844 <_dtoa_r+0x244>
 80087a2:	9b00      	ldr	r3, [sp, #0]
 80087a4:	3b01      	subs	r3, #1
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	2300      	movs	r3, #0
 80087aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087ae:	1b5d      	subs	r5, r3, r5
 80087b0:	1e6b      	subs	r3, r5, #1
 80087b2:	9305      	str	r3, [sp, #20]
 80087b4:	bf45      	ittet	mi
 80087b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80087ba:	9304      	strmi	r3, [sp, #16]
 80087bc:	2300      	movpl	r3, #0
 80087be:	2300      	movmi	r3, #0
 80087c0:	bf4c      	ite	mi
 80087c2:	9305      	strmi	r3, [sp, #20]
 80087c4:	9304      	strpl	r3, [sp, #16]
 80087c6:	9b00      	ldr	r3, [sp, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	db3d      	blt.n	8008848 <_dtoa_r+0x248>
 80087cc:	9b05      	ldr	r3, [sp, #20]
 80087ce:	9a00      	ldr	r2, [sp, #0]
 80087d0:	920a      	str	r2, [sp, #40]	; 0x28
 80087d2:	4413      	add	r3, r2
 80087d4:	9305      	str	r3, [sp, #20]
 80087d6:	2300      	movs	r3, #0
 80087d8:	9307      	str	r3, [sp, #28]
 80087da:	9b06      	ldr	r3, [sp, #24]
 80087dc:	2b09      	cmp	r3, #9
 80087de:	f200 8089 	bhi.w	80088f4 <_dtoa_r+0x2f4>
 80087e2:	2b05      	cmp	r3, #5
 80087e4:	bfc4      	itt	gt
 80087e6:	3b04      	subgt	r3, #4
 80087e8:	9306      	strgt	r3, [sp, #24]
 80087ea:	9b06      	ldr	r3, [sp, #24]
 80087ec:	f1a3 0302 	sub.w	r3, r3, #2
 80087f0:	bfcc      	ite	gt
 80087f2:	2500      	movgt	r5, #0
 80087f4:	2501      	movle	r5, #1
 80087f6:	2b03      	cmp	r3, #3
 80087f8:	f200 8087 	bhi.w	800890a <_dtoa_r+0x30a>
 80087fc:	e8df f003 	tbb	[pc, r3]
 8008800:	59383a2d 	.word	0x59383a2d
 8008804:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008808:	441d      	add	r5, r3
 800880a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800880e:	2b20      	cmp	r3, #32
 8008810:	bfc1      	itttt	gt
 8008812:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008816:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800881a:	fa0b f303 	lslgt.w	r3, fp, r3
 800881e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008822:	bfda      	itte	le
 8008824:	f1c3 0320 	rsble	r3, r3, #32
 8008828:	fa06 f003 	lslle.w	r0, r6, r3
 800882c:	4318      	orrgt	r0, r3
 800882e:	f7f7 fe69 	bl	8000504 <__aeabi_ui2d>
 8008832:	2301      	movs	r3, #1
 8008834:	4606      	mov	r6, r0
 8008836:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800883a:	3d01      	subs	r5, #1
 800883c:	930e      	str	r3, [sp, #56]	; 0x38
 800883e:	e76a      	b.n	8008716 <_dtoa_r+0x116>
 8008840:	2301      	movs	r3, #1
 8008842:	e7b2      	b.n	80087aa <_dtoa_r+0x1aa>
 8008844:	900b      	str	r0, [sp, #44]	; 0x2c
 8008846:	e7b1      	b.n	80087ac <_dtoa_r+0x1ac>
 8008848:	9b04      	ldr	r3, [sp, #16]
 800884a:	9a00      	ldr	r2, [sp, #0]
 800884c:	1a9b      	subs	r3, r3, r2
 800884e:	9304      	str	r3, [sp, #16]
 8008850:	4253      	negs	r3, r2
 8008852:	9307      	str	r3, [sp, #28]
 8008854:	2300      	movs	r3, #0
 8008856:	930a      	str	r3, [sp, #40]	; 0x28
 8008858:	e7bf      	b.n	80087da <_dtoa_r+0x1da>
 800885a:	2300      	movs	r3, #0
 800885c:	9308      	str	r3, [sp, #32]
 800885e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008860:	2b00      	cmp	r3, #0
 8008862:	dc55      	bgt.n	8008910 <_dtoa_r+0x310>
 8008864:	2301      	movs	r3, #1
 8008866:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800886a:	461a      	mov	r2, r3
 800886c:	9209      	str	r2, [sp, #36]	; 0x24
 800886e:	e00c      	b.n	800888a <_dtoa_r+0x28a>
 8008870:	2301      	movs	r3, #1
 8008872:	e7f3      	b.n	800885c <_dtoa_r+0x25c>
 8008874:	2300      	movs	r3, #0
 8008876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008878:	9308      	str	r3, [sp, #32]
 800887a:	9b00      	ldr	r3, [sp, #0]
 800887c:	4413      	add	r3, r2
 800887e:	9302      	str	r3, [sp, #8]
 8008880:	3301      	adds	r3, #1
 8008882:	2b01      	cmp	r3, #1
 8008884:	9303      	str	r3, [sp, #12]
 8008886:	bfb8      	it	lt
 8008888:	2301      	movlt	r3, #1
 800888a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800888c:	2200      	movs	r2, #0
 800888e:	6042      	str	r2, [r0, #4]
 8008890:	2204      	movs	r2, #4
 8008892:	f102 0614 	add.w	r6, r2, #20
 8008896:	429e      	cmp	r6, r3
 8008898:	6841      	ldr	r1, [r0, #4]
 800889a:	d93d      	bls.n	8008918 <_dtoa_r+0x318>
 800889c:	4620      	mov	r0, r4
 800889e:	f7fe fd19 	bl	80072d4 <_Balloc>
 80088a2:	9001      	str	r0, [sp, #4]
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d13b      	bne.n	8008920 <_dtoa_r+0x320>
 80088a8:	4b11      	ldr	r3, [pc, #68]	; (80088f0 <_dtoa_r+0x2f0>)
 80088aa:	4602      	mov	r2, r0
 80088ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80088b0:	e6c0      	b.n	8008634 <_dtoa_r+0x34>
 80088b2:	2301      	movs	r3, #1
 80088b4:	e7df      	b.n	8008876 <_dtoa_r+0x276>
 80088b6:	bf00      	nop
 80088b8:	636f4361 	.word	0x636f4361
 80088bc:	3fd287a7 	.word	0x3fd287a7
 80088c0:	8b60c8b3 	.word	0x8b60c8b3
 80088c4:	3fc68a28 	.word	0x3fc68a28
 80088c8:	509f79fb 	.word	0x509f79fb
 80088cc:	3fd34413 	.word	0x3fd34413
 80088d0:	08009fac 	.word	0x08009fac
 80088d4:	0800a19a 	.word	0x0800a19a
 80088d8:	7ff00000 	.word	0x7ff00000
 80088dc:	0800a194 	.word	0x0800a194
 80088e0:	0800a18b 	.word	0x0800a18b
 80088e4:	0800a199 	.word	0x0800a199
 80088e8:	3ff80000 	.word	0x3ff80000
 80088ec:	0800a048 	.word	0x0800a048
 80088f0:	08009f21 	.word	0x08009f21
 80088f4:	2501      	movs	r5, #1
 80088f6:	2300      	movs	r3, #0
 80088f8:	9306      	str	r3, [sp, #24]
 80088fa:	9508      	str	r5, [sp, #32]
 80088fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008900:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008904:	2200      	movs	r2, #0
 8008906:	2312      	movs	r3, #18
 8008908:	e7b0      	b.n	800886c <_dtoa_r+0x26c>
 800890a:	2301      	movs	r3, #1
 800890c:	9308      	str	r3, [sp, #32]
 800890e:	e7f5      	b.n	80088fc <_dtoa_r+0x2fc>
 8008910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008912:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008916:	e7b8      	b.n	800888a <_dtoa_r+0x28a>
 8008918:	3101      	adds	r1, #1
 800891a:	6041      	str	r1, [r0, #4]
 800891c:	0052      	lsls	r2, r2, #1
 800891e:	e7b8      	b.n	8008892 <_dtoa_r+0x292>
 8008920:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008922:	9a01      	ldr	r2, [sp, #4]
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	9b03      	ldr	r3, [sp, #12]
 8008928:	2b0e      	cmp	r3, #14
 800892a:	f200 809d 	bhi.w	8008a68 <_dtoa_r+0x468>
 800892e:	2d00      	cmp	r5, #0
 8008930:	f000 809a 	beq.w	8008a68 <_dtoa_r+0x468>
 8008934:	9b00      	ldr	r3, [sp, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	dd32      	ble.n	80089a0 <_dtoa_r+0x3a0>
 800893a:	4ab7      	ldr	r2, [pc, #732]	; (8008c18 <_dtoa_r+0x618>)
 800893c:	f003 030f 	and.w	r3, r3, #15
 8008940:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008944:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008948:	9b00      	ldr	r3, [sp, #0]
 800894a:	05d8      	lsls	r0, r3, #23
 800894c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008950:	d516      	bpl.n	8008980 <_dtoa_r+0x380>
 8008952:	4bb2      	ldr	r3, [pc, #712]	; (8008c1c <_dtoa_r+0x61c>)
 8008954:	ec51 0b19 	vmov	r0, r1, d9
 8008958:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800895c:	f7f7 ff76 	bl	800084c <__aeabi_ddiv>
 8008960:	f007 070f 	and.w	r7, r7, #15
 8008964:	4682      	mov	sl, r0
 8008966:	468b      	mov	fp, r1
 8008968:	2503      	movs	r5, #3
 800896a:	4eac      	ldr	r6, [pc, #688]	; (8008c1c <_dtoa_r+0x61c>)
 800896c:	b957      	cbnz	r7, 8008984 <_dtoa_r+0x384>
 800896e:	4642      	mov	r2, r8
 8008970:	464b      	mov	r3, r9
 8008972:	4650      	mov	r0, sl
 8008974:	4659      	mov	r1, fp
 8008976:	f7f7 ff69 	bl	800084c <__aeabi_ddiv>
 800897a:	4682      	mov	sl, r0
 800897c:	468b      	mov	fp, r1
 800897e:	e028      	b.n	80089d2 <_dtoa_r+0x3d2>
 8008980:	2502      	movs	r5, #2
 8008982:	e7f2      	b.n	800896a <_dtoa_r+0x36a>
 8008984:	07f9      	lsls	r1, r7, #31
 8008986:	d508      	bpl.n	800899a <_dtoa_r+0x39a>
 8008988:	4640      	mov	r0, r8
 800898a:	4649      	mov	r1, r9
 800898c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008990:	f7f7 fe32 	bl	80005f8 <__aeabi_dmul>
 8008994:	3501      	adds	r5, #1
 8008996:	4680      	mov	r8, r0
 8008998:	4689      	mov	r9, r1
 800899a:	107f      	asrs	r7, r7, #1
 800899c:	3608      	adds	r6, #8
 800899e:	e7e5      	b.n	800896c <_dtoa_r+0x36c>
 80089a0:	f000 809b 	beq.w	8008ada <_dtoa_r+0x4da>
 80089a4:	9b00      	ldr	r3, [sp, #0]
 80089a6:	4f9d      	ldr	r7, [pc, #628]	; (8008c1c <_dtoa_r+0x61c>)
 80089a8:	425e      	negs	r6, r3
 80089aa:	4b9b      	ldr	r3, [pc, #620]	; (8008c18 <_dtoa_r+0x618>)
 80089ac:	f006 020f 	and.w	r2, r6, #15
 80089b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b8:	ec51 0b19 	vmov	r0, r1, d9
 80089bc:	f7f7 fe1c 	bl	80005f8 <__aeabi_dmul>
 80089c0:	1136      	asrs	r6, r6, #4
 80089c2:	4682      	mov	sl, r0
 80089c4:	468b      	mov	fp, r1
 80089c6:	2300      	movs	r3, #0
 80089c8:	2502      	movs	r5, #2
 80089ca:	2e00      	cmp	r6, #0
 80089cc:	d17a      	bne.n	8008ac4 <_dtoa_r+0x4c4>
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1d3      	bne.n	800897a <_dtoa_r+0x37a>
 80089d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8082 	beq.w	8008ade <_dtoa_r+0x4de>
 80089da:	4b91      	ldr	r3, [pc, #580]	; (8008c20 <_dtoa_r+0x620>)
 80089dc:	2200      	movs	r2, #0
 80089de:	4650      	mov	r0, sl
 80089e0:	4659      	mov	r1, fp
 80089e2:	f7f8 f87b 	bl	8000adc <__aeabi_dcmplt>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d079      	beq.n	8008ade <_dtoa_r+0x4de>
 80089ea:	9b03      	ldr	r3, [sp, #12]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d076      	beq.n	8008ade <_dtoa_r+0x4de>
 80089f0:	9b02      	ldr	r3, [sp, #8]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	dd36      	ble.n	8008a64 <_dtoa_r+0x464>
 80089f6:	9b00      	ldr	r3, [sp, #0]
 80089f8:	4650      	mov	r0, sl
 80089fa:	4659      	mov	r1, fp
 80089fc:	1e5f      	subs	r7, r3, #1
 80089fe:	2200      	movs	r2, #0
 8008a00:	4b88      	ldr	r3, [pc, #544]	; (8008c24 <_dtoa_r+0x624>)
 8008a02:	f7f7 fdf9 	bl	80005f8 <__aeabi_dmul>
 8008a06:	9e02      	ldr	r6, [sp, #8]
 8008a08:	4682      	mov	sl, r0
 8008a0a:	468b      	mov	fp, r1
 8008a0c:	3501      	adds	r5, #1
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f7f7 fd88 	bl	8000524 <__aeabi_i2d>
 8008a14:	4652      	mov	r2, sl
 8008a16:	465b      	mov	r3, fp
 8008a18:	f7f7 fdee 	bl	80005f8 <__aeabi_dmul>
 8008a1c:	4b82      	ldr	r3, [pc, #520]	; (8008c28 <_dtoa_r+0x628>)
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f7f7 fc34 	bl	800028c <__adddf3>
 8008a24:	46d0      	mov	r8, sl
 8008a26:	46d9      	mov	r9, fp
 8008a28:	4682      	mov	sl, r0
 8008a2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008a2e:	2e00      	cmp	r6, #0
 8008a30:	d158      	bne.n	8008ae4 <_dtoa_r+0x4e4>
 8008a32:	4b7e      	ldr	r3, [pc, #504]	; (8008c2c <_dtoa_r+0x62c>)
 8008a34:	2200      	movs	r2, #0
 8008a36:	4640      	mov	r0, r8
 8008a38:	4649      	mov	r1, r9
 8008a3a:	f7f7 fc25 	bl	8000288 <__aeabi_dsub>
 8008a3e:	4652      	mov	r2, sl
 8008a40:	465b      	mov	r3, fp
 8008a42:	4680      	mov	r8, r0
 8008a44:	4689      	mov	r9, r1
 8008a46:	f7f8 f867 	bl	8000b18 <__aeabi_dcmpgt>
 8008a4a:	2800      	cmp	r0, #0
 8008a4c:	f040 8295 	bne.w	8008f7a <_dtoa_r+0x97a>
 8008a50:	4652      	mov	r2, sl
 8008a52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a56:	4640      	mov	r0, r8
 8008a58:	4649      	mov	r1, r9
 8008a5a:	f7f8 f83f 	bl	8000adc <__aeabi_dcmplt>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	f040 8289 	bne.w	8008f76 <_dtoa_r+0x976>
 8008a64:	ec5b ab19 	vmov	sl, fp, d9
 8008a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f2c0 8148 	blt.w	8008d00 <_dtoa_r+0x700>
 8008a70:	9a00      	ldr	r2, [sp, #0]
 8008a72:	2a0e      	cmp	r2, #14
 8008a74:	f300 8144 	bgt.w	8008d00 <_dtoa_r+0x700>
 8008a78:	4b67      	ldr	r3, [pc, #412]	; (8008c18 <_dtoa_r+0x618>)
 8008a7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f280 80d5 	bge.w	8008c34 <_dtoa_r+0x634>
 8008a8a:	9b03      	ldr	r3, [sp, #12]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f300 80d1 	bgt.w	8008c34 <_dtoa_r+0x634>
 8008a92:	f040 826f 	bne.w	8008f74 <_dtoa_r+0x974>
 8008a96:	4b65      	ldr	r3, [pc, #404]	; (8008c2c <_dtoa_r+0x62c>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	4640      	mov	r0, r8
 8008a9c:	4649      	mov	r1, r9
 8008a9e:	f7f7 fdab 	bl	80005f8 <__aeabi_dmul>
 8008aa2:	4652      	mov	r2, sl
 8008aa4:	465b      	mov	r3, fp
 8008aa6:	f7f8 f82d 	bl	8000b04 <__aeabi_dcmpge>
 8008aaa:	9e03      	ldr	r6, [sp, #12]
 8008aac:	4637      	mov	r7, r6
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	f040 8245 	bne.w	8008f3e <_dtoa_r+0x93e>
 8008ab4:	9d01      	ldr	r5, [sp, #4]
 8008ab6:	2331      	movs	r3, #49	; 0x31
 8008ab8:	f805 3b01 	strb.w	r3, [r5], #1
 8008abc:	9b00      	ldr	r3, [sp, #0]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	e240      	b.n	8008f46 <_dtoa_r+0x946>
 8008ac4:	07f2      	lsls	r2, r6, #31
 8008ac6:	d505      	bpl.n	8008ad4 <_dtoa_r+0x4d4>
 8008ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008acc:	f7f7 fd94 	bl	80005f8 <__aeabi_dmul>
 8008ad0:	3501      	adds	r5, #1
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	1076      	asrs	r6, r6, #1
 8008ad6:	3708      	adds	r7, #8
 8008ad8:	e777      	b.n	80089ca <_dtoa_r+0x3ca>
 8008ada:	2502      	movs	r5, #2
 8008adc:	e779      	b.n	80089d2 <_dtoa_r+0x3d2>
 8008ade:	9f00      	ldr	r7, [sp, #0]
 8008ae0:	9e03      	ldr	r6, [sp, #12]
 8008ae2:	e794      	b.n	8008a0e <_dtoa_r+0x40e>
 8008ae4:	9901      	ldr	r1, [sp, #4]
 8008ae6:	4b4c      	ldr	r3, [pc, #304]	; (8008c18 <_dtoa_r+0x618>)
 8008ae8:	4431      	add	r1, r6
 8008aea:	910d      	str	r1, [sp, #52]	; 0x34
 8008aec:	9908      	ldr	r1, [sp, #32]
 8008aee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008af2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008af6:	2900      	cmp	r1, #0
 8008af8:	d043      	beq.n	8008b82 <_dtoa_r+0x582>
 8008afa:	494d      	ldr	r1, [pc, #308]	; (8008c30 <_dtoa_r+0x630>)
 8008afc:	2000      	movs	r0, #0
 8008afe:	f7f7 fea5 	bl	800084c <__aeabi_ddiv>
 8008b02:	4652      	mov	r2, sl
 8008b04:	465b      	mov	r3, fp
 8008b06:	f7f7 fbbf 	bl	8000288 <__aeabi_dsub>
 8008b0a:	9d01      	ldr	r5, [sp, #4]
 8008b0c:	4682      	mov	sl, r0
 8008b0e:	468b      	mov	fp, r1
 8008b10:	4649      	mov	r1, r9
 8008b12:	4640      	mov	r0, r8
 8008b14:	f7f8 f80a 	bl	8000b2c <__aeabi_d2iz>
 8008b18:	4606      	mov	r6, r0
 8008b1a:	f7f7 fd03 	bl	8000524 <__aeabi_i2d>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	460b      	mov	r3, r1
 8008b22:	4640      	mov	r0, r8
 8008b24:	4649      	mov	r1, r9
 8008b26:	f7f7 fbaf 	bl	8000288 <__aeabi_dsub>
 8008b2a:	3630      	adds	r6, #48	; 0x30
 8008b2c:	f805 6b01 	strb.w	r6, [r5], #1
 8008b30:	4652      	mov	r2, sl
 8008b32:	465b      	mov	r3, fp
 8008b34:	4680      	mov	r8, r0
 8008b36:	4689      	mov	r9, r1
 8008b38:	f7f7 ffd0 	bl	8000adc <__aeabi_dcmplt>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d163      	bne.n	8008c08 <_dtoa_r+0x608>
 8008b40:	4642      	mov	r2, r8
 8008b42:	464b      	mov	r3, r9
 8008b44:	4936      	ldr	r1, [pc, #216]	; (8008c20 <_dtoa_r+0x620>)
 8008b46:	2000      	movs	r0, #0
 8008b48:	f7f7 fb9e 	bl	8000288 <__aeabi_dsub>
 8008b4c:	4652      	mov	r2, sl
 8008b4e:	465b      	mov	r3, fp
 8008b50:	f7f7 ffc4 	bl	8000adc <__aeabi_dcmplt>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	f040 80b5 	bne.w	8008cc4 <_dtoa_r+0x6c4>
 8008b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b5c:	429d      	cmp	r5, r3
 8008b5e:	d081      	beq.n	8008a64 <_dtoa_r+0x464>
 8008b60:	4b30      	ldr	r3, [pc, #192]	; (8008c24 <_dtoa_r+0x624>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	4650      	mov	r0, sl
 8008b66:	4659      	mov	r1, fp
 8008b68:	f7f7 fd46 	bl	80005f8 <__aeabi_dmul>
 8008b6c:	4b2d      	ldr	r3, [pc, #180]	; (8008c24 <_dtoa_r+0x624>)
 8008b6e:	4682      	mov	sl, r0
 8008b70:	468b      	mov	fp, r1
 8008b72:	4640      	mov	r0, r8
 8008b74:	4649      	mov	r1, r9
 8008b76:	2200      	movs	r2, #0
 8008b78:	f7f7 fd3e 	bl	80005f8 <__aeabi_dmul>
 8008b7c:	4680      	mov	r8, r0
 8008b7e:	4689      	mov	r9, r1
 8008b80:	e7c6      	b.n	8008b10 <_dtoa_r+0x510>
 8008b82:	4650      	mov	r0, sl
 8008b84:	4659      	mov	r1, fp
 8008b86:	f7f7 fd37 	bl	80005f8 <__aeabi_dmul>
 8008b8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b8c:	9d01      	ldr	r5, [sp, #4]
 8008b8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b90:	4682      	mov	sl, r0
 8008b92:	468b      	mov	fp, r1
 8008b94:	4649      	mov	r1, r9
 8008b96:	4640      	mov	r0, r8
 8008b98:	f7f7 ffc8 	bl	8000b2c <__aeabi_d2iz>
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	f7f7 fcc1 	bl	8000524 <__aeabi_i2d>
 8008ba2:	3630      	adds	r6, #48	; 0x30
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	4640      	mov	r0, r8
 8008baa:	4649      	mov	r1, r9
 8008bac:	f7f7 fb6c 	bl	8000288 <__aeabi_dsub>
 8008bb0:	f805 6b01 	strb.w	r6, [r5], #1
 8008bb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb6:	429d      	cmp	r5, r3
 8008bb8:	4680      	mov	r8, r0
 8008bba:	4689      	mov	r9, r1
 8008bbc:	f04f 0200 	mov.w	r2, #0
 8008bc0:	d124      	bne.n	8008c0c <_dtoa_r+0x60c>
 8008bc2:	4b1b      	ldr	r3, [pc, #108]	; (8008c30 <_dtoa_r+0x630>)
 8008bc4:	4650      	mov	r0, sl
 8008bc6:	4659      	mov	r1, fp
 8008bc8:	f7f7 fb60 	bl	800028c <__adddf3>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	4640      	mov	r0, r8
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	f7f7 ffa0 	bl	8000b18 <__aeabi_dcmpgt>
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	d173      	bne.n	8008cc4 <_dtoa_r+0x6c4>
 8008bdc:	4652      	mov	r2, sl
 8008bde:	465b      	mov	r3, fp
 8008be0:	4913      	ldr	r1, [pc, #76]	; (8008c30 <_dtoa_r+0x630>)
 8008be2:	2000      	movs	r0, #0
 8008be4:	f7f7 fb50 	bl	8000288 <__aeabi_dsub>
 8008be8:	4602      	mov	r2, r0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4640      	mov	r0, r8
 8008bee:	4649      	mov	r1, r9
 8008bf0:	f7f7 ff74 	bl	8000adc <__aeabi_dcmplt>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	f43f af35 	beq.w	8008a64 <_dtoa_r+0x464>
 8008bfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bfc:	1e6b      	subs	r3, r5, #1
 8008bfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c04:	2b30      	cmp	r3, #48	; 0x30
 8008c06:	d0f8      	beq.n	8008bfa <_dtoa_r+0x5fa>
 8008c08:	9700      	str	r7, [sp, #0]
 8008c0a:	e049      	b.n	8008ca0 <_dtoa_r+0x6a0>
 8008c0c:	4b05      	ldr	r3, [pc, #20]	; (8008c24 <_dtoa_r+0x624>)
 8008c0e:	f7f7 fcf3 	bl	80005f8 <__aeabi_dmul>
 8008c12:	4680      	mov	r8, r0
 8008c14:	4689      	mov	r9, r1
 8008c16:	e7bd      	b.n	8008b94 <_dtoa_r+0x594>
 8008c18:	0800a048 	.word	0x0800a048
 8008c1c:	0800a020 	.word	0x0800a020
 8008c20:	3ff00000 	.word	0x3ff00000
 8008c24:	40240000 	.word	0x40240000
 8008c28:	401c0000 	.word	0x401c0000
 8008c2c:	40140000 	.word	0x40140000
 8008c30:	3fe00000 	.word	0x3fe00000
 8008c34:	9d01      	ldr	r5, [sp, #4]
 8008c36:	4656      	mov	r6, sl
 8008c38:	465f      	mov	r7, fp
 8008c3a:	4642      	mov	r2, r8
 8008c3c:	464b      	mov	r3, r9
 8008c3e:	4630      	mov	r0, r6
 8008c40:	4639      	mov	r1, r7
 8008c42:	f7f7 fe03 	bl	800084c <__aeabi_ddiv>
 8008c46:	f7f7 ff71 	bl	8000b2c <__aeabi_d2iz>
 8008c4a:	4682      	mov	sl, r0
 8008c4c:	f7f7 fc6a 	bl	8000524 <__aeabi_i2d>
 8008c50:	4642      	mov	r2, r8
 8008c52:	464b      	mov	r3, r9
 8008c54:	f7f7 fcd0 	bl	80005f8 <__aeabi_dmul>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4630      	mov	r0, r6
 8008c5e:	4639      	mov	r1, r7
 8008c60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008c64:	f7f7 fb10 	bl	8000288 <__aeabi_dsub>
 8008c68:	f805 6b01 	strb.w	r6, [r5], #1
 8008c6c:	9e01      	ldr	r6, [sp, #4]
 8008c6e:	9f03      	ldr	r7, [sp, #12]
 8008c70:	1bae      	subs	r6, r5, r6
 8008c72:	42b7      	cmp	r7, r6
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	d135      	bne.n	8008ce6 <_dtoa_r+0x6e6>
 8008c7a:	f7f7 fb07 	bl	800028c <__adddf3>
 8008c7e:	4642      	mov	r2, r8
 8008c80:	464b      	mov	r3, r9
 8008c82:	4606      	mov	r6, r0
 8008c84:	460f      	mov	r7, r1
 8008c86:	f7f7 ff47 	bl	8000b18 <__aeabi_dcmpgt>
 8008c8a:	b9d0      	cbnz	r0, 8008cc2 <_dtoa_r+0x6c2>
 8008c8c:	4642      	mov	r2, r8
 8008c8e:	464b      	mov	r3, r9
 8008c90:	4630      	mov	r0, r6
 8008c92:	4639      	mov	r1, r7
 8008c94:	f7f7 ff18 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c98:	b110      	cbz	r0, 8008ca0 <_dtoa_r+0x6a0>
 8008c9a:	f01a 0f01 	tst.w	sl, #1
 8008c9e:	d110      	bne.n	8008cc2 <_dtoa_r+0x6c2>
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	ee18 1a10 	vmov	r1, s16
 8008ca6:	f7fe fb55 	bl	8007354 <_Bfree>
 8008caa:	2300      	movs	r3, #0
 8008cac:	9800      	ldr	r0, [sp, #0]
 8008cae:	702b      	strb	r3, [r5, #0]
 8008cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cb2:	3001      	adds	r0, #1
 8008cb4:	6018      	str	r0, [r3, #0]
 8008cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f43f acf1 	beq.w	80086a0 <_dtoa_r+0xa0>
 8008cbe:	601d      	str	r5, [r3, #0]
 8008cc0:	e4ee      	b.n	80086a0 <_dtoa_r+0xa0>
 8008cc2:	9f00      	ldr	r7, [sp, #0]
 8008cc4:	462b      	mov	r3, r5
 8008cc6:	461d      	mov	r5, r3
 8008cc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ccc:	2a39      	cmp	r2, #57	; 0x39
 8008cce:	d106      	bne.n	8008cde <_dtoa_r+0x6de>
 8008cd0:	9a01      	ldr	r2, [sp, #4]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d1f7      	bne.n	8008cc6 <_dtoa_r+0x6c6>
 8008cd6:	9901      	ldr	r1, [sp, #4]
 8008cd8:	2230      	movs	r2, #48	; 0x30
 8008cda:	3701      	adds	r7, #1
 8008cdc:	700a      	strb	r2, [r1, #0]
 8008cde:	781a      	ldrb	r2, [r3, #0]
 8008ce0:	3201      	adds	r2, #1
 8008ce2:	701a      	strb	r2, [r3, #0]
 8008ce4:	e790      	b.n	8008c08 <_dtoa_r+0x608>
 8008ce6:	4ba6      	ldr	r3, [pc, #664]	; (8008f80 <_dtoa_r+0x980>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f7f7 fc85 	bl	80005f8 <__aeabi_dmul>
 8008cee:	2200      	movs	r2, #0
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	460f      	mov	r7, r1
 8008cf6:	f7f7 fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d09d      	beq.n	8008c3a <_dtoa_r+0x63a>
 8008cfe:	e7cf      	b.n	8008ca0 <_dtoa_r+0x6a0>
 8008d00:	9a08      	ldr	r2, [sp, #32]
 8008d02:	2a00      	cmp	r2, #0
 8008d04:	f000 80d7 	beq.w	8008eb6 <_dtoa_r+0x8b6>
 8008d08:	9a06      	ldr	r2, [sp, #24]
 8008d0a:	2a01      	cmp	r2, #1
 8008d0c:	f300 80ba 	bgt.w	8008e84 <_dtoa_r+0x884>
 8008d10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d12:	2a00      	cmp	r2, #0
 8008d14:	f000 80b2 	beq.w	8008e7c <_dtoa_r+0x87c>
 8008d18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d1c:	9e07      	ldr	r6, [sp, #28]
 8008d1e:	9d04      	ldr	r5, [sp, #16]
 8008d20:	9a04      	ldr	r2, [sp, #16]
 8008d22:	441a      	add	r2, r3
 8008d24:	9204      	str	r2, [sp, #16]
 8008d26:	9a05      	ldr	r2, [sp, #20]
 8008d28:	2101      	movs	r1, #1
 8008d2a:	441a      	add	r2, r3
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	9205      	str	r2, [sp, #20]
 8008d30:	f7fe fc12 	bl	8007558 <__i2b>
 8008d34:	4607      	mov	r7, r0
 8008d36:	2d00      	cmp	r5, #0
 8008d38:	dd0c      	ble.n	8008d54 <_dtoa_r+0x754>
 8008d3a:	9b05      	ldr	r3, [sp, #20]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	dd09      	ble.n	8008d54 <_dtoa_r+0x754>
 8008d40:	42ab      	cmp	r3, r5
 8008d42:	9a04      	ldr	r2, [sp, #16]
 8008d44:	bfa8      	it	ge
 8008d46:	462b      	movge	r3, r5
 8008d48:	1ad2      	subs	r2, r2, r3
 8008d4a:	9204      	str	r2, [sp, #16]
 8008d4c:	9a05      	ldr	r2, [sp, #20]
 8008d4e:	1aed      	subs	r5, r5, r3
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	9305      	str	r3, [sp, #20]
 8008d54:	9b07      	ldr	r3, [sp, #28]
 8008d56:	b31b      	cbz	r3, 8008da0 <_dtoa_r+0x7a0>
 8008d58:	9b08      	ldr	r3, [sp, #32]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 80af 	beq.w	8008ebe <_dtoa_r+0x8be>
 8008d60:	2e00      	cmp	r6, #0
 8008d62:	dd13      	ble.n	8008d8c <_dtoa_r+0x78c>
 8008d64:	4639      	mov	r1, r7
 8008d66:	4632      	mov	r2, r6
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f7fe fcb5 	bl	80076d8 <__pow5mult>
 8008d6e:	ee18 2a10 	vmov	r2, s16
 8008d72:	4601      	mov	r1, r0
 8008d74:	4607      	mov	r7, r0
 8008d76:	4620      	mov	r0, r4
 8008d78:	f7fe fc04 	bl	8007584 <__multiply>
 8008d7c:	ee18 1a10 	vmov	r1, s16
 8008d80:	4680      	mov	r8, r0
 8008d82:	4620      	mov	r0, r4
 8008d84:	f7fe fae6 	bl	8007354 <_Bfree>
 8008d88:	ee08 8a10 	vmov	s16, r8
 8008d8c:	9b07      	ldr	r3, [sp, #28]
 8008d8e:	1b9a      	subs	r2, r3, r6
 8008d90:	d006      	beq.n	8008da0 <_dtoa_r+0x7a0>
 8008d92:	ee18 1a10 	vmov	r1, s16
 8008d96:	4620      	mov	r0, r4
 8008d98:	f7fe fc9e 	bl	80076d8 <__pow5mult>
 8008d9c:	ee08 0a10 	vmov	s16, r0
 8008da0:	2101      	movs	r1, #1
 8008da2:	4620      	mov	r0, r4
 8008da4:	f7fe fbd8 	bl	8007558 <__i2b>
 8008da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	4606      	mov	r6, r0
 8008dae:	f340 8088 	ble.w	8008ec2 <_dtoa_r+0x8c2>
 8008db2:	461a      	mov	r2, r3
 8008db4:	4601      	mov	r1, r0
 8008db6:	4620      	mov	r0, r4
 8008db8:	f7fe fc8e 	bl	80076d8 <__pow5mult>
 8008dbc:	9b06      	ldr	r3, [sp, #24]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	f340 8081 	ble.w	8008ec8 <_dtoa_r+0x8c8>
 8008dc6:	f04f 0800 	mov.w	r8, #0
 8008dca:	6933      	ldr	r3, [r6, #16]
 8008dcc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008dd0:	6918      	ldr	r0, [r3, #16]
 8008dd2:	f7fe fb71 	bl	80074b8 <__hi0bits>
 8008dd6:	f1c0 0020 	rsb	r0, r0, #32
 8008dda:	9b05      	ldr	r3, [sp, #20]
 8008ddc:	4418      	add	r0, r3
 8008dde:	f010 001f 	ands.w	r0, r0, #31
 8008de2:	f000 8092 	beq.w	8008f0a <_dtoa_r+0x90a>
 8008de6:	f1c0 0320 	rsb	r3, r0, #32
 8008dea:	2b04      	cmp	r3, #4
 8008dec:	f340 808a 	ble.w	8008f04 <_dtoa_r+0x904>
 8008df0:	f1c0 001c 	rsb	r0, r0, #28
 8008df4:	9b04      	ldr	r3, [sp, #16]
 8008df6:	4403      	add	r3, r0
 8008df8:	9304      	str	r3, [sp, #16]
 8008dfa:	9b05      	ldr	r3, [sp, #20]
 8008dfc:	4403      	add	r3, r0
 8008dfe:	4405      	add	r5, r0
 8008e00:	9305      	str	r3, [sp, #20]
 8008e02:	9b04      	ldr	r3, [sp, #16]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	dd07      	ble.n	8008e18 <_dtoa_r+0x818>
 8008e08:	ee18 1a10 	vmov	r1, s16
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f7fe fcbc 	bl	800778c <__lshift>
 8008e14:	ee08 0a10 	vmov	s16, r0
 8008e18:	9b05      	ldr	r3, [sp, #20]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	dd05      	ble.n	8008e2a <_dtoa_r+0x82a>
 8008e1e:	4631      	mov	r1, r6
 8008e20:	461a      	mov	r2, r3
 8008e22:	4620      	mov	r0, r4
 8008e24:	f7fe fcb2 	bl	800778c <__lshift>
 8008e28:	4606      	mov	r6, r0
 8008e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d06e      	beq.n	8008f0e <_dtoa_r+0x90e>
 8008e30:	ee18 0a10 	vmov	r0, s16
 8008e34:	4631      	mov	r1, r6
 8008e36:	f7fe fd19 	bl	800786c <__mcmp>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	da67      	bge.n	8008f0e <_dtoa_r+0x90e>
 8008e3e:	9b00      	ldr	r3, [sp, #0]
 8008e40:	3b01      	subs	r3, #1
 8008e42:	ee18 1a10 	vmov	r1, s16
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	220a      	movs	r2, #10
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	4620      	mov	r0, r4
 8008e4e:	f7fe faa3 	bl	8007398 <__multadd>
 8008e52:	9b08      	ldr	r3, [sp, #32]
 8008e54:	ee08 0a10 	vmov	s16, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	f000 81b1 	beq.w	80091c0 <_dtoa_r+0xbc0>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	4639      	mov	r1, r7
 8008e62:	220a      	movs	r2, #10
 8008e64:	4620      	mov	r0, r4
 8008e66:	f7fe fa97 	bl	8007398 <__multadd>
 8008e6a:	9b02      	ldr	r3, [sp, #8]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	4607      	mov	r7, r0
 8008e70:	f300 808e 	bgt.w	8008f90 <_dtoa_r+0x990>
 8008e74:	9b06      	ldr	r3, [sp, #24]
 8008e76:	2b02      	cmp	r3, #2
 8008e78:	dc51      	bgt.n	8008f1e <_dtoa_r+0x91e>
 8008e7a:	e089      	b.n	8008f90 <_dtoa_r+0x990>
 8008e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e82:	e74b      	b.n	8008d1c <_dtoa_r+0x71c>
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	1e5e      	subs	r6, r3, #1
 8008e88:	9b07      	ldr	r3, [sp, #28]
 8008e8a:	42b3      	cmp	r3, r6
 8008e8c:	bfbf      	itttt	lt
 8008e8e:	9b07      	ldrlt	r3, [sp, #28]
 8008e90:	9607      	strlt	r6, [sp, #28]
 8008e92:	1af2      	sublt	r2, r6, r3
 8008e94:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008e96:	bfb6      	itet	lt
 8008e98:	189b      	addlt	r3, r3, r2
 8008e9a:	1b9e      	subge	r6, r3, r6
 8008e9c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008e9e:	9b03      	ldr	r3, [sp, #12]
 8008ea0:	bfb8      	it	lt
 8008ea2:	2600      	movlt	r6, #0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	bfb7      	itett	lt
 8008ea8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008eac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008eb0:	1a9d      	sublt	r5, r3, r2
 8008eb2:	2300      	movlt	r3, #0
 8008eb4:	e734      	b.n	8008d20 <_dtoa_r+0x720>
 8008eb6:	9e07      	ldr	r6, [sp, #28]
 8008eb8:	9d04      	ldr	r5, [sp, #16]
 8008eba:	9f08      	ldr	r7, [sp, #32]
 8008ebc:	e73b      	b.n	8008d36 <_dtoa_r+0x736>
 8008ebe:	9a07      	ldr	r2, [sp, #28]
 8008ec0:	e767      	b.n	8008d92 <_dtoa_r+0x792>
 8008ec2:	9b06      	ldr	r3, [sp, #24]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	dc18      	bgt.n	8008efa <_dtoa_r+0x8fa>
 8008ec8:	f1ba 0f00 	cmp.w	sl, #0
 8008ecc:	d115      	bne.n	8008efa <_dtoa_r+0x8fa>
 8008ece:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ed2:	b993      	cbnz	r3, 8008efa <_dtoa_r+0x8fa>
 8008ed4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ed8:	0d1b      	lsrs	r3, r3, #20
 8008eda:	051b      	lsls	r3, r3, #20
 8008edc:	b183      	cbz	r3, 8008f00 <_dtoa_r+0x900>
 8008ede:	9b04      	ldr	r3, [sp, #16]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	9304      	str	r3, [sp, #16]
 8008ee4:	9b05      	ldr	r3, [sp, #20]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	9305      	str	r3, [sp, #20]
 8008eea:	f04f 0801 	mov.w	r8, #1
 8008eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f47f af6a 	bne.w	8008dca <_dtoa_r+0x7ca>
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	e76f      	b.n	8008dda <_dtoa_r+0x7da>
 8008efa:	f04f 0800 	mov.w	r8, #0
 8008efe:	e7f6      	b.n	8008eee <_dtoa_r+0x8ee>
 8008f00:	4698      	mov	r8, r3
 8008f02:	e7f4      	b.n	8008eee <_dtoa_r+0x8ee>
 8008f04:	f43f af7d 	beq.w	8008e02 <_dtoa_r+0x802>
 8008f08:	4618      	mov	r0, r3
 8008f0a:	301c      	adds	r0, #28
 8008f0c:	e772      	b.n	8008df4 <_dtoa_r+0x7f4>
 8008f0e:	9b03      	ldr	r3, [sp, #12]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	dc37      	bgt.n	8008f84 <_dtoa_r+0x984>
 8008f14:	9b06      	ldr	r3, [sp, #24]
 8008f16:	2b02      	cmp	r3, #2
 8008f18:	dd34      	ble.n	8008f84 <_dtoa_r+0x984>
 8008f1a:	9b03      	ldr	r3, [sp, #12]
 8008f1c:	9302      	str	r3, [sp, #8]
 8008f1e:	9b02      	ldr	r3, [sp, #8]
 8008f20:	b96b      	cbnz	r3, 8008f3e <_dtoa_r+0x93e>
 8008f22:	4631      	mov	r1, r6
 8008f24:	2205      	movs	r2, #5
 8008f26:	4620      	mov	r0, r4
 8008f28:	f7fe fa36 	bl	8007398 <__multadd>
 8008f2c:	4601      	mov	r1, r0
 8008f2e:	4606      	mov	r6, r0
 8008f30:	ee18 0a10 	vmov	r0, s16
 8008f34:	f7fe fc9a 	bl	800786c <__mcmp>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	f73f adbb 	bgt.w	8008ab4 <_dtoa_r+0x4b4>
 8008f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f40:	9d01      	ldr	r5, [sp, #4]
 8008f42:	43db      	mvns	r3, r3
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	f04f 0800 	mov.w	r8, #0
 8008f4a:	4631      	mov	r1, r6
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f7fe fa01 	bl	8007354 <_Bfree>
 8008f52:	2f00      	cmp	r7, #0
 8008f54:	f43f aea4 	beq.w	8008ca0 <_dtoa_r+0x6a0>
 8008f58:	f1b8 0f00 	cmp.w	r8, #0
 8008f5c:	d005      	beq.n	8008f6a <_dtoa_r+0x96a>
 8008f5e:	45b8      	cmp	r8, r7
 8008f60:	d003      	beq.n	8008f6a <_dtoa_r+0x96a>
 8008f62:	4641      	mov	r1, r8
 8008f64:	4620      	mov	r0, r4
 8008f66:	f7fe f9f5 	bl	8007354 <_Bfree>
 8008f6a:	4639      	mov	r1, r7
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f7fe f9f1 	bl	8007354 <_Bfree>
 8008f72:	e695      	b.n	8008ca0 <_dtoa_r+0x6a0>
 8008f74:	2600      	movs	r6, #0
 8008f76:	4637      	mov	r7, r6
 8008f78:	e7e1      	b.n	8008f3e <_dtoa_r+0x93e>
 8008f7a:	9700      	str	r7, [sp, #0]
 8008f7c:	4637      	mov	r7, r6
 8008f7e:	e599      	b.n	8008ab4 <_dtoa_r+0x4b4>
 8008f80:	40240000 	.word	0x40240000
 8008f84:	9b08      	ldr	r3, [sp, #32]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f000 80ca 	beq.w	8009120 <_dtoa_r+0xb20>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	9302      	str	r3, [sp, #8]
 8008f90:	2d00      	cmp	r5, #0
 8008f92:	dd05      	ble.n	8008fa0 <_dtoa_r+0x9a0>
 8008f94:	4639      	mov	r1, r7
 8008f96:	462a      	mov	r2, r5
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f7fe fbf7 	bl	800778c <__lshift>
 8008f9e:	4607      	mov	r7, r0
 8008fa0:	f1b8 0f00 	cmp.w	r8, #0
 8008fa4:	d05b      	beq.n	800905e <_dtoa_r+0xa5e>
 8008fa6:	6879      	ldr	r1, [r7, #4]
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f7fe f993 	bl	80072d4 <_Balloc>
 8008fae:	4605      	mov	r5, r0
 8008fb0:	b928      	cbnz	r0, 8008fbe <_dtoa_r+0x9be>
 8008fb2:	4b87      	ldr	r3, [pc, #540]	; (80091d0 <_dtoa_r+0xbd0>)
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008fba:	f7ff bb3b 	b.w	8008634 <_dtoa_r+0x34>
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	3202      	adds	r2, #2
 8008fc2:	0092      	lsls	r2, r2, #2
 8008fc4:	f107 010c 	add.w	r1, r7, #12
 8008fc8:	300c      	adds	r0, #12
 8008fca:	f7fc fdb5 	bl	8005b38 <memcpy>
 8008fce:	2201      	movs	r2, #1
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f7fe fbda 	bl	800778c <__lshift>
 8008fd8:	9b01      	ldr	r3, [sp, #4]
 8008fda:	f103 0901 	add.w	r9, r3, #1
 8008fde:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008fe2:	4413      	add	r3, r2
 8008fe4:	9305      	str	r3, [sp, #20]
 8008fe6:	f00a 0301 	and.w	r3, sl, #1
 8008fea:	46b8      	mov	r8, r7
 8008fec:	9304      	str	r3, [sp, #16]
 8008fee:	4607      	mov	r7, r0
 8008ff0:	4631      	mov	r1, r6
 8008ff2:	ee18 0a10 	vmov	r0, s16
 8008ff6:	f7ff fa77 	bl	80084e8 <quorem>
 8008ffa:	4641      	mov	r1, r8
 8008ffc:	9002      	str	r0, [sp, #8]
 8008ffe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009002:	ee18 0a10 	vmov	r0, s16
 8009006:	f7fe fc31 	bl	800786c <__mcmp>
 800900a:	463a      	mov	r2, r7
 800900c:	9003      	str	r0, [sp, #12]
 800900e:	4631      	mov	r1, r6
 8009010:	4620      	mov	r0, r4
 8009012:	f7fe fc47 	bl	80078a4 <__mdiff>
 8009016:	68c2      	ldr	r2, [r0, #12]
 8009018:	f109 3bff 	add.w	fp, r9, #4294967295
 800901c:	4605      	mov	r5, r0
 800901e:	bb02      	cbnz	r2, 8009062 <_dtoa_r+0xa62>
 8009020:	4601      	mov	r1, r0
 8009022:	ee18 0a10 	vmov	r0, s16
 8009026:	f7fe fc21 	bl	800786c <__mcmp>
 800902a:	4602      	mov	r2, r0
 800902c:	4629      	mov	r1, r5
 800902e:	4620      	mov	r0, r4
 8009030:	9207      	str	r2, [sp, #28]
 8009032:	f7fe f98f 	bl	8007354 <_Bfree>
 8009036:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800903a:	ea43 0102 	orr.w	r1, r3, r2
 800903e:	9b04      	ldr	r3, [sp, #16]
 8009040:	430b      	orrs	r3, r1
 8009042:	464d      	mov	r5, r9
 8009044:	d10f      	bne.n	8009066 <_dtoa_r+0xa66>
 8009046:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800904a:	d02a      	beq.n	80090a2 <_dtoa_r+0xaa2>
 800904c:	9b03      	ldr	r3, [sp, #12]
 800904e:	2b00      	cmp	r3, #0
 8009050:	dd02      	ble.n	8009058 <_dtoa_r+0xa58>
 8009052:	9b02      	ldr	r3, [sp, #8]
 8009054:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009058:	f88b a000 	strb.w	sl, [fp]
 800905c:	e775      	b.n	8008f4a <_dtoa_r+0x94a>
 800905e:	4638      	mov	r0, r7
 8009060:	e7ba      	b.n	8008fd8 <_dtoa_r+0x9d8>
 8009062:	2201      	movs	r2, #1
 8009064:	e7e2      	b.n	800902c <_dtoa_r+0xa2c>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	db04      	blt.n	8009076 <_dtoa_r+0xa76>
 800906c:	9906      	ldr	r1, [sp, #24]
 800906e:	430b      	orrs	r3, r1
 8009070:	9904      	ldr	r1, [sp, #16]
 8009072:	430b      	orrs	r3, r1
 8009074:	d122      	bne.n	80090bc <_dtoa_r+0xabc>
 8009076:	2a00      	cmp	r2, #0
 8009078:	ddee      	ble.n	8009058 <_dtoa_r+0xa58>
 800907a:	ee18 1a10 	vmov	r1, s16
 800907e:	2201      	movs	r2, #1
 8009080:	4620      	mov	r0, r4
 8009082:	f7fe fb83 	bl	800778c <__lshift>
 8009086:	4631      	mov	r1, r6
 8009088:	ee08 0a10 	vmov	s16, r0
 800908c:	f7fe fbee 	bl	800786c <__mcmp>
 8009090:	2800      	cmp	r0, #0
 8009092:	dc03      	bgt.n	800909c <_dtoa_r+0xa9c>
 8009094:	d1e0      	bne.n	8009058 <_dtoa_r+0xa58>
 8009096:	f01a 0f01 	tst.w	sl, #1
 800909a:	d0dd      	beq.n	8009058 <_dtoa_r+0xa58>
 800909c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80090a0:	d1d7      	bne.n	8009052 <_dtoa_r+0xa52>
 80090a2:	2339      	movs	r3, #57	; 0x39
 80090a4:	f88b 3000 	strb.w	r3, [fp]
 80090a8:	462b      	mov	r3, r5
 80090aa:	461d      	mov	r5, r3
 80090ac:	3b01      	subs	r3, #1
 80090ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80090b2:	2a39      	cmp	r2, #57	; 0x39
 80090b4:	d071      	beq.n	800919a <_dtoa_r+0xb9a>
 80090b6:	3201      	adds	r2, #1
 80090b8:	701a      	strb	r2, [r3, #0]
 80090ba:	e746      	b.n	8008f4a <_dtoa_r+0x94a>
 80090bc:	2a00      	cmp	r2, #0
 80090be:	dd07      	ble.n	80090d0 <_dtoa_r+0xad0>
 80090c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80090c4:	d0ed      	beq.n	80090a2 <_dtoa_r+0xaa2>
 80090c6:	f10a 0301 	add.w	r3, sl, #1
 80090ca:	f88b 3000 	strb.w	r3, [fp]
 80090ce:	e73c      	b.n	8008f4a <_dtoa_r+0x94a>
 80090d0:	9b05      	ldr	r3, [sp, #20]
 80090d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80090d6:	4599      	cmp	r9, r3
 80090d8:	d047      	beq.n	800916a <_dtoa_r+0xb6a>
 80090da:	ee18 1a10 	vmov	r1, s16
 80090de:	2300      	movs	r3, #0
 80090e0:	220a      	movs	r2, #10
 80090e2:	4620      	mov	r0, r4
 80090e4:	f7fe f958 	bl	8007398 <__multadd>
 80090e8:	45b8      	cmp	r8, r7
 80090ea:	ee08 0a10 	vmov	s16, r0
 80090ee:	f04f 0300 	mov.w	r3, #0
 80090f2:	f04f 020a 	mov.w	r2, #10
 80090f6:	4641      	mov	r1, r8
 80090f8:	4620      	mov	r0, r4
 80090fa:	d106      	bne.n	800910a <_dtoa_r+0xb0a>
 80090fc:	f7fe f94c 	bl	8007398 <__multadd>
 8009100:	4680      	mov	r8, r0
 8009102:	4607      	mov	r7, r0
 8009104:	f109 0901 	add.w	r9, r9, #1
 8009108:	e772      	b.n	8008ff0 <_dtoa_r+0x9f0>
 800910a:	f7fe f945 	bl	8007398 <__multadd>
 800910e:	4639      	mov	r1, r7
 8009110:	4680      	mov	r8, r0
 8009112:	2300      	movs	r3, #0
 8009114:	220a      	movs	r2, #10
 8009116:	4620      	mov	r0, r4
 8009118:	f7fe f93e 	bl	8007398 <__multadd>
 800911c:	4607      	mov	r7, r0
 800911e:	e7f1      	b.n	8009104 <_dtoa_r+0xb04>
 8009120:	9b03      	ldr	r3, [sp, #12]
 8009122:	9302      	str	r3, [sp, #8]
 8009124:	9d01      	ldr	r5, [sp, #4]
 8009126:	ee18 0a10 	vmov	r0, s16
 800912a:	4631      	mov	r1, r6
 800912c:	f7ff f9dc 	bl	80084e8 <quorem>
 8009130:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009134:	9b01      	ldr	r3, [sp, #4]
 8009136:	f805 ab01 	strb.w	sl, [r5], #1
 800913a:	1aea      	subs	r2, r5, r3
 800913c:	9b02      	ldr	r3, [sp, #8]
 800913e:	4293      	cmp	r3, r2
 8009140:	dd09      	ble.n	8009156 <_dtoa_r+0xb56>
 8009142:	ee18 1a10 	vmov	r1, s16
 8009146:	2300      	movs	r3, #0
 8009148:	220a      	movs	r2, #10
 800914a:	4620      	mov	r0, r4
 800914c:	f7fe f924 	bl	8007398 <__multadd>
 8009150:	ee08 0a10 	vmov	s16, r0
 8009154:	e7e7      	b.n	8009126 <_dtoa_r+0xb26>
 8009156:	9b02      	ldr	r3, [sp, #8]
 8009158:	2b00      	cmp	r3, #0
 800915a:	bfc8      	it	gt
 800915c:	461d      	movgt	r5, r3
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	bfd8      	it	le
 8009162:	2501      	movle	r5, #1
 8009164:	441d      	add	r5, r3
 8009166:	f04f 0800 	mov.w	r8, #0
 800916a:	ee18 1a10 	vmov	r1, s16
 800916e:	2201      	movs	r2, #1
 8009170:	4620      	mov	r0, r4
 8009172:	f7fe fb0b 	bl	800778c <__lshift>
 8009176:	4631      	mov	r1, r6
 8009178:	ee08 0a10 	vmov	s16, r0
 800917c:	f7fe fb76 	bl	800786c <__mcmp>
 8009180:	2800      	cmp	r0, #0
 8009182:	dc91      	bgt.n	80090a8 <_dtoa_r+0xaa8>
 8009184:	d102      	bne.n	800918c <_dtoa_r+0xb8c>
 8009186:	f01a 0f01 	tst.w	sl, #1
 800918a:	d18d      	bne.n	80090a8 <_dtoa_r+0xaa8>
 800918c:	462b      	mov	r3, r5
 800918e:	461d      	mov	r5, r3
 8009190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009194:	2a30      	cmp	r2, #48	; 0x30
 8009196:	d0fa      	beq.n	800918e <_dtoa_r+0xb8e>
 8009198:	e6d7      	b.n	8008f4a <_dtoa_r+0x94a>
 800919a:	9a01      	ldr	r2, [sp, #4]
 800919c:	429a      	cmp	r2, r3
 800919e:	d184      	bne.n	80090aa <_dtoa_r+0xaaa>
 80091a0:	9b00      	ldr	r3, [sp, #0]
 80091a2:	3301      	adds	r3, #1
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	2331      	movs	r3, #49	; 0x31
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	e6ce      	b.n	8008f4a <_dtoa_r+0x94a>
 80091ac:	4b09      	ldr	r3, [pc, #36]	; (80091d4 <_dtoa_r+0xbd4>)
 80091ae:	f7ff ba95 	b.w	80086dc <_dtoa_r+0xdc>
 80091b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f47f aa6e 	bne.w	8008696 <_dtoa_r+0x96>
 80091ba:	4b07      	ldr	r3, [pc, #28]	; (80091d8 <_dtoa_r+0xbd8>)
 80091bc:	f7ff ba8e 	b.w	80086dc <_dtoa_r+0xdc>
 80091c0:	9b02      	ldr	r3, [sp, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dcae      	bgt.n	8009124 <_dtoa_r+0xb24>
 80091c6:	9b06      	ldr	r3, [sp, #24]
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	f73f aea8 	bgt.w	8008f1e <_dtoa_r+0x91e>
 80091ce:	e7a9      	b.n	8009124 <_dtoa_r+0xb24>
 80091d0:	08009f21 	.word	0x08009f21
 80091d4:	0800a198 	.word	0x0800a198
 80091d8:	0800a18b 	.word	0x0800a18b

080091dc <fiprintf>:
 80091dc:	b40e      	push	{r1, r2, r3}
 80091de:	b503      	push	{r0, r1, lr}
 80091e0:	4601      	mov	r1, r0
 80091e2:	ab03      	add	r3, sp, #12
 80091e4:	4805      	ldr	r0, [pc, #20]	; (80091fc <fiprintf+0x20>)
 80091e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ea:	6800      	ldr	r0, [r0, #0]
 80091ec:	9301      	str	r3, [sp, #4]
 80091ee:	f000 f8b3 	bl	8009358 <_vfiprintf_r>
 80091f2:	b002      	add	sp, #8
 80091f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091f8:	b003      	add	sp, #12
 80091fa:	4770      	bx	lr
 80091fc:	20000018 	.word	0x20000018

08009200 <malloc>:
 8009200:	4b02      	ldr	r3, [pc, #8]	; (800920c <malloc+0xc>)
 8009202:	4601      	mov	r1, r0
 8009204:	6818      	ldr	r0, [r3, #0]
 8009206:	f7fe bd7b 	b.w	8007d00 <_malloc_r>
 800920a:	bf00      	nop
 800920c:	20000018 	.word	0x20000018

08009210 <memmove>:
 8009210:	4288      	cmp	r0, r1
 8009212:	b510      	push	{r4, lr}
 8009214:	eb01 0402 	add.w	r4, r1, r2
 8009218:	d902      	bls.n	8009220 <memmove+0x10>
 800921a:	4284      	cmp	r4, r0
 800921c:	4623      	mov	r3, r4
 800921e:	d807      	bhi.n	8009230 <memmove+0x20>
 8009220:	1e43      	subs	r3, r0, #1
 8009222:	42a1      	cmp	r1, r4
 8009224:	d008      	beq.n	8009238 <memmove+0x28>
 8009226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800922a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800922e:	e7f8      	b.n	8009222 <memmove+0x12>
 8009230:	4402      	add	r2, r0
 8009232:	4601      	mov	r1, r0
 8009234:	428a      	cmp	r2, r1
 8009236:	d100      	bne.n	800923a <memmove+0x2a>
 8009238:	bd10      	pop	{r4, pc}
 800923a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800923e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009242:	e7f7      	b.n	8009234 <memmove+0x24>

08009244 <__malloc_lock>:
 8009244:	4801      	ldr	r0, [pc, #4]	; (800924c <__malloc_lock+0x8>)
 8009246:	f000 bc37 	b.w	8009ab8 <__retarget_lock_acquire_recursive>
 800924a:	bf00      	nop
 800924c:	200004f0 	.word	0x200004f0

08009250 <__malloc_unlock>:
 8009250:	4801      	ldr	r0, [pc, #4]	; (8009258 <__malloc_unlock+0x8>)
 8009252:	f000 bc32 	b.w	8009aba <__retarget_lock_release_recursive>
 8009256:	bf00      	nop
 8009258:	200004f0 	.word	0x200004f0

0800925c <_free_r>:
 800925c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800925e:	2900      	cmp	r1, #0
 8009260:	d044      	beq.n	80092ec <_free_r+0x90>
 8009262:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009266:	9001      	str	r0, [sp, #4]
 8009268:	2b00      	cmp	r3, #0
 800926a:	f1a1 0404 	sub.w	r4, r1, #4
 800926e:	bfb8      	it	lt
 8009270:	18e4      	addlt	r4, r4, r3
 8009272:	f7ff ffe7 	bl	8009244 <__malloc_lock>
 8009276:	4a1e      	ldr	r2, [pc, #120]	; (80092f0 <_free_r+0x94>)
 8009278:	9801      	ldr	r0, [sp, #4]
 800927a:	6813      	ldr	r3, [r2, #0]
 800927c:	b933      	cbnz	r3, 800928c <_free_r+0x30>
 800927e:	6063      	str	r3, [r4, #4]
 8009280:	6014      	str	r4, [r2, #0]
 8009282:	b003      	add	sp, #12
 8009284:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009288:	f7ff bfe2 	b.w	8009250 <__malloc_unlock>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d908      	bls.n	80092a2 <_free_r+0x46>
 8009290:	6825      	ldr	r5, [r4, #0]
 8009292:	1961      	adds	r1, r4, r5
 8009294:	428b      	cmp	r3, r1
 8009296:	bf01      	itttt	eq
 8009298:	6819      	ldreq	r1, [r3, #0]
 800929a:	685b      	ldreq	r3, [r3, #4]
 800929c:	1949      	addeq	r1, r1, r5
 800929e:	6021      	streq	r1, [r4, #0]
 80092a0:	e7ed      	b.n	800927e <_free_r+0x22>
 80092a2:	461a      	mov	r2, r3
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	b10b      	cbz	r3, 80092ac <_free_r+0x50>
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	d9fa      	bls.n	80092a2 <_free_r+0x46>
 80092ac:	6811      	ldr	r1, [r2, #0]
 80092ae:	1855      	adds	r5, r2, r1
 80092b0:	42a5      	cmp	r5, r4
 80092b2:	d10b      	bne.n	80092cc <_free_r+0x70>
 80092b4:	6824      	ldr	r4, [r4, #0]
 80092b6:	4421      	add	r1, r4
 80092b8:	1854      	adds	r4, r2, r1
 80092ba:	42a3      	cmp	r3, r4
 80092bc:	6011      	str	r1, [r2, #0]
 80092be:	d1e0      	bne.n	8009282 <_free_r+0x26>
 80092c0:	681c      	ldr	r4, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	6053      	str	r3, [r2, #4]
 80092c6:	4421      	add	r1, r4
 80092c8:	6011      	str	r1, [r2, #0]
 80092ca:	e7da      	b.n	8009282 <_free_r+0x26>
 80092cc:	d902      	bls.n	80092d4 <_free_r+0x78>
 80092ce:	230c      	movs	r3, #12
 80092d0:	6003      	str	r3, [r0, #0]
 80092d2:	e7d6      	b.n	8009282 <_free_r+0x26>
 80092d4:	6825      	ldr	r5, [r4, #0]
 80092d6:	1961      	adds	r1, r4, r5
 80092d8:	428b      	cmp	r3, r1
 80092da:	bf04      	itt	eq
 80092dc:	6819      	ldreq	r1, [r3, #0]
 80092de:	685b      	ldreq	r3, [r3, #4]
 80092e0:	6063      	str	r3, [r4, #4]
 80092e2:	bf04      	itt	eq
 80092e4:	1949      	addeq	r1, r1, r5
 80092e6:	6021      	streq	r1, [r4, #0]
 80092e8:	6054      	str	r4, [r2, #4]
 80092ea:	e7ca      	b.n	8009282 <_free_r+0x26>
 80092ec:	b003      	add	sp, #12
 80092ee:	bd30      	pop	{r4, r5, pc}
 80092f0:	200004e4 	.word	0x200004e4

080092f4 <_malloc_usable_size_r>:
 80092f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092f8:	1f18      	subs	r0, r3, #4
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	bfbc      	itt	lt
 80092fe:	580b      	ldrlt	r3, [r1, r0]
 8009300:	18c0      	addlt	r0, r0, r3
 8009302:	4770      	bx	lr

08009304 <__sfputc_r>:
 8009304:	6893      	ldr	r3, [r2, #8]
 8009306:	3b01      	subs	r3, #1
 8009308:	2b00      	cmp	r3, #0
 800930a:	b410      	push	{r4}
 800930c:	6093      	str	r3, [r2, #8]
 800930e:	da08      	bge.n	8009322 <__sfputc_r+0x1e>
 8009310:	6994      	ldr	r4, [r2, #24]
 8009312:	42a3      	cmp	r3, r4
 8009314:	db01      	blt.n	800931a <__sfputc_r+0x16>
 8009316:	290a      	cmp	r1, #10
 8009318:	d103      	bne.n	8009322 <__sfputc_r+0x1e>
 800931a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800931e:	f000 b94b 	b.w	80095b8 <__swbuf_r>
 8009322:	6813      	ldr	r3, [r2, #0]
 8009324:	1c58      	adds	r0, r3, #1
 8009326:	6010      	str	r0, [r2, #0]
 8009328:	7019      	strb	r1, [r3, #0]
 800932a:	4608      	mov	r0, r1
 800932c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009330:	4770      	bx	lr

08009332 <__sfputs_r>:
 8009332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009334:	4606      	mov	r6, r0
 8009336:	460f      	mov	r7, r1
 8009338:	4614      	mov	r4, r2
 800933a:	18d5      	adds	r5, r2, r3
 800933c:	42ac      	cmp	r4, r5
 800933e:	d101      	bne.n	8009344 <__sfputs_r+0x12>
 8009340:	2000      	movs	r0, #0
 8009342:	e007      	b.n	8009354 <__sfputs_r+0x22>
 8009344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009348:	463a      	mov	r2, r7
 800934a:	4630      	mov	r0, r6
 800934c:	f7ff ffda 	bl	8009304 <__sfputc_r>
 8009350:	1c43      	adds	r3, r0, #1
 8009352:	d1f3      	bne.n	800933c <__sfputs_r+0xa>
 8009354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009358 <_vfiprintf_r>:
 8009358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	460d      	mov	r5, r1
 800935e:	b09d      	sub	sp, #116	; 0x74
 8009360:	4614      	mov	r4, r2
 8009362:	4698      	mov	r8, r3
 8009364:	4606      	mov	r6, r0
 8009366:	b118      	cbz	r0, 8009370 <_vfiprintf_r+0x18>
 8009368:	6983      	ldr	r3, [r0, #24]
 800936a:	b90b      	cbnz	r3, 8009370 <_vfiprintf_r+0x18>
 800936c:	f000 fb06 	bl	800997c <__sinit>
 8009370:	4b89      	ldr	r3, [pc, #548]	; (8009598 <_vfiprintf_r+0x240>)
 8009372:	429d      	cmp	r5, r3
 8009374:	d11b      	bne.n	80093ae <_vfiprintf_r+0x56>
 8009376:	6875      	ldr	r5, [r6, #4]
 8009378:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800937a:	07d9      	lsls	r1, r3, #31
 800937c:	d405      	bmi.n	800938a <_vfiprintf_r+0x32>
 800937e:	89ab      	ldrh	r3, [r5, #12]
 8009380:	059a      	lsls	r2, r3, #22
 8009382:	d402      	bmi.n	800938a <_vfiprintf_r+0x32>
 8009384:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009386:	f000 fb97 	bl	8009ab8 <__retarget_lock_acquire_recursive>
 800938a:	89ab      	ldrh	r3, [r5, #12]
 800938c:	071b      	lsls	r3, r3, #28
 800938e:	d501      	bpl.n	8009394 <_vfiprintf_r+0x3c>
 8009390:	692b      	ldr	r3, [r5, #16]
 8009392:	b9eb      	cbnz	r3, 80093d0 <_vfiprintf_r+0x78>
 8009394:	4629      	mov	r1, r5
 8009396:	4630      	mov	r0, r6
 8009398:	f000 f960 	bl	800965c <__swsetup_r>
 800939c:	b1c0      	cbz	r0, 80093d0 <_vfiprintf_r+0x78>
 800939e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093a0:	07dc      	lsls	r4, r3, #31
 80093a2:	d50e      	bpl.n	80093c2 <_vfiprintf_r+0x6a>
 80093a4:	f04f 30ff 	mov.w	r0, #4294967295
 80093a8:	b01d      	add	sp, #116	; 0x74
 80093aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ae:	4b7b      	ldr	r3, [pc, #492]	; (800959c <_vfiprintf_r+0x244>)
 80093b0:	429d      	cmp	r5, r3
 80093b2:	d101      	bne.n	80093b8 <_vfiprintf_r+0x60>
 80093b4:	68b5      	ldr	r5, [r6, #8]
 80093b6:	e7df      	b.n	8009378 <_vfiprintf_r+0x20>
 80093b8:	4b79      	ldr	r3, [pc, #484]	; (80095a0 <_vfiprintf_r+0x248>)
 80093ba:	429d      	cmp	r5, r3
 80093bc:	bf08      	it	eq
 80093be:	68f5      	ldreq	r5, [r6, #12]
 80093c0:	e7da      	b.n	8009378 <_vfiprintf_r+0x20>
 80093c2:	89ab      	ldrh	r3, [r5, #12]
 80093c4:	0598      	lsls	r0, r3, #22
 80093c6:	d4ed      	bmi.n	80093a4 <_vfiprintf_r+0x4c>
 80093c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093ca:	f000 fb76 	bl	8009aba <__retarget_lock_release_recursive>
 80093ce:	e7e9      	b.n	80093a4 <_vfiprintf_r+0x4c>
 80093d0:	2300      	movs	r3, #0
 80093d2:	9309      	str	r3, [sp, #36]	; 0x24
 80093d4:	2320      	movs	r3, #32
 80093d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093da:	f8cd 800c 	str.w	r8, [sp, #12]
 80093de:	2330      	movs	r3, #48	; 0x30
 80093e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80095a4 <_vfiprintf_r+0x24c>
 80093e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093e8:	f04f 0901 	mov.w	r9, #1
 80093ec:	4623      	mov	r3, r4
 80093ee:	469a      	mov	sl, r3
 80093f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f4:	b10a      	cbz	r2, 80093fa <_vfiprintf_r+0xa2>
 80093f6:	2a25      	cmp	r2, #37	; 0x25
 80093f8:	d1f9      	bne.n	80093ee <_vfiprintf_r+0x96>
 80093fa:	ebba 0b04 	subs.w	fp, sl, r4
 80093fe:	d00b      	beq.n	8009418 <_vfiprintf_r+0xc0>
 8009400:	465b      	mov	r3, fp
 8009402:	4622      	mov	r2, r4
 8009404:	4629      	mov	r1, r5
 8009406:	4630      	mov	r0, r6
 8009408:	f7ff ff93 	bl	8009332 <__sfputs_r>
 800940c:	3001      	adds	r0, #1
 800940e:	f000 80aa 	beq.w	8009566 <_vfiprintf_r+0x20e>
 8009412:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009414:	445a      	add	r2, fp
 8009416:	9209      	str	r2, [sp, #36]	; 0x24
 8009418:	f89a 3000 	ldrb.w	r3, [sl]
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 80a2 	beq.w	8009566 <_vfiprintf_r+0x20e>
 8009422:	2300      	movs	r3, #0
 8009424:	f04f 32ff 	mov.w	r2, #4294967295
 8009428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800942c:	f10a 0a01 	add.w	sl, sl, #1
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	9307      	str	r3, [sp, #28]
 8009434:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009438:	931a      	str	r3, [sp, #104]	; 0x68
 800943a:	4654      	mov	r4, sl
 800943c:	2205      	movs	r2, #5
 800943e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009442:	4858      	ldr	r0, [pc, #352]	; (80095a4 <_vfiprintf_r+0x24c>)
 8009444:	f7f6 fecc 	bl	80001e0 <memchr>
 8009448:	9a04      	ldr	r2, [sp, #16]
 800944a:	b9d8      	cbnz	r0, 8009484 <_vfiprintf_r+0x12c>
 800944c:	06d1      	lsls	r1, r2, #27
 800944e:	bf44      	itt	mi
 8009450:	2320      	movmi	r3, #32
 8009452:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009456:	0713      	lsls	r3, r2, #28
 8009458:	bf44      	itt	mi
 800945a:	232b      	movmi	r3, #43	; 0x2b
 800945c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009460:	f89a 3000 	ldrb.w	r3, [sl]
 8009464:	2b2a      	cmp	r3, #42	; 0x2a
 8009466:	d015      	beq.n	8009494 <_vfiprintf_r+0x13c>
 8009468:	9a07      	ldr	r2, [sp, #28]
 800946a:	4654      	mov	r4, sl
 800946c:	2000      	movs	r0, #0
 800946e:	f04f 0c0a 	mov.w	ip, #10
 8009472:	4621      	mov	r1, r4
 8009474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009478:	3b30      	subs	r3, #48	; 0x30
 800947a:	2b09      	cmp	r3, #9
 800947c:	d94e      	bls.n	800951c <_vfiprintf_r+0x1c4>
 800947e:	b1b0      	cbz	r0, 80094ae <_vfiprintf_r+0x156>
 8009480:	9207      	str	r2, [sp, #28]
 8009482:	e014      	b.n	80094ae <_vfiprintf_r+0x156>
 8009484:	eba0 0308 	sub.w	r3, r0, r8
 8009488:	fa09 f303 	lsl.w	r3, r9, r3
 800948c:	4313      	orrs	r3, r2
 800948e:	9304      	str	r3, [sp, #16]
 8009490:	46a2      	mov	sl, r4
 8009492:	e7d2      	b.n	800943a <_vfiprintf_r+0xe2>
 8009494:	9b03      	ldr	r3, [sp, #12]
 8009496:	1d19      	adds	r1, r3, #4
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	9103      	str	r1, [sp, #12]
 800949c:	2b00      	cmp	r3, #0
 800949e:	bfbb      	ittet	lt
 80094a0:	425b      	neglt	r3, r3
 80094a2:	f042 0202 	orrlt.w	r2, r2, #2
 80094a6:	9307      	strge	r3, [sp, #28]
 80094a8:	9307      	strlt	r3, [sp, #28]
 80094aa:	bfb8      	it	lt
 80094ac:	9204      	strlt	r2, [sp, #16]
 80094ae:	7823      	ldrb	r3, [r4, #0]
 80094b0:	2b2e      	cmp	r3, #46	; 0x2e
 80094b2:	d10c      	bne.n	80094ce <_vfiprintf_r+0x176>
 80094b4:	7863      	ldrb	r3, [r4, #1]
 80094b6:	2b2a      	cmp	r3, #42	; 0x2a
 80094b8:	d135      	bne.n	8009526 <_vfiprintf_r+0x1ce>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	1d1a      	adds	r2, r3, #4
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	9203      	str	r2, [sp, #12]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	bfb8      	it	lt
 80094c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80094ca:	3402      	adds	r4, #2
 80094cc:	9305      	str	r3, [sp, #20]
 80094ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80095b4 <_vfiprintf_r+0x25c>
 80094d2:	7821      	ldrb	r1, [r4, #0]
 80094d4:	2203      	movs	r2, #3
 80094d6:	4650      	mov	r0, sl
 80094d8:	f7f6 fe82 	bl	80001e0 <memchr>
 80094dc:	b140      	cbz	r0, 80094f0 <_vfiprintf_r+0x198>
 80094de:	2340      	movs	r3, #64	; 0x40
 80094e0:	eba0 000a 	sub.w	r0, r0, sl
 80094e4:	fa03 f000 	lsl.w	r0, r3, r0
 80094e8:	9b04      	ldr	r3, [sp, #16]
 80094ea:	4303      	orrs	r3, r0
 80094ec:	3401      	adds	r4, #1
 80094ee:	9304      	str	r3, [sp, #16]
 80094f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094f4:	482c      	ldr	r0, [pc, #176]	; (80095a8 <_vfiprintf_r+0x250>)
 80094f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094fa:	2206      	movs	r2, #6
 80094fc:	f7f6 fe70 	bl	80001e0 <memchr>
 8009500:	2800      	cmp	r0, #0
 8009502:	d03f      	beq.n	8009584 <_vfiprintf_r+0x22c>
 8009504:	4b29      	ldr	r3, [pc, #164]	; (80095ac <_vfiprintf_r+0x254>)
 8009506:	bb1b      	cbnz	r3, 8009550 <_vfiprintf_r+0x1f8>
 8009508:	9b03      	ldr	r3, [sp, #12]
 800950a:	3307      	adds	r3, #7
 800950c:	f023 0307 	bic.w	r3, r3, #7
 8009510:	3308      	adds	r3, #8
 8009512:	9303      	str	r3, [sp, #12]
 8009514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009516:	443b      	add	r3, r7
 8009518:	9309      	str	r3, [sp, #36]	; 0x24
 800951a:	e767      	b.n	80093ec <_vfiprintf_r+0x94>
 800951c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009520:	460c      	mov	r4, r1
 8009522:	2001      	movs	r0, #1
 8009524:	e7a5      	b.n	8009472 <_vfiprintf_r+0x11a>
 8009526:	2300      	movs	r3, #0
 8009528:	3401      	adds	r4, #1
 800952a:	9305      	str	r3, [sp, #20]
 800952c:	4619      	mov	r1, r3
 800952e:	f04f 0c0a 	mov.w	ip, #10
 8009532:	4620      	mov	r0, r4
 8009534:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009538:	3a30      	subs	r2, #48	; 0x30
 800953a:	2a09      	cmp	r2, #9
 800953c:	d903      	bls.n	8009546 <_vfiprintf_r+0x1ee>
 800953e:	2b00      	cmp	r3, #0
 8009540:	d0c5      	beq.n	80094ce <_vfiprintf_r+0x176>
 8009542:	9105      	str	r1, [sp, #20]
 8009544:	e7c3      	b.n	80094ce <_vfiprintf_r+0x176>
 8009546:	fb0c 2101 	mla	r1, ip, r1, r2
 800954a:	4604      	mov	r4, r0
 800954c:	2301      	movs	r3, #1
 800954e:	e7f0      	b.n	8009532 <_vfiprintf_r+0x1da>
 8009550:	ab03      	add	r3, sp, #12
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	462a      	mov	r2, r5
 8009556:	4b16      	ldr	r3, [pc, #88]	; (80095b0 <_vfiprintf_r+0x258>)
 8009558:	a904      	add	r1, sp, #16
 800955a:	4630      	mov	r0, r6
 800955c:	f3af 8000 	nop.w
 8009560:	4607      	mov	r7, r0
 8009562:	1c78      	adds	r0, r7, #1
 8009564:	d1d6      	bne.n	8009514 <_vfiprintf_r+0x1bc>
 8009566:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009568:	07d9      	lsls	r1, r3, #31
 800956a:	d405      	bmi.n	8009578 <_vfiprintf_r+0x220>
 800956c:	89ab      	ldrh	r3, [r5, #12]
 800956e:	059a      	lsls	r2, r3, #22
 8009570:	d402      	bmi.n	8009578 <_vfiprintf_r+0x220>
 8009572:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009574:	f000 faa1 	bl	8009aba <__retarget_lock_release_recursive>
 8009578:	89ab      	ldrh	r3, [r5, #12]
 800957a:	065b      	lsls	r3, r3, #25
 800957c:	f53f af12 	bmi.w	80093a4 <_vfiprintf_r+0x4c>
 8009580:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009582:	e711      	b.n	80093a8 <_vfiprintf_r+0x50>
 8009584:	ab03      	add	r3, sp, #12
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	462a      	mov	r2, r5
 800958a:	4b09      	ldr	r3, [pc, #36]	; (80095b0 <_vfiprintf_r+0x258>)
 800958c:	a904      	add	r1, sp, #16
 800958e:	4630      	mov	r0, r6
 8009590:	f7fe fe22 	bl	80081d8 <_printf_i>
 8009594:	e7e4      	b.n	8009560 <_vfiprintf_r+0x208>
 8009596:	bf00      	nop
 8009598:	0800a218 	.word	0x0800a218
 800959c:	0800a238 	.word	0x0800a238
 80095a0:	0800a1f8 	.word	0x0800a1f8
 80095a4:	0800a11c 	.word	0x0800a11c
 80095a8:	0800a126 	.word	0x0800a126
 80095ac:	00000000 	.word	0x00000000
 80095b0:	08009333 	.word	0x08009333
 80095b4:	0800a122 	.word	0x0800a122

080095b8 <__swbuf_r>:
 80095b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ba:	460e      	mov	r6, r1
 80095bc:	4614      	mov	r4, r2
 80095be:	4605      	mov	r5, r0
 80095c0:	b118      	cbz	r0, 80095ca <__swbuf_r+0x12>
 80095c2:	6983      	ldr	r3, [r0, #24]
 80095c4:	b90b      	cbnz	r3, 80095ca <__swbuf_r+0x12>
 80095c6:	f000 f9d9 	bl	800997c <__sinit>
 80095ca:	4b21      	ldr	r3, [pc, #132]	; (8009650 <__swbuf_r+0x98>)
 80095cc:	429c      	cmp	r4, r3
 80095ce:	d12b      	bne.n	8009628 <__swbuf_r+0x70>
 80095d0:	686c      	ldr	r4, [r5, #4]
 80095d2:	69a3      	ldr	r3, [r4, #24]
 80095d4:	60a3      	str	r3, [r4, #8]
 80095d6:	89a3      	ldrh	r3, [r4, #12]
 80095d8:	071a      	lsls	r2, r3, #28
 80095da:	d52f      	bpl.n	800963c <__swbuf_r+0x84>
 80095dc:	6923      	ldr	r3, [r4, #16]
 80095de:	b36b      	cbz	r3, 800963c <__swbuf_r+0x84>
 80095e0:	6923      	ldr	r3, [r4, #16]
 80095e2:	6820      	ldr	r0, [r4, #0]
 80095e4:	1ac0      	subs	r0, r0, r3
 80095e6:	6963      	ldr	r3, [r4, #20]
 80095e8:	b2f6      	uxtb	r6, r6
 80095ea:	4283      	cmp	r3, r0
 80095ec:	4637      	mov	r7, r6
 80095ee:	dc04      	bgt.n	80095fa <__swbuf_r+0x42>
 80095f0:	4621      	mov	r1, r4
 80095f2:	4628      	mov	r0, r5
 80095f4:	f000 f92e 	bl	8009854 <_fflush_r>
 80095f8:	bb30      	cbnz	r0, 8009648 <__swbuf_r+0x90>
 80095fa:	68a3      	ldr	r3, [r4, #8]
 80095fc:	3b01      	subs	r3, #1
 80095fe:	60a3      	str	r3, [r4, #8]
 8009600:	6823      	ldr	r3, [r4, #0]
 8009602:	1c5a      	adds	r2, r3, #1
 8009604:	6022      	str	r2, [r4, #0]
 8009606:	701e      	strb	r6, [r3, #0]
 8009608:	6963      	ldr	r3, [r4, #20]
 800960a:	3001      	adds	r0, #1
 800960c:	4283      	cmp	r3, r0
 800960e:	d004      	beq.n	800961a <__swbuf_r+0x62>
 8009610:	89a3      	ldrh	r3, [r4, #12]
 8009612:	07db      	lsls	r3, r3, #31
 8009614:	d506      	bpl.n	8009624 <__swbuf_r+0x6c>
 8009616:	2e0a      	cmp	r6, #10
 8009618:	d104      	bne.n	8009624 <__swbuf_r+0x6c>
 800961a:	4621      	mov	r1, r4
 800961c:	4628      	mov	r0, r5
 800961e:	f000 f919 	bl	8009854 <_fflush_r>
 8009622:	b988      	cbnz	r0, 8009648 <__swbuf_r+0x90>
 8009624:	4638      	mov	r0, r7
 8009626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009628:	4b0a      	ldr	r3, [pc, #40]	; (8009654 <__swbuf_r+0x9c>)
 800962a:	429c      	cmp	r4, r3
 800962c:	d101      	bne.n	8009632 <__swbuf_r+0x7a>
 800962e:	68ac      	ldr	r4, [r5, #8]
 8009630:	e7cf      	b.n	80095d2 <__swbuf_r+0x1a>
 8009632:	4b09      	ldr	r3, [pc, #36]	; (8009658 <__swbuf_r+0xa0>)
 8009634:	429c      	cmp	r4, r3
 8009636:	bf08      	it	eq
 8009638:	68ec      	ldreq	r4, [r5, #12]
 800963a:	e7ca      	b.n	80095d2 <__swbuf_r+0x1a>
 800963c:	4621      	mov	r1, r4
 800963e:	4628      	mov	r0, r5
 8009640:	f000 f80c 	bl	800965c <__swsetup_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	d0cb      	beq.n	80095e0 <__swbuf_r+0x28>
 8009648:	f04f 37ff 	mov.w	r7, #4294967295
 800964c:	e7ea      	b.n	8009624 <__swbuf_r+0x6c>
 800964e:	bf00      	nop
 8009650:	0800a218 	.word	0x0800a218
 8009654:	0800a238 	.word	0x0800a238
 8009658:	0800a1f8 	.word	0x0800a1f8

0800965c <__swsetup_r>:
 800965c:	4b32      	ldr	r3, [pc, #200]	; (8009728 <__swsetup_r+0xcc>)
 800965e:	b570      	push	{r4, r5, r6, lr}
 8009660:	681d      	ldr	r5, [r3, #0]
 8009662:	4606      	mov	r6, r0
 8009664:	460c      	mov	r4, r1
 8009666:	b125      	cbz	r5, 8009672 <__swsetup_r+0x16>
 8009668:	69ab      	ldr	r3, [r5, #24]
 800966a:	b913      	cbnz	r3, 8009672 <__swsetup_r+0x16>
 800966c:	4628      	mov	r0, r5
 800966e:	f000 f985 	bl	800997c <__sinit>
 8009672:	4b2e      	ldr	r3, [pc, #184]	; (800972c <__swsetup_r+0xd0>)
 8009674:	429c      	cmp	r4, r3
 8009676:	d10f      	bne.n	8009698 <__swsetup_r+0x3c>
 8009678:	686c      	ldr	r4, [r5, #4]
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009680:	0719      	lsls	r1, r3, #28
 8009682:	d42c      	bmi.n	80096de <__swsetup_r+0x82>
 8009684:	06dd      	lsls	r5, r3, #27
 8009686:	d411      	bmi.n	80096ac <__swsetup_r+0x50>
 8009688:	2309      	movs	r3, #9
 800968a:	6033      	str	r3, [r6, #0]
 800968c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009690:	81a3      	strh	r3, [r4, #12]
 8009692:	f04f 30ff 	mov.w	r0, #4294967295
 8009696:	e03e      	b.n	8009716 <__swsetup_r+0xba>
 8009698:	4b25      	ldr	r3, [pc, #148]	; (8009730 <__swsetup_r+0xd4>)
 800969a:	429c      	cmp	r4, r3
 800969c:	d101      	bne.n	80096a2 <__swsetup_r+0x46>
 800969e:	68ac      	ldr	r4, [r5, #8]
 80096a0:	e7eb      	b.n	800967a <__swsetup_r+0x1e>
 80096a2:	4b24      	ldr	r3, [pc, #144]	; (8009734 <__swsetup_r+0xd8>)
 80096a4:	429c      	cmp	r4, r3
 80096a6:	bf08      	it	eq
 80096a8:	68ec      	ldreq	r4, [r5, #12]
 80096aa:	e7e6      	b.n	800967a <__swsetup_r+0x1e>
 80096ac:	0758      	lsls	r0, r3, #29
 80096ae:	d512      	bpl.n	80096d6 <__swsetup_r+0x7a>
 80096b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096b2:	b141      	cbz	r1, 80096c6 <__swsetup_r+0x6a>
 80096b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096b8:	4299      	cmp	r1, r3
 80096ba:	d002      	beq.n	80096c2 <__swsetup_r+0x66>
 80096bc:	4630      	mov	r0, r6
 80096be:	f7ff fdcd 	bl	800925c <_free_r>
 80096c2:	2300      	movs	r3, #0
 80096c4:	6363      	str	r3, [r4, #52]	; 0x34
 80096c6:	89a3      	ldrh	r3, [r4, #12]
 80096c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096cc:	81a3      	strh	r3, [r4, #12]
 80096ce:	2300      	movs	r3, #0
 80096d0:	6063      	str	r3, [r4, #4]
 80096d2:	6923      	ldr	r3, [r4, #16]
 80096d4:	6023      	str	r3, [r4, #0]
 80096d6:	89a3      	ldrh	r3, [r4, #12]
 80096d8:	f043 0308 	orr.w	r3, r3, #8
 80096dc:	81a3      	strh	r3, [r4, #12]
 80096de:	6923      	ldr	r3, [r4, #16]
 80096e0:	b94b      	cbnz	r3, 80096f6 <__swsetup_r+0x9a>
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096ec:	d003      	beq.n	80096f6 <__swsetup_r+0x9a>
 80096ee:	4621      	mov	r1, r4
 80096f0:	4630      	mov	r0, r6
 80096f2:	f000 fa09 	bl	8009b08 <__smakebuf_r>
 80096f6:	89a0      	ldrh	r0, [r4, #12]
 80096f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096fc:	f010 0301 	ands.w	r3, r0, #1
 8009700:	d00a      	beq.n	8009718 <__swsetup_r+0xbc>
 8009702:	2300      	movs	r3, #0
 8009704:	60a3      	str	r3, [r4, #8]
 8009706:	6963      	ldr	r3, [r4, #20]
 8009708:	425b      	negs	r3, r3
 800970a:	61a3      	str	r3, [r4, #24]
 800970c:	6923      	ldr	r3, [r4, #16]
 800970e:	b943      	cbnz	r3, 8009722 <__swsetup_r+0xc6>
 8009710:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009714:	d1ba      	bne.n	800968c <__swsetup_r+0x30>
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	0781      	lsls	r1, r0, #30
 800971a:	bf58      	it	pl
 800971c:	6963      	ldrpl	r3, [r4, #20]
 800971e:	60a3      	str	r3, [r4, #8]
 8009720:	e7f4      	b.n	800970c <__swsetup_r+0xb0>
 8009722:	2000      	movs	r0, #0
 8009724:	e7f7      	b.n	8009716 <__swsetup_r+0xba>
 8009726:	bf00      	nop
 8009728:	20000018 	.word	0x20000018
 800972c:	0800a218 	.word	0x0800a218
 8009730:	0800a238 	.word	0x0800a238
 8009734:	0800a1f8 	.word	0x0800a1f8

08009738 <abort>:
 8009738:	b508      	push	{r3, lr}
 800973a:	2006      	movs	r0, #6
 800973c:	f000 fa4c 	bl	8009bd8 <raise>
 8009740:	2001      	movs	r0, #1
 8009742:	f7f8 fe4b 	bl	80023dc <_exit>
	...

08009748 <__sflush_r>:
 8009748:	898a      	ldrh	r2, [r1, #12]
 800974a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800974e:	4605      	mov	r5, r0
 8009750:	0710      	lsls	r0, r2, #28
 8009752:	460c      	mov	r4, r1
 8009754:	d458      	bmi.n	8009808 <__sflush_r+0xc0>
 8009756:	684b      	ldr	r3, [r1, #4]
 8009758:	2b00      	cmp	r3, #0
 800975a:	dc05      	bgt.n	8009768 <__sflush_r+0x20>
 800975c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800975e:	2b00      	cmp	r3, #0
 8009760:	dc02      	bgt.n	8009768 <__sflush_r+0x20>
 8009762:	2000      	movs	r0, #0
 8009764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800976a:	2e00      	cmp	r6, #0
 800976c:	d0f9      	beq.n	8009762 <__sflush_r+0x1a>
 800976e:	2300      	movs	r3, #0
 8009770:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009774:	682f      	ldr	r7, [r5, #0]
 8009776:	602b      	str	r3, [r5, #0]
 8009778:	d032      	beq.n	80097e0 <__sflush_r+0x98>
 800977a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	075a      	lsls	r2, r3, #29
 8009780:	d505      	bpl.n	800978e <__sflush_r+0x46>
 8009782:	6863      	ldr	r3, [r4, #4]
 8009784:	1ac0      	subs	r0, r0, r3
 8009786:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009788:	b10b      	cbz	r3, 800978e <__sflush_r+0x46>
 800978a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800978c:	1ac0      	subs	r0, r0, r3
 800978e:	2300      	movs	r3, #0
 8009790:	4602      	mov	r2, r0
 8009792:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009794:	6a21      	ldr	r1, [r4, #32]
 8009796:	4628      	mov	r0, r5
 8009798:	47b0      	blx	r6
 800979a:	1c43      	adds	r3, r0, #1
 800979c:	89a3      	ldrh	r3, [r4, #12]
 800979e:	d106      	bne.n	80097ae <__sflush_r+0x66>
 80097a0:	6829      	ldr	r1, [r5, #0]
 80097a2:	291d      	cmp	r1, #29
 80097a4:	d82c      	bhi.n	8009800 <__sflush_r+0xb8>
 80097a6:	4a2a      	ldr	r2, [pc, #168]	; (8009850 <__sflush_r+0x108>)
 80097a8:	40ca      	lsrs	r2, r1
 80097aa:	07d6      	lsls	r6, r2, #31
 80097ac:	d528      	bpl.n	8009800 <__sflush_r+0xb8>
 80097ae:	2200      	movs	r2, #0
 80097b0:	6062      	str	r2, [r4, #4]
 80097b2:	04d9      	lsls	r1, r3, #19
 80097b4:	6922      	ldr	r2, [r4, #16]
 80097b6:	6022      	str	r2, [r4, #0]
 80097b8:	d504      	bpl.n	80097c4 <__sflush_r+0x7c>
 80097ba:	1c42      	adds	r2, r0, #1
 80097bc:	d101      	bne.n	80097c2 <__sflush_r+0x7a>
 80097be:	682b      	ldr	r3, [r5, #0]
 80097c0:	b903      	cbnz	r3, 80097c4 <__sflush_r+0x7c>
 80097c2:	6560      	str	r0, [r4, #84]	; 0x54
 80097c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097c6:	602f      	str	r7, [r5, #0]
 80097c8:	2900      	cmp	r1, #0
 80097ca:	d0ca      	beq.n	8009762 <__sflush_r+0x1a>
 80097cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097d0:	4299      	cmp	r1, r3
 80097d2:	d002      	beq.n	80097da <__sflush_r+0x92>
 80097d4:	4628      	mov	r0, r5
 80097d6:	f7ff fd41 	bl	800925c <_free_r>
 80097da:	2000      	movs	r0, #0
 80097dc:	6360      	str	r0, [r4, #52]	; 0x34
 80097de:	e7c1      	b.n	8009764 <__sflush_r+0x1c>
 80097e0:	6a21      	ldr	r1, [r4, #32]
 80097e2:	2301      	movs	r3, #1
 80097e4:	4628      	mov	r0, r5
 80097e6:	47b0      	blx	r6
 80097e8:	1c41      	adds	r1, r0, #1
 80097ea:	d1c7      	bne.n	800977c <__sflush_r+0x34>
 80097ec:	682b      	ldr	r3, [r5, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d0c4      	beq.n	800977c <__sflush_r+0x34>
 80097f2:	2b1d      	cmp	r3, #29
 80097f4:	d001      	beq.n	80097fa <__sflush_r+0xb2>
 80097f6:	2b16      	cmp	r3, #22
 80097f8:	d101      	bne.n	80097fe <__sflush_r+0xb6>
 80097fa:	602f      	str	r7, [r5, #0]
 80097fc:	e7b1      	b.n	8009762 <__sflush_r+0x1a>
 80097fe:	89a3      	ldrh	r3, [r4, #12]
 8009800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009804:	81a3      	strh	r3, [r4, #12]
 8009806:	e7ad      	b.n	8009764 <__sflush_r+0x1c>
 8009808:	690f      	ldr	r7, [r1, #16]
 800980a:	2f00      	cmp	r7, #0
 800980c:	d0a9      	beq.n	8009762 <__sflush_r+0x1a>
 800980e:	0793      	lsls	r3, r2, #30
 8009810:	680e      	ldr	r6, [r1, #0]
 8009812:	bf08      	it	eq
 8009814:	694b      	ldreq	r3, [r1, #20]
 8009816:	600f      	str	r7, [r1, #0]
 8009818:	bf18      	it	ne
 800981a:	2300      	movne	r3, #0
 800981c:	eba6 0807 	sub.w	r8, r6, r7
 8009820:	608b      	str	r3, [r1, #8]
 8009822:	f1b8 0f00 	cmp.w	r8, #0
 8009826:	dd9c      	ble.n	8009762 <__sflush_r+0x1a>
 8009828:	6a21      	ldr	r1, [r4, #32]
 800982a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800982c:	4643      	mov	r3, r8
 800982e:	463a      	mov	r2, r7
 8009830:	4628      	mov	r0, r5
 8009832:	47b0      	blx	r6
 8009834:	2800      	cmp	r0, #0
 8009836:	dc06      	bgt.n	8009846 <__sflush_r+0xfe>
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983e:	81a3      	strh	r3, [r4, #12]
 8009840:	f04f 30ff 	mov.w	r0, #4294967295
 8009844:	e78e      	b.n	8009764 <__sflush_r+0x1c>
 8009846:	4407      	add	r7, r0
 8009848:	eba8 0800 	sub.w	r8, r8, r0
 800984c:	e7e9      	b.n	8009822 <__sflush_r+0xda>
 800984e:	bf00      	nop
 8009850:	20400001 	.word	0x20400001

08009854 <_fflush_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	690b      	ldr	r3, [r1, #16]
 8009858:	4605      	mov	r5, r0
 800985a:	460c      	mov	r4, r1
 800985c:	b913      	cbnz	r3, 8009864 <_fflush_r+0x10>
 800985e:	2500      	movs	r5, #0
 8009860:	4628      	mov	r0, r5
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	b118      	cbz	r0, 800986e <_fflush_r+0x1a>
 8009866:	6983      	ldr	r3, [r0, #24]
 8009868:	b90b      	cbnz	r3, 800986e <_fflush_r+0x1a>
 800986a:	f000 f887 	bl	800997c <__sinit>
 800986e:	4b14      	ldr	r3, [pc, #80]	; (80098c0 <_fflush_r+0x6c>)
 8009870:	429c      	cmp	r4, r3
 8009872:	d11b      	bne.n	80098ac <_fflush_r+0x58>
 8009874:	686c      	ldr	r4, [r5, #4]
 8009876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d0ef      	beq.n	800985e <_fflush_r+0xa>
 800987e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009880:	07d0      	lsls	r0, r2, #31
 8009882:	d404      	bmi.n	800988e <_fflush_r+0x3a>
 8009884:	0599      	lsls	r1, r3, #22
 8009886:	d402      	bmi.n	800988e <_fflush_r+0x3a>
 8009888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800988a:	f000 f915 	bl	8009ab8 <__retarget_lock_acquire_recursive>
 800988e:	4628      	mov	r0, r5
 8009890:	4621      	mov	r1, r4
 8009892:	f7ff ff59 	bl	8009748 <__sflush_r>
 8009896:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009898:	07da      	lsls	r2, r3, #31
 800989a:	4605      	mov	r5, r0
 800989c:	d4e0      	bmi.n	8009860 <_fflush_r+0xc>
 800989e:	89a3      	ldrh	r3, [r4, #12]
 80098a0:	059b      	lsls	r3, r3, #22
 80098a2:	d4dd      	bmi.n	8009860 <_fflush_r+0xc>
 80098a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098a6:	f000 f908 	bl	8009aba <__retarget_lock_release_recursive>
 80098aa:	e7d9      	b.n	8009860 <_fflush_r+0xc>
 80098ac:	4b05      	ldr	r3, [pc, #20]	; (80098c4 <_fflush_r+0x70>)
 80098ae:	429c      	cmp	r4, r3
 80098b0:	d101      	bne.n	80098b6 <_fflush_r+0x62>
 80098b2:	68ac      	ldr	r4, [r5, #8]
 80098b4:	e7df      	b.n	8009876 <_fflush_r+0x22>
 80098b6:	4b04      	ldr	r3, [pc, #16]	; (80098c8 <_fflush_r+0x74>)
 80098b8:	429c      	cmp	r4, r3
 80098ba:	bf08      	it	eq
 80098bc:	68ec      	ldreq	r4, [r5, #12]
 80098be:	e7da      	b.n	8009876 <_fflush_r+0x22>
 80098c0:	0800a218 	.word	0x0800a218
 80098c4:	0800a238 	.word	0x0800a238
 80098c8:	0800a1f8 	.word	0x0800a1f8

080098cc <std>:
 80098cc:	2300      	movs	r3, #0
 80098ce:	b510      	push	{r4, lr}
 80098d0:	4604      	mov	r4, r0
 80098d2:	e9c0 3300 	strd	r3, r3, [r0]
 80098d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098da:	6083      	str	r3, [r0, #8]
 80098dc:	8181      	strh	r1, [r0, #12]
 80098de:	6643      	str	r3, [r0, #100]	; 0x64
 80098e0:	81c2      	strh	r2, [r0, #14]
 80098e2:	6183      	str	r3, [r0, #24]
 80098e4:	4619      	mov	r1, r3
 80098e6:	2208      	movs	r2, #8
 80098e8:	305c      	adds	r0, #92	; 0x5c
 80098ea:	f7fc f933 	bl	8005b54 <memset>
 80098ee:	4b05      	ldr	r3, [pc, #20]	; (8009904 <std+0x38>)
 80098f0:	6263      	str	r3, [r4, #36]	; 0x24
 80098f2:	4b05      	ldr	r3, [pc, #20]	; (8009908 <std+0x3c>)
 80098f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80098f6:	4b05      	ldr	r3, [pc, #20]	; (800990c <std+0x40>)
 80098f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098fa:	4b05      	ldr	r3, [pc, #20]	; (8009910 <std+0x44>)
 80098fc:	6224      	str	r4, [r4, #32]
 80098fe:	6323      	str	r3, [r4, #48]	; 0x30
 8009900:	bd10      	pop	{r4, pc}
 8009902:	bf00      	nop
 8009904:	08009c11 	.word	0x08009c11
 8009908:	08009c33 	.word	0x08009c33
 800990c:	08009c6b 	.word	0x08009c6b
 8009910:	08009c8f 	.word	0x08009c8f

08009914 <_cleanup_r>:
 8009914:	4901      	ldr	r1, [pc, #4]	; (800991c <_cleanup_r+0x8>)
 8009916:	f000 b8af 	b.w	8009a78 <_fwalk_reent>
 800991a:	bf00      	nop
 800991c:	08009855 	.word	0x08009855

08009920 <__sfmoreglue>:
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	2268      	movs	r2, #104	; 0x68
 8009924:	1e4d      	subs	r5, r1, #1
 8009926:	4355      	muls	r5, r2
 8009928:	460e      	mov	r6, r1
 800992a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800992e:	f7fe f9e7 	bl	8007d00 <_malloc_r>
 8009932:	4604      	mov	r4, r0
 8009934:	b140      	cbz	r0, 8009948 <__sfmoreglue+0x28>
 8009936:	2100      	movs	r1, #0
 8009938:	e9c0 1600 	strd	r1, r6, [r0]
 800993c:	300c      	adds	r0, #12
 800993e:	60a0      	str	r0, [r4, #8]
 8009940:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009944:	f7fc f906 	bl	8005b54 <memset>
 8009948:	4620      	mov	r0, r4
 800994a:	bd70      	pop	{r4, r5, r6, pc}

0800994c <__sfp_lock_acquire>:
 800994c:	4801      	ldr	r0, [pc, #4]	; (8009954 <__sfp_lock_acquire+0x8>)
 800994e:	f000 b8b3 	b.w	8009ab8 <__retarget_lock_acquire_recursive>
 8009952:	bf00      	nop
 8009954:	200004f1 	.word	0x200004f1

08009958 <__sfp_lock_release>:
 8009958:	4801      	ldr	r0, [pc, #4]	; (8009960 <__sfp_lock_release+0x8>)
 800995a:	f000 b8ae 	b.w	8009aba <__retarget_lock_release_recursive>
 800995e:	bf00      	nop
 8009960:	200004f1 	.word	0x200004f1

08009964 <__sinit_lock_acquire>:
 8009964:	4801      	ldr	r0, [pc, #4]	; (800996c <__sinit_lock_acquire+0x8>)
 8009966:	f000 b8a7 	b.w	8009ab8 <__retarget_lock_acquire_recursive>
 800996a:	bf00      	nop
 800996c:	200004f2 	.word	0x200004f2

08009970 <__sinit_lock_release>:
 8009970:	4801      	ldr	r0, [pc, #4]	; (8009978 <__sinit_lock_release+0x8>)
 8009972:	f000 b8a2 	b.w	8009aba <__retarget_lock_release_recursive>
 8009976:	bf00      	nop
 8009978:	200004f2 	.word	0x200004f2

0800997c <__sinit>:
 800997c:	b510      	push	{r4, lr}
 800997e:	4604      	mov	r4, r0
 8009980:	f7ff fff0 	bl	8009964 <__sinit_lock_acquire>
 8009984:	69a3      	ldr	r3, [r4, #24]
 8009986:	b11b      	cbz	r3, 8009990 <__sinit+0x14>
 8009988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800998c:	f7ff bff0 	b.w	8009970 <__sinit_lock_release>
 8009990:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009994:	6523      	str	r3, [r4, #80]	; 0x50
 8009996:	4b13      	ldr	r3, [pc, #76]	; (80099e4 <__sinit+0x68>)
 8009998:	4a13      	ldr	r2, [pc, #76]	; (80099e8 <__sinit+0x6c>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	62a2      	str	r2, [r4, #40]	; 0x28
 800999e:	42a3      	cmp	r3, r4
 80099a0:	bf04      	itt	eq
 80099a2:	2301      	moveq	r3, #1
 80099a4:	61a3      	streq	r3, [r4, #24]
 80099a6:	4620      	mov	r0, r4
 80099a8:	f000 f820 	bl	80099ec <__sfp>
 80099ac:	6060      	str	r0, [r4, #4]
 80099ae:	4620      	mov	r0, r4
 80099b0:	f000 f81c 	bl	80099ec <__sfp>
 80099b4:	60a0      	str	r0, [r4, #8]
 80099b6:	4620      	mov	r0, r4
 80099b8:	f000 f818 	bl	80099ec <__sfp>
 80099bc:	2200      	movs	r2, #0
 80099be:	60e0      	str	r0, [r4, #12]
 80099c0:	2104      	movs	r1, #4
 80099c2:	6860      	ldr	r0, [r4, #4]
 80099c4:	f7ff ff82 	bl	80098cc <std>
 80099c8:	68a0      	ldr	r0, [r4, #8]
 80099ca:	2201      	movs	r2, #1
 80099cc:	2109      	movs	r1, #9
 80099ce:	f7ff ff7d 	bl	80098cc <std>
 80099d2:	68e0      	ldr	r0, [r4, #12]
 80099d4:	2202      	movs	r2, #2
 80099d6:	2112      	movs	r1, #18
 80099d8:	f7ff ff78 	bl	80098cc <std>
 80099dc:	2301      	movs	r3, #1
 80099de:	61a3      	str	r3, [r4, #24]
 80099e0:	e7d2      	b.n	8009988 <__sinit+0xc>
 80099e2:	bf00      	nop
 80099e4:	08009dc0 	.word	0x08009dc0
 80099e8:	08009915 	.word	0x08009915

080099ec <__sfp>:
 80099ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ee:	4607      	mov	r7, r0
 80099f0:	f7ff ffac 	bl	800994c <__sfp_lock_acquire>
 80099f4:	4b1e      	ldr	r3, [pc, #120]	; (8009a70 <__sfp+0x84>)
 80099f6:	681e      	ldr	r6, [r3, #0]
 80099f8:	69b3      	ldr	r3, [r6, #24]
 80099fa:	b913      	cbnz	r3, 8009a02 <__sfp+0x16>
 80099fc:	4630      	mov	r0, r6
 80099fe:	f7ff ffbd 	bl	800997c <__sinit>
 8009a02:	3648      	adds	r6, #72	; 0x48
 8009a04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	d503      	bpl.n	8009a14 <__sfp+0x28>
 8009a0c:	6833      	ldr	r3, [r6, #0]
 8009a0e:	b30b      	cbz	r3, 8009a54 <__sfp+0x68>
 8009a10:	6836      	ldr	r6, [r6, #0]
 8009a12:	e7f7      	b.n	8009a04 <__sfp+0x18>
 8009a14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a18:	b9d5      	cbnz	r5, 8009a50 <__sfp+0x64>
 8009a1a:	4b16      	ldr	r3, [pc, #88]	; (8009a74 <__sfp+0x88>)
 8009a1c:	60e3      	str	r3, [r4, #12]
 8009a1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a22:	6665      	str	r5, [r4, #100]	; 0x64
 8009a24:	f000 f847 	bl	8009ab6 <__retarget_lock_init_recursive>
 8009a28:	f7ff ff96 	bl	8009958 <__sfp_lock_release>
 8009a2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a34:	6025      	str	r5, [r4, #0]
 8009a36:	61a5      	str	r5, [r4, #24]
 8009a38:	2208      	movs	r2, #8
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a40:	f7fc f888 	bl	8005b54 <memset>
 8009a44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a50:	3468      	adds	r4, #104	; 0x68
 8009a52:	e7d9      	b.n	8009a08 <__sfp+0x1c>
 8009a54:	2104      	movs	r1, #4
 8009a56:	4638      	mov	r0, r7
 8009a58:	f7ff ff62 	bl	8009920 <__sfmoreglue>
 8009a5c:	4604      	mov	r4, r0
 8009a5e:	6030      	str	r0, [r6, #0]
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d1d5      	bne.n	8009a10 <__sfp+0x24>
 8009a64:	f7ff ff78 	bl	8009958 <__sfp_lock_release>
 8009a68:	230c      	movs	r3, #12
 8009a6a:	603b      	str	r3, [r7, #0]
 8009a6c:	e7ee      	b.n	8009a4c <__sfp+0x60>
 8009a6e:	bf00      	nop
 8009a70:	08009dc0 	.word	0x08009dc0
 8009a74:	ffff0001 	.word	0xffff0001

08009a78 <_fwalk_reent>:
 8009a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	4688      	mov	r8, r1
 8009a80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a84:	2700      	movs	r7, #0
 8009a86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a8a:	f1b9 0901 	subs.w	r9, r9, #1
 8009a8e:	d505      	bpl.n	8009a9c <_fwalk_reent+0x24>
 8009a90:	6824      	ldr	r4, [r4, #0]
 8009a92:	2c00      	cmp	r4, #0
 8009a94:	d1f7      	bne.n	8009a86 <_fwalk_reent+0xe>
 8009a96:	4638      	mov	r0, r7
 8009a98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a9c:	89ab      	ldrh	r3, [r5, #12]
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d907      	bls.n	8009ab2 <_fwalk_reent+0x3a>
 8009aa2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	d003      	beq.n	8009ab2 <_fwalk_reent+0x3a>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	4630      	mov	r0, r6
 8009aae:	47c0      	blx	r8
 8009ab0:	4307      	orrs	r7, r0
 8009ab2:	3568      	adds	r5, #104	; 0x68
 8009ab4:	e7e9      	b.n	8009a8a <_fwalk_reent+0x12>

08009ab6 <__retarget_lock_init_recursive>:
 8009ab6:	4770      	bx	lr

08009ab8 <__retarget_lock_acquire_recursive>:
 8009ab8:	4770      	bx	lr

08009aba <__retarget_lock_release_recursive>:
 8009aba:	4770      	bx	lr

08009abc <__swhatbuf_r>:
 8009abc:	b570      	push	{r4, r5, r6, lr}
 8009abe:	460e      	mov	r6, r1
 8009ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ac4:	2900      	cmp	r1, #0
 8009ac6:	b096      	sub	sp, #88	; 0x58
 8009ac8:	4614      	mov	r4, r2
 8009aca:	461d      	mov	r5, r3
 8009acc:	da08      	bge.n	8009ae0 <__swhatbuf_r+0x24>
 8009ace:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	602a      	str	r2, [r5, #0]
 8009ad6:	061a      	lsls	r2, r3, #24
 8009ad8:	d410      	bmi.n	8009afc <__swhatbuf_r+0x40>
 8009ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ade:	e00e      	b.n	8009afe <__swhatbuf_r+0x42>
 8009ae0:	466a      	mov	r2, sp
 8009ae2:	f000 f8fb 	bl	8009cdc <_fstat_r>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	dbf1      	blt.n	8009ace <__swhatbuf_r+0x12>
 8009aea:	9a01      	ldr	r2, [sp, #4]
 8009aec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009af0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009af4:	425a      	negs	r2, r3
 8009af6:	415a      	adcs	r2, r3
 8009af8:	602a      	str	r2, [r5, #0]
 8009afa:	e7ee      	b.n	8009ada <__swhatbuf_r+0x1e>
 8009afc:	2340      	movs	r3, #64	; 0x40
 8009afe:	2000      	movs	r0, #0
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	b016      	add	sp, #88	; 0x58
 8009b04:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b08 <__smakebuf_r>:
 8009b08:	898b      	ldrh	r3, [r1, #12]
 8009b0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b0c:	079d      	lsls	r5, r3, #30
 8009b0e:	4606      	mov	r6, r0
 8009b10:	460c      	mov	r4, r1
 8009b12:	d507      	bpl.n	8009b24 <__smakebuf_r+0x1c>
 8009b14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b18:	6023      	str	r3, [r4, #0]
 8009b1a:	6123      	str	r3, [r4, #16]
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	6163      	str	r3, [r4, #20]
 8009b20:	b002      	add	sp, #8
 8009b22:	bd70      	pop	{r4, r5, r6, pc}
 8009b24:	ab01      	add	r3, sp, #4
 8009b26:	466a      	mov	r2, sp
 8009b28:	f7ff ffc8 	bl	8009abc <__swhatbuf_r>
 8009b2c:	9900      	ldr	r1, [sp, #0]
 8009b2e:	4605      	mov	r5, r0
 8009b30:	4630      	mov	r0, r6
 8009b32:	f7fe f8e5 	bl	8007d00 <_malloc_r>
 8009b36:	b948      	cbnz	r0, 8009b4c <__smakebuf_r+0x44>
 8009b38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b3c:	059a      	lsls	r2, r3, #22
 8009b3e:	d4ef      	bmi.n	8009b20 <__smakebuf_r+0x18>
 8009b40:	f023 0303 	bic.w	r3, r3, #3
 8009b44:	f043 0302 	orr.w	r3, r3, #2
 8009b48:	81a3      	strh	r3, [r4, #12]
 8009b4a:	e7e3      	b.n	8009b14 <__smakebuf_r+0xc>
 8009b4c:	4b0d      	ldr	r3, [pc, #52]	; (8009b84 <__smakebuf_r+0x7c>)
 8009b4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	6020      	str	r0, [r4, #0]
 8009b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b58:	81a3      	strh	r3, [r4, #12]
 8009b5a:	9b00      	ldr	r3, [sp, #0]
 8009b5c:	6163      	str	r3, [r4, #20]
 8009b5e:	9b01      	ldr	r3, [sp, #4]
 8009b60:	6120      	str	r0, [r4, #16]
 8009b62:	b15b      	cbz	r3, 8009b7c <__smakebuf_r+0x74>
 8009b64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f000 f8c9 	bl	8009d00 <_isatty_r>
 8009b6e:	b128      	cbz	r0, 8009b7c <__smakebuf_r+0x74>
 8009b70:	89a3      	ldrh	r3, [r4, #12]
 8009b72:	f023 0303 	bic.w	r3, r3, #3
 8009b76:	f043 0301 	orr.w	r3, r3, #1
 8009b7a:	81a3      	strh	r3, [r4, #12]
 8009b7c:	89a0      	ldrh	r0, [r4, #12]
 8009b7e:	4305      	orrs	r5, r0
 8009b80:	81a5      	strh	r5, [r4, #12]
 8009b82:	e7cd      	b.n	8009b20 <__smakebuf_r+0x18>
 8009b84:	08009915 	.word	0x08009915

08009b88 <_raise_r>:
 8009b88:	291f      	cmp	r1, #31
 8009b8a:	b538      	push	{r3, r4, r5, lr}
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	460d      	mov	r5, r1
 8009b90:	d904      	bls.n	8009b9c <_raise_r+0x14>
 8009b92:	2316      	movs	r3, #22
 8009b94:	6003      	str	r3, [r0, #0]
 8009b96:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9a:	bd38      	pop	{r3, r4, r5, pc}
 8009b9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b9e:	b112      	cbz	r2, 8009ba6 <_raise_r+0x1e>
 8009ba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ba4:	b94b      	cbnz	r3, 8009bba <_raise_r+0x32>
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f000 f830 	bl	8009c0c <_getpid_r>
 8009bac:	462a      	mov	r2, r5
 8009bae:	4601      	mov	r1, r0
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bb6:	f000 b817 	b.w	8009be8 <_kill_r>
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d00a      	beq.n	8009bd4 <_raise_r+0x4c>
 8009bbe:	1c59      	adds	r1, r3, #1
 8009bc0:	d103      	bne.n	8009bca <_raise_r+0x42>
 8009bc2:	2316      	movs	r3, #22
 8009bc4:	6003      	str	r3, [r0, #0]
 8009bc6:	2001      	movs	r0, #1
 8009bc8:	e7e7      	b.n	8009b9a <_raise_r+0x12>
 8009bca:	2400      	movs	r4, #0
 8009bcc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	4798      	blx	r3
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	e7e0      	b.n	8009b9a <_raise_r+0x12>

08009bd8 <raise>:
 8009bd8:	4b02      	ldr	r3, [pc, #8]	; (8009be4 <raise+0xc>)
 8009bda:	4601      	mov	r1, r0
 8009bdc:	6818      	ldr	r0, [r3, #0]
 8009bde:	f7ff bfd3 	b.w	8009b88 <_raise_r>
 8009be2:	bf00      	nop
 8009be4:	20000018 	.word	0x20000018

08009be8 <_kill_r>:
 8009be8:	b538      	push	{r3, r4, r5, lr}
 8009bea:	4d07      	ldr	r5, [pc, #28]	; (8009c08 <_kill_r+0x20>)
 8009bec:	2300      	movs	r3, #0
 8009bee:	4604      	mov	r4, r0
 8009bf0:	4608      	mov	r0, r1
 8009bf2:	4611      	mov	r1, r2
 8009bf4:	602b      	str	r3, [r5, #0]
 8009bf6:	f7f8 fbe1 	bl	80023bc <_kill>
 8009bfa:	1c43      	adds	r3, r0, #1
 8009bfc:	d102      	bne.n	8009c04 <_kill_r+0x1c>
 8009bfe:	682b      	ldr	r3, [r5, #0]
 8009c00:	b103      	cbz	r3, 8009c04 <_kill_r+0x1c>
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	bd38      	pop	{r3, r4, r5, pc}
 8009c06:	bf00      	nop
 8009c08:	200004ec 	.word	0x200004ec

08009c0c <_getpid_r>:
 8009c0c:	f7f8 bbce 	b.w	80023ac <_getpid>

08009c10 <__sread>:
 8009c10:	b510      	push	{r4, lr}
 8009c12:	460c      	mov	r4, r1
 8009c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c18:	f000 f894 	bl	8009d44 <_read_r>
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	bfab      	itete	ge
 8009c20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c22:	89a3      	ldrhlt	r3, [r4, #12]
 8009c24:	181b      	addge	r3, r3, r0
 8009c26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c2a:	bfac      	ite	ge
 8009c2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c2e:	81a3      	strhlt	r3, [r4, #12]
 8009c30:	bd10      	pop	{r4, pc}

08009c32 <__swrite>:
 8009c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c36:	461f      	mov	r7, r3
 8009c38:	898b      	ldrh	r3, [r1, #12]
 8009c3a:	05db      	lsls	r3, r3, #23
 8009c3c:	4605      	mov	r5, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	4616      	mov	r6, r2
 8009c42:	d505      	bpl.n	8009c50 <__swrite+0x1e>
 8009c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c48:	2302      	movs	r3, #2
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f000 f868 	bl	8009d20 <_lseek_r>
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c5a:	81a3      	strh	r3, [r4, #12]
 8009c5c:	4632      	mov	r2, r6
 8009c5e:	463b      	mov	r3, r7
 8009c60:	4628      	mov	r0, r5
 8009c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c66:	f000 b817 	b.w	8009c98 <_write_r>

08009c6a <__sseek>:
 8009c6a:	b510      	push	{r4, lr}
 8009c6c:	460c      	mov	r4, r1
 8009c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c72:	f000 f855 	bl	8009d20 <_lseek_r>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	89a3      	ldrh	r3, [r4, #12]
 8009c7a:	bf15      	itete	ne
 8009c7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c86:	81a3      	strheq	r3, [r4, #12]
 8009c88:	bf18      	it	ne
 8009c8a:	81a3      	strhne	r3, [r4, #12]
 8009c8c:	bd10      	pop	{r4, pc}

08009c8e <__sclose>:
 8009c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c92:	f000 b813 	b.w	8009cbc <_close_r>
	...

08009c98 <_write_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	4d07      	ldr	r5, [pc, #28]	; (8009cb8 <_write_r+0x20>)
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	4608      	mov	r0, r1
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	602a      	str	r2, [r5, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	f7f8 fbbf 	bl	800242a <_write>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d102      	bne.n	8009cb6 <_write_r+0x1e>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	b103      	cbz	r3, 8009cb6 <_write_r+0x1e>
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}
 8009cb8:	200004ec 	.word	0x200004ec

08009cbc <_close_r>:
 8009cbc:	b538      	push	{r3, r4, r5, lr}
 8009cbe:	4d06      	ldr	r5, [pc, #24]	; (8009cd8 <_close_r+0x1c>)
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	4604      	mov	r4, r0
 8009cc4:	4608      	mov	r0, r1
 8009cc6:	602b      	str	r3, [r5, #0]
 8009cc8:	f7f8 fbcb 	bl	8002462 <_close>
 8009ccc:	1c43      	adds	r3, r0, #1
 8009cce:	d102      	bne.n	8009cd6 <_close_r+0x1a>
 8009cd0:	682b      	ldr	r3, [r5, #0]
 8009cd2:	b103      	cbz	r3, 8009cd6 <_close_r+0x1a>
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	bd38      	pop	{r3, r4, r5, pc}
 8009cd8:	200004ec 	.word	0x200004ec

08009cdc <_fstat_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4d07      	ldr	r5, [pc, #28]	; (8009cfc <_fstat_r+0x20>)
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	4608      	mov	r0, r1
 8009ce6:	4611      	mov	r1, r2
 8009ce8:	602b      	str	r3, [r5, #0]
 8009cea:	f7f8 fbc6 	bl	800247a <_fstat>
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	d102      	bne.n	8009cf8 <_fstat_r+0x1c>
 8009cf2:	682b      	ldr	r3, [r5, #0]
 8009cf4:	b103      	cbz	r3, 8009cf8 <_fstat_r+0x1c>
 8009cf6:	6023      	str	r3, [r4, #0]
 8009cf8:	bd38      	pop	{r3, r4, r5, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200004ec 	.word	0x200004ec

08009d00 <_isatty_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4d06      	ldr	r5, [pc, #24]	; (8009d1c <_isatty_r+0x1c>)
 8009d04:	2300      	movs	r3, #0
 8009d06:	4604      	mov	r4, r0
 8009d08:	4608      	mov	r0, r1
 8009d0a:	602b      	str	r3, [r5, #0]
 8009d0c:	f7f8 fbc5 	bl	800249a <_isatty>
 8009d10:	1c43      	adds	r3, r0, #1
 8009d12:	d102      	bne.n	8009d1a <_isatty_r+0x1a>
 8009d14:	682b      	ldr	r3, [r5, #0]
 8009d16:	b103      	cbz	r3, 8009d1a <_isatty_r+0x1a>
 8009d18:	6023      	str	r3, [r4, #0]
 8009d1a:	bd38      	pop	{r3, r4, r5, pc}
 8009d1c:	200004ec 	.word	0x200004ec

08009d20 <_lseek_r>:
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4d07      	ldr	r5, [pc, #28]	; (8009d40 <_lseek_r+0x20>)
 8009d24:	4604      	mov	r4, r0
 8009d26:	4608      	mov	r0, r1
 8009d28:	4611      	mov	r1, r2
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	602a      	str	r2, [r5, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f7f8 fbbe 	bl	80024b0 <_lseek>
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	d102      	bne.n	8009d3e <_lseek_r+0x1e>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	b103      	cbz	r3, 8009d3e <_lseek_r+0x1e>
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	bd38      	pop	{r3, r4, r5, pc}
 8009d40:	200004ec 	.word	0x200004ec

08009d44 <_read_r>:
 8009d44:	b538      	push	{r3, r4, r5, lr}
 8009d46:	4d07      	ldr	r5, [pc, #28]	; (8009d64 <_read_r+0x20>)
 8009d48:	4604      	mov	r4, r0
 8009d4a:	4608      	mov	r0, r1
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	2200      	movs	r2, #0
 8009d50:	602a      	str	r2, [r5, #0]
 8009d52:	461a      	mov	r2, r3
 8009d54:	f7f8 fb4c 	bl	80023f0 <_read>
 8009d58:	1c43      	adds	r3, r0, #1
 8009d5a:	d102      	bne.n	8009d62 <_read_r+0x1e>
 8009d5c:	682b      	ldr	r3, [r5, #0]
 8009d5e:	b103      	cbz	r3, 8009d62 <_read_r+0x1e>
 8009d60:	6023      	str	r3, [r4, #0]
 8009d62:	bd38      	pop	{r3, r4, r5, pc}
 8009d64:	200004ec 	.word	0x200004ec

08009d68 <_init>:
 8009d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d6a:	bf00      	nop
 8009d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6e:	bc08      	pop	{r3}
 8009d70:	469e      	mov	lr, r3
 8009d72:	4770      	bx	lr

08009d74 <_fini>:
 8009d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d76:	bf00      	nop
 8009d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d7a:	bc08      	pop	{r3}
 8009d7c:	469e      	mov	lr, r3
 8009d7e:	4770      	bx	lr
