Protel Design System Design Rule Check
PCB File : E:\新建文件夹\ESP32_C3\ESP32_C3.PcbDoc
Date     : 2021/9/1
Time     : 10:51:23

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-10(2944.7mil,2743.43mil) on Top Layer And Pad U2-9(2964.4mil,2743.43mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-2(3023.42mil,2605.6mil) on Top Layer And Pad U2-3(3023.42mil,2625.3mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-23(2885.6mil,2546.58mil) on Top Layer And Pad U2-24(2905.3mil,2546.58mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-24(2905.3mil,2546.58mil) on Top Layer And Pad U2-25(2925mil,2546.58mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-25(2925mil,2546.58mil) on Top Layer And Pad U2-26(2944.7mil,2546.58mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-26(2944.7mil,2546.58mil) on Top Layer And Pad U2-27(2964.4mil,2546.58mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-27(2964.4mil,2546.58mil) on Top Layer And Pad U2-28(2984.1mil,2546.58mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-3(3023.42mil,2625.3mil) on Top Layer And Pad U2-4(3023.42mil,2645mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-4(3023.42mil,2645mil) on Top Layer And Pad U2-5(3023.42mil,2664.7mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-5(3023.42mil,2664.7mil) on Top Layer And Pad U2-6(3023.42mil,2684.4mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-6(3023.42mil,2684.4mil) on Top Layer And Pad U2-7(3023.42mil,2704.1mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad U2-8(2984.1mil,2743.43mil) on Top Layer And Pad U2-9(2964.4mil,2743.43mil) on Top Layer 
   Violation between Clearance Constraint: (8.656mil < 10mil) Between Pad USBC1-A5(3575.791mil,2764.213mil) on Top Layer And Pad USBC1-B7(3595.47mil,2764.214mil) on Top Layer 
   Violation between Clearance Constraint: (8.666mil < 10mil) Between Pad USBC1-A5(3575.791mil,2764.213mil) on Top Layer And Pad USBC1-B8(3556.101mil,2764.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.656mil < 10mil) Between Pad USBC1-A6(3615.16mil,2764.213mil) on Top Layer And Pad USBC1-A7(3634.84mil,2764.214mil) on Top Layer 
   Violation between Clearance Constraint: (8.666mil < 10mil) Between Pad USBC1-A6(3615.16mil,2764.213mil) on Top Layer And Pad USBC1-B7(3595.47mil,2764.214mil) on Top Layer 
   Violation between Clearance Constraint: (8.666mil < 10mil) Between Pad USBC1-A7(3634.84mil,2764.214mil) on Top Layer And Pad USBC1-B6(3654.53mil,2764.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.676mil < 10mil) Between Pad USBC1-A8(3674.2mil,2764.252mil) on Top Layer And Pad USBC1-B5(3693.901mil,2764.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.646mil < 10mil) Between Pad USBC1-A8(3674.2mil,2764.252mil) on Top Layer And Pad USBC1-B6(3654.53mil,2764.213mil) on Top Layer 
Rule Violations :19

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.548mil < 10mil) Between Pad CN2-1(2757.602mil,3115.64mil) on Top Layer And Via (2670mil,3120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.548mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN3-1(3915mil,3879.801mil) on Top Layer And Via (3855mil,3879.798mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN3-3(3915mil,3722.321mil) on Top Layer And Via (3855mil,3712.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN3-4(3915mil,3643.586mil) on Top Layer And Via (3855mil,3640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN5-1(3915mil,3643.583mil) on Bottom Layer And Via (3855mil,3640mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN5-2(3915mil,3722.323mil) on Bottom Layer And Via (3855mil,3712.52mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad CN5-4(3915mil,3879.798mil) on Bottom Layer And Via (3855mil,3879.798mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.992mil < 10mil) Between Pad R12-2(2915mil,3805mil) on Bottom Layer And Via (2915mil,3855mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.098mil < 10mil) Between Pad S1-1(3495mil,3213.112mil) on Top Layer And Via (3530mil,3280mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.742mil < 10mil) Between Pad S2-2(3760mil,3213.112mil) on Top Layer And Via (3750mil,3145mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.742mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-1(3032.229mil,4091.693mil) on Top Layer And Pad U1-2(3032.229mil,4041.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-10(3032.229mil,3641.693mil) on Top Layer And Pad U1-11(3032.229mil,3591.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-10(3032.229mil,3641.693mil) on Top Layer And Pad U1-9(3032.229mil,3691.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-11(3032.229mil,3591.693mil) on Top Layer And Pad U1-12(3032.229mil,3541.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-12(3032.229mil,3541.693mil) on Top Layer And Pad U1-13(3032.229mil,3491.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.237mil < 10mil) Between Pad U1-13(3032.229mil,3491.693mil) on Top Layer And Pad U1-14(3032.229mil,3442.086mil) on Top Layer [Top Solder] Mask Sliver [2.237mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-15(3161.559mil,3394.476mil) on Top Layer And Pad U1-16(3211.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-16(3211.559mil,3394.476mil) on Top Layer And Pad U1-17(3261.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.874mil < 10mil) Between Pad U1-16(3211.559mil,3394.476mil) on Top Layer And Via (3160mil,3405mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-17(3261.559mil,3394.476mil) on Top Layer And Pad U1-18(3311.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-18(3311.559mil,3394.476mil) on Top Layer And Pad U1-19(3361.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-19(3361.559mil,3394.476mil) on Top Layer And Pad U1-20(3411.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.263mil < 10mil) Between Pad U1-19(3361.559mil,3394.476mil) on Top Layer And Via (3361.559mil,3315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.263mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-2(3032.229mil,4041.693mil) on Top Layer And Pad U1-3(3032.229mil,3991.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-20(3411.559mil,3394.476mil) on Top Layer And Pad U1-21(3461.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-21(3461.559mil,3394.476mil) on Top Layer And Pad U1-22(3511.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.312mil < 10mil) Between Pad U1-21(3461.559mil,3394.476mil) on Top Layer And Via (3460mil,3470mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.312mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-22(3511.559mil,3394.476mil) on Top Layer And Pad U1-23(3561.559mil,3394.476mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-23(3561.559mil,3394.476mil) on Top Layer And Pad U1-24(3611.559mil,3395.076mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-25(3740.889mil,3441.693mil) on Top Layer And Pad U1-26(3740.889mil,3491.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-26(3740.889mil,3491.693mil) on Top Layer And Pad U1-27(3740.889mil,3541.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-27(3740.889mil,3541.693mil) on Top Layer And Pad U1-28(3740.889mil,3591.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-28(3740.889mil,3591.693mil) on Top Layer And Pad U1-29(3740.889mil,3641.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-29(3740.889mil,3641.693mil) on Top Layer And Pad U1-30(3740.889mil,3691.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-3(3032.229mil,3991.693mil) on Top Layer And Pad U1-4(3032.229mil,3941.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-30(3740.889mil,3691.693mil) on Top Layer And Pad U1-31(3740.889mil,3741.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-31(3740.889mil,3741.693mil) on Top Layer And Pad U1-32(3740.889mil,3791.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-32(3740.889mil,3791.693mil) on Top Layer And Pad U1-33(3740.889mil,3841.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-33(3740.889mil,3841.693mil) on Top Layer And Pad U1-34(3740.889mil,3891.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-34(3740.889mil,3891.693mil) on Top Layer And Pad U1-35(3740.889mil,3941.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-35(3740.889mil,3941.693mil) on Top Layer And Pad U1-36(3740.889mil,3991.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-36(3740.889mil,3991.693mil) on Top Layer And Pad U1-37(3740.889mil,4041.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-37(3740.889mil,4041.693mil) on Top Layer And Pad U1-38(3740.889mil,4091.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-4(3032.229mil,3941.693mil) on Top Layer And Pad U1-5(3032.229mil,3891.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.016mil < 10mil) Between Pad U1-4(3032.229mil,3941.693mil) on Top Layer And Via (2955mil,3940mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-5(3032.229mil,3891.693mil) on Top Layer And Pad U1-6(3032.229mil,3841.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-6(3032.229mil,3841.693mil) on Top Layer And Pad U1-7(3032.229mil,3791.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-7(3032.229mil,3791.693mil) on Top Layer And Pad U1-8(3032.229mil,3741.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-8(3032.229mil,3741.693mil) on Top Layer And Pad U1-9(3032.229mil,3691.693mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-1(3023.42mil,2585.9mil) on Top Layer And Pad U2-2(3023.42mil,2605.6mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-1(3023.42mil,2585.9mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-10(2944.7mil,2743.43mil) on Top Layer And Pad U2-11(2925mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-10(2944.7mil,2743.43mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-10(2944.7mil,2743.43mil) on Top Layer And Pad U2-9(2964.4mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-11(2925mil,2743.43mil) on Top Layer And Pad U2-12(2905.3mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-11(2925mil,2743.43mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-12(2905.3mil,2743.43mil) on Top Layer And Pad U2-13(2885.6mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-12(2905.3mil,2743.43mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-13(2885.6mil,2743.43mil) on Top Layer And Pad U2-14(2865.9mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-13(2885.6mil,2743.43mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-14(2865.9mil,2743.43mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-15(2826.57mil,2704.1mil) on Top Layer And Pad U2-16(2826.57mil,2684.4mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-15(2826.57mil,2704.1mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-16(2826.57mil,2684.4mil) on Top Layer And Pad U2-17(2826.57mil,2664.7mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-16(2826.57mil,2684.4mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-17(2826.57mil,2664.7mil) on Top Layer And Pad U2-18(2826.57mil,2645mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-17(2826.57mil,2664.7mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-18(2826.57mil,2645mil) on Top Layer And Pad U2-19(2826.57mil,2625.3mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-18(2826.57mil,2645mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-19(2826.57mil,2625.3mil) on Top Layer And Pad U2-20(2826.57mil,2605.6mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-19(2826.57mil,2625.3mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-2(3023.42mil,2605.6mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-2(3023.42mil,2605.6mil) on Top Layer And Pad U2-3(3023.42mil,2625.3mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-20(2826.57mil,2605.6mil) on Top Layer And Pad U2-21(2826.57mil,2585.9mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-20(2826.57mil,2605.6mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-21(2826.57mil,2585.9mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-22(2865.9mil,2546.58mil) on Top Layer And Pad U2-23(2885.6mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-22(2865.9mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.048mil < 10mil) Between Pad U2-22(2865.9mil,2546.58mil) on Top Layer And Via (2875mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-23(2885.6mil,2546.58mil) on Top Layer And Pad U2-24(2905.3mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-23(2885.6mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.461mil < 10mil) Between Pad U2-23(2885.6mil,2546.58mil) on Top Layer And Via (2875mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-24(2905.3mil,2546.58mil) on Top Layer And Pad U2-25(2925mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-24(2905.3mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-25(2925mil,2546.58mil) on Top Layer And Pad U2-26(2944.7mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-25(2925mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.864mil < 10mil) Between Pad U2-25(2925mil,2546.58mil) on Top Layer And Via (2925mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-26(2944.7mil,2546.58mil) on Top Layer And Pad U2-27(2964.4mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-26(2944.7mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-27(2964.4mil,2546.58mil) on Top Layer And Pad U2-28(2984.1mil,2546.58mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-27(2964.4mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-28(2984.1mil,2546.58mil) on Top Layer And Pad U2-29(2925mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-3(3023.42mil,2625.3mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-4(3023.42mil,2645mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-5(3023.42mil,2664.7mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-6(3023.42mil,2684.4mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-7(3023.42mil,2704.1mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-8(2984.1mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-29(2925mil,2645mil) on Top Layer And Pad U2-9(2964.4mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-3(3023.42mil,2625.3mil) on Top Layer And Pad U2-4(3023.42mil,2645mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-4(3023.42mil,2645mil) on Top Layer And Pad U2-5(3023.42mil,2664.7mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-5(3023.42mil,2664.7mil) on Top Layer And Pad U2-6(3023.42mil,2684.4mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-6(3023.42mil,2684.4mil) on Top Layer And Pad U2-7(3023.42mil,2704.1mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-8(2984.1mil,2743.43mil) on Top Layer And Pad U2-9(2964.4mil,2743.43mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.851mil < 10mil) Between Pad U3-3(3179.347mil,3343.89mil) on Bottom Layer And Via (3160mil,3405mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.851mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.704mil < 10mil) Between Pad U6-4(3731.796mil,3189.105mil) on Bottom Layer And Via (3750mil,3145mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.704mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.792mil < 10mil) Between Pad U6-7(3453.844mil,3289.105mil) on Bottom Layer And Via (3530mil,3280mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.792mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.132mil < 10mil) Between Pad USBC1-(3738.78mil,2698.18mil) on Multi-Layer And Via (3695mil,2695mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.132mil] / [Bottom Solder] Mask Sliver [6.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad USBC1-0(3454.923mil,2722.186mil) on Multi-Layer And Pad USBC1-A1(3499.017mil,2764.214mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad USBC1-0(3795.079mil,2722.191mil) on Multi-Layer And Pad USBC1-A12(3750.985mil,2764.214mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USBC1-A1(3499.017mil,2764.214mil) on Top Layer And Pad USBC1-A4(3530.512mil,2764.215mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad USBC1-A12(3750.985mil,2764.214mil) on Top Layer And Pad USBC1-A9(3719.488mil,2764.216mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.233mil < 10mil) Between Pad USBC1-A4(3530.512mil,2764.215mil) on Top Layer And Pad USBC1-B8(3556.101mil,2764.252mil) on Top Layer [Top Solder] Mask Sliver [2.233mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad USBC1-A5(3575.791mil,2764.213mil) on Top Layer And Pad USBC1-B7(3595.47mil,2764.214mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad USBC1-A5(3575.791mil,2764.213mil) on Top Layer And Pad USBC1-B8(3556.101mil,2764.252mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad USBC1-A6(3615.16mil,2764.213mil) on Top Layer And Pad USBC1-A7(3634.84mil,2764.214mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad USBC1-A6(3615.16mil,2764.213mil) on Top Layer And Pad USBC1-B7(3595.47mil,2764.214mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad USBC1-A7(3634.84mil,2764.214mil) on Top Layer And Pad USBC1-B6(3654.53mil,2764.213mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad USBC1-A8(3674.2mil,2764.252mil) on Top Layer And Pad USBC1-B5(3693.901mil,2764.213mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.646mil < 10mil) Between Pad USBC1-A8(3674.2mil,2764.252mil) on Top Layer And Pad USBC1-B6(3654.53mil,2764.213mil) on Top Layer [Top Solder] Mask Sliver [0.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.233mil < 10mil) Between Pad USBC1-A9(3719.488mil,2764.216mil) on Top Layer And Pad USBC1-B5(3693.901mil,2764.213mil) on Top Layer [Top Solder] Mask Sliver [2.233mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.098mil < 10mil) Between Via (2915mil,3855mil) from Top Layer to Bottom Layer And Via (2925mil,3900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.098mil] / [Bottom Solder] Mask Sliver [8.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.559mil < 10mil) Between Via (3315mil,3480mil) from Top Layer to Bottom Layer And Via (3361.559mil,3480mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.559mil] / [Bottom Solder] Mask Sliver [8.559mil]
Rule Violations :123

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.356mil < 10mil) Between Arc (2996.8mil,4138.934mil) on Top Overlay And Pad U1-1(3032.229mil,4091.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.761mil < 10mil) Between Arc (3050.347mil,3343.89mil) on Bottom Overlay And Pad U3-1(3079.347mil,3343.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.804mil < 10mil) Between Arc (3079.347mil,3287.39mil) on Bottom Overlay And Pad U3-1(3079.347mil,3343.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Arc (3731.8mil,3369.315mil) on Bottom Overlay And Pad U6-1(3731.796mil,3339.105mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C1-1(3195mil,2880mil) on Top Layer And Track (3168.992mil,2855.124mil)(3168.992mil,2892.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3195mil,2880mil) on Top Layer And Track (3168.992mil,2855.124mil)(3221.008mil,2855.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3195mil,2880mil) on Top Layer And Track (3221.008mil,2855.124mil)(3221.008mil,2892.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3195mil,2939.31mil) on Top Layer And Track (3168.992mil,2926.435mil)(3168.992mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3195mil,2939.31mil) on Top Layer And Track (3168.992mil,2964.186mil)(3221.008mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3195mil,2939.31mil) on Top Layer And Track (3221.008mil,2926.435mil)(3221.008mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C2-1(3115mil,2880mil) on Top Layer And Track (3088.992mil,2855.124mil)(3088.992mil,2892.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3115mil,2880mil) on Top Layer And Track (3088.992mil,2855.124mil)(3141.008mil,2855.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3115mil,2880mil) on Top Layer And Track (3141.008mil,2855.124mil)(3141.008mil,2892.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3115mil,2939.31mil) on Top Layer And Track (3088.992mil,2926.435mil)(3088.992mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3115mil,2939.31mil) on Top Layer And Track (3088.992mil,2964.186mil)(3141.008mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3115mil,2939.31mil) on Top Layer And Track (3141.008mil,2926.435mil)(3141.008mil,2964.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2925mil,2930mil) on Top Layer And Track (2900.124mil,2903.992mil)(2900.124mil,2956.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C3-1(2925mil,2930mil) on Top Layer And Track (2900.124mil,2903.992mil)(2937.875mil,2903.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2925mil,2930mil) on Top Layer And Track (2900.124mil,2956.008mil)(2937.875mil,2956.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2984.31mil,2930mil) on Top Layer And Track (2971.435mil,2903.992mil)(3009.186mil,2903.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2984.31mil,2930mil) on Top Layer And Track (2971.435mil,2956.008mil)(3009.186mil,2956.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2984.31mil,2930mil) on Top Layer And Track (3009.186mil,2903.992mil)(3009.186mil,2956.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C4-1(3197.938mil,3205.69mil) on Top Layer And Track (3171.93mil,3180.814mil)(3171.93mil,3218.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3197.938mil,3205.69mil) on Top Layer And Track (3171.93mil,3180.814mil)(3223.946mil,3180.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3197.938mil,3205.69mil) on Top Layer And Track (3223.946mil,3180.814mil)(3223.946mil,3218.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3197.938mil,3265mil) on Top Layer And Track (3171.93mil,3252.125mil)(3171.93mil,3289.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3197.938mil,3265mil) on Top Layer And Track (3171.93mil,3289.876mil)(3223.946mil,3289.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3197.938mil,3265mil) on Top Layer And Track (3223.946mil,3252.125mil)(3223.946mil,3289.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C5-1(3580mil,2960mil) on Bottom Layer And Track (3553.992mil,2935.124mil)(3553.992mil,2972.875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(3580mil,2960mil) on Bottom Layer And Track (3553.992mil,2935.124mil)(3606.008mil,2935.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(3580mil,2960mil) on Bottom Layer And Track (3606.008mil,2935.124mil)(3606.008mil,2972.875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3580mil,3019.31mil) on Bottom Layer And Track (3553.992mil,3006.435mil)(3553.992mil,3044.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3580mil,3019.31mil) on Bottom Layer And Track (3553.992mil,3044.186mil)(3606.008mil,3044.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3580mil,3019.31mil) on Bottom Layer And Track (3606.008mil,3006.435mil)(3606.008mil,3044.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C6-1(3630mil,3170.69mil) on Top Layer And Track (3603.992mil,3145.814mil)(3603.992mil,3183.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3630mil,3170.69mil) on Top Layer And Track (3603.992mil,3145.814mil)(3656.008mil,3145.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3630mil,3170.69mil) on Top Layer And Track (3656.008mil,3145.814mil)(3656.008mil,3183.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3630mil,3230mil) on Top Layer And Track (3603.992mil,3217.125mil)(3603.992mil,3254.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3630mil,3230mil) on Top Layer And Track (3603.992mil,3254.876mil)(3656.008mil,3254.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3630mil,3230mil) on Top Layer And Track (3656.008mil,3217.125mil)(3656.008mil,3254.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C7-1(3485mil,2960.69mil) on Bottom Layer And Track (3458.992mil,2935.814mil)(3458.992mil,2973.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(3485mil,2960.69mil) on Bottom Layer And Track (3458.992mil,2935.814mil)(3511.008mil,2935.814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(3485mil,2960.69mil) on Bottom Layer And Track (3511.008mil,2935.814mil)(3511.008mil,2973.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3485mil,3020mil) on Bottom Layer And Track (3458.992mil,3007.125mil)(3458.992mil,3044.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3485mil,3020mil) on Bottom Layer And Track (3458.992mil,3044.876mil)(3511.008mil,3044.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3485mil,3020mil) on Bottom Layer And Track (3511.008mil,3007.125mil)(3511.008mil,3044.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(2915mil,4060mil) on Top Layer And Track (2888.992mil,4047.125mil)(2888.992mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(2915mil,4060mil) on Top Layer And Track (2888.992mil,4084.876mil)(2941.008mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(2915mil,4060mil) on Top Layer And Track (2941.008mil,4047.125mil)(2941.008mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C8-2(2915mil,4000.69mil) on Top Layer And Track (2888.992mil,3975.814mil)(2888.992mil,4013.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(2915mil,4000.69mil) on Top Layer And Track (2888.992mil,3975.814mil)(2941.008mil,3975.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(2915mil,4000.69mil) on Top Layer And Track (2941.008mil,3975.814mil)(2941.008mil,4013.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(2830mil,4060mil) on Top Layer And Track (2803.992mil,4047.125mil)(2803.992mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(2830mil,4060mil) on Top Layer And Track (2803.992mil,4084.876mil)(2856.008mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(2830mil,4060mil) on Top Layer And Track (2856.008mil,4047.125mil)(2856.008mil,4084.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C9-2(2830mil,4000.69mil) on Top Layer And Track (2803.992mil,3975.814mil)(2803.992mil,4013.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(2830mil,4000.69mil) on Top Layer And Track (2803.992mil,3975.814mil)(2856.008mil,3975.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(2830mil,4000.69mil) on Top Layer And Track (2856.008mil,3975.814mil)(2856.008mil,4013.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad CN1-1(2757.602mil,3715.64mil) on Top Layer And Track (2700.943mil,3597.52mil)(2700.943mil,3686.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad CN1-1(2757.602mil,3715.64mil) on Top Layer And Track (2700.943mil,3744.42mil)(2700.943mil,3765.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad CN1-2(2757.602mil,3794.38mil) on Top Layer And Track (2700.943mil,3744.42mil)(2700.943mil,3765.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad CN1-2(2757.602mil,3794.38mil) on Top Layer And Track (2700.943mil,3912.48mil)(2700.945mil,3823.16mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN1-3(2599.682mil,3915mil) on Top Layer And Track (2488.343mil,3912.48mil)(2521.682mil,3912.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN1-3(2599.682mil,3915mil) on Top Layer And Track (2677.682mil,3912.48mil)(2700.943mil,3912.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN1-4(2599.682mil,3595mil) on Top Layer And Track (2488.343mil,3597.52mil)(2521.682mil,3597.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN1-4(2599.682mil,3595mil) on Top Layer And Track (2677.682mil,3597.52mil)(2700.943mil,3597.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad CN2-1(2757.602mil,3115.64mil) on Top Layer And Track (2700.943mil,2997.52mil)(2700.943mil,3086.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad CN2-1(2757.602mil,3115.64mil) on Top Layer And Track (2700.943mil,3144.42mil)(2700.943mil,3165.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad CN2-2(2757.602mil,3194.38mil) on Top Layer And Track (2700.943mil,3144.42mil)(2700.943mil,3165.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad CN2-2(2757.602mil,3194.38mil) on Top Layer And Track (2700.943mil,3312.48mil)(2700.945mil,3223.16mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN2-3(2599.682mil,3315mil) on Top Layer And Track (2488.343mil,3312.48mil)(2521.682mil,3312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN2-3(2599.682mil,3315mil) on Top Layer And Track (2677.682mil,3312.48mil)(2700.943mil,3312.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN2-4(2599.682mil,2995mil) on Top Layer And Track (2488.343mil,2997.52mil)(2521.682mil,2997.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad CN2-4(2599.682mil,2995mil) on Top Layer And Track (2677.682mil,2997.52mil)(2700.943mil,2997.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-1(3915mil,3879.801mil) on Top Layer And Track (3953.386mil,3826.413mil)(3953.386mil,3854.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-1(3915mil,3879.801mil) on Top Layer And Track (3953.386mil,3905.153mil)(3953.386mil,3997.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-2(3915mil,3801.061mil) on Top Layer And Track (3953.386mil,3747.673mil)(3953.386mil,3775.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-2(3915mil,3801.061mil) on Top Layer And Track (3953.386mil,3826.413mil)(3953.386mil,3854.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-3(3915mil,3722.321mil) on Top Layer And Track (3953.386mil,3668.938mil)(3953.386mil,3696.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-3(3915mil,3722.321mil) on Top Layer And Track (3953.386mil,3747.673mil)(3953.386mil,3775.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-4(3915mil,3643.586mil) on Top Layer And Track (3953.386mil,3525.472mil)(3953.386mil,3618.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN3-4(3915mil,3643.586mil) on Top Layer And Track (3953.386mil,3668.938mil)(3953.386mil,3696.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN3-5(4165mil,3555mil) on Top Layer And Track (3953.386mil,3525.472mil)(4193.543mil,3525.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN3-5(4165mil,3555mil) on Top Layer And Track (4193.543mil,3525.472mil)(4193.543mil,3528.184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN3-5(4165mil,3555mil) on Top Layer And Track (4193.543mil,3581.817mil)(4193.543mil,3660.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN3-6(4165mil,3968.384mil) on Top Layer And Track (3953.386mil,3997.911mil)(4193.543mil,3997.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN3-6(4165mil,3968.384mil) on Top Layer And Track (4193.543mil,3660.555mil)(4193.543mil,3941.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN3-6(4165mil,3968.384mil) on Top Layer And Track (4193.543mil,3995.2mil)(4193.543mil,3997.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-1(2787.795mil,3870mil) on Bottom Layer And Track (2749.409mil,3816.612mil)(2749.409mil,3844.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-1(2787.795mil,3870mil) on Bottom Layer And Track (2749.409mil,3895.352mil)(2749.409mil,3988.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-2(2787.795mil,3791.26mil) on Bottom Layer And Track (2749.409mil,3737.872mil)(2749.409mil,3765.908mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-2(2787.795mil,3791.26mil) on Bottom Layer And Track (2749.409mil,3816.612mil)(2749.409mil,3844.648mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-3(2787.795mil,3712.52mil) on Bottom Layer And Track (2749.409mil,3659.137mil)(2749.409mil,3687.168mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-3(2787.795mil,3712.52mil) on Bottom Layer And Track (2749.409mil,3737.872mil)(2749.409mil,3765.908mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-4(2787.795mil,3633.785mil) on Bottom Layer And Track (2749.409mil,3515.671mil)(2749.409mil,3608.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN4-4(2787.795mil,3633.785mil) on Bottom Layer And Track (2749.409mil,3659.137mil)(2749.409mil,3687.168mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN4-5(2537.795mil,3545.199mil) on Bottom Layer And Track (2509.252mil,3515.671mil)(2509.252mil,3518.383mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN4-5(2537.795mil,3545.199mil) on Bottom Layer And Track (2509.252mil,3515.671mil)(2749.409mil,3515.671mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN4-5(2537.795mil,3545.199mil) on Bottom Layer And Track (2509.252mil,3572.016mil)(2509.252mil,3650.754mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN4-6(2537.795mil,3958.583mil) on Bottom Layer And Track (2509.252mil,3650.754mil)(2509.252mil,3931.766mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN4-6(2537.795mil,3958.583mil) on Bottom Layer And Track (2509.252mil,3985.399mil)(2509.252mil,3988.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN4-6(2537.795mil,3958.583mil) on Bottom Layer And Track (2509.252mil,3988.11mil)(2749.409mil,3988.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-1(3915mil,3643.583mil) on Bottom Layer And Track (3953.386mil,3525.473mil)(3953.386mil,3618.231mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-1(3915mil,3643.583mil) on Bottom Layer And Track (3953.386mil,3668.935mil)(3953.386mil,3696.971mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-2(3915mil,3722.323mil) on Bottom Layer And Track (3953.386mil,3668.935mil)(3953.386mil,3696.971mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-2(3915mil,3722.323mil) on Bottom Layer And Track (3953.386mil,3747.675mil)(3953.386mil,3775.711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-3(3915mil,3801.063mil) on Bottom Layer And Track (3953.386mil,3747.675mil)(3953.386mil,3775.711mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-3(3915mil,3801.063mil) on Bottom Layer And Track (3953.386mil,3826.415mil)(3953.386mil,3854.446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-4(3915mil,3879.798mil) on Bottom Layer And Track (3953.386mil,3826.415mil)(3953.386mil,3854.446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad CN5-4(3915mil,3879.798mil) on Bottom Layer And Track (3953.386mil,3905.15mil)(3953.386mil,3997.912mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN5-5(4165mil,3968.384mil) on Bottom Layer And Track (3953.386mil,3997.912mil)(4193.543mil,3997.912mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN5-5(4165mil,3968.384mil) on Bottom Layer And Track (4193.543mil,3862.829mil)(4193.543mil,3941.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN5-5(4165mil,3968.384mil) on Bottom Layer And Track (4193.543mil,3995.2mil)(4193.543mil,3997.912mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad CN5-6(4165mil,3555mil) on Bottom Layer And Track (3953.386mil,3525.473mil)(4193.543mil,3525.473mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad CN5-6(4165mil,3555mil) on Bottom Layer And Track (4193.543mil,3525.473mil)(4193.543mil,3528.184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad CN5-6(4165mil,3555mil) on Bottom Layer And Track (4193.543mil,3581.817mil)(4193.543mil,3862.829mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(3355mil,2930mil) on Top Layer And Track (3328.992mil,2917.125mil)(3328.992mil,2954.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(3355mil,2930mil) on Top Layer And Track (3328.992mil,2954.876mil)(3381.008mil,2954.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(3355mil,2930mil) on Top Layer And Track (3381.008mil,2917.125mil)(3381.008mil,2954.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad D1-2(3355mil,2870.69mil) on Top Layer And Track (3328.992mil,2845.814mil)(3328.992mil,2883.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(3355mil,2870.69mil) on Top Layer And Track (3328.992mil,2845.814mil)(3381.008mil,2845.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(3355mil,2870.69mil) on Top Layer And Track (3381.008mil,2845.814mil)(3381.008mil,2883.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2924.31mil,3495mil) on Top Layer And Track (2911.435mil,3468.992mil)(2949.186mil,3468.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2924.31mil,3495mil) on Top Layer And Track (2911.435mil,3521.008mil)(2949.186mil,3521.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2924.31mil,3495mil) on Top Layer And Track (2949.186mil,3468.992mil)(2949.186mil,3521.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(2865mil,3495mil) on Top Layer And Track (2840.124mil,3468.992mil)(2840.124mil,3521.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R10-2(2865mil,3495mil) on Top Layer And Track (2840.124mil,3468.992mil)(2877.875mil,3468.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(2865mil,3495mil) on Top Layer And Track (2840.124mil,3521.008mil)(2877.875mil,3521.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R1-1(3130mil,2700.69mil) on Top Layer And Track (3103.992mil,2675.814mil)(3103.992mil,2713.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(3130mil,2700.69mil) on Top Layer And Track (3103.992mil,2675.814mil)(3156.008mil,2675.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(3130mil,2700.69mil) on Top Layer And Track (3156.008mil,2675.814mil)(3156.008mil,2713.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2980mil,3710mil) on Bottom Layer And Track (2967.125mil,3683.992mil)(3004.876mil,3683.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2980mil,3710mil) on Bottom Layer And Track (2967.125mil,3736.008mil)(3004.876mil,3736.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2980mil,3710mil) on Bottom Layer And Track (3004.876mil,3683.992mil)(3004.876mil,3736.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2920.69mil,3710mil) on Bottom Layer And Track (2895.814mil,3683.992mil)(2895.814mil,3736.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R11-2(2920.69mil,3710mil) on Bottom Layer And Track (2895.814mil,3683.992mil)(2933.565mil,3683.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2920.69mil,3710mil) on Bottom Layer And Track (2895.814mil,3736.008mil)(2933.565mil,3736.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3130mil,2760mil) on Top Layer And Track (3103.992mil,2747.125mil)(3103.992mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3130mil,2760mil) on Top Layer And Track (3103.992mil,2784.876mil)(3156.008mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3130mil,2760mil) on Top Layer And Track (3156.008mil,2747.125mil)(3156.008mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2974.31mil,3805mil) on Bottom Layer And Track (2961.435mil,3778.992mil)(2999.186mil,3778.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2974.31mil,3805mil) on Bottom Layer And Track (2961.435mil,3831.008mil)(2999.186mil,3831.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2974.31mil,3805mil) on Bottom Layer And Track (2999.186mil,3778.992mil)(2999.186mil,3831.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2915mil,3805mil) on Bottom Layer And Track (2890.124mil,3778.992mil)(2890.124mil,3831.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R12-2(2915mil,3805mil) on Bottom Layer And Track (2890.124mil,3778.992mil)(2927.875mil,3778.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2915mil,3805mil) on Bottom Layer And Track (2890.124mil,3831.008mil)(2927.875mil,3831.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2715mil,2815mil) on Top Layer And Track (2688.992mil,2802.125mil)(2688.992mil,2839.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2715mil,2815mil) on Top Layer And Track (2688.992mil,2839.876mil)(2741.008mil,2839.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2715mil,2815mil) on Top Layer And Track (2741.008mil,2802.125mil)(2741.008mil,2839.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R2-2(2715mil,2755.69mil) on Top Layer And Track (2688.992mil,2730.814mil)(2688.992mil,2768.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2715mil,2755.69mil) on Top Layer And Track (2688.992mil,2730.814mil)(2741.008mil,2730.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2715mil,2755.69mil) on Top Layer And Track (2741.008mil,2730.814mil)(2741.008mil,2768.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(3275mil,2560mil) on Top Layer And Track (3250.124mil,2533.992mil)(3250.124mil,2586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R3-1(3275mil,2560mil) on Top Layer And Track (3250.124mil,2533.992mil)(3287.875mil,2533.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(3275mil,2560mil) on Top Layer And Track (3250.124mil,2586.008mil)(3287.875mil,2586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3334.31mil,2560mil) on Top Layer And Track (3321.435mil,2533.992mil)(3359.186mil,2533.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3334.31mil,2560mil) on Top Layer And Track (3321.435mil,2586.008mil)(3359.186mil,2586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3334.31mil,2560mil) on Top Layer And Track (3359.186mil,2533.992mil)(3359.186mil,2586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R4-1(2710mil,2550.69mil) on Top Layer And Track (2683.992mil,2525.814mil)(2683.992mil,2563.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(2710mil,2550.69mil) on Top Layer And Track (2683.992mil,2525.814mil)(2736.008mil,2525.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(2710mil,2550.69mil) on Top Layer And Track (2736.008mil,2525.814mil)(2736.008mil,2563.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(2710mil,2610mil) on Top Layer And Track (2683.992mil,2597.125mil)(2683.992mil,2634.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(2710mil,2610mil) on Top Layer And Track (2683.992mil,2634.876mil)(2736.008mil,2634.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(2710mil,2610mil) on Top Layer And Track (2736.008mil,2597.125mil)(2736.008mil,2634.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R5-1(3270mil,2700.69mil) on Top Layer And Track (3243.992mil,2675.814mil)(3243.992mil,2713.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3270mil,2700.69mil) on Top Layer And Track (3243.992mil,2675.814mil)(3296.008mil,2675.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3270mil,2700.69mil) on Top Layer And Track (3296.008mil,2675.814mil)(3296.008mil,2713.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3270mil,2760mil) on Top Layer And Track (3243.992mil,2747.125mil)(3243.992mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3270mil,2760mil) on Top Layer And Track (3243.992mil,2784.876mil)(3296.008mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3270mil,2760mil) on Top Layer And Track (3296.008mil,2747.125mil)(3296.008mil,2784.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R6-1(3130mil,2560.69mil) on Top Layer And Track (3103.992mil,2535.814mil)(3103.992mil,2573.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3130mil,2560.69mil) on Top Layer And Track (3103.992mil,2535.814mil)(3156.008mil,2535.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3130mil,2560.69mil) on Top Layer And Track (3156.008mil,2535.814mil)(3156.008mil,2573.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3130mil,2620mil) on Top Layer And Track (3103.992mil,2607.125mil)(3103.992mil,2644.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3130mil,2620mil) on Top Layer And Track (3103.992mil,2644.876mil)(3156.008mil,2644.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3130mil,2620mil) on Top Layer And Track (3156.008mil,2607.125mil)(3156.008mil,2644.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R7-1(2937.875mil,3215mil) on Bottom Layer And Track (2911.867mil,3190.124mil)(2911.867mil,3227.875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2937.875mil,3215mil) on Bottom Layer And Track (2911.867mil,3190.124mil)(2963.883mil,3190.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2937.875mil,3215mil) on Bottom Layer And Track (2963.883mil,3190.124mil)(2963.883mil,3227.875mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2937.875mil,3274.31mil) on Bottom Layer And Track (2911.867mil,3261.435mil)(2911.867mil,3299.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2937.875mil,3274.31mil) on Bottom Layer And Track (2911.867mil,3299.186mil)(2963.883mil,3299.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2937.875mil,3274.31mil) on Bottom Layer And Track (2963.883mil,3261.435mil)(2963.883mil,3299.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R8-1(3203.17mil,3036.772mil) on Top Layer And Track (3177.162mil,3011.896mil)(3177.162mil,3049.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(3203.17mil,3036.772mil) on Top Layer And Track (3177.162mil,3011.896mil)(3229.178mil,3011.896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(3203.17mil,3036.772mil) on Top Layer And Track (3229.178mil,3011.896mil)(3229.178mil,3049.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(3203.17mil,3096.082mil) on Top Layer And Track (3177.162mil,3083.207mil)(3177.162mil,3120.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(3203.17mil,3096.082mil) on Top Layer And Track (3177.162mil,3120.958mil)(3229.178mil,3120.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(3203.17mil,3096.082mil) on Top Layer And Track (3229.178mil,3083.207mil)(3229.178mil,3120.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R9-1(3361.559mil,3205mil) on Top Layer And Track (3335.55mil,3180.124mil)(3335.55mil,3217.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3361.559mil,3205mil) on Top Layer And Track (3335.55mil,3180.124mil)(3387.566mil,3180.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3361.559mil,3205mil) on Top Layer And Track (3387.566mil,3180.124mil)(3387.566mil,3217.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3361.559mil,3264.31mil) on Top Layer And Track (3335.55mil,3251.435mil)(3335.55mil,3289.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3361.559mil,3264.31mil) on Top Layer And Track (3335.55mil,3289.186mil)(3387.566mil,3289.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3361.559mil,3264.31mil) on Top Layer And Track (3387.566mil,3251.435mil)(3387.566mil,3289.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S1-1(3495mil,3213.112mil) on Top Layer And Track (3422.166mil,3217.046mil)(3467.122mil,3217.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S1-1(3495mil,3213.112mil) on Top Layer And Track (3445mil,3195mil)(3466.215mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S1-1(3495mil,3213.112mil) on Top Layer And Track (3522.878mil,3217.046mil)(3567.834mil,3217.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S1-1(3495mil,3213.112mil) on Top Layer And Track (3523.785mil,3195mil)(3545mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S1-2(3495mil,2976.888mil) on Top Layer And Track (3422.165mil,2972.954mil)(3467.122mil,2972.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S1-2(3495mil,2976.888mil) on Top Layer And Track (3445mil,3000mil)(3466.215mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S1-2(3495mil,2976.888mil) on Top Layer And Track (3522.878mil,2972.954mil)(3567.835mil,2972.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S1-2(3495mil,2976.888mil) on Top Layer And Track (3523.785mil,3000mil)(3545mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S2-1(3760mil,2976.888mil) on Top Layer And Track (3687.166mil,2972.954mil)(3732.122mil,2972.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S2-1(3760mil,2976.888mil) on Top Layer And Track (3710mil,2995mil)(3731.215mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S2-1(3760mil,2976.888mil) on Top Layer And Track (3787.878mil,2972.954mil)(3832.834mil,2972.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S2-1(3760mil,2976.888mil) on Top Layer And Track (3788.785mil,2995mil)(3810mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S2-2(3760mil,3213.112mil) on Top Layer And Track (3687.165mil,3217.046mil)(3732.122mil,3217.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S2-2(3760mil,3213.112mil) on Top Layer And Track (3710mil,3190mil)(3731.215mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Pad S2-2(3760mil,3213.112mil) on Top Layer And Track (3787.878mil,3217.046mil)(3832.835mil,3217.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad S2-2(3760mil,3213.112mil) on Top Layer And Track (3788.785mil,3190mil)(3810mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.131mil < 10mil) Between Pad U1-1(3032.229mil,4091.693mil) on Top Layer And Track (3032.229mil,4118.509mil)(3032.229mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.462mil < 10mil) Between Pad U1-14(3032.229mil,3442.086mil) on Top Layer And Track (3032.229mil,3400.748mil)(3032.229mil,3410.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad U1-15(3161.559mil,3394.476mil) on Top Layer And Track (3032.229mil,3400.748mil)(3132.774mil,3400.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad U1-24(3611.559mil,3395.076mil) on Top Layer And Track (3640.345mil,3400.748mil)(3740.89mil,3400.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.069mil < 10mil) Between Pad U1-25(3740.889mil,3441.693mil) on Top Layer And Track (3740.89mil,3400.748mil)(3740.89mil,3410.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.131mil < 10mil) Between Pad U1-38(3740.889mil,4091.693mil) on Top Layer And Track (3740.89mil,4118.509mil)(3740.89mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.131mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad U3-1(3079.347mil,3343.89mil) on Bottom Layer And Track (3055.922mil,3272.39mil)(3055.922mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-1(3079.347mil,3343.89mil) on Bottom Layer And Track (3055.922mil,3324.004mil)(3059.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-1(3079.347mil,3343.89mil) on Bottom Layer And Track (3099.636mil,3324.004mil)(3109.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-2(3129.347mil,3343.89mil) on Bottom Layer And Track (3099.636mil,3324.004mil)(3109.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-2(3129.347mil,3343.89mil) on Bottom Layer And Track (3149.636mil,3324.004mil)(3159.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-3(3179.347mil,3343.89mil) on Bottom Layer And Track (3149.636mil,3324.004mil)(3159.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-3(3179.347mil,3343.89mil) on Bottom Layer And Track (3199.636mil,3324.004mil)(3209.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-4(3229.347mil,3343.89mil) on Bottom Layer And Track (3199.636mil,3324.004mil)(3209.058mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-4(3229.347mil,3343.89mil) on Bottom Layer And Track (3249.636mil,3324.004mil)(3252.772mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad U3-4(3229.347mil,3343.89mil) on Bottom Layer And Track (3252.772mil,3150.776mil)(3252.772mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-5(3229.347mil,3130.89mil) on Bottom Layer And Track (3199.636mil,3150.776mil)(3209.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-5(3229.347mil,3130.89mil) on Bottom Layer And Track (3249.636mil,3150.776mil)(3252.772mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.779mil < 10mil) Between Pad U3-5(3229.347mil,3130.89mil) on Bottom Layer And Track (3252.772mil,3150.776mil)(3252.772mil,3324.004mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.779mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-6(3179.347mil,3130.89mil) on Bottom Layer And Track (3149.636mil,3150.776mil)(3159.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-6(3179.347mil,3130.89mil) on Bottom Layer And Track (3199.636mil,3150.776mil)(3209.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-7(3129.347mil,3130.89mil) on Bottom Layer And Track (3099.636mil,3150.776mil)(3109.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-7(3129.347mil,3130.89mil) on Bottom Layer And Track (3149.636mil,3150.776mil)(3159.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad U3-8(3079.347mil,3130.89mil) on Bottom Layer And Track (3055.922mil,3150.776mil)(3055.922mil,3202.39mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-8(3079.347mil,3130.89mil) on Bottom Layer And Track (3055.922mil,3150.776mil)(3059.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U3-8(3079.347mil,3130.89mil) on Bottom Layer And Track (3099.636mil,3150.776mil)(3109.058mil,3150.776mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U4-1(2929.449mil,3036.772mil) on Top Layer And Track (2889.047mil,3094.394mil)(3150.953mil,3094.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U4-2(3020mil,3036.772mil) on Top Layer And Track (2889.047mil,3094.394mil)(3150.953mil,3094.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U4-3(3110.551mil,3036.772mil) on Top Layer And Track (2889.047mil,3094.394mil)(3150.953mil,3094.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U4-4(3020mil,3260mil) on Top Layer And Track (2889.047mil,3202.378mil)(3150.953mil,3202.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-1(3731.796mil,3339.105mil) on Bottom Layer And Track (3678.505mil,3160.219mil)(3678.505mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-2(3731.796mil,3289.105mil) on Bottom Layer And Track (3678.505mil,3160.219mil)(3678.505mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-3(3731.796mil,3239.105mil) on Bottom Layer And Track (3678.505mil,3160.219mil)(3678.505mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-4(3731.796mil,3189.105mil) on Bottom Layer And Track (3678.505mil,3160.219mil)(3678.505mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-5(3453.844mil,3189.105mil) on Bottom Layer And Track (3507.135mil,3160.219mil)(3507.135mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-6(3453.844mil,3239.105mil) on Bottom Layer And Track (3507.135mil,3160.219mil)(3507.135mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-7(3453.844mil,3289.105mil) on Bottom Layer And Track (3507.135mil,3160.219mil)(3507.135mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad U6-8(3453.844mil,3339.105mil) on Bottom Layer And Track (3507.135mil,3160.219mil)(3507.135mil,3367.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.684mil < 10mil) Between Pad USBC1-0(3454.923mil,2556.841mil) on Multi-Layer And Track (3454.923mil,2455.158mil)(3454.923mil,2513.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.152mil < 10mil) Between Pad USBC1-0(3454.923mil,2556.841mil) on Multi-Layer And Track (3454.923mil,2602.153mil)(3454.923mil,2673.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.684mil < 10mil) Between Pad USBC1-0(3795.079mil,2556.841mil) on Multi-Layer And Track (3795.079mil,2455.159mil)(3795.079mil,2513.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.152mil < 10mil) Between Pad USBC1-0(3795.079mil,2556.841mil) on Multi-Layer And Track (3795.079mil,2602.153mil)(3795.079mil,2673.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.31mil < 10mil) Between Pad USBC1-A1(3499.017mil,2764.214mil) on Top Layer And Track (3506.89mil,2723.259mil)(3506.89mil,2729.524mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad USBC1-A12(3750.985mil,2764.214mil) on Top Layer And Track (3742.99mil,2723.283mil)(3742.99mil,2729.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.64mil < 10mil) Between Pad USBC1-A5(3575.791mil,2764.213mil) on Top Layer And Track (3575.789mil,2708.997mil)(3575.789mil,2729.523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.696mil < 10mil) Between Pad USBC1-A8(3674.2mil,2764.252mil) on Top Layer And Track (3674.091mil,2709.081mil)(3674.091mil,2729.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad VT1-1(2993.736mil,2889.804mil) on Bottom Layer And Track (2925.777mil,2912.489mil)(2982.959mil,2912.489mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 10mil) Between Pad VT1-1(2993.736mil,2889.804mil) on Bottom Layer And Track (2982.959mil,2834.473mil)(2982.959mil,2870.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad VT1-2(2993.736mil,2815mil) on Bottom Layer And Track (2925.777mil,2792.315mil)(2982.959mil,2792.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 10mil) Between Pad VT1-2(2993.736mil,2815mil) on Bottom Layer And Track (2982.959mil,2834.473mil)(2982.959mil,2870.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.724mil < 10mil) Between Pad VT1-3(2915mil,2852.402mil) on Bottom Layer And Track (2925.777mil,2792.315mil)(2925.777mil,2832.93mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad VT1-3(2915mil,2852.402mil) on Bottom Layer And Track (2925.777mil,2871.874mil)(2925.777mil,2912.489mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad VT2-1(3203.736mil,2889.804mil) on Bottom Layer And Track (3135.777mil,2912.489mil)(3192.959mil,2912.489mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 10mil) Between Pad VT2-1(3203.736mil,2889.804mil) on Bottom Layer And Track (3192.959mil,2834.473mil)(3192.959mil,2870.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad VT2-2(3203.736mil,2815mil) on Bottom Layer And Track (3135.777mil,2792.315mil)(3192.959mil,2792.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 10mil) Between Pad VT2-2(3203.736mil,2815mil) on Bottom Layer And Track (3192.959mil,2834.473mil)(3192.959mil,2870.331mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.724mil < 10mil) Between Pad VT2-3(3125mil,2852.402mil) on Bottom Layer And Track (3135.777mil,2792.315mil)(3135.777mil,2832.93mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad VT2-3(3125mil,2852.402mil) on Bottom Layer And Track (3135.777mil,2871.874mil)(3135.777mil,2912.489mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.692mil]
Rule Violations :268

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.823mil < 10mil) Between Text "C1" (3277.188mil,2885mil) on Top Overlay And Track (3221.008mil,2855.124mil)(3221.008mil,2892.875mil) on Top Overlay Silk Text to Silk Clearance [8.823mil]
   Violation between Silk To Silk Clearance Constraint: (8.823mil < 10mil) Between Text "C1" (3277.188mil,2885mil) on Top Overlay And Track (3221.008mil,2926.435mil)(3221.008mil,2964.186mil) on Top Overlay Silk Text to Silk Clearance [8.823mil]
   Violation between Silk To Silk Clearance Constraint: (9.457mil < 10mil) Between Text "R3" (3257mil,2619mil) on Top Overlay And Track (3243.992mil,2675.814mil)(3296.008mil,2675.814mil) on Top Overlay Silk Text to Silk Clearance [9.457mil]
   Violation between Silk To Silk Clearance Constraint: (6.635mil < 10mil) Between Text "R5" (3350mil,2700mil) on Top Overlay And Track (3296.008mil,2675.814mil)(3296.008mil,2713.565mil) on Top Overlay Silk Text to Silk Clearance [6.635mil]
   Violation between Silk To Silk Clearance Constraint: (6.635mil < 10mil) Between Text "R5" (3350mil,2700mil) on Top Overlay And Track (3296.008mil,2747.125mil)(3296.008mil,2784.876mil) on Top Overlay Silk Text to Silk Clearance [6.635mil]
   Violation between Silk To Silk Clearance Constraint: (9.909mil < 10mil) Between Text "R8" (3281.9mil,3050mil) on Top Overlay And Track (3177.162mil,3120.958mil)(3229.178mil,3120.958mil) on Top Overlay Silk Text to Silk Clearance [9.909mil]
   Violation between Silk To Silk Clearance Constraint: (5.369mil < 10mil) Between Text "R8" (3281.9mil,3050mil) on Top Overlay And Track (3229.178mil,3011.896mil)(3229.178mil,3049.647mil) on Top Overlay Silk Text to Silk Clearance [5.369mil]
   Violation between Silk To Silk Clearance Constraint: (5.365mil < 10mil) Between Text "R8" (3281.9mil,3050mil) on Top Overlay And Track (3229.178mil,3083.207mil)(3229.178mil,3120.958mil) on Top Overlay Silk Text to Silk Clearance [5.365mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (3114.33mil,3416mil) on Bottom Overlay And Track (3089.055mil,3460mil)(3689.055mil,3460mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 419
Waived Violations : 0
Time Elapsed        : 00:00:01