{"vcs1":{"timestamp_begin":1694992779.450768268, "rt":0.55, "ut":0.28, "st":0.18}}
{"vcselab":{"timestamp_begin":1694992780.059903721, "rt":0.76, "ut":0.54, "st":0.17}}
{"link":{"timestamp_begin":1694992780.860879048, "rt":0.41, "ut":0.19, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694992778.873880535}
{"VCS_COMP_START_TIME": 1694992778.873880535}
{"VCS_COMP_END_TIME": 1694992782.143440938}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
