<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.11.15:57:55"
 outputDirectory="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E2VR2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ALTERA_AXI4LITE_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ALTERA_AXI4LITE_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_sink" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="altera_axi4lite_slave" kind="axi4lite" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_sink" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port name="s_axil_awprot" direction="input" role="awprot" width="3" />
   <port name="s_axil_awaddr" direction="input" role="awaddr" width="32" />
   <port name="s_axil_awvalid" direction="input" role="awvalid" width="1" />
   <port name="s_axil_awready" direction="output" role="awready" width="1" />
   <port name="s_axil_wdata" direction="input" role="wdata" width="32" />
   <port name="s_axil_wstrb" direction="input" role="wstrb" width="4" />
   <port name="s_axil_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s_axil_wready" direction="output" role="wready" width="1" />
   <port name="s_axil_bresp" direction="output" role="bresp" width="2" />
   <port name="s_axil_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s_axil_bready" direction="input" role="bready" width="1" />
   <port name="s_axil_araddr" direction="input" role="araddr" width="32" />
   <port name="s_axil_arprot" direction="input" role="arprot" width="3" />
   <port name="s_axil_arvalid" direction="input" role="arvalid" width="1" />
   <port name="s_axil_arready" direction="output" role="arready" width="1" />
   <port name="s_axil_rdata" direction="output" role="rdata" width="32" />
   <port name="s_axil_rresp" direction="output" role="rresp" width="2" />
   <port name="s_axil_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s_axil_rready" direction="input" role="rready" width="1" />
  </interface>
  <interface name="altera_axi4lite_master" kind="axi4lite" start="1">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_sink" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="1" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="1" />
   <port name="m_axil_bready" direction="output" role="bready" width="1" />
   <port name="m_axil_araddr" direction="output" role="araddr" width="32" />
   <port name="m_axil_arprot" direction="output" role="arprot" width="3" />
   <port name="m_axil_arvalid" direction="output" role="arvalid" width="1" />
   <port name="m_axil_arready" direction="input" role="arready" width="1" />
   <port name="m_axil_rdata" direction="input" role="rdata" width="32" />
   <port name="m_axil_rresp" direction="input" role="rresp" width="2" />
   <port name="m_axil_rvalid" direction="input" role="rvalid" width="1" />
   <port name="m_axil_rready" direction="output" role="rready" width="1" />
   <port name="m_axil_awaddr" direction="output" role="awaddr" width="32" />
   <port name="m_axil_awprot" direction="output" role="awprot" width="3" />
   <port name="m_axil_awvalid" direction="output" role="awvalid" width="1" />
   <port name="m_axil_awready" direction="input" role="awready" width="1" />
   <port name="m_axil_wdata" direction="output" role="wdata" width="32" />
   <port name="m_axil_wstrb" direction="output" role="wstrb" width="4" />
   <port name="m_axil_wvalid" direction="output" role="wvalid" width="1" />
   <port name="m_axil_wready" direction="input" role="wready" width="1" />
   <port name="m_axil_bresp" direction="input" role="bresp" width="2" />
   <port name="m_axil_bvalid" direction="input" role="bvalid" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="qsys_top_axil_interconnect_0"
   version="1.0"
   name="qsys_top_axil_interconnect_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_ALTERA_AXI4LITE_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_ALTERA_AXI4LITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/synth/qsys_top_axil_interconnect_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/synth/qsys_top_axil_interconnect_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/custom_ip/interconnect/axil_interconnect_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top_axil_interconnect_0">"Generating: qsys_top_axil_interconnect_0"</message>
   <message level="Info" culprit="qsys_top_axil_interconnect_0">"Generating: axil_interconnect"</message>
  </messages>
 </entity>
 <entity kind="axil_interconnect" version="1.0" name="axil_interconnect">
  <generatedFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/arbiter.sv"
       attributes="" />
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/arbiter.sv"
       attributes="" />
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/axil_interconnect.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0/axil_interconnect_10/synth/priority_encoder.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/Videos/quartus/G3/custom_ip/interconnect/axil_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top_axil_interconnect_0" as="axil_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top_axil_interconnect_0">"Generating: axil_interconnect"</message>
  </messages>
 </entity>
</deploy>
