Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/ --output-directory=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/ --report-file=bsf:F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.qsys
Progress: Loading TP_Montre/montre.qsys
Progress: Reading input file
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding pll [altera_up_clocks 13.0]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding bottons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module bottons
Progress: Adding hex [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module hex
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding SW [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module SW
Progress: Adding LEDG [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDR
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: montre.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: montre.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/ --output-directory=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.sopcinfo --report-file=html:F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.html --report-file=qip:F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/montre.qip --report-file=cmp:F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre.qsys --language=VHDL
Progress: Loading TP_Montre/montre.qsys
Progress: Reading input file
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding pll [altera_up_clocks 13.0]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding bottons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module bottons
Progress: Adding hex [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module hex
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding SW [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module SW
Progress: Adding LEDG [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDR
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: montre.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: montre.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: montre: Generating montre "montre" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 42 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 24 modules, 78 connections
Info: merlin_domain_transform: After transform: 48 modules, 198 connections
Info: merlin_router_transform: After transform: 60 modules, 234 connections
Info: merlin_burst_transform: After transform: 61 modules, 237 connections
Info: reset_adaptation_transform: After transform: 62 modules, 239 connections
Info: merlin_network_to_switch_transform: After transform: 85 modules, 297 connections
Info: merlin_width_transform: After transform: 87 modules, 303 connections
Info: merlin_mm_transform: After transform: 87 modules, 303 connections
Info: merlin_interrupt_mapper_transform: After transform: 88 modules, 306 connections
Info: sdram: Starting RTL generation for module 'montre_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=montre_sdram --dir=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0030_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0030_sdram_gen//montre_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'montre_sdram'
Info: sdram: "montre" instantiated altera_avalon_new_sdram_controller "sdram"
Info: pll: Starting Generation of Required Clocks for DE-Series Boards
Info: pll: "montre" instantiated altera_up_clocks "pll"
Info: timer: Starting RTL generation for module 'montre_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=montre_timer --dir=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0032_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0032_timer_gen//montre_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'montre_timer'
Info: timer: "montre" instantiated altera_avalon_timer "timer"
Info: bottons: Starting Generation of Parallel Port
Info: bottons: "montre" instantiated altera_up_avalon_parallel_port "bottons"
Info: hex: Starting Generation of Parallel Port
Info: hex: "montre" instantiated altera_up_avalon_parallel_port "hex"
Info: jtag_uart_0: Starting RTL generation for module 'montre_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=montre_jtag_uart_0 --dir=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0035_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0035_jtag_uart_0_gen//montre_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'montre_jtag_uart_0'
Info: jtag_uart_0: "montre" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "montre" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0: Starting RTL generation for module 'montre_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=montre_nios2_qsys_0 --dir=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0037_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/INPT/AppData/Local/Temp/alt9662_8997839129613939996.dir/0037_nios2_qsys_0_gen//montre_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2023.11.01 22:30:32 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2023.11.01 22:30:32 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2023.11.01 22:30:32 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2023.11.01 22:30:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2023.11.01 22:30:33 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2023.11.01 22:30:33 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2023.11.01 22:30:33 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2023.11.01 22:30:33 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2023.11.01 22:30:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2023.11.01 22:30:34 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2023.11.01 22:30:36 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'montre_nios2_qsys_0'
Info: nios2_qsys_0: "montre" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: SW: Starting Generation of Parallel Port
Info: SW: "montre" instantiated altera_up_avalon_parallel_port "SW"
Info: LEDG: Starting Generation of Parallel Port
Info: LEDG: "montre" instantiated altera_up_avalon_parallel_port "LEDG"
Info: LEDR: Starting Generation of Parallel Port
Info: LEDR: "montre" instantiated altera_up_avalon_parallel_port "LEDR"
Info: nios2_qsys_0_data_master_translator: "montre" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "montre" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "montre" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent: "montre" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info: jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "montre" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "montre" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "montre" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "montre" instantiated altera_merlin_router "id_router"
Info: id_router_001: "montre" instantiated altera_merlin_router "id_router_001"
Info: id_router_007: "montre" instantiated altera_merlin_router "id_router_007"
Info: burst_adapter: "montre" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "montre" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "montre" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "montre" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "montre" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "montre" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_007: "montre" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_007"
Info: rsp_xbar_mux: "montre" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "montre" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "montre" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/sesnum/23_24/TP_Montre-20231101T073408Z-001/TP_Montre/montre/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "montre" instantiated altera_irq_mapper "irq_mapper"
Info: montre: Done montre" with 33 modules, 152 files, 3226823 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
