{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461116290772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461116290780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 03:38:10 2016 " "Processing started: Wed Apr 20 03:38:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461116290780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461116290780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461116290781 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1461116291249 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1461116291249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461116292176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/nios_mtl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/nios_mtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl " "Found entity 1: nios_mtl" {  } { { "nios_mtl/synthesis/nios_mtl.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_irq_mapper " "Found entity 1: nios_mtl_irq_mapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0 " "Found entity 1: nios_mtl_mm_interconnect_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309519 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux_003" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_005_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309555 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_005 " "Found entity 2: nios_mtl_mm_interconnect_0_router_005" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_002_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309561 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_002 " "Found entity 2: nios_mtl_mm_interconnect_0_router_002" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_001_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309567 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_001 " "Found entity 2: nios_mtl_mm_interconnect_0_router_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309573 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router " "Found entity 2: nios_mtl_mm_interconnect_0_router" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_timer_timestamp " "Found entity 1: nios_mtl_timer_timestamp" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_sysid_qsys_0 " "Found entity 1: nios_mtl_sysid_qsys_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_onchip_mem " "Found entity 1: nios_mtl_onchip_mem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461116309629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP Menu_game.sv(261) " "Verilog HDL Declaration information at Menu_game.sv(261): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/menu_game.sv 3 3 " "Found 3 design units, including 3 entities, in source file nios_mtl/synthesis/submodules/menu_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Menu_game " "Found entity 1: Menu_game" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309636 ""} { "Info" "ISGN_ENTITY_NAME" "2 cube_menu " "Found entity 2: cube_menu" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309636 ""} { "Info" "ISGN_ENTITY_NAME" "3 qbert_menu " "Found entity 3: qbert_menu" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_map_color.sv 4 4 " "Found 4 design units, including 4 entities, in source file nios_mtl/synthesis/submodules/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309643 ""} { "Info" "ISGN_ENTITY_NAME" "2 in_game_RGB " "Found entity 2: in_game_RGB" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309643 ""} { "Info" "ISGN_ENTITY_NAME" "3 hitbox_top_generator " "Found entity 3: hitbox_top_generator" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309643 ""} { "Info" "ISGN_ENTITY_NAME" "4 monster_position " "Found entity 4: monster_position" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "nios_mtl/synthesis/submodules/cube_generator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/cube_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_layer " "Found entity 1: qbert_layer" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/soucoupe_layer.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/soucoupe_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soucoup_layer " "Found entity 1: soucoup_layer" {  } { { "nios_mtl/synthesis/submodules/soucoupe_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/soucoupe_layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309663 ""} { "Info" "ISGN_ENTITY_NAME" "2 soucoupe_qbert " "Found entity 2: soucoupe_qbert" {  } { { "nios_mtl/synthesis/submodules/soucoupe_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/soucoupe_layer.sv" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_mtl_jtag_uart_0_sim_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_jtag_uart_0_scfifo_w " "Found entity 2: nios_mtl_jtag_uart_0_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_mtl_jtag_uart_0_sim_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_jtag_uart_0_scfifo_r " "Found entity 4: nios_mtl_jtag_uart_0_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_jtag_uart_0 " "Found entity 5: nios_mtl_jtag_uart_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu " "Found entity 1: nios_mtl_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_register_bank_a_module " "Found entity 1: nios_mtl_cpu_cpu_register_bank_a_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_cpu_cpu_register_bank_b_module " "Found entity 2: nios_mtl_cpu_cpu_register_bank_b_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_mtl_cpu_cpu_nios2_oci_debug" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_cpu_cpu_nios2_oci_break " "Found entity 4: nios_mtl_cpu_cpu_nios2_oci_break" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_mtl_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_mtl_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_mtl_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_mtl_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_mtl_cpu_cpu_nios2_oci_itrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_mtl_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_mtl_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_mtl_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_mtl_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_mtl_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_mtl_cpu_cpu_nios2_oci_fifo" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_mtl_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_mtl_cpu_cpu_nios2_oci_pib" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_mtl_cpu_cpu_nios2_oci_im " "Found entity 15: nios_mtl_cpu_cpu_nios2_oci_im" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_mtl_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_mtl_cpu_cpu_nios2_performance_monitors" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_mtl_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_mtl_cpu_cpu_nios2_avalon_reg" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_mtl_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_mtl_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_mtl_cpu_cpu_nios2_ocimem " "Found entity 19: nios_mtl_cpu_cpu_nios2_ocimem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_mtl_cpu_cpu_nios2_oci " "Found entity 20: nios_mtl_cpu_cpu_nios2_oci" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_mtl_cpu_cpu " "Found entity 21: nios_mtl_cpu_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_sysclk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_tck " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_tck" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_wrapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_test_bench " "Found entity 1: nios_mtl_cpu_cpu_test_bench" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Switch " "Found entity 1: nios_mtl_Switch" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Switch.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_Switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_LEDS " "Found entity 1: nios_mtl_LEDS" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Button " "Found entity 1: nios_mtl_Button" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Button.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_NANO.sv(208) " "Verilog HDL information at DE0_NANO.sv(208): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461116309751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_NANO.sv(578) " "Verilog HDL information at DE0_NANO.sv(578): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 578 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461116309752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 3 3 " "Found 3 design units, including 3 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309754 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309754 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309759 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1461116309764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1461116309776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309778 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1461116309787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 2 2 " "Found 2 design units, including 2 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309871 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_touch_controller " "Found entity 2: i2c_touch_controller" {  } { { "i2c_touch_config.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 mtl_controller.sv(127) " "Verilog HDL Expression warning at mtl_controller.sv(127): truncated literal to match 20 bits" {  } { { "mtl_controller.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1461116309892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/Loading_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file heart_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_mem " "Found entity 1: heart_mem" {  } { { "heart_mem.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/heart_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/soucoupe_layer.sv 2 2 " "Found 2 design units, including 2 entities, in source file 19_4_ip/soucoupe_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soucoup_layer " "Found entity 1: soucoup_layer" {  } { { "19_4_IP/soucoupe_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/soucoupe_layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309916 ""} { "Info" "ISGN_ENTITY_NAME" "2 soucoupe_qbert " "Found entity 2: soucoupe_qbert" {  } { { "19_4_IP/soucoupe_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/soucoupe_layer.sv" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/qbert_map_color.sv 4 4 " "Found 4 design units, including 4 entities, in source file 19_4_ip/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "19_4_IP/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Qbert_Map_Color.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309926 ""} { "Info" "ISGN_ENTITY_NAME" "2 in_game_RGB " "Found entity 2: in_game_RGB" {  } { { "19_4_IP/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Qbert_Map_Color.sv" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309926 ""} { "Info" "ISGN_ENTITY_NAME" "3 hitbox_top_generator " "Found entity 3: hitbox_top_generator" {  } { { "19_4_IP/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Qbert_Map_Color.sv" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309926 ""} { "Info" "ISGN_ENTITY_NAME" "4 monster_position " "Found entity 4: monster_position" {  } { { "19_4_IP/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Qbert_Map_Color.sv" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/qbert_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file 19_4_ip/qbert_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_layer " "Found entity 1: qbert_layer" {  } { { "19_4_IP/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/qbert_layer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file 19_4_ip/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "19_4_IP/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/mtl_controller_avalon.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP Menu_game.sv(261) " "Verilog HDL Declaration information at Menu_game.sv(261): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "19_4_IP/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Menu_game.sv" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461116309942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/menu_game.sv 3 3 " "Found 3 design units, including 3 entities, in source file 19_4_ip/menu_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Menu_game " "Found entity 1: Menu_game" {  } { { "19_4_IP/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Menu_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309945 ""} { "Info" "ISGN_ENTITY_NAME" "2 cube_menu " "Found entity 2: cube_menu" {  } { { "19_4_IP/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Menu_game.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309945 ""} { "Info" "ISGN_ENTITY_NAME" "3 qbert_menu " "Found entity 3: qbert_menu" {  } { { "19_4_IP/Menu_game.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Menu_game.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "19_4_IP/Draw_Line.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461116309949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file 19_4_ip/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "19_4_IP/Draw_Line.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "19_4_ip/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file 19_4_ip/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "19_4_IP/cube_generator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/19_4_IP/cube_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116309955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116309955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461116310269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 DE0_NANO.sv(583) " "Verilog HDL assignment warning at DE0_NANO.sv(583): truncated value with size 2 to match size of target (1)" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310277 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310280 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310281 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116310281 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116310468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310477 ""}  } { { "MTL_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116310477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mtl_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/mtl_pll_altpll.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/mtl_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116310555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116310555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116310621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310628 ""}  } { { "RAM_PLL.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116310628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/ram_pll_altpll.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116310708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116310708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310738 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310739 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310812 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310813 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310814 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461116310836 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461116310836 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461116310836 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116310855 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116310967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116310970 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116310970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_ikd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe14" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_ikd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_jkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe19" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_jkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116311871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311873 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116311873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116311974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116311974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116311976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_rld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe12" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_rld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe17" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116312605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116312605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl nios_mtl:Qbert " "Elaborating entity \"nios_mtl\" for hierarchy \"nios_mtl:Qbert\"" {  } { { "DE0_NANO.sv" "Qbert" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_Button nios_mtl:Qbert\|nios_mtl_Button:button " "Elaborating entity \"nios_mtl_Button\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_Button:button\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "button" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_LEDS nios_mtl:Qbert\|nios_mtl_LEDS:leds " "Elaborating entity \"nios_mtl_LEDS\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_LEDS:leds\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "leds" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_Switch nios_mtl:Qbert\|nios_mtl_Switch:switch " "Elaborating entity \"nios_mtl_Switch\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_Switch:switch\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "switch" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu nios_mtl:Qbert\|nios_mtl_cpu:cpu " "Elaborating entity \"nios_mtl_cpu\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "cpu" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu " "Elaborating entity \"nios_mtl_cpu_cpu\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu.v" "cpu" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116312938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_test_bench nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench " "Elaborating entity \"nios_mtl_cpu_cpu_test_bench\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_test_bench" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_register_bank_a_module nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a " "Elaborating entity \"nios_mtl_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_register_bank_a" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altsyncram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116313248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313250 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116313250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116313335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116313335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_register_bank_b_module nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b " "Elaborating entity \"nios_mtl_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_register_bank_b" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_debug nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_debug" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116313484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313484 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116313484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_break nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_break" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_xbrk nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_xbrk" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_dbrk nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_dbrk" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_itrace nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_itrace" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_dtrace nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_dtrace" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_td_mode nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_pib nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_pib" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_im nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_im" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_avalon_reg nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_avalon_reg" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_ocimem nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_ocimem" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_ociram_sp_ram_module nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_mtl_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_ociram_sp_ram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altsyncram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116313830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313832 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116313832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116313919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116313919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_wrapper nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_debug_slave_wrapper" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_tck nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "the_nios_mtl_cpu_cpu_debug_slave_tck" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116313969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_sysclk nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "the_nios_mtl_cpu_cpu_debug_slave_sysclk" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "nios_mtl_cpu_cpu_debug_slave_phy" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116314070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314072 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116314072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_mtl_jtag_uart_0\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "jtag_uart_0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0_scfifo_w nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_mtl_jtag_uart_0_scfifo_w\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "the_nios_mtl_jtag_uart_0_scfifo_w" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "wfifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116314977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116314978 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116314978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116315474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116315474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0_scfifo_r nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_mtl_jtag_uart_0_scfifo_r\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "the_nios_mtl_jtag_uart_0_scfifo_r" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "nios_mtl_jtag_uart_0_alt_jtag_atlantic" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116315674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315675 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116315675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller_avalon nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0 " "Elaborating entity \"mtl_controller_avalon\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "nios_mtl_controller_0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315771 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q_rom mtl_controller_avalon.sv(73) " "Verilog HDL warning at mtl_controller_avalon.sv(73): object q_rom used but never assigned" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1461116315773 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address mtl_controller_avalon.sv(74) " "Verilog HDL or VHDL warning at mtl_controller_avalon.sv(74): object \"address\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461116315773 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mtl_controller_avalon.sv(210) " "Verilog HDL assignment warning at mtl_controller_avalon.sv(210): truncated value with size 32 to match size of target (1)" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116315774 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mtl_controller_avalon.sv(236) " "Verilog HDL assignment warning at mtl_controller_avalon.sv(236): truncated value with size 32 to match size of target (1)" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116315774 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller_avalon.sv(394) " "Verilog HDL assignment warning at mtl_controller_avalon.sv(394): truncated value with size 32 to match size of target (19)" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116315794 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q_rom 0 mtl_controller_avalon.sv(73) " "Net \"q_rom\" at mtl_controller_avalon.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315812 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "e_piece 0 mtl_controller_avalon.sv(141) " "Net \"e_piece\" at mtl_controller_avalon.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315812 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qbert_Map_Color nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta " "Elaborating entity \"Qbert_Map_Color\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\"" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "Beta" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1_X_OFFSET Qbert_Map_Color.sv(93) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(93): object \"R1_X_OFFSET\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461116315876 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1_Y_OFFSET Qbert_Map_Color.sv(94) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(94): object \"R1_Y_OFFSET\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461116315877 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gameover_qb Qbert_Map_Color.sv(133) " "Verilog HDL warning at Qbert_Map_Color.sv(133): object gameover_qb used but never assigned" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1461116315877 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Qbert_Map_Color.sv(334) " "Verilog HDL warning at Qbert_Map_Color.sv(334): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 334 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1461116315896 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "soucoupe_xy 0 Qbert_Map_Color.sv(52) " "Net \"soucoupe_xy\" at Qbert_Map_Color.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315919 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KO_boule_rouge 0 Qbert_Map_Color.sv(411) " "Net \"KO_boule_rouge\" at Qbert_Map_Color.sv(411) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 411 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315927 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KO_cochon 0 Qbert_Map_Color.sv(412) " "Net \"KO_cochon\" at Qbert_Map_Color.sv(412) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315927 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done_move_sc 0 Qbert_Map_Color.sv(50) " "Net \"done_move_sc\" at Qbert_Map_Color.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315927 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "qb_on_sc 0 Qbert_Map_Color.sv(51) " "Net \"qb_on_sc\" at Qbert_Map_Color.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315927 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gameover_qb 0 Qbert_Map_Color.sv(133) " "Net \"gameover_qb\" at Qbert_Map_Color.sv(133) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 133 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315927 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KO_serpent 0 Qbert_Map_Color.sv(409) " "Net \"KO_serpent\" at Qbert_Map_Color.sv(409) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 409 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315928 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "KO_fantome 0 Qbert_Map_Color.sv(410) " "Net \"KO_fantome\" at Qbert_Map_Color.sv(410) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 410 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116315928 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "coin Qbert_Map_Color.sv(34) " "Output port \"coin\" at Qbert_Map_Color.sv(34) has no driver" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116315928 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_sc Qbert_Map_Color.sv(49) " "Output port \"state_sc\" at Qbert_Map_Color.sv(49) has no driver" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461116315928 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_position nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|monster_position:MP_rank1 " "Elaborating entity \"monster_position\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|monster_position:MP_rank1\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "MP_rank1" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116315998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hitbox_top_generator nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|hitbox_top_generator:HTG_rank2\[0\] " "Elaborating entity \"hitbox_top_generator\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|hitbox_top_generator:HTG_rank2\[0\]\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "HTG_rank2\[0\]" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbert_layer nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_layer:Beta " "Elaborating entity \"qbert_layer\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_layer:Beta\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "Beta" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_count qbert_layer.sv(98) " "Verilog HDL or VHDL warning at qbert_layer.sv(98): object \"start_count\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461116316162 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameover_piece qbert_layer.sv(442) " "Verilog HDL or VHDL warning at qbert_layer.sv(442): object \"gameover_piece\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461116316163 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "coin_reg qbert_layer.sv(443) " "Verilog HDL warning at qbert_layer.sv(443): object coin_reg used but never assigned" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 443 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1461116316163 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 qbert_layer.sv(147) " "Verilog HDL assignment warning at qbert_layer.sv(147): truncated value with size 11 to match size of target (4)" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116316165 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 qbert_layer.sv(432) " "Verilog HDL assignment warning at qbert_layer.sv(432): truncated value with size 4 to match size of target (3)" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461116316181 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coin_reg 0 qbert_layer.sv(443) " "Net \"coin_reg\" at qbert_layer.sv(443) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/qbert_layer.sv" 443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461116316188 "|DE0_NANO|nios_mtl:Qbert|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cube_generator nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank\[0\] " "Elaborating entity \"cube_generator\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank\[0\]\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "rank\[0\]" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Line nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank\[0\]\|Draw_Line:line12 " "Elaborating entity \"Draw_Line\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank\[0\]\|Draw_Line:line12\"" {  } { { "nios_mtl/synthesis/submodules/cube_generator.sv" "line12" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/cube_generator.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Menu_game nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro " "Elaborating entity \"Menu_game\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "intro" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cube_menu nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro\|cube_menu:Intro " "Elaborating entity \"cube_menu\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro\|cube_menu:Intro\"" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "Intro" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbert_menu nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro\|qbert_menu:qbert_M " "Elaborating entity \"qbert_menu\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|Menu_game:intro\|qbert_menu:qbert_M\"" {  } { { "nios_mtl/synthesis/submodules/Menu_game.sv" "qbert_M" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Menu_game.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_game_RGB nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|in_game_RGB:testcool " "Elaborating entity \"in_game_RGB\" for hierarchy \"nios_mtl:Qbert\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|in_game_RGB:testcool\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "testcool" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_onchip_mem nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem " "Elaborating entity \"nios_mtl_onchip_mem\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "onchip_mem" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "the_altsyncram" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116316680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_mtl_onchip_mem.hex " "Parameter \"init_file\" = \"nios_mtl_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316682 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116316682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lc1 " "Found entity 1: altsyncram_9lc1" {  } { { "db/altsyncram_9lc1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_9lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116316764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116316764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lc1 nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_9lc1:auto_generated " "Elaborating entity \"altsyncram_9lc1\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_9lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116316765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_sysid_qsys_0 nios_mtl:Qbert\|nios_mtl_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_mtl_sysid_qsys_0\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "sysid_qsys_0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_timer_timestamp nios_mtl:Qbert\|nios_mtl_timer_timestamp:timer_timestamp " "Elaborating entity \"nios_mtl_timer_timestamp\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_timer_timestamp:timer_timestamp\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "timer_timestamp" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mtl_mm_interconnect_0\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "mm_interconnect_0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_timestamp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_timestamp_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "timer_timestamp_s1_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_agent" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_agent_rsp_fifo" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116317960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router " "Elaborating entity \"nios_mtl_mm_interconnect_0_router\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_default_decode nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_001 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_001\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_001" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_001_default_decode nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_002 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_002\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_002" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_002_default_decode nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_005 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_005\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_005" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_005_default_decode nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_demux nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_demux" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_demux_001 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_mux nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_mux" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_mux_003 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_demux nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_demux" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_mux nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_mux" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_mux_001 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_avalon_st_adapter nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mtl_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_irq_mapper nios_mtl:Qbert\|nios_mtl_irq_mapper:irq_mapper " "Elaborating entity \"nios_mtl_irq_mapper\" for hierarchy \"nios_mtl:Qbert\|nios_mtl_irq_mapper:irq_mapper\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "irq_mapper" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_mtl:Qbert\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_mtl:Qbert\|altera_reset_controller:rst_controller\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "rst_controller" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/nios_mtl.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_mtl:Qbert\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_mtl:Qbert\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_mtl:Qbert\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_mtl:Qbert\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE0_NANO.sv" "i2c_touch_config_inst" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_controller i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller " "Elaborating entity \"i2c_touch_controller\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\"" {  } { { "i2c_touch_config.v" "u_i2c_touch_controller" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116318707 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1461116321494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.04.20.03:38:50 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.04.20.03:38:50 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116330101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116334419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116334740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1461116337425 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1461116341598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116341928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116341928 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116343688 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1461116343688 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1461116343688 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "DE0_NANO.sv" "Mult2" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116368923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.sv" "Mult1" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116368923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.sv" "Mult0" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116368923 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1461116368923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116369285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369287 ""}  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116369287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116369573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116369573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult2\|altshift:external_latency_ffs lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 502 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116369651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369652 ""}  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116369652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 415 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116369733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369735 ""}  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461116369735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461116369906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461116369906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 330 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461116369927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461116372346 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1461116372828 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1461116372828 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] VCC pin " "The pin \"GPIO_2\[4\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461116372830 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] GND pin " "The pin \"GPIO_2\[5\]\" is fed by GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1461116372830 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1461116372830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 76 -1 0 } } { "i2c_touch_config.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 148 -1 0 } } { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 77 -1 0 } } { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 78 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "i2c_touch_config.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/i2c_touch_config.v" 260 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 33 2 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3644 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 348 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_677.tdf" 47 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 33 2 0 } } { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3025 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4022 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_s57.tdf" 38 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/a_graycounter_1lc.tdf" 38 2 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2252 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" 166 -1 0 } } { "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1461116373059 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1461116373060 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~35 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~35\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~39 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~39\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[22\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[21\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~9 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[20\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~13 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[19\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~17 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[18\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~21 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[17\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~25 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~29 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[15\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~33 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[14\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~37 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[13\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~41 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[12\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~45 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[11\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461116373071 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1461116373071 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116383189 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1461116383189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461116383192 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461116383192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116384503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "211 " "211 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461116398989 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116399078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg " "Generated suppressed messages file C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461116400359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461116404277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116404277 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405058 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405059 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405059 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405059 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405060 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405060 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405061 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405061 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405061 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 352 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1461116405064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/UCL/MTL_basic/elec2103_mtl_demo/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116406205 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461116406205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14686 " "Implemented 14686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461116406213 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461116406213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1461116406213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14339 " "Implemented 14339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461116406213 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1461116406213 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1461116406213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461116406213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1002 " "Peak virtual memory: 1002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116406522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 03:40:06 2016 " "Processing ended: Wed Apr 20 03:40:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116406522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116406522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:50 " "Total CPU time (on all processors): 00:02:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116406522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461116406522 ""}
