
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.882681                       # Number of seconds simulated
sim_ticks                                1882681015000                       # Number of ticks simulated
final_tick                               1882681015000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1675925                       # Simulator instruction rate (inst/s)
host_op_rate                                  2684732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3387259134                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728244                       # Number of bytes of host memory used
host_seconds                                   555.81                       # Real time elapsed on the host
sim_insts                                   931499899                       # Number of instructions simulated
sim_ops                                    1492207764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1092608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1115264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17426                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              12034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             580347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                592381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         12034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             12034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            580347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               592381                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3765362030                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499899                       # Number of instructions committed
system.cpu.committedOps                    1492207764                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701050                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571457                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701050                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935010                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512941                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199316                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310534                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3765362030                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742409                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844146     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207764                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.510700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1745032                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.586551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.510700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         879798196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        879798196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380957830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380957830                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56323720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56323720                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     437281550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        437281550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    437281550                       # number of overall hits
system.cpu.dcache.overall_hits::total       437281550                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1726274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1726274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18758                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1745032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1745032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1745032                       # number of overall misses
system.cpu.dcache.overall_misses::total       1745032                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22460650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22460650000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    879016000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    879016000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  23339666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23339666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  23339666000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23339666000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004511                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000333                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13011.057341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13011.057341                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46860.859367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46860.859367                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13374.921491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13374.921491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13374.921491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13374.921491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1743945                       # number of writebacks
system.cpu.dcache.writebacks::total           1743945                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1726274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1726274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18758                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1745032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1745032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1745032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1745032                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20734376000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20734376000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    860258000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    860258000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21594634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21594634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21594634000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21594634000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12011.057341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12011.057341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45860.859367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45860.859367                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12374.921491                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12374.921491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12374.921491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12374.921491                       # average overall mshr miss latency
system.cpu.dcache.replacements                1744008                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.933992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4016965.042373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.933992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005271                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005271                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005271                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54531000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54531000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54531000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54531000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54531000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54531000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 154042.372881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 154042.372881                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 154042.372881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 154042.372881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 154042.372881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 154042.372881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54177000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54177000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54177000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54177000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 153042.372881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 153042.372881                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 153042.372881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 153042.372881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 153042.372881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 153042.372881                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14479.440480                       # Cycle average of tags in use
system.l2.tags.total_refs                     3489438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    200.243200                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        315.932769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      14163.507711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.009642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.432236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.441877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.531799                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27932930                       # Number of tag accesses
system.l2.tags.data_accesses                 27932930                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1743945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1743945                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1783                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1726177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1726177                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1727960                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1727960                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1727960                       # number of overall hits
system.l2.overall_hits::total                 1727960                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16975                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16975                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               17072                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17426                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              17072                       # number of overall misses
system.l2.overall_misses::total                 17426                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    813399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     813399500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53644500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53644500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     20106500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20106500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     833506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        887150500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53644500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    833506000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       887150500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1743945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1743945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          18758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1726274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1726274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1745032                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1745386                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1745032                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1745386                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.904947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904947                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000056                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009783                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009984                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009783                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009984                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 47917.496318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47917.496318                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 151538.135593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 151538.135593                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 207283.505155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207283.505155                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 151538.135593                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 48822.985005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 50909.589120                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 151538.135593                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 48822.985005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 50909.589120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data        16975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16975                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          17072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17426                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         17072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17426                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    643649500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    643649500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     19136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    662786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    712890500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    662786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    712890500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.904947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.009783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.009783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009984                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37917.496318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37917.496318                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 141538.135593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 141538.135593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 197283.505155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 197283.505155                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 141538.135593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 38822.985005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40909.589120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 141538.135593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 38822.985005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40909.589120                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14479.440577                       # Cycle average of tags in use
system.l3.tags.total_refs                       17426                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17426                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        315.932771                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14163.507807                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.001205                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.054029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.055235                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         17426                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        17354                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.066475                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     87130                       # Number of tag accesses
system.l3.tags.data_accesses                    87130                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data            16975                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16975                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             451                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17072                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17426                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              17072                       # number of overall misses
system.l3.overall_misses::total                 17426                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    456924500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     456924500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     46210500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18069500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64280000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      46210500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     474994000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        521204500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     46210500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    474994000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       521204500                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data          16975                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16975                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           451                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             17072                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                17426                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            17072                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               17426                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26917.496318                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26917.496318                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 130538.135593                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 186283.505155                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142527.716186                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 130538.135593                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 27822.985005                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 29909.589120                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 130538.135593                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 27822.985005                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 29909.589120                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        16975                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16975                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          451                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17072                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17426                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17072                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17426                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    287174500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    287174500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     42670500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17099500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     59770000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     42670500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    304274000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    346944500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     42670500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    304274000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    346944500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16917.496318                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16917.496318                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 120538.135593                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 176283.505155                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 132527.716186                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 120538.135593                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 17822.985005                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 19909.589120                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 120538.135593                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 17822.985005                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 19909.589120                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         17426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                451                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           451                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        34852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        34852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17426                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17427500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87131500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3489438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1744052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1726628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1743945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1726274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5234072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5234824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    223294528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              223320000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1745386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1745386    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1745386                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3488708000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2617548000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        17426                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1882681015000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               451                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16975                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16975                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          451                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        34852                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      1115264                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            17426                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  17426    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              17426                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            8713000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          26139000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
