# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ctr_16_bit.srcs/sources_1/imports/Documents/ctr_4_bit.v" \
"../../../../ctr_16_bit.srcs/sim_1/imports/Documents/tb_4bit_ctr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
