report_power
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Nov  9 12:13:29 2022
| Host             : aes running 64-bit major release  (build 9200)
| Command          : report_power
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.730        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.583        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.1         |
| Junction Temperature (C) | 44.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |    14083 |       --- |             --- |
|   LUT as Logic          |     0.007 |     6085 |     53200 |           11.44 |
|   Register              |    <0.001 |     6470 |    106400 |            6.08 |
|   CARRY4                |    <0.001 |       29 |     13300 |            0.22 |
|   F7/F8 Muxes           |    <0.001 |       98 |     53200 |            0.18 |
|   LUT as Shift Register |    <0.001 |       63 |     17400 |            0.36 |
|   Others                |     0.000 |      339 |       --- |             --- |
| Signals                 |     0.012 |    12454 |       --- |             --- |
| Block RAM               |     0.023 |     11.5 |       140 |            8.21 |
| I/O                     |    <0.001 |        1 |       200 |            0.50 |
| PS7                     |     1.528 |        1 |       --- |             --- |
| Static Power            |     0.147 |          |           |                 |
| Total                   |     1.730 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.069 |       0.053 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                              |     1.583 |
|   design_1_i                                                                                  |     1.583 |
|     IP_wrapper_0                                                                              |     0.016 |
|       inst                                                                                    |     0.016 |
|         custom_IP                                                                             |     0.016 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     IP_wrapper_1                                                                              |     0.016 |
|       inst                                                                                    |     0.016 |
|         custom_IP                                                                             |     0.016 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     IP_wrapper_2                                                                              |     0.015 |
|       inst                                                                                    |     0.015 |
|         custom_IP                                                                             |     0.015 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     axi_hwicap_0                                                                              |     0.004 |
|       U0                                                                                      |     0.004 |
|         ICAP_NOT_SHARED.HWICAP_CTRL_I                                                         |     0.004 |
|           GEN_BUS2ICAP_RESET                                                                  |    <0.001 |
|           IPIC_IF_I                                                                           |     0.003 |
|             BUS2ICAP_SIZE_REGISTER_PROCESS                                                    |    <0.001 |
|             ICAP2BUS_STATUS_REGISTER_PROCESS                                                  |    <0.001 |
|             ICAP2PLB_SYNCH1                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH2                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH3                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH4                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH5                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH1                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH2                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH3                                                                   |    <0.001 |
|             RD_FIFO.RDDATA_FIFO_I                                                             |     0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |     0.001 |
|                 inst_fifo_gen                                                                 |     0.001 |
|                   gconvfifo.rf                                                                |     0.001 |
|                     grf.rf                                                                    |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                         rd_pntr_cdc_inst                                                      |    <0.001 |
|                         wr_pntr_cdc_inst                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                         gras.grdc1.rdc                                                        |    <0.001 |
|                         gras.rsts                                                             |    <0.001 |
|                         rpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                         gwas.gwdc0.wdc                                                        |    <0.001 |
|                         gwas.wsts                                                             |    <0.001 |
|                         wpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                           inst_blk_mem_gen                                                    |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                               valid.cstr                                                      |    <0.001 |
|                                 ramloop[0].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                       rstblk                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|             RD_FIFO.RDFULL_SYNCH                                                              |    <0.001 |
|             WRFIFO.WRDATA_FIFO_I                                                              |     0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |     0.001 |
|                 inst_fifo_gen                                                                 |     0.001 |
|                   gconvfifo.rf                                                                |     0.001 |
|                     grf.rf                                                                    |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                         rd_pntr_cdc_inst                                                      |    <0.001 |
|                         wr_pntr_cdc_inst                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                         gras.rsts                                                             |    <0.001 |
|                         rpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                         gwas.gwdc0.wdc                                                        |    <0.001 |
|                         gwas.wsts                                                             |    <0.001 |
|                         wpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                           inst_blk_mem_gen                                                    |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                               valid.cstr                                                      |    <0.001 |
|                                 ramloop[0].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                       rstblk                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|             WRFIFO.WREMPTY_SYNCH                                                              |    <0.001 |
|           icap_statemachine_I1                                                                |    <0.001 |
|         INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|         XI4_LITE_I                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|     processing_system7_0                                                                      |     1.529 |
|       inst                                                                                    |     1.529 |
|     ps7_0_axi_periph                                                                          |     0.003 |
|       s00_couplers                                                                            |     0.002 |
|         auto_pc                                                                               |     0.002 |
|           inst                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                              |     0.002 |
|               RD.ar_channel_0                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                  |    <0.001 |
|                 cmd_translator_0                                                              |    <0.001 |
|                   incr_cmd_0                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                  |    <0.001 |
|               RD.r_channel_0                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                |    <0.001 |
|                 transaction_fifo_0                                                            |    <0.001 |
|               SI_REG                                                                          |    <0.001 |
|                 ar.ar_pipe                                                                    |    <0.001 |
|                 aw.aw_pipe                                                                    |    <0.001 |
|                 b.b_pipe                                                                      |    <0.001 |
|                 r.r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                  |    <0.001 |
|                 cmd_translator_0                                                              |    <0.001 |
|                   incr_cmd_0                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                  |    <0.001 |
|               WR.b_channel_0                                                                  |    <0.001 |
|                 bid_fifo_0                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                  |    <0.001 |
|       xbar                                                                                    |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|     rst_ps7_0_100M                                                                            |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         EXT_LPF                                                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |    <0.001 |
|         SEQ                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                         |    <0.001 |
|     util_vector_logic_0                                                                       |    <0.001 |
|     util_vector_logic_1                                                                       |    <0.001 |
+-----------------------------------------------------------------------------------------------+-----------+


0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
