Alexandros Papakonstantinou , Deming Chen , Wen-Mei Hwu , Jason Cong , Yun Liang, Throughput-oriented kernel porting onto FPGAs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488747]
Alexandros Papakonstantinou , Karthik Gururaj , John A. Stratton , Deming Chen , Jason Cong , Wen-Mei W. Hwu, Efficient compilation of CUDA kernels for high-performance computing on FPGAs, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2, p.1-26, September 2013[doi>10.1145/2514641.2514652]
J. Ceng , J. Castrillon , W. Sheng , H. Scharwächter , R. Leupers , G. Ascheid , H. Meyr , T. Isshiki , H. Kunieda, MAPS: an integrated framework for MPSoC application parallelization, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391663]
Y. Chen and H. Zhou. 2012. Buffer minimization in pipelined SDF scheduling on multi-core platforms. In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASPDAC'12). 127--132.
J. Cong , K. Guruaj , Muhuan Huang , Sen Li , Bingjun Xiao , Yi Zou, Domain-specific processor with 3D integration for medical image processing, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, p.247-250, September 11-14, 2011[doi>10.1109/ASAP.2011.6043279]
Jason Cong , Muhuan Huang , Bin Liu , Peng Zhang , Yi Zou, Combining module selection and replication for throughput-driven streaming programs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Jason Cong , Muhuan Huang , Peng Zhang, Combining computation and communication optimizations in system synthesis for streaming applications, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA[doi>10.1145/2554688.2554771]
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011[doi>10.1145/1929943.1929947]
J. Cong , Bin Liu , S. Neuendorffer , J. Noguera , K. Vissers , Zhiru Zhang, High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.473-491, April 2011[doi>10.1109/TCAD.2011.2110592]
Daniel Cordes , Andreas Heinig , Peter Marwedel , Arindam Mallik, Automatic Extraction of Pipeline Parallelism for Embedded Software Using Linear Programming, Proceedings of the 2011 IEEE 17th International Conference on Parallel and Distributed Systems, p.699-706, December 07-09, 2011[doi>10.1109/ICPADS.2011.31]
L. Edward and M. David. 1987. Synchronous data flow. Proc. IEEE 75, 9 (1987), 1235--1245.
Y. Guo and D. McCain. 2006. Rapid prototyping and VLSI exploration for 3g/4G MIMO wireless systems using integrated catapult-c methodology. In Proceedings of the IEEE Wireless Communications and Networking Conference (WCNC'06). 958--963.
S. T. Gurumani, C. Hisham, Y. Liang, R. Kyle, and D. Chen. 2013. High-level synthesis of multiple dependent CUDA kernels on FPGA. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'13). 305--312.
Andrei Hagiescu , Weng-Fai Wong , David F. Bacon , Rodric Rabbah, A computing origami: folding streams in FPGAs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629987]
Y. Hara, H. Tomiyama, S. Honda, and H. Takada. 2010. Partitioning of behavioral descriptions with exploiting function-level parallelism. IEICE Trans. Fund. of Electron. Commun. Comput. Sci. E93-A (2010), 488--499.
Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. 2008. CHStone: A benchmark program suite for practical C-based high-level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1192--1195.
Haris Javaid , Sri Parameswaran, Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450137]
Amir H. Hormati , Yoonseo Choi , Manjunath Kudlur , Rodric Rabbah , Trevor Mudge , Scott Mahlke, Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.214-223, September 12-16, 2009[doi>10.1109/PACT.2009.39]
R. Iyer. 2012. Accelerator-rich Architectures: Implications, opportunities and challenges. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'12). 106--107.
Seongnam Kwon , Soonhoi Ha, Serialized parallel code generation framework for MPSoC, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.2, p.1-27, February 2010[doi>10.1145/1698759.1698761]
K. Lahiri , A. Raghunathan , S. Dey, System-level performance analysis for designing on-chip communication architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.768-783, November 2006[doi>10.1109/43.924830]
Peng Li , Yuxin Wang , Peng Zhang , Guojie Luo , Tao Wang , Jason Cong, Memory partitioning and scheduling co-optimization in behavioral synthesis, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429484]
S. Li, Y. Liu, X. Hu, X. He, Y. Zhang, P. Zhang, and H. Yang. 2013. Optimal partition with block-level parallelization in C-to-RTL synthesis for streaming applications. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'13). 225--230.
S. Li, Y. Liu, D. Zhang, X. He, P. Zhang, and H. Yang. 2012a. A hierarchical C2RTL framework for FIFO connected stream applications. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'12). 133--138.
Feng Liu , Soumyadeep Ghosh , Nick P. Johnson , David I. August, CGPA: Coarse-Grained Pipelined Accelerators, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593105]
Yanhong Liu , Samararjit Chakraborty , Radu Marculescu, Generalized Rate Analysis for Media-Processing Platforms, Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.305-314, August 16-18, 2006[doi>10.1109/RTCSA.2006.35]
Y. Liu, S. Li, H. Yang, and P. Zhang. 2012. A hierarchical C2RTL framework for hardware configurable embedded systems. In Embedded Systems - Theory and Design Methodology. Intech, 367--386.
Alexander Maxiaguine , Simon Künzli , Samarjit Chakraborty , Lothar Thiele, Rate analysis for streaming applications with on-chip buffer constraints, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
S. McConnell. 2009. Code Complete. O'Reilly Media, Inc.
Muhammad Adeel Pasha , Steven Derrien , Olivier Sentieys, System-Level Synthesis for Wireless Sensor Node Controllers: A Complete Design Flow, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-24, January 2012[doi>10.1145/2071356.2071358]
Easwaran Raman , Guilherme Ottoni , Arun Raman , Matthew J. Bridges , David I. August, Parallel-stage decoupled software pipelining, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356074]
M. Rossler, H. Wang, U. Heinkel, N. Engin, and W. Drescher. 2009. Rapid prototyping of a DVB-SH turbo decoder using high level synthesis. In Proceedings of the International Conference on Field Programmable Logic and Applications (FDL'09). 1--6.
B. C. Schafer. 2013. Automatic partitioning of behavioral descriptions for high-level synthesis with multiple internal throughputs. In Proceedings of the Electronic System Level Synthesis Conference (ESLsyn'13). 1--6.
Benjamin Carrion Schafer , Ashish Trambadia , Kazutoshi Wakabayashi, Design of complex image processing systems in ESL, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Benjamin Carrion Schafer , Kazutoshi Wakabayashi, Divide and conquer high-level synthesis design space exploration, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-19, June 2012[doi>10.1145/2209291.2209302]
An-Ping Wang , Jiwon Hahn , Mahshid Roumi , Pai H. Chou, Buffer Optimization and Dispatching Scheme for Embedded Systems with Behavioral Transparency, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.4, p.1-26, October 2012[doi>10.1145/2348839.2348845]
Yuxin Wang , Peng Li , Jason Cong, Theory and algorithm for generalized memory partitioning in high-level synthesis, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA[doi>10.1145/2554688.2554780]
Yuxin Wang , Peng Li , Peng Zhang , Chen Zhang , Jason Cong, Memory partitioning for multidimensional arrays in high-level synthesis, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488748]
Maarten H. Wiggers , Marco J. G. Bekooij , Gerard J. M. Smit, Buffer Capacity Computation for Throughput Constrained Streaming Applications with Data-Dependent Inter-Task Communication, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.183-194, April 22-24, 2008[doi>10.1109/RTAS.2008.10]
Xilinx. 2015. Vivado high-level synthesis. http://www.xilinx.com/.
YXI. 2013. YXI's eXCite tool. http://www.yxi.com/.
Jun Zhu , Ingo Sander , Axel Jantsch, Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Y. Zhu, Y. Liu, D. Zhang, S. Li, P. Zhang, and T. Hadley. 2010. Acceleration of pedestrian detection algorithm on novel C2RTL HW/SW co-design platform. In Proceedings of the International Conference on Green Circuits and Systems (ICGCS'10). 615--620.
