#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000126428ba6b0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -10;
v00000126429283a0_0 .var "CLK", 0 0;
v0000012642927400_0 .var/i "i", 31 0;
v0000012642927e00_0 .var "reset", 0 0;
S_00000126427ab1c0 .scope module, "mycpu" "CPU" 2 7, 3 17 0, S_00000126428ba6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
v0000012642923330_0 .net "ALUD_ex", 31 0, L_0000012642929700;  1 drivers
v00000126429236f0_0 .net "ALU_opcode_id", 4 0, v000001264291b110_0;  1 drivers
v0000012642922c50_0 .net "ALU_out_ma", 31 0, v0000012642917510_0;  1 drivers
v0000012642923790_0 .net "ALU_out_wb", 31 0, v0000012642923470_0;  1 drivers
v0000012642922390_0 .net "ALU_result_ex", 31 0, v00000126429155a0_0;  1 drivers
v0000012642923150_0 .net "ALU_select_ex", 4 0, v000001264291c180_0;  1 drivers
v0000012642922930_0 .net "CLK", 0 0, v00000126429283a0_0;  1 drivers
v0000012642923830_0 .net "DATA_2_ma", 31 0, v00000126429175b0_0;  1 drivers
v0000012642922570_0 .net "Immediate_ex", 31 0, v000001264291dda0_0;  1 drivers
RS_00000126428ca398 .resolv tri, v000001264291d620_0, L_00000126428bc060;
v0000012642922610_0 .net8 "Instruction_func3_ex", 2 0, RS_00000126428ca398;  2 drivers
v0000012642922250_0 .net "JAL_select_id", 0 0, v000001264291a710_0;  1 drivers
v0000012642922430_0 .net "PC4_ex", 31 0, v000001264291c4a0_0;  1 drivers
v00000126429238d0_0 .net "PC_ex", 31 0, v000001264291c0e0_0;  1 drivers
v00000126429226b0_0 .net "RESET", 0 0, v0000012642927e00_0;  1 drivers
v0000012642922890_0 .net "Rd_id", 4 0, L_0000012642928620;  1 drivers
v0000012642923970_0 .net "branch_control_out_ex", 0 0, v00000126429144c0_0;  1 drivers
v0000012642923a10_0 .net "branch_ex", 0 0, v000001264291d120_0;  1 drivers
v0000012642922110_0 .net "branch_id", 0 0, v000001264291b610_0;  1 drivers
v0000012642923ab0_0 .net "data1_ex", 31 0, v000001264291cf40_0;  1 drivers
v0000012642922b10_0 .net "data1_id", 31 0, L_00000126428bbea0;  1 drivers
v0000012642923b50_0 .net "data2_ex", 31 0, v000001264291c2c0_0;  1 drivers
v0000012642923bf0_0 .net "data2_id", 31 0, L_00000126428bb7a0;  1 drivers
v0000012642923d30_0 .net "data2_out_ex", 31 0, L_00000126428bb570;  1 drivers
v0000012642923dd0_0 .net "destination_reg_ex", 4 0, v000001264291c720_0;  1 drivers
v0000012642923f10_0 .net "destination_reg_ex_out", 4 0, L_00000126428bbdc0;  1 drivers
v0000012642926dc0_0 .net "func3_ma", 2 0, v0000012642917ab0_0;  1 drivers
v0000012642926e60_0 .net "funct3_id", 2 0, L_0000012642928300;  1 drivers
v0000012642927220_0 .net "immidiate_value_id", 31 0, v000001264291be30_0;  1 drivers
v0000012642927b80_0 .net "instruction_out_if", 31 0, v000001264291d940_0;  1 drivers
v0000012642926320_0 .net "instruction_out_ip", 31 0, v000001264291e7d0_0;  1 drivers
v0000012642926460_0 .net "jal_select_ex", 0 0, v000001264291d1c0_0;  1 drivers
v00000126429272c0_0 .net "jump_ex", 0 0, v000001264291d260_0;  1 drivers
v0000012642928800_0 .net "jump_id", 0 0, v000001264291b390_0;  1 drivers
RS_00000126428ca6c8 .resolv tri, v000001264291c360_0, L_00000126428bae00;
v0000012642926820_0 .net8 "mem_read_enable_ex", 0 0, RS_00000126428ca6c8;  2 drivers
v0000012642928760_0 .net "mem_read_enable_id", 0 0, v000001264291b430_0;  1 drivers
v0000012642926280_0 .net "mem_read_ma", 0 0, v0000012642916750_0;  1 drivers
RS_00000126428ca6f8 .resolv tri, v000001264291cae0_0, L_00000126428baee0;
v00000126429268c0_0 .net8 "mem_write_enable_ex", 0 0, RS_00000126428ca6f8;  2 drivers
v0000012642927040_0 .net "mem_write_enable_id", 0 0, v000001264291aad0_0;  1 drivers
v0000012642926aa0_0 .net "mem_write_ma", 0 0, v00000126429171f0_0;  1 drivers
v0000012642926500_0 .net "mux1_select_ex", 0 0, v000001264291ce00_0;  1 drivers
v0000012642926960_0 .net "mux1_select_id", 0 0, v000001264291bc50_0;  1 drivers
v00000126429279a0_0 .net "mux2_select_ex", 0 0, v000001264291cb80_0;  1 drivers
v0000012642926d20_0 .net "mux2_select_id", 0 0, v000001264291b4d0_0;  1 drivers
v0000012642926a00_0 .net "mux3_select_ex", 0 0, v000001264291ccc0_0;  1 drivers
v0000012642927ea0_0 .net "mux3_select_ex_out", 0 0, L_00000126428bb420;  1 drivers
v0000012642927a40_0 .net "mux3_select_id", 0 0, v000001264291acb0_0;  1 drivers
v0000012642927ae0_0 .net "mux3_select_ma", 0 0, v0000012642916f70_0;  1 drivers
v0000012642928440_0 .net "mux3_select_wb", 0 0, v00000126429233d0_0;  1 drivers
v0000012642927d60_0 .net "pc4_out_id", 31 0, v000001264291eb90_0;  1 drivers
v0000012642926b40_0 .net "pc4_out_if", 31 0, L_0000012642927900;  1 drivers
v00000126429263c0_0 .net "pc_out_id", 31 0, v000001264291eaf0_0;  1 drivers
v0000012642926be0_0 .net "pc_out_if", 31 0, v000001264291e190_0;  1 drivers
v0000012642927360_0 .net "rd_ma", 4 0, v00000126429176f0_0;  1 drivers
v0000012642926c80_0 .net "rd_wb", 4 0, v0000012642922070_0;  1 drivers
v0000012642927c20_0 .net "read_data_ma", 31 0, v000001264291f1d0_0;  1 drivers
v00000126429284e0_0 .net "read_data_wb", 31 0, v0000012642922bb0_0;  1 drivers
v0000012642926f00_0 .net "reg_write_enable_id", 0 0, v000001264291bcf0_0;  1 drivers
v0000012642926fa0_0 .net "reg_write_enable_out_if", 0 0, L_00000126428bb180;  1 drivers
v0000012642927cc0_0 .net "regwrite_enable_ex", 0 0, v000001264291d440_0;  1 drivers
v0000012642927540_0 .net "regwrite_enable_ex_out", 0 0, L_00000126428bb110;  1 drivers
v00000126429261e0_0 .net "regwrite_enable_ma", 0 0, v00000126429178d0_0;  1 drivers
v00000126429270e0_0 .net "regwrite_enable_wb", 0 0, v0000012642923650_0;  1 drivers
o00000126428cd458 .functor BUFZ 1, C4<z>; HiZ drive
v0000012642927180_0 .net "reset", 0 0, o00000126428cd458;  0 drivers
v00000126429265a0_0 .net "write_data_out_if", 31 0, L_00000126429266e0;  1 drivers
v0000012642926640_0 .net "write_reg_out_if", 4 0, L_00000126428bb730;  1 drivers
S_00000126427c4340 .scope module, "EX" "instruction_execution" 3 187, 4 6 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ALU_select";
    .port_info 1 /INPUT 1 "mux1_select";
    .port_info 2 /INPUT 1 "mux2_select";
    .port_info 3 /INPUT 1 "mux3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 1 "memory_write_enable";
    .port_info 6 /INPUT 1 "memory_read_enable";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /INPUT 1 "jal_select";
    .port_info 10 /INPUT 32 "pc4";
    .port_info 11 /INPUT 32 "pc";
    .port_info 12 /INPUT 32 "immediate";
    .port_info 13 /INPUT 32 "data1";
    .port_info 14 /INPUT 32 "data2";
    .port_info 15 /INPUT 5 "rs1";
    .port_info 16 /INPUT 5 "rs2";
    .port_info 17 /INPUT 5 "rd";
    .port_info 18 /INPUT 5 "EX_MEM_rd";
    .port_info 19 /INPUT 5 "MEM_WB_rd";
    .port_info 20 /INPUT 1 "EX_MEM_regWrite";
    .port_info 21 /INPUT 1 "MEM_WB_regWrite";
    .port_info 22 /INPUT 1 "EX_MEM_memRead";
    .port_info 23 /INPUT 1 "MEM_WB_memRead";
    .port_info 24 /INPUT 3 "funct3";
    .port_info 25 /OUTPUT 32 "ALUD";
    .port_info 26 /OUTPUT 32 "ALU_result";
    .port_info 27 /OUTPUT 32 "data2_out";
    .port_info 28 /OUTPUT 3 "funct3_out";
    .port_info 29 /OUTPUT 5 "rd_out";
    .port_info 30 /OUTPUT 1 "memory_read_enable_out";
    .port_info 31 /OUTPUT 1 "memory_write_enable_out";
    .port_info 32 /OUTPUT 1 "regwrite_enable_out";
    .port_info 33 /OUTPUT 1 "mux3_select_out";
    .port_info 34 /OUTPUT 1 "branch_control_out";
    .port_info 35 /OUTPUT 1 "stall";
L_000001264292e2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000126428bad90 .functor XNOR 1, v000001264291d1c0_0, L_000001264292e2f0, C4<0>, C4<0>;
L_00000126428bae00 .functor BUFZ 1, RS_00000126428ca6c8, C4<0>, C4<0>, C4<0>;
L_00000126428baee0 .functor BUFZ 1, RS_00000126428ca6f8, C4<0>, C4<0>, C4<0>;
L_00000126428bb110 .functor BUFZ 1, v000001264291d440_0, C4<0>, C4<0>, C4<0>;
L_00000126428bb420 .functor BUFZ 1, v000001264291ccc0_0, C4<0>, C4<0>, C4<0>;
L_00000126428bc060 .functor BUFZ 3, RS_00000126428ca398, C4<000>, C4<000>, C4<000>;
L_00000126428bbdc0 .functor BUFZ 5, v000001264291c720_0, C4<00000>, C4<00000>, C4<00000>;
L_00000126428bb570 .functor BUFZ 32, v000001264291c2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000126429147e0_0 .net "ALUD", 31 0, L_0000012642929700;  alias, 1 drivers
v0000012642915820_0 .net "ALU_result", 31 0, v00000126429155a0_0;  alias, 1 drivers
v0000012642915c80_0 .net "ALU_select", 4 0, v000001264291c180_0;  alias, 1 drivers
o00000126428ca188 .functor BUFZ 1, C4<z>; HiZ drive
v0000012642914a60_0 .net "EX_MEM_memRead", 0 0, o00000126428ca188;  0 drivers
o00000126428c9e88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000012642913e80_0 .net "EX_MEM_rd", 4 0, o00000126428c9e88;  0 drivers
o00000126428c9eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000012642913f20_0 .net "EX_MEM_regWrite", 0 0, o00000126428c9eb8;  0 drivers
o00000126428ca1b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000126429149c0_0 .net "MEM_WB_memRead", 0 0, o00000126428ca1b8;  0 drivers
o00000126428c9f48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000012642914b00_0 .net "MEM_WB_rd", 4 0, o00000126428c9f48;  0 drivers
o00000126428c9f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000012642914ba0_0 .net "MEM_WB_regWrite", 0 0, o00000126428c9f78;  0 drivers
v0000012642916430_0 .net/2u *"_ivl_0", 0 0, L_000001264292e2f0;  1 drivers
v00000126429170b0_0 .net *"_ivl_2", 0 0, L_00000126428bad90;  1 drivers
v0000012642916d90_0 .net "branch", 0 0, v000001264291d120_0;  alias, 1 drivers
v0000012642916b10_0 .net "branch_control_out", 0 0, v00000126429144c0_0;  alias, 1 drivers
v00000126429173d0_0 .net "data1", 31 0, v000001264291cf40_0;  alias, 1 drivers
v0000012642916070_0 .net "data2", 31 0, v000001264291c2c0_0;  alias, 1 drivers
v0000012642917650_0 .net "data2_out", 31 0, L_00000126428bb570;  alias, 1 drivers
v0000012642916610_0 .net "forwardA", 1 0, v0000012642915500_0;  1 drivers
v00000126429169d0_0 .net "forwardB", 1 0, v0000012642915aa0_0;  1 drivers
v0000012642916250_0 .net8 "funct3", 2 0, RS_00000126428ca398;  alias, 2 drivers
v0000012642916110_0 .net8 "funct3_out", 2 0, RS_00000126428ca398;  alias, 2 drivers
v0000012642916cf0_0 .net "immediate", 31 0, v000001264291dda0_0;  alias, 1 drivers
v00000126429167f0_0 .net "jal_select", 0 0, v000001264291d1c0_0;  alias, 1 drivers
v0000012642917790_0 .net "jump", 0 0, v000001264291d260_0;  alias, 1 drivers
v0000012642917290_0 .net8 "memory_read_enable", 0 0, RS_00000126428ca6c8;  alias, 2 drivers
v0000012642915e90_0 .net8 "memory_read_enable_out", 0 0, RS_00000126428ca6c8;  alias, 2 drivers
v0000012642915df0_0 .net8 "memory_write_enable", 0 0, RS_00000126428ca6f8;  alias, 2 drivers
v0000012642915f30_0 .net8 "memory_write_enable_out", 0 0, RS_00000126428ca6f8;  alias, 2 drivers
v0000012642917970_0 .net "mux1_select", 0 0, v000001264291ce00_0;  alias, 1 drivers
v00000126429164d0_0 .net "mux2_select", 0 0, v000001264291cb80_0;  alias, 1 drivers
v0000012642917c90_0 .net "mux3_select", 0 0, v000001264291ccc0_0;  alias, 1 drivers
v0000012642916bb0_0 .net "mux3_select_out", 0 0, L_00000126428bb420;  alias, 1 drivers
v0000012642915fd0_0 .var "operandA", 31 0;
v00000126429161b0_0 .var "operandB", 31 0;
v0000012642916a70_0 .net "pc", 31 0, v000001264291c0e0_0;  alias, 1 drivers
v0000012642916c50_0 .net "pc4", 31 0, v000001264291c4a0_0;  alias, 1 drivers
v0000012642916ed0_0 .net "rd", 4 0, v000001264291c720_0;  alias, 1 drivers
v0000012642916890_0 .net "rd_out", 4 0, L_00000126428bbdc0;  alias, 1 drivers
v00000126429162f0_0 .net "regwrite_enable", 0 0, v000001264291d440_0;  alias, 1 drivers
v0000012642916390_0 .net "regwrite_enable_out", 0 0, L_00000126428bb110;  alias, 1 drivers
o00000126428c9ee8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000012642916930_0 .net "rs1", 4 0, o00000126428c9ee8;  0 drivers
o00000126428c9f18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000012642917330_0 .net "rs2", 4 0, o00000126428c9f18;  0 drivers
v0000012642916570_0 .net "stall", 0 0, v0000012642914380_0;  1 drivers
E_00000126428653a0/0 .event anyedge, v0000012642915500_0, v00000126429155a0_0, v00000126429173d0_0, v0000012642917970_0;
E_00000126428653a0/1 .event anyedge, v0000012642916a70_0, v0000012642915aa0_0, v0000012642916070_0, v00000126429164d0_0;
E_00000126428653a0/2 .event anyedge, v0000012642916cf0_0;
E_00000126428653a0 .event/or E_00000126428653a0/0, E_00000126428653a0/1, E_00000126428653a0/2;
L_0000012642929700 .functor MUXZ 32, v00000126429155a0_0, v000001264291c4a0_0, L_00000126428bad90, C4<>;
S_00000126427deeb0 .scope module, "ALU_unit1" "ALU_unit" 4 80, 5 172 0, S_00000126427c4340;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "Opcode";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 32 "result";
v0000012642912120_0 .net "Opcode", 4 0, v000001264291c180_0;  alias, 1 drivers
v00000126429129e0_0 .net "data1", 31 0, v0000012642915fd0_0;  1 drivers
v0000012642912a80_0 .net "data2", 31 0, v00000126429161b0_0;  1 drivers
v00000126429155a0_0 .var "result", 31 0;
v00000126429153c0_0 .net "result00", 31 0, L_00000126429286c0;  1 drivers
v0000012642914d80_0 .net "result01", 31 0, L_00000126428bad20;  1 drivers
v0000012642914ce0_0 .net "result02", 31 0, L_00000126428bb500;  1 drivers
v0000012642914100_0 .net "result03", 31 0, L_00000126428bbb20;  1 drivers
v00000126429150a0_0 .net "result04", 31 0, L_0000012642929660;  1 drivers
v0000012642915960_0 .net "result05", 31 0, L_0000012642929200;  1 drivers
L_000001264292e188 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000012642914920_0 .net "result06", 31 0, L_000001264292e188;  1 drivers
v0000012642915460_0 .net "result07", 31 0, L_00000126429292a0;  1 drivers
v0000012642915140_0 .net "result08", 31 0, L_0000012642929f20;  1 drivers
v0000012642914c40_0 .net "result09", 31 0, L_0000012642929520;  1 drivers
v0000012642914e20_0 .net "result10", 31 0, L_0000012642929480;  1 drivers
v0000012642913fc0_0 .net "result11", 31 0, L_0000012642928da0;  1 drivers
v0000012642914560_0 .net "result12", 31 0, L_00000126428bc370;  1 drivers
v0000012642914ec0_0 .net "result13", 31 0, L_0000012642928f80;  1 drivers
v0000012642915a00_0 .net "result14", 31 0, L_0000012642928e40;  1 drivers
v00000126429141a0_0 .net "result15", 31 0, L_0000012642929e80;  1 drivers
v0000012642914060_0 .net "result16", 31 0, L_00000126429295c0;  1 drivers
v0000012642914240_0 .net "result17", 31 0, L_0000012642928d00;  1 drivers
v0000012642915be0_0 .net "result18", 31 0, L_00000126429293e0;  1 drivers
E_00000126428655a0/0 .event anyedge, v0000012642912120_0, v00000126428b0950_0, v0000012642912080_0, v00000126428b1f30_0;
E_00000126428655a0/1 .event anyedge, v0000012642911360_0, v00000126428b1990_0, v0000012642911900_0, v0000012642912800_0;
E_00000126428655a0/2 .event anyedge, v0000012642911540_0, v00000126428b0f90_0, v00000126428b12b0_0, v0000012642911fe0_0;
E_00000126428655a0/3 .event anyedge, v0000012642911a40_0, v00000126428b1710_0, v00000126429114a0_0, v00000126429121c0_0;
E_00000126428655a0/4 .event anyedge, v0000012642910fa0_0, v0000012642911ea0_0, v0000012642911d60_0, v0000012642911c20_0;
E_00000126428655a0 .event/or E_00000126428655a0/0, E_00000126428655a0/1, E_00000126428655a0/2, E_00000126428655a0/3, E_00000126428655a0/4;
S_00000126427df040 .scope module, "add_unit" "Add_unit" 5 184, 5 1 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126428b2570_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126428b0db0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b0950_0 .net "result", 31 0, L_00000126429286c0;  alias, 1 drivers
L_00000126429286c0 .arith/sum 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126427c7c70 .scope module, "and_unit" "AND_unit" 5 186, 5 24 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_00000126428bb500 .functor AND 32, v0000012642915fd0_0, v00000126429161b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000126428b0a90_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126428b0bd0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b1f30_0 .net "result", 31 0, L_00000126428bb500;  alias, 1 drivers
S_00000126427c7e00 .scope module, "div_unit" "DIV_unit" 5 192, 5 86 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126428b0c70_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126428b1490_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b0f90_0 .net "result", 31 0, L_0000012642929f20;  alias, 1 drivers
L_0000012642929f20 .arith/div.s 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126427c9180 .scope module, "divu_unit" "DIVU_unit" 5 193, 5 94 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126428b1210_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126428b15d0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b12b0_0 .net "result", 31 0, L_0000012642929520;  alias, 1 drivers
L_0000012642929520 .arith/div 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126427c9310 .scope module, "forward_unit" "Forward_Unit" 5 196, 5 118 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data2";
    .port_info 1 /OUTPUT 32 "result";
L_00000126428bc370 .functor BUFZ 32, v00000126429161b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000126428b1350_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b1710_0 .net "result", 31 0, L_00000126428bc370;  alias, 1 drivers
S_00000126427bcf50 .scope module, "mul_unit" "MUL_unit" 5 188, 5 39 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126428b17b0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126428b18f0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126428b1990_0 .net "result", 31 0, L_0000012642929660;  alias, 1 drivers
v00000126428a5490_0 .var "result1", 64 0;
E_000001264285f3e0 .event anyedge, v00000126428b2570_0, v00000126428b0db0_0;
L_0000012642929660 .part v00000126428a5490_0, 0, 32;
S_00000126427bd0e0 .scope module, "mulh_unit" "MULH_unit" 5 189, 5 51 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126428a5fd0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126429110e0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911900_0 .net "result", 31 0, L_0000012642929200;  alias, 1 drivers
v0000012642911e00_0 .var "result1", 64 0;
L_0000012642929200 .part v0000012642911e00_0, 32, 32;
S_00000126427b4200 .scope module, "mulhsu_unit" "MULHSU_unit" 5 191, 5 75 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126429115e0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642911180_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911540_0 .net "result", 31 0, L_00000126429292a0;  alias, 1 drivers
v0000012642911220_0 .var "result1", 63 0;
L_00000126429292a0 .part v0000012642911220_0, 32, 32;
S_00000126427b4390 .scope module, "mulhu_unit" "MULHU_unit" 5 190, 5 63 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642912bc0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642910dc0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642912800_0 .net "result", 31 0, L_000001264292e188;  alias, 1 drivers
v0000012642912b20_0 .var "result1", 63 0;
S_00000126427e43f0 .scope module, "or_unit" "OR_unit" 5 187, 5 31 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_00000126428bbb20 .functor OR 32, v0000012642915fd0_0, v00000126429161b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000126429112c0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126429126c0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911360_0 .net "result", 31 0, L_00000126428bbb20;  alias, 1 drivers
S_00000126427e4580 .scope module, "rem_unit" "REM_unit" 5 194, 5 103 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642910e60_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642910f00_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911fe0_0 .net "result", 31 0, L_0000012642929480;  alias, 1 drivers
L_0000012642929480 .arith/mod.s 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126427e3ec0 .scope module, "remu_unit" "REMU_unit" 5 195, 5 111 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642912760_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126429123a0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911a40_0 .net "result", 31 0, L_0000012642928da0;  alias, 1 drivers
L_0000012642928da0 .arith/mod 32, v0000012642915fd0_0, v00000126429161b0_0;
S_0000012642912f60 .scope module, "sll_unit" "SLL_Unit" 5 197, 5 124 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642912c60_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642912300_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126429114a0_0 .net "result", 31 0, L_0000012642928f80;  alias, 1 drivers
L_0000012642928f80 .shift/l 32, v0000012642915fd0_0, v00000126429161b0_0;
S_0000012642913410 .scope module, "slt_unit" "SLT_Unit" 5 199, 5 146 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642911ae0_0 .net *"_ivl_0", 0 0, L_0000012642929340;  1 drivers
L_000001264292e1d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012642912620_0 .net/2u *"_ivl_2", 31 0, L_000001264292e1d0;  1 drivers
L_000001264292e218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012642911b80_0 .net/2u *"_ivl_4", 31 0, L_000001264292e218;  1 drivers
v0000012642911680_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642912440_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642910fa0_0 .net "result", 31 0, L_0000012642929e80;  alias, 1 drivers
L_0000012642929340 .cmp/gt.s 32, v00000126429161b0_0, v0000012642915fd0_0;
L_0000012642929e80 .functor MUXZ 32, L_000001264292e218, L_000001264292e1d0, L_0000012642929340, C4<>;
S_0000012642913280 .scope module, "sltu_unit" "SLTU_unit" 5 202, 5 163 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126429128a0_0 .net *"_ivl_0", 0 0, L_0000012642928ee0;  1 drivers
L_000001264292e260 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000126429117c0_0 .net/2u *"_ivl_2", 31 0, L_000001264292e260;  1 drivers
L_000001264292e2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012642911400_0 .net/2u *"_ivl_4", 31 0, L_000001264292e2a8;  1 drivers
v0000012642911720_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642911860_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911d60_0 .net "result", 31 0, L_0000012642928d00;  alias, 1 drivers
L_0000012642928ee0 .cmp/gt 32, v00000126429161b0_0, v0000012642915fd0_0;
L_0000012642928d00 .functor MUXZ 32, L_000001264292e2a8, L_000001264292e260, L_0000012642928ee0, C4<>;
S_00000126429138c0 .scope module, "sra_unit" "SRA_Unit" 5 198, 5 139 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642911cc0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v00000126429119a0_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v00000126429121c0_0 .net "result", 31 0, L_0000012642928e40;  alias, 1 drivers
L_0000012642928e40 .shift/r 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126429130f0 .scope module, "srl_unit" "SRL_unit" 5 203, 5 131 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v0000012642912940_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642911040_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911c20_0 .net "result", 31 0, L_00000126429293e0;  alias, 1 drivers
L_00000126429293e0 .shift/r 32, v0000012642915fd0_0, v00000126429161b0_0;
S_00000126429135a0 .scope module, "sub_unit" "Sub_unit" 5 200, 5 9 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v00000126429124e0_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642912260_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642911ea0_0 .net "result", 31 0, L_00000126429295c0;  alias, 1 drivers
L_00000126429295c0 .arith/sub 32, v0000012642915fd0_0, v00000126429161b0_0;
S_0000012642913be0 .scope module, "xor_unit" "XOR_unit" 5 185, 5 17 0, S_00000126427deeb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_00000126428bad20 .functor XOR 32, v0000012642915fd0_0, v00000126429161b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012642911f40_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642912580_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642912080_0 .net "result", 31 0, L_00000126428bad20;  alias, 1 drivers
S_0000012642912dd0 .scope module, "FU" "Forwarding_Unit" 4 47, 6 3 0, S_00000126427c4340;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ID_EX_rs1";
    .port_info 1 /INPUT 5 "ID_EX_rs2";
    .port_info 2 /INPUT 5 "EX_MEM_rd";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 1 "EX_MEM_regWrite";
    .port_info 5 /INPUT 1 "MEM_WB_regWrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0000012642914f60_0 .net "EX_MEM_rd", 4 0, o00000126428c9e88;  alias, 0 drivers
v00000126429142e0_0 .net "EX_MEM_regWrite", 0 0, o00000126428c9eb8;  alias, 0 drivers
v0000012642915000_0 .net "ID_EX_rs1", 4 0, o00000126428c9ee8;  alias, 0 drivers
v00000126429151e0_0 .net "ID_EX_rs2", 4 0, o00000126428c9f18;  alias, 0 drivers
v00000126429146a0_0 .net "MEM_WB_rd", 4 0, o00000126428c9f48;  alias, 0 drivers
v00000126429158c0_0 .net "MEM_WB_regWrite", 0 0, o00000126428c9f78;  alias, 0 drivers
v0000012642915500_0 .var "forwardA", 1 0;
v0000012642915aa0_0 .var "forwardB", 1 0;
E_000001264285ffa0/0 .event anyedge, v00000126429142e0_0, v0000012642914f60_0, v0000012642915000_0, v00000126429151e0_0;
E_000001264285ffa0/1 .event anyedge, v00000126429158c0_0, v00000126429146a0_0;
E_000001264285ffa0 .event/or E_000001264285ffa0/0, E_000001264285ffa0/1;
S_0000012642913a50 .scope module, "HDU" "Hazard_Detection_Unit" 4 55, 7 2 0, S_00000126427c4340;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ID_EX_rs1";
    .port_info 1 /INPUT 5 "ID_EX_rs2";
    .port_info 2 /INPUT 5 "EX_MEM_rd";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 1 "EX_MEM_memRead";
    .port_info 5 /INPUT 1 "MEM_WB_memRead";
    .port_info 6 /OUTPUT 1 "stall";
v0000012642915280_0 .net "EX_MEM_memRead", 0 0, o00000126428ca188;  alias, 0 drivers
v0000012642914880_0 .net "EX_MEM_rd", 4 0, o00000126428c9e88;  alias, 0 drivers
v0000012642915320_0 .net "ID_EX_rs1", 4 0, o00000126428c9ee8;  alias, 0 drivers
v0000012642915640_0 .net "ID_EX_rs2", 4 0, o00000126428c9f18;  alias, 0 drivers
v0000012642915b40_0 .net "MEM_WB_memRead", 0 0, o00000126428ca1b8;  alias, 0 drivers
v0000012642913de0_0 .net "MEM_WB_rd", 4 0, o00000126428c9f48;  alias, 0 drivers
v0000012642914380_0 .var "stall", 0 0;
E_0000012642860ce0/0 .event anyedge, v0000012642915280_0, v0000012642914f60_0, v0000012642915000_0, v00000126429151e0_0;
E_0000012642860ce0/1 .event anyedge, v0000012642915b40_0, v00000126429146a0_0;
E_0000012642860ce0 .event/or E_0000012642860ce0/0, E_0000012642860ce0/1;
S_0000012642913730 .scope module, "branch_control1" "branch_control" 4 90, 8 1 0, S_00000126427c4340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /OUTPUT 1 "isJumpOrBranch";
v00000126429156e0_0 .net "branch", 0 0, v000001264291d120_0;  alias, 1 drivers
v0000012642914420_0 .net "data1", 31 0, v0000012642915fd0_0;  alias, 1 drivers
v0000012642915780_0 .net "data2", 31 0, v00000126429161b0_0;  alias, 1 drivers
v0000012642914740_0 .net8 "funct3", 2 0, RS_00000126428ca398;  alias, 2 drivers
v00000126429144c0_0 .var "isJumpOrBranch", 0 0;
v0000012642914600_0 .net "jump", 0 0, v000001264291d260_0;  alias, 1 drivers
E_0000012642862320/0 .event anyedge, v0000012642914740_0, v00000126429156e0_0, v0000012642914600_0, v00000126428b0db0_0;
E_0000012642862320/1 .event anyedge, v00000126428b2570_0;
E_0000012642862320 .event/or E_0000012642862320/0, E_0000012642862320/1;
S_0000012642919dd0 .scope module, "EX_MA" "EX_MA_register" 3 104, 9 9 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "MUX3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 32 "ALU_out";
    .port_info 6 /INPUT 32 "DATA_2";
    .port_info 7 /INPUT 3 "func_3";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /OUTPUT 1 "mem_write_out";
    .port_info 10 /OUTPUT 1 "mem_read_out";
    .port_info 11 /OUTPUT 1 "MUX3_select_out";
    .port_info 12 /OUTPUT 1 "regwrite_enable_out";
    .port_info 13 /OUTPUT 32 "ALU_out_out";
    .port_info 14 /OUTPUT 32 "DATA_2_out";
    .port_info 15 /OUTPUT 3 "func_3_out";
    .port_info 16 /OUTPUT 5 "rd_out";
v0000012642916e30_0 .net "ALU_out", 31 0, v00000126429155a0_0;  alias, 1 drivers
v0000012642917510_0 .var "ALU_out_out", 31 0;
v00000126429166b0_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v0000012642917a10_0 .net "DATA_2", 31 0, L_00000126428bb570;  alias, 1 drivers
v00000126429175b0_0 .var "DATA_2_out", 31 0;
v0000012642917bf0_0 .net "MUX3_select", 0 0, L_00000126428bb420;  alias, 1 drivers
v0000012642916f70_0 .var "MUX3_select_out", 0 0;
v0000012642917010_0 .net8 "func_3", 2 0, RS_00000126428ca398;  alias, 2 drivers
v0000012642917ab0_0 .var "func_3_out", 2 0;
v0000012642917470_0 .net8 "mem_read", 0 0, RS_00000126428ca6c8;  alias, 2 drivers
v0000012642916750_0 .var "mem_read_out", 0 0;
v0000012642917150_0 .net8 "mem_write", 0 0, RS_00000126428ca6f8;  alias, 2 drivers
v00000126429171f0_0 .var "mem_write_out", 0 0;
v0000012642917b50_0 .net "rd", 4 0, L_00000126428bbdc0;  alias, 1 drivers
v00000126429176f0_0 .var "rd_out", 4 0;
v0000012642917830_0 .net "regwrite_enable", 0 0, L_00000126428bb110;  alias, 1 drivers
v00000126429178d0_0 .var "regwrite_enable_out", 0 0;
E_00000126428604e0 .event posedge, v00000126429166b0_0;
S_0000012642919150 .scope module, "ID" "instruction_decode" 3 158, 10 5 0, S_00000126427ab1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "wite_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "pc";
    .port_info 7 /INPUT 32 "pc4";
    .port_info 8 /OUTPUT 32 "pc_out";
    .port_info 9 /OUTPUT 32 "pc4_out";
    .port_info 10 /OUTPUT 5 "AlU_opcode";
    .port_info 11 /OUTPUT 1 "mux1_select";
    .port_info 12 /OUTPUT 1 "mux2_select";
    .port_info 13 /OUTPUT 1 "mux3_select";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
    .port_info 15 /OUTPUT 1 "mem_write_enable";
    .port_info 16 /OUTPUT 1 "mem_read_enable";
    .port_info 17 /OUTPUT 1 "branch";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "JAL_select";
    .port_info 20 /OUTPUT 32 "immidiate_value";
    .port_info 21 /OUTPUT 32 "data1";
    .port_info 22 /OUTPUT 32 "data2";
    .port_info 23 /OUTPUT 3 "funct3";
    .port_info 24 /OUTPUT 5 "Rd";
v000001264291a3f0_0 .net "AlU_opcode", 4 0, v000001264291b110_0;  alias, 1 drivers
v000001264291a7b0_0 .net "JAL_select", 0 0, v000001264291a710_0;  alias, 1 drivers
v000001264291b9d0_0 .net "Rd", 4 0, L_0000012642928620;  alias, 1 drivers
v000001264291ba70_0 .net "branch", 0 0, v000001264291b610_0;  alias, 1 drivers
v000001264291bb10_0 .net "clk", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291a210_0 .net "data1", 31 0, L_00000126428bbea0;  alias, 1 drivers
v000001264291a2b0_0 .net "data2", 31 0, L_00000126428bb7a0;  alias, 1 drivers
v000001264291ab70_0 .net "funct3", 2 0, L_0000012642928300;  alias, 1 drivers
v000001264291a5d0_0 .net "imm_select", 2 0, v000001264291bbb0_0;  1 drivers
v000001264291aa30_0 .net "immidiate_value", 31 0, v000001264291be30_0;  alias, 1 drivers
v000001264291afd0_0 .net "instruction", 31 0, v000001264291e7d0_0;  alias, 1 drivers
v000001264291a850_0 .net "jump", 0 0, v000001264291b390_0;  alias, 1 drivers
v000001264291a670_0 .net "mem_read_enable", 0 0, v000001264291b430_0;  alias, 1 drivers
v000001264291ac10_0 .net "mem_write_enable", 0 0, v000001264291aad0_0;  alias, 1 drivers
v000001264291c400_0 .net "mux1_select", 0 0, v000001264291bc50_0;  alias, 1 drivers
v000001264291db20_0 .net "mux2_select", 0 0, v000001264291b4d0_0;  alias, 1 drivers
v000001264291c540_0 .net "mux3_select", 0 0, v000001264291acb0_0;  alias, 1 drivers
v000001264291d9e0_0 .net "pc", 31 0, v000001264291eaf0_0;  alias, 1 drivers
v000001264291de40_0 .net "pc4", 31 0, v000001264291eb90_0;  alias, 1 drivers
v000001264291da80_0 .net "pc4_out", 31 0, v000001264291eb90_0;  alias, 1 drivers
v000001264291dd00_0 .net "pc_out", 31 0, v000001264291eaf0_0;  alias, 1 drivers
v000001264291c7c0_0 .net "reg_write_enable", 0 0, v000001264291bcf0_0;  alias, 1 drivers
v000001264291c900_0 .net "reset", 0 0, v0000012642927e00_0;  alias, 1 drivers
v000001264291dee0_0 .net "wite_enable", 0 0, L_00000126428bb180;  alias, 1 drivers
v000001264291dbc0_0 .net "write_data", 31 0, L_00000126429266e0;  alias, 1 drivers
v000001264291c680_0 .net "write_reg", 4 0, L_00000126428bb730;  alias, 1 drivers
L_0000012642928580 .part v000001264291e7d0_0, 15, 5;
L_0000012642928260 .part v000001264291e7d0_0, 20, 5;
L_0000012642928300 .part v000001264291e7d0_0, 12, 3;
L_0000012642928620 .part v000001264291e7d0_0, 7, 5;
S_0000012642919c40 .scope module, "control_unit" "control_unit" 10 43, 11 1 0, S_0000012642919150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "AlU_opcode";
    .port_info 2 /OUTPUT 1 "mux1_select";
    .port_info 3 /OUTPUT 1 "mux2_select";
    .port_info 4 /OUTPUT 1 "mux3_select";
    .port_info 5 /OUTPUT 1 "regwrite_enable";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "jal_select";
    .port_info 11 /OUTPUT 3 "imm_select";
v000001264291b110_0 .var "AlU_opcode", 4 0;
v000001264291b610_0 .var "branch", 0 0;
v000001264291b1b0_0 .net "funct3", 2 0, L_0000012642926140;  1 drivers
v000001264291ad50_0 .net "funct7", 6 0, L_0000012642927fe0;  1 drivers
v000001264291bbb0_0 .var "imm_select", 2 0;
v000001264291b070_0 .net "instruction", 31 0, v000001264291e7d0_0;  alias, 1 drivers
v000001264291a710_0 .var "jal_select", 0 0;
v000001264291b390_0 .var "jump", 0 0;
v000001264291b430_0 .var "mem_read", 0 0;
v000001264291aad0_0 .var "mem_write", 0 0;
v000001264291bc50_0 .var "mux1_select", 0 0;
v000001264291b4d0_0 .var "mux2_select", 0 0;
v000001264291acb0_0 .var "mux3_select", 0 0;
v000001264291af30_0 .net "opcode", 6 0, L_0000012642927f40;  1 drivers
v000001264291bcf0_0 .var "regwrite_enable", 0 0;
E_0000012642864ca0 .event anyedge, v000001264291b1b0_0, v000001264291ad50_0, v000001264291af30_0;
L_0000012642927f40 .part v000001264291e7d0_0, 0, 7;
L_0000012642926140 .part v000001264291e7d0_0, 12, 3;
L_0000012642927fe0 .part v000001264291e7d0_0, 25, 7;
S_0000012642918020 .scope module, "immidiate" "immediate_extend" 10 61, 12 1 0, S_0000012642919150;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_select";
    .port_info 2 /OUTPUT 32 "immediate";
v000001264291b250_0 .net "imm_select", 2 0, v000001264291bbb0_0;  alias, 1 drivers
v000001264291be30_0 .var "immediate", 31 0;
v000001264291a990_0 .net "instruction", 31 0, v000001264291e7d0_0;  alias, 1 drivers
E_0000012642864160 .event anyedge, v000001264291bbb0_0, v000001264291b070_0;
S_00000126429181b0 .scope module, "register_file" "register_file" 10 70, 13 1 0, S_0000012642919150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "data2";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "reg_write_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 5 "write_reg_addr";
L_00000126428bbea0 .functor BUFZ 32, L_0000012642928080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126428bb7a0 .functor BUFZ 32, L_0000012642926780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000126428cba78 .functor BUFZ 1, C4<z>; HiZ drive
v000001264291adf0_0 .net "R", 0 0, o00000126428cba78;  0 drivers
v000001264291a490_0 .net *"_ivl_0", 31 0, L_0000012642928080;  1 drivers
v000001264291bed0_0 .net *"_ivl_10", 6 0, L_00000126429281c0;  1 drivers
L_000001264292e140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001264291ae90_0 .net *"_ivl_13", 1 0, L_000001264292e140;  1 drivers
v000001264291a350_0 .net *"_ivl_2", 6 0, L_0000012642928120;  1 drivers
L_000001264292e0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001264291a030_0 .net *"_ivl_5", 1 0, L_000001264292e0f8;  1 drivers
v000001264291b6b0_0 .net *"_ivl_8", 31 0, L_0000012642926780;  1 drivers
v000001264291b570_0 .net "addr1", 4 0, L_0000012642928580;  1 drivers
v000001264291b750_0 .net "addr2", 4 0, L_0000012642928260;  1 drivers
v000001264291bd90_0 .net "clk", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291a530_0 .net "data1", 31 0, L_00000126428bbea0;  alias, 1 drivers
v000001264291b7f0_0 .net "data2", 31 0, L_00000126428bb7a0;  alias, 1 drivers
v000001264291b890_0 .net "reg_write_data", 31 0, L_00000126429266e0;  alias, 1 drivers
v000001264291b930 .array "register", 0 31, 31 0;
v000001264291a0d0_0 .net "reset", 0 0, v0000012642927e00_0;  alias, 1 drivers
v000001264291a170_0 .net "write_enable", 0 0, L_00000126428bb180;  alias, 1 drivers
v000001264291a8f0_0 .net "write_reg_addr", 4 0, L_00000126428bb730;  alias, 1 drivers
L_0000012642928080 .array/port v000001264291b930, L_0000012642928120;
L_0000012642928120 .concat [ 5 2 0 0], L_0000012642928580, L_000001264292e0f8;
L_0000012642926780 .array/port v000001264291b930, L_00000126429281c0;
L_00000126429281c0 .concat [ 5 2 0 0], L_0000012642928260, L_000001264292e140;
S_0000012642919600 .scope module, "ID_EX" "Execution_registers" 3 66, 14 1 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "alu_select";
    .port_info 2 /INPUT 1 "mux1_select";
    .port_info 3 /INPUT 1 "mux2_select";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /INPUT 1 "jal_select";
    .port_info 11 /INPUT 32 "PC4";
    .port_info 12 /INPUT 32 "PC";
    .port_info 13 /INPUT 32 "Immediate";
    .port_info 14 /INPUT 32 "data1";
    .port_info 15 /INPUT 32 "data2";
    .port_info 16 /INPUT 3 "Instruction_func3";
    .port_info 17 /INPUT 5 "destination_reg";
    .port_info 18 /OUTPUT 5 "alu_select_out";
    .port_info 19 /OUTPUT 1 "mux1_select_out";
    .port_info 20 /OUTPUT 1 "mux2_select_out";
    .port_info 21 /OUTPUT 1 "mux3_select_out";
    .port_info 22 /OUTPUT 1 "regwrite_enable_out";
    .port_info 23 /OUTPUT 1 "mem_read_out";
    .port_info 24 /OUTPUT 1 "mem_write_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 1 "jal_select_out";
    .port_info 28 /OUTPUT 32 "PC4_out";
    .port_info 29 /OUTPUT 32 "PC_out";
    .port_info 30 /OUTPUT 32 "Immediate_out";
    .port_info 31 /OUTPUT 32 "data1_out";
    .port_info 32 /OUTPUT 32 "data2_out";
    .port_info 33 /OUTPUT 3 "Instruction_func3_out";
    .port_info 34 /OUTPUT 5 "destination_reg_out";
v000001264291c5e0_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291d760_0 .net "Immediate", 31 0, v000001264291be30_0;  alias, 1 drivers
v000001264291dda0_0 .var "Immediate_out", 31 0;
v000001264291d4e0_0 .net "Instruction_func3", 2 0, L_0000012642928300;  alias, 1 drivers
v000001264291d620_0 .var "Instruction_func3_out", 2 0;
v000001264291c9a0_0 .net "PC", 31 0, v000001264291eaf0_0;  alias, 1 drivers
v000001264291c040_0 .net "PC4", 31 0, v000001264291eb90_0;  alias, 1 drivers
v000001264291c4a0_0 .var "PC4_out", 31 0;
v000001264291c0e0_0 .var "PC_out", 31 0;
v000001264291cea0_0 .net "alu_select", 4 0, v000001264291b110_0;  alias, 1 drivers
v000001264291c180_0 .var "alu_select_out", 4 0;
v000001264291c220_0 .net "branch", 0 0, v000001264291b610_0;  alias, 1 drivers
v000001264291d120_0 .var "branch_out", 0 0;
v000001264291c860_0 .net "data1", 31 0, L_00000126428bbea0;  alias, 1 drivers
v000001264291cf40_0 .var "data1_out", 31 0;
v000001264291cd60_0 .net "data2", 31 0, L_00000126428bb7a0;  alias, 1 drivers
v000001264291c2c0_0 .var "data2_out", 31 0;
v000001264291d080_0 .net "destination_reg", 4 0, L_0000012642928620;  alias, 1 drivers
v000001264291c720_0 .var "destination_reg_out", 4 0;
v000001264291d800_0 .net "jal_select", 0 0, v000001264291a710_0;  alias, 1 drivers
v000001264291d1c0_0 .var "jal_select_out", 0 0;
v000001264291dc60_0 .net "jump", 0 0, v000001264291b390_0;  alias, 1 drivers
v000001264291d260_0 .var "jump_out", 0 0;
v000001264291ca40_0 .net "mem_read", 0 0, v000001264291b430_0;  alias, 1 drivers
v000001264291c360_0 .var "mem_read_out", 0 0;
v000001264291cc20_0 .net "mem_write", 0 0, v000001264291aad0_0;  alias, 1 drivers
v000001264291cae0_0 .var "mem_write_out", 0 0;
v000001264291d8a0_0 .net "mux1_select", 0 0, v000001264291bc50_0;  alias, 1 drivers
v000001264291ce00_0 .var "mux1_select_out", 0 0;
v000001264291d300_0 .net "mux2_select", 0 0, v000001264291b4d0_0;  alias, 1 drivers
v000001264291cb80_0 .var "mux2_select_out", 0 0;
v000001264291d3a0_0 .net "mux3_select", 0 0, v000001264291acb0_0;  alias, 1 drivers
v000001264291ccc0_0 .var "mux3_select_out", 0 0;
v000001264291cfe0_0 .net "regwrite_enable", 0 0, v000001264291bcf0_0;  alias, 1 drivers
v000001264291d440_0 .var "regwrite_enable_out", 0 0;
S_0000012642918fc0 .scope module, "IF" "instruction_fetch" 3 139, 15 5 0, S_00000126427ab1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ALUD";
    .port_info 3 /INPUT 32 "MEMD";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 1 "mux3_select";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /INPUT 1 "branch_control";
    .port_info 8 /INPUT 32 "branch_address";
    .port_info 9 /OUTPUT 32 "write_data_out";
    .port_info 10 /OUTPUT 5 "write_reg_out";
    .port_info 11 /OUTPUT 1 "reg_write_enable_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "pc4_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
L_000001264292e068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000126428bbc00 .functor XNOR 1, v00000126429233d0_0, L_000001264292e068, C4<0>, C4<0>;
L_00000126428bb730 .functor BUFZ 5, v0000012642922070_0, C4<00000>, C4<00000>, C4<00000>;
L_00000126428bb180 .functor BUFZ 1, v0000012642923650_0, C4<0>, C4<0>, C4<0>;
v000001264291e4b0_0 .net "ALUD", 31 0, v0000012642923470_0;  alias, 1 drivers
v000001264291fe50_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291fc70_0 .net "MEMD", 31 0, v0000012642922bb0_0;  alias, 1 drivers
v000001264291e910_0 .net "RESET", 0 0, v0000012642927e00_0;  alias, 1 drivers
v000001264291e870_0 .net "Rd", 4 0, v0000012642922070_0;  alias, 1 drivers
v000001264291e2d0_0 .net/2u *"_ivl_0", 0 0, L_000001264292e068;  1 drivers
L_000001264292e0b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001264291e550_0 .net/2u *"_ivl_10", 31 0, L_000001264292e0b0;  1 drivers
v000001264291f590_0 .net *"_ivl_2", 0 0, L_00000126428bbc00;  1 drivers
v000001264291eff0_0 .net "branch_address", 31 0, v00000126429155a0_0;  alias, 1 drivers
v000001264291fef0_0 .net "branch_control", 0 0, v00000126429144c0_0;  alias, 1 drivers
v000001264291f450_0 .net "instruction_out", 31 0, v000001264291d940_0;  alias, 1 drivers
v000001264291f090_0 .net "mux3_select", 0 0, v00000126429233d0_0;  alias, 1 drivers
v000001264291f770_0 .net "pc4_out", 31 0, L_0000012642927900;  alias, 1 drivers
v000001264291f3b0_0 .var "pc_input", 31 0;
v000001264291e5f0_0 .net "pc_out", 31 0, v000001264291e190_0;  alias, 1 drivers
v000001264291fb30_0 .net "reg_write_enable", 0 0, v0000012642923650_0;  alias, 1 drivers
v000001264291e730_0 .net "reg_write_enable_out", 0 0, L_00000126428bb180;  alias, 1 drivers
v000001264291ecd0_0 .net "write_data_out", 31 0, L_00000126429266e0;  alias, 1 drivers
v000001264291e370_0 .net "write_reg_out", 4 0, L_00000126428bb730;  alias, 1 drivers
L_00000126429266e0 .functor MUXZ 32, v0000012642922bb0_0, v0000012642923470_0, L_00000126428bbc00, C4<>;
L_0000012642927900 .arith/sum 32, v000001264291e190_0, L_000001264292e0b0;
S_00000126429192e0 .scope module, "instruction_memory1" "instruction_memory" 15 57, 16 1 0, S_0000012642918fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction";
v000001264291d580_0 .net "PC", 31 0, v000001264291e190_0;  alias, 1 drivers
v000001264291d6c0_0 .net "clk", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291d940_0 .var "instruction", 31 0;
v000001264291eeb0 .array "memory", 1023 0, 31 0;
v000001264291e9b0_0 .net "reset", 0 0, v0000012642927e00_0;  alias, 1 drivers
S_0000012642918ca0 .scope module, "pc1" "pc" 15 51, 17 1 0, S_0000012642918fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
v000001264291ea50_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291ed70_0 .net "RESET", 0 0, v0000012642927e00_0;  alias, 1 drivers
v000001264291e190_0 .var "pc", 31 0;
v000001264291e230_0 .net "pc_in", 31 0, v000001264291f3b0_0;  1 drivers
S_0000012642919790 .scope module, "IF_ID" "Instfetch_registers" 3 56, 18 1 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "PC4";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "PC_out";
    .port_info 6 /OUTPUT 32 "PC4_out";
v000001264291ee10_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291f630_0 .net "PC", 31 0, v000001264291e190_0;  alias, 1 drivers
v000001264291e410_0 .net "PC4", 31 0, L_0000012642927900;  alias, 1 drivers
v000001264291eb90_0 .var "PC4_out", 31 0;
v000001264291eaf0_0 .var "PC_out", 31 0;
v000001264291e690_0 .net "instruction", 31 0, v000001264291d940_0;  alias, 1 drivers
v000001264291e7d0_0 .var "instruction_out", 31 0;
S_0000012642918660 .scope module, "MA" "memory_access" 3 218, 19 3 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 32 "alud";
    .port_info 7 /INPUT 32 "data2";
    .port_info 8 /INPUT 3 "func3";
    .port_info 9 /INPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "mux3_select_out";
    .port_info 11 /OUTPUT 1 "regwrite_enable_out";
    .port_info 12 /OUTPUT 32 "alud_out";
    .port_info 13 /OUTPUT 5 "rd_out";
    .port_info 14 /OUTPUT 32 "read_data";
v000001264291e0f0_0 .net "alud", 31 0, v0000012642917510_0;  alias, 1 drivers
v0000012642922cf0_0 .net "alud_out", 31 0, v0000012642917510_0;  alias, 1 drivers
v00000126429227f0_0 .net "clk", 0 0, v00000126429283a0_0;  alias, 1 drivers
v0000012642922f70_0 .net "data2", 31 0, v00000126429175b0_0;  alias, 1 drivers
v0000012642923510_0 .net "func3", 2 0, v0000012642917ab0_0;  alias, 1 drivers
v0000012642922e30_0 .net "mem_read", 0 0, v0000012642916750_0;  alias, 1 drivers
v00000126429229d0_0 .net "mem_write", 0 0, v00000126429171f0_0;  alias, 1 drivers
v0000012642922d90_0 .net "mux3_select", 0 0, v0000012642916f70_0;  alias, 1 drivers
v00000126429221b0_0 .net "mux3_select_out", 0 0, v0000012642916f70_0;  alias, 1 drivers
v00000126429231f0_0 .net "rd", 4 0, v00000126429176f0_0;  alias, 1 drivers
v0000012642922ed0_0 .net "rd_out", 4 0, v00000126429176f0_0;  alias, 1 drivers
v0000012642923010_0 .net "read_data", 31 0, v000001264291f1d0_0;  alias, 1 drivers
v00000126429224d0_0 .net "regwrite_enable", 0 0, v00000126429178d0_0;  alias, 1 drivers
v0000012642922a70_0 .net "regwrite_enable_out", 0 0, v00000126429178d0_0;  alias, 1 drivers
v0000012642923e70_0 .net "reset", 0 0, o00000126428cd458;  alias, 0 drivers
S_0000012642918340 .scope module, "data_memory" "Data_Memory" 19 29, 20 11 0, S_0000012642918660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "mem_address";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "busywait";
v000001264291ec30_0 .var *"_ivl_3", 31 0; Local signal
v000001264291fbd0_0 .var *"_ivl_6", 31 0; Local signal
v000001264291f6d0_0 .var "busywait", 0 0;
v000001264291ef50_0 .net "clk", 0 0, v00000126429283a0_0;  alias, 1 drivers
v000001264291f950_0 .net "data_in", 31 0, v00000126429175b0_0;  alias, 1 drivers
v000001264291f1d0_0 .var "data_out", 31 0;
v000001264291f270_0 .net "func3", 2 0, v0000012642917ab0_0;  alias, 1 drivers
v000001264291f310_0 .var/i "i", 31 0;
v000001264291f4f0_0 .net "mem_address", 31 0, v0000012642917510_0;  alias, 1 drivers
v000001264291f810_0 .net "mem_read", 0 0, v0000012642916750_0;  alias, 1 drivers
v000001264291fd10_0 .var "mem_read_access", 0 0;
v000001264291f8b0_0 .net "mem_write", 0 0, v00000126429171f0_0;  alias, 1 drivers
v000001264291fa90_0 .var "mem_write_access", 0 0;
v000001264291fdb0 .array "memory_array", 0 255, 31 0;
v000001264291e050_0 .net "reset", 0 0, o00000126428cd458;  alias, 0 drivers
E_00000126428242c0 .event posedge, v000001264291e050_0;
E_00000126428248c0 .event anyedge, v00000126429171f0_0, v0000012642916750_0;
S_00000126429187f0 .scope task, "dump_memory" "dump_memory" 20 69, 20 69 0, S_0000012642918340;
 .timescale -9 -10;
v000001264291f130_0 .var/i "j", 31 0;
TD_CPUtb.mycpu.MA.data_memory.dump_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001264291f130_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001264291f130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 20 73 "$display", "Memory[%0d] = %0d", v000001264291f130_0, &A<v000001264291fdb0, v000001264291f130_0 > {0 0 0};
    %load/vec4 v000001264291f130_0;
    %addi 1, 0, 32;
    %store/vec4 v000001264291f130_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000012642919920 .scope module, "MA_WB" "MA_WB_register" 3 124, 21 9 0, S_00000126427ab1c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MUX3_select";
    .port_info 2 /INPUT 1 "regwrite_enable";
    .port_info 3 /INPUT 32 "ALU_out";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 1 "MUX3_select_out";
    .port_info 7 /OUTPUT 1 "regwrite_enable_out";
    .port_info 8 /OUTPUT 32 "ALU_out_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 5 "rd_out";
v00000126429230b0_0 .net "ALU_out", 31 0, v0000012642917510_0;  alias, 1 drivers
v0000012642923470_0 .var "ALU_out_out", 31 0;
v0000012642923290_0 .net "CLK", 0 0, v00000126429283a0_0;  alias, 1 drivers
v0000012642922750_0 .net "MUX3_select", 0 0, v0000012642916f70_0;  alias, 1 drivers
v00000126429233d0_0 .var "MUX3_select_out", 0 0;
v00000126429235b0_0 .net "rd", 4 0, v00000126429176f0_0;  alias, 1 drivers
v0000012642922070_0 .var "rd_out", 4 0;
v0000012642923c90_0 .net "read_data", 31 0, v000001264291f1d0_0;  alias, 1 drivers
v0000012642922bb0_0 .var "read_data_out", 31 0;
v00000126429222f0_0 .net "regwrite_enable", 0 0, v00000126429178d0_0;  alias, 1 drivers
v0000012642923650_0 .var "regwrite_enable_out", 0 0;
S_00000126427ab030 .scope module, "Zero_out" "Zero_out" 5 155;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /OUTPUT 1 "zero";
L_000001264292e338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126429274a0_0 .net/2u *"_ivl_0", 31 0, L_000001264292e338;  1 drivers
v00000126429275e0_0 .net *"_ivl_2", 0 0, L_0000012642929020;  1 drivers
L_000001264292e380 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000012642927680_0 .net/2s *"_ivl_4", 1 0, L_000001264292e380;  1 drivers
L_000001264292e3c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000126429260a0_0 .net/2s *"_ivl_6", 1 0, L_000001264292e3c8;  1 drivers
v0000012642927860_0 .net *"_ivl_8", 1 0, L_00000126429290c0;  1 drivers
o00000126428cdc98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000012642927720_0 .net "result", 31 0, o00000126428cdc98;  0 drivers
v00000126429277c0_0 .net "zero", 0 0, L_0000012642929160;  1 drivers
L_0000012642929020 .cmp/eq 32, o00000126428cdc98, L_000001264292e338;
L_00000126429290c0 .functor MUXZ 2, L_000001264292e3c8, L_000001264292e380, L_0000012642929020, C4<>;
L_0000012642929160 .part L_00000126429290c0, 0, 1;
    .scope S_0000012642919790;
T_1 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291e690_0;
    %assign/vec4 v000001264291e7d0_0, 0;
    %load/vec4 v000001264291f630_0;
    %assign/vec4 v000001264291eaf0_0, 0;
    %load/vec4 v000001264291e410_0;
    %assign/vec4 v000001264291eb90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012642919600;
T_2 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291cea0_0;
    %assign/vec4 v000001264291c180_0, 0;
    %load/vec4 v000001264291d8a0_0;
    %assign/vec4 v000001264291ce00_0, 0;
    %load/vec4 v000001264291d300_0;
    %assign/vec4 v000001264291cb80_0, 0;
    %load/vec4 v000001264291d3a0_0;
    %assign/vec4 v000001264291ccc0_0, 0;
    %load/vec4 v000001264291cfe0_0;
    %assign/vec4 v000001264291d440_0, 0;
    %load/vec4 v000001264291ca40_0;
    %assign/vec4 v000001264291c360_0, 0;
    %load/vec4 v000001264291cc20_0;
    %assign/vec4 v000001264291cae0_0, 0;
    %load/vec4 v000001264291c220_0;
    %assign/vec4 v000001264291d120_0, 0;
    %load/vec4 v000001264291dc60_0;
    %assign/vec4 v000001264291d260_0, 0;
    %load/vec4 v000001264291d800_0;
    %assign/vec4 v000001264291d1c0_0, 0;
    %load/vec4 v000001264291c040_0;
    %assign/vec4 v000001264291c4a0_0, 0;
    %load/vec4 v000001264291c9a0_0;
    %assign/vec4 v000001264291c0e0_0, 0;
    %load/vec4 v000001264291d760_0;
    %assign/vec4 v000001264291dda0_0, 0;
    %load/vec4 v000001264291c860_0;
    %assign/vec4 v000001264291cf40_0, 0;
    %load/vec4 v000001264291cd60_0;
    %assign/vec4 v000001264291c2c0_0, 0;
    %load/vec4 v000001264291d4e0_0;
    %assign/vec4 v000001264291d620_0, 0;
    %load/vec4 v000001264291d080_0;
    %assign/vec4 v000001264291c720_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012642919dd0;
T_3 ;
    %wait E_00000126428604e0;
    %load/vec4 v0000012642917150_0;
    %assign/vec4 v00000126429171f0_0, 0;
    %load/vec4 v0000012642917470_0;
    %assign/vec4 v0000012642916750_0, 0;
    %load/vec4 v0000012642917bf0_0;
    %assign/vec4 v0000012642916f70_0, 0;
    %load/vec4 v0000012642917830_0;
    %assign/vec4 v00000126429178d0_0, 0;
    %load/vec4 v0000012642916e30_0;
    %assign/vec4 v0000012642917510_0, 0;
    %load/vec4 v0000012642917a10_0;
    %assign/vec4 v00000126429175b0_0, 0;
    %load/vec4 v0000012642917010_0;
    %assign/vec4 v0000012642917ab0_0, 0;
    %load/vec4 v0000012642917b50_0;
    %assign/vec4 v00000126429176f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012642919920;
T_4 ;
    %wait E_00000126428604e0;
    %load/vec4 v0000012642922750_0;
    %assign/vec4 v00000126429233d0_0, 0;
    %load/vec4 v00000126429222f0_0;
    %assign/vec4 v0000012642923650_0, 0;
    %load/vec4 v00000126429230b0_0;
    %assign/vec4 v0000012642923470_0, 0;
    %load/vec4 v0000012642923c90_0;
    %assign/vec4 v0000012642922bb0_0, 0;
    %load/vec4 v00000126429235b0_0;
    %assign/vec4 v0000012642922070_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012642918ca0;
T_5 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291ed70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001264291e190_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001264291e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001264291e190_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000126429192e0;
T_6 ;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001264291eeb0, 4, 0;
    %pushi/vec4 3179059, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001264291eeb0, 4, 0;
    %end;
    .thread T_6;
    .scope S_00000126429192e0;
T_7 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291d580_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001264291eeb0, 4;
    %assign/vec4 v000001264291d940_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012642918fc0;
T_8 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291e910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001264291f3b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001264291fef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001264291eff0_0;
    %assign/vec4 v000001264291f3b0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001264291f770_0;
    %assign/vec4 v000001264291f3b0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000012642919c40;
T_9 ;
    %wait E_0000012642864ca0;
    %load/vec4 v000001264291af30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %load/vec4 v000001264291ad50_0;
    %load/vec4 v000001264291b1b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 10;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 10;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 10;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 10;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.12 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.13 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.14 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.16 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.17 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.18 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.22 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.23 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.24 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.26 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.27 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.29;
T_9.29 ;
    %pop/vec4 1;
    %jmp T_9.9;
T_9.1 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %load/vec4 v000001264291b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %jmp T_9.38;
T_9.30 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.31 ;
    %load/vec4 v000001264291ad50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %jmp T_9.40;
T_9.39 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.40;
T_9.40 ;
    %pop/vec4 1;
    %jmp T_9.38;
T_9.32 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.33 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.34 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.35 ;
    %load/vec4 v000001264291ad50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %jmp T_9.43;
T_9.41 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.43;
T_9.42 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.43;
T_9.43 ;
    %pop/vec4 1;
    %jmp T_9.38;
T_9.36 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %jmp T_9.38;
T_9.38 ;
    %pop/vec4 1;
    %jmp T_9.9;
T_9.3 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %delay 1000, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %delay 1000, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001264291b110_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001264291bbb0_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001264291bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001264291bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291aad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291b390_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000012642918020;
T_10 ;
    %wait E_0000012642864160;
    %load/vec4 v000001264291b250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001264291a990_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001264291be30_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001264291a990_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001264291be30_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001264291a990_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001264291be30_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001264291a990_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001264291be30_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001264291a990_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001264291a990_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001264291be30_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000126429181b0;
T_11 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291a0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001264291a170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000001264291b890_0;
    %load/vec4 v000001264291a8f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001264291b930, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000012642912dd0;
T_12 ;
    %wait E_000001264285ffa0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012642915500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012642915aa0_0, 0, 2;
    %load/vec4 v00000126429142e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v0000012642914f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0000012642914f60_0;
    %load/vec4 v0000012642915000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012642915500_0, 0, 2;
T_12.0 ;
    %load/vec4 v00000126429142e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0000012642914f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0000012642914f60_0;
    %load/vec4 v00000126429151e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000012642915aa0_0, 0, 2;
T_12.4 ;
    %load/vec4 v00000126429158c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.12, 11;
    %load/vec4 v00000126429146a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.11, 10;
    %load/vec4 v00000126429146a0_0;
    %load/vec4 v0000012642915000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v00000126429142e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0000012642914f60_0;
    %load/vec4 v0000012642915000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.13;
    %nor/r;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012642915500_0, 0, 2;
T_12.8 ;
    %load/vec4 v00000126429158c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.18, 11;
    %load/vec4 v00000126429146a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.18;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.17, 10;
    %load/vec4 v00000126429146a0_0;
    %load/vec4 v00000126429151e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v00000126429142e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.19, 9;
    %load/vec4 v0000012642914f60_0;
    %load/vec4 v00000126429151e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.19;
    %nor/r;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000012642915aa0_0, 0, 2;
T_12.14 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000012642913a50;
T_13 ;
    %wait E_0000012642860ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012642914380_0, 0, 1;
    %load/vec4 v0000012642915280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0000012642914880_0;
    %load/vec4 v0000012642915320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_13.3, 4;
    %load/vec4 v0000012642914880_0;
    %load/vec4 v0000012642915640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.3;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012642914380_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000012642915b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0000012642913de0_0;
    %load/vec4 v0000012642915320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_13.7, 4;
    %load/vec4 v0000012642913de0_0;
    %load/vec4 v0000012642915640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.7;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012642914380_0, 0, 1;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000126427bcf50;
T_14 ;
    %wait E_000001264285f3e0;
    %load/vec4 v00000126428b17b0_0;
    %pad/s 65;
    %load/vec4 v00000126428b18f0_0;
    %pad/s 65;
    %mul;
    %store/vec4 v00000126428a5490_0, 0, 65;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000126427bd0e0;
T_15 ;
    %wait E_000001264285f3e0;
    %load/vec4 v00000126428a5fd0_0;
    %pad/s 65;
    %load/vec4 v00000126429110e0_0;
    %pad/s 65;
    %mul;
    %store/vec4 v0000012642911e00_0, 0, 65;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000126427b4390;
T_16 ;
    %wait E_000001264285f3e0;
    %load/vec4 v0000012642912bc0_0;
    %pad/u 64;
    %load/vec4 v0000012642910dc0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000012642912b20_0, 0, 64;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000126427b4200;
T_17 ;
    %wait E_000001264285f3e0;
    %load/vec4 v00000126429115e0_0;
    %pad/u 64;
    %load/vec4 v0000012642911180_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000012642911220_0, 0, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000126427deeb0;
T_18 ;
    %wait E_00000126428655a0;
    %load/vec4 v0000012642912120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.0 ;
    %load/vec4 v00000126429153c0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.1 ;
    %load/vec4 v0000012642914d80_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.2 ;
    %load/vec4 v0000012642914ce0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.3 ;
    %load/vec4 v0000012642914100_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.4 ;
    %load/vec4 v00000126429150a0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.5 ;
    %load/vec4 v0000012642915960_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.6 ;
    %load/vec4 v0000012642914920_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.7 ;
    %load/vec4 v0000012642915460_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.8 ;
    %load/vec4 v0000012642915140_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.9 ;
    %load/vec4 v0000012642914c40_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.10 ;
    %load/vec4 v0000012642914e20_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.11 ;
    %load/vec4 v0000012642913fc0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.12 ;
    %load/vec4 v0000012642914560_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.13 ;
    %load/vec4 v0000012642914ec0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.14 ;
    %load/vec4 v0000012642915a00_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.15 ;
    %load/vec4 v00000126429141a0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.16 ;
    %load/vec4 v0000012642914060_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.17 ;
    %load/vec4 v0000012642914240_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.18 ;
    %load/vec4 v0000012642915be0_0;
    %store/vec4 v00000126429155a0_0, 0, 32;
    %jmp T_18.20;
T_18.20 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000012642913730;
T_19 ;
    %wait E_0000012642862320;
    %load/vec4 v0000012642914600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000126429156e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000012642914740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
    %jmp T_19.11;
T_19.4 ;
    %load/vec4 v0000012642914420_0;
    %load/vec4 v0000012642915780_0;
    %cmp/e;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.12 ;
    %jmp T_19.11;
T_19.5 ;
    %load/vec4 v0000012642914420_0;
    %load/vec4 v0000012642915780_0;
    %cmp/ne;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.14 ;
    %jmp T_19.11;
T_19.6 ;
    %load/vec4 v0000012642914420_0;
    %load/vec4 v0000012642915780_0;
    %cmp/s;
    %jmp/0xz  T_19.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.16 ;
    %jmp T_19.11;
T_19.7 ;
    %load/vec4 v0000012642915780_0;
    %load/vec4 v0000012642914420_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_19.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.18 ;
    %jmp T_19.11;
T_19.8 ;
    %load/vec4 v0000012642914420_0;
    %load/vec4 v0000012642915780_0;
    %cmp/u;
    %jmp/0xz  T_19.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.20 ;
    %jmp T_19.11;
T_19.9 ;
    %load/vec4 v0000012642915780_0;
    %load/vec4 v0000012642914420_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.22 ;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126429144c0_0, 0, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000126427c4340;
T_20 ;
    %wait E_00000126428653a0;
    %load/vec4 v0000012642916610_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %load/vec4 v0000012642917970_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %load/vec4 v0000012642916a70_0;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v00000126429173d0_0;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %store/vec4 v0000012642915fd0_0, 0, 32;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v0000012642915820_0;
    %store/vec4 v0000012642915fd0_0, 0, 32;
    %jmp T_20.3;
T_20.1 ;
    %load/vec4 v00000126429173d0_0;
    %store/vec4 v0000012642915fd0_0, 0, 32;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v00000126429169d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %load/vec4 v00000126429164d0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_20.10, 8;
    %load/vec4 v0000012642916070_0;
    %jmp/1 T_20.11, 8;
T_20.10 ; End of true expr.
    %load/vec4 v0000012642916cf0_0;
    %jmp/0 T_20.11, 8;
 ; End of false expr.
    %blend;
T_20.11;
    %store/vec4 v00000126429161b0_0, 0, 32;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v0000012642915820_0;
    %store/vec4 v00000126429161b0_0, 0, 32;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v0000012642916070_0;
    %store/vec4 v00000126429161b0_0, 0, 32;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000012642918340;
T_21 ;
    %wait E_00000126428248c0;
    %load/vec4 v000001264291f810_0;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v000001264291f8b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %pad/s 1;
    %store/vec4 v000001264291f6d0_0, 0, 1;
    %load/vec4 v000001264291f810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.5, 9;
    %load/vec4 v000001264291f8b0_0;
    %nor/r;
    %and;
T_21.5;
    %flag_set/vec4 8;
    %jmp/0 T_21.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %pad/s 1;
    %store/vec4 v000001264291fd10_0, 0, 1;
    %load/vec4 v000001264291f810_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.8, 9;
    %load/vec4 v000001264291f8b0_0;
    %and;
T_21.8;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %pad/s 1;
    %store/vec4 v000001264291fa90_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000012642918340;
T_22 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %ix/getv 4, v000001264291f4f0_0;
    %load/vec4a v000001264291fdb0, 4;
    %store/vec4 v000001264291ec30_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001264291ec30_0;
    %store/vec4 v000001264291f1d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291fd10_0, 0, 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000012642918340;
T_23 ;
    %wait E_00000126428604e0;
    %load/vec4 v000001264291fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001264291f950_0;
    %store/vec4 v000001264291fbd0_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001264291fbd0_0;
    %ix/getv 4, v000001264291f4f0_0;
    %store/vec4a v000001264291fdb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291fa90_0, 0, 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000012642918340;
T_24 ;
    %wait E_00000126428242c0;
    %load/vec4 v000001264291e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001264291f310_0, 0, 32;
T_24.2 ;
    %load/vec4 v000001264291f310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001264291f310_0;
    %store/vec4a v000001264291fdb0, 4, 0;
    %load/vec4 v000001264291f310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001264291f310_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001264291fa90_0, 0, 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000012642918340;
T_25 ;
    %vpi_call 20 80 "$dumpvars", 32'sb00000000000000000000000000000001, v000001264291ef50_0, v000001264291e050_0, v000001264291f810_0, v000001264291f8b0_0, v000001264291f4f0_0, v000001264291f950_0, v000001264291f1d0_0, v000001264291f6d0_0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_00000126428ba6b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126429283a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012642927e00_0, 0, 1;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012642927e00_0, 0, 1;
    %delay 15000000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000126428ba6b0;
T_27 ;
    %vpi_call 2 27 "$dumpfile", "cputb_dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000126428ba6b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012642927400_0, 0, 32;
T_27.0 ;
    %load/vec4 v0000012642927400_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.1, 5;
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001264291b930, v0000012642927400_0 > {0 0 0};
    %load/vec4 v0000012642927400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012642927400_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_00000126428ba6b0;
T_28 ;
    %delay 8000, 0;
    %load/vec4 v00000126429283a0_0;
    %inv;
    %store/vec4 v00000126429283a0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./CPU.v";
    "./Stages of the pipeline/instruction execution stage/instruction_execution.v";
    "./../ALU/ALU.v";
    "./../Hazard_Unit/Forwarding_Unit.v";
    "./../Hazard_Unit/Hazard_Detection.v";
    "./../branch control/branch_control.v";
    "./pipeline registers/MA register/EX_MA.v";
    "./Stages of the pipeline/instruction decode stage/instruction_decode.v";
    "./../Control Unit/control_unit.v";
    "./../extend Immediate/immidiate.v";
    "./../Register/register.v";
    "./pipeline registers/EX registers/Execution.v";
    "./Stages of the pipeline/instruction fetch stage/instruction_fetch.v";
    "./../instruction memory/instruction_memory.v";
    "./../PC/PC.v";
    "./pipeline registers/IF registers/instructionfetch.v";
    "./Stages of the pipeline/Memory Access stage/memory_access.v";
    "./../Data Memory/Data_Memory.v";
    "./pipeline registers/WB register/MA_WB.v";
