
---------- Begin Simulation Statistics ----------
final_tick                                22512302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 951396                       # Number of bytes of host memory used
host_op_rate                                   111256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   538.61                       # Real time elapsed on the host
host_tick_rate                               41797342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022512                       # Number of seconds simulated
sim_ticks                                 22512302500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31911966                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19184154                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.500820                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.500820                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1796369                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   886641                       # number of floating regfile writes
system.cpu.idleCycles                         2400677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               552198                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6965217                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.560999                       # Inst execution rate
system.cpu.iew.exec_refs                     14783757                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5467199                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2419460                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9980209                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1369                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42053                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5956386                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            75739832                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9316558                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            834305                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              70283360                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17869                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1105169                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 491647                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1128159                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5666                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       380729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         171469                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  78908821                       # num instructions consuming a value
system.cpu.iew.wb_count                      69767130                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623693                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49214867                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.549533                       # insts written-back per cycle
system.cpu.iew.wb_sent                       70015163                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                106116890                       # number of integer regfile reads
system.cpu.int_regfile_writes                55975908                       # number of integer regfile writes
system.cpu.ipc                               0.666302                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.666302                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1117786      1.57%      1.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              54122394     76.10%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               121823      0.17%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 83971      0.12%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               52600      0.07%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                21584      0.03%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               253450      0.36%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               102281      0.14%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              174575      0.25%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              14310      0.02%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9141946     12.85%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4957594      6.97%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          352839      0.50%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         600174      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               71117665                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1704399                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3319954                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1528797                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2416433                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1117871                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015719                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  928221     83.03%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     83.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20501      1.83%     84.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    378      0.03%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   907      0.08%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  466      0.04%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52651      4.71%     89.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 40968      3.66%     93.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35945      3.22%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            37829      3.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               69413351                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          182756149                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     68238333                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          89145418                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   75726475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  71117665                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               13357                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15816547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             98973                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19176002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      42623929                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.668492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.281311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23505575     55.15%     55.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3055517      7.17%     62.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3294392      7.73%     70.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3161863      7.42%     77.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2905819      6.82%     84.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2373757      5.57%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2420000      5.68%     95.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1280334      3.00%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              626672      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        42623929                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.579529                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            318954                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           541632                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9980209                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5956386                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                29559467                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         45024606                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          322196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3418                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1013149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2027429                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1501                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8731391                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6223731                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            574210                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3911415                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3517003                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.916386                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  747424                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5671                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          414691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             209176                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           205515                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        73251                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        15505779                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            477260                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     40362539                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.484626                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.452038                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24515803     60.74%     60.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3696541      9.16%     69.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2477120      6.14%     76.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3607253      8.94%     84.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1095123      2.71%     87.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          685092      1.70%     89.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          622908      1.54%     90.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          394270      0.98%     91.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3268429      8.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     40362539                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3268429                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12678739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12678739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12710423                       # number of overall hits
system.cpu.dcache.overall_hits::total        12710423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       402115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         402115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       403705                       # number of overall misses
system.cpu.dcache.overall_misses::total        403705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15044868992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15044868992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15044868992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15044868992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13080854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13080854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13114128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13114128                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37414.344135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37414.344135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37266.987013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37266.987013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       157268                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.994126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137868                       # number of writebacks
system.cpu.dcache.writebacks::total            137868                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       171543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       171543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       171543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       171543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       230572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       230572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       231478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       231478                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7975083494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7975083494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8000908994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8000908994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34588.256571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34588.256571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34564.446703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34564.446703                       # average overall mshr miss latency
system.cpu.dcache.replacements                 230888                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8021677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8021677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       326066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        326066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10829243500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10829243500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8347743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8347743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33211.814479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33211.814479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       171020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       171020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       155046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       155046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3851499500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3851499500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24841.011700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24841.011700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4215625492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4215625492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55433.016766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55433.016766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          523                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          523                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4123583994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4123583994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54598.204512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54598.204512                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        31684                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         31684                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        33274                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        33274                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25825500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25825500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28504.966887                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28504.966887                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.282510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12941921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            231400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.928786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.282510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26459656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26459656                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20416286                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9450521                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11595118                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                670357                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 491647                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3446592                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 99937                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               80058783                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                487288                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9319540                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5471617                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         70195                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15660                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21688852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       41903610                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8731391                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4473603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20329749                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1179796                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        179                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1636                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13136                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          453                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6384241                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                300824                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           42623929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.960252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.188346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 29389058     68.95%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   691224      1.62%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   767152      1.80%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   688039      1.61%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   951145      2.23%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   984126      2.31%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   902556      2.12%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   881602      2.07%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7369027     17.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             42623929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.193925                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.930682                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5546058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5546058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5546058                       # number of overall hits
system.cpu.icache.overall_hits::total         5546058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       838178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         838178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       838178                       # number of overall misses
system.cpu.icache.overall_misses::total        838178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11874966987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11874966987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11874966987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11874966987                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6384236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6384236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6384236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6384236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14167.595650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14167.595650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14167.595650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14167.595650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7321                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               260                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.157692                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       782236                       # number of writebacks
system.cpu.icache.writebacks::total            782236                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        55352                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        55352                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        55352                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        55352                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       782826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       782826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       782826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       782826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10545471991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10545471991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10545471991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10545471991                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122619                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122619                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122619                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122619                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13471.029310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13471.029310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13471.029310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13471.029310                       # average overall mshr miss latency
system.cpu.icache.replacements                 782236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5546058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5546058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       838178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        838178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11874966987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11874966987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6384236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6384236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14167.595650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14167.595650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        55352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        55352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       782826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       782826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10545471991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10545471991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13471.029310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13471.029310                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.803946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6328884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            782826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.084662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.803946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13551298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13551298                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6386387                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         74711                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      918439                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2112332                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5829                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5666                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1227458                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                13251                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  22512302500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 491647                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20863126                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4301236                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3501                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  11751132                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5213287                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               78543270                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44761                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 367231                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  85148                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4635291                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             485                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            86222937                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   194734062                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                121302011                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2159824                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 20701539                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      86                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2536915                       # count of insts added to the skid buffer
system.cpu.rob.reads                        112395296                       # The number of ROB reads
system.cpu.rob.writes                       153132785                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               766640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               151194                       # number of demand (read+write) hits
system.l2.demand_hits::total                   917834                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              766640                       # number of overall hits
system.l2.overall_hits::.cpu.data              151194                       # number of overall hits
system.l2.overall_hits::total                  917834                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80206                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16051                       # number of overall misses
system.l2.overall_misses::.cpu.data             80206                       # number of overall misses
system.l2.overall_misses::total                 96257                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1246460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6036179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7282639500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1246460000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6036179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7282639500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           782691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           231400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1014091                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          782691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          231400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1014091                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.346612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094919                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.346612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094919                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77656.220796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75258.453233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75658.284592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77656.220796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75258.453233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75658.284592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53760                       # number of writebacks
system.l2.writebacks::total                     53760                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1081957750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5218395250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6300353000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1081957750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5218395250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6300353000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.346612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094909                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.346612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094909                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67453.725062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65062.404932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65460.933441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67453.725062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65062.404932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65460.933441                       # average overall mshr miss latency
system.l2.replacements                          89460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       137868                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           137868                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       137868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       137868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       781510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           781510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       781510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       781510                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.012658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.012658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.012658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.012658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             24203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51371                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3747718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3747718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.679744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.679744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72953.962352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72953.962352                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3223433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3223433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.679744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.679744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62748.116642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62748.116642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         766640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             766640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1246460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1246460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       782691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         782691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77656.220796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77656.220796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1081957750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1081957750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67453.725062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67453.725062                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        126991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            126991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2288461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2288461500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       155826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        155826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.185046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79364.019421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79364.019421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1994961750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1994961750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.185046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69185.425698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69185.425698                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8124.780104                       # Cycle average of tags in use
system.l2.tags.total_refs                     2025869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.745801                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.408748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2374.370433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5536.000923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.289840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.675781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991794                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1003                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16305252                       # Number of tag accesses
system.l2.tags.data_accesses                 16305252                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000458991750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3223                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3223                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53760                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96246                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53760                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.840521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.846752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.403235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3220     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3223                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.671114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2178     67.58%     67.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.46%     69.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              903     28.02%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               76      2.36%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.43%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3223                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6159744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3440640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    273.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   22510672500                       # Total gap between requests
system.mem_ctrls.avgGap                     150065.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1026560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5129920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3438784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 45599955.846364445984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 227871849.181131064892                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 152751323.415274828672                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16040                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80206                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53760                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    552612000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2572039500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 531202970000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34452.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32067.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9881007.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1026560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5133184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6159744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1026560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1026560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3440640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3440640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16040                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80206                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53760                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53760                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     45599956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    228016837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        273616792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     45599956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     45599956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    152833767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       152833767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    152833767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     45599956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    228016837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       426450560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96195                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53731                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3519                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1320995250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             480975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3124651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13732.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32482.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66018                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31637                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        52269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.572213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.295546                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.379888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26764     51.20%     51.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14587     27.91%     79.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4664      8.92%     88.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1878      3.59%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1054      2.02%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          595      1.14%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          412      0.79%     95.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          280      0.54%     96.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2035      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        52269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6156480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3438784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              273.471805                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              152.751323                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       192772860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       102457410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      351152340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141999660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1776924240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8003920620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1904580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   12473807610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.088486                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4870993000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    751660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16889649500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       180442080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        95903445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      335679960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138476160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1776924240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7825288890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2055007200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   12407721975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   551.152952                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5260761500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    751660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16499881000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53760                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34288                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51371                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       280541                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       280541                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 280541                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9600384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9600384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9600384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96247                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96247    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96247                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99833750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120307500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            938652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       191628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       782236                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          128720                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        782826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       155826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2347753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       693846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3041599                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    100155328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23633152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              123788480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89595                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3449280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1103765                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004473                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1098829     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4935      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1103765                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  22512302500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1933818500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1174452073                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347335108                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
