/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_11z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_5z);
  assign celloutsig_0_1z = ~(out_data[35] | out_data[37]);
  assign celloutsig_1_0z = ~(in_data[181] | in_data[103]);
  reg [6:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 7'h00;
    else _04_ <= in_data[58:52];
  assign out_data[38:32] = _04_;
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[105:104] };
  assign celloutsig_1_5z = in_data[191:189] <= { celloutsig_1_3z[2:1], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_7z[3:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_9z[10:3], celloutsig_1_8z } % { 1'h1, celloutsig_1_9z[10:7], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_11z = ~ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_10z } | { celloutsig_1_7z[5], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[177:175] };
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[139];
  assign celloutsig_1_1z = | in_data[114:110];
  assign celloutsig_1_8z = ~^ { celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_7z = { in_data[131], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z } - { in_data[118], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign { out_data[128], out_data[105:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
