0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/alu_test.sv,1585697926,systemVerilog,,,,alu_test,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/register_test.sv,1585697022,systemVerilog,,,,register_test,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/alu.sv,1585696698,systemVerilog,,C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/register.sv,,alu,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/register.sv,1585694876,systemVerilog,,C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/top_lab9.sv,,register,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/top_lab9.sv,1585712946,systemVerilog,,C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv,,top_lab9,,,,,,,,
C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv,1585791101,systemVerilog,,,,basys3_lab9,,,,,,,,
