WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 39 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 16916701 heartbeat IPC: 0.693643 cumulative IPC: 0.693643 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 31181454 heartbeat IPC: 0.701029 cumulative IPC: 0.697316 (Simulation time: 0 hr 5 min 18 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 45161599 heartbeat IPC: 0.715301 cumulative IPC: 0.70321 (Simulation time: 0 hr 7 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 58200661 heartbeat IPC: 0.766927 cumulative IPC: 0.718125 (Simulation time: 0 hr 9 min 32 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 73745266 heartbeat IPC: 0.64331 cumulative IPC: 0.701802 (Simulation time: 0 hr 11 min 39 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 71245219 cumulative IPC: 0.701802 (Simulation time: 0 hr 11 min 39 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 71245219 (Simulation time: 0 hr 11 min 39 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.701802 instructions: 50000000 cycles: 71245219
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.63561 Average ROB Occupancy at Mispredict: 335.546
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.63561
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1081099  HIT:     399914  MISS:     681185
LLC LOAD         ACCESS:     473926  HIT:      90754  MISS:     383172
LLC RFO          ACCESS:     298344  HIT:        643  MISS:     297701
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     298289  HIT:     298274  MISS:         15
LLC TRANSLATION  ACCESS:      10540  HIT:      10243  MISS:        297
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 519.639 cycles
cpu0_DTLB TOTAL       ACCESS:   13871990  HIT:   13793946  MISS:      78044
cpu0_DTLB LOAD         ACCESS:   13871990  HIT:   13793946  MISS:      78044
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.5495 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16946827  HIT:   14528498  MISS:    2418329
cpu0_L1D LOAD         ACCESS:    7773907  HIT:    6494791  MISS:    1279116
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9162249  HIT:    8033686  MISS:    1128563
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 156.957 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 200 cycles
cpu0_L2C TOTAL       ACCESS:    1161888  HIT:     356559  MISS:     805329
cpu0_L2C LOAD         ACCESS:     518416  HIT:      44487  MISS:     473929
cpu0_L2C RFO          ACCESS:     314627  HIT:      16283  MISS:     298344
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     318195  HIT:     295679  MISS:      22516
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:        110  MISS:      10540
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 459.824 cycles
cpu0_STLB TOTAL       ACCESS:      54209  HIT:      43565  MISS:      10644
cpu0_STLB LOAD         ACCESS:      54209  HIT:      43565  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 255.544 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     471599
  ROW_BUFFER_MISS:     209566
 AVG DBUS CONGESTED CYCLE:    3.97232
 WQ ROW_BUFFER_HIT:     151291
  ROW_BUFFER_MISS:     146272  FULL:          0

