SBY 16:20:06 [axi_vhdl] Removing directory '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl'.
SBY 16:20:06 [axi_vhdl] Writing '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_axi_vhdl_binds.sv'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/../../rtl/vhdl/timer_regs.vhd' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_regs.vhd'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/../../rtl/vhdl/timer_core.vhd' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_core.vhd'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/../../rtl/vhdl/timer_axi.vhd' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_axi.vhd'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/../../../../common/lib/rtl/axi4lite_slave_adapter.vhd' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/axi4lite_slave_adapter.vhd'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/timer_props.sv' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_props.sv'.
SBY 16:20:06 [axi_vhdl] Copy '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/timer_binds.sv' to '/home/ptracton/src/Gemini_IP/IP/common/general_timer/verif/formal/axi_vhdl/src/timer_binds.sv'.
SBY 16:20:06 [axi_vhdl] engine_0: smtbmc z3
SBY 16:20:06 [axi_vhdl] base: starting process "cd axi_vhdl/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 16:20:07 [axi_vhdl] base: finished (returncode=0)
SBY 16:20:07 [axi_vhdl] prep: starting process "cd axi_vhdl/model; yosys -ql design_prep.log design_prep.ys"
SBY 16:20:07 [axi_vhdl] prep: finished (returncode=0)
SBY 16:20:07 [axi_vhdl] smt2: starting process "cd axi_vhdl/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 16:20:07 [axi_vhdl] smt2: finished (returncode=0)
SBY 16:20:07 [axi_vhdl] engine_0.basecase: starting process "cd axi_vhdl; yosys-smtbmc -s z3 --presat --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 16:20:07 [axi_vhdl] engine_0.induction: starting process "cd axi_vhdl; yosys-smtbmc -s z3 --presat -i --noprogress -t 20  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2"
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Solver: z3
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 16:20:07 [axi_vhdl] engine_0.induction: ##   0:00:00  Solver: z3
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 16:20:07 [axi_vhdl] engine_0.induction: ##   0:00:00  Trying induction in step 20..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 4..
SBY 16:20:07 [axi_vhdl] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 16:20:07 [axi_vhdl] engine_0.induction: ##   0:00:00  Status: passed
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 4..
SBY 16:20:07 [axi_vhdl] engine_0.induction: finished (returncode=0)
SBY 16:20:07 [axi_vhdl] engine_0.induction: Status returned by engine for induction: pass
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 5..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 5..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 6..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 6..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 7..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 7..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 8..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 8..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 9..
SBY 16:20:07 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 9..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 10..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 10..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 11..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 11..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 12..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 12..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 13..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 13..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 14..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 14..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 15..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assertions in step 15..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:00  Checking assumptions in step 16..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assertions in step 16..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assumptions in step 17..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assertions in step 17..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assumptions in step 18..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assertions in step 18..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assumptions in step 19..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Checking assertions in step 19..
SBY 16:20:08 [axi_vhdl] engine_0.basecase: ##   0:00:01  Status: passed
SBY 16:20:08 [axi_vhdl] engine_0.basecase: finished (returncode=0)
SBY 16:20:08 [axi_vhdl] engine_0.basecase: Status returned by engine for basecase: pass
SBY 16:20:08 [axi_vhdl] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY 16:20:08 [axi_vhdl] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 16:20:08 [axi_vhdl] summary: engine_0 (smtbmc z3) returned pass for basecase
SBY 16:20:08 [axi_vhdl] summary: engine_0 (smtbmc z3) returned pass for induction
SBY 16:20:08 [axi_vhdl] summary: engine_0 did not produce any traces
SBY 16:20:08 [axi_vhdl] summary: successful proof by k-induction.
SBY 16:20:08 [axi_vhdl] DONE (PASS, rc=0)
