git clone --depth 1 --no-tags https://github.com/lshrea69/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772440705
git clone --depth 1 --no-tags https://github.com/hpaluch/crii-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772160368
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/rvcorep_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770871424
git clone --depth 1 --no-tags https://github.com/NikaT1/FS_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772540169
git clone --depth 1 --no-tags https://github.com/nguyendaithien/BNN_SYN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770491403
git clone --depth 1 --no-tags https://github.com/yunting-lu/2023Fall_ICLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772170864
git clone --depth 1 --no-tags https://github.com/Prasad-N-Ghatol/Verilog-Codes-and-Mini-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768991009
git clone --depth 1 --no-tags https://github.com/xzagordo/hdlbits_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770560675
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772388991
git clone --depth 1 --no-tags https://github.com/OliverBatteson/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768608226
git clone --depth 1 --no-tags https://github.com/chenpeijun256/riscv-3s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769008181
git clone --depth 1 --no-tags https://github.com/heesang-chae/hammingcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769036702
git clone --depth 1 --no-tags https://github.com/KPK101/VerisimpleV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769795885
git clone --depth 1 --no-tags https://github.com/nguyenHungDrgoi1/Digital-Design_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769611427
git clone --depth 1 --no-tags https://github.com/hjm2813/CPE-322.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770061520
git clone --depth 1 --no-tags https://github.com/AyakSalu/Bulls-Cows-For-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770433462
git clone --depth 1 --no-tags https://github.com/QArchy/Metronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769331682
git clone --depth 1 --no-tags https://github.com/lljlele/DSL_Hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770205945
git clone --depth 1 --no-tags https://github.com/VenuPabbuleti/IMPLEMENTATION-OF-FINITE-STATE-MACHINES-BY-SEQUENCE-DETECTORS-USING-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771378449
git clone --depth 1 --no-tags https://github.com/Nomad1230/VLSI_CAD_Spring2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770765970
git clone --depth 1 --no-tags https://github.com/yahyanaveed10/matrix_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770070402
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771915817
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772057850
git clone --depth 1 --no-tags https://github.com/virtualopensystems/esfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770288993
git clone --depth 1 --no-tags https://github.com/razvan-ma/riscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772080960
git clone --depth 1 --no-tags https://github.com/Prajwal-Ramachandra/Restoring-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772500992
git clone --depth 1 --no-tags https://github.com/alimahani/matmul_PCIe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772233754
git clone --depth 1 --no-tags https://github.com/Zhenyu001225/ECSE6680-VLSI-Course-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772122203
git clone --depth 1 --no-tags https://github.com/GAJJALA43/Traffic-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772683323
git clone --depth 1 --no-tags https://github.com/RishiTirumala03/RISC-V-Processor-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769433930
git clone --depth 1 --no-tags https://github.com/felloryz/verilod_sdram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768754496
git clone --depth 1 --no-tags https://github.com/knammm/LSI-LAB-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768535284
git clone --depth 1 --no-tags https://github.com/adriabrucortes/labs-dssd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769590519
git clone --depth 1 --no-tags https://github.com/KKKaveh/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767822665
git clone --depth 1 --no-tags https://github.com/TOFU-0218/testSSD1306.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767828486
git clone --depth 1 --no-tags https://github.com/tejasvmittal/MIPS_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768353385
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768803196
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2019_final_IOTDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769146373
git clone --depth 1 --no-tags https://github.com/Maverick-Shark/dvk-fpga-f11_Poseidon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769827568
git clone --depth 1 --no-tags https://github.com/vaishnavam112/verilog-functions-and-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769676173
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770207033
git clone --depth 1 --no-tags https://github.com/shun6-6/Optical_8x8_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769420392
git clone --depth 1 --no-tags https://github.com/Kakarla-Tharun-Kumar-Reddy/Verilog-Modelling-of-a-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769566064
git clone --depth 1 --no-tags https://github.com/32423d/DE-FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770582133
git clone --depth 1 --no-tags https://github.com/IvoGC/cubesat_microcelectronics_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771197516
git clone --depth 1 --no-tags https://github.com/engrvip123/pll_ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770969592
git clone --depth 1 --no-tags https://github.com/TreeLand1101/NCKU-Digital_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770193528
git clone --depth 1 --no-tags https://github.com/piyushk246/100day.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769575670
git clone --depth 1 --no-tags https://github.com/artyboyarov/FPGA-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770675836
git clone --depth 1 --no-tags https://github.com/9hyeon1225/AIHSDPLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771996794
git clone --depth 1 --no-tags https://github.com/lshrea69/caravel_aes_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772385528
git clone --depth 1 --no-tags https://github.com/vladpreoteasa/Verilog-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772701186
git clone --depth 1 --no-tags https://github.com/tom1597/graduate_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772484012
git clone --depth 1 --no-tags https://github.com/suchita2003/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769925382
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/demoopenlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770168347
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_wishbone_classic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770439764
git clone --depth 1 --no-tags https://github.com/kINo204/MIPS-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770212468
git clone --depth 1 --no-tags https://github.com/bxhsiman/FPGA-HeartBeatLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770023414
git clone --depth 1 --no-tags https://github.com/Jagadeesh-pradhani/RISCV-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769015331
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/arm-soc-design-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768535655
git clone --depth 1 --no-tags https://github.com/varti-pant/washing_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770931683
git clone --depth 1 --no-tags https://github.com/RexJian/Using-standard-cell-compare-triangle-areas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771006376
git clone --depth 1 --no-tags https://github.com/cka09191/Photon_Counter_FPGA_SinglePixelImaging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769003445
git clone --depth 1 --no-tags https://github.com/YconquestY/cs-476.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770994596
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/poli-asteroids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770101556
git clone --depth 1 --no-tags https://github.com/Yasshwanhya/Rtl-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770859522
git clone --depth 1 --no-tags https://github.com/chicken8848/RISKY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770251048
git clone --depth 1 --no-tags https://github.com/YuJE890829/Verilog_daily_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768925897
git clone --depth 1 --no-tags https://github.com/xLollipopsx/HDL_REP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770244743
git clone --depth 1 --no-tags https://github.com/gviterbo/Atividade-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770486268
git clone --depth 1 --no-tags https://github.com/jalenmateo/DSL_Jalen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770489696
git clone --depth 1 --no-tags https://github.com/vaishnavam112/pipo-piso-sipo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769680802
git clone --depth 1 --no-tags https://github.com/SanMar2001/Register-File-in-Verilog-for-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770737562
git clone --depth 1 --no-tags https://github.com/the-ninth-moon/Nuaa-ComputerOrganization_Experiments_and_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767965377
git clone --depth 1 --no-tags https://github.com/vaishnavam112/hierarchical-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768665127
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/verilog-project-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768802331
git clone --depth 1 --no-tags https://github.com/yue0525/Greedy-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769034161
git clone --depth 1 --no-tags https://github.com/jdcasanasr/firespark-micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771176820
git clone --depth 1 --no-tags https://github.com/tenweilin/HW02-VerilogCoding-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771341226
git clone --depth 1 --no-tags https://github.com/MaciejHeimowski/HDL_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771423332
git clone --depth 1 --no-tags https://github.com/Anjali-Yeleswarapu/PWM-Shift-Register-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772646338
git clone --depth 1 --no-tags https://github.com/SudheerBhargavaReddy/HDLBits-Solution-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772494038
git clone --depth 1 --no-tags https://github.com/rodrygo03/Four-Number-Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772379492
git clone --depth 1 --no-tags https://github.com/gjabile/veriloghw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772553195
git clone --depth 1 --no-tags https://github.com/lumusen0305/caravel-soc_fpga-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770674975
git clone --depth 1 --no-tags https://github.com/tinbore/DSL-1006350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771867110
git clone --depth 1 --no-tags https://github.com/Arjun650/Verilog_sem04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771414703
git clone --depth 1 --no-tags https://github.com/kenwu890831/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772273998
git clone --depth 1 --no-tags https://github.com/soniyamalla/Principles-of-Digital-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772334684
git clone --depth 1 --no-tags https://github.com/Maitri-Shekhda/4bit-updown-counter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772094388
