
Prototipo_2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a354  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800a4dc  0800a4dc  0001a4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a8e8  0800a8e8  0001a8e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800a8ec  0800a8ec  0001a8ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000027c  20000000  0800a8f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002027c  2**0
                  CONTENTS
  7 .bss          00000704  20000280  20000280  00020280  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000984  20000984  00020280  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001165b  00000000  00000000  000202ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000029db  00000000  00000000  00031907  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000014c8  00000000  00000000  000342e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001340  00000000  00000000  000357b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007a7e  00000000  00000000  00036af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000064b3  00000000  00000000  0003e56e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00044a21  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005ddc  00000000  00000000  00044aa0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0004a87c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000280 	.word	0x20000280
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a4c4 	.word	0x0800a4c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000284 	.word	0x20000284
 80001c4:	0800a4c4 	.word	0x0800a4c4

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2uiz>:
 8000980:	004a      	lsls	r2, r1, #1
 8000982:	d211      	bcs.n	80009a8 <__aeabi_d2uiz+0x28>
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d211      	bcs.n	80009ae <__aeabi_d2uiz+0x2e>
 800098a:	d50d      	bpl.n	80009a8 <__aeabi_d2uiz+0x28>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d40e      	bmi.n	80009b4 <__aeabi_d2uiz+0x34>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	4770      	bx	lr
 80009a8:	f04f 0000 	mov.w	r0, #0
 80009ac:	4770      	bx	lr
 80009ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b2:	d102      	bne.n	80009ba <__aeabi_d2uiz+0x3a>
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	4770      	bx	lr
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	4770      	bx	lr

080009c0 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80009c8:	4a06      	ldr	r2, [pc, #24]	; (80009e4 <NVIC_PriorityGroupConfig+0x24>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d4:	60d3      	str	r3, [r2, #12]
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80009f0:	2300      	movs	r3, #0
 80009f2:	73fb      	strb	r3, [r7, #15]
 80009f4:	2300      	movs	r3, #0
 80009f6:	73bb      	strb	r3, [r7, #14]
 80009f8:	230f      	movs	r3, #15
 80009fa:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	78db      	ldrb	r3, [r3, #3]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d039      	beq.n	8000a78 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000a04:	4b27      	ldr	r3, [pc, #156]	; (8000aa4 <NVIC_Init+0xbc>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	0a1b      	lsrs	r3, r3, #8
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
 8000a16:	f1c3 0304 	rsb	r3, r3, #4
 8000a1a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000a1c:	7b7a      	ldrb	r2, [r7, #13]
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	fa42 f303 	asr.w	r3, r2, r3
 8000a24:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	785b      	ldrb	r3, [r3, #1]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	7bbb      	ldrb	r3, [r7, #14]
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	789a      	ldrb	r2, [r3, #2]
 8000a38:	7b7b      	ldrb	r3, [r7, #13]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	7bfb      	ldrb	r3, [r7, #15]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000a44:	7bfb      	ldrb	r3, [r7, #15]
 8000a46:	011b      	lsls	r3, r3, #4
 8000a48:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000a4a:	4a17      	ldr	r2, [pc, #92]	; (8000aa8 <NVIC_Init+0xc0>)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	4413      	add	r3, r2
 8000a52:	7bfa      	ldrb	r2, [r7, #15]
 8000a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a58:	4a13      	ldr	r2, [pc, #76]	; (8000aa8 <NVIC_Init+0xc0>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	095b      	lsrs	r3, r3, #5
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	f003 031f 	and.w	r3, r3, #31
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a72:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a76:	e00f      	b.n	8000a98 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a78:	490b      	ldr	r1, [pc, #44]	; (8000aa8 <NVIC_Init+0xc0>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	095b      	lsrs	r3, r3, #5
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	f003 031f 	and.w	r3, r3, #31
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a90:	f100 0320 	add.w	r3, r0, #32
 8000a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a98:	bf00      	nop
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00
 8000aa8:	e000e100 	.word	0xe000e100

08000aac <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000aca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ace:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	791b      	ldrb	r3, [r3, #4]
 8000ad4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000ada:	4313      	orrs	r3, r2
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	68fa      	ldr	r2, [r7, #12]
 8000ae6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <ADC_Init+0xa8>)
 8000af2:	4013      	ands	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000afe:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000b04:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	795b      	ldrb	r3, [r3, #5]
 8000b0a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000b26:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	7d1b      	ldrb	r3, [r3, #20]
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	7afb      	ldrb	r3, [r7, #11]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000b36:	7afb      	ldrb	r3, [r7, #11]
 8000b38:	051b      	lsls	r3, r3, #20
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000b46:	bf00      	nop
 8000b48:	3714      	adds	r7, #20
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	c0fff7fd 	.word	0xc0fff7fd

08000b58 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2201      	movs	r2, #1
 8000b88:	751a      	strb	r2, [r3, #20]
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
	...

08000b98 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <ADC_CommonInit+0x48>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	4b0d      	ldr	r3, [pc, #52]	; (8000be4 <ADC_CommonInit+0x4c>)
 8000bae:	4013      	ands	r3, r2
 8000bb0:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bba:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000bc0:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000bc6:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000bce:	4a04      	ldr	r2, [pc, #16]	; (8000be0 <ADC_CommonInit+0x48>)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	6053      	str	r3, [r2, #4]
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	40012300 	.word	0x40012300
 8000be4:	fffc30e0 	.word	0xfffc30e0

08000be8 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c20:	78fb      	ldrb	r3, [r7, #3]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d006      	beq.n	8000c34 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f043 0201 	orr.w	r2, r3, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000c32:	e005      	b.n	8000c40 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	f023 0201 	bic.w	r2, r3, #1
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b087      	sub	sp, #28
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	4608      	mov	r0, r1
 8000c56:	4611      	mov	r1, r2
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	70fb      	strb	r3, [r7, #3]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	70bb      	strb	r3, [r7, #2]
 8000c62:	4613      	mov	r3, r2
 8000c64:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000c72:	78fb      	ldrb	r3, [r7, #3]
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d923      	bls.n	8000cc0 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000c7e:	78fb      	ldrb	r3, [r7, #3]
 8000c80:	f1a3 020a 	sub.w	r2, r3, #10
 8000c84:	4613      	mov	r3, r2
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	4413      	add	r3, r2
 8000c8a:	2207      	movs	r2, #7
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	43db      	mvns	r3, r3
 8000c96:	697a      	ldr	r2, [r7, #20]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000c9c:	7879      	ldrb	r1, [r7, #1]
 8000c9e:	78fb      	ldrb	r3, [r7, #3]
 8000ca0:	f1a3 020a 	sub.w	r2, r3, #10
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	4413      	add	r3, r2
 8000caa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cae:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000cb0:	697a      	ldr	r2, [r7, #20]
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	e01e      	b.n	8000cfe <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	691b      	ldr	r3, [r3, #16]
 8000cc4:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000cc6:	78fa      	ldrb	r2, [r7, #3]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	4413      	add	r3, r2
 8000cce:	2207      	movs	r2, #7
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000ce0:	7879      	ldrb	r1, [r7, #1]
 8000ce2:	78fa      	ldrb	r2, [r7, #3]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	4413      	add	r3, r2
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	697a      	ldr	r2, [r7, #20]
 8000cfc:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d02:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	0d1b      	lsrs	r3, r3, #20
 8000d08:	f003 0303 	and.w	r3, r3, #3
 8000d0c:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	78ba      	ldrb	r2, [r7, #2]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	3302      	adds	r3, #2
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4613      	mov	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	4413      	add	r3, r2
 8000d24:	221f      	movs	r2, #31
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	4013      	ands	r3, r2
 8000d34:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000d36:	78fa      	ldrb	r2, [r7, #3]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	78b9      	ldrb	r1, [r7, #2]
 8000d3e:	1acb      	subs	r3, r1, r3
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	3302      	adds	r3, #2
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	4619      	mov	r1, r3
 8000d48:	460b      	mov	r3, r1
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	440b      	add	r3, r1
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d62:	bf00      	nop
 8000d64:	371c      	adds	r7, #28
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b085      	sub	sp, #20
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d86:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000d8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8000d90:	78fb      	ldrb	r3, [r7, #3]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	051b      	lsls	r3, r3, #20
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68fa      	ldr	r2, [r7, #12]
 8000da4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b085      	sub	sp, #20
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
 8000dba:	460b      	mov	r3, r1
 8000dbc:	70fb      	strb	r3, [r7, #3]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000dca:	78fa      	ldrb	r2, [r7, #3]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4413      	add	r3, r2
 8000dd0:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	883b      	ldrh	r3, [r7, #0]
 8000dd8:	6013      	str	r3, [r2, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b083      	sub	sp, #12
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	609a      	str	r2, [r3, #8]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b085      	sub	sp, #20
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
 8000e0e:	460b      	mov	r3, r1
 8000e10:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000e1a:	78fa      	ldrb	r2, [r7, #3]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	4413      	add	r3, r2
 8000e20:	3328      	adds	r3, #40	; 0x28
 8000e22:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	b29b      	uxth	r3, r3
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b085      	sub	sp, #20
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	460b      	mov	r3, r1
 8000e40:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000e42:	2300      	movs	r3, #0
 8000e44:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	78fb      	ldrb	r3, [r7, #3]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d002      	beq.n	8000e58 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e52:	2301      	movs	r3, #1
 8000e54:	73fb      	strb	r3, [r7, #15]
 8000e56:	e001      	b.n	8000e5c <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	43da      	mvns	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	601a      	str	r2, [r3, #0]
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
	...

08000e8c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f023 0201 	bic.w	r2, r3, #1
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2221      	movs	r2, #33	; 0x21
 8000ec2:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a46      	ldr	r2, [pc, #280]	; (8000fe0 <DMA_DeInit+0x154>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d103      	bne.n	8000ed4 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000ecc:	4b45      	ldr	r3, [pc, #276]	; (8000fe4 <DMA_DeInit+0x158>)
 8000ece:	223d      	movs	r2, #61	; 0x3d
 8000ed0:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000ed2:	e07e      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a44      	ldr	r2, [pc, #272]	; (8000fe8 <DMA_DeInit+0x15c>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d104      	bne.n	8000ee6 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000edc:	4b41      	ldr	r3, [pc, #260]	; (8000fe4 <DMA_DeInit+0x158>)
 8000ede:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000ee2:	609a      	str	r2, [r3, #8]
}
 8000ee4:	e075      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a40      	ldr	r2, [pc, #256]	; (8000fec <DMA_DeInit+0x160>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d104      	bne.n	8000ef8 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000eee:	4b3d      	ldr	r3, [pc, #244]	; (8000fe4 <DMA_DeInit+0x158>)
 8000ef0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000ef4:	609a      	str	r2, [r3, #8]
}
 8000ef6:	e06c      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a3d      	ldr	r2, [pc, #244]	; (8000ff0 <DMA_DeInit+0x164>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d104      	bne.n	8000f0a <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000f00:	4b38      	ldr	r3, [pc, #224]	; (8000fe4 <DMA_DeInit+0x158>)
 8000f02:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000f06:	609a      	str	r2, [r3, #8]
}
 8000f08:	e063      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a39      	ldr	r2, [pc, #228]	; (8000ff4 <DMA_DeInit+0x168>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d103      	bne.n	8000f1a <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000f12:	4b34      	ldr	r3, [pc, #208]	; (8000fe4 <DMA_DeInit+0x158>)
 8000f14:	4a38      	ldr	r2, [pc, #224]	; (8000ff8 <DMA_DeInit+0x16c>)
 8000f16:	60da      	str	r2, [r3, #12]
}
 8000f18:	e05b      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a37      	ldr	r2, [pc, #220]	; (8000ffc <DMA_DeInit+0x170>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d103      	bne.n	8000f2a <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000f22:	4b30      	ldr	r3, [pc, #192]	; (8000fe4 <DMA_DeInit+0x158>)
 8000f24:	4a36      	ldr	r2, [pc, #216]	; (8001000 <DMA_DeInit+0x174>)
 8000f26:	60da      	str	r2, [r3, #12]
}
 8000f28:	e053      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a35      	ldr	r2, [pc, #212]	; (8001004 <DMA_DeInit+0x178>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d103      	bne.n	8000f3a <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000f32:	4b2c      	ldr	r3, [pc, #176]	; (8000fe4 <DMA_DeInit+0x158>)
 8000f34:	4a34      	ldr	r2, [pc, #208]	; (8001008 <DMA_DeInit+0x17c>)
 8000f36:	60da      	str	r2, [r3, #12]
}
 8000f38:	e04b      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a33      	ldr	r2, [pc, #204]	; (800100c <DMA_DeInit+0x180>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d104      	bne.n	8000f4c <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000f42:	4b28      	ldr	r3, [pc, #160]	; (8000fe4 <DMA_DeInit+0x158>)
 8000f44:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000f48:	60da      	str	r2, [r3, #12]
}
 8000f4a:	e042      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a30      	ldr	r2, [pc, #192]	; (8001010 <DMA_DeInit+0x184>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d103      	bne.n	8000f5c <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000f54:	4b2f      	ldr	r3, [pc, #188]	; (8001014 <DMA_DeInit+0x188>)
 8000f56:	223d      	movs	r2, #61	; 0x3d
 8000f58:	609a      	str	r2, [r3, #8]
}
 8000f5a:	e03a      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a2e      	ldr	r2, [pc, #184]	; (8001018 <DMA_DeInit+0x18c>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d104      	bne.n	8000f6e <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000f64:	4b2b      	ldr	r3, [pc, #172]	; (8001014 <DMA_DeInit+0x188>)
 8000f66:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000f6a:	609a      	str	r2, [r3, #8]
}
 8000f6c:	e031      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a2a      	ldr	r2, [pc, #168]	; (800101c <DMA_DeInit+0x190>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d104      	bne.n	8000f80 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000f76:	4b27      	ldr	r3, [pc, #156]	; (8001014 <DMA_DeInit+0x188>)
 8000f78:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000f7c:	609a      	str	r2, [r3, #8]
}
 8000f7e:	e028      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a27      	ldr	r2, [pc, #156]	; (8001020 <DMA_DeInit+0x194>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d104      	bne.n	8000f92 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000f88:	4b22      	ldr	r3, [pc, #136]	; (8001014 <DMA_DeInit+0x188>)
 8000f8a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000f8e:	609a      	str	r2, [r3, #8]
}
 8000f90:	e01f      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a23      	ldr	r2, [pc, #140]	; (8001024 <DMA_DeInit+0x198>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d103      	bne.n	8000fa2 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	; (8001014 <DMA_DeInit+0x188>)
 8000f9c:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <DMA_DeInit+0x16c>)
 8000f9e:	60da      	str	r2, [r3, #12]
}
 8000fa0:	e017      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a20      	ldr	r2, [pc, #128]	; (8001028 <DMA_DeInit+0x19c>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d103      	bne.n	8000fb2 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000faa:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <DMA_DeInit+0x188>)
 8000fac:	4a14      	ldr	r2, [pc, #80]	; (8001000 <DMA_DeInit+0x174>)
 8000fae:	60da      	str	r2, [r3, #12]
}
 8000fb0:	e00f      	b.n	8000fd2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a1d      	ldr	r2, [pc, #116]	; (800102c <DMA_DeInit+0x1a0>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d103      	bne.n	8000fc2 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000fba:	4b16      	ldr	r3, [pc, #88]	; (8001014 <DMA_DeInit+0x188>)
 8000fbc:	4a12      	ldr	r2, [pc, #72]	; (8001008 <DMA_DeInit+0x17c>)
 8000fbe:	60da      	str	r2, [r3, #12]
}
 8000fc0:	e007      	b.n	8000fd2 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a1a      	ldr	r2, [pc, #104]	; (8001030 <DMA_DeInit+0x1a4>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d103      	bne.n	8000fd2 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000fca:	4b12      	ldr	r3, [pc, #72]	; (8001014 <DMA_DeInit+0x188>)
 8000fcc:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000fd0:	60da      	str	r2, [r3, #12]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	40026010 	.word	0x40026010
 8000fe4:	40026000 	.word	0x40026000
 8000fe8:	40026028 	.word	0x40026028
 8000fec:	40026040 	.word	0x40026040
 8000ff0:	40026058 	.word	0x40026058
 8000ff4:	40026070 	.word	0x40026070
 8000ff8:	2000003d 	.word	0x2000003d
 8000ffc:	40026088 	.word	0x40026088
 8001000:	20000f40 	.word	0x20000f40
 8001004:	400260a0 	.word	0x400260a0
 8001008:	203d0000 	.word	0x203d0000
 800100c:	400260b8 	.word	0x400260b8
 8001010:	40026410 	.word	0x40026410
 8001014:	40026400 	.word	0x40026400
 8001018:	40026428 	.word	0x40026428
 800101c:	40026440 	.word	0x40026440
 8001020:	40026458 	.word	0x40026458
 8001024:	40026470 	.word	0x40026470
 8001028:	40026488 	.word	0x40026488
 800102c:	400264a0 	.word	0x400264a0
 8001030:	400264b8 	.word	0x400264b8

08001034 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <DMA_Init+0xac>)
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800105e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800106a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001076:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001082:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001088:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	4313      	orrs	r3, r2
 800108e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f023 0307 	bic.w	r3, r3, #7
 80010a2:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ac:	4313      	orrs	r3, r2
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60da      	str	r2, [r3, #12]
}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	f01c803f 	.word	0xf01c803f

080010e4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d006      	beq.n	8001104 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f043 0201 	orr.w	r2, r3, #1
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8001102:	e005      	b.n	8001110 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f023 0201 	bic.w	r2, r3, #1
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	601a      	str	r2, [r3, #0]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <DMA_FlowControllerConfig>:
  *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
  *                                          is the peripheral.    
  * @retval None
  */
void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <DMA_FlowControllerConfig+0x1e>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f043 0220 	orr.w	r2, r3, #32
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
  }
}
 8001138:	e005      	b.n	8001146 <DMA_FlowControllerConfig+0x2a>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f023 0220 	bic.w	r2, r3, #32
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
	...

08001154 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a10      	ldr	r2, [pc, #64]	; (80011a4 <DMA_ClearFlag+0x50>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d802      	bhi.n	800116c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <DMA_ClearFlag+0x54>)
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	e001      	b.n	8001170 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800116c:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <DMA_ClearFlag+0x58>)
 800116e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d007      	beq.n	800118a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001180:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001184:	68fa      	ldr	r2, [r7, #12]
 8001186:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8001188:	e006      	b.n	8001198 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001190:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	6093      	str	r3, [r2, #8]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	4002640f 	.word	0x4002640f
 80011a8:	40026000 	.word	0x40026000
 80011ac:	40026400 	.word	0x40026400

080011b0 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	4613      	mov	r3, r2
 80011bc:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00f      	beq.n	80011e8 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	e005      	b.n	80011e8 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	2b80      	cmp	r3, #128	; 0x80
 80011ec:	d014      	beq.n	8001218 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d008      	beq.n	8001206 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	f003 031e 	and.w	r3, r3, #30
 80011fe:	431a      	orrs	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8001204:	e008      	b.n	8001218 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	f003 031e 	and.w	r3, r3, #30
 8001210:	43db      	mvns	r3, r3
 8001212:	401a      	ands	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001230:	4b34      	ldr	r3, [pc, #208]	; (8001304 <EXTI_Init+0xe0>)
 8001232:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	799b      	ldrb	r3, [r3, #6]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d04f      	beq.n	80012dc <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800123c:	4931      	ldr	r1, [pc, #196]	; (8001304 <EXTI_Init+0xe0>)
 800123e:	4b31      	ldr	r3, [pc, #196]	; (8001304 <EXTI_Init+0xe0>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	43db      	mvns	r3, r3
 8001248:	4013      	ands	r3, r2
 800124a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800124c:	492d      	ldr	r1, [pc, #180]	; (8001304 <EXTI_Init+0xe0>)
 800124e:	4b2d      	ldr	r3, [pc, #180]	; (8001304 <EXTI_Init+0xe0>)
 8001250:	685a      	ldr	r2, [r3, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	43db      	mvns	r3, r3
 8001258:	4013      	ands	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	791b      	ldrb	r3, [r3, #4]
 8001260:	461a      	mov	r2, r3
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4413      	add	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	6811      	ldr	r1, [r2, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	430a      	orrs	r2, r1
 8001274:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001276:	4923      	ldr	r1, [pc, #140]	; (8001304 <EXTI_Init+0xe0>)
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <EXTI_Init+0xe0>)
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	43db      	mvns	r3, r3
 8001282:	4013      	ands	r3, r2
 8001284:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001286:	491f      	ldr	r1, [pc, #124]	; (8001304 <EXTI_Init+0xe0>)
 8001288:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <EXTI_Init+0xe0>)
 800128a:	68da      	ldr	r2, [r3, #12]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	43db      	mvns	r3, r3
 8001292:	4013      	ands	r3, r2
 8001294:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	795b      	ldrb	r3, [r3, #5]
 800129a:	2b10      	cmp	r3, #16
 800129c:	d10e      	bne.n	80012bc <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800129e:	4919      	ldr	r1, [pc, #100]	; (8001304 <EXTI_Init+0xe0>)
 80012a0:	4b18      	ldr	r3, [pc, #96]	; (8001304 <EXTI_Init+0xe0>)
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80012ac:	4915      	ldr	r1, [pc, #84]	; (8001304 <EXTI_Init+0xe0>)
 80012ae:	4b15      	ldr	r3, [pc, #84]	; (8001304 <EXTI_Init+0xe0>)
 80012b0:	68da      	ldr	r2, [r3, #12]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80012ba:	e01d      	b.n	80012f8 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <EXTI_Init+0xe0>)
 80012be:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	795b      	ldrb	r3, [r3, #5]
 80012c4:	461a      	mov	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	4413      	add	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	6811      	ldr	r1, [r2, #0]
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6812      	ldr	r2, [r2, #0]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]
}
 80012da:	e00d      	b.n	80012f8 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	791b      	ldrb	r3, [r3, #4]
 80012e0:	461a      	mov	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	6811      	ldr	r1, [r2, #0]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	6812      	ldr	r2, [r2, #0]
 80012f2:	43d2      	mvns	r2, r2
 80012f4:	400a      	ands	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	40013c00 	.word	0x40013c00

08001308 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001308:	b480      	push	{r7}
 800130a:	b087      	sub	sp, #28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
 8001322:	e076      	b.n	8001412 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001324:	2201      	movs	r2, #1
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	429a      	cmp	r2, r3
 800133e:	d165      	bne.n	800140c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2103      	movs	r1, #3
 800134a:	fa01 f303 	lsl.w	r3, r1, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	401a      	ands	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	791b      	ldrb	r3, [r3, #4]
 800135e:	4619      	mov	r1, r3
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	fa01 f303 	lsl.w	r3, r1, r3
 8001368:	431a      	orrs	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	791b      	ldrb	r3, [r3, #4]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d003      	beq.n	800137e <GPIO_Init+0x76>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	791b      	ldrb	r3, [r3, #4]
 800137a:	2b02      	cmp	r3, #2
 800137c:	d12e      	bne.n	80013dc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689a      	ldr	r2, [r3, #8]
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	2103      	movs	r1, #3
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	401a      	ands	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	795b      	ldrb	r3, [r3, #5]
 800139c:	4619      	mov	r1, r3
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	4619      	mov	r1, r3
 80013b6:	2301      	movs	r3, #1
 80013b8:	408b      	lsls	r3, r1
 80013ba:	43db      	mvns	r3, r3
 80013bc:	401a      	ands	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	7992      	ldrb	r2, [r2, #6]
 80013ca:	4611      	mov	r1, r2
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	b292      	uxth	r2, r2
 80013d0:	fa01 f202 	lsl.w	r2, r1, r2
 80013d4:	b292      	uxth	r2, r2
 80013d6:	431a      	orrs	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68da      	ldr	r2, [r3, #12]
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2103      	movs	r1, #3
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	401a      	ands	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68da      	ldr	r2, [r3, #12]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	79db      	ldrb	r3, [r3, #7]
 80013fc:	4619      	mov	r1, r3
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	3301      	adds	r3, #1
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2b0f      	cmp	r3, #15
 8001416:	d985      	bls.n	8001324 <GPIO_Init+0x1c>
    }
  }
}
 8001418:	bf00      	nop
 800141a:	371c      	adds	r7, #28
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001432:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2200      	movs	r2, #0
 8001444:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	71da      	strb	r2, [r3, #7]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001464:	2300      	movs	r3, #0
 8001466:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	887b      	ldrh	r3, [r7, #2]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001474:	2301      	movs	r3, #1
 8001476:	73fb      	strb	r3, [r7, #15]
 8001478:	e001      	b.n	800147e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800147e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	887a      	ldrh	r2, [r7, #2]
 800149c:	831a      	strh	r2, [r3, #24]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	887a      	ldrh	r2, [r7, #2]
 80014ba:	835a      	strh	r2, [r3, #26]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80014d8:	787b      	ldrb	r3, [r7, #1]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	887a      	ldrh	r2, [r7, #2]
 80014e2:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 80014e4:	e002      	b.n	80014ec <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	887a      	ldrh	r2, [r7, #2]
 80014ea:	835a      	strh	r2, [r3, #26]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <GPIO_Write>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8001504:	887a      	ldrh	r2, [r7, #2]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	615a      	str	r2, [r3, #20]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	460b      	mov	r3, r1
 8001520:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695a      	ldr	r2, [r3, #20]
 8001526:	887b      	ldrh	r3, [r7, #2]
 8001528:	405a      	eors	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	615a      	str	r2, [r3, #20]
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800153a:	b480      	push	{r7}
 800153c:	b085      	sub	sp, #20
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	807b      	strh	r3, [r7, #2]
 8001546:	4613      	mov	r3, r2
 8001548:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001552:	787a      	ldrb	r2, [r7, #1]
 8001554:	887b      	ldrh	r3, [r7, #2]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001562:	887b      	ldrh	r3, [r7, #2]
 8001564:	08db      	lsrs	r3, r3, #3
 8001566:	b29b      	uxth	r3, r3
 8001568:	4618      	mov	r0, r3
 800156a:	887b      	ldrh	r3, [r7, #2]
 800156c:	08db      	lsrs	r3, r3, #3
 800156e:	b29b      	uxth	r3, r3
 8001570:	461a      	mov	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3208      	adds	r2, #8
 8001576:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800157a:	887b      	ldrh	r3, [r7, #2]
 800157c:	f003 0307 	and.w	r3, r3, #7
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	210f      	movs	r1, #15
 8001584:	fa01 f303 	lsl.w	r3, r1, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	ea02 0103 	and.w	r1, r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f100 0208 	add.w	r2, r0, #8
 8001594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	08db      	lsrs	r3, r3, #3
 800159c:	b29b      	uxth	r3, r3
 800159e:	461a      	mov	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3208      	adds	r2, #8
 80015a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80015ae:	887b      	ldrh	r3, [r7, #2]
 80015b0:	08db      	lsrs	r3, r3, #3
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	461a      	mov	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3208      	adds	r2, #8
 80015ba:	68b9      	ldr	r1, [r7, #8]
 80015bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80015d6:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <PWR_BackupAccessCmd+0x1c>)
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	420e0020 	.word	0x420e0020

080015ec <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <RCC_LSEConfig+0x40>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <RCC_LSEConfig+0x40>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d002      	beq.n	800160e <RCC_LSEConfig+0x22>
 8001608:	2b04      	cmp	r3, #4
 800160a:	d004      	beq.n	8001616 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 800160c:	e007      	b.n	800161e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <RCC_LSEConfig+0x40>)
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
      break;
 8001614:	e003      	b.n	800161e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001616:	4b05      	ldr	r3, [pc, #20]	; (800162c <RCC_LSEConfig+0x40>)
 8001618:	2205      	movs	r2, #5
 800161a:	701a      	strb	r2, [r3, #0]
      break;
 800161c:	bf00      	nop
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40023870 	.word	0x40023870

08001630 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800163a:	4a04      	ldr	r2, [pc, #16]	; (800164c <RCC_LSICmd+0x1c>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	6013      	str	r3, [r2, #0]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	42470e80 	.word	0x42470e80

08001650 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001658:	2300      	movs	r3, #0
 800165a:	61bb      	str	r3, [r7, #24]
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
 8001664:	2302      	movs	r3, #2
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	2302      	movs	r3, #2
 800166e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001670:	4b47      	ldr	r3, [pc, #284]	; (8001790 <RCC_GetClocksFreq+0x140>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	2b04      	cmp	r3, #4
 800167e:	d007      	beq.n	8001690 <RCC_GetClocksFreq+0x40>
 8001680:	2b08      	cmp	r3, #8
 8001682:	d009      	beq.n	8001698 <RCC_GetClocksFreq+0x48>
 8001684:	2b00      	cmp	r3, #0
 8001686:	d13d      	bne.n	8001704 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a42      	ldr	r2, [pc, #264]	; (8001794 <RCC_GetClocksFreq+0x144>)
 800168c:	601a      	str	r2, [r3, #0]
      break;
 800168e:	e03d      	b.n	800170c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a41      	ldr	r2, [pc, #260]	; (8001798 <RCC_GetClocksFreq+0x148>)
 8001694:	601a      	str	r2, [r3, #0]
      break;
 8001696:	e039      	b.n	800170c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001698:	4b3d      	ldr	r3, [pc, #244]	; (8001790 <RCC_GetClocksFreq+0x140>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	0d9b      	lsrs	r3, r3, #22
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016a4:	4b3a      	ldr	r3, [pc, #232]	; (8001790 <RCC_GetClocksFreq+0x140>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016ac:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00c      	beq.n	80016ce <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80016b4:	4a38      	ldr	r2, [pc, #224]	; (8001798 <RCC_GetClocksFreq+0x148>)
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016bc:	4a34      	ldr	r2, [pc, #208]	; (8001790 <RCC_GetClocksFreq+0x140>)
 80016be:	6852      	ldr	r2, [r2, #4]
 80016c0:	0992      	lsrs	r2, r2, #6
 80016c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016c6:	fb02 f303 	mul.w	r3, r2, r3
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	e00b      	b.n	80016e6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80016ce:	4a31      	ldr	r2, [pc, #196]	; (8001794 <RCC_GetClocksFreq+0x144>)
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d6:	4a2e      	ldr	r2, [pc, #184]	; (8001790 <RCC_GetClocksFreq+0x140>)
 80016d8:	6852      	ldr	r2, [r2, #4]
 80016da:	0992      	lsrs	r2, r2, #6
 80016dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016e0:	fb02 f303 	mul.w	r3, r2, r3
 80016e4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80016e6:	4b2a      	ldr	r3, [pc, #168]	; (8001790 <RCC_GetClocksFreq+0x140>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	0c1b      	lsrs	r3, r3, #16
 80016ec:	f003 0303 	and.w	r3, r3, #3
 80016f0:	3301      	adds	r3, #1
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	601a      	str	r2, [r3, #0]
      break;
 8001702:	e003      	b.n	800170c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a23      	ldr	r2, [pc, #140]	; (8001794 <RCC_GetClocksFreq+0x144>)
 8001708:	601a      	str	r2, [r3, #0]
      break;
 800170a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800170c:	4b20      	ldr	r3, [pc, #128]	; (8001790 <RCC_GetClocksFreq+0x140>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001714:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	091b      	lsrs	r3, r3, #4
 800171a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800171c:	4a1f      	ldr	r2, [pc, #124]	; (800179c <RCC_GetClocksFreq+0x14c>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	4413      	add	r3, r2
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	40da      	lsrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001734:	4b16      	ldr	r3, [pc, #88]	; (8001790 <RCC_GetClocksFreq+0x140>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800173c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	0a9b      	lsrs	r3, r3, #10
 8001742:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001744:	4a15      	ldr	r2, [pc, #84]	; (800179c <RCC_GetClocksFreq+0x14c>)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	40da      	lsrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <RCC_GetClocksFreq+0x140>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001764:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	0b5b      	lsrs	r3, r3, #13
 800176a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800176c:	4a0b      	ldr	r2, [pc, #44]	; (800179c <RCC_GetClocksFreq+0x14c>)
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	40da      	lsrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	60da      	str	r2, [r3, #12]
}
 8001784:	bf00      	nop
 8001786:	3724      	adds	r7, #36	; 0x24
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	40023800 	.word	0x40023800
 8001794:	00f42400 	.word	0x00f42400
 8001798:	007a1200 	.word	0x007a1200
 800179c:	20000000 	.word	0x20000000

080017a0 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80017b6:	d111      	bne.n	80017dc <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <RCC_RTCCLKConfig+0x58>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80017c4:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80017cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80017d6:	4a08      	ldr	r2, [pc, #32]	; (80017f8 <RCC_RTCCLKConfig+0x58>)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80017dc:	4906      	ldr	r1, [pc, #24]	; (80017f8 <RCC_RTCCLKConfig+0x58>)
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <RCC_RTCCLKConfig+0x58>)
 80017e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e8:	4313      	orrs	r3, r2
 80017ea:	670b      	str	r3, [r1, #112]	; 0x70
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40023800 	.word	0x40023800

080017fc <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <RCC_RTCCLKCmd+0x1c>)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	6013      	str	r3, [r2, #0]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	42470e3c 	.word	0x42470e3c

0800181c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d006      	beq.n	800183c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800182e:	490a      	ldr	r1, [pc, #40]	; (8001858 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4313      	orrs	r3, r2
 8001838:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800183a:	e006      	b.n	800184a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800183c:	4906      	ldr	r1, [pc, #24]	; (8001858 <RCC_AHB1PeriphClockCmd+0x3c>)
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001840:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	43db      	mvns	r3, r3
 8001846:	4013      	ands	r3, r2
 8001848:	630b      	str	r3, [r1, #48]	; 0x30
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800

0800185c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001868:	78fb      	ldrb	r3, [r7, #3]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d006      	beq.n	800187c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800186e:	490a      	ldr	r1, [pc, #40]	; (8001898 <RCC_APB1PeriphClockCmd+0x3c>)
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <RCC_APB1PeriphClockCmd+0x3c>)
 8001872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4313      	orrs	r3, r2
 8001878:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800187a:	e006      	b.n	800188a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800187c:	4906      	ldr	r1, [pc, #24]	; (8001898 <RCC_APB1PeriphClockCmd+0x3c>)
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <RCC_APB1PeriphClockCmd+0x3c>)
 8001880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	43db      	mvns	r3, r3
 8001886:	4013      	ands	r3, r2
 8001888:	640b      	str	r3, [r1, #64]	; 0x40
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800

0800189c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d006      	beq.n	80018bc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80018ae:	490a      	ldr	r1, [pc, #40]	; (80018d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80018b0:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80018b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80018ba:	e006      	b.n	80018ca <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80018bc:	4906      	ldr	r1, [pc, #24]	; (80018d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80018c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	4013      	ands	r3, r2
 80018c8:	644b      	str	r3, [r1, #68]	; 0x44
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018e8:	78fb      	ldrb	r3, [r7, #3]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d006      	beq.n	80018fc <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80018ee:	490a      	ldr	r1, [pc, #40]	; (8001918 <RCC_APB2PeriphResetCmd+0x3c>)
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <RCC_APB2PeriphResetCmd+0x3c>)
 80018f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 80018fa:	e006      	b.n	800190a <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80018fc:	4906      	ldr	r1, [pc, #24]	; (8001918 <RCC_APB2PeriphResetCmd+0x3c>)
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <RCC_APB2PeriphResetCmd+0x3c>)
 8001900:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	43db      	mvns	r3, r3
 8001906:	4013      	ands	r3, r2
 8001908:	624b      	str	r3, [r1, #36]	; 0x24
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800

0800191c <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	095b      	lsrs	r3, r3, #5
 8001936:	b2db      	uxtb	r3, r3
 8001938:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d103      	bne.n	8001948 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <RCC_GetFlagStatus+0x70>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	e009      	b.n	800195c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2b02      	cmp	r3, #2
 800194c:	d103      	bne.n	8001956 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800194e:	4b0f      	ldr	r3, [pc, #60]	; (800198c <RCC_GetFlagStatus+0x70>)
 8001950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	e002      	b.n	800195c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <RCC_GetFlagStatus+0x70>)
 8001958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800195a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	f003 031f 	and.w	r3, r3, #31
 8001962:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	fa22 f303 	lsr.w	r3, r2, r3
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d002      	beq.n	800197a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001974:	2301      	movs	r3, #1
 8001976:	74fb      	strb	r3, [r7, #19]
 8001978:	e001      	b.n	800197e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800197a:	2300      	movs	r3, #0
 800197c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800197e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001980:	4618      	mov	r0, r3
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	40023800 	.word	0x40023800

08001990 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8001998:	2300      	movs	r3, #0
 800199a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800199c:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <RTC_Init+0x74>)
 800199e:	22ca      	movs	r2, #202	; 0xca
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80019a2:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <RTC_Init+0x74>)
 80019a4:	2253      	movs	r2, #83	; 0x53
 80019a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80019a8:	f000 f848 	bl	8001a3c <RTC_EnterInitMode>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d102      	bne.n	80019b8 <RTC_Init+0x28>
  {
    status = ERROR;
 80019b2:	2300      	movs	r3, #0
 80019b4:	73fb      	strb	r3, [r7, #15]
 80019b6:	e01c      	b.n	80019f2 <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 80019b8:	4a12      	ldr	r2, [pc, #72]	; (8001a04 <RTC_Init+0x74>)
 80019ba:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <RTC_Init+0x74>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019c2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 80019c4:	490f      	ldr	r1, [pc, #60]	; (8001a04 <RTC_Init+0x74>)
 80019c6:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <RTC_Init+0x74>)
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 80019d2:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <RTC_Init+0x74>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 80019da:	490a      	ldr	r1, [pc, #40]	; (8001a04 <RTC_Init+0x74>)
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <RTC_Init+0x74>)
 80019de:	691a      	ldr	r2, [r3, #16]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	041b      	lsls	r3, r3, #16
 80019e6:	4313      	orrs	r3, r2
 80019e8:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80019ea:	f000 f861 	bl	8001ab0 <RTC_ExitInitMode>

    status = SUCCESS;    
 80019ee:	2301      	movs	r3, #1
 80019f0:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80019f2:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <RTC_Init+0x74>)
 80019f4:	22ff      	movs	r2, #255	; 0xff
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40002800 	.word	0x40002800

08001a08 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <RTC_WriteProtectionCmd+0x30>)
 8001a1a:	22ff      	movs	r2, #255	; 0xff
 8001a1c:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 8001a1e:	e005      	b.n	8001a2c <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <RTC_WriteProtectionCmd+0x30>)
 8001a22:	22ca      	movs	r2, #202	; 0xca
 8001a24:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <RTC_WriteProtectionCmd+0x30>)
 8001a28:	2253      	movs	r2, #83	; 0x53
 8001a2a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	40002800 	.word	0x40002800

08001a3c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001a46:	2300      	movs	r3, #0
 8001a48:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <RTC_EnterInitMode+0x70>)
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d11e      	bne.n	8001a98 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <RTC_EnterInitMode+0x70>)
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a60:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8001a62:	4b12      	ldr	r3, [pc, #72]	; (8001aac <RTC_EnterInitMode+0x70>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a6a:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a78:	d002      	beq.n	8001a80 <RTC_EnterInitMode+0x44>
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0f0      	beq.n	8001a62 <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <RTC_EnterInitMode+0x70>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e004      	b.n	8001a9c <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
 8001a96:	e001      	b.n	8001a9c <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8001a98:	2301      	movs	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40002800 	.word	0x40002800

08001ab0 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001ab4:	4a05      	ldr	r2, [pc, #20]	; (8001acc <RTC_ExitInitMode+0x1c>)
 8001ab6:	4b05      	ldr	r3, [pc, #20]	; (8001acc <RTC_ExitInitMode+0x1c>)
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001abe:	60d3      	str	r3, [r2, #12]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40002800 	.word	0x40002800

08001ad0 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001ada:	2300      	movs	r3, #0
 8001adc:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001ae4:	22ca      	movs	r2, #202	; 0xca
 8001ae6:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001ae8:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001aea:	2253      	movs	r2, #83	; 0x53
 8001aec:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8001aee:	4a15      	ldr	r2, [pc, #84]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001af8:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	f003 0320 	and.w	r3, r3, #32
 8001b02:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3301      	adds	r3, #1
 8001b08:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b10:	d002      	beq.n	8001b18 <RTC_WaitForSynchro+0x48>
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0f0      	beq.n	8001afa <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0320 	and.w	r3, r3, #32
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
 8001b28:	e001      	b.n	8001b2e <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <RTC_WaitForSynchro+0x74>)
 8001b30:	22ff      	movs	r2, #255	; 0xff
 8001b32:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3714      	adds	r7, #20
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	40002800 	.word	0x40002800

08001b48 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001b56:	2300      	movs	r3, #0
 8001b58:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d109      	bne.n	8001b74 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001b60:	4b3d      	ldr	r3, [pc, #244]	; (8001c58 <RTC_SetTime+0x110>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d114      	bne.n	8001b96 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	70da      	strb	r2, [r3, #3]
 8001b72:	e010      	b.n	8001b96 <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001b74:	4b38      	ldr	r3, [pc, #224]	; (8001c58 <RTC_SetTime+0x110>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 fbfe 	bl	8002386 <RTC_Bcd2ToByte>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	e002      	b.n	8001b96 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	2200      	movs	r2, #0
 8001b94:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00f      	beq.n	8001bbc <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001ba8:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8001baa:	683a      	ldr	r2, [r7, #0]
 8001bac:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001bae:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	78db      	ldrb	r3, [r3, #3]
 8001bb4:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	e01b      	b.n	8001bf4 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 fbc3 	bl	800234c <RTC_ByteToBcd2>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 fbbc 	bl	800234c <RTC_ByteToBcd2>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001bd8:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	789b      	ldrb	r3, [r3, #2]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fbb4 	bl	800234c <RTC_ByteToBcd2>
 8001be4:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001be6:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	78db      	ldrb	r3, [r3, #3]
 8001bee:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001bf4:	4b18      	ldr	r3, [pc, #96]	; (8001c58 <RTC_SetTime+0x110>)
 8001bf6:	22ca      	movs	r2, #202	; 0xca
 8001bf8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001bfa:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <RTC_SetTime+0x110>)
 8001bfc:	2253      	movs	r2, #83	; 0x53
 8001bfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001c00:	f7ff ff1c 	bl	8001a3c <RTC_EnterInitMode>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d102      	bne.n	8001c10 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	72fb      	strb	r3, [r7, #11]
 8001c0e:	e01b      	b.n	8001c48 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001c10:	4a11      	ldr	r2, [pc, #68]	; (8001c58 <RTC_SetTime+0x110>)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001c18:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001c1c:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001c1e:	f7ff ff47 	bl	8001ab0 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001c22:	4b0d      	ldr	r3, [pc, #52]	; (8001c58 <RTC_SetTime+0x110>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 0320 	and.w	r3, r3, #32
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10a      	bne.n	8001c44 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001c2e:	f7ff ff4f 	bl	8001ad0 <RTC_WaitForSynchro>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	72fb      	strb	r3, [r7, #11]
 8001c3c:	e004      	b.n	8001c48 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	72fb      	strb	r3, [r7, #11]
 8001c42:	e001      	b.n	8001c48 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8001c44:	2301      	movs	r3, #1
 8001c46:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <RTC_SetTime+0x110>)
 8001c4a:	22ff      	movs	r2, #255	; 0xff
 8001c4c:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8001c4e:	7afb      	ldrb	r3, [r7, #11]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3714      	adds	r7, #20
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd90      	pop	{r4, r7, pc}
 8001c58:	40002800 	.word	0x40002800

08001c5c <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8001c6a:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <RTC_GetTime+0xa0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001c72:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001c76:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	0c1b      	lsrs	r3, r3, #16
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	0a1b      	lsrs	r3, r3, #8
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	0c1b      	lsrs	r3, r3, #16
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d11a      	bne.n	8001cf2 <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fb60 	bl	8002386 <RTC_Bcd2ToByte>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	461a      	mov	r2, r3
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	785b      	ldrb	r3, [r3, #1]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 fb57 	bl	8002386 <RTC_Bcd2ToByte>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	461a      	mov	r2, r3
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	789b      	ldrb	r3, [r3, #2]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 fb4e 	bl	8002386 <RTC_Bcd2ToByte>
 8001cea:	4603      	mov	r3, r0
 8001cec:	461a      	mov	r2, r3
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	709a      	strb	r2, [r3, #2]
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40002800 	.word	0x40002800

08001d00 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d10e      	bne.n	8001d36 <RTC_SetDate+0x36>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	785b      	ldrb	r3, [r3, #1]
 8001d1c:	f003 0310 	and.w	r3, r3, #16
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	785b      	ldrb	r3, [r3, #1]
 8001d28:	f023 0310 	bic.w	r3, r3, #16
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	330a      	adds	r3, #10
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00d      	beq.n	8001d58 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	785b      	ldrb	r3, [r3, #1]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fb20 	bl	8002386 <RTC_Bcd2ToByte>
 8001d46:	4603      	mov	r3, r0
 8001d48:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	789b      	ldrb	r3, [r3, #2]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 fb19 	bl	8002386 <RTC_Bcd2ToByte>
 8001d54:	4603      	mov	r3, r0
 8001d56:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00f      	beq.n	8001d7e <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	78db      	ldrb	r3, [r3, #3]
 8001d62:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	785b      	ldrb	r3, [r3, #1]
 8001d68:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001d6a:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001d70:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	e01b      	b.n	8001db6 <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	78db      	ldrb	r3, [r3, #3]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 fae2 	bl	800234c <RTC_ByteToBcd2>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	785b      	ldrb	r3, [r3, #1]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f000 fadb 	bl	800234c <RTC_ByteToBcd2>
 8001d96:	4603      	mov	r3, r0
 8001d98:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001d9a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	789b      	ldrb	r3, [r3, #2]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 fad3 	bl	800234c <RTC_ByteToBcd2>
 8001da6:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001da8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001db2:	4313      	orrs	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001db6:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <RTC_SetDate+0x11c>)
 8001db8:	22ca      	movs	r2, #202	; 0xca
 8001dba:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001dbc:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <RTC_SetDate+0x11c>)
 8001dbe:	2253      	movs	r2, #83	; 0x53
 8001dc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001dc2:	f7ff fe3b 	bl	8001a3c <RTC_EnterInitMode>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	72fb      	strb	r3, [r7, #11]
 8001dd0:	e01b      	b.n	8001e0a <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8001dd2:	4a12      	ldr	r2, [pc, #72]	; (8001e1c <RTC_SetDate+0x11c>)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001dda:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001dde:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001de0:	f7ff fe66 	bl	8001ab0 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001de4:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <RTC_SetDate+0x11c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0320 	and.w	r3, r3, #32
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10a      	bne.n	8001e06 <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001df0:	f7ff fe6e 	bl	8001ad0 <RTC_WaitForSynchro>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d102      	bne.n	8001e00 <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	72fb      	strb	r3, [r7, #11]
 8001dfe:	e004      	b.n	8001e0a <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8001e00:	2301      	movs	r3, #1
 8001e02:	72fb      	strb	r3, [r7, #11]
 8001e04:	e001      	b.n	8001e0a <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8001e06:	2301      	movs	r3, #1
 8001e08:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001e0a:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <RTC_SetDate+0x11c>)
 8001e0c:	22ff      	movs	r2, #255	; 0xff
 8001e0e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001e10:	7afb      	ldrb	r3, [r7, #11]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd90      	pop	{r4, r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40002800 	.word	0x40002800

08001e20 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8001e2e:	4b22      	ldr	r3, [pc, #136]	; (8001eb8 <RTC_GetDate+0x98>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001e36:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001e3a:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	0c1b      	lsrs	r3, r3, #16
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	0a1b      	lsrs	r3, r3, #8
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	f003 031f 	and.w	r3, r3, #31
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	0b5b      	lsrs	r3, r3, #13
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d11a      	bne.n	8001eb0 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	78db      	ldrb	r3, [r3, #3]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fa81 	bl	8002386 <RTC_Bcd2ToByte>
 8001e84:	4603      	mov	r3, r0
 8001e86:	461a      	mov	r2, r3
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	785b      	ldrb	r3, [r3, #1]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 fa78 	bl	8002386 <RTC_Bcd2ToByte>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	789b      	ldrb	r3, [r3, #2]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fa6f 	bl	8002386 <RTC_Bcd2ToByte>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	461a      	mov	r2, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	709a      	strb	r2, [r3, #2]
  }
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40002800 	.word	0x40002800

08001ebc <RTC_SetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d109      	bne.n	8001ee6 <RTC_SetAlarm+0x2a>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ed2:	4b47      	ldr	r3, [pc, #284]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d127      	bne.n	8001f2e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	70da      	strb	r2, [r3, #3]
 8001ee4:	e023      	b.n	8001f2e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
    }
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ee6:	4b42      	ldr	r3, [pc, #264]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d007      	beq.n	8001f02 <RTC_SetAlarm+0x46>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 fa45 	bl	8002386 <RTC_Bcd2ToByte>
 8001efc:	4603      	mov	r3, r0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e002      	b.n	8001f08 <RTC_SetAlarm+0x4c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)));
    
    if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d107      	bne.n	8001f20 <RTC_SetAlarm+0x64>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	7b1b      	ldrb	r3, [r3, #12]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 fa36 	bl	8002386 <RTC_Bcd2ToByte>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	e006      	b.n	8001f2e <RTC_SetAlarm+0x72>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	7b1b      	ldrb	r3, [r3, #12]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 fa2e 	bl	8002386 <RTC_Bcd2ToByte>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	617b      	str	r3, [r7, #20]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }    
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d019      	beq.n	8001f68 <RTC_SetAlarm+0xac>
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	785b      	ldrb	r3, [r3, #1]
 8001f3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001f40:	4313      	orrs	r3, r2
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8001f46:	431a      	orrs	r2, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	78db      	ldrb	r3, [r3, #3]
 8001f4c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8001f4e:	431a      	orrs	r2, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7b1b      	ldrb	r3, [r3, #12]
 8001f54:	061b      	lsls	r3, r3, #24
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8001f56:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8001f5c:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001f62:	4313      	orrs	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	e02b      	b.n	8001fc0 <RTC_SetAlarm+0x104>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 f9ed 	bl	800234c <RTC_ByteToBcd2>
 8001f72:	4603      	mov	r3, r0
 8001f74:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	785b      	ldrb	r3, [r3, #1]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 f9e6 	bl	800234c <RTC_ByteToBcd2>
 8001f80:	4603      	mov	r3, r0
 8001f82:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001f84:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	789b      	ldrb	r3, [r3, #2]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 f9de 	bl	800234c <RTC_ByteToBcd2>
 8001f90:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8001f92:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	78db      	ldrb	r3, [r3, #3]
 8001f9a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8001f9c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	7b1b      	ldrb	r3, [r3, #12]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 f9d1 	bl	800234c <RTC_ByteToBcd2>
 8001faa:	4603      	mov	r3, r0
 8001fac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8001fae:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	689b      	ldr	r3, [r3, #8]
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8001fb6:	431a      	orrs	r2, r3
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	617b      	str	r3, [r7, #20]
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001fc2:	22ca      	movs	r2, #202	; 0xca
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001fc6:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001fc8:	2253      	movs	r2, #83	; 0x53
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd2:	d103      	bne.n	8001fdc <RTC_SetAlarm+0x120>
  {
    RTC->ALRMAR = (uint32_t)tmpreg;
 8001fd4:	4a06      	ldr	r2, [pc, #24]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	61d3      	str	r3, [r2, #28]
 8001fda:	e002      	b.n	8001fe2 <RTC_SetAlarm+0x126>
  }
  else
  {
    RTC->ALRMBR = (uint32_t)tmpreg;
 8001fdc:	4a04      	ldr	r2, [pc, #16]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	6213      	str	r3, [r2, #32]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001fe2:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <RTC_SetAlarm+0x134>)
 8001fe4:	22ff      	movs	r2, #255	; 0xff
 8001fe6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001fe8:	bf00      	nop
 8001fea:	371c      	adds	r7, #28
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd90      	pop	{r4, r7, pc}
 8001ff0:	40002800 	.word	0x40002800

08001ff4 <RTC_AlarmCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Alarm is enabled/disabled
  *          - ERROR: RTC Alarm is not enabled/disabled  
  */
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t alarmcounter = 0x00;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  uint32_t alarmstatus = 0x00;
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8002008:	2300      	movs	r3, #0
 800200a:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800200c:	4b1f      	ldr	r3, [pc, #124]	; (800208c <RTC_AlarmCmd+0x98>)
 800200e:	22ca      	movs	r2, #202	; 0xca
 8002010:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002012:	4b1e      	ldr	r3, [pc, #120]	; (800208c <RTC_AlarmCmd+0x98>)
 8002014:	2253      	movs	r2, #83	; 0x53
 8002016:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm state */
  if (NewState != DISABLE)
 8002018:	78fb      	ldrb	r3, [r7, #3]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d008      	beq.n	8002030 <RTC_AlarmCmd+0x3c>
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 800201e:	491b      	ldr	r1, [pc, #108]	; (800208c <RTC_AlarmCmd+0x98>)
 8002020:	4b1a      	ldr	r3, [pc, #104]	; (800208c <RTC_AlarmCmd+0x98>)
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4313      	orrs	r3, r2
 8002028:	608b      	str	r3, [r1, #8]

    status = SUCCESS;    
 800202a:	2301      	movs	r3, #1
 800202c:	75fb      	strb	r3, [r7, #23]
 800202e:	e022      	b.n	8002076 <RTC_AlarmCmd+0x82>
  }
  else
  { 
    /* Disable the Alarm in RTC_CR register */
    RTC->CR &= (uint32_t)~RTC_Alarm;
 8002030:	4916      	ldr	r1, [pc, #88]	; (800208c <RTC_AlarmCmd+0x98>)
 8002032:	4b16      	ldr	r3, [pc, #88]	; (800208c <RTC_AlarmCmd+0x98>)
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	43db      	mvns	r3, r3
 800203a:	4013      	ands	r3, r2
 800203c:	608b      	str	r3, [r1, #8]
   
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    do
    {
      alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 800203e:	4b13      	ldr	r3, [pc, #76]	; (800208c <RTC_AlarmCmd+0x98>)
 8002040:	68da      	ldr	r2, [r3, #12]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	4013      	ands	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
      alarmcounter++;  
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	3301      	adds	r3, #1
 800204e:	60fb      	str	r3, [r7, #12]
    } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002056:	d002      	beq.n	800205e <RTC_AlarmCmd+0x6a>
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d0ef      	beq.n	800203e <RTC_AlarmCmd+0x4a>
    
    if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <RTC_AlarmCmd+0x98>)
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	4013      	ands	r3, r2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d102      	bne.n	8002072 <RTC_AlarmCmd+0x7e>
    {
      status = ERROR;
 800206c:	2300      	movs	r3, #0
 800206e:	75fb      	strb	r3, [r7, #23]
 8002070:	e001      	b.n	8002076 <RTC_AlarmCmd+0x82>
    } 
    else
    {
      status = SUCCESS;
 8002072:	2301      	movs	r3, #1
 8002074:	75fb      	strb	r3, [r7, #23]
    }        
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <RTC_AlarmCmd+0x98>)
 8002078:	22ff      	movs	r2, #255	; 0xff
 800207a:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 800207c:	7dfb      	ldrb	r3, [r7, #23]
}
 800207e:	4618      	mov	r0, r3
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40002800 	.word	0x40002800

08002090 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002098:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 800209a:	22ca      	movs	r2, #202	; 0xca
 800209c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800209e:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020a0:	2253      	movs	r2, #83	; 0x53
 80020a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80020a4:	4a0a      	ldr	r2, [pc, #40]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f023 0307 	bic.w	r3, r3, #7
 80020ae:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 80020b0:	4907      	ldr	r1, [pc, #28]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020b2:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80020bc:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <RTC_WakeUpClockConfig+0x40>)
 80020be:	22ff      	movs	r2, #255	; 0xff
 80020c0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40002800 	.word	0x40002800

080020d4 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <RTC_SetWakeUpCounter+0x2c>)
 80020de:	22ca      	movs	r2, #202	; 0xca
 80020e0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80020e2:	4b07      	ldr	r3, [pc, #28]	; (8002100 <RTC_SetWakeUpCounter+0x2c>)
 80020e4:	2253      	movs	r2, #83	; 0x53
 80020e6:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 80020e8:	4a05      	ldr	r2, [pc, #20]	; (8002100 <RTC_SetWakeUpCounter+0x2c>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80020ee:	4b04      	ldr	r3, [pc, #16]	; (8002100 <RTC_SetWakeUpCounter+0x2c>)
 80020f0:	22ff      	movs	r2, #255	; 0xff
 80020f2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	40002800 	.word	0x40002800

08002104 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8002116:	2300      	movs	r3, #0
 8002118:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800211a:	4b1e      	ldr	r3, [pc, #120]	; (8002194 <RTC_WakeUpCmd+0x90>)
 800211c:	22ca      	movs	r2, #202	; 0xca
 800211e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002120:	4b1c      	ldr	r3, [pc, #112]	; (8002194 <RTC_WakeUpCmd+0x90>)
 8002122:	2253      	movs	r2, #83	; 0x53
 8002124:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d008      	beq.n	800213e <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 800212c:	4a19      	ldr	r2, [pc, #100]	; (8002194 <RTC_WakeUpCmd+0x90>)
 800212e:	4b19      	ldr	r3, [pc, #100]	; (8002194 <RTC_WakeUpCmd+0x90>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002136:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8002138:	2301      	movs	r3, #1
 800213a:	75fb      	strb	r3, [r7, #23]
 800213c:	e01f      	b.n	800217e <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 800213e:	4a15      	ldr	r2, [pc, #84]	; (8002194 <RTC_WakeUpCmd+0x90>)
 8002140:	4b14      	ldr	r3, [pc, #80]	; (8002194 <RTC_WakeUpCmd+0x90>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002148:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 800214a:	4b12      	ldr	r3, [pc, #72]	; (8002194 <RTC_WakeUpCmd+0x90>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	3301      	adds	r3, #1
 8002158:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002160:	d002      	beq.n	8002168 <RTC_WakeUpCmd+0x64>
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8002168:	4b0a      	ldr	r3, [pc, #40]	; (8002194 <RTC_WakeUpCmd+0x90>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	f003 0304 	and.w	r3, r3, #4
 8002170:	2b00      	cmp	r3, #0
 8002172:	d102      	bne.n	800217a <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8002174:	2300      	movs	r3, #0
 8002176:	75fb      	strb	r3, [r7, #23]
 8002178:	e001      	b.n	800217e <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 800217a:	2301      	movs	r3, #1
 800217c:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800217e:	4b05      	ldr	r3, [pc, #20]	; (8002194 <RTC_WakeUpCmd+0x90>)
 8002180:	22ff      	movs	r2, #255	; 0xff
 8002182:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8002184:	7dfb      	ldrb	r3, [r7, #23]
}
 8002186:	4618      	mov	r0, r3
 8002188:	371c      	adds	r7, #28
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40002800 	.word	0x40002800

08002198 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <RTC_WriteBackupRegister+0x30>)
 80021a8:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	009a      	lsls	r2, r3, #2
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	4413      	add	r3, r2
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	461a      	mov	r2, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	6013      	str	r3, [r2, #0]
}
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	40002850 	.word	0x40002850

080021cc <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80021d8:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <RTC_ReadBackupRegister+0x2c>)
 80021da:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	009a      	lsls	r2, r3, #2
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	4413      	add	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	40002850 	.word	0x40002850

080021fc <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	460b      	mov	r3, r1
 8002206:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <RTC_ITConfig+0x78>)
 800220a:	22ca      	movs	r2, #202	; 0xca
 800220c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800220e:	4b19      	ldr	r3, [pc, #100]	; (8002274 <RTC_ITConfig+0x78>)
 8002210:	2253      	movs	r2, #83	; 0x53
 8002212:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8002214:	78fb      	ldrb	r3, [r7, #3]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d010      	beq.n	800223c <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 800221a:	4916      	ldr	r1, [pc, #88]	; (8002274 <RTC_ITConfig+0x78>)
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <RTC_ITConfig+0x78>)
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f023 0304 	bic.w	r3, r3, #4
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 800222a:	4912      	ldr	r1, [pc, #72]	; (8002274 <RTC_ITConfig+0x78>)
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <RTC_ITConfig+0x78>)
 800222e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	4313      	orrs	r3, r2
 8002238:	640b      	str	r3, [r1, #64]	; 0x40
 800223a:	e011      	b.n	8002260 <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 800223c:	490d      	ldr	r1, [pc, #52]	; (8002274 <RTC_ITConfig+0x78>)
 800223e:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <RTC_ITConfig+0x78>)
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f023 0304 	bic.w	r3, r3, #4
 8002248:	43db      	mvns	r3, r3
 800224a:	4013      	ands	r3, r2
 800224c:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 800224e:	4909      	ldr	r1, [pc, #36]	; (8002274 <RTC_ITConfig+0x78>)
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <RTC_ITConfig+0x78>)
 8002252:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f003 0304 	and.w	r3, r3, #4
 800225a:	43db      	mvns	r3, r3
 800225c:	4013      	ands	r3, r2
 800225e:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8002260:	4b04      	ldr	r3, [pc, #16]	; (8002274 <RTC_ITConfig+0x78>)
 8002262:	22ff      	movs	r2, #255	; 0xff
 8002264:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40002800 	.word	0x40002800

08002278 <RTC_ClearFlag>:
  *            @arg RTC_FLAG_ALRAF: Alarm A flag
  *            @arg RTC_FLAG_RSF: Registers Synchronized flag
  * @retval None
  */
void RTC_ClearFlag(uint32_t RTC_FLAG)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));

  /* Clear the Flags in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));  
 8002280:	4908      	ldr	r1, [pc, #32]	; (80022a4 <RTC_ClearFlag+0x2c>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	b29b      	uxth	r3, r3
 8002286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800228a:	43da      	mvns	r2, r3
 800228c:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <RTC_ClearFlag+0x2c>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002294:	4313      	orrs	r3, r2
 8002296:	60cb      	str	r3, [r1, #12]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40002800 	.word	0x40002800

080022a8 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b087      	sub	sp, #28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80022b0:	2300      	movs	r3, #0
 80022b2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 80022bc:	4b13      	ldr	r3, [pc, #76]	; (800230c <RTC_GetITStatus+0x64>)
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <RTC_GetITStatus+0x64>)
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	401a      	ands	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0bd9      	lsrs	r1, r3, #15
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	400b      	ands	r3, r1
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 80022da:	4b0c      	ldr	r3, [pc, #48]	; (800230c <RTC_GetITStatus+0x64>)
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d006      	beq.n	80022fa <RTC_GetITStatus+0x52>
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d002      	beq.n	80022fa <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 80022f4:	2301      	movs	r3, #1
 80022f6:	75fb      	strb	r3, [r7, #23]
 80022f8:	e001      	b.n	80022fe <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 80022fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002300:	4618      	mov	r0, r3
 8002302:	371c      	adds	r7, #28
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40002800 	.word	0x40002800

08002310 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	091b      	lsrs	r3, r3, #4
 8002320:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8002322:	4909      	ldr	r1, [pc, #36]	; (8002348 <RTC_ClearITPendingBit+0x38>)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	b29b      	uxth	r3, r3
 8002328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800232c:	43da      	mvns	r2, r3
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <RTC_ClearITPendingBit+0x38>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002336:	4313      	orrs	r3, r2
 8002338:	60cb      	str	r3, [r1, #12]
}
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40002800 	.word	0x40002800

0800234c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 800235a:	e005      	b.n	8002368 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	3301      	adds	r3, #1
 8002360:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	3b0a      	subs	r3, #10
 8002366:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	2b09      	cmp	r3, #9
 800236c:	d8f6      	bhi.n	800235c <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	b2da      	uxtb	r2, r3
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	4313      	orrs	r3, r2
 8002378:	b2db      	uxtb	r3, r3
}
 800237a:	4618      	mov	r0, r3
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002386:	b480      	push	{r7}
 8002388:	b085      	sub	sp, #20
 800238a:	af00      	add	r7, sp, #0
 800238c:	4603      	mov	r3, r0
 800238e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	b2db      	uxtb	r3, r3
 800239a:	461a      	mov	r2, r3
 800239c:	0092      	lsls	r2, r2, #2
 800239e:	4413      	add	r3, r2
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	4413      	add	r3, r2
 80023b0:	b2db      	uxtb	r3, r3
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 80023c2:	2101      	movs	r1, #1
 80023c4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80023c8:	f7ff fa88 	bl	80018dc <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 80023cc:	2100      	movs	r1, #0
 80023ce:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80023d2:	f7ff fa83 	bl	80018dc <RCC_APB2PeriphResetCmd>
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
	...

080023dc <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <SDIO_Init+0x5c>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	60fb      	str	r3, [r7, #12]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80023f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80023f8:	60fb      	str	r3, [r7, #12]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	7d1b      	ldrb	r3, [r3, #20]
 80023fe:	461a      	mov	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800240a:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8002416:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	4313      	orrs	r3, r2
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8002424:	4a04      	ldr	r2, [pc, #16]	; (8002438 <SDIO_Init+0x5c>)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6053      	str	r3, [r2, #4]
}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40012c00 	.word	0x40012c00

0800243c <SDIO_ClockCmd>:
  * @param  NewState: new state of the SDIO Clock. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_ClockCmd(FunctionalState NewState)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8002446:	4a04      	ldr	r2, [pc, #16]	; (8002458 <SDIO_ClockCmd+0x1c>)
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	422580a0 	.word	0x422580a0

0800245c <SDIO_SetPowerState>:
  *            @arg SDIO_PowerState_OFF: SDIO Power OFF
  *            @arg SDIO_PowerState_ON: SDIO Power ON
  * @retval None
  */
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 8002464:	4a04      	ldr	r2, [pc, #16]	; (8002478 <SDIO_SetPowerState+0x1c>)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6013      	str	r3, [r2, #0]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40012c00 	.word	0x40012c00

0800247c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <SDIO_GetPowerState+0x18>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0303 	and.w	r3, r3, #3
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40012c00 	.word	0x40012c00

08002498 <SDIO_SendCommand>:
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <SDIO_SendCommand+0x54>)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6093      	str	r3, [r2, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 80024ac:	4b0f      	ldr	r3, [pc, #60]	; (80024ec <SDIO_SendCommand+0x54>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	60fb      	str	r3, [r7, #12]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80024b8:	f023 0307 	bic.w	r3, r3, #7
 80024bc:	60fb      	str	r3, [r7, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	431a      	orrs	r2, r3
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 80024da:	4a04      	ldr	r2, [pc, #16]	; (80024ec <SDIO_SendCommand+0x54>)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	40012c00 	.word	0x40012c00

080024f0 <SDIO_GetCommandResponse>:
  * @brief  Returns command index of last command for which response received.
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return (uint8_t)(SDIO->RESPCMD);
 80024f4:	4b03      	ldr	r3, [pc, #12]	; (8002504 <SDIO_GetCommandResponse+0x14>)
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	b2db      	uxtb	r3, r3
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	40012c00 	.word	0x40012c00

08002508 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <SDIO_GetResponse+0x24>)
 8002518:	4413      	add	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp); 
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40012c14 	.word	0x40012c14

08002530 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 800253c:	4a12      	ldr	r2, [pc, #72]	; (8002588 <SDIO_DataConfig+0x58>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6253      	str	r3, [r2, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8002544:	4a10      	ldr	r2, [pc, #64]	; (8002588 <SDIO_DataConfig+0x58>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	6293      	str	r3, [r2, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 800254c:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <SDIO_DataConfig+0x58>)
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	60fb      	str	r3, [r7, #12]
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8002558:	60fb      	str	r3, [r7, #12]
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	431a      	orrs	r2, r3
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	431a      	orrs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	4313      	orrs	r3, r2
 8002574:	60fb      	str	r3, [r7, #12]

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8002576:	4a04      	ldr	r2, [pc, #16]	; (8002588 <SDIO_DataConfig+0x58>)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800257c:	bf00      	nop
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	40012c00 	.word	0x40012c00

0800258c <SDIO_ReadData>:
  * @brief  Read one data word from Rx FIFO.
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return SDIO->FIFO;
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <SDIO_ReadData+0x14>)
 8002592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002596:	4618      	mov	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	40012c00 	.word	0x40012c00

080025a4 <SDIO_DMACmd>:
  * @param  NewState: new state of the selected SDIO DMA request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_DMACmd(FunctionalState NewState)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 80025ae:	4a04      	ldr	r2, [pc, #16]	; (80025c0 <SDIO_DMACmd+0x1c>)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	6013      	str	r3, [r2, #0]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	4225858c 	.word	0x4225858c

080025c4 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80025d0:	78fb      	ldrb	r3, [r7, #3]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d006      	beq.n	80025e4 <SDIO_ITConfig+0x20>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80025d6:	490a      	ldr	r1, [pc, #40]	; (8002600 <SDIO_ITConfig+0x3c>)
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <SDIO_ITConfig+0x3c>)
 80025da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4313      	orrs	r3, r2
 80025e0:	63cb      	str	r3, [r1, #60]	; 0x3c
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
  } 
}
 80025e2:	e006      	b.n	80025f2 <SDIO_ITConfig+0x2e>
    SDIO->MASK &= ~SDIO_IT;
 80025e4:	4906      	ldr	r1, [pc, #24]	; (8002600 <SDIO_ITConfig+0x3c>)
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <SDIO_ITConfig+0x3c>)
 80025e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	43db      	mvns	r3, r3
 80025ee:	4013      	ands	r3, r2
 80025f0:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40012c00 	.word	0x40012c00

08002604 <SDIO_GetFlagStatus>:
  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval The new state of SDIO_FLAG (SET or RESET).
  */
FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)
{ 
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 800260c:	2300      	movs	r3, #0
 800260e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <SDIO_GetFlagStatus+0x30>)
 8002612:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <SDIO_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 800261c:	2301      	movs	r3, #1
 800261e:	73fb      	strb	r3, [r7, #15]
 8002620:	e001      	b.n	8002626 <SDIO_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8002622:	2300      	movs	r3, #0
 8002624:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002626:	7bfb      	ldrb	r3, [r7, #15]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	40012c00 	.word	0x40012c00

08002638 <SDIO_ClearFlag>:
  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8002640:	4a04      	ldr	r2, [pc, #16]	; (8002654 <SDIO_ClearFlag+0x1c>)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40012c00 	.word	0x40012c00

08002658 <SDIO_GetITStatus>:
  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
  * @retval The new state of SDIO_IT (SET or RESET).
  */
ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)
{ 
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8002664:	4b08      	ldr	r3, [pc, #32]	; (8002688 <SDIO_GetITStatus+0x30>)
 8002666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d002      	beq.n	8002676 <SDIO_GetITStatus+0x1e>
  {
    bitstatus = SET;
 8002670:	2301      	movs	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
 8002674:	e001      	b.n	800267a <SDIO_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800267a:	7bfb      	ldrb	r3, [r7, #15]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	40012c00 	.word	0x40012c00

0800268c <SDIO_ClearITPendingBit>:
  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8002694:	4a04      	ldr	r2, [pc, #16]	; (80026a8 <SDIO_ClearITPendingBit+0x1c>)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6393      	str	r3, [r2, #56]	; 0x38
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40012c00 	.word	0x40012c00

080026ac <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a29      	ldr	r2, [pc, #164]	; (8002768 <TIM_TimeBaseInit+0xbc>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d013      	beq.n	80026f0 <TIM_TimeBaseInit+0x44>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a28      	ldr	r2, [pc, #160]	; (800276c <TIM_TimeBaseInit+0xc0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d00f      	beq.n	80026f0 <TIM_TimeBaseInit+0x44>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d6:	d00b      	beq.n	80026f0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a25      	ldr	r2, [pc, #148]	; (8002770 <TIM_TimeBaseInit+0xc4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d007      	beq.n	80026f0 <TIM_TimeBaseInit+0x44>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a24      	ldr	r2, [pc, #144]	; (8002774 <TIM_TimeBaseInit+0xc8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d003      	beq.n	80026f0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a23      	ldr	r2, [pc, #140]	; (8002778 <TIM_TimeBaseInit+0xcc>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d108      	bne.n	8002702 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80026f0:	89fb      	ldrh	r3, [r7, #14]
 80026f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	885a      	ldrh	r2, [r3, #2]
 80026fc:	89fb      	ldrh	r3, [r7, #14]
 80026fe:	4313      	orrs	r3, r2
 8002700:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a1d      	ldr	r2, [pc, #116]	; (800277c <TIM_TimeBaseInit+0xd0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d00c      	beq.n	8002724 <TIM_TimeBaseInit+0x78>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a1c      	ldr	r2, [pc, #112]	; (8002780 <TIM_TimeBaseInit+0xd4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d008      	beq.n	8002724 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002712:	89fb      	ldrh	r3, [r7, #14]
 8002714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002718:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	891a      	ldrh	r2, [r3, #8]
 800271e:	89fb      	ldrh	r3, [r7, #14]
 8002720:	4313      	orrs	r3, r2
 8002722:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	89fa      	ldrh	r2, [r7, #14]
 8002728:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	881a      	ldrh	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <TIM_TimeBaseInit+0xbc>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d003      	beq.n	800274a <TIM_TimeBaseInit+0x9e>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a09      	ldr	r2, [pc, #36]	; (800276c <TIM_TimeBaseInit+0xc0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d104      	bne.n	8002754 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	7a9b      	ldrb	r3, [r3, #10]
 800274e:	b29a      	uxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	829a      	strh	r2, [r3, #20]
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40010000 	.word	0x40010000
 800276c:	40010400 	.word	0x40010400
 8002770:	40000400 	.word	0x40000400
 8002774:	40000800 	.word	0x40000800
 8002778:	40000c00 	.word	0x40000c00
 800277c:	40001000 	.word	0x40001000
 8002780:	40001400 	.word	0x40001400

08002784 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d008      	beq.n	80027a8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	b29b      	uxth	r3, r3
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80027a6:	e007      	b.n	80027b8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	f023 0301 	bic.w	r3, r3, #1
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	801a      	strh	r2, [r3, #0]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	460b      	mov	r3, r1
 80027ce:	807b      	strh	r3, [r7, #2]
 80027d0:	4613      	mov	r3, r2
 80027d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80027d4:	787b      	ldrb	r3, [r7, #1]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	899b      	ldrh	r3, [r3, #12]
 80027de:	b29a      	uxth	r2, r3
 80027e0:	887b      	ldrh	r3, [r7, #2]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80027ea:	e009      	b.n	8002800 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	899b      	ldrh	r3, [r3, #12]
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	887b      	ldrh	r3, [r7, #2]
 80027f4:	43db      	mvns	r3, r3
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	4013      	ands	r3, r2
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	819a      	strh	r2, [r3, #12]
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8002818:	2300      	movs	r3, #0
 800281a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800281c:	2300      	movs	r3, #0
 800281e:	81bb      	strh	r3, [r7, #12]
 8002820:	2300      	movs	r3, #0
 8002822:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	8a1b      	ldrh	r3, [r3, #16]
 8002828:	b29a      	uxth	r2, r3
 800282a:	887b      	ldrh	r3, [r7, #2]
 800282c:	4013      	ands	r3, r2
 800282e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	899b      	ldrh	r3, [r3, #12]
 8002834:	b29a      	uxth	r2, r3
 8002836:	887b      	ldrh	r3, [r7, #2]
 8002838:	4013      	ands	r3, r2
 800283a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800283c:	89bb      	ldrh	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <TIM_GetITStatus+0x42>
 8002842:	897b      	ldrh	r3, [r7, #10]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8002848:	2301      	movs	r3, #1
 800284a:	73fb      	strb	r3, [r7, #15]
 800284c:	e001      	b.n	8002852 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800284e:	2300      	movs	r3, #0
 8002850:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002852:	7bfb      	ldrb	r3, [r7, #15]
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	460b      	mov	r3, r1
 800286a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800286c:	887b      	ldrh	r3, [r7, #2]
 800286e:	43db      	mvns	r3, r3
 8002870:	b29a      	uxth	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	821a      	strh	r2, [r3, #16]
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
	...

08002884 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08a      	sub	sp, #40	; 0x28
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800288e:	2300      	movs	r3, #0
 8002890:	627b      	str	r3, [r7, #36]	; 0x24
 8002892:	2300      	movs	r3, #0
 8002894:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	8a1b      	ldrh	r3, [r3, #16]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	88db      	ldrh	r3, [r3, #6]
 80028b2:	461a      	mov	r2, r3
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	4313      	orrs	r3, r2
 80028b8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	b29a      	uxth	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	899b      	ldrh	r3, [r3, #12]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80028d0:	f023 030c 	bic.w	r3, r3, #12
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	889a      	ldrh	r2, [r3, #4]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	891b      	ldrh	r3, [r3, #8]
 80028de:	4313      	orrs	r3, r2
 80028e0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80028e6:	4313      	orrs	r3, r2
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	461a      	mov	r2, r3
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	4313      	orrs	r3, r2
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80028f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	8a9b      	ldrh	r3, [r3, #20]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8002902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002908:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	899b      	ldrh	r3, [r3, #12]
 800290e:	461a      	mov	r2, r3
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	4313      	orrs	r3, r2
 8002914:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	b29a      	uxth	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800291e:	f107 0308 	add.w	r3, r7, #8
 8002922:	4618      	mov	r0, r3
 8002924:	f7fe fe94 	bl	8001650 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a30      	ldr	r2, [pc, #192]	; (80029ec <USART_Init+0x168>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d003      	beq.n	8002938 <USART_Init+0xb4>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a2f      	ldr	r2, [pc, #188]	; (80029f0 <USART_Init+0x16c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d102      	bne.n	800293e <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	623b      	str	r3, [r7, #32]
 800293c:	e001      	b.n	8002942 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	899b      	ldrh	r3, [r3, #12]
 8002946:	b29b      	uxth	r3, r3
 8002948:	b21b      	sxth	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	da0c      	bge.n	8002968 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800294e:	6a3a      	ldr	r2, [r7, #32]
 8002950:	4613      	mov	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4413      	add	r3, r2
 8002956:	009a      	lsls	r2, r3, #2
 8002958:	441a      	add	r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	fbb2 f3f3 	udiv	r3, r2, r3
 8002964:	61fb      	str	r3, [r7, #28]
 8002966:	e00b      	b.n	8002980 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002968:	6a3a      	ldr	r2, [r7, #32]
 800296a:	4613      	mov	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4413      	add	r3, r2
 8002970:	009a      	lsls	r2, r3, #2
 8002972:	441a      	add	r2, r3
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	fbb2 f3f3 	udiv	r3, r2, r3
 800297e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	4a1c      	ldr	r2, [pc, #112]	; (80029f4 <USART_Init+0x170>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	091b      	lsrs	r3, r3, #4
 8002992:	2264      	movs	r2, #100	; 0x64
 8002994:	fb02 f303 	mul.w	r3, r2, r3
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	899b      	ldrh	r3, [r3, #12]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	b21b      	sxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	da0c      	bge.n	80029c4 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	3332      	adds	r3, #50	; 0x32
 80029b0:	4a10      	ldr	r2, [pc, #64]	; (80029f4 <USART_Init+0x170>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	095b      	lsrs	r3, r3, #5
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029be:	4313      	orrs	r3, r2
 80029c0:	627b      	str	r3, [r7, #36]	; 0x24
 80029c2:	e00b      	b.n	80029dc <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	3332      	adds	r3, #50	; 0x32
 80029ca:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <USART_Init+0x170>)
 80029cc:	fba2 2303 	umull	r2, r3, r2, r3
 80029d0:	095b      	lsrs	r3, r3, #5
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d8:	4313      	orrs	r3, r2
 80029da:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	b29a      	uxth	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	811a      	strh	r2, [r3, #8]
}
 80029e4:	bf00      	nop
 80029e6:	3728      	adds	r7, #40	; 0x28
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40011000 	.word	0x40011000
 80029f0:	40011400 	.word	0x40011400
 80029f4:	51eb851f 	.word	0x51eb851f

080029f8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002a04:	78fb      	ldrb	r3, [r7, #3]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d008      	beq.n	8002a1c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	899b      	ldrh	r3, [r3, #12]
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8002a1a:	e007      	b.n	8002a2c <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	899b      	ldrh	r3, [r3, #12]
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	819a      	strh	r2, [r3, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	809a      	strh	r2, [r3, #4]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	889b      	ldrh	r3, [r3, #4]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a6e:	b29b      	uxth	r3, r3
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	807b      	strh	r3, [r7, #2]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	613b      	str	r3, [r7, #16]
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	2300      	movs	r3, #0
 8002a96:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002aa0:	887b      	ldrh	r3, [r7, #2]
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8002aaa:	887b      	ldrh	r3, [r7, #2]
 8002aac:	f003 031f 	and.w	r3, r3, #31
 8002ab0:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d103      	bne.n	8002aca <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	330c      	adds	r3, #12
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	e009      	b.n	8002ade <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d103      	bne.n	8002ad8 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	3310      	adds	r3, #16
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	e002      	b.n	8002ade <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3314      	adds	r3, #20
 8002adc:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8002ade:	787b      	ldrb	r3, [r7, #1]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d006      	beq.n	8002af2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	6811      	ldr	r1, [r2, #0]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8002af0:	e006      	b.n	8002b00 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	6811      	ldr	r1, [r2, #0]
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	43d2      	mvns	r2, r2
 8002afc:	400a      	ands	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]
}
 8002b00:	bf00      	nop
 8002b02:	371c      	adds	r7, #28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	887b      	ldrh	r3, [r7, #2]
 8002b24:	4013      	ands	r3, r2
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
 8002b30:	e001      	b.n	8002b36 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002b60:	887b      	ldrh	r3, [r7, #2]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	095b      	lsrs	r3, r3, #5
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8002b72:	2201      	movs	r2, #1
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d107      	bne.n	8002b92 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	899b      	ldrh	r3, [r3, #12]
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	461a      	mov	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	e011      	b.n	8002bb6 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d107      	bne.n	8002ba8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	8a1b      	ldrh	r3, [r3, #16]
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	e006      	b.n	8002bb6 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8a9b      	ldrh	r3, [r3, #20]
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8002bb6:	887b      	ldrh	r3, [r7, #2]
 8002bb8:	0a1b      	lsrs	r3, r3, #8
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <USART_GetITStatus+0xa4>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8002be2:	2301      	movs	r3, #1
 8002be4:	74fb      	strb	r3, [r7, #19]
 8002be6:	e001      	b.n	8002bec <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8002be8:	2300      	movs	r3, #0
 8002bea:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8002bec:	7cfb      	ldrb	r3, [r7, #19]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	371c      	adds	r7, #28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
 8002c02:	460b      	mov	r3, r1
 8002c04:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8002c06:	2300      	movs	r3, #0
 8002c08:	81fb      	strh	r3, [r7, #14]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8002c0e:	887b      	ldrh	r3, [r7, #2]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002c14:	89fb      	ldrh	r3, [r7, #14]
 8002c16:	2201      	movs	r2, #1
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8002c1e:	89bb      	ldrh	r3, [r7, #12]
 8002c20:	43db      	mvns	r3, r3
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	801a      	strh	r2, [r3, #0]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08c      	sub	sp, #48	; 0x30
 8002c38:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	2004      	movs	r0, #4
 8002c3e:	f7fe fded 	bl	800181c <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8002c42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe fbec 	bl	8001424 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1 | GPIO_Pin_2;
 8002c4c:	2306      	movs	r3, #6
 8002c4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8002c50:	2303      	movs	r3, #3
 8002c52:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8002c56:	2300      	movs	r3, #0
 8002c58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8002c5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c60:	4619      	mov	r1, r3
 8002c62:	4821      	ldr	r0, [pc, #132]	; (8002ce8 <adc_inicializar+0xb4>)
 8002c64:	f7fe fb50 	bl	8001308 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002c68:	2101      	movs	r1, #1
 8002c6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c6e:	f7fe fe15 	bl	800189c <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8002c72:	463b      	mov	r3, r7
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd ffb7 	bl	8000be8 <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8002c7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c82:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8002c84:	2300      	movs	r3, #0
 8002c86:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fd ff82 	bl	8000b98 <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8002c94:	f107 0310 	add.w	r3, r7, #16
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fd ff5d 	bl	8000b58 <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8002cb8:	f107 0310 	add.w	r3, r7, #16
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	480b      	ldr	r0, [pc, #44]	; (8002cec <adc_inicializar+0xb8>)
 8002cc0:	f7fd fef4 	bl	8000aac <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	4809      	ldr	r0, [pc, #36]	; (8002cec <adc_inicializar+0xb8>)
 8002cc8:	f7fe f851 	bl	8000d6e <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2114      	movs	r1, #20
 8002cd0:	4806      	ldr	r0, [pc, #24]	; (8002cec <adc_inicializar+0xb8>)
 8002cd2:	f7fe f86e 	bl	8000db2 <ADC_SetInjectedOffset>
   

    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	4804      	ldr	r0, [pc, #16]	; (8002cec <adc_inicializar+0xb8>)
 8002cda:	f7fd ff9b 	bl	8000c14 <ADC_Cmd>
}
 8002cde:	bf00      	nop
 8002ce0:	3730      	adds	r7, #48	; 0x30
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	40012000 	.word	0x40012000

08002cf0 <adc_leer_cuentas_ldr>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas_ldr(void) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 12.
 8002cf6:	2307      	movs	r3, #7
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	210c      	movs	r1, #12
 8002cfc:	480e      	ldr	r0, [pc, #56]	; (8002d38 <adc_leer_cuentas_ldr+0x48>)
 8002cfe:	f7fd ffa5 	bl	8000c4c <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002d02:	2104      	movs	r1, #4
 8002d04:	480c      	ldr	r0, [pc, #48]	; (8002d38 <adc_leer_cuentas_ldr+0x48>)
 8002d06:	f7fe f8b0 	bl	8000e6a <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8002d0a:	480b      	ldr	r0, [pc, #44]	; (8002d38 <adc_leer_cuentas_ldr+0x48>)
 8002d0c:	f7fe f86b 	bl	8000de6 <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002d10:	bf00      	nop
 8002d12:	2104      	movs	r1, #4
 8002d14:	4808      	ldr	r0, [pc, #32]	; (8002d38 <adc_leer_cuentas_ldr+0x48>)
 8002d16:	f7fe f88e 	bl	8000e36 <ADC_GetFlagStatus>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f8      	beq.n	8002d12 <adc_leer_cuentas_ldr+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002d20:	2114      	movs	r1, #20
 8002d22:	4805      	ldr	r0, [pc, #20]	; (8002d38 <adc_leer_cuentas_ldr+0x48>)
 8002d24:	f7fe f86f 	bl	8000e06 <ADC_GetInjectedConversionValue>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002d2c:	687b      	ldr	r3, [r7, #4]


}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40012000 	.word	0x40012000

08002d3c <adc_leer_cuentas_yl69>:

int32_t adc_leer_cuentas_yl69(void) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0

    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles); // Concecta el ADC1 al channel 11.
 8002d42:	2307      	movs	r3, #7
 8002d44:	2201      	movs	r2, #1
 8002d46:	210b      	movs	r1, #11
 8002d48:	480e      	ldr	r0, [pc, #56]	; (8002d84 <adc_leer_cuentas_yl69+0x48>)
 8002d4a:	f7fd ff7f 	bl	8000c4c <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002d4e:	2104      	movs	r1, #4
 8002d50:	480c      	ldr	r0, [pc, #48]	; (8002d84 <adc_leer_cuentas_yl69+0x48>)
 8002d52:	f7fe f88a 	bl	8000e6a <ADC_ClearFlag>

    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8002d56:	480b      	ldr	r0, [pc, #44]	; (8002d84 <adc_leer_cuentas_yl69+0x48>)
 8002d58:	f7fe f845 	bl	8000de6 <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002d5c:	bf00      	nop
 8002d5e:	2104      	movs	r1, #4
 8002d60:	4808      	ldr	r0, [pc, #32]	; (8002d84 <adc_leer_cuentas_yl69+0x48>)
 8002d62:	f7fe f868 	bl	8000e36 <ADC_GetFlagStatus>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f8      	beq.n	8002d5e <adc_leer_cuentas_yl69+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002d6c:	2114      	movs	r1, #20
 8002d6e:	4805      	ldr	r0, [pc, #20]	; (8002d84 <adc_leer_cuentas_yl69+0x48>)
 8002d70:	f7fe f849 	bl	8000e06 <ADC_GetInjectedConversionValue>
 8002d74:	4603      	mov	r3, r0
 8002d76:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002d78:	687b      	ldr	r3, [r7, #4]


}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40012000 	.word	0x40012000

08002d88 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber (0..) */
)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d01e      	beq.n	8002dd6 <disk_initialize+0x4e>
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d002      	beq.n	8002da2 <disk_initialize+0x1a>
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00d      	beq.n	8002dbc <disk_initialize+0x34>
 8002da0:	e026      	b.n	8002df0 <disk_initialize+0x68>
	case ATA :
		result = ATA_disk_initialize();
 8002da2:	f004 fd69 	bl	8007878 <ATA_disk_initialize>
 8002da6:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d102      	bne.n	8002db4 <disk_initialize+0x2c>
		  stat=0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	73fb      	strb	r3, [r7, #15]
 8002db2:	e001      	b.n	8002db8 <disk_initialize+0x30>
		}
		else {
		  stat=STA_NOINIT;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
 8002dba:	e01a      	b.n	8002df2 <disk_initialize+0x6a>

	case MMC :
		result = MMC_disk_initialize();
 8002dbc:	f005 f904 	bl	8007fc8 <MMC_disk_initialize>
 8002dc0:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d102      	bne.n	8002dce <disk_initialize+0x46>
		  stat=0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	73fb      	strb	r3, [r7, #15]
 8002dcc:	e001      	b.n	8002dd2 <disk_initialize+0x4a>
		}
		else {
		  stat=STA_NOINIT;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	e00d      	b.n	8002df2 <disk_initialize+0x6a>

	case USB :
		result = USB_disk_initialize();
 8002dd6:	f006 ff78 	bl	8009cca <USB_disk_initialize>
 8002dda:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d102      	bne.n	8002de8 <disk_initialize+0x60>
		  stat=0;
 8002de2:	2300      	movs	r3, #0
 8002de4:	73fb      	strb	r3, [r7, #15]
 8002de6:	e001      	b.n	8002dec <disk_initialize+0x64>
		}
		else {
		  stat=STA_NOINIT;
 8002de8:	2301      	movs	r3, #1
 8002dea:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	e000      	b.n	8002df2 <disk_initialize+0x6a>
	}
	return STA_NOINIT;
 8002df0:	2301      	movs	r3, #1
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber (0..) */
)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b084      	sub	sp, #16
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	4603      	mov	r3, r0
 8002e02:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d01e      	beq.n	8002e48 <disk_status+0x4e>
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d002      	beq.n	8002e14 <disk_status+0x1a>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00d      	beq.n	8002e2e <disk_status+0x34>
 8002e12:	e026      	b.n	8002e62 <disk_status+0x68>
	case ATA :
		result = ATA_disk_status();
 8002e14:	f004 fd3d 	bl	8007892 <ATA_disk_status>
 8002e18:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <disk_status+0x2c>
		  stat=0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	73fb      	strb	r3, [r7, #15]
 8002e24:	e001      	b.n	8002e2a <disk_status+0x30>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002e2a:	7bfb      	ldrb	r3, [r7, #15]
 8002e2c:	e01a      	b.n	8002e64 <disk_status+0x6a>

	case MMC :
		result = MMC_disk_status();
 8002e2e:	f005 f8e5 	bl	8007ffc <MMC_disk_status>
 8002e32:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d102      	bne.n	8002e40 <disk_status+0x46>
		  stat=0;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	73fb      	strb	r3, [r7, #15]
 8002e3e:	e001      	b.n	8002e44 <disk_status+0x4a>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	e00d      	b.n	8002e64 <disk_status+0x6a>

	case USB :
		result = USB_disk_status();
 8002e48:	f006 ff4c 	bl	8009ce4 <USB_disk_status>
 8002e4c:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d102      	bne.n	8002e5a <disk_status+0x60>
		  stat=0;
 8002e54:	2300      	movs	r3, #0
 8002e56:	73fb      	strb	r3, [r7, #15]
 8002e58:	e001      	b.n	8002e5e <disk_status+0x64>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	e000      	b.n	8002e64 <disk_status+0x6a>
	}
	return STA_NOINIT;
 8002e62:	2301      	movs	r3, #1
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address (LBA) */
	BYTE count		/* Number of sectors to read (1..128) */
)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60b9      	str	r1, [r7, #8]
 8002e74:	607a      	str	r2, [r7, #4]
 8002e76:	461a      	mov	r2, r3
 8002e78:	4603      	mov	r3, r0
 8002e7a:	73fb      	strb	r3, [r7, #15]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	73bb      	strb	r3, [r7, #14]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d026      	beq.n	8002ed4 <disk_read+0x68>
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d002      	beq.n	8002e90 <disk_read+0x24>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d011      	beq.n	8002eb2 <disk_read+0x46>
 8002e8e:	e032      	b.n	8002ef6 <disk_read+0x8a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 8002e90:	7bbb      	ldrb	r3, [r7, #14]
 8002e92:	461a      	mov	r2, r3
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	68b8      	ldr	r0, [r7, #8]
 8002e98:	f004 fd08 	bl	80078ac <ATA_disk_read>
 8002e9c:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d102      	bne.n	8002eaa <disk_read+0x3e>
		  res=RES_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	75fb      	strb	r3, [r7, #23]
 8002ea8:	e001      	b.n	8002eae <disk_read+0x42>
		}
		else {
		  res=RES_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	e022      	b.n	8002ef8 <disk_read+0x8c>

	case MMC :
		// translate the arguments here

		result = MMC_disk_read(buff, sector, count);
 8002eb2:	7bbb      	ldrb	r3, [r7, #14]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	68b8      	ldr	r0, [r7, #8]
 8002eba:	f005 f8b7 	bl	800802c <MMC_disk_read>
 8002ebe:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d102      	bne.n	8002ecc <disk_read+0x60>
		  res=RES_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75fb      	strb	r3, [r7, #23]
 8002eca:	e001      	b.n	8002ed0 <disk_read+0x64>
		}
		else {
		  res=RES_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	e011      	b.n	8002ef8 <disk_read+0x8c>

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 8002ed4:	7bbb      	ldrb	r3, [r7, #14]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	68b8      	ldr	r0, [r7, #8]
 8002edc:	f006 ff0f 	bl	8009cfe <USB_disk_read>
 8002ee0:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d102      	bne.n	8002eee <disk_read+0x82>
		  res=RES_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	75fb      	strb	r3, [r7, #23]
 8002eec:	e001      	b.n	8002ef2 <disk_read+0x86>
		}
		else {
		  res=RES_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
 8002ef4:	e000      	b.n	8002ef8 <disk_read+0x8c>
	}
	return RES_PARERR;
 8002ef6:	2304      	movs	r3, #4
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber (0..) */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address (LBA) */
	BYTE count			/* Number of sectors to write (1..128) */
)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	73fb      	strb	r3, [r7, #15]
 8002f10:	4613      	mov	r3, r2
 8002f12:	73bb      	strb	r3, [r7, #14]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d026      	beq.n	8002f68 <disk_write+0x68>
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d002      	beq.n	8002f24 <disk_write+0x24>
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d011      	beq.n	8002f46 <disk_write+0x46>
 8002f22:	e032      	b.n	8002f8a <disk_write+0x8a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 8002f24:	7bbb      	ldrb	r3, [r7, #14]
 8002f26:	461a      	mov	r2, r3
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	68b8      	ldr	r0, [r7, #8]
 8002f2c:	f004 fccf 	bl	80078ce <ATA_disk_write>
 8002f30:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d102      	bne.n	8002f3e <disk_write+0x3e>
		  res=RES_OK;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	75fb      	strb	r3, [r7, #23]
 8002f3c:	e001      	b.n	8002f42 <disk_write+0x42>
		}
		else {
		  res=RES_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
 8002f44:	e022      	b.n	8002f8c <disk_write+0x8c>

	case MMC :
		// translate the arguments here

		result = MMC_disk_write(buff, sector, count);
 8002f46:	7bbb      	ldrb	r3, [r7, #14]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	68b8      	ldr	r0, [r7, #8]
 8002f4e:	f005 f89f 	bl	8008090 <MMC_disk_write>
 8002f52:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d102      	bne.n	8002f60 <disk_write+0x60>
		  res=RES_OK;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	75fb      	strb	r3, [r7, #23]
 8002f5e:	e001      	b.n	8002f64 <disk_write+0x64>
		}
		else {
		  res=RES_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002f64:	7dfb      	ldrb	r3, [r7, #23]
 8002f66:	e011      	b.n	8002f8c <disk_write+0x8c>

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 8002f68:	7bbb      	ldrb	r3, [r7, #14]
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	68b8      	ldr	r0, [r7, #8]
 8002f70:	f006 fed6 	bl	8009d20 <USB_disk_write>
 8002f74:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d102      	bne.n	8002f82 <disk_write+0x82>
		  res=RES_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	75fb      	strb	r3, [r7, #23]
 8002f80:	e001      	b.n	8002f86 <disk_write+0x86>
		}
		else {
		  res=RES_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
 8002f88:	e000      	b.n	8002f8c <disk_write+0x8c>
	}
	return RES_PARERR;
 8002f8a:	2304      	movs	r3, #4
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <get_fattime>:
/*-----------------------------------------------------------------------*/
/* Miscellaneous Functions                                               */
/*-----------------------------------------------------------------------*/

DWORD get_fattime (void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
	return	((2006UL-1980) << 25)	      // Year = 2006
 8002f98:	4b02      	ldr	r3, [pc, #8]	; (8002fa4 <get_fattime+0x10>)
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	3449b3c0 	.word	0x3449b3c0

08002fa8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	603a      	str	r2, [r7, #0]
 8002fb2:	71fb      	strb	r3, [r7, #7]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d024      	beq.n	8003008 <disk_ioctl+0x60>
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d002      	beq.n	8002fc8 <disk_ioctl+0x20>
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d010      	beq.n	8002fe8 <disk_ioctl+0x40>
 8002fc6:	e02f      	b.n	8003028 <disk_ioctl+0x80>
	case ATA :
		// pre-process here

		result = ATA_disk_ioctl(cmd, buff);
 8002fc8:	79bb      	ldrb	r3, [r7, #6]
 8002fca:	6839      	ldr	r1, [r7, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f004 fc8f 	bl	80078f0 <ATA_disk_ioctl>
 8002fd2:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d102      	bne.n	8002fe0 <disk_ioctl+0x38>
		  res=RES_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73fb      	strb	r3, [r7, #15]
 8002fde:	e001      	b.n	8002fe4 <disk_ioctl+0x3c>
		}
		else {
		  res=RES_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	e020      	b.n	800302a <disk_ioctl+0x82>

	case MMC :
		// pre-process here

		result = MMC_disk_ioctl(cmd, buff);
 8002fe8:	79bb      	ldrb	r3, [r7, #6]
 8002fea:	6839      	ldr	r1, [r7, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f005 f881 	bl	80080f4 <MMC_disk_ioctl>
 8002ff2:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d102      	bne.n	8003000 <disk_ioctl+0x58>
		  res=RES_OK;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	73fb      	strb	r3, [r7, #15]
 8002ffe:	e001      	b.n	8003004 <disk_ioctl+0x5c>
		}
		else {
		  res=RES_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	e010      	b.n	800302a <disk_ioctl+0x82>

	case USB :
		// pre-process here

		result = USB_disk_ioctl(cmd, buff);
 8003008:	79bb      	ldrb	r3, [r7, #6]
 800300a:	6839      	ldr	r1, [r7, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f006 fe98 	bl	8009d42 <USB_disk_ioctl>
 8003012:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d102      	bne.n	8003020 <disk_ioctl+0x78>
		  res=RES_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
 800301e:	e001      	b.n	8003024 <disk_ioctl+0x7c>
		}
		else {
		  res=RES_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	e000      	b.n	800302a <disk_ioctl+0x82>
	}
	return RES_PARERR;
 8003028:	2304      	movs	r3, #4
}
 800302a:	4618      	mov	r0, r3
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003032:	b480      	push	{r7}
 8003034:	b087      	sub	sp, #28
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8003046:	e007      	b.n	8003058 <mem_cpy+0x26>
		*d++ = *s++;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	617a      	str	r2, [r7, #20]
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	1c51      	adds	r1, r2, #1
 8003052:	6139      	str	r1, [r7, #16]
 8003054:	7812      	ldrb	r2, [r2, #0]
 8003056:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	1e5a      	subs	r2, r3, #1
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f2      	bne.n	8003048 <mem_cpy+0x16>
}
 8003062:	bf00      	nop
 8003064:	371c      	adds	r7, #28
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800306e:	b480      	push	{r7}
 8003070:	b087      	sub	sp, #28
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800307e:	e005      	b.n	800308c <mem_set+0x1e>
		*d++ = (BYTE)val;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	617a      	str	r2, [r7, #20]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	1e5a      	subs	r2, r3, #1
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f4      	bne.n	8003080 <mem_set+0x12>
}
 8003096:	bf00      	nop
 8003098:	371c      	adds	r7, #28
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80030a2:	b480      	push	{r7}
 80030a4:	b089      	sub	sp, #36	; 0x24
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80030ba:	bf00      	nop
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	1e5a      	subs	r2, r3, #1
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00d      	beq.n	80030e2 <mem_cmp+0x40>
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	1c5a      	adds	r2, r3, #1
 80030ca:	61fa      	str	r2, [r7, #28]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	4619      	mov	r1, r3
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	61ba      	str	r2, [r7, #24]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	1acb      	subs	r3, r1, r3
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0ec      	beq.n	80030bc <mem_cmp+0x1a>
	return r;
 80030e2:	697b      	ldr	r3, [r7, #20]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3724      	adds	r7, #36	; 0x24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80030fa:	e002      	b.n	8003102 <chk_chr+0x12>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3301      	adds	r3, #1
 8003100:	607b      	str	r3, [r7, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <chk_chr+0x26>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d1f2      	bne.n	80030fc <chk_chr+0xc>
	return *str;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	781b      	ldrb	r3, [r3, #0]
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS *fs		/* File system object */
)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b084      	sub	sp, #16
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	791b      	ldrb	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d038      	beq.n	80031a8 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	60fb      	str	r3, [r7, #12]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7858      	ldrb	r0, [r3, #1]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003146:	2301      	movs	r3, #1
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	f7ff fed9 	bl	8002f00 <disk_write>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <sync_window+0x32>
			return FR_DISK_ERR;
 8003154:	2301      	movs	r3, #1
 8003156:	e028      	b.n	80031aa <sync_window+0x84>
		fs->wflag = 0;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	711a      	strb	r2, [r3, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	429a      	cmp	r2, r3
 8003166:	d81f      	bhi.n	80031a8 <sync_window+0x82>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	441a      	add	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d917      	bls.n	80031a8 <sync_window+0x82>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	78db      	ldrb	r3, [r3, #3]
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	e010      	b.n	80031a2 <sync_window+0x7c>
				wsect += fs->fsize;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
				disk_write(fs->drv, fs->win, wsect, 1);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	7858      	ldrb	r0, [r3, #1]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003194:	2301      	movs	r3, #1
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	f7ff feb2 	bl	8002f00 <disk_write>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	3b01      	subs	r3, #1
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d8eb      	bhi.n	8003180 <sync_window+0x5a>
			}
		}
	}
	return FR_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
	if (sector != fs->winsect) {	/* Changed current window */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d018      	beq.n	80031f8 <move_window+0x46>
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff ffad 	bl	8003126 <sync_window>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <move_window+0x24>
			return FR_DISK_ERR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e011      	b.n	80031fa <move_window+0x48>
#endif
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7858      	ldrb	r0, [r3, #1]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80031e0:	2301      	movs	r3, #1
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	f7ff fe42 	bl	8002e6c <disk_read>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <move_window+0x40>
			return FR_DISK_ERR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e003      	b.n	80031fa <move_window+0x48>
		fs->winsect = sector;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	631a      	str	r2, [r3, #48]	; 0x30
	}

	return FR_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs		/* File system object */
)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b084      	sub	sp, #16
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff ff8b 	bl	8003126 <sync_window>
 8003210:	4603      	mov	r3, r0
 8003212:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003214:	7bfb      	ldrb	r3, [r7, #15]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f040 808e 	bne.w	8003338 <sync_fs+0x136>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b03      	cmp	r3, #3
 8003222:	d17d      	bne.n	8003320 <sync_fs+0x11e>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	795b      	ldrb	r3, [r3, #5]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d079      	beq.n	8003320 <sync_fs+0x11e>
			fs->winsect = 0;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	631a      	str	r2, [r3, #48]	; 0x30
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3334      	adds	r3, #52	; 0x34
 8003236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff ff16 	bl	800306e <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2255      	movs	r2, #85	; 0x55
 8003246:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	22aa      	movs	r2, #170	; 0xaa
 800324e:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2252      	movs	r2, #82	; 0x52
 8003256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2252      	movs	r2, #82	; 0x52
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2261      	movs	r2, #97	; 0x61
 8003266:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2241      	movs	r2, #65	; 0x41
 800326e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2272      	movs	r2, #114	; 0x72
 8003276:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2272      	movs	r2, #114	; 0x72
 800327e:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2241      	movs	r2, #65	; 0x41
 8003286:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2261      	movs	r2, #97	; 0x61
 800328e:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	b2da      	uxtb	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	0a1b      	lsrs	r3, r3, #8
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	0c1b      	lsrs	r3, r3, #16
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	0e1b      	lsrs	r3, r3, #24
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	b29b      	uxth	r3, r3
 80032de:	0a1b      	lsrs	r3, r3, #8
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	b2da      	uxtb	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	0c1b      	lsrs	r3, r3, #16
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	0e1b      	lsrs	r3, r3, #24
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	7858      	ldrb	r0, [r3, #1]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	695a      	ldr	r2, [r3, #20]
 8003314:	2301      	movs	r3, #1
 8003316:	f7ff fdf3 	bl	8002f00 <disk_write>
			fs->fsi_flag = 0;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	785b      	ldrb	r3, [r3, #1]
 8003324:	2200      	movs	r2, #0
 8003326:	2100      	movs	r1, #0
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fe3d 	bl	8002fa8 <disk_ioctl>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <sync_fs+0x136>
			res = FR_DISK_ERR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8003338:	7bfb      	ldrb	r3, [r7, #15]
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	3b02      	subs	r3, #2
 8003350:	603b      	str	r3, [r7, #0]
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	1e9a      	subs	r2, r3, #2
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d801      	bhi.n	8003362 <clust2sect+0x20>
 800335e:	2300      	movs	r3, #0
 8003360:	e008      	b.n	8003374 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	789b      	ldrb	r3, [r3, #2]
 8003366:	461a      	mov	r2, r3
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	fb03 f202 	mul.w	r2, r3, r2
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003372:	4413      	add	r3, r2
}
 8003374:	4618      	mov	r0, r3
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d904      	bls.n	800339a <get_fat+0x1a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d801      	bhi.n	800339e <get_fat+0x1e>
		return 1;
 800339a:	2301      	movs	r3, #1
 800339c:	e09d      	b.n	80034da <get_fat+0x15a>

	switch (fs->fs_type) {
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d046      	beq.n	8003434 <get_fat+0xb4>
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	d065      	beq.n	8003476 <get_fat+0xf6>
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	f040 8093 	bne.w	80034d6 <get_fat+0x156>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	085b      	lsrs	r3, r3, #1
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4413      	add	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	0a5b      	lsrs	r3, r3, #9
 80033c6:	4413      	add	r3, r2
 80033c8:	4619      	mov	r1, r3
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff fef1 	bl	80031b2 <move_window>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d178      	bne.n	80034c8 <get_fat+0x148>
		wc = fs->win[bc % SS(fs)]; bc++;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4413      	add	r3, r2
 80033e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3301      	adds	r3, #1
 80033ea:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	0a5b      	lsrs	r3, r3, #9
 80033f4:	4413      	add	r3, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff feda 	bl	80031b2 <move_window>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d163      	bne.n	80034cc <get_fat+0x14c>
		wc |= fs->win[bc % SS(fs)] << 8;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	4413      	add	r3, r2
 800340e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003412:	021b      	lsls	r3, r3, #8
 8003414:	461a      	mov	r2, r3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <get_fat+0xac>
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	e056      	b.n	80034da <get_fat+0x15a>
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003432:	e052      	b.n	80034da <get_fat+0x15a>

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	4413      	add	r3, r2
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7ff feb6 	bl	80031b2 <move_window>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d141      	bne.n	80034d0 <get_fat+0x150>
		p = &fs->win[clst * 2 % SS(fs)];
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003454:	3330      	adds	r3, #48	; 0x30
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	4413      	add	r3, r2
 800345a:	3304      	adds	r3, #4
 800345c:	60fb      	str	r3, [r7, #12]
		return LD_WORD(p);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	3301      	adds	r3, #1
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	b21a      	sxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	b21b      	sxth	r3, r3
 800346e:	4313      	orrs	r3, r2
 8003470:	b21b      	sxth	r3, r3
 8003472:	b29b      	uxth	r3, r3
 8003474:	e031      	b.n	80034da <get_fat+0x15a>

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	09db      	lsrs	r3, r3, #7
 800347e:	4413      	add	r3, r2
 8003480:	4619      	mov	r1, r3
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7ff fe95 	bl	80031b2 <move_window>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d122      	bne.n	80034d4 <get_fat+0x154>
		p = &fs->win[clst * 4 % SS(fs)];
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8003496:	3330      	adds	r3, #48	; 0x30
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	4413      	add	r3, r2
 800349c:	3304      	adds	r3, #4
 800349e:	60fb      	str	r3, [r7, #12]
		return LD_DWORD(p) & 0x0FFFFFFF;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3303      	adds	r3, #3
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	061a      	lsls	r2, r3, #24
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	3302      	adds	r3, #2
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	041b      	lsls	r3, r3, #16
 80034b0:	4313      	orrs	r3, r2
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	3201      	adds	r2, #1
 80034b6:	7812      	ldrb	r2, [r2, #0]
 80034b8:	0212      	lsls	r2, r2, #8
 80034ba:	4313      	orrs	r3, r2
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80034c6:	e008      	b.n	80034da <get_fat+0x15a>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80034c8:	bf00      	nop
 80034ca:	e004      	b.n	80034d6 <get_fat+0x156>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80034cc:	bf00      	nop
 80034ce:	e002      	b.n	80034d6 <get_fat+0x156>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 80034d0:	bf00      	nop
 80034d2:	e000      	b.n	80034d6 <get_fat+0x156>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 80034d4:	bf00      	nop
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 80034d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3718      	adds	r7, #24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <put_fat>:
FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b088      	sub	sp, #32
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d904      	bls.n	80034fe <put_fat+0x1c>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	699a      	ldr	r2, [r3, #24]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d802      	bhi.n	8003504 <put_fat+0x22>
		res = FR_INT_ERR;
 80034fe:	2302      	movs	r3, #2
 8003500:	77fb      	strb	r3, [r7, #31]
 8003502:	e0ed      	b.n	80036e0 <put_fat+0x1fe>

	} else {
		switch (fs->fs_type) {
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d072      	beq.n	80035f2 <put_fat+0x110>
 800350c:	2b03      	cmp	r3, #3
 800350e:	f000 8094 	beq.w	800363a <put_fat+0x158>
 8003512:	2b01      	cmp	r3, #1
 8003514:	f040 80d7 	bne.w	80036c6 <put_fat+0x1e4>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	61bb      	str	r3, [r7, #24]
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	085b      	lsrs	r3, r3, #1
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4413      	add	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	0a5b      	lsrs	r3, r3, #9
 800352e:	4413      	add	r3, r2
 8003530:	4619      	mov	r1, r3
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f7ff fe3d 	bl	80031b2 <move_window>
 8003538:	4603      	mov	r3, r0
 800353a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800353c:	7ffb      	ldrb	r3, [r7, #31]
 800353e:	2b00      	cmp	r3, #0
 8003540:	f040 80c4 	bne.w	80036cc <put_fat+0x1ea>
			p = &fs->win[bc % SS(fs)];
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800354a:	3330      	adds	r3, #48	; 0x30
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4413      	add	r3, r2
 8003550:	3304      	adds	r3, #4
 8003552:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0301 	and.w	r3, r3, #1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00d      	beq.n	800357a <put_fat+0x98>
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	b25b      	sxtb	r3, r3
 8003564:	f003 030f 	and.w	r3, r3, #15
 8003568:	b25a      	sxtb	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	b25b      	sxtb	r3, r3
 8003572:	4313      	orrs	r3, r2
 8003574:	b25b      	sxtb	r3, r3
 8003576:	b2db      	uxtb	r3, r3
 8003578:	e001      	b.n	800357e <put_fat+0x9c>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	b2db      	uxtb	r3, r3
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	7013      	strb	r3, [r2, #0]
			bc++;
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	3301      	adds	r3, #1
 8003586:	61bb      	str	r3, [r7, #24]
			fs->wflag = 1;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2201      	movs	r2, #1
 800358c:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	0a5b      	lsrs	r3, r3, #9
 8003596:	4413      	add	r3, r2
 8003598:	4619      	mov	r1, r3
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f7ff fe09 	bl	80031b2 <move_window>
 80035a0:	4603      	mov	r3, r0
 80035a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80035a4:	7ffb      	ldrb	r3, [r7, #31]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 8092 	bne.w	80036d0 <put_fat+0x1ee>
			p = &fs->win[bc % SS(fs)];
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035b2:	3330      	adds	r3, #48	; 0x30
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	4413      	add	r3, r2
 80035b8:	3304      	adds	r3, #4
 80035ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <put_fat+0xec>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	091b      	lsrs	r3, r3, #4
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	e00e      	b.n	80035ec <put_fat+0x10a>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	b25b      	sxtb	r3, r3
 80035d4:	f023 030f 	bic.w	r3, r3, #15
 80035d8:	b25a      	sxtb	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	0a1b      	lsrs	r3, r3, #8
 80035de:	b25b      	sxtb	r3, r3
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	b25b      	sxtb	r3, r3
 80035e6:	4313      	orrs	r3, r2
 80035e8:	b25b      	sxtb	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	7013      	strb	r3, [r2, #0]
			break;
 80035f0:	e073      	b.n	80036da <put_fat+0x1f8>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	0a1b      	lsrs	r3, r3, #8
 80035fa:	4413      	add	r3, r2
 80035fc:	4619      	mov	r1, r3
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff fdd7 	bl	80031b2 <move_window>
 8003604:	4603      	mov	r3, r0
 8003606:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003608:	7ffb      	ldrb	r3, [r7, #31]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d162      	bne.n	80036d4 <put_fat+0x1f2>
			p = &fs->win[clst * 2 % SS(fs)];
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003616:	3330      	adds	r3, #48	; 0x30
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	4413      	add	r3, r2
 800361c:	3304      	adds	r3, #4
 800361e:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	3301      	adds	r3, #1
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	b292      	uxth	r2, r2
 8003630:	0a12      	lsrs	r2, r2, #8
 8003632:	b292      	uxth	r2, r2
 8003634:	b2d2      	uxtb	r2, r2
 8003636:	701a      	strb	r2, [r3, #0]
			break;
 8003638:	e04f      	b.n	80036da <put_fat+0x1f8>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	09db      	lsrs	r3, r3, #7
 8003642:	4413      	add	r3, r2
 8003644:	4619      	mov	r1, r3
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f7ff fdb3 	bl	80031b2 <move_window>
 800364c:	4603      	mov	r3, r0
 800364e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003650:	7ffb      	ldrb	r3, [r7, #31]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d140      	bne.n	80036d8 <put_fat+0x1f6>
			p = &fs->win[clst * 4 % SS(fs)];
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800365e:	3330      	adds	r3, #48	; 0x30
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	4413      	add	r3, r2
 8003664:	3304      	adds	r3, #4
 8003666:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	3303      	adds	r3, #3
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	061a      	lsls	r2, r3, #24
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	3302      	adds	r3, #2
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	041b      	lsls	r3, r3, #16
 8003678:	4313      	orrs	r3, r2
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	3201      	adds	r2, #1
 800367e:	7812      	ldrb	r2, [r2, #0]
 8003680:	0212      	lsls	r2, r2, #8
 8003682:	4313      	orrs	r3, r2
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	7812      	ldrb	r2, [r2, #0]
 8003688:	4313      	orrs	r3, r2
 800368a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	4313      	orrs	r3, r2
 8003692:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	b2da      	uxtb	r2, r3
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	701a      	strb	r2, [r3, #0]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	b292      	uxth	r2, r2
 80036a4:	0a12      	lsrs	r2, r2, #8
 80036a6:	b292      	uxth	r2, r2
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	3302      	adds	r3, #2
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	0c12      	lsrs	r2, r2, #16
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	701a      	strb	r2, [r3, #0]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	3303      	adds	r3, #3
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	0e12      	lsrs	r2, r2, #24
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	701a      	strb	r2, [r3, #0]
			break;
 80036c4:	e009      	b.n	80036da <put_fat+0x1f8>

		default :
			res = FR_INT_ERR;
 80036c6:	2302      	movs	r3, #2
 80036c8:	77fb      	strb	r3, [r7, #31]
 80036ca:	e006      	b.n	80036da <put_fat+0x1f8>
			if (res != FR_OK) break;
 80036cc:	bf00      	nop
 80036ce:	e004      	b.n	80036da <put_fat+0x1f8>
			if (res != FR_OK) break;
 80036d0:	bf00      	nop
 80036d2:	e002      	b.n	80036da <put_fat+0x1f8>
			if (res != FR_OK) break;
 80036d4:	bf00      	nop
 80036d6:	e000      	b.n	80036da <put_fat+0x1f8>
			if (res != FR_OK) break;
 80036d8:	bf00      	nop
		}
		fs->wflag = 1;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2201      	movs	r2, #1
 80036de:	711a      	strb	r2, [r3, #4]
	}

	return res;
 80036e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3720      	adds	r7, #32
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b084      	sub	sp, #16
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d904      	bls.n	8003704 <remove_chain+0x1a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699a      	ldr	r2, [r3, #24]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d802      	bhi.n	800370a <remove_chain+0x20>
		res = FR_INT_ERR;
 8003704:	2302      	movs	r3, #2
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e039      	b.n	800377e <remove_chain+0x94>

	} else {
		res = FR_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800370e:	e02d      	b.n	800376c <remove_chain+0x82>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003710:	6839      	ldr	r1, [r7, #0]
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff fe34 	bl	8003380 <get_fat>
 8003718:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d02b      	beq.n	8003778 <remove_chain+0x8e>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d102      	bne.n	800372c <remove_chain+0x42>
 8003726:	2302      	movs	r3, #2
 8003728:	73fb      	strb	r3, [r7, #15]
 800372a:	e028      	b.n	800377e <remove_chain+0x94>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003732:	d102      	bne.n	800373a <remove_chain+0x50>
 8003734:	2301      	movs	r3, #1
 8003736:	73fb      	strb	r3, [r7, #15]
 8003738:	e021      	b.n	800377e <remove_chain+0x94>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800373a:	2200      	movs	r2, #0
 800373c:	6839      	ldr	r1, [r7, #0]
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff fecf 	bl	80034e2 <put_fat>
 8003744:	4603      	mov	r3, r0
 8003746:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d116      	bne.n	800377c <remove_chain+0x92>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d007      	beq.n	8003768 <remove_chain+0x7e>
				fs->free_clust++;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	611a      	str	r2, [r3, #16]
				fs->fsi_flag = 1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699a      	ldr	r2, [r3, #24]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d8cc      	bhi.n	8003710 <remove_chain+0x26>
 8003776:	e002      	b.n	800377e <remove_chain+0x94>
			if (nxt == 0) break;				/* Empty cluster? */
 8003778:	bf00      	nop
 800377a:	e000      	b.n	800377e <remove_chain+0x94>
			if (res != FR_OK) break;
 800377c:	bf00      	nop
		}
	}

	return res;
 800377e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10d      	bne.n	80037b4 <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d004      	beq.n	80037ae <create_chain+0x26>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	699a      	ldr	r2, [r3, #24]
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d815      	bhi.n	80037da <create_chain+0x52>
 80037ae:	2301      	movs	r3, #1
 80037b0:	613b      	str	r3, [r7, #16]
 80037b2:	e012      	b.n	80037da <create_chain+0x52>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80037b4:	6839      	ldr	r1, [r7, #0]
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7ff fde2 	bl	8003380 <get_fat>
 80037bc:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* It is an invalid cluster */
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d801      	bhi.n	80037c8 <create_chain+0x40>
 80037c4:	2301      	movs	r3, #1
 80037c6:	e064      	b.n	8003892 <create_chain+0x10a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d901      	bls.n	80037d6 <create_chain+0x4e>
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	e05d      	b.n	8003892 <create_chain+0x10a>
		scl = clst;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	3301      	adds	r3, #1
 80037e2:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	699a      	ldr	r2, [r3, #24]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d807      	bhi.n	80037fe <create_chain+0x76>
			ncl = 2;
 80037ee:	2302      	movs	r3, #2
 80037f0:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d901      	bls.n	80037fe <create_chain+0x76>
 80037fa:	2300      	movs	r3, #0
 80037fc:	e049      	b.n	8003892 <create_chain+0x10a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80037fe:	6979      	ldr	r1, [r7, #20]
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff fdbd 	bl	8003380 <get_fat>
 8003806:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00e      	beq.n	800382c <create_chain+0xa4>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003814:	d002      	beq.n	800381c <create_chain+0x94>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d101      	bne.n	8003820 <create_chain+0x98>
			return cs;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	e038      	b.n	8003892 <create_chain+0x10a>
		if (ncl == scl) return 0;		/* No free cluster */
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	429a      	cmp	r2, r3
 8003826:	d1da      	bne.n	80037de <create_chain+0x56>
 8003828:	2300      	movs	r3, #0
 800382a:	e032      	b.n	8003892 <create_chain+0x10a>
		if (cs == 0) break;				/* Found a free cluster */
 800382c:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800382e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003832:	6979      	ldr	r1, [r7, #20]
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff fe54 	bl	80034e2 <put_fat>
 800383a:	4603      	mov	r3, r0
 800383c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800383e:	7bfb      	ldrb	r3, [r7, #15]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d109      	bne.n	8003858 <create_chain+0xd0>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d006      	beq.n	8003858 <create_chain+0xd0>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800384a:	697a      	ldr	r2, [r7, #20]
 800384c:	6839      	ldr	r1, [r7, #0]
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7ff fe47 	bl	80034e2 <put_fat>
 8003854:	4603      	mov	r3, r0
 8003856:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d110      	bne.n	8003880 <create_chain+0xf8>
		fs->last_clust = ncl;			/* Update FSINFO */
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386c:	d010      	beq.n	8003890 <create_chain+0x108>
			fs->free_clust--;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	1e5a      	subs	r2, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	611a      	str	r2, [r3, #16]
			fs->fsi_flag = 1;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	715a      	strb	r2, [r3, #5]
 800387e:	e007      	b.n	8003890 <create_chain+0x108>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003880:	7bfb      	ldrb	r3, [r7, #15]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d102      	bne.n	800388c <create_chain+0x104>
 8003886:	f04f 33ff 	mov.w	r3, #4294967295
 800388a:	e000      	b.n	800388e <create_chain+0x106>
 800388c:	2301      	movs	r3, #1
 800388e:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003890:	697b      	ldr	r3, [r7, #20]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Index of directory table */
)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
 80038a2:	460b      	mov	r3, r1
 80038a4:	807b      	strh	r3, [r7, #2]
	DWORD clst;
	WORD ic;


	dj->index = idx;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	887a      	ldrh	r2, [r7, #2]
 80038aa:	80da      	strh	r2, [r3, #6]
	clst = dj->sclust;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	60fb      	str	r3, [r7, #12]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d005      	beq.n	80038c4 <dir_sdi+0x2a>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699a      	ldr	r2, [r3, #24]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d801      	bhi.n	80038c8 <dir_sdi+0x2e>
		return FR_INT_ERR;
 80038c4:	2302      	movs	r3, #2
 80038c6:	e066      	b.n	8003996 <dir_sdi+0xfc>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d108      	bne.n	80038e0 <dir_sdi+0x46>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d103      	bne.n	80038e0 <dir_sdi+0x46>
		clst = dj->fs->dirbase;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038de:	60fb      	str	r3, [r7, #12]

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d114      	bne.n	8003910 <dir_sdi+0x76>
		dj->clust = clst;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	60da      	str	r2, [r3, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	891b      	ldrh	r3, [r3, #8]
 80038f2:	887a      	ldrh	r2, [r7, #2]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d301      	bcc.n	80038fc <dir_sdi+0x62>
			return FR_INT_ERR;
 80038f8:	2302      	movs	r3, #2
 80038fa:	e04c      	b.n	8003996 <dir_sdi+0xfc>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	887a      	ldrh	r2, [r7, #2]
 8003904:	0912      	lsrs	r2, r2, #4
 8003906:	b292      	uxth	r2, r2
 8003908:	441a      	add	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	611a      	str	r2, [r3, #16]
 800390e:	e036      	b.n	800397e <dir_sdi+0xe4>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	789b      	ldrb	r3, [r3, #2]
 8003916:	b29b      	uxth	r3, r3
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	817b      	strh	r3, [r7, #10]
		while (idx >= ic) {	/* Follow cluster chain */
 800391c:	e01b      	b.n	8003956 <dir_sdi+0xbc>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68f9      	ldr	r1, [r7, #12]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff fd2b 	bl	8003380 <get_fat>
 800392a:	60f8      	str	r0, [r7, #12]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003932:	d101      	bne.n	8003938 <dir_sdi+0x9e>
 8003934:	2301      	movs	r3, #1
 8003936:	e02e      	b.n	8003996 <dir_sdi+0xfc>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d905      	bls.n	800394a <dir_sdi+0xb0>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699a      	ldr	r2, [r3, #24]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	429a      	cmp	r2, r3
 8003948:	d801      	bhi.n	800394e <dir_sdi+0xb4>
				return FR_INT_ERR;
 800394a:	2302      	movs	r3, #2
 800394c:	e023      	b.n	8003996 <dir_sdi+0xfc>
			idx -= ic;
 800394e:	887a      	ldrh	r2, [r7, #2]
 8003950:	897b      	ldrh	r3, [r7, #10]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	807b      	strh	r3, [r7, #2]
		while (idx >= ic) {	/* Follow cluster chain */
 8003956:	887a      	ldrh	r2, [r7, #2]
 8003958:	897b      	ldrh	r3, [r7, #10]
 800395a:	429a      	cmp	r2, r3
 800395c:	d2df      	bcs.n	800391e <dir_sdi+0x84>
		}
		dj->clust = clst;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	60da      	str	r2, [r3, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68f9      	ldr	r1, [r7, #12]
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff fce9 	bl	8003342 <clust2sect>
 8003970:	4602      	mov	r2, r0
 8003972:	887b      	ldrh	r3, [r7, #2]
 8003974:	091b      	lsrs	r3, r3, #4
 8003976:	b29b      	uxth	r3, r3
 8003978:	441a      	add	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	611a      	str	r2, [r3, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8003986:	887b      	ldrh	r3, [r7, #2]
 8003988:	f003 030f 	and.w	r3, r3, #15
 800398c:	015b      	lsls	r3, r3, #5
 800398e:	441a      	add	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	615a      	str	r2, [r3, #20]

	return FR_OK;	/* Seek succeeded */
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR *dj,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800399e:	b590      	push	{r4, r7, lr}
 80039a0:	b085      	sub	sp, #20
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
 80039a6:	6039      	str	r1, [r7, #0]
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	88db      	ldrh	r3, [r3, #6]
 80039ac:	3301      	adds	r3, #1
 80039ae:	813b      	strh	r3, [r7, #8]
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 80039b0:	893b      	ldrh	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <dir_next+0x20>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <dir_next+0x24>
		return FR_NO_FILE;
 80039be:	2304      	movs	r3, #4
 80039c0:	e0bb      	b.n	8003b3a <dir_next+0x19c>

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 80039c2:	893b      	ldrh	r3, [r7, #8]
 80039c4:	f003 030f 	and.w	r3, r3, #15
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f040 80a6 	bne.w	8003b1c <dir_next+0x17e>
		dj->sect++;					/* Next sector */
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	611a      	str	r2, [r3, #16]

		if (dj->clust == 0) {	/* Static table */
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d108      	bne.n	80039f4 <dir_next+0x56>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	891b      	ldrh	r3, [r3, #8]
 80039e8:	893a      	ldrh	r2, [r7, #8]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	f0c0 8096 	bcc.w	8003b1c <dir_next+0x17e>
				return FR_NO_FILE;
 80039f0:	2304      	movs	r3, #4
 80039f2:	e0a2      	b.n	8003b3a <dir_next+0x19c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80039f4:	893b      	ldrh	r3, [r7, #8]
 80039f6:	091b      	lsrs	r3, r3, #4
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	461a      	mov	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	789b      	ldrb	r3, [r3, #2]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f040 8088 	bne.w	8003b1c <dir_next+0x17e>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	4619      	mov	r1, r3
 8003a16:	4610      	mov	r0, r2
 8003a18:	f7ff fcb2 	bl	8003380 <get_fat>
 8003a1c:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d801      	bhi.n	8003a28 <dir_next+0x8a>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e088      	b.n	8003b3a <dir_next+0x19c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2e:	d101      	bne.n	8003a34 <dir_next+0x96>
 8003a30:	2301      	movs	r3, #1
 8003a32:	e082      	b.n	8003b3a <dir_next+0x19c>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d861      	bhi.n	8003b04 <dir_next+0x166>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <dir_next+0xac>
 8003a46:	2304      	movs	r3, #4
 8003a48:	e077      	b.n	8003b3a <dir_next+0x19c>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	4619      	mov	r1, r3
 8003a54:	4610      	mov	r0, r2
 8003a56:	f7ff fe97 	bl	8003788 <create_chain>
 8003a5a:	60f8      	str	r0, [r7, #12]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <dir_next+0xc8>
 8003a62:	2307      	movs	r3, #7
 8003a64:	e069      	b.n	8003b3a <dir_next+0x19c>
					if (clst == 1) return FR_INT_ERR;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <dir_next+0xd2>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e064      	b.n	8003b3a <dir_next+0x19c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a76:	d101      	bne.n	8003a7c <dir_next+0xde>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e05e      	b.n	8003b3a <dir_next+0x19c>
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff fb50 	bl	8003126 <sync_window>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <dir_next+0xf2>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e054      	b.n	8003b3a <dir_next+0x19c>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3334      	adds	r3, #52	; 0x34
 8003a96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7ff fae6 	bl	800306e <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681c      	ldr	r4, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68f9      	ldr	r1, [r7, #12]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff fc48 	bl	8003342 <clust2sect>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	6323      	str	r3, [r4, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	72fb      	strb	r3, [r7, #11]
 8003aba:	e015      	b.n	8003ae8 <dir_next+0x14a>
						dj->fs->wflag = 1;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	711a      	strb	r2, [r3, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fb2c 	bl	8003126 <sync_window>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <dir_next+0x13a>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e030      	b.n	8003b3a <dir_next+0x19c>
						dj->fs->winsect++;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ade:	3201      	adds	r2, #1
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003ae2:	7afb      	ldrb	r3, [r7, #11]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	72fb      	strb	r3, [r7, #11]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	789b      	ldrb	r3, [r3, #2]
 8003aee:	7afa      	ldrb	r2, [r7, #11]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d3e3      	bcc.n	8003abc <dir_next+0x11e>
					}
					dj->fs->winsect -= c;						/* Rewind window address */
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003afe:	7afa      	ldrb	r2, [r7, #11]
 8003b00:	1a8a      	subs	r2, r1, r2
 8003b02:	631a      	str	r2, [r3, #48]	; 0x30
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	60da      	str	r2, [r3, #12]
				dj->sect = clust2sect(dj->fs, clst);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68f9      	ldr	r1, [r7, #12]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff fc16 	bl	8003342 <clust2sect>
 8003b16:	4602      	mov	r2, r0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dj->index = i;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	893a      	ldrh	r2, [r7, #8]
 8003b20:	80da      	strh	r2, [r3, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8003b2a:	893b      	ldrh	r3, [r7, #8]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	015b      	lsls	r3, r3, #5
 8003b32:	441a      	add	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd90      	pop	{r4, r7, pc}

08003b42 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dj,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b084      	sub	sp, #16
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
 8003b4a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dj, 0);
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7ff fea3 	bl	800389a <dir_sdi>
 8003b54:	4603      	mov	r3, r0
 8003b56:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d12d      	bne.n	8003bba <dir_alloc+0x78>
		n = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dj->fs, dj->sect);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	f7ff fb20 	bl	80031b2 <move_window>
 8003b72:	4603      	mov	r3, r0
 8003b74:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11d      	bne.n	8003bb8 <dir_alloc+0x76>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2be5      	cmp	r3, #229	; 0xe5
 8003b84:	d004      	beq.n	8003b90 <dir_alloc+0x4e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d107      	bne.n	8003ba0 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous entry is found */
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	3301      	adds	r3, #1
 8003b94:	60bb      	str	r3, [r7, #8]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d102      	bne.n	8003ba4 <dir_alloc+0x62>
 8003b9e:	e00c      	b.n	8003bba <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f7ff fef9 	bl	800399e <dir_next>
 8003bac:	4603      	mov	r3, r0
 8003bae:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0d5      	beq.n	8003b62 <dir_alloc+0x20>
 8003bb6:	e000      	b.n	8003bba <dir_alloc+0x78>
			if (res != FR_OK) break;
 8003bb8:	bf00      	nop
	}
	return res;
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <ld_clust>:
static
DWORD ld_clust (
	FATFS *fs,	/* Pointer to the fs object */
	BYTE *dir	/* Pointer to the directory entry */
)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	331b      	adds	r3, #27
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	021b      	lsls	r3, r3, #8
 8003bd6:	b21a      	sxth	r2, r3
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	331a      	adds	r3, #26
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	b21b      	sxth	r3, r3
 8003be0:	4313      	orrs	r3, r2
 8003be2:	b21b      	sxth	r3, r3
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d10f      	bne.n	8003c10 <ld_clust+0x4c>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	3315      	adds	r3, #21
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	021b      	lsls	r3, r3, #8
 8003bf8:	b21a      	sxth	r2, r3
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	3314      	adds	r3, #20
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	b21b      	sxth	r3, r3
 8003c02:	4313      	orrs	r3, r2
 8003c04:	b21b      	sxth	r3, r3
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	041b      	lsls	r3, r3, #16
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

	return cl;
 8003c10:	68fb      	ldr	r3, [r7, #12]
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <st_clust>:
static
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	331a      	adds	r3, #26
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	331b      	adds	r3, #27
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	b292      	uxth	r2, r2
 8003c3a:	0a12      	lsrs	r2, r2, #8
 8003c3c:	b292      	uxth	r2, r2
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3314      	adds	r3, #20
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	0c12      	lsrs	r2, r2, #16
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	701a      	strb	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3315      	adds	r3, #21
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	0c12      	lsrs	r2, r2, #16
 8003c56:	b292      	uxth	r2, r2
 8003c58:	0a12      	lsrs	r2, r2, #8
 8003c5a:	b292      	uxth	r2, r2
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	701a      	strb	r2, [r3, #0]
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8003c74:	2100      	movs	r1, #0
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7ff fe0f 	bl	800389a <dir_sdi>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8003c80:	7dfb      	ldrb	r3, [r7, #23]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <dir_find+0x1e>
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
 8003c88:	e037      	b.n	8003cfa <dir_find+0x8e>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	4619      	mov	r1, r3
 8003c94:	4610      	mov	r0, r2
 8003c96:	f7ff fa8c 	bl	80031b2 <move_window>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8003c9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d126      	bne.n	8003cf2 <dir_find+0x86>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <dir_find+0x50>
 8003cb6:	2304      	movs	r3, #4
 8003cb8:	75fb      	strb	r3, [r7, #23]
 8003cba:	e01d      	b.n	8003cf8 <dir_find+0x8c>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	330b      	adds	r3, #11
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	f003 0308 	and.w	r3, r3, #8
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d109      	bne.n	8003cde <dir_find+0x72>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	220b      	movs	r2, #11
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	6938      	ldr	r0, [r7, #16]
 8003cd4:	f7ff f9e5 	bl	80030a2 <mem_cmp>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <dir_find+0x8a>
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
 8003cde:	2100      	movs	r1, #0
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7ff fe5c 	bl	800399e <dir_next>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8003cea:	7dfb      	ldrb	r3, [r7, #23]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0cc      	beq.n	8003c8a <dir_find+0x1e>
 8003cf0:	e002      	b.n	8003cf8 <dir_find+0x8c>
		if (res != FR_OK) break;
 8003cf2:	bf00      	nop
 8003cf4:	e000      	b.n	8003cf8 <dir_find+0x8c>
			break;
 8003cf6:	bf00      	nop

	return res;
 8003cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
				res = dir_next(dj, 0);	/* Next entry */
			} while (res == FR_OK && --ne);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff ff18 	bl	8003b42 <dir_alloc>
 8003d12:	4603      	mov	r3, r0
 8003d14:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8003d16:	7bfb      	ldrb	r3, [r7, #15]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d11f      	bne.n	8003d5c <dir_register+0x5a>
		res = move_window(dj->fs, dj->sect);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	4619      	mov	r1, r3
 8003d26:	4610      	mov	r0, r2
 8003d28:	f7ff fa43 	bl	80031b2 <move_window>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d112      	bne.n	8003d5c <dir_register+0x5a>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff f995 	bl	800306e <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6958      	ldr	r0, [r3, #20]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	220b      	movs	r2, #11
 8003d4e:	4619      	mov	r1, r3
 8003d50:	f7ff f96f 	bl	8003032 <mem_cpy>
#if _USE_LFN
			dj->dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dj->fs->wflag = 1;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
	...

08003d68 <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	e002      	b.n	8003d80 <create_name+0x18>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b2f      	cmp	r3, #47	; 0x2f
 8003d86:	d0f8      	beq.n	8003d7a <create_name+0x12>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b5c      	cmp	r3, #92	; 0x5c
 8003d8e:	d0f4      	beq.n	8003d7a <create_name+0x12>
	sfn = dj->fn;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8003d96:	220b      	movs	r2, #11
 8003d98:	2120      	movs	r1, #32
 8003d9a:	68b8      	ldr	r0, [r7, #8]
 8003d9c:	f7ff f967 	bl	800306e <mem_set>
	si = i = b = 0; ni = 8;
 8003da0:	2300      	movs	r3, #0
 8003da2:	77fb      	strb	r3, [r7, #31]
 8003da4:	2300      	movs	r3, #0
 8003da6:	613b      	str	r3, [r7, #16]
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	2308      	movs	r3, #8
 8003dae:	61bb      	str	r3, [r7, #24]
		sfn[NS] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	617a      	str	r2, [r7, #20]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	4413      	add	r3, r2
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8003dbe:	7fbb      	ldrb	r3, [r7, #30]
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d953      	bls.n	8003e6c <create_name+0x104>
 8003dc4:	7fbb      	ldrb	r3, [r7, #30]
 8003dc6:	2b2f      	cmp	r3, #47	; 0x2f
 8003dc8:	d050      	beq.n	8003e6c <create_name+0x104>
 8003dca:	7fbb      	ldrb	r3, [r7, #30]
 8003dcc:	2b5c      	cmp	r3, #92	; 0x5c
 8003dce:	d04d      	beq.n	8003e6c <create_name+0x104>
		if (c == '.' || i >= ni) {
 8003dd0:	7fbb      	ldrb	r3, [r7, #30]
 8003dd2:	2b2e      	cmp	r3, #46	; 0x2e
 8003dd4:	d003      	beq.n	8003dde <create_name+0x76>
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d30f      	bcc.n	8003dfe <create_name+0x96>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d102      	bne.n	8003dea <create_name+0x82>
 8003de4:	7fbb      	ldrb	r3, [r7, #30]
 8003de6:	2b2e      	cmp	r3, #46	; 0x2e
 8003de8:	d001      	beq.n	8003dee <create_name+0x86>
 8003dea:	2306      	movs	r3, #6
 8003dec:	e073      	b.n	8003ed6 <create_name+0x16e>
			i = 8; ni = 11;
 8003dee:	2308      	movs	r3, #8
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	230b      	movs	r3, #11
 8003df4:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8003df6:	7ffb      	ldrb	r3, [r7, #31]
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	77fb      	strb	r3, [r7, #31]
 8003dfc:	e035      	b.n	8003e6a <create_name+0x102>
		}
		if (c >= 0x80) {				/* Extended char? */
 8003dfe:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	da08      	bge.n	8003e18 <create_name+0xb0>
			b |= 3;						/* Eliminate NT flag */
 8003e06:	7ffb      	ldrb	r3, [r7, #31]
 8003e08:	f043 0303 	orr.w	r3, r3, #3
 8003e0c:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended chars (SBCS cfg) */
 8003e0e:	7fbb      	ldrb	r3, [r7, #30]
 8003e10:	3b80      	subs	r3, #128	; 0x80
 8003e12:	4a33      	ldr	r2, [pc, #204]	; (8003ee0 <create_name+0x178>)
 8003e14:	5cd3      	ldrb	r3, [r2, r3]
 8003e16:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8003e18:	7fbb      	ldrb	r3, [r7, #30]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4831      	ldr	r0, [pc, #196]	; (8003ee4 <create_name+0x17c>)
 8003e1e:	f7ff f967 	bl	80030f0 <chk_chr>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <create_name+0xc4>
				return FR_INVALID_NAME;
 8003e28:	2306      	movs	r3, #6
 8003e2a:	e054      	b.n	8003ed6 <create_name+0x16e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8003e2c:	7fbb      	ldrb	r3, [r7, #30]
 8003e2e:	2b40      	cmp	r3, #64	; 0x40
 8003e30:	d907      	bls.n	8003e42 <create_name+0xda>
 8003e32:	7fbb      	ldrb	r3, [r7, #30]
 8003e34:	2b5a      	cmp	r3, #90	; 0x5a
 8003e36:	d804      	bhi.n	8003e42 <create_name+0xda>
				b |= 2;
 8003e38:	7ffb      	ldrb	r3, [r7, #31]
 8003e3a:	f043 0302 	orr.w	r3, r3, #2
 8003e3e:	77fb      	strb	r3, [r7, #31]
 8003e40:	e00c      	b.n	8003e5c <create_name+0xf4>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8003e42:	7fbb      	ldrb	r3, [r7, #30]
 8003e44:	2b60      	cmp	r3, #96	; 0x60
 8003e46:	d909      	bls.n	8003e5c <create_name+0xf4>
 8003e48:	7fbb      	ldrb	r3, [r7, #30]
 8003e4a:	2b7a      	cmp	r3, #122	; 0x7a
 8003e4c:	d806      	bhi.n	8003e5c <create_name+0xf4>
					b |= 1; c -= 0x20;
 8003e4e:	7ffb      	ldrb	r3, [r7, #31]
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	77fb      	strb	r3, [r7, #31]
 8003e56:	7fbb      	ldrb	r3, [r7, #30]
 8003e58:	3b20      	subs	r3, #32
 8003e5a:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	613a      	str	r2, [r7, #16]
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	4413      	add	r3, r2
 8003e66:	7fba      	ldrb	r2, [r7, #30]
 8003e68:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8003e6a:	e7a1      	b.n	8003db0 <create_name+0x48>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	441a      	add	r2, r3
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003e76:	7fbb      	ldrb	r3, [r7, #30]
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d801      	bhi.n	8003e80 <create_name+0x118>
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	e000      	b.n	8003e82 <create_name+0x11a>
 8003e80:	2300      	movs	r3, #0
 8003e82:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <create_name+0x126>
 8003e8a:	2306      	movs	r3, #6
 8003e8c:	e023      	b.n	8003ed6 <create_name+0x16e>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	2be5      	cmp	r3, #229	; 0xe5
 8003e94:	d102      	bne.n	8003e9c <create_name+0x134>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2205      	movs	r2, #5
 8003e9a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d102      	bne.n	8003ea8 <create_name+0x140>
 8003ea2:	7ffb      	ldrb	r3, [r7, #31]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8003ea8:	7ffb      	ldrb	r3, [r7, #31]
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d103      	bne.n	8003eba <create_name+0x152>
 8003eb2:	7fbb      	ldrb	r3, [r7, #30]
 8003eb4:	f043 0310 	orr.w	r3, r3, #16
 8003eb8:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8003eba:	7ffb      	ldrb	r3, [r7, #31]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d103      	bne.n	8003ecc <create_name+0x164>
 8003ec4:	7fbb      	ldrb	r3, [r7, #30]
 8003ec6:	f043 0308 	orr.w	r3, r3, #8
 8003eca:	77bb      	strb	r3, [r7, #30]

	sfn[NS] = c;		/* Store NT flag, File name is created */
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	330b      	adds	r3, #11
 8003ed0:	7fba      	ldrb	r2, [r7, #30]
 8003ed2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8003ed4:	2300      	movs	r3, #0
#endif
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3720      	adds	r7, #32
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	0800a75c 	.word	0x0800a75c
 8003ee4:	0800a4dc 	.word	0x0800a4dc

08003ee8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
	}
#else
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	2b2f      	cmp	r3, #47	; 0x2f
 8003ef8:	d003      	beq.n	8003f02 <follow_path+0x1a>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b5c      	cmp	r3, #92	; 0x5c
 8003f00:	d102      	bne.n	8003f08 <follow_path+0x20>
		path++;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	3301      	adds	r3, #1
 8003f06:	603b      	str	r3, [r7, #0]
	dj->sclust = 0;						/* Start from the root dir */
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b1f      	cmp	r3, #31
 8003f14:	d809      	bhi.n	8003f2a <follow_path+0x42>
		res = dir_sdi(dj, 0);
 8003f16:	2100      	movs	r1, #0
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff fcbe 	bl	800389a <dir_sdi>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	73fb      	strb	r3, [r7, #15]
		dj->dir = 0;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	615a      	str	r2, [r3, #20]
 8003f28:	e043      	b.n	8003fb2 <follow_path+0xca>
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
 8003f2a:	463b      	mov	r3, r7
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ff1a 	bl	8003d68 <create_name>
 8003f34:	4603      	mov	r3, r0
 8003f36:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d132      	bne.n	8003fa4 <follow_path+0xbc>
			res = dir_find(dj);				/* Find it */
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff fe94 	bl	8003c6c <dir_find>
 8003f44:	4603      	mov	r3, r0
 8003f46:	73fb      	strb	r3, [r7, #15]
			ns = *(dj->fn+NS);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	7adb      	ldrb	r3, [r3, #11]
 8003f4e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00a      	beq.n	8003f6c <follow_path+0x84>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8003f56:	7bfb      	ldrb	r3, [r7, #15]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d125      	bne.n	8003fa8 <follow_path+0xc0>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8003f5c:	7bbb      	ldrb	r3, [r7, #14]
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d122      	bne.n	8003fac <follow_path+0xc4>
 8003f66:	2305      	movs	r3, #5
 8003f68:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8003f6a:	e01f      	b.n	8003fac <follow_path+0xc4>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8003f6c:	7bbb      	ldrb	r3, [r7, #14]
 8003f6e:	f003 0304 	and.w	r3, r3, #4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d11c      	bne.n	8003fb0 <follow_path+0xc8>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	330b      	adds	r3, #11
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d102      	bne.n	8003f90 <follow_path+0xa8>
				res = FR_NO_PATH; break;
 8003f8a:	2305      	movs	r3, #5
 8003f8c:	73fb      	strb	r3, [r7, #15]
 8003f8e:	e010      	b.n	8003fb2 <follow_path+0xca>
			}
			dj->sclust = ld_clust(dj->fs, dir);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff fe14 	bl	8003bc4 <ld_clust>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	609a      	str	r2, [r3, #8]
			res = create_name(dj, &path);	/* Get a segment */
 8003fa2:	e7c2      	b.n	8003f2a <follow_path+0x42>
			if (res != FR_OK) break;
 8003fa4:	bf00      	nop
 8003fa6:	e004      	b.n	8003fb2 <follow_path+0xca>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8003fa8:	bf00      	nop
 8003faa:	e002      	b.n	8003fb2 <follow_path+0xca>
				break;
 8003fac:	bf00      	nop
 8003fae:	e000      	b.n	8003fb2 <follow_path+0xca>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8003fb0:	bf00      	nop
		}
	}

	return res;
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	7858      	ldrb	r0, [r3, #1]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	f7fe ff4a 	bl	8002e6c <disk_read>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <check_fs+0x26>
		return 3;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e04a      	b.n	8004078 <check_fs+0xbc>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f203 2332 	addw	r3, r3, #562	; 0x232
 8003fe8:	3301      	adds	r3, #1
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	021b      	lsls	r3, r3, #8
 8003fee:	b21a      	sxth	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3232 	ldrb.w	r3, [r3, #562]	; 0x232
 8003ff6:	b21b      	sxth	r3, r3
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	b21b      	sxth	r3, r3
 8003ffc:	4a20      	ldr	r2, [pc, #128]	; (8004080 <check_fs+0xc4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d001      	beq.n	8004006 <check_fs+0x4a>
		return 2;
 8004002:	2302      	movs	r3, #2
 8004004:	e038      	b.n	8004078 <check_fs+0xbc>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	336a      	adds	r3, #106	; 0x6a
 800400a:	3303      	adds	r3, #3
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	061a      	lsls	r2, r3, #24
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	336a      	adds	r3, #106	; 0x6a
 8004014:	3302      	adds	r3, #2
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	041b      	lsls	r3, r3, #16
 800401a:	4313      	orrs	r3, r2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	326a      	adds	r2, #106	; 0x6a
 8004020:	3201      	adds	r2, #1
 8004022:	7812      	ldrb	r2, [r2, #0]
 8004024:	0212      	lsls	r2, r2, #8
 8004026:	4313      	orrs	r3, r2
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	f892 206a 	ldrb.w	r2, [r2, #106]	; 0x6a
 800402e:	4313      	orrs	r3, r2
 8004030:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004034:	4a13      	ldr	r2, [pc, #76]	; (8004084 <check_fs+0xc8>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d101      	bne.n	800403e <check_fs+0x82>
		return 0;
 800403a:	2300      	movs	r3, #0
 800403c:	e01c      	b.n	8004078 <check_fs+0xbc>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3386      	adds	r3, #134	; 0x86
 8004042:	3303      	adds	r3, #3
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	061a      	lsls	r2, r3, #24
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3386      	adds	r3, #134	; 0x86
 800404c:	3302      	adds	r3, #2
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	041b      	lsls	r3, r3, #16
 8004052:	4313      	orrs	r3, r2
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	3286      	adds	r2, #134	; 0x86
 8004058:	3201      	adds	r2, #1
 800405a:	7812      	ldrb	r2, [r2, #0]
 800405c:	0212      	lsls	r2, r2, #8
 800405e:	4313      	orrs	r3, r2
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
 8004066:	4313      	orrs	r3, r2
 8004068:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800406c:	4a05      	ldr	r2, [pc, #20]	; (8004084 <check_fs+0xc8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d101      	bne.n	8004076 <check_fs+0xba>
		return 0;
 8004072:	2300      	movs	r3, #0
 8004074:	e000      	b.n	8004078 <check_fs+0xbc>

	return 1;
 8004076:	2301      	movs	r3, #1
}
 8004078:	4618      	mov	r0, r3
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	ffffaa55 	.word	0xffffaa55
 8004084:	00544146 	.word	0x00544146

08004088 <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b092      	sub	sp, #72	; 0x48
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	4613      	mov	r3, r2
 8004094:	71fb      	strb	r3, [r7, #7]
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	62fb      	str	r3, [r7, #44]	; 0x2c
	FATFS *fs;


	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
 800409c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	3b30      	subs	r3, #48	; 0x30
 80040a2:	643b      	str	r3, [r7, #64]	; 0x40
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 80040a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040a6:	2b09      	cmp	r3, #9
 80040a8:	d80b      	bhi.n	80040c2 <chk_mounted+0x3a>
 80040aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ac:	3301      	adds	r3, #1
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	2b3a      	cmp	r3, #58	; 0x3a
 80040b2:	d106      	bne.n	80040c2 <chk_mounted+0x3a>
		p += 2; *path = p;				/* Return pointer to the path name */
 80040b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b6:	3302      	adds	r3, #2
 80040b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	e001      	b.n	80040c6 <chk_mounted+0x3e>
	} else {							/* No drive number, use default drive */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
#else
		vol = 0;						/* Use drive 0 */
 80040c2:	2300      	movs	r3, #0
 80040c4:	643b      	str	r3, [r7, #64]	; 0x40
#endif
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 80040cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <chk_mounted+0x4e>
		return FR_INVALID_DRIVE;
 80040d2:	230b      	movs	r3, #11
 80040d4:	e273      	b.n	80045be <chk_mounted+0x536>
	fs = FatFs[vol];					/* Get corresponding file system object */
 80040d6:	4aaf      	ldr	r2, [pc, #700]	; (8004394 <chk_mounted+0x30c>)
 80040d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040de:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80040e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <chk_mounted+0x62>
 80040e6:	230c      	movs	r3, #12
 80040e8:	e269      	b.n	80045be <chk_mounted+0x536>

	ENTER_FF(fs);						/* Lock volume */

	*rfs = fs;							/* Return pointer to the corresponding file system object */
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ee:	601a      	str	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80040f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01a      	beq.n	800412e <chk_mounted+0xa6>
		stat = disk_status(fs->drv);
 80040f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fa:	785b      	ldrb	r3, [r3, #1]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fe fe7c 	bl	8002dfa <disk_status>
 8004102:	4603      	mov	r3, r0
 8004104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8004108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10c      	bne.n	800412e <chk_mounted+0xa6>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d007      	beq.n	800412a <chk_mounted+0xa2>
 800411a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800411e:	f003 0304 	and.w	r3, r3, #4
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <chk_mounted+0xa2>
				return FR_WRITE_PROTECTED;
 8004126:	230a      	movs	r3, #10
 8004128:	e249      	b.n	80045be <chk_mounted+0x536>
			return FR_OK;				/* The file system object is valid */
 800412a:	2300      	movs	r3, #0
 800412c:	e247      	b.n	80045be <chk_mounted+0x536>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800412e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004134:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004136:	b2da      	uxtb	r2, r3
 8004138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800413c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413e:	785b      	ldrb	r3, [r3, #1]
 8004140:	4618      	mov	r0, r3
 8004142:	f7fe fe21 	bl	8002d88 <disk_initialize>
 8004146:	4603      	mov	r3, r0
 8004148:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800414c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <chk_mounted+0xd4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004158:	2303      	movs	r3, #3
 800415a:	e230      	b.n	80045be <chk_mounted+0x536>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d007      	beq.n	8004172 <chk_mounted+0xea>
 8004162:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <chk_mounted+0xea>
		return FR_WRITE_PROTECTED;
 800416e:	230a      	movs	r3, #10
 8004170:	e225      	b.n	80045be <chk_mounted+0x536>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8004172:	2300      	movs	r3, #0
 8004174:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004176:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800417a:	f7ff ff1f 	bl	8003fbc <check_fs>
 800417e:	4603      	mov	r3, r0
 8004180:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8004184:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004188:	2b01      	cmp	r3, #1
 800418a:	d134      	bne.n	80041f6 <chk_mounted+0x16e>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
 800418c:	2300      	movs	r3, #0
 800418e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		if (pi) pi--;
 8004192:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004196:	2b00      	cmp	r3, #0
 8004198:	d004      	beq.n	80041a4 <chk_mounted+0x11c>
 800419a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800419e:	3b01      	subs	r3, #1
 80041a0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
 80041a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80041ae:	3330      	adds	r3, #48	; 0x30
 80041b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041b2:	4413      	add	r3, r2
 80041b4:	3304      	adds	r3, #4
 80041b6:	623b      	str	r3, [r7, #32]
		if (tbl[4]) {						/* Is the partition existing? */
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	3304      	adds	r3, #4
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d019      	beq.n	80041f6 <chk_mounted+0x16e>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	330b      	adds	r3, #11
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	061a      	lsls	r2, r3, #24
 80041ca:	6a3b      	ldr	r3, [r7, #32]
 80041cc:	330a      	adds	r3, #10
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	041b      	lsls	r3, r3, #16
 80041d2:	4313      	orrs	r3, r2
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	3209      	adds	r2, #9
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	0212      	lsls	r2, r2, #8
 80041dc:	4313      	orrs	r3, r2
 80041de:	6a3a      	ldr	r2, [r7, #32]
 80041e0:	3208      	adds	r2, #8
 80041e2:	7812      	ldrb	r2, [r2, #0]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	63fb      	str	r3, [r7, #60]	; 0x3c
			fmt = check_fs(fs, bsect);		/* Check the partition */
 80041e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041ec:	f7ff fee6 	bl	8003fbc <check_fs>
 80041f0:	4603      	mov	r3, r0
 80041f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 80041f6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d101      	bne.n	8004202 <chk_mounted+0x17a>
 80041fe:	2301      	movs	r3, #1
 8004200:	e1dd      	b.n	80045be <chk_mounted+0x536>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004202:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <chk_mounted+0x186>
 800420a:	230d      	movs	r3, #13
 800420c:	e1d7      	b.n	80045be <chk_mounted+0x536>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800420e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004214:	021b      	lsls	r3, r3, #8
 8004216:	b21a      	sxth	r2, r3
 8004218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800421e:	b21b      	sxth	r3, r3
 8004220:	4313      	orrs	r3, r2
 8004222:	b21b      	sxth	r3, r3
 8004224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004228:	d001      	beq.n	800422e <chk_mounted+0x1a6>
		return FR_NO_FILESYSTEM;
 800422a:	230d      	movs	r3, #13
 800422c:	e1c7      	b.n	80045be <chk_mounted+0x536>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 800422e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004230:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b21a      	sxth	r2, r3
 8004238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800423e:	b21b      	sxth	r3, r3
 8004240:	4313      	orrs	r3, r2
 8004242:	b21b      	sxth	r3, r3
 8004244:	b29b      	uxth	r3, r3
 8004246:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8004248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800424a:	2b00      	cmp	r3, #0
 800424c:	d112      	bne.n	8004274 <chk_mounted+0x1ec>
 800424e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004250:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8004254:	061a      	lsls	r2, r3, #24
 8004256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004258:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800425c:	041b      	lsls	r3, r3, #16
 800425e:	4313      	orrs	r3, r2
 8004260:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004262:	f892 2059 	ldrb.w	r2, [r2, #89]	; 0x59
 8004266:	0212      	lsls	r2, r2, #8
 8004268:	4313      	orrs	r3, r2
 800426a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800426c:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 8004270:	4313      	orrs	r3, r2
 8004272:	63bb      	str	r3, [r7, #56]	; 0x38
	fs->fsize = fasize;
 8004274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004276:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004278:	61da      	str	r2, [r3, #28]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 800427a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004280:	77fb      	strb	r3, [r7, #31]
 8004282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004284:	7ffa      	ldrb	r2, [r7, #31]
 8004286:	70da      	strb	r2, [r3, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 8004288:	7ffb      	ldrb	r3, [r7, #31]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d004      	beq.n	8004298 <chk_mounted+0x210>
 800428e:	7ffb      	ldrb	r3, [r7, #31]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d001      	beq.n	8004298 <chk_mounted+0x210>
 8004294:	230d      	movs	r3, #13
 8004296:	e192      	b.n	80045be <chk_mounted+0x536>
	fasize *= b;										/* Number of sectors for FAT area */
 8004298:	7ffa      	ldrb	r2, [r7, #31]
 800429a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800429c:	fb02 f303 	mul.w	r3, r2, r3
 80042a0:	63bb      	str	r3, [r7, #56]	; 0x38

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 80042a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042a8:	77fb      	strb	r3, [r7, #31]
 80042aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ac:	7ffa      	ldrb	r2, [r7, #31]
 80042ae:	709a      	strb	r2, [r3, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80042b0:	7ffb      	ldrb	r3, [r7, #31]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d005      	beq.n	80042c2 <chk_mounted+0x23a>
 80042b6:	7ffa      	ldrb	r2, [r7, #31]
 80042b8:	7ffb      	ldrb	r3, [r7, #31]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	4013      	ands	r3, r2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <chk_mounted+0x23e>
 80042c2:	230d      	movs	r3, #13
 80042c4:	e17b      	b.n	80045be <chk_mounted+0x536>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 80042c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80042cc:	021b      	lsls	r3, r3, #8
 80042ce:	b21a      	sxth	r2, r3
 80042d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042d6:	b21b      	sxth	r3, r3
 80042d8:	4313      	orrs	r3, r2
 80042da:	b21b      	sxth	r3, r3
 80042dc:	b29a      	uxth	r2, r3
 80042de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e0:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 80042e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e4:	891b      	ldrh	r3, [r3, #8]
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <chk_mounted+0x26c>
 80042f0:	230d      	movs	r3, #13
 80042f2:	e164      	b.n	80045be <chk_mounted+0x536>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 80042f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	b21a      	sxth	r2, r3
 80042fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004300:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004304:	b21b      	sxth	r3, r3
 8004306:	4313      	orrs	r3, r2
 8004308:	b21b      	sxth	r3, r3
 800430a:	b29b      	uxth	r3, r3
 800430c:	637b      	str	r3, [r7, #52]	; 0x34
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 800430e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004310:	2b00      	cmp	r3, #0
 8004312:	d112      	bne.n	800433a <chk_mounted+0x2b2>
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800431a:	061a      	lsls	r2, r3, #24
 800431c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800431e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004322:	041b      	lsls	r3, r3, #16
 8004324:	4313      	orrs	r3, r2
 8004326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004328:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800432c:	0212      	lsls	r2, r2, #8
 800432e:	4313      	orrs	r3, r2
 8004330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004332:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004336:	4313      	orrs	r3, r2
 8004338:	637b      	str	r3, [r7, #52]	; 0x34

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 800433a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	b21a      	sxth	r2, r3
 8004344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004346:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800434a:	b21b      	sxth	r3, r3
 800434c:	4313      	orrs	r3, r2
 800434e:	b21b      	sxth	r3, r3
 8004350:	83bb      	strh	r3, [r7, #28]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 8004352:	8bbb      	ldrh	r3, [r7, #28]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <chk_mounted+0x2d4>
 8004358:	230d      	movs	r3, #13
 800435a:	e130      	b.n	80045be <chk_mounted+0x536>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 800435c:	8bba      	ldrh	r2, [r7, #28]
 800435e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004360:	4413      	add	r3, r2
 8004362:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004364:	8912      	ldrh	r2, [r2, #8]
 8004366:	0912      	lsrs	r2, r2, #4
 8004368:	b292      	uxth	r2, r2
 800436a:	4413      	add	r3, r2
 800436c:	61bb      	str	r3, [r7, #24]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800436e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	429a      	cmp	r2, r3
 8004374:	d201      	bcs.n	800437a <chk_mounted+0x2f2>
 8004376:	230d      	movs	r3, #13
 8004378:	e121      	b.n	80045be <chk_mounted+0x536>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800437a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004382:	7892      	ldrb	r2, [r2, #2]
 8004384:	fbb3 f3f2 	udiv	r3, r3, r2
 8004388:	617b      	str	r3, [r7, #20]
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d103      	bne.n	8004398 <chk_mounted+0x310>
 8004390:	230d      	movs	r3, #13
 8004392:	e114      	b.n	80045be <chk_mounted+0x536>
 8004394:	2000029c 	.word	0x2000029c
	fmt = FS_FAT12;
 8004398:	2301      	movs	r3, #1
 800439a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d902      	bls.n	80043ae <chk_mounted+0x326>
 80043a8:	2302      	movs	r3, #2
 80043aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d902      	bls.n	80043be <chk_mounted+0x336>
 80043b8:	2303      	movs	r3, #3
 80043ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	1c9a      	adds	r2, r3, #2
 80043c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c4:	619a      	str	r2, [r3, #24]
	fs->volbase = bsect;								/* Volume start sector */
 80043c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043ca:	621a      	str	r2, [r3, #32]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80043cc:	8bba      	ldrh	r2, [r7, #28]
 80043ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d0:	441a      	add	r2, r3
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	625a      	str	r2, [r3, #36]	; 0x24
	fs->database = bsect + sysect;						/* Data start sector */
 80043d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	441a      	add	r2, r3
 80043dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043de:	62da      	str	r2, [r3, #44]	; 0x2c
	if (fmt == FS_FAT32) {
 80043e0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80043e4:	2b03      	cmp	r3, #3
 80043e6:	d11e      	bne.n	8004426 <chk_mounted+0x39e>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80043e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ea:	891b      	ldrh	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <chk_mounted+0x36c>
 80043f0:	230d      	movs	r3, #13
 80043f2:	e0e4      	b.n	80045be <chk_mounted+0x536>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 80043f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f6:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 80043fa:	061a      	lsls	r2, r3, #24
 80043fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fe:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8004402:	041b      	lsls	r3, r3, #16
 8004404:	4313      	orrs	r3, r2
 8004406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004408:	f892 2061 	ldrb.w	r2, [r2, #97]	; 0x61
 800440c:	0212      	lsls	r2, r2, #8
 800440e:	4313      	orrs	r3, r2
 8004410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004412:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8004416:	431a      	orrs	r2, r3
 8004418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441a:	629a      	str	r2, [r3, #40]	; 0x28
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 800441c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	633b      	str	r3, [r7, #48]	; 0x30
 8004424:	e01f      	b.n	8004466 <chk_mounted+0x3de>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004428:	891b      	ldrh	r3, [r3, #8]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <chk_mounted+0x3aa>
 800442e:	230d      	movs	r3, #13
 8004430:	e0c5      	b.n	80045be <chk_mounted+0x536>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8004432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004434:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004438:	441a      	add	r2, r3
 800443a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800443c:	629a      	str	r2, [r3, #40]	; 0x28
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800443e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004442:	2b02      	cmp	r3, #2
 8004444:	d103      	bne.n	800444e <chk_mounted+0x3c6>
 8004446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	e00a      	b.n	8004464 <chk_mounted+0x3dc>
 800444e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	4613      	mov	r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	4413      	add	r3, r2
 8004458:	085a      	lsrs	r2, r3, #1
 800445a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
 8004464:	633b      	str	r3, [r7, #48]	; 0x30
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 8004466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004468:	69da      	ldr	r2, [r3, #28]
 800446a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004470:	0a5b      	lsrs	r3, r3, #9
 8004472:	429a      	cmp	r2, r3
 8004474:	d201      	bcs.n	800447a <chk_mounted+0x3f2>
		return FR_NO_FILESYSTEM;
 8004476:	230d      	movs	r3, #13
 8004478:	e0a1      	b.n	80045be <chk_mounted+0x536>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
 800447a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800447c:	f04f 32ff 	mov.w	r2, #4294967295
 8004480:	611a      	str	r2, [r3, #16]
	fs->last_clust = 0;
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004484:	2200      	movs	r2, #0
 8004486:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
 8004488:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800448c:	2b03      	cmp	r3, #3
 800448e:	f040 8081 	bne.w	8004594 <chk_mounted+0x50c>
	 	fs->fsi_flag = 0;
 8004492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004494:	2200      	movs	r2, #0
 8004496:	715a      	strb	r2, [r3, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 8004498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800449a:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	b21a      	sxth	r2, r3
 80044a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a4:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80044a8:	b21b      	sxth	r3, r3
 80044aa:	4313      	orrs	r3, r2
 80044ac:	b21b      	sxth	r3, r3
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	461a      	mov	r2, r3
 80044b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044b4:	441a      	add	r2, r3
 80044b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b8:	615a      	str	r2, [r3, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 80044ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044bc:	7858      	ldrb	r0, [r3, #1]
 80044be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80044c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c6:	695a      	ldr	r2, [r3, #20]
 80044c8:	2301      	movs	r3, #1
 80044ca:	f7fe fccf 	bl	8002e6c <disk_read>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d15f      	bne.n	8004594 <chk_mounted+0x50c>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 80044d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d6:	f893 3233 	ldrb.w	r3, [r3, #563]	; 0x233
 80044da:	021b      	lsls	r3, r3, #8
 80044dc:	b21a      	sxth	r2, r3
 80044de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e0:	f893 3232 	ldrb.w	r3, [r3, #562]	; 0x232
 80044e4:	b21b      	sxth	r3, r3
 80044e6:	4313      	orrs	r3, r2
 80044e8:	b21b      	sxth	r3, r3
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 80044ea:	4a37      	ldr	r2, [pc, #220]	; (80045c8 <chk_mounted+0x540>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d151      	bne.n	8004594 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 80044f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80044f6:	061a      	lsls	r2, r3, #24
 80044f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fa:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80044fe:	041b      	lsls	r3, r3, #16
 8004500:	4313      	orrs	r3, r2
 8004502:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004504:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8004508:	0212      	lsls	r2, r2, #8
 800450a:	4313      	orrs	r3, r2
 800450c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800450e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004512:	4313      	orrs	r3, r2
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8004514:	4a2d      	ldr	r2, [pc, #180]	; (80045cc <chk_mounted+0x544>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d13c      	bne.n	8004594 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
 800451a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451c:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8004520:	061a      	lsls	r2, r3, #24
 8004522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004524:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8004528:	041b      	lsls	r3, r3, #16
 800452a:	4313      	orrs	r3, r2
 800452c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800452e:	f892 2219 	ldrb.w	r2, [r2, #537]	; 0x219
 8004532:	0212      	lsls	r2, r2, #8
 8004534:	4313      	orrs	r3, r2
 8004536:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004538:	f892 2218 	ldrb.w	r2, [r2, #536]	; 0x218
 800453c:	4313      	orrs	r3, r2
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 800453e:	4a24      	ldr	r2, [pc, #144]	; (80045d0 <chk_mounted+0x548>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d127      	bne.n	8004594 <chk_mounted+0x50c>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8004544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004546:	f893 3223 	ldrb.w	r3, [r3, #547]	; 0x223
 800454a:	061a      	lsls	r2, r3, #24
 800454c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454e:	f893 3222 	ldrb.w	r3, [r3, #546]	; 0x222
 8004552:	041b      	lsls	r3, r3, #16
 8004554:	4313      	orrs	r3, r2
 8004556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004558:	f892 2221 	ldrb.w	r2, [r2, #545]	; 0x221
 800455c:	0212      	lsls	r2, r2, #8
 800455e:	4313      	orrs	r3, r2
 8004560:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004562:	f892 2220 	ldrb.w	r2, [r2, #544]	; 0x220
 8004566:	431a      	orrs	r2, r3
 8004568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456a:	60da      	str	r2, [r3, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 800456c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456e:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 8004572:	061a      	lsls	r2, r3, #24
 8004574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004576:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 800457a:	041b      	lsls	r3, r3, #16
 800457c:	4313      	orrs	r3, r2
 800457e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004580:	f892 221d 	ldrb.w	r2, [r2, #541]	; 0x21d
 8004584:	0212      	lsls	r2, r2, #8
 8004586:	4313      	orrs	r3, r2
 8004588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800458a:	f892 221c 	ldrb.w	r2, [r2, #540]	; 0x21c
 800458e:	431a      	orrs	r2, r3
 8004590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004592:	611a      	str	r2, [r3, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
 8004594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004596:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800459a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800459c:	4b0d      	ldr	r3, [pc, #52]	; (80045d4 <chk_mounted+0x54c>)
 800459e:	881b      	ldrh	r3, [r3, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	4b0b      	ldr	r3, [pc, #44]	; (80045d4 <chk_mounted+0x54c>)
 80045a6:	801a      	strh	r2, [r3, #0]
 80045a8:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <chk_mounted+0x54c>)
 80045aa:	881a      	ldrh	r2, [r3, #0]
 80045ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ae:	80da      	strh	r2, [r3, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 80045b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b2:	2200      	movs	r2, #0
 80045b4:	631a      	str	r2, [r3, #48]	; 0x30
	fs->wflag = 0;
 80045b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b8:	2200      	movs	r2, #0
 80045ba:	711a      	strb	r2, [r3, #4]
#endif
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3748      	adds	r7, #72	; 0x48
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	ffffaa55 	.word	0xffffaa55
 80045cc:	41615252 	.word	0x41615252
 80045d0:	61417272 	.word	0x61417272
 80045d4:	200002a0 	.word	0x200002a0

080045d8 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00f      	beq.n	800460a <validate+0x32>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00b      	beq.n	800460a <validate+0x32>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d006      	beq.n	800460a <validate+0x32>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	88da      	ldrh	r2, [r3, #6]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	889b      	ldrh	r3, [r3, #4]
 8004606:	429a      	cmp	r2, r3
 8004608:	d001      	beq.n	800460e <validate+0x36>
		return FR_INVALID_OBJECT;
 800460a:	2309      	movs	r3, #9
 800460c:	e00d      	b.n	800462a <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	785b      	ldrb	r3, [r3, #1]
 8004614:	4618      	mov	r0, r3
 8004616:	f7fe fbf0 	bl	8002dfa <disk_status>
 800461a:	4603      	mov	r3, r0
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <validate+0x50>
		return FR_NOT_READY;
 8004624:	2303      	movs	r3, #3
 8004626:	e000      	b.n	800462a <validate+0x52>

	return FR_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
	...

08004634 <f_mount>:

FRESULT f_mount (
	BYTE vol,		/* Logical drive number to be mounted/unmounted */
	FATFS *fs		/* Pointer to new file system object (NULL for unmount)*/
)
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	6039      	str	r1, [r7, #0]
 800463e:	71fb      	strb	r3, [r7, #7]
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 8004640:	79fb      	ldrb	r3, [r7, #7]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <f_mount+0x16>
		return FR_INVALID_DRIVE;
 8004646:	230b      	movs	r3, #11
 8004648:	e016      	b.n	8004678 <f_mount+0x44>
	rfs = FatFs[vol];			/* Get current fs object */
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	4a0d      	ldr	r2, [pc, #52]	; (8004684 <f_mount+0x50>)
 800464e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004652:	60fb      	str	r3, [r7, #12]

	if (rfs) {
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <f_mount+0x2c>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <f_mount+0x38>
		fs->fs_type = 0;		/* Clear new fs object */
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 800466c:	79fb      	ldrb	r3, [r7, #7]
 800466e:	4905      	ldr	r1, [pc, #20]	; (8004684 <f_mount+0x50>)
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return FR_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	2000029c 	.word	0x2000029c

08004688 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b092      	sub	sp, #72	; 0x48
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	4613      	mov	r3, r2
 8004694:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <f_open+0x18>
 800469c:	2309      	movs	r3, #9
 800469e:	e12b      	b.n	80048f8 <f_open+0x270>
	fp->fs = 0;			/* Clear file object */
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	601a      	str	r2, [r3, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	f003 031f 	and.w	r3, r3, #31
 80046ac:	71fb      	strb	r3, [r7, #7]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	f023 0301 	bic.w	r3, r3, #1
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	f107 011c 	add.w	r1, r7, #28
 80046ba:	f107 0308 	add.w	r3, r7, #8
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fce2 	bl	8004088 <chk_mounted>
 80046c4:	4603      	mov	r3, r0
 80046c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 80046ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 8110 	bne.w	80048f4 <f_open+0x26c>
		INIT_BUF(dj);
 80046d4:	f107 0310 	add.w	r3, r7, #16
 80046d8:	637b      	str	r3, [r7, #52]	; 0x34
		res = follow_path(&dj, path);	/* Follow the file path */
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	f107 031c 	add.w	r3, r7, #28
 80046e0:	4611      	mov	r1, r2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fc00 	bl	8003ee8 <follow_path>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		dir = dj.dir;
 80046ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f0:	643b      	str	r3, [r7, #64]	; 0x40
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80046f2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d105      	bne.n	8004706 <f_open+0x7e>
			if (!dir)	/* Current dir itself */
 80046fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <f_open+0x7e>
				res = FR_INVALID_NAME;
 8004700:	2306      	movs	r3, #6
 8004702:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8004706:	79fb      	ldrb	r3, [r7, #7]
 8004708:	f003 031c 	and.w	r3, r3, #28
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 808f 	beq.w	8004830 <f_open+0x1a8>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 8004712:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004716:	2b00      	cmp	r3, #0
 8004718:	d012      	beq.n	8004740 <f_open+0xb8>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800471a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800471e:	2b04      	cmp	r3, #4
 8004720:	d107      	bne.n	8004732 <f_open+0xaa>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8004722:	f107 031c 	add.w	r3, r7, #28
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff faeb 	bl	8003d02 <dir_register>
 800472c:	4603      	mov	r3, r0
 800472e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	f043 0308 	orr.w	r3, r3, #8
 8004738:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 800473a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473c:	643b      	str	r3, [r7, #64]	; 0x40
 800473e:	e012      	b.n	8004766 <f_open+0xde>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004740:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004742:	330b      	adds	r3, #11
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	f003 0311 	and.w	r3, r3, #17
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <f_open+0xce>
					res = FR_DENIED;
 800474e:	2307      	movs	r3, #7
 8004750:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004754:	e007      	b.n	8004766 <f_open+0xde>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <f_open+0xde>
						res = FR_EXIST;
 8004760:	2308      	movs	r3, #8
 8004762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004766:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800476a:	2b00      	cmp	r3, #0
 800476c:	d17e      	bne.n	800486c <f_open+0x1e4>
 800476e:	79fb      	ldrb	r3, [r7, #7]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b00      	cmp	r3, #0
 8004776:	d079      	beq.n	800486c <f_open+0x1e4>
				dw = get_fattime();					/* Created time */
 8004778:	f7fe fc0c 	bl	8002f94 <get_fattime>
 800477c:	63f8      	str	r0, [r7, #60]	; 0x3c
				ST_DWORD(dir+DIR_CrtTime, dw);
 800477e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004780:	330e      	adds	r3, #14
 8004782:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004784:	b2d2      	uxtb	r2, r2
 8004786:	701a      	strb	r2, [r3, #0]
 8004788:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800478a:	330f      	adds	r3, #15
 800478c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800478e:	b292      	uxth	r2, r2
 8004790:	0a12      	lsrs	r2, r2, #8
 8004792:	b292      	uxth	r2, r2
 8004794:	b2d2      	uxtb	r2, r2
 8004796:	701a      	strb	r2, [r3, #0]
 8004798:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800479a:	3310      	adds	r3, #16
 800479c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800479e:	0c12      	lsrs	r2, r2, #16
 80047a0:	b2d2      	uxtb	r2, r2
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047a6:	3311      	adds	r3, #17
 80047a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047aa:	0e12      	lsrs	r2, r2, #24
 80047ac:	b2d2      	uxtb	r2, r2
 80047ae:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 80047b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b2:	330b      	adds	r3, #11
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 80047b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ba:	331c      	adds	r3, #28
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
 80047c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c2:	331d      	adds	r3, #29
 80047c4:	2200      	movs	r2, #0
 80047c6:	701a      	strb	r2, [r3, #0]
 80047c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ca:	331e      	adds	r3, #30
 80047cc:	2200      	movs	r2, #0
 80047ce:	701a      	strb	r2, [r3, #0]
 80047d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d2:	331f      	adds	r3, #31
 80047d4:	2200      	movs	r2, #0
 80047d6:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff f9f1 	bl	8003bc4 <ld_clust>
 80047e2:	63b8      	str	r0, [r7, #56]	; 0x38
				st_clust(dir, 0);					/* cluster = 0 */
 80047e4:	2100      	movs	r1, #0
 80047e6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80047e8:	f7ff fa19 	bl	8003c1e <st_clust>
				dj.fs->wflag = 1;
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	2201      	movs	r2, #1
 80047f0:	711a      	strb	r2, [r3, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 80047f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d039      	beq.n	800486c <f_open+0x1e4>
					dw = dj.fs->winsect;
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fc:	63fb      	str	r3, [r7, #60]	; 0x3c
					res = remove_chain(dj.fs, cl);
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe ff71 	bl	80036ea <remove_chain>
 8004808:	4603      	mov	r3, r0
 800480a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					if (res == FR_OK) {
 800480e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004812:	2b00      	cmp	r3, #0
 8004814:	d12a      	bne.n	800486c <f_open+0x1e4>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800481a:	3a01      	subs	r2, #1
 800481c:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe fcc5 	bl	80031b2 <move_window>
 8004828:	4603      	mov	r3, r0
 800482a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800482e:	e01d      	b.n	800486c <f_open+0x1e4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
 8004830:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004834:	2b00      	cmp	r3, #0
 8004836:	d119      	bne.n	800486c <f_open+0x1e4>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8004838:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800483a:	330b      	adds	r3, #11
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	f003 0310 	and.w	r3, r3, #16
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <f_open+0x1c6>
					res = FR_NO_FILE;
 8004846:	2304      	movs	r3, #4
 8004848:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800484c:	e00e      	b.n	800486c <f_open+0x1e4>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d009      	beq.n	800486c <f_open+0x1e4>
 8004858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800485a:	330b      	adds	r3, #11
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <f_open+0x1e4>
						res = FR_DENIED;
 8004866:	2307      	movs	r3, #7
 8004868:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		if (res == FR_OK) {
 800486c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10f      	bne.n	8004894 <f_open+0x20c>
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 8004874:	79fb      	ldrb	r3, [r7, #7]
 8004876:	f003 0308 	and.w	r3, r3, #8
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <f_open+0x1fe>
				mode |= FA__WRITTEN;
 800487e:	79fb      	ldrb	r3, [r7, #7]
 8004880:	f043 0320 	orr.w	r3, r3, #32
 8004884:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004892:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8004894:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004898:	2b00      	cmp	r3, #0
 800489a:	d12b      	bne.n	80048f4 <f_open+0x26c>
			fp->flag = mode;					/* File access mode */
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	79fa      	ldrb	r2, [r7, #7]
 80048a0:	719a      	strb	r2, [r3, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff f98c 	bl	8003bc4 <ld_clust>
 80048ac:	4602      	mov	r2, r0
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 80048b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b4:	331f      	adds	r3, #31
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	061a      	lsls	r2, r3, #24
 80048ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048bc:	331e      	adds	r3, #30
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	041b      	lsls	r3, r3, #16
 80048c2:	4313      	orrs	r3, r2
 80048c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048c6:	321d      	adds	r2, #29
 80048c8:	7812      	ldrb	r2, [r2, #0]
 80048ca:	0212      	lsls	r2, r2, #8
 80048cc:	4313      	orrs	r3, r2
 80048ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048d0:	321c      	adds	r2, #28
 80048d2:	7812      	ldrb	r2, [r2, #0]
 80048d4:	431a      	orrs	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	88da      	ldrh	r2, [r3, #6]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 80048f4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3748      	adds	r7, #72	; 0x48
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08c      	sub	sp, #48	; 0x30
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
 800490c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f7ff fe5d 	bl	80045d8 <validate>
 800491e:	4603      	mov	r3, r0
 8004920:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004922:	7ffb      	ldrb	r3, [r7, #31]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <f_read+0x2c>
 8004928:	7ffb      	ldrb	r3, [r7, #31]
 800492a:	e135      	b.n	8004b98 <f_read+0x298>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	799b      	ldrb	r3, [r3, #6]
 8004930:	b25b      	sxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	da01      	bge.n	800493a <f_read+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8004936:	2302      	movs	r3, #2
 8004938:	e12e      	b.n	8004b98 <f_read+0x298>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	799b      	ldrb	r3, [r3, #6]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <f_read+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8004946:	2307      	movs	r3, #7
 8004948:	e126      	b.n	8004b98 <f_read+0x298>
	remain = fp->fsize - fp->fptr;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	429a      	cmp	r2, r3
 800495c:	f240 8117 	bls.w	8004b8e <f_read+0x28e>
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8004964:	e113      	b.n	8004b8e <f_read+0x28e>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496e:	2b00      	cmp	r3, #0
 8004970:	f040 80df 	bne.w	8004b32 <f_read+0x232>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	0a5b      	lsrs	r3, r3, #9
 800497a:	b2da      	uxtb	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	789b      	ldrb	r3, [r3, #2]
 8004982:	3b01      	subs	r3, #1
 8004984:	b2db      	uxtb	r3, r3
 8004986:	4013      	ands	r3, r2
 8004988:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800498a:	7dfb      	ldrb	r3, [r7, #23]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d12c      	bne.n	80049ea <f_read+0xea>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d103      	bne.n	80049a0 <f_read+0xa0>
					clst = fp->sclust;			/* Follow from the origin */
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800499e:	e008      	b.n	80049b2 <f_read+0xb2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	4619      	mov	r1, r3
 80049aa:	4610      	mov	r0, r2
 80049ac:	f7fe fce8 	bl	8003380 <get_fat>
 80049b0:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 80049b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d808      	bhi.n	80049ca <f_read+0xca>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	799b      	ldrb	r3, [r3, #6]
 80049bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	719a      	strb	r2, [r3, #6]
 80049c6:	2302      	movs	r3, #2
 80049c8:	e0e6      	b.n	8004b98 <f_read+0x298>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80049ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d108      	bne.n	80049e4 <f_read+0xe4>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	799b      	ldrb	r3, [r3, #6]
 80049d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	719a      	strb	r2, [r3, #6]
 80049e0:	2301      	movs	r3, #1
 80049e2:	e0d9      	b.n	8004b98 <f_read+0x298>
				fp->clust = clst;				/* Update current cluster */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049e8:	615a      	str	r2, [r3, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	4619      	mov	r1, r3
 80049f4:	4610      	mov	r0, r2
 80049f6:	f7fe fca4 	bl	8003342 <clust2sect>
 80049fa:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d108      	bne.n	8004a14 <f_read+0x114>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	799b      	ldrb	r3, [r3, #6]
 8004a06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	719a      	strb	r2, [r3, #6]
 8004a10:	2302      	movs	r3, #2
 8004a12:	e0c1      	b.n	8004b98 <f_read+0x298>
			sect += csect;
 8004a14:	7dfb      	ldrb	r3, [r7, #23]
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4413      	add	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	0a5b      	lsrs	r3, r3, #9
 8004a20:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8004a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d042      	beq.n	8004aae <f_read+0x1ae>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8004a28:	7dfa      	ldrb	r2, [r7, #23]
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2c:	4413      	add	r3, r2
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	6812      	ldr	r2, [r2, #0]
 8004a32:	7892      	ldrb	r2, [r2, #2]
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d906      	bls.n	8004a46 <f_read+0x146>
					cc = fp->fs->csize - csect;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	789b      	ldrb	r3, [r3, #2]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	7dfb      	ldrb	r3, [r7, #23]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	7858      	ldrb	r0, [r3, #1]
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	6a39      	ldr	r1, [r7, #32]
 8004a54:	f7fe fa0a 	bl	8002e6c <disk_read>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d008      	beq.n	8004a70 <f_read+0x170>
					ABORT(fp->fs, FR_DISK_ERR);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	799b      	ldrb	r3, [r3, #6]
 8004a62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a66:	b2da      	uxtb	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	719a      	strb	r2, [r3, #6]
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e093      	b.n	8004b98 <f_read+0x298>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	799b      	ldrb	r3, [r3, #6]
 8004a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d014      	beq.n	8004aa6 <f_read+0x1a6>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	699a      	ldr	r2, [r3, #24]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	1ad2      	subs	r2, r2, r3
 8004a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d20d      	bcs.n	8004aa6 <f_read+0x1a6>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	025b      	lsls	r3, r3, #9
 8004a94:	6a3a      	ldr	r2, [r7, #32]
 8004a96:	18d0      	adds	r0, r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	3324      	adds	r3, #36	; 0x24
 8004a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	f7fe fac6 	bl	8003032 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	025b      	lsls	r3, r3, #9
 8004aaa:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8004aac:	e05b      	b.n	8004b66 <f_read+0x266>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d039      	beq.n	8004b2c <f_read+0x22c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	799b      	ldrb	r3, [r3, #6]
 8004abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d01d      	beq.n	8004b00 <f_read+0x200>
					if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	7858      	ldrb	r0, [r3, #1]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	699a      	ldr	r2, [r3, #24]
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	f7fe fa13 	bl	8002f00 <disk_write>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d008      	beq.n	8004af2 <f_read+0x1f2>
						ABORT(fp->fs, FR_DISK_ERR);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	799b      	ldrb	r3, [r3, #6]
 8004ae4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ae8:	b2da      	uxtb	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	719a      	strb	r2, [r3, #6]
 8004aee:	2301      	movs	r3, #1
 8004af0:	e052      	b.n	8004b98 <f_read+0x298>
					fp->flag &= ~FA__DIRTY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	799b      	ldrb	r3, [r3, #6]
 8004af6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	719a      	strb	r2, [r3, #6]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	7858      	ldrb	r0, [r3, #1]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	f7fe f9ac 	bl	8002e6c <disk_read>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d008      	beq.n	8004b2c <f_read+0x22c>
					ABORT(fp->fs, FR_DISK_ERR);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	799b      	ldrb	r3, [r3, #6]
 8004b1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	719a      	strb	r2, [r3, #6]
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e035      	b.n	8004b98 <f_read+0x298>
			}
#endif
			fp->dsect = sect;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	619a      	str	r2, [r3, #24]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b3a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8004b3e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8004b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d901      	bls.n	8004b4c <f_read+0x24c>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b54:	3320      	adds	r3, #32
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4413      	add	r3, r2
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b5e:	4619      	mov	r1, r3
 8004b60:	6a38      	ldr	r0, [r7, #32]
 8004b62:	f7fe fa66 	bl	8003032 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8004b66:	6a3a      	ldr	r2, [r7, #32]
 8004b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6a:	4413      	add	r3, r2
 8004b6c:	623b      	str	r3, [r7, #32]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b74:	441a      	add	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	609a      	str	r2, [r3, #8]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b80:	441a      	add	r2, r3
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f47f aee8 	bne.w	8004966 <f_read+0x66>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3730      	adds	r7, #48	; 0x30
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f7ff fd15 	bl	80045d8 <validate>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004bb2:	7dfb      	ldrb	r3, [r7, #23]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f040 8096 	bne.w	8004ce6 <f_sync+0x146>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	799b      	ldrb	r3, [r3, #6]
 8004bbe:	f003 0320 	and.w	r3, r3, #32
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 808f 	beq.w	8004ce6 <f_sync+0x146>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	799b      	ldrb	r3, [r3, #6]
 8004bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d016      	beq.n	8004c02 <f_sync+0x62>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	7858      	ldrb	r0, [r3, #1]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699a      	ldr	r2, [r3, #24]
 8004be4:	2301      	movs	r3, #1
 8004be6:	f7fe f98b 	bl	8002f00 <disk_write>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <f_sync+0x54>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e079      	b.n	8004ce8 <f_sync+0x148>
				fp->flag &= ~FA__DIRTY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	799b      	ldrb	r3, [r3, #6]
 8004bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	f7fe fad0 	bl	80031b2 <move_window>
 8004c12:	4603      	mov	r3, r0
 8004c14:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d164      	bne.n	8004ce6 <f_sync+0x146>
				dir = fp->dir_ptr;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	330b      	adds	r3, #11
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	320b      	adds	r2, #11
 8004c2a:	7812      	ldrb	r2, [r2, #0]
 8004c2c:	f042 0220 	orr.w	r2, r2, #32
 8004c30:	b2d2      	uxtb	r2, r2
 8004c32:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	331c      	adds	r3, #28
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	68d2      	ldr	r2, [r2, #12]
 8004c3c:	b2d2      	uxtb	r2, r2
 8004c3e:	701a      	strb	r2, [r3, #0]
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	331d      	adds	r3, #29
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	68d2      	ldr	r2, [r2, #12]
 8004c48:	b292      	uxth	r2, r2
 8004c4a:	0a12      	lsrs	r2, r2, #8
 8004c4c:	b292      	uxth	r2, r2
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	331e      	adds	r3, #30
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	68d2      	ldr	r2, [r2, #12]
 8004c5a:	0c12      	lsrs	r2, r2, #16
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	331f      	adds	r3, #31
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	68d2      	ldr	r2, [r2, #12]
 8004c68:	0e12      	lsrs	r2, r2, #24
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	4619      	mov	r1, r3
 8004c74:	6938      	ldr	r0, [r7, #16]
 8004c76:	f7fe ffd2 	bl	8003c1e <st_clust>
				tm = get_fattime();							/* Update updated time */
 8004c7a:	f7fe f98b 	bl	8002f94 <get_fattime>
 8004c7e:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	3316      	adds	r3, #22
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	b2d2      	uxtb	r2, r2
 8004c88:	701a      	strb	r2, [r3, #0]
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	3317      	adds	r3, #23
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	b292      	uxth	r2, r2
 8004c92:	0a12      	lsrs	r2, r2, #8
 8004c94:	b292      	uxth	r2, r2
 8004c96:	b2d2      	uxtb	r2, r2
 8004c98:	701a      	strb	r2, [r3, #0]
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	3318      	adds	r3, #24
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	0c12      	lsrs	r2, r2, #16
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	3319      	adds	r3, #25
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	0e12      	lsrs	r2, r2, #24
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	3312      	adds	r3, #18
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	701a      	strb	r2, [r3, #0]
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	3313      	adds	r3, #19
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	799b      	ldrb	r3, [r3, #6]
 8004cc6:	f023 0320 	bic.w	r3, r3, #32
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7fe fa90 	bl	8003202 <sync_fs>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8004ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f7ff ff51 	bl	8004ba0 <f_sync>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	73fb      	strb	r3, [r7, #15]
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <f_close+0x1e>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
	return res;
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
#endif
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff fc58 	bl	80045d8 <validate>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004d2c:	7dfb      	ldrb	r3, [r7, #23]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <f_lseek+0x1e>
 8004d32:	7dfb      	ldrb	r3, [r7, #23]
 8004d34:	e13b      	b.n	8004fae <f_lseek+0x296>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	799b      	ldrb	r3, [r3, #6]
 8004d3a:	b25b      	sxtb	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	da01      	bge.n	8004d44 <f_lseek+0x2c>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8004d40:	2302      	movs	r3, #2
 8004d42:	e134      	b.n	8004fae <f_lseek+0x296>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	68da      	ldr	r2, [r3, #12]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d208      	bcs.n	8004d60 <f_lseek+0x48>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	799b      	ldrb	r3, [r3, #6]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d102      	bne.n	8004d60 <f_lseek+0x48>
#endif
			) ofs = fp->fsize;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 8004d66:	2300      	movs	r3, #0
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	609a      	str	r2, [r3, #8]
		if (ofs) {
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80c1 	beq.w	8004efa <f_lseek+0x1e2>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	789b      	ldrb	r3, [r3, #2]
 8004d7e:	025b      	lsls	r3, r3, #9
 8004d80:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01b      	beq.n	8004dc0 <f_lseek+0xa8>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	1e5a      	subs	r2, r3, #1
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1e59      	subs	r1, r3, #1
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d30f      	bcc.n	8004dc0 <f_lseek+0xa8>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	1e5a      	subs	r2, r3, #1
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	425b      	negs	r3, r3
 8004da8:	401a      	ands	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	609a      	str	r2, [r3, #8]
				ofs -= fp->fptr;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	61fb      	str	r3, [r7, #28]
 8004dbe:	e02b      	b.n	8004e18 <f_lseek+0x100>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	61fb      	str	r3, [r7, #28]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d122      	bne.n	8004e12 <f_lseek+0xfa>
					clst = create_chain(fp->fs, 0);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fe fcd8 	bl	8003788 <create_chain>
 8004dd8:	61f8      	str	r0, [r7, #28]
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d108      	bne.n	8004df2 <f_lseek+0xda>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	799b      	ldrb	r3, [r3, #6]
 8004de4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	719a      	strb	r2, [r3, #6]
 8004dee:	2302      	movs	r3, #2
 8004df0:	e0dd      	b.n	8004fae <f_lseek+0x296>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df8:	d108      	bne.n	8004e0c <f_lseek+0xf4>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	799b      	ldrb	r3, [r3, #6]
 8004dfe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	719a      	strb	r2, [r3, #6]
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e0d0      	b.n	8004fae <f_lseek+0x296>
					fp->sclust = clst;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	611a      	str	r2, [r3, #16]
				}
#endif
				fp->clust = clst;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69fa      	ldr	r2, [r7, #28]
 8004e16:	615a      	str	r2, [r3, #20]
			}
			if (clst != 0) {
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d06d      	beq.n	8004efa <f_lseek+0x1e2>
				while (ofs > bcs) {						/* Cluster following loop */
 8004e1e:	e045      	b.n	8004eac <f_lseek+0x194>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	799b      	ldrb	r3, [r3, #6]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00c      	beq.n	8004e46 <f_lseek+0x12e>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	69f9      	ldr	r1, [r7, #28]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe fca8 	bl	8003788 <create_chain>
 8004e38:	61f8      	str	r0, [r7, #28]
						if (clst == 0) {				/* When disk gets full, clip file size */
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d109      	bne.n	8004e54 <f_lseek+0x13c>
							ofs = bcs; break;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	603b      	str	r3, [r7, #0]
 8004e44:	e036      	b.n	8004eb4 <f_lseek+0x19c>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69f9      	ldr	r1, [r7, #28]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7fe fa97 	bl	8003380 <get_fat>
 8004e52:	61f8      	str	r0, [r7, #28]
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5a:	d108      	bne.n	8004e6e <f_lseek+0x156>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	799b      	ldrb	r3, [r3, #6]
 8004e60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	719a      	strb	r2, [r3, #6]
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e09f      	b.n	8004fae <f_lseek+0x296>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d905      	bls.n	8004e80 <f_lseek+0x168>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d808      	bhi.n	8004e92 <f_lseek+0x17a>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	799b      	ldrb	r3, [r3, #6]
 8004e84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	719a      	strb	r2, [r3, #6]
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e08d      	b.n	8004fae <f_lseek+0x296>
					fp->clust = clst;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	69fa      	ldr	r2, [r7, #28]
 8004e96:	615a      	str	r2, [r3, #20]
					fp->fptr += bcs;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	441a      	add	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	609a      	str	r2, [r3, #8]
					ofs -= bcs;
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d8b5      	bhi.n	8004e20 <f_lseek+0x108>
				}
				fp->fptr += ofs;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	441a      	add	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	609a      	str	r2, [r3, #8]
				if (ofs % SS(fp->fs)) {
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d017      	beq.n	8004efa <f_lseek+0x1e2>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69f9      	ldr	r1, [r7, #28]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7fe fa36 	bl	8003342 <clust2sect>
 8004ed6:	61b8      	str	r0, [r7, #24]
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d108      	bne.n	8004ef0 <f_lseek+0x1d8>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	799b      	ldrb	r3, [r3, #6]
 8004ee2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	719a      	strb	r2, [r3, #6]
 8004eec:	2302      	movs	r3, #2
 8004eee:	e05e      	b.n	8004fae <f_lseek+0x296>
					nsect += ofs / SS(fp->fs);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	0a5b      	lsrs	r3, r3, #9
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d041      	beq.n	8004f8a <f_lseek+0x272>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d03c      	beq.n	8004f8a <f_lseek+0x272>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	799b      	ldrb	r3, [r3, #6]
 8004f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01d      	beq.n	8004f58 <f_lseek+0x240>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	7858      	ldrb	r0, [r3, #1]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	699a      	ldr	r2, [r3, #24]
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	f7fd ffe7 	bl	8002f00 <disk_write>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d008      	beq.n	8004f4a <f_lseek+0x232>
					ABORT(fp->fs, FR_DISK_ERR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	799b      	ldrb	r3, [r3, #6]
 8004f3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	719a      	strb	r2, [r3, #6]
 8004f46:	2301      	movs	r3, #1
 8004f48:	e031      	b.n	8004fae <f_lseek+0x296>
				fp->flag &= ~FA__DIRTY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	799b      	ldrb	r3, [r3, #6]
 8004f4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f52:	b2da      	uxtb	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	7858      	ldrb	r0, [r3, #1]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004f64:	2301      	movs	r3, #1
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	f7fd ff80 	bl	8002e6c <disk_read>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d008      	beq.n	8004f84 <f_lseek+0x26c>
				ABORT(fp->fs, FR_DISK_ERR);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	799b      	ldrb	r3, [r3, #6]
 8004f76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f7a:	b2da      	uxtb	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	719a      	strb	r2, [r3, #6]
 8004f80:	2301      	movs	r3, #1
 8004f82:	e014      	b.n	8004fae <f_lseek+0x296>
#endif
			fp->dsect = nsect;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	619a      	str	r2, [r3, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d90a      	bls.n	8004fac <f_lseek+0x294>
			fp->fsize = fp->fptr;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689a      	ldr	r2, [r3, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA__WRITTEN;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	799b      	ldrb	r3, [r3, #6]
 8004fa2:	f043 0320 	orr.w	r3, r3, #32
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8004fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3720      	adds	r7, #32
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <f_getfree>:
FRESULT f_getfree (
	const TCHAR *path,	/* Path name of the logical drive number */
	DWORD *nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS **fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b08e      	sub	sp, #56	; 0x38
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	60f8      	str	r0, [r7, #12]
 8004fbe:	60b9      	str	r1, [r7, #8]
 8004fc0:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get drive number */
	res = chk_mounted(&path, fatfs, 0);
 8004fc2:	f107 030c 	add.w	r3, r7, #12
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	6879      	ldr	r1, [r7, #4]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff f85c 	bl	8004088 <chk_mounted>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 8004fdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f040 80a5 	bne.w	8005130 <f_getfree+0x17a>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	3b02      	subs	r3, #2
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d804      	bhi.n	8004ffe <f_getfree+0x48>
			*nclst = fs->free_clust;
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	601a      	str	r2, [r3, #0]
 8004ffc:	e098      	b.n	8005130 <f_getfree+0x17a>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	76fb      	strb	r3, [r7, #27]
			n = 0;
 8005004:	2300      	movs	r3, #0
 8005006:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 8005008:	7efb      	ldrb	r3, [r7, #27]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d124      	bne.n	8005058 <f_getfree+0xa2>
				clst = 2;
 800500e:	2302      	movs	r3, #2
 8005010:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8005012:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005014:	69f8      	ldr	r0, [r7, #28]
 8005016:	f7fe f9b3 	bl	8003380 <get_fat>
 800501a:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005022:	d103      	bne.n	800502c <f_getfree+0x76>
 8005024:	2301      	movs	r3, #1
 8005026:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800502a:	e075      	b.n	8005118 <f_getfree+0x162>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d103      	bne.n	800503a <f_getfree+0x84>
 8005032:	2302      	movs	r3, #2
 8005034:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005038:	e06e      	b.n	8005118 <f_getfree+0x162>
					if (stat == 0) n++;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d102      	bne.n	8005046 <f_getfree+0x90>
 8005040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005042:	3301      	adds	r3, #1
 8005044:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8005046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005048:	3301      	adds	r3, #1
 800504a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005052:	429a      	cmp	r2, r3
 8005054:	d3dd      	bcc.n	8005012 <f_getfree+0x5c>
 8005056:	e05f      	b.n	8005118 <f_getfree+0x162>
			} else {
				clst = fs->n_fatent;
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8005064:	2300      	movs	r3, #0
 8005066:	627b      	str	r3, [r7, #36]	; 0x24
 8005068:	2300      	movs	r3, #0
 800506a:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	2b00      	cmp	r3, #0
 8005070:	d113      	bne.n	800509a <f_getfree+0xe4>
						res = move_window(fs, sect++);
 8005072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	62ba      	str	r2, [r7, #40]	; 0x28
 8005078:	4619      	mov	r1, r3
 800507a:	69f8      	ldr	r0, [r7, #28]
 800507c:	f7fe f899 	bl	80031b2 <move_window>
 8005080:	4603      	mov	r3, r0
 8005082:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8005086:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800508a:	2b00      	cmp	r3, #0
 800508c:	d143      	bne.n	8005116 <f_getfree+0x160>
						p = fs->win;
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	3334      	adds	r3, #52	; 0x34
 8005092:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8005094:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800509a:	7efb      	ldrb	r3, [r7, #27]
 800509c:	2b02      	cmp	r3, #2
 800509e:	d115      	bne.n	80050cc <f_getfree+0x116>
						if (LD_WORD(p) == 0) n++;
 80050a0:	6a3b      	ldr	r3, [r7, #32]
 80050a2:	3301      	adds	r3, #1
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	021b      	lsls	r3, r3, #8
 80050a8:	b21a      	sxth	r2, r3
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b21b      	sxth	r3, r3
 80050b0:	4313      	orrs	r3, r2
 80050b2:	b21b      	sxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d102      	bne.n	80050be <f_getfree+0x108>
 80050b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ba:	3301      	adds	r3, #1
 80050bc:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 80050be:	6a3b      	ldr	r3, [r7, #32]
 80050c0:	3302      	adds	r3, #2
 80050c2:	623b      	str	r3, [r7, #32]
 80050c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c6:	3b02      	subs	r3, #2
 80050c8:	627b      	str	r3, [r7, #36]	; 0x24
 80050ca:	e01d      	b.n	8005108 <f_getfree+0x152>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	3303      	adds	r3, #3
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	061a      	lsls	r2, r3, #24
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	3302      	adds	r3, #2
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	041b      	lsls	r3, r3, #16
 80050dc:	4313      	orrs	r3, r2
 80050de:	6a3a      	ldr	r2, [r7, #32]
 80050e0:	3201      	adds	r2, #1
 80050e2:	7812      	ldrb	r2, [r2, #0]
 80050e4:	0212      	lsls	r2, r2, #8
 80050e6:	4313      	orrs	r3, r2
 80050e8:	6a3a      	ldr	r2, [r7, #32]
 80050ea:	7812      	ldrb	r2, [r2, #0]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d102      	bne.n	80050fc <f_getfree+0x146>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f8:	3301      	adds	r3, #1
 80050fa:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	3304      	adds	r3, #4
 8005100:	623b      	str	r3, [r7, #32]
 8005102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005104:	3b04      	subs	r3, #4
 8005106:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8005108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800510a:	3b01      	subs	r3, #1
 800510c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800510e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1ab      	bne.n	800506c <f_getfree+0xb6>
 8005114:	e000      	b.n	8005118 <f_getfree+0x162>
						if (res != FR_OK) break;
 8005116:	bf00      	nop
			}
			fs->free_clust = n;
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800511c:	611a      	str	r2, [r3, #16]
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 800511e:	7efb      	ldrb	r3, [r7, #27]
 8005120:	2b03      	cmp	r3, #3
 8005122:	d102      	bne.n	800512a <f_getfree+0x174>
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	2201      	movs	r2, #1
 8005128:	715a      	strb	r2, [r3, #5]
			*nclst = n;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800512e:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8005130:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8005134:	4618      	mov	r0, r3
 8005136:	3738      	adds	r7, #56	; 0x38
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
	int n = 0;
 8005148:	2300      	movs	r3, #0
 800514a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {			/* Read bytes until buffer gets filled */
 8005150:	e01b      	b.n	800518a <f_gets+0x4e>
		f_read(fp, s, 1, &rc);
 8005152:	f107 0310 	add.w	r3, r7, #16
 8005156:	f107 0114 	add.w	r1, r7, #20
 800515a:	2201      	movs	r2, #1
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7ff fbcf 	bl	8004900 <f_read>
		if (rc != 1) break;			/* Break on EOF or error */
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d116      	bne.n	8005196 <f_gets+0x5a>
		c = s[0];
 8005168:	7d3b      	ldrb	r3, [r7, #20]
 800516a:	75fb      	strb	r3, [r7, #23]
				}
			}
		}
#endif
#if _USE_STRFUNC >= 2
		if (c == '\r') continue;	/* Strip '\r' */
 800516c:	7dfb      	ldrb	r3, [r7, #23]
 800516e:	2b0d      	cmp	r3, #13
 8005170:	d100      	bne.n	8005174 <f_gets+0x38>
 8005172:	e00a      	b.n	800518a <f_gets+0x4e>
#endif
		*p++ = c;
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	61ba      	str	r2, [r7, #24]
 800517a:	7dfa      	ldrb	r2, [r7, #23]
 800517c:	701a      	strb	r2, [r3, #0]
		n++;
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	3301      	adds	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	2b0a      	cmp	r3, #10
 8005188:	d007      	beq.n	800519a <f_gets+0x5e>
	while (n < len - 1) {			/* Read bytes until buffer gets filled */
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	1e5a      	subs	r2, r3, #1
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	429a      	cmp	r2, r3
 8005192:	dcde      	bgt.n	8005152 <f_gets+0x16>
 8005194:	e002      	b.n	800519c <f_gets+0x60>
		if (rc != 1) break;			/* Break on EOF or error */
 8005196:	bf00      	nop
 8005198:	e000      	b.n	800519c <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800519a:	bf00      	nop
	}
	*p = 0;
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	2200      	movs	r2, #0
 80051a0:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <f_gets+0x70>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	e000      	b.n	80051ae <f_gets+0x72>
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3720      	adds	r7, #32
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
	...

080051b8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	4603      	mov	r3, r0
 80051c0:	6039      	str	r1, [r7, #0]
 80051c2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80051c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	da0b      	bge.n	80051e4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80051cc:	490d      	ldr	r1, [pc, #52]	; (8005204 <NVIC_SetPriority+0x4c>)
 80051ce:	79fb      	ldrb	r3, [r7, #7]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	3b04      	subs	r3, #4
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	b2d2      	uxtb	r2, r2
 80051da:	0112      	lsls	r2, r2, #4
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	440b      	add	r3, r1
 80051e0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80051e2:	e009      	b.n	80051f8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80051e4:	4908      	ldr	r1, [pc, #32]	; (8005208 <NVIC_SetPriority+0x50>)
 80051e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	0112      	lsls	r2, r2, #4
 80051f0:	b2d2      	uxtb	r2, r2
 80051f2:	440b      	add	r3, r1
 80051f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	e000ed00 	.word	0xe000ed00
 8005208:	e000e100 	.word	0xe000e100

0800520c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800521a:	d301      	bcc.n	8005220 <SysTick_Config+0x14>
 800521c:	2301      	movs	r3, #1
 800521e:	e011      	b.n	8005244 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8005220:	4a0a      	ldr	r2, [pc, #40]	; (800524c <SysTick_Config+0x40>)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005228:	3b01      	subs	r3, #1
 800522a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800522c:	210f      	movs	r1, #15
 800522e:	f04f 30ff 	mov.w	r0, #4294967295
 8005232:	f7ff ffc1 	bl	80051b8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8005236:	4b05      	ldr	r3, [pc, #20]	; (800524c <SysTick_Config+0x40>)
 8005238:	2200      	movs	r2, #0
 800523a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800523c:	4b03      	ldr	r3, [pc, #12]	; (800524c <SysTick_Config+0x40>)
 800523e:	2207      	movs	r2, #7
 8005240:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	e000e010 	.word	0xe000e010

08005250 <delay>:
void leer_dht_exterior();

void delay(uint32_t tiempo);
void TIM5_Start(void);

void delay(uint32_t tiempo){
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 8005258:	4a06      	ldr	r2, [pc, #24]	; (8005274 <delay+0x24>)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 800525e:	bf00      	nop
 8005260:	4b04      	ldr	r3, [pc, #16]	; (8005274 <delay+0x24>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1fb      	bne.n	8005260 <delay+0x10>

}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	200002a4 	.word	0x200002a4

08005278 <set_gpio_output_interior>:


// DHT INTERIOR

void set_gpio_output_interior(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800527e:	2101      	movs	r1, #1
 8005280:	2010      	movs	r0, #16
 8005282:	f7fc facb 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 8005286:	2380      	movs	r3, #128	; 0x80
 8005288:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 800528a:	2301      	movs	r3, #1
 800528c:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800528e:	2303      	movs	r3, #3
 8005290:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8005292:	2300      	movs	r3, #0
 8005294:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8005296:	2300      	movs	r3, #0
 8005298:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800529a:	463b      	mov	r3, r7
 800529c:	4619      	mov	r1, r3
 800529e:	4803      	ldr	r0, [pc, #12]	; (80052ac <set_gpio_output_interior+0x34>)
 80052a0:	f7fc f832 	bl	8001308 <GPIO_Init>
}
 80052a4:	bf00      	nop
 80052a6:	3708      	adds	r7, #8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40021000 	.word	0x40021000

080052b0 <set_gpio_input_interior>:

void set_gpio_input_interior (void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80052b6:	2101      	movs	r1, #1
 80052b8:	2010      	movs	r0, #16
 80052ba:	f7fc faaf 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 80052be:	2380      	movs	r3, #128	; 0x80
 80052c0:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 80052c2:	2300      	movs	r3, #0
 80052c4:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80052c6:	2303      	movs	r3, #3
 80052c8:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 80052ca:	2300      	movs	r3, #0
 80052cc:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80052ce:	2300      	movs	r3, #0
 80052d0:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80052d2:	463b      	mov	r3, r7
 80052d4:	4619      	mov	r1, r3
 80052d6:	4803      	ldr	r0, [pc, #12]	; (80052e4 <set_gpio_input_interior+0x34>)
 80052d8:	f7fc f816 	bl	8001308 <GPIO_Init>
}
 80052dc:	bf00      	nop
 80052de:	3708      	adds	r7, #8
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40021000 	.word	0x40021000

080052e8 <DHT11_start_interior>:

void DHT11_start_interior (void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
	set_gpio_output_interior();  // set the pin as output
 80052ec:	f7ff ffc4 	bl	8005278 <set_gpio_output_interior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_7,0); // pull the pin low
 80052f0:	2200      	movs	r2, #0
 80052f2:	2180      	movs	r1, #128	; 0x80
 80052f4:	4805      	ldr	r0, [pc, #20]	; (800530c <DHT11_start_interior+0x24>)
 80052f6:	f7fc f8e7 	bl	80014c8 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 80052fa:	f244 6050 	movw	r0, #18000	; 0x4650
 80052fe:	f7ff ffa7 	bl	8005250 <delay>
	set_gpio_input_interior();   // set as input
 8005302:	f7ff ffd5 	bl	80052b0 <set_gpio_input_interior>
}
 8005306:	bf00      	nop
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	40021000 	.word	0x40021000

08005310 <check_response_interior>:

void check_response_interior (void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
	delay(40);
 8005314:	2028      	movs	r0, #40	; 0x28
 8005316:	f7ff ff9b 	bl	8005250 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)))
 800531a:	2180      	movs	r1, #128	; 0x80
 800531c:	4811      	ldr	r0, [pc, #68]	; (8005364 <check_response_interior+0x54>)
 800531e:	f7fc f89b 	bl	8001458 <GPIO_ReadInputDataBit>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10c      	bne.n	8005342 <check_response_interior+0x32>
	{
		delay(80);
 8005328:	2050      	movs	r0, #80	; 0x50
 800532a:	f7ff ff91 	bl	8005250 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7))) dht_interior.check = 1;
 800532e:	2180      	movs	r1, #128	; 0x80
 8005330:	480c      	ldr	r0, [pc, #48]	; (8005364 <check_response_interior+0x54>)
 8005332:	f7fc f891 	bl	8001458 <GPIO_ReadInputDataBit>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <check_response_interior+0x32>
 800533c:	4b0a      	ldr	r3, [pc, #40]	; (8005368 <check_response_interior+0x58>)
 800533e:	2201      	movs	r2, #1
 8005340:	725a      	strb	r2, [r3, #9]
	}

	dht_interior.timeout = TIME_TIMEOUT;
 8005342:	4b09      	ldr	r3, [pc, #36]	; (8005368 <check_response_interior+0x58>)
 8005344:	220a      	movs	r2, #10
 8005346:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7) && !dht_interior.flag_timeout);   // wait for the pin to go low
 8005348:	bf00      	nop
 800534a:	2180      	movs	r1, #128	; 0x80
 800534c:	4805      	ldr	r0, [pc, #20]	; (8005364 <check_response_interior+0x54>)
 800534e:	f7fc f883 	bl	8001458 <GPIO_ReadInputDataBit>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d003      	beq.n	8005360 <check_response_interior+0x50>
 8005358:	4b03      	ldr	r3, [pc, #12]	; (8005368 <check_response_interior+0x58>)
 800535a:	7c1b      	ldrb	r3, [r3, #16]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0f4      	beq.n	800534a <check_response_interior+0x3a>
}
 8005360:	bf00      	nop
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40021000 	.word	0x40021000
 8005368:	20000878 	.word	0x20000878

0800536c <read_data_interior>:

uint8_t read_data_interior (void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8005372:	2300      	movs	r3, #0
 8005374:	71bb      	strb	r3, [r7, #6]
 8005376:	e051      	b.n	800541c <read_data_interior+0xb0>
	{
		dht_interior.timeout = TIME_TIMEOUT;
 8005378:	4b2c      	ldr	r3, [pc, #176]	; (800542c <read_data_interior+0xc0>)
 800537a:	220a      	movs	r2, #10
 800537c:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);   // wait for the pin to go high
 800537e:	bf00      	nop
 8005380:	2180      	movs	r1, #128	; 0x80
 8005382:	482b      	ldr	r0, [pc, #172]	; (8005430 <read_data_interior+0xc4>)
 8005384:	f7fc f868 	bl	8001458 <GPIO_ReadInputDataBit>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d103      	bne.n	8005396 <read_data_interior+0x2a>
 800538e:	4b27      	ldr	r3, [pc, #156]	; (800542c <read_data_interior+0xc0>)
 8005390:	7c1b      	ldrb	r3, [r3, #16]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f4      	beq.n	8005380 <read_data_interior+0x14>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8005396:	4b25      	ldr	r3, [pc, #148]	; (800542c <read_data_interior+0xc0>)
 8005398:	7c1b      	ldrb	r3, [r3, #16]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <read_data_interior+0x36>
					return 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	e040      	b.n	8005424 <read_data_interior+0xb8>

		delay(40);   // wait for 40 us
 80053a2:	2028      	movs	r0, #40	; 0x28
 80053a4:	f7ff ff54 	bl	8005250 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) == 0)   // if the pin is low
 80053a8:	2180      	movs	r1, #128	; 0x80
 80053aa:	4821      	ldr	r0, [pc, #132]	; (8005430 <read_data_interior+0xc4>)
 80053ac:	f7fc f854 	bl	8001458 <GPIO_ReadInputDataBit>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10e      	bne.n	80053d4 <read_data_interior+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 80053b6:	79bb      	ldrb	r3, [r7, #6]
 80053b8:	f1c3 0307 	rsb	r3, r3, #7
 80053bc:	2201      	movs	r2, #1
 80053be:	fa02 f303 	lsl.w	r3, r2, r3
 80053c2:	b25b      	sxtb	r3, r3
 80053c4:	43db      	mvns	r3, r3
 80053c6:	b25a      	sxtb	r2, r3
 80053c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053cc:	4013      	ands	r3, r2
 80053ce:	b25b      	sxtb	r3, r3
 80053d0:	71fb      	strb	r3, [r7, #7]
 80053d2:	e00b      	b.n	80053ec <read_data_interior+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80053d4:	79bb      	ldrb	r3, [r7, #6]
 80053d6:	f1c3 0307 	rsb	r3, r3, #7
 80053da:	2201      	movs	r2, #1
 80053dc:	fa02 f303 	lsl.w	r3, r2, r3
 80053e0:	b25a      	sxtb	r2, r3
 80053e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	b25b      	sxtb	r3, r3
 80053ea:	71fb      	strb	r3, [r7, #7]

		dht_interior.timeout = TIME_TIMEOUT; // set the timeout
 80053ec:	4b0f      	ldr	r3, [pc, #60]	; (800542c <read_data_interior+0xc0>)
 80053ee:	220a      	movs	r2, #10
 80053f0:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 80053f2:	bf00      	nop
 80053f4:	2180      	movs	r1, #128	; 0x80
 80053f6:	480e      	ldr	r0, [pc, #56]	; (8005430 <read_data_interior+0xc4>)
 80053f8:	f7fc f82e 	bl	8001458 <GPIO_ReadInputDataBit>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <read_data_interior+0x9e>
 8005402:	4b0a      	ldr	r3, [pc, #40]	; (800542c <read_data_interior+0xc0>)
 8005404:	7c1b      	ldrb	r3, [r3, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d0f4      	beq.n	80053f4 <read_data_interior+0x88>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 800540a:	4b08      	ldr	r3, [pc, #32]	; (800542c <read_data_interior+0xc0>)
 800540c:	7c1b      	ldrb	r3, [r3, #16]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <read_data_interior+0xaa>
					return 0;
 8005412:	2300      	movs	r3, #0
 8005414:	e006      	b.n	8005424 <read_data_interior+0xb8>
	for (j=0;j<8;j++)
 8005416:	79bb      	ldrb	r3, [r7, #6]
 8005418:	3301      	adds	r3, #1
 800541a:	71bb      	strb	r3, [r7, #6]
 800541c:	79bb      	ldrb	r3, [r7, #6]
 800541e:	2b07      	cmp	r3, #7
 8005420:	d9aa      	bls.n	8005378 <read_data_interior+0xc>
	}
	return i;
 8005422:	79fb      	ldrb	r3, [r7, #7]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	20000878 	.word	0x20000878
 8005430:	40021000 	.word	0x40021000

08005434 <leer_dht_interior>:

void leer_dht_interior(){
 8005434:	b590      	push	{r4, r7, lr}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 800543a:	2300      	movs	r3, #0
 800543c:	607b      	str	r3, [r7, #4]
 800543e:	2300      	movs	r3, #0
 8005440:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8005442:	2101      	movs	r1, #1
 8005444:	484a      	ldr	r0, [pc, #296]	; (8005570 <leer_dht_interior+0x13c>)
 8005446:	f7fd f99d 	bl	8002784 <TIM_Cmd>
	DHT11_start_interior ();
 800544a:	f7ff ff4d 	bl	80052e8 <DHT11_start_interior>


	check_response_interior ();
 800544e:	f7ff ff5f 	bl	8005310 <check_response_interior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005452:	4b48      	ldr	r3, [pc, #288]	; (8005574 <leer_dht_interior+0x140>)
 8005454:	7c1b      	ldrb	r3, [r3, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <leer_dht_interior+0x36>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800545a:	4b46      	ldr	r3, [pc, #280]	; (8005574 <leer_dht_interior+0x140>)
 800545c:	2204      	movs	r2, #4
 800545e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005460:	2100      	movs	r1, #0
 8005462:	4843      	ldr	r0, [pc, #268]	; (8005570 <leer_dht_interior+0x13c>)
 8005464:	f7fd f98e 	bl	8002784 <TIM_Cmd>
		return;
 8005468:	e07f      	b.n	800556a <leer_dht_interior+0x136>
	}

	Rh_byte1 = read_data_interior ();
 800546a:	f7ff ff7f 	bl	800536c <read_data_interior>
 800546e:	4603      	mov	r3, r0
 8005470:	73fb      	strb	r3, [r7, #15]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005472:	4b40      	ldr	r3, [pc, #256]	; (8005574 <leer_dht_interior+0x140>)
 8005474:	7c1b      	ldrb	r3, [r3, #16]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d007      	beq.n	800548a <leer_dht_interior+0x56>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800547a:	4b3e      	ldr	r3, [pc, #248]	; (8005574 <leer_dht_interior+0x140>)
 800547c:	2204      	movs	r2, #4
 800547e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005480:	2100      	movs	r1, #0
 8005482:	483b      	ldr	r0, [pc, #236]	; (8005570 <leer_dht_interior+0x13c>)
 8005484:	f7fd f97e 	bl	8002784 <TIM_Cmd>
		return;
 8005488:	e06f      	b.n	800556a <leer_dht_interior+0x136>
	}

	Rh_byte2 = read_data_interior ();
 800548a:	f7ff ff6f 	bl	800536c <read_data_interior>
 800548e:	4603      	mov	r3, r0
 8005490:	73bb      	strb	r3, [r7, #14]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005492:	4b38      	ldr	r3, [pc, #224]	; (8005574 <leer_dht_interior+0x140>)
 8005494:	7c1b      	ldrb	r3, [r3, #16]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d007      	beq.n	80054aa <leer_dht_interior+0x76>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 800549a:	4b36      	ldr	r3, [pc, #216]	; (8005574 <leer_dht_interior+0x140>)
 800549c:	2204      	movs	r2, #4
 800549e:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80054a0:	2100      	movs	r1, #0
 80054a2:	4833      	ldr	r0, [pc, #204]	; (8005570 <leer_dht_interior+0x13c>)
 80054a4:	f7fd f96e 	bl	8002784 <TIM_Cmd>
		return;
 80054a8:	e05f      	b.n	800556a <leer_dht_interior+0x136>
	}

	Temp_byte1 = read_data_interior ();
 80054aa:	f7ff ff5f 	bl	800536c <read_data_interior>
 80054ae:	4603      	mov	r3, r0
 80054b0:	737b      	strb	r3, [r7, #13]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80054b2:	4b30      	ldr	r3, [pc, #192]	; (8005574 <leer_dht_interior+0x140>)
 80054b4:	7c1b      	ldrb	r3, [r3, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <leer_dht_interior+0x96>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80054ba:	4b2e      	ldr	r3, [pc, #184]	; (8005574 <leer_dht_interior+0x140>)
 80054bc:	2204      	movs	r2, #4
 80054be:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80054c0:	2100      	movs	r1, #0
 80054c2:	482b      	ldr	r0, [pc, #172]	; (8005570 <leer_dht_interior+0x13c>)
 80054c4:	f7fd f95e 	bl	8002784 <TIM_Cmd>
		return;
 80054c8:	e04f      	b.n	800556a <leer_dht_interior+0x136>
	}

	Temp_byte2 = read_data_interior ();
 80054ca:	f7ff ff4f 	bl	800536c <read_data_interior>
 80054ce:	4603      	mov	r3, r0
 80054d0:	733b      	strb	r3, [r7, #12]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80054d2:	4b28      	ldr	r3, [pc, #160]	; (8005574 <leer_dht_interior+0x140>)
 80054d4:	7c1b      	ldrb	r3, [r3, #16]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d007      	beq.n	80054ea <leer_dht_interior+0xb6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80054da:	4b26      	ldr	r3, [pc, #152]	; (8005574 <leer_dht_interior+0x140>)
 80054dc:	2204      	movs	r2, #4
 80054de:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80054e0:	2100      	movs	r1, #0
 80054e2:	4823      	ldr	r0, [pc, #140]	; (8005570 <leer_dht_interior+0x13c>)
 80054e4:	f7fd f94e 	bl	8002784 <TIM_Cmd>
		return;
 80054e8:	e03f      	b.n	800556a <leer_dht_interior+0x136>
	}

	sum = read_data_interior();
 80054ea:	f7ff ff3f 	bl	800536c <read_data_interior>
 80054ee:	4603      	mov	r3, r0
 80054f0:	817b      	strh	r3, [r7, #10]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80054f2:	4b20      	ldr	r3, [pc, #128]	; (8005574 <leer_dht_interior+0x140>)
 80054f4:	7c1b      	ldrb	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d007      	beq.n	800550a <leer_dht_interior+0xd6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80054fa:	4b1e      	ldr	r3, [pc, #120]	; (8005574 <leer_dht_interior+0x140>)
 80054fc:	2204      	movs	r2, #4
 80054fe:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005500:	2100      	movs	r1, #0
 8005502:	481b      	ldr	r0, [pc, #108]	; (8005570 <leer_dht_interior+0x13c>)
 8005504:	f7fd f93e 	bl	8002784 <TIM_Cmd>
		return;
 8005508:	e02f      	b.n	800556a <leer_dht_interior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 800550a:	897a      	ldrh	r2, [r7, #10]
 800550c:	7bf9      	ldrb	r1, [r7, #15]
 800550e:	7bbb      	ldrb	r3, [r7, #14]
 8005510:	4419      	add	r1, r3
 8005512:	7b7b      	ldrb	r3, [r7, #13]
 8005514:	4419      	add	r1, r3
 8005516:	7b3b      	ldrb	r3, [r7, #12]
 8005518:	440b      	add	r3, r1
 800551a:	429a      	cmp	r2, r3
 800551c:	d11e      	bne.n	800555c <leer_dht_interior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 800551e:	7b7a      	ldrb	r2, [r7, #13]
 8005520:	7b3b      	ldrb	r3, [r7, #12]
 8005522:	1d38      	adds	r0, r7, #4
 8005524:	4914      	ldr	r1, [pc, #80]	; (8005578 <leer_dht_interior+0x144>)
 8005526:	f004 fdd5 	bl	800a0d4 <siprintf>
		strcpy(dht_interior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 800552a:	1d3b      	adds	r3, r7, #4
 800552c:	4619      	mov	r1, r3
 800552e:	4813      	ldr	r0, [pc, #76]	; (800557c <leer_dht_interior+0x148>)
 8005530:	f004 fe16 	bl	800a160 <strcpy>
		dht_interior.temperatura = Temp_byte1 + Temp_byte2/10;
 8005534:	7b7b      	ldrb	r3, [r7, #13]
 8005536:	7b3a      	ldrb	r2, [r7, #12]
 8005538:	4911      	ldr	r1, [pc, #68]	; (8005580 <leer_dht_interior+0x14c>)
 800553a:	fba1 1202 	umull	r1, r2, r1, r2
 800553e:	08d2      	lsrs	r2, r2, #3
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	4413      	add	r3, r2
 8005544:	4618      	mov	r0, r3
 8005546:	f7fa ffa3 	bl	8000490 <__aeabi_i2d>
 800554a:	4603      	mov	r3, r0
 800554c:	460c      	mov	r4, r1
 800554e:	4a09      	ldr	r2, [pc, #36]	; (8005574 <leer_dht_interior+0x140>)
 8005550:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_interior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8005554:	4b07      	ldr	r3, [pc, #28]	; (8005574 <leer_dht_interior+0x140>)
 8005556:	2202      	movs	r2, #2
 8005558:	745a      	strb	r2, [r3, #17]
 800555a:	e002      	b.n	8005562 <leer_dht_interior+0x12e>
	}
	else
		dht_interior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 800555c:	4b05      	ldr	r3, [pc, #20]	; (8005574 <leer_dht_interior+0x140>)
 800555e:	2203      	movs	r2, #3
 8005560:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8005562:	2100      	movs	r1, #0
 8005564:	4802      	ldr	r0, [pc, #8]	; (8005570 <leer_dht_interior+0x13c>)
 8005566:	f7fd f90d 	bl	8002784 <TIM_Cmd>

}
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	bd90      	pop	{r4, r7, pc}
 8005570:	40000c00 	.word	0x40000c00
 8005574:	20000878 	.word	0x20000878
 8005578:	0800a4ec 	.word	0x0800a4ec
 800557c:	2000088a 	.word	0x2000088a
 8005580:	cccccccd 	.word	0xcccccccd

08005584 <set_gpio_output_exterior>:

// DHT Exterior.

void set_gpio_output_exterior(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800558a:	2101      	movs	r1, #1
 800558c:	2010      	movs	r0, #16
 800558e:	f7fc f945 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 8005592:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005596:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8005598:	2301      	movs	r3, #1
 800559a:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 800559c:	2303      	movs	r3, #3
 800559e:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 80055a0:	2300      	movs	r3, #0
 80055a2:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80055a8:	463b      	mov	r3, r7
 80055aa:	4619      	mov	r1, r3
 80055ac:	4803      	ldr	r0, [pc, #12]	; (80055bc <set_gpio_output_exterior+0x38>)
 80055ae:	f7fb feab 	bl	8001308 <GPIO_Init>
}
 80055b2:	bf00      	nop
 80055b4:	3708      	adds	r7, #8
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000

080055c0 <set_gpio_input_exterior>:

void set_gpio_input_exterior (void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80055c6:	2101      	movs	r1, #1
 80055c8:	2010      	movs	r0, #16
 80055ca:	f7fc f927 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_9;
 80055ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055d2:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 80055d4:	2300      	movs	r3, #0
 80055d6:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80055d8:	2303      	movs	r3, #3
 80055da:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 80055dc:	2300      	movs	r3, #0
 80055de:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80055e4:	463b      	mov	r3, r7
 80055e6:	4619      	mov	r1, r3
 80055e8:	4803      	ldr	r0, [pc, #12]	; (80055f8 <set_gpio_input_exterior+0x38>)
 80055ea:	f7fb fe8d 	bl	8001308 <GPIO_Init>
}
 80055ee:	bf00      	nop
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40021000 	.word	0x40021000

080055fc <DHT11_start_exterior>:

void DHT11_start_exterior (void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
	set_gpio_output_exterior();  // set the pin as output
 8005600:	f7ff ffc0 	bl	8005584 <set_gpio_output_exterior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_9,0); // pull the pin low
 8005604:	2200      	movs	r2, #0
 8005606:	f44f 7100 	mov.w	r1, #512	; 0x200
 800560a:	4805      	ldr	r0, [pc, #20]	; (8005620 <DHT11_start_exterior+0x24>)
 800560c:	f7fb ff5c 	bl	80014c8 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 8005610:	f244 6050 	movw	r0, #18000	; 0x4650
 8005614:	f7ff fe1c 	bl	8005250 <delay>
	set_gpio_input_exterior();   // set as input
 8005618:	f7ff ffd2 	bl	80055c0 <set_gpio_input_exterior>
}
 800561c:	bf00      	nop
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40021000 	.word	0x40021000

08005624 <check_response_exterior>:

void check_response_exterior (void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
	delay(40);
 8005628:	2028      	movs	r0, #40	; 0x28
 800562a:	f7ff fe11 	bl	8005250 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)))
 800562e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005632:	4813      	ldr	r0, [pc, #76]	; (8005680 <check_response_exterior+0x5c>)
 8005634:	f7fb ff10 	bl	8001458 <GPIO_ReadInputDataBit>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10d      	bne.n	800565a <check_response_exterior+0x36>
	{
		delay(80);
 800563e:	2050      	movs	r0, #80	; 0x50
 8005640:	f7ff fe06 	bl	8005250 <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9))) dht_exterior.check = 1;
 8005644:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005648:	480d      	ldr	r0, [pc, #52]	; (8005680 <check_response_exterior+0x5c>)
 800564a:	f7fb ff05 	bl	8001458 <GPIO_ReadInputDataBit>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <check_response_exterior+0x36>
 8005654:	4b0b      	ldr	r3, [pc, #44]	; (8005684 <check_response_exterior+0x60>)
 8005656:	2201      	movs	r2, #1
 8005658:	725a      	strb	r2, [r3, #9]
	}

	dht_exterior.timeout = TIME_TIMEOUT;
 800565a:	4b0a      	ldr	r3, [pc, #40]	; (8005684 <check_response_exterior+0x60>)
 800565c:	220a      	movs	r2, #10
 800565e:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9) && !dht_exterior.flag_timeout);   // wait for the pin to go low
 8005660:	bf00      	nop
 8005662:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005666:	4806      	ldr	r0, [pc, #24]	; (8005680 <check_response_exterior+0x5c>)
 8005668:	f7fb fef6 	bl	8001458 <GPIO_ReadInputDataBit>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <check_response_exterior+0x56>
 8005672:	4b04      	ldr	r3, [pc, #16]	; (8005684 <check_response_exterior+0x60>)
 8005674:	7c1b      	ldrb	r3, [r3, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d0f3      	beq.n	8005662 <check_response_exterior+0x3e>
}
 800567a:	bf00      	nop
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	40021000 	.word	0x40021000
 8005684:	20000830 	.word	0x20000830

08005688 <read_data_exterior>:

uint8_t read_data_exterior (void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800568e:	2300      	movs	r3, #0
 8005690:	71bb      	strb	r3, [r7, #6]
 8005692:	e054      	b.n	800573e <read_data_exterior+0xb6>
	{
		dht_exterior.timeout = TIME_TIMEOUT;
 8005694:	4b2e      	ldr	r3, [pc, #184]	; (8005750 <read_data_exterior+0xc8>)
 8005696:	220a      	movs	r2, #10
 8005698:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);   // wait for the pin to go high
 800569a:	bf00      	nop
 800569c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056a0:	482c      	ldr	r0, [pc, #176]	; (8005754 <read_data_exterior+0xcc>)
 80056a2:	f7fb fed9 	bl	8001458 <GPIO_ReadInputDataBit>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d103      	bne.n	80056b4 <read_data_exterior+0x2c>
 80056ac:	4b28      	ldr	r3, [pc, #160]	; (8005750 <read_data_exterior+0xc8>)
 80056ae:	7c1b      	ldrb	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0f3      	beq.n	800569c <read_data_exterior+0x14>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80056b4:	4b26      	ldr	r3, [pc, #152]	; (8005750 <read_data_exterior+0xc8>)
 80056b6:	7c1b      	ldrb	r3, [r3, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <read_data_exterior+0x38>
			return 0;
 80056bc:	2300      	movs	r3, #0
 80056be:	e042      	b.n	8005746 <read_data_exterior+0xbe>

		delay(40);   // wait for 40 us
 80056c0:	2028      	movs	r0, #40	; 0x28
 80056c2:	f7ff fdc5 	bl	8005250 <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) == 0)   // if the pin is low
 80056c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056ca:	4822      	ldr	r0, [pc, #136]	; (8005754 <read_data_exterior+0xcc>)
 80056cc:	f7fb fec4 	bl	8001458 <GPIO_ReadInputDataBit>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10e      	bne.n	80056f4 <read_data_exterior+0x6c>
		{
			i&= ~(1<<(7-j));   // write 0
 80056d6:	79bb      	ldrb	r3, [r7, #6]
 80056d8:	f1c3 0307 	rsb	r3, r3, #7
 80056dc:	2201      	movs	r2, #1
 80056de:	fa02 f303 	lsl.w	r3, r2, r3
 80056e2:	b25b      	sxtb	r3, r3
 80056e4:	43db      	mvns	r3, r3
 80056e6:	b25a      	sxtb	r2, r3
 80056e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ec:	4013      	ands	r3, r2
 80056ee:	b25b      	sxtb	r3, r3
 80056f0:	71fb      	strb	r3, [r7, #7]
 80056f2:	e00b      	b.n	800570c <read_data_exterior+0x84>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80056f4:	79bb      	ldrb	r3, [r7, #6]
 80056f6:	f1c3 0307 	rsb	r3, r3, #7
 80056fa:	2201      	movs	r2, #1
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	b25a      	sxtb	r2, r3
 8005702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005706:	4313      	orrs	r3, r2
 8005708:	b25b      	sxtb	r3, r3
 800570a:	71fb      	strb	r3, [r7, #7]

		dht_exterior.timeout = TIME_TIMEOUT; // set the timeout
 800570c:	4b10      	ldr	r3, [pc, #64]	; (8005750 <read_data_exterior+0xc8>)
 800570e:	220a      	movs	r2, #10
 8005710:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_9)) && !dht_exterior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 8005712:	bf00      	nop
 8005714:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005718:	480e      	ldr	r0, [pc, #56]	; (8005754 <read_data_exterior+0xcc>)
 800571a:	f7fb fe9d 	bl	8001458 <GPIO_ReadInputDataBit>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <read_data_exterior+0xa4>
 8005724:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <read_data_exterior+0xc8>)
 8005726:	7c1b      	ldrb	r3, [r3, #16]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0f3      	beq.n	8005714 <read_data_exterior+0x8c>
		if(dht_exterior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 800572c:	4b08      	ldr	r3, [pc, #32]	; (8005750 <read_data_exterior+0xc8>)
 800572e:	7c1b      	ldrb	r3, [r3, #16]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d001      	beq.n	8005738 <read_data_exterior+0xb0>
			return 0;
 8005734:	2300      	movs	r3, #0
 8005736:	e006      	b.n	8005746 <read_data_exterior+0xbe>
	for (j=0;j<8;j++)
 8005738:	79bb      	ldrb	r3, [r7, #6]
 800573a:	3301      	adds	r3, #1
 800573c:	71bb      	strb	r3, [r7, #6]
 800573e:	79bb      	ldrb	r3, [r7, #6]
 8005740:	2b07      	cmp	r3, #7
 8005742:	d9a7      	bls.n	8005694 <read_data_exterior+0xc>
	}
	return i;
 8005744:	79fb      	ldrb	r3, [r7, #7]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	20000830 	.word	0x20000830
 8005754:	40021000 	.word	0x40021000

08005758 <leer_dht_exterior>:

void leer_dht_exterior(){
 8005758:	b590      	push	{r4, r7, lr}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 800575e:	2300      	movs	r3, #0
 8005760:	607b      	str	r3, [r7, #4]
 8005762:	2300      	movs	r3, #0
 8005764:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 8005766:	2101      	movs	r1, #1
 8005768:	484a      	ldr	r0, [pc, #296]	; (8005894 <leer_dht_exterior+0x13c>)
 800576a:	f7fd f80b 	bl	8002784 <TIM_Cmd>
	DHT11_start_exterior ();
 800576e:	f7ff ff45 	bl	80055fc <DHT11_start_exterior>


	check_response_exterior ();
 8005772:	f7ff ff57 	bl	8005624 <check_response_exterior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005776:	4b48      	ldr	r3, [pc, #288]	; (8005898 <leer_dht_exterior+0x140>)
 8005778:	7c1b      	ldrb	r3, [r3, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d007      	beq.n	800578e <leer_dht_exterior+0x36>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800577e:	4b46      	ldr	r3, [pc, #280]	; (8005898 <leer_dht_exterior+0x140>)
 8005780:	2204      	movs	r2, #4
 8005782:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005784:	2100      	movs	r1, #0
 8005786:	4843      	ldr	r0, [pc, #268]	; (8005894 <leer_dht_exterior+0x13c>)
 8005788:	f7fc fffc 	bl	8002784 <TIM_Cmd>
		return;
 800578c:	e07f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	Rh_byte1 = read_data_exterior ();
 800578e:	f7ff ff7b 	bl	8005688 <read_data_exterior>
 8005792:	4603      	mov	r3, r0
 8005794:	73fb      	strb	r3, [r7, #15]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005796:	4b40      	ldr	r3, [pc, #256]	; (8005898 <leer_dht_exterior+0x140>)
 8005798:	7c1b      	ldrb	r3, [r3, #16]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d007      	beq.n	80057ae <leer_dht_exterior+0x56>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800579e:	4b3e      	ldr	r3, [pc, #248]	; (8005898 <leer_dht_exterior+0x140>)
 80057a0:	2204      	movs	r2, #4
 80057a2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80057a4:	2100      	movs	r1, #0
 80057a6:	483b      	ldr	r0, [pc, #236]	; (8005894 <leer_dht_exterior+0x13c>)
 80057a8:	f7fc ffec 	bl	8002784 <TIM_Cmd>
		return;
 80057ac:	e06f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	Rh_byte2 = read_data_exterior ();
 80057ae:	f7ff ff6b 	bl	8005688 <read_data_exterior>
 80057b2:	4603      	mov	r3, r0
 80057b4:	73bb      	strb	r3, [r7, #14]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80057b6:	4b38      	ldr	r3, [pc, #224]	; (8005898 <leer_dht_exterior+0x140>)
 80057b8:	7c1b      	ldrb	r3, [r3, #16]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d007      	beq.n	80057ce <leer_dht_exterior+0x76>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 80057be:	4b36      	ldr	r3, [pc, #216]	; (8005898 <leer_dht_exterior+0x140>)
 80057c0:	2204      	movs	r2, #4
 80057c2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80057c4:	2100      	movs	r1, #0
 80057c6:	4833      	ldr	r0, [pc, #204]	; (8005894 <leer_dht_exterior+0x13c>)
 80057c8:	f7fc ffdc 	bl	8002784 <TIM_Cmd>
		return;
 80057cc:	e05f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	Temp_byte1 = read_data_exterior ();
 80057ce:	f7ff ff5b 	bl	8005688 <read_data_exterior>
 80057d2:	4603      	mov	r3, r0
 80057d4:	737b      	strb	r3, [r7, #13]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80057d6:	4b30      	ldr	r3, [pc, #192]	; (8005898 <leer_dht_exterior+0x140>)
 80057d8:	7c1b      	ldrb	r3, [r3, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d007      	beq.n	80057ee <leer_dht_exterior+0x96>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 80057de:	4b2e      	ldr	r3, [pc, #184]	; (8005898 <leer_dht_exterior+0x140>)
 80057e0:	2204      	movs	r2, #4
 80057e2:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80057e4:	2100      	movs	r1, #0
 80057e6:	482b      	ldr	r0, [pc, #172]	; (8005894 <leer_dht_exterior+0x13c>)
 80057e8:	f7fc ffcc 	bl	8002784 <TIM_Cmd>
		return;
 80057ec:	e04f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	Temp_byte2 = read_data_exterior ();
 80057ee:	f7ff ff4b 	bl	8005688 <read_data_exterior>
 80057f2:	4603      	mov	r3, r0
 80057f4:	733b      	strb	r3, [r7, #12]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80057f6:	4b28      	ldr	r3, [pc, #160]	; (8005898 <leer_dht_exterior+0x140>)
 80057f8:	7c1b      	ldrb	r3, [r3, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d007      	beq.n	800580e <leer_dht_exterior+0xb6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 80057fe:	4b26      	ldr	r3, [pc, #152]	; (8005898 <leer_dht_exterior+0x140>)
 8005800:	2204      	movs	r2, #4
 8005802:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005804:	2100      	movs	r1, #0
 8005806:	4823      	ldr	r0, [pc, #140]	; (8005894 <leer_dht_exterior+0x13c>)
 8005808:	f7fc ffbc 	bl	8002784 <TIM_Cmd>
		return;
 800580c:	e03f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	sum = read_data_exterior();
 800580e:	f7ff ff3b 	bl	8005688 <read_data_exterior>
 8005812:	4603      	mov	r3, r0
 8005814:	817b      	strh	r3, [r7, #10]
	if(dht_exterior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 8005816:	4b20      	ldr	r3, [pc, #128]	; (8005898 <leer_dht_exterior+0x140>)
 8005818:	7c1b      	ldrb	r3, [r3, #16]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d007      	beq.n	800582e <leer_dht_exterior+0xd6>
		dht_exterior.estado = STATE_DHT_TIMEOUT;
 800581e:	4b1e      	ldr	r3, [pc, #120]	; (8005898 <leer_dht_exterior+0x140>)
 8005820:	2204      	movs	r2, #4
 8005822:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 8005824:	2100      	movs	r1, #0
 8005826:	481b      	ldr	r0, [pc, #108]	; (8005894 <leer_dht_exterior+0x13c>)
 8005828:	f7fc ffac 	bl	8002784 <TIM_Cmd>
		return;
 800582c:	e02f      	b.n	800588e <leer_dht_exterior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 800582e:	897a      	ldrh	r2, [r7, #10]
 8005830:	7bf9      	ldrb	r1, [r7, #15]
 8005832:	7bbb      	ldrb	r3, [r7, #14]
 8005834:	4419      	add	r1, r3
 8005836:	7b7b      	ldrb	r3, [r7, #13]
 8005838:	4419      	add	r1, r3
 800583a:	7b3b      	ldrb	r3, [r7, #12]
 800583c:	440b      	add	r3, r1
 800583e:	429a      	cmp	r2, r3
 8005840:	d11e      	bne.n	8005880 <leer_dht_exterior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 8005842:	7b7a      	ldrb	r2, [r7, #13]
 8005844:	7b3b      	ldrb	r3, [r7, #12]
 8005846:	1d38      	adds	r0, r7, #4
 8005848:	4914      	ldr	r1, [pc, #80]	; (800589c <leer_dht_exterior+0x144>)
 800584a:	f004 fc43 	bl	800a0d4 <siprintf>
		strcpy(dht_exterior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 800584e:	1d3b      	adds	r3, r7, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4813      	ldr	r0, [pc, #76]	; (80058a0 <leer_dht_exterior+0x148>)
 8005854:	f004 fc84 	bl	800a160 <strcpy>
		dht_exterior.temperatura = Temp_byte1 + Temp_byte2/10;;
 8005858:	7b7b      	ldrb	r3, [r7, #13]
 800585a:	7b3a      	ldrb	r2, [r7, #12]
 800585c:	4911      	ldr	r1, [pc, #68]	; (80058a4 <leer_dht_exterior+0x14c>)
 800585e:	fba1 1202 	umull	r1, r2, r1, r2
 8005862:	08d2      	lsrs	r2, r2, #3
 8005864:	b2d2      	uxtb	r2, r2
 8005866:	4413      	add	r3, r2
 8005868:	4618      	mov	r0, r3
 800586a:	f7fa fe11 	bl	8000490 <__aeabi_i2d>
 800586e:	4603      	mov	r3, r0
 8005870:	460c      	mov	r4, r1
 8005872:	4a09      	ldr	r2, [pc, #36]	; (8005898 <leer_dht_exterior+0x140>)
 8005874:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_exterior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8005878:	4b07      	ldr	r3, [pc, #28]	; (8005898 <leer_dht_exterior+0x140>)
 800587a:	2202      	movs	r2, #2
 800587c:	745a      	strb	r2, [r3, #17]
 800587e:	e002      	b.n	8005886 <leer_dht_exterior+0x12e>
	}
	else
		dht_exterior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 8005880:	4b05      	ldr	r3, [pc, #20]	; (8005898 <leer_dht_exterior+0x140>)
 8005882:	2203      	movs	r2, #3
 8005884:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 8005886:	2100      	movs	r1, #0
 8005888:	4802      	ldr	r0, [pc, #8]	; (8005894 <leer_dht_exterior+0x13c>)
 800588a:	f7fc ff7b 	bl	8002784 <TIM_Cmd>

}
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	bd90      	pop	{r4, r7, pc}
 8005894:	40000c00 	.word	0x40000c00
 8005898:	20000830 	.word	0x20000830
 800589c:	0800a4ec 	.word	0x0800a4ec
 80058a0:	20000842 	.word	0x20000842
 80058a4:	cccccccd 	.word	0xcccccccd

080058a8 <TIM5_Init>:



/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 80058ae:	2300      	movs	r3, #0
 80058b0:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 80058b2:	4b12      	ldr	r3, [pc, #72]	; (80058fc <TIM5_Init+0x54>)
 80058b4:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 80058b6:	4b12      	ldr	r3, [pc, #72]	; (8005900 <TIM5_Init+0x58>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	085a      	lsrs	r2, r3, #1
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 80058c8:	230a      	movs	r3, #10
 80058ca:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80058cc:	8afb      	ldrh	r3, [r7, #22]
 80058ce:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80058d0:	2300      	movs	r3, #0
 80058d2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80058d4:	2300      	movs	r3, #0
 80058d6:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 80058d8:	1d3b      	adds	r3, r7, #4
 80058da:	4619      	mov	r1, r3
 80058dc:	4809      	ldr	r0, [pc, #36]	; (8005904 <TIM5_Init+0x5c>)
 80058de:	f7fc fee5 	bl	80026ac <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 80058e2:	2201      	movs	r2, #1
 80058e4:	2102      	movs	r1, #2
 80058e6:	4807      	ldr	r0, [pc, #28]	; (8005904 <TIM5_Init+0x5c>)
 80058e8:	f7fc ff6c 	bl	80027c4 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 80058ec:	2101      	movs	r1, #1
 80058ee:	4805      	ldr	r0, [pc, #20]	; (8005904 <TIM5_Init+0x5c>)
 80058f0:	f7fc ff48 	bl	8002784 <TIM_Cmd>

}
 80058f4:	bf00      	nop
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	00989680 	.word	0x00989680
 8005900:	200000a8 	.word	0x200000a8
 8005904:	40000c00 	.word	0x40000c00

08005908 <TIM5_Config>:

void TIM5_Config(void){
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 800590e:	2101      	movs	r1, #1
 8005910:	2008      	movs	r0, #8
 8005912:	f7fb ffa3 	bl	800185c <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8005916:	2332      	movs	r3, #50	; 0x32
 8005918:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 800591a:	230a      	movs	r3, #10
 800591c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800591e:	2301      	movs	r3, #1
 8005920:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005922:	2301      	movs	r3, #1
 8005924:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8005926:	1d3b      	adds	r3, r7, #4
 8005928:	4618      	mov	r0, r3
 800592a:	f7fb f85d 	bl	80009e8 <NVIC_Init>

}
 800592e:	bf00      	nop
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <TIM5_Start>:

void TIM5_Start(void){
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 800593c:	f7ff ffe4 	bl	8005908 <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 8005940:	f7ff ffb2 	bl	80058a8 <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 8005944:	2100      	movs	r1, #0
 8005946:	4802      	ldr	r0, [pc, #8]	; (8005950 <TIM5_Start+0x18>)
 8005948:	f7fc ff1c 	bl	8002784 <TIM_Cmd>
}
 800594c:	bf00      	nop
 800594e:	bd80      	pop	{r7, pc}
 8005950:	40000c00 	.word	0x40000c00

08005954 <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8005958:	2102      	movs	r1, #2
 800595a:	480a      	ldr	r0, [pc, #40]	; (8005984 <TIM5_IRQHandler+0x30>)
 800595c:	f7fc ff56 	bl	800280c <TIM_GetITStatus>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00c      	beq.n	8005980 <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8005966:	2102      	movs	r1, #2
 8005968:	4806      	ldr	r0, [pc, #24]	; (8005984 <TIM5_IRQHandler+0x30>)
 800596a:	f7fc ff79 	bl	8002860 <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 800596e:	4b06      	ldr	r3, [pc, #24]	; (8005988 <TIM5_IRQHandler+0x34>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d004      	beq.n	8005980 <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 8005976:	4b04      	ldr	r3, [pc, #16]	; (8005988 <TIM5_IRQHandler+0x34>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3b01      	subs	r3, #1
 800597c:	4a02      	ldr	r2, [pc, #8]	; (8005988 <TIM5_IRQHandler+0x34>)
 800597e:	6013      	str	r3, [r2, #0]
		}

	}
}
 8005980:	bf00      	nop
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40000c00 	.word	0x40000c00
 8005988:	200002a4 	.word	0x200002a4

0800598c <TIM3_Init>:
void abrir_ventana();
void cerrar_ventana();

/* Timer 3 Canal 1 */

void TIM3_Init(void){
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 8005992:	2300      	movs	r3, #0
 8005994:	81fb      	strh	r3, [r7, #14]
	uint16_t frecuencia = 4e3; // Frecuencia del contador a 4kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 8005996:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800599a:	81bb      	strh	r3, [r7, #12]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 800599c:	4b11      	ldr	r3, [pc, #68]	; (80059e4 <TIM3_Init+0x58>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	085a      	lsrs	r2, r3, #1
 80059a2:	89bb      	ldrh	r3, [r7, #12]
 80059a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Period = 0.004e3; // 1seg (40e3 = 1 seg --> 0.04e3 = 1 mseg) de periodo.  ----> Frecuencia = 1 kHz
 80059ae:	2304      	movs	r3, #4
 80059b0:	607b      	str	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80059b2:	89fb      	ldrh	r3, [r7, #14]
 80059b4:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80059b6:	2300      	movs	r3, #0
 80059b8:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80059ba:	2300      	movs	r3, #0
 80059bc:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80059be:	463b      	mov	r3, r7
 80059c0:	4619      	mov	r1, r3
 80059c2:	4809      	ldr	r0, [pc, #36]	; (80059e8 <TIM3_Init+0x5c>)
 80059c4:	f7fc fe72 	bl	80026ac <TIM_TimeBaseInit>
	TIM_ITConfig(TIM3, TIM_IT_CC1, ENABLE);	// habilitacion de las interrupciones por el timer 4.
 80059c8:	2201      	movs	r2, #1
 80059ca:	2102      	movs	r1, #2
 80059cc:	4806      	ldr	r0, [pc, #24]	; (80059e8 <TIM3_Init+0x5c>)
 80059ce:	f7fc fef9 	bl	80027c4 <TIM_ITConfig>
	TIM_Cmd(TIM3, ENABLE); // Habilita el contador para el timer 4.
 80059d2:	2101      	movs	r1, #1
 80059d4:	4804      	ldr	r0, [pc, #16]	; (80059e8 <TIM3_Init+0x5c>)
 80059d6:	f7fc fed5 	bl	8002784 <TIM_Cmd>


}
 80059da:	bf00      	nop
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	200000a8 	.word	0x200000a8
 80059e8:	40000400 	.word	0x40000400

080059ec <TIM3_Config>:

void TIM3_Config(void){
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE); // Se habilita el reloj.
 80059f2:	2101      	movs	r1, #1
 80059f4:	2002      	movs	r0, #2
 80059f6:	f7fb ff31 	bl	800185c <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 80059fa:	231d      	movs	r3, #29
 80059fc:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8005a02:	2301      	movs	r3, #1
 8005a04:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005a06:	2301      	movs	r3, #1
 8005a08:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8005a0a:	1d3b      	adds	r3, r7, #4
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7fa ffeb 	bl	80009e8 <NVIC_Init>

}
 8005a12:	bf00      	nop
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <TIM3_Start>:

void TIM3_Start(void){
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM3_Config(); // Configuracion del timer.
 8005a1e:	f7ff ffe5 	bl	80059ec <TIM3_Config>
	TIM3_Init(); // Inicializacion del timer.
 8005a22:	f7ff ffb3 	bl	800598c <TIM3_Init>
}
 8005a26:	bf00      	nop
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <TIM3_IRQHandler>:

void TIM3_IRQHandler (void)  {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	af00      	add	r7, sp, #0
	/* TIM3_IRQHandler rutina de interrupcion del timer 3.
	 *  Realiza un toogle en el led rojo de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM3, TIM_IT_CC1) != RESET)
 8005a30:	2102      	movs	r1, #2
 8005a32:	4863      	ldr	r0, [pc, #396]	; (8005bc0 <TIM3_IRQHandler+0x194>)
 8005a34:	f7fc feea 	bl	800280c <TIM_GetITStatus>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 80bd 	beq.w	8005bba <TIM3_IRQHandler+0x18e>
	{
		TIM_ClearITPendingBit(TIM3, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8005a40:	2102      	movs	r1, #2
 8005a42:	485f      	ldr	r0, [pc, #380]	; (8005bc0 <TIM3_IRQHandler+0x194>)
 8005a44:	f7fc ff0c 	bl	8002860 <TIM_ClearITPendingBit>

		if(sentido == 1) //Abrir Ventana (Antihorario)
 8005a48:	4b5e      	ldr	r3, [pc, #376]	; (8005bc4 <TIM3_IRQHandler+0x198>)
 8005a4a:	881b      	ldrh	r3, [r3, #0]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d155      	bne.n	8005afc <TIM3_IRQHandler+0xd0>
		{
			if(step == 0){
 8005a50:	4b5d      	ldr	r3, [pc, #372]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005a52:	881b      	ldrh	r3, [r3, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d104      	bne.n	8005a62 <TIM3_IRQHandler+0x36>
				GPIO_Write(GPIOA,GPIO_Pin_0);
 8005a58:	2101      	movs	r1, #1
 8005a5a:	485c      	ldr	r0, [pc, #368]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005a5c:	f7fb fd4c 	bl	80014f8 <GPIO_Write>
 8005a60:	e045      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 1){
 8005a62:	4b59      	ldr	r3, [pc, #356]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005a64:	881b      	ldrh	r3, [r3, #0]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d104      	bne.n	8005a74 <TIM3_IRQHandler+0x48>
				GPIO_Write(GPIOA,GPIO_Pin_0| GPIO_Pin_1);
 8005a6a:	2103      	movs	r1, #3
 8005a6c:	4857      	ldr	r0, [pc, #348]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005a6e:	f7fb fd43 	bl	80014f8 <GPIO_Write>
 8005a72:	e03c      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 2){
 8005a74:	4b54      	ldr	r3, [pc, #336]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005a76:	881b      	ldrh	r3, [r3, #0]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d104      	bne.n	8005a86 <TIM3_IRQHandler+0x5a>
				GPIO_Write(GPIOA,GPIO_Pin_1);
 8005a7c:	2102      	movs	r1, #2
 8005a7e:	4853      	ldr	r0, [pc, #332]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005a80:	f7fb fd3a 	bl	80014f8 <GPIO_Write>
 8005a84:	e033      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 3){
 8005a86:	4b50      	ldr	r3, [pc, #320]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005a88:	881b      	ldrh	r3, [r3, #0]
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d104      	bne.n	8005a98 <TIM3_IRQHandler+0x6c>
				GPIO_Write(GPIOA,GPIO_Pin_2|GPIO_Pin_1);
 8005a8e:	2106      	movs	r1, #6
 8005a90:	484e      	ldr	r0, [pc, #312]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005a92:	f7fb fd31 	bl	80014f8 <GPIO_Write>
 8005a96:	e02a      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 4){
 8005a98:	4b4b      	ldr	r3, [pc, #300]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005a9a:	881b      	ldrh	r3, [r3, #0]
 8005a9c:	2b04      	cmp	r3, #4
 8005a9e:	d104      	bne.n	8005aaa <TIM3_IRQHandler+0x7e>
				GPIO_Write(GPIOA,GPIO_Pin_2);
 8005aa0:	2104      	movs	r1, #4
 8005aa2:	484a      	ldr	r0, [pc, #296]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005aa4:	f7fb fd28 	bl	80014f8 <GPIO_Write>
 8005aa8:	e021      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 5){
 8005aaa:	4b47      	ldr	r3, [pc, #284]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005aac:	881b      	ldrh	r3, [r3, #0]
 8005aae:	2b05      	cmp	r3, #5
 8005ab0:	d104      	bne.n	8005abc <TIM3_IRQHandler+0x90>
				GPIO_Write(GPIOA,GPIO_Pin_2|GPIO_Pin_3);
 8005ab2:	210c      	movs	r1, #12
 8005ab4:	4845      	ldr	r0, [pc, #276]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005ab6:	f7fb fd1f 	bl	80014f8 <GPIO_Write>
 8005aba:	e018      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 6){
 8005abc:	4b42      	ldr	r3, [pc, #264]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005abe:	881b      	ldrh	r3, [r3, #0]
 8005ac0:	2b06      	cmp	r3, #6
 8005ac2:	d104      	bne.n	8005ace <TIM3_IRQHandler+0xa2>
				GPIO_Write(GPIOA,GPIO_Pin_3);
 8005ac4:	2108      	movs	r1, #8
 8005ac6:	4841      	ldr	r0, [pc, #260]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005ac8:	f7fb fd16 	bl	80014f8 <GPIO_Write>
 8005acc:	e00f      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step == 7){
 8005ace:	4b3e      	ldr	r3, [pc, #248]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	2b07      	cmp	r3, #7
 8005ad4:	d104      	bne.n	8005ae0 <TIM3_IRQHandler+0xb4>
				GPIO_Write(GPIOA,GPIO_Pin_3|GPIO_Pin_0);
 8005ad6:	2109      	movs	r1, #9
 8005ad8:	483c      	ldr	r0, [pc, #240]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005ada:	f7fb fd0d 	bl	80014f8 <GPIO_Write>
 8005ade:	e006      	b.n	8005aee <TIM3_IRQHandler+0xc2>
			}
			else if(step > 7){
 8005ae0:	4b39      	ldr	r3, [pc, #228]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	2b07      	cmp	r3, #7
 8005ae6:	d902      	bls.n	8005aee <TIM3_IRQHandler+0xc2>
				step = 0;
 8005ae8:	4b37      	ldr	r3, [pc, #220]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	801a      	strh	r2, [r3, #0]
			}
			vuelta++;
 8005aee:	4b38      	ldr	r3, [pc, #224]	; (8005bd0 <TIM3_IRQHandler+0x1a4>)
 8005af0:	881b      	ldrh	r3, [r3, #0]
 8005af2:	3301      	adds	r3, #1
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	4b36      	ldr	r3, [pc, #216]	; (8005bd0 <TIM3_IRQHandler+0x1a4>)
 8005af8:	801a      	strh	r2, [r3, #0]
 8005afa:	e058      	b.n	8005bae <TIM3_IRQHandler+0x182>
		}

		else if(sentido == 0) //Cerrar Ventana (Antihorario)
 8005afc:	4b31      	ldr	r3, [pc, #196]	; (8005bc4 <TIM3_IRQHandler+0x198>)
 8005afe:	881b      	ldrh	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d154      	bne.n	8005bae <TIM3_IRQHandler+0x182>
		{
			if(step == 7){
 8005b04:	4b30      	ldr	r3, [pc, #192]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	2b07      	cmp	r3, #7
 8005b0a:	d104      	bne.n	8005b16 <TIM3_IRQHandler+0xea>
				GPIO_Write(GPIOA,GPIO_Pin_0);
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	482f      	ldr	r0, [pc, #188]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b10:	f7fb fcf2 	bl	80014f8 <GPIO_Write>
 8005b14:	e045      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 6){
 8005b16:	4b2c      	ldr	r3, [pc, #176]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b18:	881b      	ldrh	r3, [r3, #0]
 8005b1a:	2b06      	cmp	r3, #6
 8005b1c:	d104      	bne.n	8005b28 <TIM3_IRQHandler+0xfc>
				GPIO_Write(GPIOA,GPIO_Pin_0| GPIO_Pin_1);
 8005b1e:	2103      	movs	r1, #3
 8005b20:	482a      	ldr	r0, [pc, #168]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b22:	f7fb fce9 	bl	80014f8 <GPIO_Write>
 8005b26:	e03c      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 5){
 8005b28:	4b27      	ldr	r3, [pc, #156]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b2a:	881b      	ldrh	r3, [r3, #0]
 8005b2c:	2b05      	cmp	r3, #5
 8005b2e:	d104      	bne.n	8005b3a <TIM3_IRQHandler+0x10e>
				GPIO_Write(GPIOA,GPIO_Pin_1);
 8005b30:	2102      	movs	r1, #2
 8005b32:	4826      	ldr	r0, [pc, #152]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b34:	f7fb fce0 	bl	80014f8 <GPIO_Write>
 8005b38:	e033      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 4){
 8005b3a:	4b23      	ldr	r3, [pc, #140]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b3c:	881b      	ldrh	r3, [r3, #0]
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d104      	bne.n	8005b4c <TIM3_IRQHandler+0x120>
				GPIO_Write(GPIOA,GPIO_Pin_2|GPIO_Pin_1);
 8005b42:	2106      	movs	r1, #6
 8005b44:	4821      	ldr	r0, [pc, #132]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b46:	f7fb fcd7 	bl	80014f8 <GPIO_Write>
 8005b4a:	e02a      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 3){
 8005b4c:	4b1e      	ldr	r3, [pc, #120]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b4e:	881b      	ldrh	r3, [r3, #0]
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d104      	bne.n	8005b5e <TIM3_IRQHandler+0x132>
				GPIO_Write(GPIOA,GPIO_Pin_2);
 8005b54:	2104      	movs	r1, #4
 8005b56:	481d      	ldr	r0, [pc, #116]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b58:	f7fb fcce 	bl	80014f8 <GPIO_Write>
 8005b5c:	e021      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 2){
 8005b5e:	4b1a      	ldr	r3, [pc, #104]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b60:	881b      	ldrh	r3, [r3, #0]
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d104      	bne.n	8005b70 <TIM3_IRQHandler+0x144>
				GPIO_Write(GPIOA,GPIO_Pin_2|GPIO_Pin_3);
 8005b66:	210c      	movs	r1, #12
 8005b68:	4818      	ldr	r0, [pc, #96]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b6a:	f7fb fcc5 	bl	80014f8 <GPIO_Write>
 8005b6e:	e018      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 1){
 8005b70:	4b15      	ldr	r3, [pc, #84]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d104      	bne.n	8005b82 <TIM3_IRQHandler+0x156>
				GPIO_Write(GPIOA,GPIO_Pin_3);
 8005b78:	2108      	movs	r1, #8
 8005b7a:	4814      	ldr	r0, [pc, #80]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b7c:	f7fb fcbc 	bl	80014f8 <GPIO_Write>
 8005b80:	e00f      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step == 0){
 8005b82:	4b11      	ldr	r3, [pc, #68]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b84:	881b      	ldrh	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d104      	bne.n	8005b94 <TIM3_IRQHandler+0x168>
				GPIO_Write(GPIOA,GPIO_Pin_3|GPIO_Pin_0);
 8005b8a:	2109      	movs	r1, #9
 8005b8c:	480f      	ldr	r0, [pc, #60]	; (8005bcc <TIM3_IRQHandler+0x1a0>)
 8005b8e:	f7fb fcb3 	bl	80014f8 <GPIO_Write>
 8005b92:	e006      	b.n	8005ba2 <TIM3_IRQHandler+0x176>
			}
			else if(step > 7){
 8005b94:	4b0c      	ldr	r3, [pc, #48]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b96:	881b      	ldrh	r3, [r3, #0]
 8005b98:	2b07      	cmp	r3, #7
 8005b9a:	d902      	bls.n	8005ba2 <TIM3_IRQHandler+0x176>
				step = 0;
 8005b9c:	4b0a      	ldr	r3, [pc, #40]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	801a      	strh	r2, [r3, #0]
			}
			vuelta++;
 8005ba2:	4b0b      	ldr	r3, [pc, #44]	; (8005bd0 <TIM3_IRQHandler+0x1a4>)
 8005ba4:	881b      	ldrh	r3, [r3, #0]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <TIM3_IRQHandler+0x1a4>)
 8005bac:	801a      	strh	r2, [r3, #0]
		}
		step ++;
 8005bae:	4b06      	ldr	r3, [pc, #24]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	4b04      	ldr	r3, [pc, #16]	; (8005bc8 <TIM3_IRQHandler+0x19c>)
 8005bb8:	801a      	strh	r2, [r3, #0]
	}
}
 8005bba:	bf00      	nop
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	20000010 	.word	0x20000010
 8005bc8:	200002a8 	.word	0x200002a8
 8005bcc:	40020000 	.word	0x40020000
 8005bd0:	200002aa 	.word	0x200002aa

08005bd4 <main>:
#include "main.h"

int contador_led = 1000;


int main(void){
 8005bd4:	b598      	push	{r3, r4, r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
	 *	Tiene RTC, una prueba de seguimiento de cultivos, lee dos sensores externos de temperatura y humedad
	 *	y dos analogicos. 
	 *
	 */

	UB_LCD_2x16_Init(); // Inicializacion del display.
 8005bd8:	f001 ffb4 	bl	8007b44 <UB_LCD_2x16_Init>
	inicializar_leds();
 8005bdc:	f000 f95c 	bl	8005e98 <inicializar_leds>
	inicializar_ventana();
 8005be0:	f000 f978 	bl	8005ed4 <inicializar_ventana>
	inicializar_calentador();
 8005be4:	f000 f992 	bl	8005f0c <inicializar_calentador>
	inicializar_bomba();
 8005be8:	f000 f9ac 	bl	8005f44 <inicializar_bomba>
	adc_inicializar();
 8005bec:	f7fd f822 	bl	8002c34 <adc_inicializar>
	TIM5_Start(); // Inicializa el timer del DHT.
 8005bf0:	f7ff fea2 	bl	8005938 <TIM5_Start>
	TIM3_Start(); // Inicializa el timer para el motor paso a paso.
 8005bf4:	f7ff ff11 	bl	8005a1a <TIM3_Start>
	USART3_Config();
 8005bf8:	f000 feb0 	bl	800695c <USART3_Config>


	TM_RTC_Init(TM_RTC_ClockSource_External); // Se inicializa el RTC.
 8005bfc:	2001      	movs	r0, #1
 8005bfe:	f001 f8db 	bl	8006db8 <TM_RTC_Init>
	TM_RTC_Interrupts(TM_RTC_Int_1s); //Se activan las interrupciones del RTC.
 8005c02:	2007      	movs	r0, #7
 8005c04:	f001 fb82 	bl	800730c <TM_RTC_Interrupts>

	SystemInit(); // Activa el systick.
 8005c08:	f004 f8da 	bl	8009dc0 <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 8005c0c:	4b1e      	ldr	r3, [pc, #120]	; (8005c88 <main+0xb4>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7fa fc2d 	bl	8000470 <__aeabi_ui2d>
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	4b1c      	ldr	r3, [pc, #112]	; (8005c8c <main+0xb8>)
 8005c1c:	f7fa fdc8 	bl	80007b0 <__aeabi_ddiv>
 8005c20:	4603      	mov	r3, r0
 8005c22:	460c      	mov	r4, r1
 8005c24:	4618      	mov	r0, r3
 8005c26:	4621      	mov	r1, r4
 8005c28:	f7fa feaa 	bl	8000980 <__aeabi_d2uiz>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7ff faec 	bl	800520c <SysTick_Config>
	UB_Fatfs_Init(); // Init de la SD.
 8005c34:	f001 fe6c 	bl	8007910 <UB_Fatfs_Init>

	serial.contador = 0;
 8005c38:	4b15      	ldr	r3, [pc, #84]	; (8005c90 <main+0xbc>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	711a      	strb	r2, [r3, #4]
	serial.flag.comienzo_paquete = 0;
 8005c3e:	4a14      	ldr	r2, [pc, #80]	; (8005c90 <main+0xbc>)
 8005c40:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8005c44:	f36f 1304 	bfc	r3, #4, #1
 8005c48:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.flag.fin_paquete = 0;
 8005c4c:	4a10      	ldr	r2, [pc, #64]	; (8005c90 <main+0xbc>)
 8005c4e:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8005c52:	f36f 1345 	bfc	r3, #5, #1
 8005c56:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.timeout = 0;
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <main+0xbc>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	805a      	strh	r2, [r3, #2]
	sistema.flag.conexion_serial = 0;
 8005c60:	4a0c      	ldr	r2, [pc, #48]	; (8005c94 <main+0xc0>)
 8005c62:	7913      	ldrb	r3, [r2, #4]
 8005c64:	f36f 0300 	bfc	r3, #0, #1
 8005c68:	7113      	strb	r3, [r2, #4]
	sistema.flag.modo_monitor_serial = 0;
 8005c6a:	4a0a      	ldr	r2, [pc, #40]	; (8005c94 <main+0xc0>)
 8005c6c:	7913      	ldrb	r3, [r2, #4]
 8005c6e:	f36f 0341 	bfc	r3, #1, #1
 8005c72:	7113      	strb	r3, [r2, #4]
	//	    }
	//	  }else{
	//			GPIO_SetBits(GPIOD,GPIO_Pin_15);
	//	  }

	tarjeta_sd.flag.fallo_abrir_archivo = 0;
 8005c74:	4a08      	ldr	r2, [pc, #32]	; (8005c98 <main+0xc4>)
 8005c76:	7d13      	ldrb	r3, [r2, #20]
 8005c78:	f36f 1304 	bfc	r3, #4, #1
 8005c7c:	7513      	strb	r3, [r2, #20]
	cargar_datos(); // Se cargan los datos por default.
 8005c7e:	f000 fd31 	bl	80066e4 <cargar_datos>

	while(1){
		task_manager();
 8005c82:	f000 f97b 	bl	8005f7c <task_manager>
 8005c86:	e7fc      	b.n	8005c82 <main+0xae>
 8005c88:	200000a8 	.word	0x200000a8
 8005c8c:	408f4000 	.word	0x408f4000
 8005c90:	2000055c 	.word	0x2000055c
 8005c94:	2000078c 	.word	0x2000078c
 8005c98:	20000534 	.word	0x20000534

08005c9c <task_scheduler>:
	}
}

void task_scheduler(void){
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
	 *	contador se resetea cada vez q una tarea finaliza, en las no ciclicas el contador
	 *	se setea solo cuando es necesario.
	 */

	//	// Rutina DHT
	if(dht_interior.flag){
 8005ca0:	4b73      	ldr	r3, [pc, #460]	; (8005e70 <task_scheduler+0x1d4>)
 8005ca2:	7a1b      	ldrb	r3, [r3, #8]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00f      	beq.n	8005cc8 <task_scheduler+0x2c>
		if(dht_interior.timeout >= 1){
 8005ca8:	4b71      	ldr	r3, [pc, #452]	; (8005e70 <task_scheduler+0x1d4>)
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d004      	beq.n	8005cba <task_scheduler+0x1e>
			dht_interior.timeout--;
 8005cb0:	4b6f      	ldr	r3, [pc, #444]	; (8005e70 <task_scheduler+0x1d4>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	4a6e      	ldr	r2, [pc, #440]	; (8005e70 <task_scheduler+0x1d4>)
 8005cb8:	60d3      	str	r3, [r2, #12]
		}

		if(dht_interior.timeout <= 0){
 8005cba:	4b6d      	ldr	r3, [pc, #436]	; (8005e70 <task_scheduler+0x1d4>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d102      	bne.n	8005cc8 <task_scheduler+0x2c>
			dht_interior.flag_timeout = 1;
 8005cc2:	4b6b      	ldr	r3, [pc, #428]	; (8005e70 <task_scheduler+0x1d4>)
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_interior.contador >= 1){
 8005cc8:	4b69      	ldr	r3, [pc, #420]	; (8005e70 <task_scheduler+0x1d4>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <task_scheduler+0x40>
		dht_interior.contador--;
 8005cd0:	4b67      	ldr	r3, [pc, #412]	; (8005e70 <task_scheduler+0x1d4>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	4a66      	ldr	r2, [pc, #408]	; (8005e70 <task_scheduler+0x1d4>)
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	e00d      	b.n	8005cf8 <task_scheduler+0x5c>
	}
	else{
		dht_interior.flag = 1;
 8005cdc:	4b64      	ldr	r3, [pc, #400]	; (8005e70 <task_scheduler+0x1d4>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	721a      	strb	r2, [r3, #8]
		dht_interior.contador = 2000;
 8005ce2:	4b63      	ldr	r3, [pc, #396]	; (8005e70 <task_scheduler+0x1d4>)
 8005ce4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ce8:	601a      	str	r2, [r3, #0]
		dht_interior.flag_timeout = 0;
 8005cea:	4b61      	ldr	r3, [pc, #388]	; (8005e70 <task_scheduler+0x1d4>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	741a      	strb	r2, [r3, #16]
		dht_interior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8005cf0:	4b5f      	ldr	r3, [pc, #380]	; (8005e70 <task_scheduler+0x1d4>)
 8005cf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cf6:	60da      	str	r2, [r3, #12]
	}

	if(dht_exterior.flag){
 8005cf8:	4b5e      	ldr	r3, [pc, #376]	; (8005e74 <task_scheduler+0x1d8>)
 8005cfa:	7a1b      	ldrb	r3, [r3, #8]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00f      	beq.n	8005d20 <task_scheduler+0x84>
		if(dht_exterior.timeout >= 1){
 8005d00:	4b5c      	ldr	r3, [pc, #368]	; (8005e74 <task_scheduler+0x1d8>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d004      	beq.n	8005d12 <task_scheduler+0x76>
			dht_exterior.timeout--;
 8005d08:	4b5a      	ldr	r3, [pc, #360]	; (8005e74 <task_scheduler+0x1d8>)
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	4a59      	ldr	r2, [pc, #356]	; (8005e74 <task_scheduler+0x1d8>)
 8005d10:	60d3      	str	r3, [r2, #12]
		}

		if(dht_exterior.timeout <= 0){
 8005d12:	4b58      	ldr	r3, [pc, #352]	; (8005e74 <task_scheduler+0x1d8>)
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d102      	bne.n	8005d20 <task_scheduler+0x84>
			dht_exterior.flag_timeout = 1;
 8005d1a:	4b56      	ldr	r3, [pc, #344]	; (8005e74 <task_scheduler+0x1d8>)
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	741a      	strb	r2, [r3, #16]
		}
	}

	if(dht_exterior.contador >= 1){
 8005d20:	4b54      	ldr	r3, [pc, #336]	; (8005e74 <task_scheduler+0x1d8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d005      	beq.n	8005d34 <task_scheduler+0x98>
		dht_exterior.contador--;
 8005d28:	4b52      	ldr	r3, [pc, #328]	; (8005e74 <task_scheduler+0x1d8>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	4a51      	ldr	r2, [pc, #324]	; (8005e74 <task_scheduler+0x1d8>)
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	e00d      	b.n	8005d50 <task_scheduler+0xb4>
	}
	else{
		dht_exterior.flag = 1;
 8005d34:	4b4f      	ldr	r3, [pc, #316]	; (8005e74 <task_scheduler+0x1d8>)
 8005d36:	2201      	movs	r2, #1
 8005d38:	721a      	strb	r2, [r3, #8]
		dht_exterior.contador = 2000;
 8005d3a:	4b4e      	ldr	r3, [pc, #312]	; (8005e74 <task_scheduler+0x1d8>)
 8005d3c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d40:	601a      	str	r2, [r3, #0]
		dht_exterior.flag_timeout = 0;
 8005d42:	4b4c      	ldr	r3, [pc, #304]	; (8005e74 <task_scheduler+0x1d8>)
 8005d44:	2200      	movs	r2, #0
 8005d46:	741a      	strb	r2, [r3, #16]
		dht_exterior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8005d48:	4b4a      	ldr	r3, [pc, #296]	; (8005e74 <task_scheduler+0x1d8>)
 8005d4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005d4e:	60da      	str	r2, [r3, #12]
	}
	//
	// Rutina LDR
	if(ldr.contador >= 1){
 8005d50:	4b49      	ldr	r3, [pc, #292]	; (8005e78 <task_scheduler+0x1dc>)
 8005d52:	881b      	ldrh	r3, [r3, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d006      	beq.n	8005d66 <task_scheduler+0xca>
		ldr.contador--;
 8005d58:	4b47      	ldr	r3, [pc, #284]	; (8005e78 <task_scheduler+0x1dc>)
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	4b45      	ldr	r3, [pc, #276]	; (8005e78 <task_scheduler+0x1dc>)
 8005d62:	801a      	strh	r2, [r3, #0]
 8005d64:	e007      	b.n	8005d76 <task_scheduler+0xda>
	}
	else{
		ldr.flag.fin_contador = 1;
 8005d66:	4a44      	ldr	r2, [pc, #272]	; (8005e78 <task_scheduler+0x1dc>)
 8005d68:	7a13      	ldrb	r3, [r2, #8]
 8005d6a:	f043 0301 	orr.w	r3, r3, #1
 8005d6e:	7213      	strb	r3, [r2, #8]
		ldr.contador = 100;
 8005d70:	4b41      	ldr	r3, [pc, #260]	; (8005e78 <task_scheduler+0x1dc>)
 8005d72:	2264      	movs	r2, #100	; 0x64
 8005d74:	801a      	strh	r2, [r3, #0]
	}

	// Ruitna YL-69
	if(yl.contador >= 1){
 8005d76:	4b41      	ldr	r3, [pc, #260]	; (8005e7c <task_scheduler+0x1e0>)
 8005d78:	881b      	ldrh	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d006      	beq.n	8005d8c <task_scheduler+0xf0>
		yl.contador--;
 8005d7e:	4b3f      	ldr	r3, [pc, #252]	; (8005e7c <task_scheduler+0x1e0>)
 8005d80:	881b      	ldrh	r3, [r3, #0]
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	4b3d      	ldr	r3, [pc, #244]	; (8005e7c <task_scheduler+0x1e0>)
 8005d88:	801a      	strh	r2, [r3, #0]
 8005d8a:	e006      	b.n	8005d9a <task_scheduler+0xfe>
	}
	else{
		yl.flag = 1;
 8005d8c:	4b3b      	ldr	r3, [pc, #236]	; (8005e7c <task_scheduler+0x1e0>)
 8005d8e:	2201      	movs	r2, #1
 8005d90:	719a      	strb	r2, [r3, #6]
		yl.contador = 500;
 8005d92:	4b3a      	ldr	r3, [pc, #232]	; (8005e7c <task_scheduler+0x1e0>)
 8005d94:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005d98:	801a      	strh	r2, [r3, #0]
	}

	// Rutina del LED.
	if(led.contador >= 1){
 8005d9a:	4b39      	ldr	r3, [pc, #228]	; (8005e80 <task_scheduler+0x1e4>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <task_scheduler+0x112>
		led.contador--;
 8005da2:	4b37      	ldr	r3, [pc, #220]	; (8005e80 <task_scheduler+0x1e4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	4a35      	ldr	r2, [pc, #212]	; (8005e80 <task_scheduler+0x1e4>)
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	e013      	b.n	8005dd6 <task_scheduler+0x13a>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 8005dae:	4b34      	ldr	r3, [pc, #208]	; (8005e80 <task_scheduler+0x1e4>)
 8005db0:	791b      	ldrb	r3, [r3, #4]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	bf0c      	ite	eq
 8005dbc:	2301      	moveq	r3, #1
 8005dbe:	2300      	movne	r3, #0
 8005dc0:	b2d9      	uxtb	r1, r3
 8005dc2:	4a2f      	ldr	r2, [pc, #188]	; (8005e80 <task_scheduler+0x1e4>)
 8005dc4:	7913      	ldrb	r3, [r2, #4]
 8005dc6:	f361 0300 	bfi	r3, r1, #0, #1
 8005dca:	7113      	strb	r3, [r2, #4]
		led.contador = contador_led;
 8005dcc:	4b2d      	ldr	r3, [pc, #180]	; (8005e84 <task_scheduler+0x1e8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	4b2b      	ldr	r3, [pc, #172]	; (8005e80 <task_scheduler+0x1e4>)
 8005dd4:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 8005dd6:	4b2c      	ldr	r3, [pc, #176]	; (8005e88 <task_scheduler+0x1ec>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d005      	beq.n	8005dea <task_scheduler+0x14e>
		display.contador--;
 8005dde:	4b2a      	ldr	r3, [pc, #168]	; (8005e88 <task_scheduler+0x1ec>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	4a28      	ldr	r2, [pc, #160]	; (8005e88 <task_scheduler+0x1ec>)
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	e006      	b.n	8005df8 <task_scheduler+0x15c>
	}
	else{
		display.flag = 1;
 8005dea:	4b27      	ldr	r3, [pc, #156]	; (8005e88 <task_scheduler+0x1ec>)
 8005dec:	2201      	movs	r2, #1
 8005dee:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 8005df0:	4b25      	ldr	r3, [pc, #148]	; (8005e88 <task_scheduler+0x1ec>)
 8005df2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005df6:	601a      	str	r2, [r3, #0]
	}

	// Rutina Serial.
	if(serial.timeout >= 1){
 8005df8:	4b24      	ldr	r3, [pc, #144]	; (8005e8c <task_scheduler+0x1f0>)
 8005dfa:	885b      	ldrh	r3, [r3, #2]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d006      	beq.n	8005e0e <task_scheduler+0x172>
		serial.timeout--;
 8005e00:	4b22      	ldr	r3, [pc, #136]	; (8005e8c <task_scheduler+0x1f0>)
 8005e02:	885b      	ldrh	r3, [r3, #2]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	4b20      	ldr	r3, [pc, #128]	; (8005e8c <task_scheduler+0x1f0>)
 8005e0a:	805a      	strh	r2, [r3, #2]
 8005e0c:	e011      	b.n	8005e32 <task_scheduler+0x196>
	}
	else if(serial.flag.comienzo_paquete){
 8005e0e:	4b1f      	ldr	r3, [pc, #124]	; (8005e8c <task_scheduler+0x1f0>)
 8005e10:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8005e14:	f003 0310 	and.w	r3, r3, #16
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d009      	beq.n	8005e32 <task_scheduler+0x196>
		serial.flag.comienzo_paquete = 0;
 8005e1e:	4a1b      	ldr	r2, [pc, #108]	; (8005e8c <task_scheduler+0x1f0>)
 8005e20:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8005e24:	f36f 1304 	bfc	r3, #4, #1
 8005e28:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
		enviar_comando(":TMO,-,-!");
 8005e2c:	4818      	ldr	r0, [pc, #96]	; (8005e90 <task_scheduler+0x1f4>)
 8005e2e:	f000 fd6b 	bl	8006908 <enviar_comando>
	}

	// Contador para el modo monitor
	if(serial.contador_task >= 1){
 8005e32:	4b16      	ldr	r3, [pc, #88]	; (8005e8c <task_scheduler+0x1f0>)
 8005e34:	88db      	ldrh	r3, [r3, #6]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d006      	beq.n	8005e48 <task_scheduler+0x1ac>
		serial.contador_task--;
 8005e3a:	4b14      	ldr	r3, [pc, #80]	; (8005e8c <task_scheduler+0x1f0>)
 8005e3c:	88db      	ldrh	r3, [r3, #6]
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	4b12      	ldr	r3, [pc, #72]	; (8005e8c <task_scheduler+0x1f0>)
 8005e44:	80da      	strh	r2, [r3, #6]
	//	}
	//	else{
	//		cultivo.flag.fin_contador = 1;
	//		cultivo.contador_aux = 10e3;
	//	}
}
 8005e46:	e011      	b.n	8005e6c <task_scheduler+0x1d0>
	else if(sistema.flag.modo_monitor_serial){
 8005e48:	4b12      	ldr	r3, [pc, #72]	; (8005e94 <task_scheduler+0x1f8>)
 8005e4a:	791b      	ldrb	r3, [r3, #4]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00a      	beq.n	8005e6c <task_scheduler+0x1d0>
		serial.contador_task = 1000;
 8005e56:	4b0d      	ldr	r3, [pc, #52]	; (8005e8c <task_scheduler+0x1f0>)
 8005e58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e5c:	80da      	strh	r2, [r3, #6]
		serial.flag.mostrar_valores = 1;
 8005e5e:	4a0b      	ldr	r2, [pc, #44]	; (8005e8c <task_scheduler+0x1f0>)
 8005e60:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8005e64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e68:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
}
 8005e6c:	bf00      	nop
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	20000878 	.word	0x20000878
 8005e74:	20000830 	.word	0x20000830
 8005e78:	20000868 	.word	0x20000868
 8005e7c:	200008b8 	.word	0x200008b8
 8005e80:	20000554 	.word	0x20000554
 8005e84:	20000014 	.word	0x20000014
 8005e88:	2000054c 	.word	0x2000054c
 8005e8c:	2000055c 	.word	0x2000055c
 8005e90:	0800a4f4 	.word	0x0800a4f4
 8005e94:	2000078c 	.word	0x2000078c

08005e98 <inicializar_leds>:

void inicializar_leds(){
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8005e9e:	2101      	movs	r1, #1
 8005ea0:	2008      	movs	r0, #8
 8005ea2:	f7fb fcbb 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8005ea6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8005eaa:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8005eac:	2301      	movs	r3, #1
 8005eae:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8005ebc:	463b      	mov	r3, r7
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	4803      	ldr	r0, [pc, #12]	; (8005ed0 <inicializar_leds+0x38>)
 8005ec2:	f7fb fa21 	bl	8001308 <GPIO_Init>

}
 8005ec6:	bf00      	nop
 8005ec8:	3708      	adds	r7, #8
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	40020c00 	.word	0x40020c00

08005ed4 <inicializar_ventana>:

void inicializar_ventana()
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIOA_Stepper;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8005eda:	2101      	movs	r1, #1
 8005edc:	2001      	movs	r0, #1
 8005ede:	f7fb fc9d 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIOA_Stepper.GPIO_Mode = GPIO_Mode_OUT;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	713b      	strb	r3, [r7, #4]
	GPIOA_Stepper.GPIO_OType = GPIO_OType_PP;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	71bb      	strb	r3, [r7, #6]
	GPIOA_Stepper.GPIO_Pin = GPIO_Pin_0|GPIO_Pin_1|GPIO_Pin_2|GPIO_Pin_3;
 8005eea:	230f      	movs	r3, #15
 8005eec:	603b      	str	r3, [r7, #0]
	GPIOA_Stepper.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	71fb      	strb	r3, [r7, #7]
	GPIOA_Stepper.GPIO_Speed = GPIO_Speed_50MHz;
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA,&GPIOA_Stepper);
 8005ef6:	463b      	mov	r3, r7
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4803      	ldr	r0, [pc, #12]	; (8005f08 <inicializar_ventana+0x34>)
 8005efc:	f7fb fa04 	bl	8001308 <GPIO_Init>
}
 8005f00:	bf00      	nop
 8005f02:	3708      	adds	r7, #8
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	40020000 	.word	0x40020000

08005f0c <inicializar_calentador>:

void inicializar_calentador(){
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8005f12:	2101      	movs	r1, #1
 8005f14:	2004      	movs	r0, #4
 8005f16:	f7fb fc81 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_4;
 8005f1a:	2310      	movs	r3, #16
 8005f1c:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8005f22:	2303      	movs	r3, #3
 8005f24:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8005f26:	2300      	movs	r3, #0
 8005f28:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOC,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8005f2e:	463b      	mov	r3, r7
 8005f30:	4619      	mov	r1, r3
 8005f32:	4803      	ldr	r0, [pc, #12]	; (8005f40 <inicializar_calentador+0x34>)
 8005f34:	f7fb f9e8 	bl	8001308 <GPIO_Init>

}
 8005f38:	bf00      	nop
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40020800 	.word	0x40020800

08005f44 <inicializar_bomba>:

void inicializar_bomba(){
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8005f4a:	2101      	movs	r1, #1
 8005f4c:	2004      	movs	r0, #4
 8005f4e:	f7fb fc65 	bl	800181c <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_5;
 8005f52:	2320      	movs	r3, #32
 8005f54:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8005f56:	2301      	movs	r3, #1
 8005f58:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOC,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8005f66:	463b      	mov	r3, r7
 8005f68:	4619      	mov	r1, r3
 8005f6a:	4803      	ldr	r0, [pc, #12]	; (8005f78 <inicializar_bomba+0x34>)
 8005f6c:	f7fb f9cc 	bl	8001308 <GPIO_Init>

}
 8005f70:	bf00      	nop
 8005f72:	3708      	adds	r7, #8
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	40020800 	.word	0x40020800

08005f7c <task_manager>:

void task_manager(void){
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
	 * 	Se encarga de llamar a las distintas tareas del programa.
	 *	Estas tareas se realizan o no dependiendo de su flag de evento.
	 */

	// Lectura de datos
	dht_interior_task();
 8005f80:	f000 f818 	bl	8005fb4 <dht_interior_task>
	dht_exterior_task();
 8005f84:	f000 f826 	bl	8005fd4 <dht_exterior_task>
	ldr_task();
 8005f88:	f000 f858 	bl	800603c <ldr_task>
	yl69_task();
 8005f8c:	f000 f88e 	bl	80060ac <yl69_task>

	serial_task();
 8005f90:	f000 f978 	bl	8006284 <serial_task>
	// Manejo de la interfaz de usuario.
	display_task();
 8005f94:	f000 f89e 	bl	80060d4 <display_task>

	// Otras tareas.
	if(!sistema.flag.conexion_serial){ // Se realizan las tareas si no se esta conectado al serial
 8005f98:	4b05      	ldr	r3, [pc, #20]	; (8005fb0 <task_manager+0x34>)
 8005f9a:	791b      	ldrb	r3, [r3, #4]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <task_manager+0x2e>
		led_task();
 8005fa6:	f000 f825 	bl	8005ff4 <led_task>
	//	}
	//
	//	if(cultivo.flag.control_activo){
	//		control_temp_task();
	//	}
}
 8005faa:	bf00      	nop
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	2000078c 	.word	0x2000078c

08005fb4 <dht_interior_task>:

void dht_interior_task(){
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
	/*	Funcion dht_interior_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se encarga de leer los datos del sensor
	 *	DHT11 de temperatura interior.
	 */
	if(dht_interior.flag){
 8005fb8:	4b05      	ldr	r3, [pc, #20]	; (8005fd0 <dht_interior_task+0x1c>)
 8005fba:	7a1b      	ldrb	r3, [r3, #8]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <dht_interior_task+0x16>
		leer_dht_interior();
 8005fc0:	f7ff fa38 	bl	8005434 <leer_dht_interior>
		dht_interior.flag = 0;
 8005fc4:	4b02      	ldr	r3, [pc, #8]	; (8005fd0 <dht_interior_task+0x1c>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	721a      	strb	r2, [r3, #8]
	}
}
 8005fca:	bf00      	nop
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	20000878 	.word	0x20000878

08005fd4 <dht_exterior_task>:

void dht_exterior_task(){
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
	/*	Funcion dht_exterior_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se encarga de leer los datos del sensor
	 *	DHT11 de temperatura eterior.
	 */
	if(dht_exterior.flag){
 8005fd8:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <dht_exterior_task+0x1c>)
 8005fda:	7a1b      	ldrb	r3, [r3, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d004      	beq.n	8005fea <dht_exterior_task+0x16>
		leer_dht_exterior();
 8005fe0:	f7ff fbba 	bl	8005758 <leer_dht_exterior>
		dht_exterior.flag = 0;
 8005fe4:	4b02      	ldr	r3, [pc, #8]	; (8005ff0 <dht_exterior_task+0x1c>)
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	721a      	strb	r2, [r3, #8]
	}
}
 8005fea:	bf00      	nop
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000830 	.word	0x20000830

08005ff4 <led_task>:

void led_task(){
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se concentra en el parpadeo
	 *	de un led de control de programa.
	 */
	switch(led.flag.fin_contador){
 8005ff8:	4b0e      	ldr	r3, [pc, #56]	; (8006034 <led_task+0x40>)
 8005ffa:	791b      	ldrb	r3, [r3, #4]
 8005ffc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d002      	beq.n	800600c <led_task+0x18>
 8006006:	2b01      	cmp	r3, #1
 8006008:	d006      	beq.n	8006018 <led_task+0x24>
 800600a:	e00b      	b.n	8006024 <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 800600c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006010:	4809      	ldr	r0, [pc, #36]	; (8006038 <led_task+0x44>)
 8006012:	f7fb fa4a 	bl	80014aa <GPIO_ResetBits>
 8006016:	e00b      	b.n	8006030 <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8006018:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800601c:	4806      	ldr	r0, [pc, #24]	; (8006038 <led_task+0x44>)
 800601e:	f7fb fa35 	bl	800148c <GPIO_SetBits>
 8006022:	e005      	b.n	8006030 <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8006024:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006028:	4803      	ldr	r0, [pc, #12]	; (8006038 <led_task+0x44>)
 800602a:	f7fb fa3e 	bl	80014aa <GPIO_ResetBits>
 800602e:	bf00      	nop
	}
}
 8006030:	bf00      	nop
 8006032:	bd80      	pop	{r7, pc}
 8006034:	20000554 	.word	0x20000554
 8006038:	40020c00 	.word	0x40020c00

0800603c <ldr_task>:

void ldr_task(){
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
	/*	Funcion ldr_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h.
	 */

	if(ldr.flag.fin_contador){
 8006040:	4b18      	ldr	r3, [pc, #96]	; (80060a4 <ldr_task+0x68>)
 8006042:	7a1b      	ldrb	r3, [r3, #8]
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d028      	beq.n	80060a0 <ldr_task+0x64>
		ldr.contador_promedio++; 
 800604e:	4b15      	ldr	r3, [pc, #84]	; (80060a4 <ldr_task+0x68>)
 8006050:	885b      	ldrh	r3, [r3, #2]
 8006052:	3301      	adds	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	4b13      	ldr	r3, [pc, #76]	; (80060a4 <ldr_task+0x68>)
 8006058:	805a      	strh	r2, [r3, #2]

		if(ldr.contador_promedio <= 10){
 800605a:	4b12      	ldr	r3, [pc, #72]	; (80060a4 <ldr_task+0x68>)
 800605c:	885b      	ldrh	r3, [r3, #2]
 800605e:	2b0a      	cmp	r3, #10
 8006060:	d80a      	bhi.n	8006078 <ldr_task+0x3c>
			ldr.adc_cuentas_temp += adc_leer_cuentas_ldr(); // Se agrega el valor leido a la suma del promedio.
 8006062:	f7fc fe45 	bl	8002cf0 <adc_leer_cuentas_ldr>
 8006066:	4601      	mov	r1, r0
 8006068:	4b0e      	ldr	r3, [pc, #56]	; (80060a4 <ldr_task+0x68>)
 800606a:	88da      	ldrh	r2, [r3, #6]
 800606c:	b28b      	uxth	r3, r1
 800606e:	4413      	add	r3, r2
 8006070:	b29a      	uxth	r2, r3
 8006072:	4b0c      	ldr	r3, [pc, #48]	; (80060a4 <ldr_task+0x68>)
 8006074:	80da      	strh	r2, [r3, #6]
 8006076:	e00e      	b.n	8006096 <ldr_task+0x5a>
		}
		else{
			ldr.adc_cuentas = ldr.adc_cuentas_temp/10; // Se obtiene el promedio.
 8006078:	4b0a      	ldr	r3, [pc, #40]	; (80060a4 <ldr_task+0x68>)
 800607a:	88db      	ldrh	r3, [r3, #6]
 800607c:	4a0a      	ldr	r2, [pc, #40]	; (80060a8 <ldr_task+0x6c>)
 800607e:	fba2 2303 	umull	r2, r3, r2, r3
 8006082:	08db      	lsrs	r3, r3, #3
 8006084:	b29a      	uxth	r2, r3
 8006086:	4b07      	ldr	r3, [pc, #28]	; (80060a4 <ldr_task+0x68>)
 8006088:	809a      	strh	r2, [r3, #4]
			ldr.contador_promedio = 0; // Reset del contador.
 800608a:	4b06      	ldr	r3, [pc, #24]	; (80060a4 <ldr_task+0x68>)
 800608c:	2200      	movs	r2, #0
 800608e:	805a      	strh	r2, [r3, #2]
			ldr.adc_cuentas_temp = 0; // Reset de la suma del promedio.
 8006090:	4b04      	ldr	r3, [pc, #16]	; (80060a4 <ldr_task+0x68>)
 8006092:	2200      	movs	r2, #0
 8006094:	80da      	strh	r2, [r3, #6]
		}
		ldr.flag.fin_contador = 0;
 8006096:	4a03      	ldr	r2, [pc, #12]	; (80060a4 <ldr_task+0x68>)
 8006098:	7a13      	ldrb	r3, [r2, #8]
 800609a:	f36f 0300 	bfc	r3, #0, #1
 800609e:	7213      	strb	r3, [r2, #8]
	}
}
 80060a0:	bf00      	nop
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000868 	.word	0x20000868
 80060a8:	cccccccd 	.word	0xcccccccd

080060ac <yl69_task>:

void yl69_task(){
 80060ac:	b580      	push	{r7, lr}
 80060ae:	af00      	add	r7, sp, #0
	/*	Funcion yl_69_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */
	if(yl.flag){
 80060b0:	4b07      	ldr	r3, [pc, #28]	; (80060d0 <yl69_task+0x24>)
 80060b2:	799b      	ldrb	r3, [r3, #6]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d008      	beq.n	80060ca <yl69_task+0x1e>
		yl.adc_cuentas = adc_leer_cuentas_yl69();
 80060b8:	f7fc fe40 	bl	8002d3c <adc_leer_cuentas_yl69>
 80060bc:	4603      	mov	r3, r0
 80060be:	b29a      	uxth	r2, r3
 80060c0:	4b03      	ldr	r3, [pc, #12]	; (80060d0 <yl69_task+0x24>)
 80060c2:	809a      	strh	r2, [r3, #4]
		yl.flag = 0;
 80060c4:	4b02      	ldr	r3, [pc, #8]	; (80060d0 <yl69_task+0x24>)
 80060c6:	2200      	movs	r2, #0
 80060c8:	719a      	strb	r2, [r3, #6]
	}
}
 80060ca:	bf00      	nop
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	200008b8 	.word	0x200008b8

080060d4 <display_task>:

void display_task(){
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
	/*	Funcion display_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */

	if(display.flag){
 80060d8:	4b5d      	ldr	r3, [pc, #372]	; (8006250 <display_task+0x17c>)
 80060da:	791b      	ldrb	r3, [r3, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 80b5 	beq.w	800624c <display_task+0x178>

		if(!sistema.flag.conexion_serial){
 80060e2:	4b5c      	ldr	r3, [pc, #368]	; (8006254 <display_task+0x180>)
 80060e4:	791b      	ldrb	r3, [r3, #4]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f040 80a0 	bne.w	8006232 <display_task+0x15e>
			//			char buffer[16];

			if(display.estado <3){
 80060f2:	4b57      	ldr	r3, [pc, #348]	; (8006250 <display_task+0x17c>)
 80060f4:	795b      	ldrb	r3, [r3, #5]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d806      	bhi.n	8006108 <display_task+0x34>
				display.estado++;
 80060fa:	4b55      	ldr	r3, [pc, #340]	; (8006250 <display_task+0x17c>)
 80060fc:	795b      	ldrb	r3, [r3, #5]
 80060fe:	3301      	adds	r3, #1
 8006100:	b2da      	uxtb	r2, r3
 8006102:	4b53      	ldr	r3, [pc, #332]	; (8006250 <display_task+0x17c>)
 8006104:	715a      	strb	r2, [r3, #5]
 8006106:	e002      	b.n	800610e <display_task+0x3a>
			}
			else{
				display.estado = 0;
 8006108:	4b51      	ldr	r3, [pc, #324]	; (8006250 <display_task+0x17c>)
 800610a:	2200      	movs	r2, #0
 800610c:	715a      	strb	r2, [r3, #5]
			}

			switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 800610e:	4b50      	ldr	r3, [pc, #320]	; (8006250 <display_task+0x17c>)
 8006110:	795b      	ldrb	r3, [r3, #5]
 8006112:	2b03      	cmp	r3, #3
 8006114:	d87b      	bhi.n	800620e <display_task+0x13a>
 8006116:	a201      	add	r2, pc, #4	; (adr r2, 800611c <display_task+0x48>)
 8006118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611c:	0800612d 	.word	0x0800612d
 8006120:	08006149 	.word	0x08006149
 8006124:	0800618b 	.word	0x0800618b
 8006128:	080061cd 	.word	0x080061cd
			case 0:{
				UB_LCD_2x16_String(0,0,"Probando    ");
 800612c:	4a4a      	ldr	r2, [pc, #296]	; (8006258 <display_task+0x184>)
 800612e:	2100      	movs	r1, #0
 8006130:	2000      	movs	r0, #0
 8006132:	f001 fd25 	bl	8007b80 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8006136:	4a49      	ldr	r2, [pc, #292]	; (800625c <display_task+0x188>)
 8006138:	2101      	movs	r1, #1
 800613a:	2000      	movs	r0, #0
 800613c:	f001 fd20 	bl	8007b80 <UB_LCD_2x16_String>
				display.flag = 0;
 8006140:	4b43      	ldr	r3, [pc, #268]	; (8006250 <display_task+0x17c>)
 8006142:	2200      	movs	r2, #0
 8006144:	711a      	strb	r2, [r3, #4]
			};break;
 8006146:	e070      	b.n	800622a <display_task+0x156>
			case 1:{
				if(serial.flag.fin_paquete){
 8006148:	4b45      	ldr	r3, [pc, #276]	; (8006260 <display_task+0x18c>)
 800614a:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 800614e:	f003 0320 	and.w	r3, r3, #32
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00a      	beq.n	800616e <display_task+0x9a>
					UB_LCD_2x16_String(0,1,serial.comando);
 8006158:	4a42      	ldr	r2, [pc, #264]	; (8006264 <display_task+0x190>)
 800615a:	2101      	movs	r1, #1
 800615c:	2000      	movs	r0, #0
 800615e:	f001 fd0f 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8006162:	4a41      	ldr	r2, [pc, #260]	; (8006268 <display_task+0x194>)
 8006164:	2100      	movs	r1, #0
 8006166:	2000      	movs	r0, #0
 8006168:	f001 fd0a 	bl	8007b80 <UB_LCD_2x16_String>
 800616c:	e009      	b.n	8006182 <display_task+0xae>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 800616e:	4a3f      	ldr	r2, [pc, #252]	; (800626c <display_task+0x198>)
 8006170:	2101      	movs	r1, #1
 8006172:	2000      	movs	r0, #0
 8006174:	f001 fd04 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8006178:	4a3b      	ldr	r2, [pc, #236]	; (8006268 <display_task+0x194>)
 800617a:	2100      	movs	r1, #0
 800617c:	2000      	movs	r0, #0
 800617e:	f001 fcff 	bl	8007b80 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 8006182:	4b33      	ldr	r3, [pc, #204]	; (8006250 <display_task+0x17c>)
 8006184:	2200      	movs	r2, #0
 8006186:	711a      	strb	r2, [r3, #4]
			};break;
 8006188:	e04f      	b.n	800622a <display_task+0x156>
			case 2:{
				if(serial.flag.fin_paquete){
 800618a:	4b35      	ldr	r3, [pc, #212]	; (8006260 <display_task+0x18c>)
 800618c:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006190:	f003 0320 	and.w	r3, r3, #32
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00a      	beq.n	80061b0 <display_task+0xdc>
					UB_LCD_2x16_String(0,1,serial.cant_bytes);
 800619a:	4a35      	ldr	r2, [pc, #212]	; (8006270 <display_task+0x19c>)
 800619c:	2101      	movs	r1, #1
 800619e:	2000      	movs	r0, #0
 80061a0:	f001 fcee 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80061a4:	4a30      	ldr	r2, [pc, #192]	; (8006268 <display_task+0x194>)
 80061a6:	2100      	movs	r1, #0
 80061a8:	2000      	movs	r0, #0
 80061aa:	f001 fce9 	bl	8007b80 <UB_LCD_2x16_String>
 80061ae:	e009      	b.n	80061c4 <display_task+0xf0>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 80061b0:	4a2e      	ldr	r2, [pc, #184]	; (800626c <display_task+0x198>)
 80061b2:	2101      	movs	r1, #1
 80061b4:	2000      	movs	r0, #0
 80061b6:	f001 fce3 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80061ba:	4a2b      	ldr	r2, [pc, #172]	; (8006268 <display_task+0x194>)
 80061bc:	2100      	movs	r1, #0
 80061be:	2000      	movs	r0, #0
 80061c0:	f001 fcde 	bl	8007b80 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 80061c4:	4b22      	ldr	r3, [pc, #136]	; (8006250 <display_task+0x17c>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	711a      	strb	r2, [r3, #4]
			};break;
 80061ca:	e02e      	b.n	800622a <display_task+0x156>
			case 3:{
				if(serial.flag.fin_paquete){
 80061cc:	4b24      	ldr	r3, [pc, #144]	; (8006260 <display_task+0x18c>)
 80061ce:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80061d2:	f003 0320 	and.w	r3, r3, #32
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00a      	beq.n	80061f2 <display_task+0x11e>
					UB_LCD_2x16_String(0,1,serial.datos);
 80061dc:	4a25      	ldr	r2, [pc, #148]	; (8006274 <display_task+0x1a0>)
 80061de:	2101      	movs	r1, #1
 80061e0:	2000      	movs	r0, #0
 80061e2:	f001 fccd 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80061e6:	4a20      	ldr	r2, [pc, #128]	; (8006268 <display_task+0x194>)
 80061e8:	2100      	movs	r1, #0
 80061ea:	2000      	movs	r0, #0
 80061ec:	f001 fcc8 	bl	8007b80 <UB_LCD_2x16_String>
 80061f0:	e009      	b.n	8006206 <display_task+0x132>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 80061f2:	4a1e      	ldr	r2, [pc, #120]	; (800626c <display_task+0x198>)
 80061f4:	2101      	movs	r1, #1
 80061f6:	2000      	movs	r0, #0
 80061f8:	f001 fcc2 	bl	8007b80 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 80061fc:	4a1a      	ldr	r2, [pc, #104]	; (8006268 <display_task+0x194>)
 80061fe:	2100      	movs	r1, #0
 8006200:	2000      	movs	r0, #0
 8006202:	f001 fcbd 	bl	8007b80 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 8006206:	4b12      	ldr	r3, [pc, #72]	; (8006250 <display_task+0x17c>)
 8006208:	2200      	movs	r2, #0
 800620a:	711a      	strb	r2, [r3, #4]
			};break;
 800620c:	e00d      	b.n	800622a <display_task+0x156>
			default:{
				UB_LCD_2x16_String(0,0,"Display-fail");
 800620e:	4a1a      	ldr	r2, [pc, #104]	; (8006278 <display_task+0x1a4>)
 8006210:	2100      	movs	r1, #0
 8006212:	2000      	movs	r0, #0
 8006214:	f001 fcb4 	bl	8007b80 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8006218:	4a10      	ldr	r2, [pc, #64]	; (800625c <display_task+0x188>)
 800621a:	2101      	movs	r1, #1
 800621c:	2000      	movs	r0, #0
 800621e:	f001 fcaf 	bl	8007b80 <UB_LCD_2x16_String>
				display.flag = 0;
 8006222:	4b0b      	ldr	r3, [pc, #44]	; (8006250 <display_task+0x17c>)
 8006224:	2200      	movs	r2, #0
 8006226:	711a      	strb	r2, [r3, #4]
			};break;
 8006228:	bf00      	nop
			}
			display.flag = 0;
 800622a:	4b09      	ldr	r3, [pc, #36]	; (8006250 <display_task+0x17c>)
 800622c:	2200      	movs	r2, #0
 800622e:	711a      	strb	r2, [r3, #4]
			UB_LCD_2x16_String(0,1,"PC              ");
			display.flag = 0;
		}

	}
}
 8006230:	e00c      	b.n	800624c <display_task+0x178>
			UB_LCD_2x16_String(0,0,"Conexion        ");
 8006232:	4a12      	ldr	r2, [pc, #72]	; (800627c <display_task+0x1a8>)
 8006234:	2100      	movs	r1, #0
 8006236:	2000      	movs	r0, #0
 8006238:	f001 fca2 	bl	8007b80 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"PC              ");
 800623c:	4a10      	ldr	r2, [pc, #64]	; (8006280 <display_task+0x1ac>)
 800623e:	2101      	movs	r1, #1
 8006240:	2000      	movs	r0, #0
 8006242:	f001 fc9d 	bl	8007b80 <UB_LCD_2x16_String>
			display.flag = 0;
 8006246:	4b02      	ldr	r3, [pc, #8]	; (8006250 <display_task+0x17c>)
 8006248:	2200      	movs	r2, #0
 800624a:	711a      	strb	r2, [r3, #4]
}
 800624c:	bf00      	nop
 800624e:	bd80      	pop	{r7, pc}
 8006250:	2000054c 	.word	0x2000054c
 8006254:	2000078c 	.word	0x2000078c
 8006258:	0800a500 	.word	0x0800a500
 800625c:	0800a510 	.word	0x0800a510
 8006260:	2000055c 	.word	0x2000055c
 8006264:	20000664 	.word	0x20000664
 8006268:	0800a520 	.word	0x0800a520
 800626c:	0800a534 	.word	0x0800a534
 8006270:	20000675 	.word	0x20000675
 8006274:	20000686 	.word	0x20000686
 8006278:	0800a548 	.word	0x0800a548
 800627c:	0800a558 	.word	0x0800a558
 8006280:	0800a56c 	.word	0x0800a56c

08006284 <serial_task>:

	}
}

// Tarea de serial.
void serial_task(void){
 8006284:	b580      	push	{r7, lr}
 8006286:	b090      	sub	sp, #64	; 0x40
 8006288:	af02      	add	r7, sp, #8
	/*	Funcion serial_task()
	 * 	Se encarga de manejar los paquetes que van ingresando al MCU.
	 * 	Llama a las distintas funciones que se encargan de ejecutar cada comando.
	 */
	char msj[50] = "";
 800628a:	2300      	movs	r3, #0
 800628c:	607b      	str	r3, [r7, #4]
 800628e:	f107 0308 	add.w	r3, r7, #8
 8006292:	222e      	movs	r2, #46	; 0x2e
 8006294:	2100      	movs	r1, #0
 8006296:	4618      	mov	r0, r3
 8006298:	f003 ff5a 	bl	800a150 <memset>
	uint8_t dias = TM_RTC_GetDaysInMonth(11,18);
 800629c:	2112      	movs	r1, #18
 800629e:	200b      	movs	r0, #11
 80062a0:	f000 ffac 	bl	80071fc <TM_RTC_GetDaysInMonth>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(serial.flag.fin_paquete){
 80062aa:	4b90      	ldr	r3, [pc, #576]	; (80064ec <serial_task+0x268>)
 80062ac:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80062b0:	f003 0320 	and.w	r3, r3, #32
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 8193 	beq.w	80065e2 <serial_task+0x35e>
		if(!strcmp(serial.comando,"STR") && sistema.flag.conexion_serial){
 80062bc:	498c      	ldr	r1, [pc, #560]	; (80064f0 <serial_task+0x26c>)
 80062be:	488d      	ldr	r0, [pc, #564]	; (80064f4 <serial_task+0x270>)
 80062c0:	f7f9 ff82 	bl	80001c8 <strcmp>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d112      	bne.n	80062f0 <serial_task+0x6c>
 80062ca:	4b8b      	ldr	r3, [pc, #556]	; (80064f8 <serial_task+0x274>)
 80062cc:	791b      	ldrb	r3, [r3, #4]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00b      	beq.n	80062f0 <serial_task+0x6c>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 80062d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80062dc:	4887      	ldr	r0, [pc, #540]	; (80064fc <serial_task+0x278>)
 80062de:	f7fb f91a 	bl	8001516 <GPIO_ToggleBits>
			GPIO_ToggleBits(GPIOC,GPIO_Pin_4 |GPIO_Pin_5);
 80062e2:	2130      	movs	r1, #48	; 0x30
 80062e4:	4886      	ldr	r0, [pc, #536]	; (8006500 <serial_task+0x27c>)
 80062e6:	f7fb f916 	bl	8001516 <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!\r\n");
 80062ea:	4886      	ldr	r0, [pc, #536]	; (8006504 <serial_task+0x280>)
 80062ec:	f000 fb0c 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"ATR") && sistema.flag.conexion_serial){
 80062f0:	4985      	ldr	r1, [pc, #532]	; (8006508 <serial_task+0x284>)
 80062f2:	4880      	ldr	r0, [pc, #512]	; (80064f4 <serial_task+0x270>)
 80062f4:	f7f9 ff68 	bl	80001c8 <strcmp>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10f      	bne.n	800631e <serial_task+0x9a>
 80062fe:	4b7e      	ldr	r3, [pc, #504]	; (80064f8 <serial_task+0x274>)
 8006300:	791b      	ldrb	r3, [r3, #4]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b00      	cmp	r3, #0
 800630a:	d008      	beq.n	800631e <serial_task+0x9a>
			enviar_comando(":OKK,-,-!");
 800630c:	487f      	ldr	r0, [pc, #508]	; (800650c <serial_task+0x288>)
 800630e:	f000 fafb 	bl	8006908 <enviar_comando>
			enviar_comando(" DHT: ");
 8006312:	487f      	ldr	r0, [pc, #508]	; (8006510 <serial_task+0x28c>)
 8006314:	f000 faf8 	bl	8006908 <enviar_comando>
			enviar_comando(dht_interior.temperatura_string);
 8006318:	487e      	ldr	r0, [pc, #504]	; (8006514 <serial_task+0x290>)
 800631a:	f000 faf5 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"SKR") && sistema.flag.conexion_serial){
 800631e:	497e      	ldr	r1, [pc, #504]	; (8006518 <serial_task+0x294>)
 8006320:	4874      	ldr	r0, [pc, #464]	; (80064f4 <serial_task+0x270>)
 8006322:	f7f9 ff51 	bl	80001c8 <strcmp>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d12f      	bne.n	800638c <serial_task+0x108>
 800632c:	4b72      	ldr	r3, [pc, #456]	; (80064f8 <serial_task+0x274>)
 800632e:	791b      	ldrb	r3, [r3, #4]
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d028      	beq.n	800638c <serial_task+0x108>
			// Muestra si se pudo leer la tarjeta SD.
			enviar_comando(":OKK,-,-! ");
 800633a:	4878      	ldr	r0, [pc, #480]	; (800651c <serial_task+0x298>)
 800633c:	f000 fae4 	bl	8006908 <enviar_comando>
			if(tarjeta_sd.flag.fallo_abrir_archivo){
 8006340:	4b77      	ldr	r3, [pc, #476]	; (8006520 <serial_task+0x29c>)
 8006342:	7d1b      	ldrb	r3, [r3, #20]
 8006344:	f003 0310 	and.w	r3, r3, #16
 8006348:	b2db      	uxtb	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d003      	beq.n	8006356 <serial_task+0xd2>
				enviar_comando(":SD,4,FAIL!\r\n");
 800634e:	4875      	ldr	r0, [pc, #468]	; (8006524 <serial_task+0x2a0>)
 8006350:	f000 fada 	bl	8006908 <enviar_comando>
 8006354:	e01a      	b.n	800638c <serial_task+0x108>
			}
			else{
				enviar_comando(":SD,2,OK!");
 8006356:	4874      	ldr	r0, [pc, #464]	; (8006528 <serial_task+0x2a4>)
 8006358:	f000 fad6 	bl	8006908 <enviar_comando>
				sprintf(msj,"NOMBRE: %s.ESTADO_CULTIVO: %d.ETAPA_CULTIVO: %d.",cultivo.nombre,cultivo.flag.control_activo,cultivo.etapa_actual);
 800635c:	4b73      	ldr	r3, [pc, #460]	; (800652c <serial_task+0x2a8>)
 800635e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006362:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006366:	b2db      	uxtb	r3, r3
 8006368:	461a      	mov	r2, r3
 800636a:	4b70      	ldr	r3, [pc, #448]	; (800652c <serial_task+0x2a8>)
 800636c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006370:	1d38      	adds	r0, r7, #4
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	4613      	mov	r3, r2
 8006376:	4a6e      	ldr	r2, [pc, #440]	; (8006530 <serial_task+0x2ac>)
 8006378:	496e      	ldr	r1, [pc, #440]	; (8006534 <serial_task+0x2b0>)
 800637a:	f003 feab 	bl	800a0d4 <siprintf>
				enviar_comando(msj);
 800637e:	1d3b      	adds	r3, r7, #4
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fac1 	bl	8006908 <enviar_comando>
				enviar_comando("\r\n");
 8006386:	486c      	ldr	r0, [pc, #432]	; (8006538 <serial_task+0x2b4>)
 8006388:	f000 fabe 	bl	8006908 <enviar_comando>
			}
		}
		if(!strcmp(serial.comando,"INI") && !sistema.flag.conexion_serial){
 800638c:	496b      	ldr	r1, [pc, #428]	; (800653c <serial_task+0x2b8>)
 800638e:	4859      	ldr	r0, [pc, #356]	; (80064f4 <serial_task+0x270>)
 8006390:	f7f9 ff1a 	bl	80001c8 <strcmp>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10e      	bne.n	80063b8 <serial_task+0x134>
 800639a:	4b57      	ldr	r3, [pc, #348]	; (80064f8 <serial_task+0x274>)
 800639c:	791b      	ldrb	r3, [r3, #4]
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d107      	bne.n	80063b8 <serial_task+0x134>
			sistema.flag.conexion_serial = 1;
 80063a8:	4a53      	ldr	r2, [pc, #332]	; (80064f8 <serial_task+0x274>)
 80063aa:	7913      	ldrb	r3, [r2, #4]
 80063ac:	f043 0301 	orr.w	r3, r3, #1
 80063b0:	7113      	strb	r3, [r2, #4]
			enviar_comando(":OKK,-,-!\r\n");
 80063b2:	4854      	ldr	r0, [pc, #336]	; (8006504 <serial_task+0x280>)
 80063b4:	f000 faa8 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"STP") && sistema.flag.conexion_serial){
 80063b8:	4961      	ldr	r1, [pc, #388]	; (8006540 <serial_task+0x2bc>)
 80063ba:	484e      	ldr	r0, [pc, #312]	; (80064f4 <serial_task+0x270>)
 80063bc:	f7f9 ff04 	bl	80001c8 <strcmp>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d11a      	bne.n	80063fc <serial_task+0x178>
 80063c6:	4b4c      	ldr	r3, [pc, #304]	; (80064f8 <serial_task+0x274>)
 80063c8:	791b      	ldrb	r3, [r3, #4]
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d013      	beq.n	80063fc <serial_task+0x178>
			sistema.flag.conexion_serial = 0;
 80063d4:	4a48      	ldr	r2, [pc, #288]	; (80064f8 <serial_task+0x274>)
 80063d6:	7913      	ldrb	r3, [r2, #4]
 80063d8:	f36f 0300 	bfc	r3, #0, #1
 80063dc:	7113      	strb	r3, [r2, #4]
			sistema.flag.modo_monitor_serial = 0;
 80063de:	4a46      	ldr	r2, [pc, #280]	; (80064f8 <serial_task+0x274>)
 80063e0:	7913      	ldrb	r3, [r2, #4]
 80063e2:	f36f 0341 	bfc	r3, #1, #1
 80063e6:	7113      	strb	r3, [r2, #4]
			serial.flag.mostrar_valores = 0;
 80063e8:	4a40      	ldr	r2, [pc, #256]	; (80064ec <serial_task+0x268>)
 80063ea:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80063ee:	f36f 1386 	bfc	r3, #6, #1
 80063f2:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			enviar_comando(":OKK,-,-!\r\n");
 80063f6:	4843      	ldr	r0, [pc, #268]	; (8006504 <serial_task+0x280>)
 80063f8:	f000 fa86 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"LED") && sistema.flag.conexion_serial){
 80063fc:	4951      	ldr	r1, [pc, #324]	; (8006544 <serial_task+0x2c0>)
 80063fe:	483d      	ldr	r0, [pc, #244]	; (80064f4 <serial_task+0x270>)
 8006400:	f7f9 fee2 	bl	80001c8 <strcmp>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10f      	bne.n	800642a <serial_task+0x1a6>
 800640a:	4b3b      	ldr	r3, [pc, #236]	; (80064f8 <serial_task+0x274>)
 800640c:	791b      	ldrb	r3, [r3, #4]
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b00      	cmp	r3, #0
 8006416:	d008      	beq.n	800642a <serial_task+0x1a6>
			contador_led = atoi(serial.datos);
 8006418:	484b      	ldr	r0, [pc, #300]	; (8006548 <serial_task+0x2c4>)
 800641a:	f003 fe71 	bl	800a100 <atoi>
 800641e:	4602      	mov	r2, r0
 8006420:	4b4a      	ldr	r3, [pc, #296]	; (800654c <serial_task+0x2c8>)
 8006422:	601a      	str	r2, [r3, #0]
			enviar_comando(":OKK,-,-!\r\n");
 8006424:	4837      	ldr	r0, [pc, #220]	; (8006504 <serial_task+0x280>)
 8006426:	f000 fa6f 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"DAT") && sistema.flag.conexion_serial){
 800642a:	4949      	ldr	r1, [pc, #292]	; (8006550 <serial_task+0x2cc>)
 800642c:	4831      	ldr	r0, [pc, #196]	; (80064f4 <serial_task+0x270>)
 800642e:	f7f9 fecb 	bl	80001c8 <strcmp>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d10b      	bne.n	8006450 <serial_task+0x1cc>
 8006438:	4b2f      	ldr	r3, [pc, #188]	; (80064f8 <serial_task+0x274>)
 800643a:	791b      	ldrb	r3, [r3, #4]
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d004      	beq.n	8006450 <serial_task+0x1cc>
			cargar_datos();
 8006446:	f000 f94d 	bl	80066e4 <cargar_datos>
			enviar_comando(":OKK,-,-!\r\n");
 800644a:	482e      	ldr	r0, [pc, #184]	; (8006504 <serial_task+0x280>)
 800644c:	f000 fa5c 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"DIAS") && sistema.flag.conexion_serial){
 8006450:	4940      	ldr	r1, [pc, #256]	; (8006554 <serial_task+0x2d0>)
 8006452:	4828      	ldr	r0, [pc, #160]	; (80064f4 <serial_task+0x270>)
 8006454:	f7f9 feb8 	bl	80001c8 <strcmp>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d114      	bne.n	8006488 <serial_task+0x204>
 800645e:	4b26      	ldr	r3, [pc, #152]	; (80064f8 <serial_task+0x274>)
 8006460:	791b      	ldrb	r3, [r3, #4]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00d      	beq.n	8006488 <serial_task+0x204>
			enviar_comando(":OKK,-,-!\r\n");
 800646c:	4825      	ldr	r0, [pc, #148]	; (8006504 <serial_task+0x280>)
 800646e:	f000 fa4b 	bl	8006908 <enviar_comando>
			sprintf(msj,"Dias del mes: %d\r\n", dias);
 8006472:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8006476:	1d3b      	adds	r3, r7, #4
 8006478:	4937      	ldr	r1, [pc, #220]	; (8006558 <serial_task+0x2d4>)
 800647a:	4618      	mov	r0, r3
 800647c:	f003 fe2a 	bl	800a0d4 <siprintf>
			enviar_comando(msj);
 8006480:	1d3b      	adds	r3, r7, #4
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fa40 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"ALR") && sistema.flag.conexion_serial){
 8006488:	4934      	ldr	r1, [pc, #208]	; (800655c <serial_task+0x2d8>)
 800648a:	481a      	ldr	r0, [pc, #104]	; (80064f4 <serial_task+0x270>)
 800648c:	f7f9 fe9c 	bl	80001c8 <strcmp>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10b      	bne.n	80064ae <serial_task+0x22a>
 8006496:	4b18      	ldr	r3, [pc, #96]	; (80064f8 <serial_task+0x274>)
 8006498:	791b      	ldrb	r3, [r3, #4]
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d004      	beq.n	80064ae <serial_task+0x22a>
			enviar_comando(":OKK,-,-!\r\n");
 80064a4:	4817      	ldr	r0, [pc, #92]	; (8006504 <serial_task+0x280>)
 80064a6:	f000 fa2f 	bl	8006908 <enviar_comando>
			activar_alarma();
 80064aa:	f000 faaf 	bl	8006a0c <activar_alarma>
		}
		// Comado SDC SD card Coneccted, se chequea si se puede montar la tarjeta.
		if(!strcmp(serial.comando,"SDC") && sistema.flag.conexion_serial){
 80064ae:	492c      	ldr	r1, [pc, #176]	; (8006560 <serial_task+0x2dc>)
 80064b0:	4810      	ldr	r0, [pc, #64]	; (80064f4 <serial_task+0x270>)
 80064b2:	f7f9 fe89 	bl	80001c8 <strcmp>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d158      	bne.n	800656e <serial_task+0x2ea>
 80064bc:	4b0e      	ldr	r3, [pc, #56]	; (80064f8 <serial_task+0x274>)
 80064be:	791b      	ldrb	r3, [r3, #4]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d051      	beq.n	800656e <serial_task+0x2ea>
			enviar_comando(":OKK,-,-! ");
 80064ca:	4814      	ldr	r0, [pc, #80]	; (800651c <serial_task+0x298>)
 80064cc:	f000 fa1c 	bl	8006908 <enviar_comando>
			if(UB_Fatfs_Mount(MMC_0)==FATFS_OK){
 80064d0:	2000      	movs	r0, #0
 80064d2:	f001 fa45 	bl	8007960 <UB_Fatfs_Mount>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d145      	bne.n	8006568 <serial_task+0x2e4>
				enviar_comando(":SDC,8,Presente!\r\n");
 80064dc:	4821      	ldr	r0, [pc, #132]	; (8006564 <serial_task+0x2e0>)
 80064de:	f000 fa13 	bl	8006908 <enviar_comando>
				UB_Fatfs_UnMount(MMC_0);
 80064e2:	2000      	movs	r0, #0
 80064e4:	f001 fa72 	bl	80079cc <UB_Fatfs_UnMount>
 80064e8:	e041      	b.n	800656e <serial_task+0x2ea>
 80064ea:	bf00      	nop
 80064ec:	2000055c 	.word	0x2000055c
 80064f0:	0800a580 	.word	0x0800a580
 80064f4:	20000664 	.word	0x20000664
 80064f8:	2000078c 	.word	0x2000078c
 80064fc:	40020c00 	.word	0x40020c00
 8006500:	40020800 	.word	0x40020800
 8006504:	0800a584 	.word	0x0800a584
 8006508:	0800a590 	.word	0x0800a590
 800650c:	0800a594 	.word	0x0800a594
 8006510:	0800a5a0 	.word	0x0800a5a0
 8006514:	2000088a 	.word	0x2000088a
 8006518:	0800a5a8 	.word	0x0800a5a8
 800651c:	0800a5ac 	.word	0x0800a5ac
 8006520:	20000534 	.word	0x20000534
 8006524:	0800a5b8 	.word	0x0800a5b8
 8006528:	0800a5c8 	.word	0x0800a5c8
 800652c:	20000794 	.word	0x20000794
 8006530:	200007ea 	.word	0x200007ea
 8006534:	0800a5d4 	.word	0x0800a5d4
 8006538:	0800a608 	.word	0x0800a608
 800653c:	0800a60c 	.word	0x0800a60c
 8006540:	0800a610 	.word	0x0800a610
 8006544:	0800a614 	.word	0x0800a614
 8006548:	20000686 	.word	0x20000686
 800654c:	20000014 	.word	0x20000014
 8006550:	0800a618 	.word	0x0800a618
 8006554:	0800a61c 	.word	0x0800a61c
 8006558:	0800a624 	.word	0x0800a624
 800655c:	0800a638 	.word	0x0800a638
 8006560:	0800a63c 	.word	0x0800a63c
 8006564:	0800a640 	.word	0x0800a640
			}
			else{
				enviar_comando(":SDC,8,Ausente!\r\n");
 8006568:	484b      	ldr	r0, [pc, #300]	; (8006698 <serial_task+0x414>)
 800656a:	f000 f9cd 	bl	8006908 <enviar_comando>
			}

		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"ON") && sistema.flag.conexion_serial){
 800656e:	494b      	ldr	r1, [pc, #300]	; (800669c <serial_task+0x418>)
 8006570:	484b      	ldr	r0, [pc, #300]	; (80066a0 <serial_task+0x41c>)
 8006572:	f7f9 fe29 	bl	80001c8 <strcmp>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d115      	bne.n	80065a8 <serial_task+0x324>
 800657c:	4949      	ldr	r1, [pc, #292]	; (80066a4 <serial_task+0x420>)
 800657e:	484a      	ldr	r0, [pc, #296]	; (80066a8 <serial_task+0x424>)
 8006580:	f7f9 fe22 	bl	80001c8 <strcmp>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10e      	bne.n	80065a8 <serial_task+0x324>
 800658a:	4b48      	ldr	r3, [pc, #288]	; (80066ac <serial_task+0x428>)
 800658c:	791b      	ldrb	r3, [r3, #4]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <serial_task+0x324>
			sistema.flag.modo_monitor_serial = 1;
 8006598:	4a44      	ldr	r2, [pc, #272]	; (80066ac <serial_task+0x428>)
 800659a:	7913      	ldrb	r3, [r2, #4]
 800659c:	f043 0302 	orr.w	r3, r3, #2
 80065a0:	7113      	strb	r3, [r2, #4]
			enviar_comando(":OKK,-,-!\r\n");
 80065a2:	4843      	ldr	r0, [pc, #268]	; (80066b0 <serial_task+0x42c>)
 80065a4:	f000 f9b0 	bl	8006908 <enviar_comando>
		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"OFF") && sistema.flag.conexion_serial){
 80065a8:	493c      	ldr	r1, [pc, #240]	; (800669c <serial_task+0x418>)
 80065aa:	483d      	ldr	r0, [pc, #244]	; (80066a0 <serial_task+0x41c>)
 80065ac:	f7f9 fe0c 	bl	80001c8 <strcmp>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d115      	bne.n	80065e2 <serial_task+0x35e>
 80065b6:	493f      	ldr	r1, [pc, #252]	; (80066b4 <serial_task+0x430>)
 80065b8:	483b      	ldr	r0, [pc, #236]	; (80066a8 <serial_task+0x424>)
 80065ba:	f7f9 fe05 	bl	80001c8 <strcmp>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10e      	bne.n	80065e2 <serial_task+0x35e>
 80065c4:	4b39      	ldr	r3, [pc, #228]	; (80066ac <serial_task+0x428>)
 80065c6:	791b      	ldrb	r3, [r3, #4]
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d007      	beq.n	80065e2 <serial_task+0x35e>
			sistema.flag.modo_monitor_serial = 0;
 80065d2:	4a36      	ldr	r2, [pc, #216]	; (80066ac <serial_task+0x428>)
 80065d4:	7913      	ldrb	r3, [r2, #4]
 80065d6:	f36f 0341 	bfc	r3, #1, #1
 80065da:	7113      	strb	r3, [r2, #4]
			enviar_comando(":OKK,-,-!\r\n");
 80065dc:	4834      	ldr	r0, [pc, #208]	; (80066b0 <serial_task+0x42c>)
 80065de:	f000 f993 	bl	8006908 <enviar_comando>
		}
	}
	serial.flag.fin_paquete = 0;
 80065e2:	4a35      	ldr	r2, [pc, #212]	; (80066b8 <serial_task+0x434>)
 80065e4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80065e8:	f36f 1345 	bfc	r3, #5, #1
 80065ec:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c

	if(sistema.flag.modo_monitor_serial && serial.flag.mostrar_valores){ // Si se esta en modo monitor se muestra el valor cada vez q se
 80065f0:	4b2e      	ldr	r3, [pc, #184]	; (80066ac <serial_task+0x428>)
 80065f2:	791b      	ldrb	r3, [r3, #4]
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d048      	beq.n	8006690 <serial_task+0x40c>
 80065fe:	4b2e      	ldr	r3, [pc, #184]	; (80066b8 <serial_task+0x434>)
 8006600:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d040      	beq.n	8006690 <serial_task+0x40c>
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 800660e:	2100      	movs	r1, #0
 8006610:	482a      	ldr	r0, [pc, #168]	; (80066bc <serial_task+0x438>)
 8006612:	f000 fda3 	bl	800715c <TM_RTC_GetDateTime>
		sprintf(msj,"%d:%d:%d",datatime.hours,datatime.minutes,datatime.seconds);
 8006616:	4b29      	ldr	r3, [pc, #164]	; (80066bc <serial_task+0x438>)
 8006618:	795b      	ldrb	r3, [r3, #5]
 800661a:	461a      	mov	r2, r3
 800661c:	4b27      	ldr	r3, [pc, #156]	; (80066bc <serial_task+0x438>)
 800661e:	791b      	ldrb	r3, [r3, #4]
 8006620:	4619      	mov	r1, r3
 8006622:	4b26      	ldr	r3, [pc, #152]	; (80066bc <serial_task+0x438>)
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	1d38      	adds	r0, r7, #4
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	460b      	mov	r3, r1
 800662c:	4924      	ldr	r1, [pc, #144]	; (80066c0 <serial_task+0x43c>)
 800662e:	f003 fd51 	bl	800a0d4 <siprintf>
		enviar_comando(msj);
 8006632:	1d3b      	adds	r3, r7, #4
 8006634:	4618      	mov	r0, r3
 8006636:	f000 f967 	bl	8006908 <enviar_comando>
		enviar_comando(" DHTI: ");										//	vence el contador.
 800663a:	4822      	ldr	r0, [pc, #136]	; (80066c4 <serial_task+0x440>)
 800663c:	f000 f964 	bl	8006908 <enviar_comando>
		enviar_comando(dht_interior.temperatura_string);
 8006640:	4821      	ldr	r0, [pc, #132]	; (80066c8 <serial_task+0x444>)
 8006642:	f000 f961 	bl	8006908 <enviar_comando>
		enviar_comando(" DHTE: ");										//	vence el contador.
 8006646:	4821      	ldr	r0, [pc, #132]	; (80066cc <serial_task+0x448>)
 8006648:	f000 f95e 	bl	8006908 <enviar_comando>
		enviar_comando(dht_exterior.temperatura_string);
 800664c:	4820      	ldr	r0, [pc, #128]	; (80066d0 <serial_task+0x44c>)
 800664e:	f000 f95b 	bl	8006908 <enviar_comando>
		sprintf(msj," LDR: %d", ldr.adc_cuentas);
 8006652:	4b20      	ldr	r3, [pc, #128]	; (80066d4 <serial_task+0x450>)
 8006654:	889b      	ldrh	r3, [r3, #4]
 8006656:	461a      	mov	r2, r3
 8006658:	1d3b      	adds	r3, r7, #4
 800665a:	491f      	ldr	r1, [pc, #124]	; (80066d8 <serial_task+0x454>)
 800665c:	4618      	mov	r0, r3
 800665e:	f003 fd39 	bl	800a0d4 <siprintf>
		enviar_comando(msj);
 8006662:	1d3b      	adds	r3, r7, #4
 8006664:	4618      	mov	r0, r3
 8006666:	f000 f94f 	bl	8006908 <enviar_comando>
		sprintf(msj," YL-69: %d\r\n", yl.adc_cuentas);
 800666a:	4b1c      	ldr	r3, [pc, #112]	; (80066dc <serial_task+0x458>)
 800666c:	889b      	ldrh	r3, [r3, #4]
 800666e:	461a      	mov	r2, r3
 8006670:	1d3b      	adds	r3, r7, #4
 8006672:	491b      	ldr	r1, [pc, #108]	; (80066e0 <serial_task+0x45c>)
 8006674:	4618      	mov	r0, r3
 8006676:	f003 fd2d 	bl	800a0d4 <siprintf>
		enviar_comando(msj);
 800667a:	1d3b      	adds	r3, r7, #4
 800667c:	4618      	mov	r0, r3
 800667e:	f000 f943 	bl	8006908 <enviar_comando>
		serial.flag.mostrar_valores = 0;
 8006682:	4a0d      	ldr	r2, [pc, #52]	; (80066b8 <serial_task+0x434>)
 8006684:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006688:	f36f 1386 	bfc	r3, #6, #1
 800668c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	}
}
 8006690:	bf00      	nop
 8006692:	3738      	adds	r7, #56	; 0x38
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}
 8006698:	0800a654 	.word	0x0800a654
 800669c:	0800a668 	.word	0x0800a668
 80066a0:	20000664 	.word	0x20000664
 80066a4:	0800a66c 	.word	0x0800a66c
 80066a8:	20000686 	.word	0x20000686
 80066ac:	2000078c 	.word	0x2000078c
 80066b0:	0800a584 	.word	0x0800a584
 80066b4:	0800a670 	.word	0x0800a670
 80066b8:	2000055c 	.word	0x2000055c
 80066bc:	2000081c 	.word	0x2000081c
 80066c0:	0800a674 	.word	0x0800a674
 80066c4:	0800a680 	.word	0x0800a680
 80066c8:	2000088a 	.word	0x2000088a
 80066cc:	0800a688 	.word	0x0800a688
 80066d0:	20000842 	.word	0x20000842
 80066d4:	20000868 	.word	0x20000868
 80066d8:	0800a690 	.word	0x0800a690
 80066dc:	200008b8 	.word	0x200008b8
 80066e0:	0800a69c 	.word	0x0800a69c

080066e4 <cargar_datos>:

void cargar_datos(){
 80066e4:	b580      	push	{r7, lr}
 80066e6:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80066ea:	af00      	add	r7, sp, #0
	 * 	De momento los valores se toman de unos arreglos ya predefinidos, la idea es que sean leidos por memoria externa.
	 */
	FIL myFile;   // Filehandler
	char temp_string[53];
	char *temp;
	uint8_t estado_cultivo = -1;
 80066ec:	23ff      	movs	r3, #255	; 0xff
 80066ee:	f887 3263 	strb.w	r3, [r7, #611]	; 0x263
	uint8_t etapa_actual = -1;
 80066f2:	23ff      	movs	r3, #255	; 0xff
 80066f4:	f887 3262 	strb.w	r3, [r7, #610]	; 0x262
	uint8_t tipo_cultivo = -1;
 80066f8:	23ff      	movs	r3, #255	; 0xff
 80066fa:	f887 3261 	strb.w	r3, [r7, #609]	; 0x261


	//Temperaturas por defecto.
	control.limite_delta_temp = 5;
 80066fe:	4b75      	ldr	r3, [pc, #468]	; (80068d4 <cargar_datos+0x1f0>)
 8006700:	2205      	movs	r2, #5
 8006702:	701a      	strb	r2, [r3, #0]
	control.max_temp_fan = 26;
 8006704:	4b73      	ldr	r3, [pc, #460]	; (80068d4 <cargar_datos+0x1f0>)
 8006706:	221a      	movs	r2, #26
 8006708:	705a      	strb	r2, [r3, #1]
	control.min_temp_fan = 25;
 800670a:	4b72      	ldr	r3, [pc, #456]	; (80068d4 <cargar_datos+0x1f0>)
 800670c:	2219      	movs	r2, #25
 800670e:	709a      	strb	r2, [r3, #2]
	control.max_temp_calentador = 18;
 8006710:	4b70      	ldr	r3, [pc, #448]	; (80068d4 <cargar_datos+0x1f0>)
 8006712:	2212      	movs	r2, #18
 8006714:	711a      	strb	r2, [r3, #4]
	control.min_temp_calentador = 17;
 8006716:	4b6f      	ldr	r3, [pc, #444]	; (80068d4 <cargar_datos+0x1f0>)
 8006718:	2211      	movs	r2, #17
 800671a:	70da      	strb	r2, [r3, #3]
	control.flag.bomba_encendida = 0;
 800671c:	4a6d      	ldr	r2, [pc, #436]	; (80068d4 <cargar_datos+0x1f0>)
 800671e:	7a13      	ldrb	r3, [r2, #8]
 8006720:	f36f 0300 	bfc	r3, #0, #1
 8006724:	7213      	strb	r3, [r2, #8]
	control.flag.fan_encendido = 0;
 8006726:	4a6b      	ldr	r2, [pc, #428]	; (80068d4 <cargar_datos+0x1f0>)
 8006728:	7a13      	ldrb	r3, [r2, #8]
 800672a:	f36f 0382 	bfc	r3, #2, #1
 800672e:	7213      	strb	r3, [r2, #8]
	control.flag.calentador_encendido = 0;
 8006730:	4a68      	ldr	r2, [pc, #416]	; (80068d4 <cargar_datos+0x1f0>)
 8006732:	7a13      	ldrb	r3, [r2, #8]
 8006734:	f36f 0341 	bfc	r3, #1, #1
 8006738:	7213      	strb	r3, [r2, #8]

	// leer sd.
	if(UB_Fatfs_CheckMedia(MMC_0)==FATFS_OK) {
 800673a:	2000      	movs	r0, #0
 800673c:	f001 f8f2 	bl	8007924 <UB_Fatfs_CheckMedia>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d17f      	bne.n	8006846 <cargar_datos+0x162>
		//GPIO_SetBits(GPIOD,GPIO_Pin_13);
		// Media mounten
		if(UB_Fatfs_Mount(MMC_0)==FATFS_OK) {
 8006746:	2000      	movs	r0, #0
 8006748:	f001 f90a 	bl	8007960 <UB_Fatfs_Mount>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d179      	bne.n	8006846 <cargar_datos+0x162>
			//GPIO_SetBits(GPIOD,GPIO_Pin_12);
			// File zum schreiben im root neu anlegen
			if(UB_Fatfs_OpenFile(&myFile, "0:/UB_File.txt", F_RD)==FATFS_OK) {
 8006752:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006756:	2200      	movs	r2, #0
 8006758:	495f      	ldr	r1, [pc, #380]	; (80068d8 <cargar_datos+0x1f4>)
 800675a:	4618      	mov	r0, r3
 800675c:	f001 f955 	bl	8007a0a <UB_Fatfs_OpenFile>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d16c      	bne.n	8006840 <cargar_datos+0x15c>
				// ein paar Textzeilen in das File schreiben
				if(UB_Fatfs_ReadString(&myFile,temp_string,52) == FATFS_OK){
 8006766:	1d39      	adds	r1, r7, #4
 8006768:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800676c:	2234      	movs	r2, #52	; 0x34
 800676e:	4618      	mov	r0, r3
 8006770:	f001 f9b8 	bl	8007ae4 <UB_Fatfs_ReadString>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d158      	bne.n	800682c <cargar_datos+0x148>
					tarjeta_sd.flag.fallo_abrir_archivo = 0;
 800677a:	4a58      	ldr	r2, [pc, #352]	; (80068dc <cargar_datos+0x1f8>)
 800677c:	7d13      	ldrb	r3, [r2, #20]
 800677e:	f36f 1304 	bfc	r3, #4, #1
 8006782:	7513      	strb	r3, [r2, #20]
					//strcpy(tarjeta_sd.lectura,temp_string);

					///////////////Codigo que interpreta el texto////////////
					temp = strtok(temp_string," ,.-");
 8006784:	1d3b      	adds	r3, r7, #4
 8006786:	4956      	ldr	r1, [pc, #344]	; (80068e0 <cargar_datos+0x1fc>)
 8006788:	4618      	mov	r0, r3
 800678a:	f003 fd07 	bl	800a19c <strtok>
 800678e:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264

					while(temp != NULL){
 8006792:	e046      	b.n	8006822 <cargar_datos+0x13e>
						if(!strcmp("CULTIVO_ACTIVO",temp)){
 8006794:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 8006798:	4852      	ldr	r0, [pc, #328]	; (80068e4 <cargar_datos+0x200>)
 800679a:	f7f9 fd15 	bl	80001c8 <strcmp>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10d      	bne.n	80067c0 <cargar_datos+0xdc>
							temp = strtok(NULL," ,.-");
 80067a4:	494e      	ldr	r1, [pc, #312]	; (80068e0 <cargar_datos+0x1fc>)
 80067a6:	2000      	movs	r0, #0
 80067a8:	f003 fcf8 	bl	800a19c <strtok>
 80067ac:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264
							estado_cultivo = atoi(temp);
 80067b0:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
 80067b4:	f003 fca4 	bl	800a100 <atoi>
 80067b8:	4603      	mov	r3, r0
 80067ba:	f887 3263 	strb.w	r3, [r7, #611]	; 0x263
 80067be:	e02a      	b.n	8006816 <cargar_datos+0x132>
						}
						else if(!strcmp("ETAPA_CULTIVO",temp)){
 80067c0:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 80067c4:	4848      	ldr	r0, [pc, #288]	; (80068e8 <cargar_datos+0x204>)
 80067c6:	f7f9 fcff 	bl	80001c8 <strcmp>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10d      	bne.n	80067ec <cargar_datos+0x108>
							temp = strtok(NULL," ,.-");
 80067d0:	4943      	ldr	r1, [pc, #268]	; (80068e0 <cargar_datos+0x1fc>)
 80067d2:	2000      	movs	r0, #0
 80067d4:	f003 fce2 	bl	800a19c <strtok>
 80067d8:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264
							etapa_actual = atoi(temp);
 80067dc:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
 80067e0:	f003 fc8e 	bl	800a100 <atoi>
 80067e4:	4603      	mov	r3, r0
 80067e6:	f887 3262 	strb.w	r3, [r7, #610]	; 0x262
 80067ea:	e014      	b.n	8006816 <cargar_datos+0x132>
						}
						else if(!strcmp("TIPO_CULTIVO",temp)){
 80067ec:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
 80067f0:	483e      	ldr	r0, [pc, #248]	; (80068ec <cargar_datos+0x208>)
 80067f2:	f7f9 fce9 	bl	80001c8 <strcmp>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10c      	bne.n	8006816 <cargar_datos+0x132>
							temp = strtok(NULL," ,.-");
 80067fc:	4938      	ldr	r1, [pc, #224]	; (80068e0 <cargar_datos+0x1fc>)
 80067fe:	2000      	movs	r0, #0
 8006800:	f003 fccc 	bl	800a19c <strtok>
 8006804:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264
							tipo_cultivo = atoi(temp);
 8006808:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
 800680c:	f003 fc78 	bl	800a100 <atoi>
 8006810:	4603      	mov	r3, r0
 8006812:	f887 3261 	strb.w	r3, [r7, #609]	; 0x261
						}
						temp = strtok(NULL," ,.-");
 8006816:	4932      	ldr	r1, [pc, #200]	; (80068e0 <cargar_datos+0x1fc>)
 8006818:	2000      	movs	r0, #0
 800681a:	f003 fcbf 	bl	800a19c <strtok>
 800681e:	f8c7 0264 	str.w	r0, [r7, #612]	; 0x264
					while(temp != NULL){
 8006822:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1b4      	bne.n	8006794 <cargar_datos+0xb0>
 800682a:	e004      	b.n	8006836 <cargar_datos+0x152>

					}
					/////////////////////////////////////////////////////////
				}
				else{
					tarjeta_sd.flag.fallo_abrir_archivo = 1;
 800682c:	4a2b      	ldr	r2, [pc, #172]	; (80068dc <cargar_datos+0x1f8>)
 800682e:	7d13      	ldrb	r3, [r2, #20]
 8006830:	f043 0310 	orr.w	r3, r3, #16
 8006834:	7513      	strb	r3, [r2, #20]
				}
				// File schliessen
				UB_Fatfs_CloseFile(&myFile);
 8006836:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800683a:	4618      	mov	r0, r3
 800683c:	f001 f938 	bl	8007ab0 <UB_Fatfs_CloseFile>
			}
			// Media unmounten
			UB_Fatfs_UnMount(MMC_0);
 8006840:	2000      	movs	r0, #0
 8006842:	f001 f8c3 	bl	80079cc <UB_Fatfs_UnMount>
	if(!tarjeta_sd.flag.fallo_abrir_archivo && (estado_cultivo == -1 || etapa_actual == -1)){ // Se comprueba que los datos hayan sido leidos.
		// Se manda el msj de error.
		tarjeta_sd.flag.fallo_abrir_archivo = 1;

	}
	else if(!tarjeta_sd.flag.fallo_abrir_archivo && (estado_cultivo != -1 && etapa_actual != -1)){
 8006846:	4b25      	ldr	r3, [pc, #148]	; (80068dc <cargar_datos+0x1f8>)
 8006848:	7d1b      	ldrb	r3, [r3, #20]
 800684a:	f003 0310 	and.w	r3, r3, #16
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d139      	bne.n	80068c8 <cargar_datos+0x1e4>
		cultivo.flag.control_activo = estado_cultivo;
 8006854:	f897 3263 	ldrb.w	r3, [r7, #611]	; 0x263
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	b2d9      	uxtb	r1, r3
 800685e:	4a24      	ldr	r2, [pc, #144]	; (80068f0 <cargar_datos+0x20c>)
 8006860:	f892 3084 	ldrb.w	r3, [r2, #132]	; 0x84
 8006864:	f361 0300 	bfi	r3, r1, #0, #1
 8006868:	f882 3084 	strb.w	r3, [r2, #132]	; 0x84
		cultivo.etapa_actual = etapa_actual;
 800686c:	4a20      	ldr	r2, [pc, #128]	; (80068f0 <cargar_datos+0x20c>)
 800686e:	f897 3262 	ldrb.w	r3, [r7, #610]	; 0x262
 8006872:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		switch(tipo_cultivo){
 8006876:	f897 3261 	ldrb.w	r3, [r7, #609]	; 0x261
 800687a:	2b01      	cmp	r3, #1
 800687c:	d00c      	beq.n	8006898 <cargar_datos+0x1b4>
 800687e:	2b02      	cmp	r3, #2
 8006880:	d013      	beq.n	80068aa <cargar_datos+0x1c6>
 8006882:	2b00      	cmp	r3, #0
 8006884:	d11a      	bne.n	80068bc <cargar_datos+0x1d8>
		case 0:strcpy(cultivo.nombre,"TOMATE");;break;
 8006886:	4b1b      	ldr	r3, [pc, #108]	; (80068f4 <cargar_datos+0x210>)
 8006888:	4a1b      	ldr	r2, [pc, #108]	; (80068f8 <cargar_datos+0x214>)
 800688a:	6810      	ldr	r0, [r2, #0]
 800688c:	6018      	str	r0, [r3, #0]
 800688e:	8891      	ldrh	r1, [r2, #4]
 8006890:	7992      	ldrb	r2, [r2, #6]
 8006892:	8099      	strh	r1, [r3, #4]
 8006894:	719a      	strb	r2, [r3, #6]
 8006896:	e017      	b.n	80068c8 <cargar_datos+0x1e4>
		case 1:strcpy(cultivo.nombre,"MORRON");;break;
 8006898:	4b16      	ldr	r3, [pc, #88]	; (80068f4 <cargar_datos+0x210>)
 800689a:	4a18      	ldr	r2, [pc, #96]	; (80068fc <cargar_datos+0x218>)
 800689c:	6810      	ldr	r0, [r2, #0]
 800689e:	6018      	str	r0, [r3, #0]
 80068a0:	8891      	ldrh	r1, [r2, #4]
 80068a2:	7992      	ldrb	r2, [r2, #6]
 80068a4:	8099      	strh	r1, [r3, #4]
 80068a6:	719a      	strb	r2, [r3, #6]
 80068a8:	e00e      	b.n	80068c8 <cargar_datos+0x1e4>
		case 2:strcpy(cultivo.nombre,"CUSTOM");;break;
 80068aa:	4b12      	ldr	r3, [pc, #72]	; (80068f4 <cargar_datos+0x210>)
 80068ac:	4a14      	ldr	r2, [pc, #80]	; (8006900 <cargar_datos+0x21c>)
 80068ae:	6810      	ldr	r0, [r2, #0]
 80068b0:	6018      	str	r0, [r3, #0]
 80068b2:	8891      	ldrh	r1, [r2, #4]
 80068b4:	7992      	ldrb	r2, [r2, #6]
 80068b6:	8099      	strh	r1, [r3, #4]
 80068b8:	719a      	strb	r2, [r3, #6]
 80068ba:	e005      	b.n	80068c8 <cargar_datos+0x1e4>
		default:strcpy(cultivo.nombre,"");;break;
 80068bc:	4b11      	ldr	r3, [pc, #68]	; (8006904 <cargar_datos+0x220>)
 80068be:	781a      	ldrb	r2, [r3, #0]
 80068c0:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <cargar_datos+0x20c>)
 80068c2:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 80068c6:	bf00      	nop
		//		else if(!strcmp(nombre_cultivo,"CUSTOM")){
		//			//Configurar custom
		//			strcpy(cultivo.nombre,nombre_cultivo);
		//		}
	}
}
 80068c8:	bf00      	nop
 80068ca:	f507 771a 	add.w	r7, r7, #616	; 0x268
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	20000528 	.word	0x20000528
 80068d8:	0800a6ac 	.word	0x0800a6ac
 80068dc:	20000534 	.word	0x20000534
 80068e0:	0800a6bc 	.word	0x0800a6bc
 80068e4:	0800a6c4 	.word	0x0800a6c4
 80068e8:	0800a6d4 	.word	0x0800a6d4
 80068ec:	0800a6e4 	.word	0x0800a6e4
 80068f0:	20000794 	.word	0x20000794
 80068f4:	200007ea 	.word	0x200007ea
 80068f8:	0800a6f4 	.word	0x0800a6f4
 80068fc:	0800a6fc 	.word	0x0800a6fc
 8006900:	0800a704 	.word	0x0800a704
 8006904:	0800a70c 	.word	0x0800a70c

08006908 <enviar_comando>:
	else
		cultivo.flag.control_activo = 0;
}

// Codigo para USART.
void enviar_comando(char *cmd){
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
	/*	Funcion enviar_comando
	 * Envia una cadena a traves del USART3
	 */
	uint16_t n = strlen(cmd);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7f9 fc63 	bl	80001dc <strlen>
 8006916:	4603      	mov	r3, r0
 8006918:	81bb      	strh	r3, [r7, #12]
	uint16_t i;
	for(i=0;i<n;i++){
 800691a:	2300      	movs	r3, #0
 800691c:	81fb      	strh	r3, [r7, #14]
 800691e:	e013      	b.n	8006948 <enviar_comando+0x40>
		USART_SendData(USART3, cmd[i]); // Se envia el dato que ingreso.
 8006920:	89fb      	ldrh	r3, [r7, #14]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	4413      	add	r3, r2
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	b29b      	uxth	r3, r3
 800692a:	4619      	mov	r1, r3
 800692c:	480a      	ldr	r0, [pc, #40]	; (8006958 <enviar_comando+0x50>)
 800692e:	f7fc f883 	bl	8002a38 <USART_SendData>
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET); // Se espera a que termine de enviar (NOTAR QUE DICE FLAG).
 8006932:	bf00      	nop
 8006934:	2140      	movs	r1, #64	; 0x40
 8006936:	4808      	ldr	r0, [pc, #32]	; (8006958 <enviar_comando+0x50>)
 8006938:	f7fc f8e8 	bl	8002b0c <USART_GetFlagStatus>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d0f8      	beq.n	8006934 <enviar_comando+0x2c>
	for(i=0;i<n;i++){
 8006942:	89fb      	ldrh	r3, [r7, #14]
 8006944:	3301      	adds	r3, #1
 8006946:	81fb      	strh	r3, [r7, #14]
 8006948:	89fa      	ldrh	r2, [r7, #14]
 800694a:	89bb      	ldrh	r3, [r7, #12]
 800694c:	429a      	cmp	r2, r3
 800694e:	d3e7      	bcc.n	8006920 <enviar_comando+0x18>
	}
}
 8006950:	bf00      	nop
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	40004800 	.word	0x40004800

0800695c <USART3_Config>:

static void USART3_Config(void)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
	 */
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	/* USART IOs configuration ***********************************/
	/* Enable GPIOC clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8006962:	2101      	movs	r1, #1
 8006964:	2008      	movs	r0, #8
 8006966:	f7fa ff59 	bl	800181c <RCC_AHB1PeriphClockCmd>
	/* Connect PC10 to USART3_Tx */
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
 800696a:	2207      	movs	r2, #7
 800696c:	2108      	movs	r1, #8
 800696e:	4825      	ldr	r0, [pc, #148]	; (8006a04 <USART3_Config+0xa8>)
 8006970:	f7fa fde3 	bl	800153a <GPIO_PinAFConfig>
	/* Connect PC11 to USART3_Rx*/
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
 8006974:	2207      	movs	r2, #7
 8006976:	2109      	movs	r1, #9
 8006978:	4822      	ldr	r0, [pc, #136]	; (8006a04 <USART3_Config+0xa8>)
 800697a:	f7fa fdde 	bl	800153a <GPIO_PinAFConfig>
	/* Configure USART3_Tx and USART3_Rx as alternate function */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 800697e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006982:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8006984:	2302      	movs	r3, #2
 8006986:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz; // estaba en 50MHz
 8006988:	2303      	movs	r3, #3
 800698a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800698c:	2300      	movs	r3, #0
 800698e:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8006990:	2301      	movs	r3, #1
 8006992:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8006994:	f107 0318 	add.w	r3, r7, #24
 8006998:	4619      	mov	r1, r3
 800699a:	481a      	ldr	r0, [pc, #104]	; (8006a04 <USART3_Config+0xa8>)
 800699c:	f7fa fcb4 	bl	8001308 <GPIO_Init>
- No parity
- Hardware flow control disabled (RTS and CTS signals)
- Receive and transmit enabled
	 */
	/* Enable USART3 clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80069a0:	2101      	movs	r1, #1
 80069a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80069a6:	f7fa ff59 	bl	800185c <RCC_APB1PeriphClockCmd>
	USART_InitStructure.USART_BaudRate = 9600;
 80069aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80069ae:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80069b0:	2300      	movs	r3, #0
 80069b2:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80069b4:	2300      	movs	r3, #0
 80069b6:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80069b8:	2300      	movs	r3, #0
 80069ba:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80069bc:	2300      	movs	r3, #0
 80069be:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80069c0:	230c      	movs	r3, #12
 80069c2:	827b      	strh	r3, [r7, #18]
	USART_Init(USART3, &USART_InitStructure);
 80069c4:	f107 0308 	add.w	r3, r7, #8
 80069c8:	4619      	mov	r1, r3
 80069ca:	480f      	ldr	r0, [pc, #60]	; (8006a08 <USART3_Config+0xac>)
 80069cc:	f7fb ff5a 	bl	8002884 <USART_Init>
	/* Enable USART3 */
	USART_Cmd(USART3, ENABLE);
 80069d0:	2101      	movs	r1, #1
 80069d2:	480d      	ldr	r0, [pc, #52]	; (8006a08 <USART3_Config+0xac>)
 80069d4:	f7fc f810 	bl	80029f8 <USART_Cmd>

	//USART1 is more important than USART2, so it has lower sub priority number
	NVIC_InitTypeDef NVIC_InitStruct;

	NVIC_InitStruct.NVIC_IRQChannel = USART3_IRQn;
 80069d8:	2327      	movs	r3, #39	; 0x27
 80069da:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80069dc:	2301      	movs	r3, #1
 80069de:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 10;
 80069e0:	230a      	movs	r3, #10
 80069e2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80069e4:	2300      	movs	r3, #0
 80069e6:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 80069e8:	1d3b      	adds	r3, r7, #4
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7f9 fffc 	bl	80009e8 <NVIC_Init>

	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE); // Se habilitan las interrupciones cuando se recibe un dato.
 80069f0:	2201      	movs	r2, #1
 80069f2:	f240 5125 	movw	r1, #1317	; 0x525
 80069f6:	4804      	ldr	r0, [pc, #16]	; (8006a08 <USART3_Config+0xac>)
 80069f8:	f7fc f840 	bl	8002a7c <USART_ITConfig>
}
 80069fc:	bf00      	nop
 80069fe:	3720      	adds	r7, #32
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40020c00 	.word	0x40020c00
 8006a08:	40004800 	.word	0x40004800

08006a0c <activar_alarma>:

void activar_alarma(void){
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
	TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 8006a10:	2100      	movs	r1, #0
 8006a12:	480f      	ldr	r0, [pc, #60]	; (8006a50 <activar_alarma+0x44>)
 8006a14:	f000 fba2 	bl	800715c <TM_RTC_GetDateTime>
	/* Set alarm B each 20th day in a month */
	/* Alarm will be first triggered 10 seconds later as time is configured for RTC */
	AlarmTime.hours = datatime.hours;
 8006a18:	4b0d      	ldr	r3, [pc, #52]	; (8006a50 <activar_alarma+0x44>)
 8006a1a:	795a      	ldrb	r2, [r3, #5]
 8006a1c:	4b0d      	ldr	r3, [pc, #52]	; (8006a54 <activar_alarma+0x48>)
 8006a1e:	70da      	strb	r2, [r3, #3]
	AlarmTime.minutes = datatime.minutes+1;
 8006a20:	4b0b      	ldr	r3, [pc, #44]	; (8006a50 <activar_alarma+0x44>)
 8006a22:	791b      	ldrb	r3, [r3, #4]
 8006a24:	3301      	adds	r3, #1
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	4b0a      	ldr	r3, [pc, #40]	; (8006a54 <activar_alarma+0x48>)
 8006a2a:	709a      	strb	r2, [r3, #2]
	AlarmTime.seconds = datatime.seconds;
 8006a2c:	4b08      	ldr	r3, [pc, #32]	; (8006a50 <activar_alarma+0x44>)
 8006a2e:	781a      	ldrb	r2, [r3, #0]
 8006a30:	4b08      	ldr	r3, [pc, #32]	; (8006a54 <activar_alarma+0x48>)
 8006a32:	705a      	strb	r2, [r3, #1]
	AlarmTime.day = datatime.day;
 8006a34:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <activar_alarma+0x44>)
 8006a36:	799a      	ldrb	r2, [r3, #6]
 8006a38:	4b06      	ldr	r3, [pc, #24]	; (8006a54 <activar_alarma+0x48>)
 8006a3a:	711a      	strb	r2, [r3, #4]
	AlarmTime.alarmtype = TM_RTC_AlarmType_DayInMonth;
 8006a3c:	4b05      	ldr	r3, [pc, #20]	; (8006a54 <activar_alarma+0x48>)
 8006a3e:	2201      	movs	r2, #1
 8006a40:	701a      	strb	r2, [r3, #0]
	TM_RTC_SetAlarm(TM_RTC_Alarm_B, &AlarmTime, TM_RTC_Format_BIN);
 8006a42:	2200      	movs	r2, #0
 8006a44:	4903      	ldr	r1, [pc, #12]	; (8006a54 <activar_alarma+0x48>)
 8006a46:	2001      	movs	r0, #1
 8006a48:	f000 fdba 	bl	80075c0 <TM_RTC_SetAlarm>
}
 8006a4c:	bf00      	nop
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	2000081c 	.word	0x2000081c
 8006a54:	200008b0 	.word	0x200008b0

08006a58 <USART3_IRQHandler>:


void USART3_IRQHandler(void) {
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
	 * 	Se encarga de recibir los paquetes a traves del puerto serie.
	 * 	Se asegura que cada paquete tenga su formato correcto. Se esperan caracteres hasta 100ms,
	 * 	despues de este tiempo se toma como un fallo de recepcion.
	 */

	if (USART_GetITStatus(USART3, USART_IT_RXNE)) { // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 8006a5c:	f240 5125 	movw	r1, #1317	; 0x525
 8006a60:	48ab      	ldr	r0, [pc, #684]	; (8006d10 <USART3_IRQHandler+0x2b8>)
 8006a62:	f7fc f86f 	bl	8002b44 <USART_GetITStatus>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 814e 	beq.w	8006d0a <USART3_IRQHandler+0x2b2>

		serial.aux = USART_ReceiveData(USART3); // Copia el utlimo dato que ingreso.
 8006a6e:	48a8      	ldr	r0, [pc, #672]	; (8006d10 <USART3_IRQHandler+0x2b8>)
 8006a70:	f7fb fff4 	bl	8002a5c <USART_ReceiveData>
 8006a74:	4603      	mov	r3, r0
 8006a76:	461a      	mov	r2, r3
 8006a78:	4ba6      	ldr	r3, [pc, #664]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006a7a:	801a      	strh	r2, [r3, #0]

		if(serial.aux == ':' && !serial.flag.comienzo_paquete){ // Se guarda un paquete si comienza un mensaje con :
 8006a7c:	4ba5      	ldr	r3, [pc, #660]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006a7e:	881b      	ldrh	r3, [r3, #0]
 8006a80:	2b3a      	cmp	r3, #58	; 0x3a
 8006a82:	d12f      	bne.n	8006ae4 <USART3_IRQHandler+0x8c>
 8006a84:	4ba3      	ldr	r3, [pc, #652]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006a86:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006a8a:	f003 0310 	and.w	r3, r3, #16
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d127      	bne.n	8006ae4 <USART3_IRQHandler+0x8c>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8006a94:	4b9f      	ldr	r3, [pc, #636]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006a96:	2264      	movs	r2, #100	; 0x64
 8006a98:	805a      	strh	r2, [r3, #2]
			serial.contador = 0; // Se reinicia el contador.
 8006a9a:	4b9e      	ldr	r3, [pc, #632]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	711a      	strb	r2, [r3, #4]
			serial.flag.comienzo_paquete = 1; // Se informa el comienzo del paquete.
 8006aa0:	4a9c      	ldr	r2, [pc, #624]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006aa2:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006aa6:	f043 0310 	orr.w	r3, r3, #16
 8006aaa:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_paquete = 0; // Se limpia la bandera de fin de paquete.
 8006aae:	4a99      	ldr	r2, [pc, #612]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ab0:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006ab4:	f36f 1345 	bfc	r3, #5, #1
 8006ab8:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			strcpy(serial.buffer,""); // Limpia la string.
 8006abc:	4b96      	ldr	r3, [pc, #600]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006abe:	781a      	ldrb	r2, [r3, #0]
 8006ac0:	4b94      	ldr	r3, [pc, #592]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ac2:	721a      	strb	r2, [r3, #8]
			strcpy(serial.cant_bytes,""); // Limpia la string.
 8006ac4:	4b94      	ldr	r3, [pc, #592]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006ac6:	781a      	ldrb	r2, [r3, #0]
 8006ac8:	4b92      	ldr	r3, [pc, #584]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006aca:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
			strcpy(serial.comando,""); // Limpia la string.
 8006ace:	4b92      	ldr	r3, [pc, #584]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	4b90      	ldr	r3, [pc, #576]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ad4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
			strcpy(serial.datos,""); // Limpia la string.
 8006ad8:	4b8f      	ldr	r3, [pc, #572]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006ada:	781a      	ldrb	r2, [r3, #0]
 8006adc:	4b8d      	ldr	r3, [pc, #564]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ade:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8006ae2:	e10d      	b.n	8006d00 <USART3_IRQHandler+0x2a8>
		}
		else if((serial.aux == '!' && serial.flag.comienzo_paquete) || serial.contador == 256){ // Se termina paquete con !
 8006ae4:	4b8b      	ldr	r3, [pc, #556]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ae6:	881b      	ldrh	r3, [r3, #0]
 8006ae8:	2b21      	cmp	r3, #33	; 0x21
 8006aea:	f040 8081 	bne.w	8006bf0 <USART3_IRQHandler+0x198>
 8006aee:	4b89      	ldr	r3, [pc, #548]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006af0:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006af4:	f003 0310 	and.w	r3, r3, #16
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d078      	beq.n	8006bf0 <USART3_IRQHandler+0x198>

			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 8006afe:	4b85      	ldr	r3, [pc, #532]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b00:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006b04:	f003 0301 	and.w	r3, r3, #1
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d007      	beq.n	8006b1e <USART3_IRQHandler+0xc6>
 8006b0e:	4b81      	ldr	r3, [pc, #516]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b10:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d12c      	bne.n	8006b78 <USART3_IRQHandler+0x120>
				enviar_comando(":ERR,10,BAD_FORMAT!");
 8006b1e:	487f      	ldr	r0, [pc, #508]	; (8006d1c <USART3_IRQHandler+0x2c4>)
 8006b20:	f7ff fef2 	bl	8006908 <enviar_comando>
				serial.contador = 0; // Se reinica el contador.
 8006b24:	4b7b      	ldr	r3, [pc, #492]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	711a      	strb	r2, [r3, #4]
				serial.flag.comienzo_paquete = 0; // Se reinicia la bandera.
 8006b2a:	4a7a      	ldr	r2, [pc, #488]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b2c:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b30:	f36f 1304 	bfc	r3, #4, #1
 8006b34:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_comando = 0; // Se reinicia la bandera.
 8006b38:	4a76      	ldr	r2, [pc, #472]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b3a:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b3e:	f36f 0300 	bfc	r3, #0, #1
 8006b42:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_cantbytes = 0; // Se reinicia la bandera.
 8006b46:	4a73      	ldr	r2, [pc, #460]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b48:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b4c:	f36f 0341 	bfc	r3, #1, #1
 8006b50:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_datos = 0; // Se reinicia la bandera.
 8006b54:	4a6f      	ldr	r2, [pc, #444]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b56:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b5a:	f36f 0382 	bfc	r3, #2, #1
 8006b5e:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_paquete = 0; // Se informa el paquete disponible.
 8006b62:	4a6c      	ldr	r2, [pc, #432]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b64:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b68:	f36f 1345 	bfc	r3, #5, #1
 8006b6c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.timeout = 0; // Se detiene el contador de tiempo de espera.
 8006b70:	4b68      	ldr	r3, [pc, #416]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 8006b76:	e0c3      	b.n	8006d00 <USART3_IRQHandler+0x2a8>
			}
			else{
				strncpy(serial.datos,serial.buffer,256); // Se guardan los datos recibidos.
 8006b78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b7c:	4968      	ldr	r1, [pc, #416]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006b7e:	4869      	ldr	r0, [pc, #420]	; (8006d24 <USART3_IRQHandler+0x2cc>)
 8006b80:	f003 faf6 	bl	800a170 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8006b84:	2211      	movs	r2, #17
 8006b86:	4964      	ldr	r1, [pc, #400]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006b88:	4865      	ldr	r0, [pc, #404]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006b8a:	f003 faf1 	bl	800a170 <strncpy>
				serial.flag.fin_datos = 1; // Se informa que los datos estan disponibles.
 8006b8e:	4a61      	ldr	r2, [pc, #388]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b90:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006b94:	f043 0304 	orr.w	r3, r3, #4
 8006b98:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.contador = 0; // Se reinica el contador.
 8006b9c:	4b5d      	ldr	r3, [pc, #372]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	711a      	strb	r2, [r3, #4]
				serial.flag.comienzo_paquete = 0; // Se reinicia la bandera.
 8006ba2:	4a5c      	ldr	r2, [pc, #368]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ba4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006ba8:	f36f 1304 	bfc	r3, #4, #1
 8006bac:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_comando = 0; // Se reinicia la bandera.
 8006bb0:	4a58      	ldr	r2, [pc, #352]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bb2:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006bb6:	f36f 0300 	bfc	r3, #0, #1
 8006bba:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_cantbytes = 0; // Se reinicia la bandera.
 8006bbe:	4a55      	ldr	r2, [pc, #340]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bc0:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006bc4:	f36f 0341 	bfc	r3, #1, #1
 8006bc8:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_datos = 0; // Se reinicia la bandera.
 8006bcc:	4a51      	ldr	r2, [pc, #324]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bce:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006bd2:	f36f 0382 	bfc	r3, #2, #1
 8006bd6:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.flag.fin_paquete = 1; // Se informa el paquete disponible.
 8006bda:	4a4e      	ldr	r2, [pc, #312]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bdc:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006be0:	f043 0320 	orr.w	r3, r3, #32
 8006be4:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
				serial.timeout = 0; // Se detiene el contador de tiempo de espera.
 8006be8:	4b4a      	ldr	r3, [pc, #296]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando || !serial.flag.fin_cantbytes ){
 8006bee:	e087      	b.n	8006d00 <USART3_IRQHandler+0x2a8>
			}
		}
		else if((serial.aux == ',' ) && serial.flag.comienzo_paquete){ // Se detecta el fin de campo.
 8006bf0:	4b48      	ldr	r3, [pc, #288]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	2b2c      	cmp	r3, #44	; 0x2c
 8006bf6:	d161      	bne.n	8006cbc <USART3_IRQHandler+0x264>
 8006bf8:	4b46      	ldr	r3, [pc, #280]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006bfa:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006bfe:	f003 0310 	and.w	r3, r3, #16
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d059      	beq.n	8006cbc <USART3_IRQHandler+0x264>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8006c08:	4b42      	ldr	r3, [pc, #264]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c0a:	2264      	movs	r2, #100	; 0x64
 8006c0c:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de comando.
 8006c0e:	4b41      	ldr	r3, [pc, #260]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c10:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c14:	f003 0301 	and.w	r3, r3, #1
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d121      	bne.n	8006c62 <USART3_IRQHandler+0x20a>
 8006c1e:	4b3d      	ldr	r3, [pc, #244]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c20:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d119      	bne.n	8006c62 <USART3_IRQHandler+0x20a>
 8006c2e:	4b39      	ldr	r3, [pc, #228]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c30:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c34:	f003 0304 	and.w	r3, r3, #4
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d111      	bne.n	8006c62 <USART3_IRQHandler+0x20a>
				strncpy(serial.comando,serial.buffer,17); // Se guarda el comando.
 8006c3e:	2211      	movs	r2, #17
 8006c40:	4937      	ldr	r1, [pc, #220]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006c42:	4839      	ldr	r0, [pc, #228]	; (8006d28 <USART3_IRQHandler+0x2d0>)
 8006c44:	f003 fa94 	bl	800a170 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8006c48:	2211      	movs	r2, #17
 8006c4a:	4933      	ldr	r1, [pc, #204]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006c4c:	4834      	ldr	r0, [pc, #208]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006c4e:	f003 fa8f 	bl	800a170 <strncpy>
				serial.flag.fin_comando = 1; // Se informa la llegada del comando.
 8006c52:	4a30      	ldr	r2, [pc, #192]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c54:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006c58:	f043 0301 	orr.w	r3, r3, #1
 8006c5c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
 8006c60:	e028      	b.n	8006cb4 <USART3_IRQHandler+0x25c>
			}
			else if(serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de cantidad de bytes.
 8006c62:	4b2c      	ldr	r3, [pc, #176]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c64:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d020      	beq.n	8006cb4 <USART3_IRQHandler+0x25c>
 8006c72:	4b28      	ldr	r3, [pc, #160]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c74:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c78:	f003 0302 	and.w	r3, r3, #2
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d118      	bne.n	8006cb4 <USART3_IRQHandler+0x25c>
 8006c82:	4b24      	ldr	r3, [pc, #144]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006c84:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d110      	bne.n	8006cb4 <USART3_IRQHandler+0x25c>
				strncpy(serial.cant_bytes,serial.buffer,17); // Se guarda la cantidad de bytes.
 8006c92:	2211      	movs	r2, #17
 8006c94:	4922      	ldr	r1, [pc, #136]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006c96:	4825      	ldr	r0, [pc, #148]	; (8006d2c <USART3_IRQHandler+0x2d4>)
 8006c98:	f003 fa6a 	bl	800a170 <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8006c9c:	2211      	movs	r2, #17
 8006c9e:	491e      	ldr	r1, [pc, #120]	; (8006d18 <USART3_IRQHandler+0x2c0>)
 8006ca0:	481f      	ldr	r0, [pc, #124]	; (8006d20 <USART3_IRQHandler+0x2c8>)
 8006ca2:	f003 fa65 	bl	800a170 <strncpy>
				serial.flag.fin_cantbytes = 1;  // Se informa la llegada de la cantidad de bytes.
 8006ca6:	4a1b      	ldr	r2, [pc, #108]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ca8:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8006cac:	f043 0302 	orr.w	r3, r3, #2
 8006cb0:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			}
			serial.contador = 0; // Se reinica el contador para guardar el proximo campo.
 8006cb4:	4b17      	ldr	r3, [pc, #92]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	711a      	strb	r2, [r3, #4]
 8006cba:	e021      	b.n	8006d00 <USART3_IRQHandler+0x2a8>
		}
		else if((serial.aux != ':' && serial.aux != '!' ) && serial.flag.comienzo_paquete){ // Se agrega un caracter al buffer.
 8006cbc:	4b15      	ldr	r3, [pc, #84]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cbe:	881b      	ldrh	r3, [r3, #0]
 8006cc0:	2b3a      	cmp	r3, #58	; 0x3a
 8006cc2:	d01d      	beq.n	8006d00 <USART3_IRQHandler+0x2a8>
 8006cc4:	4b13      	ldr	r3, [pc, #76]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cc6:	881b      	ldrh	r3, [r3, #0]
 8006cc8:	2b21      	cmp	r3, #33	; 0x21
 8006cca:	d019      	beq.n	8006d00 <USART3_IRQHandler+0x2a8>
 8006ccc:	4b11      	ldr	r3, [pc, #68]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cce:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8006cd2:	f003 0310 	and.w	r3, r3, #16
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d011      	beq.n	8006d00 <USART3_IRQHandler+0x2a8>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8006cdc:	4b0d      	ldr	r3, [pc, #52]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cde:	2264      	movs	r2, #100	; 0x64
 8006ce0:	805a      	strh	r2, [r3, #2]
			serial.buffer[serial.contador] = serial.aux; // Se guarda el caracter.
 8006ce2:	4b0c      	ldr	r3, [pc, #48]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006ce4:	791b      	ldrb	r3, [r3, #4]
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	4b0a      	ldr	r3, [pc, #40]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cea:	881b      	ldrh	r3, [r3, #0]
 8006cec:	b2da      	uxtb	r2, r3
 8006cee:	4b09      	ldr	r3, [pc, #36]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cf0:	440b      	add	r3, r1
 8006cf2:	721a      	strb	r2, [r3, #8]
			serial.contador++;
 8006cf4:	4b07      	ldr	r3, [pc, #28]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cf6:	791b      	ldrb	r3, [r3, #4]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	4b05      	ldr	r3, [pc, #20]	; (8006d14 <USART3_IRQHandler+0x2bc>)
 8006cfe:	711a      	strb	r2, [r3, #4]
		}

		//Clear interrupt flag
		USART_ClearITPendingBit(USART3, USART_IT_RXNE); // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 8006d00:	f240 5125 	movw	r1, #1317	; 0x525
 8006d04:	4802      	ldr	r0, [pc, #8]	; (8006d10 <USART3_IRQHandler+0x2b8>)
 8006d06:	f7fb ff78 	bl	8002bfa <USART_ClearITPendingBit>
	}
}
 8006d0a:	bf00      	nop
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	40004800 	.word	0x40004800
 8006d14:	2000055c 	.word	0x2000055c
 8006d18:	0800a70c 	.word	0x0800a70c
 8006d1c:	0800a718 	.word	0x0800a718
 8006d20:	20000564 	.word	0x20000564
 8006d24:	20000686 	.word	0x20000686
 8006d28:	20000664 	.word	0x20000664
 8006d2c:	20000675 	.word	0x20000675

08006d30 <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 8006d30:	b580      	push	{r7, lr}
 8006d32:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
	if(sistema.contador_alarma <= 2){
 8006d34:	4b1b      	ldr	r3, [pc, #108]	; (8006da4 <TM_RTC_AlarmBHandler+0x74>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d827      	bhi.n	8006d8c <TM_RTC_AlarmBHandler+0x5c>
		sistema.contador_alarma++;
 8006d3c:	4b19      	ldr	r3, [pc, #100]	; (8006da4 <TM_RTC_AlarmBHandler+0x74>)
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	3301      	adds	r3, #1
 8006d42:	b2da      	uxtb	r2, r3
 8006d44:	4b17      	ldr	r3, [pc, #92]	; (8006da4 <TM_RTC_AlarmBHandler+0x74>)
 8006d46:	701a      	strb	r2, [r3, #0]
		enviar_comando("ALARMA B ACTIVADA\r\n");
 8006d48:	4817      	ldr	r0, [pc, #92]	; (8006da8 <TM_RTC_AlarmBHandler+0x78>)
 8006d4a:	f7ff fddd 	bl	8006908 <enviar_comando>
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN); // Se obtiene la hora actual.
 8006d4e:	2100      	movs	r1, #0
 8006d50:	4816      	ldr	r0, [pc, #88]	; (8006dac <TM_RTC_AlarmBHandler+0x7c>)
 8006d52:	f000 fa03 	bl	800715c <TM_RTC_GetDateTime>
		/* Set alarm B each 20th day in a month */
		/* Alarm will be first triggered 10 seconds later as time is configured for RTC */
		AlarmTime.hours = datatime.hours;
 8006d56:	4b15      	ldr	r3, [pc, #84]	; (8006dac <TM_RTC_AlarmBHandler+0x7c>)
 8006d58:	795a      	ldrb	r2, [r3, #5]
 8006d5a:	4b15      	ldr	r3, [pc, #84]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d5c:	70da      	strb	r2, [r3, #3]
		AlarmTime.minutes = datatime.minutes+1;
 8006d5e:	4b13      	ldr	r3, [pc, #76]	; (8006dac <TM_RTC_AlarmBHandler+0x7c>)
 8006d60:	791b      	ldrb	r3, [r3, #4]
 8006d62:	3301      	adds	r3, #1
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	4b12      	ldr	r3, [pc, #72]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d68:	709a      	strb	r2, [r3, #2]
		AlarmTime.seconds = datatime.seconds;
 8006d6a:	4b10      	ldr	r3, [pc, #64]	; (8006dac <TM_RTC_AlarmBHandler+0x7c>)
 8006d6c:	781a      	ldrb	r2, [r3, #0]
 8006d6e:	4b10      	ldr	r3, [pc, #64]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d70:	705a      	strb	r2, [r3, #1]
		AlarmTime.day = datatime.day;
 8006d72:	4b0e      	ldr	r3, [pc, #56]	; (8006dac <TM_RTC_AlarmBHandler+0x7c>)
 8006d74:	799a      	ldrb	r2, [r3, #6]
 8006d76:	4b0e      	ldr	r3, [pc, #56]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d78:	711a      	strb	r2, [r3, #4]
		AlarmTime.alarmtype = TM_RTC_AlarmType_DayInMonth;
 8006d7a:	4b0d      	ldr	r3, [pc, #52]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	701a      	strb	r2, [r3, #0]
		TM_RTC_SetAlarm(TM_RTC_Alarm_B, &AlarmTime, TM_RTC_Format_BIN);
 8006d80:	2200      	movs	r2, #0
 8006d82:	490b      	ldr	r1, [pc, #44]	; (8006db0 <TM_RTC_AlarmBHandler+0x80>)
 8006d84:	2001      	movs	r0, #1
 8006d86:	f000 fc1b 	bl	80075c0 <TM_RTC_SetAlarm>
		enviar_comando("ALARMA B DESCTIVADA\r\n");
		TM_RTC_DisableAlarm(TM_RTC_Alarm_B);
	}
	/* Disable Alarm so it will not trigger next month at the same date and time */
	//TM_RTC_DisableAlarm(TM_RTC_Alarm_B);
}
 8006d8a:	e008      	b.n	8006d9e <TM_RTC_AlarmBHandler+0x6e>
		sistema.contador_alarma = 0;
 8006d8c:	4b05      	ldr	r3, [pc, #20]	; (8006da4 <TM_RTC_AlarmBHandler+0x74>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	701a      	strb	r2, [r3, #0]
		enviar_comando("ALARMA B DESCTIVADA\r\n");
 8006d92:	4808      	ldr	r0, [pc, #32]	; (8006db4 <TM_RTC_AlarmBHandler+0x84>)
 8006d94:	f7ff fdb8 	bl	8006908 <enviar_comando>
		TM_RTC_DisableAlarm(TM_RTC_Alarm_B);
 8006d98:	2001      	movs	r0, #1
 8006d9a:	f000 fc8d 	bl	80076b8 <TM_RTC_DisableAlarm>
}
 8006d9e:	bf00      	nop
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	2000078c 	.word	0x2000078c
 8006da8:	0800a72c 	.word	0x0800a72c
 8006dac:	2000081c 	.word	0x2000081c
 8006db0:	200008b0 	.word	0x200008b0
 8006db4:	0800a740 	.word	0x0800a740

08006db8 <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
		{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
		{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b088      	sub	sp, #32
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;

	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006dcc:	f7fa fd46 	bl	800185c <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8006dd0:	2001      	movs	r0, #1
 8006dd2:	f7fa fbfb 	bl	80015cc <PWR_BackupAccessCmd>

	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 8006dd6:	2013      	movs	r0, #19
 8006dd8:	f7fb f9f8 	bl	80021cc <RTC_ReadBackupRegister>
 8006ddc:	61b8      	str	r0, [r7, #24]

	if (status == RTC_STATUS_TIME_OK) {
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	f244 3221 	movw	r2, #17185	; 0x4321
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d120      	bne.n	8006e2a <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 8006de8:	4b39      	ldr	r3, [pc, #228]	; (8006ed0 <TM_RTC_Init+0x118>)
 8006dea:	f244 3221 	movw	r2, #17185	; 0x4321
 8006dee:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8006df0:	79fb      	ldrb	r3, [r7, #7]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d102      	bne.n	8006dfc <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8006df6:	2000      	movs	r0, #0
 8006df8:	f000 fa4c 	bl	8007294 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	f7fa fe03 	bl	8001a08 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8006e02:	f7fa fe65 	bl	8001ad0 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8006e06:	2001      	movs	r0, #1
 8006e08:	f7fa fdfe 	bl	8001a08 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8006e0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006e10:	f7fb fa7e 	bl	8002310 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8006e14:	4b2f      	ldr	r3, [pc, #188]	; (8006ed4 <TM_RTC_Init+0x11c>)
 8006e16:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006e1a:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8006e1c:	f107 0308 	add.w	r3, r7, #8
 8006e20:	2100      	movs	r1, #0
 8006e22:	4618      	mov	r0, r3
 8006e24:	f000 f99a 	bl	800715c <TM_RTC_GetDateTime>
 8006e28:	e046      	b.n	8006eb8 <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	f241 2234 	movw	r2, #4660	; 0x1234
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d120      	bne.n	8006e76 <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8006e34:	4b26      	ldr	r3, [pc, #152]	; (8006ed0 <TM_RTC_Init+0x118>)
 8006e36:	f241 2234 	movw	r2, #4660	; 0x1234
 8006e3a:	601a      	str	r2, [r3, #0]

		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8006e3c:	79fb      	ldrb	r3, [r7, #7]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d102      	bne.n	8006e48 <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8006e42:	2000      	movs	r0, #0
 8006e44:	f000 fa26 	bl	8007294 <TM_RTC_Config>
		}

		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8006e48:	2000      	movs	r0, #0
 8006e4a:	f7fa fddd 	bl	8001a08 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8006e4e:	f7fa fe3f 	bl	8001ad0 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8006e52:	2001      	movs	r0, #1
 8006e54:	f7fa fdd8 	bl	8001a08 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8006e58:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006e5c:	f7fb fa58 	bl	8002310 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8006e60:	4b1c      	ldr	r3, [pc, #112]	; (8006ed4 <TM_RTC_Init+0x11c>)
 8006e62:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8006e66:	615a      	str	r2, [r3, #20]

		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8006e68:	f107 0308 	add.w	r3, r7, #8
 8006e6c:	2100      	movs	r1, #0
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 f974 	bl	800715c <TM_RTC_GetDateTime>
 8006e74:	e020      	b.n	8006eb8 <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 8006e76:	4b16      	ldr	r3, [pc, #88]	; (8006ed0 <TM_RTC_Init+0x118>)
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 8006e80:	79fb      	ldrb	r3, [r7, #7]
 8006e82:	4618      	mov	r0, r3
 8006e84:	f000 fa06 	bl	8007294 <TM_RTC_Config>

		/* Set date and time */
		datatime.date = 30;    //Dia de la semana
 8006e88:	231e      	movs	r3, #30
 8006e8a:	73fb      	strb	r3, [r7, #15]
		datatime.month = 10;
 8006e8c:	230a      	movs	r3, #10
 8006e8e:	743b      	strb	r3, [r7, #16]
		datatime.year = 18;
 8006e90:	2312      	movs	r3, #18
 8006e92:	747b      	strb	r3, [r7, #17]
		datatime.hours = 9;
 8006e94:	2309      	movs	r3, #9
 8006e96:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 42;
 8006e98:	232a      	movs	r3, #42	; 0x2a
 8006e9a:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	723b      	strb	r3, [r7, #8]
		datatime.day = 2;      //1: Lunes
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	73bb      	strb	r3, [r7, #14]

		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 8006ea4:	f107 0308 	add.w	r3, r7, #8
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f000 f814 	bl	8006ed8 <TM_RTC_SetDateTime>

		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8006eb0:	4b07      	ldr	r3, [pc, #28]	; (8006ed0 <TM_RTC_Init+0x118>)
 8006eb2:	f241 2234 	movw	r2, #4660	; 0x1234
 8006eb6:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 8006eb8:	7ffb      	ldrb	r3, [r7, #31]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d101      	bne.n	8006ec2 <TM_RTC_Init+0x10a>
		return 0;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	e001      	b.n	8006ec6 <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8006ec2:	4b03      	ldr	r3, [pc, #12]	; (8006ed0 <TM_RTC_Init+0x118>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3720      	adds	r7, #32
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	200002ac 	.word	0x200002ac
 8006ed4:	40013c00 	.word	0x40013c00

08006ed8 <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8006ed8:	b590      	push	{r4, r7, lr}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;

	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d177      	bne.n	8006fda <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	79db      	ldrb	r3, [r3, #7]
 8006eee:	091b      	lsrs	r3, r3, #4
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	0092      	lsls	r2, r2, #2
 8006ef6:	4413      	add	r3, r2
 8006ef8:	005b      	lsls	r3, r3, #1
 8006efa:	b2da      	uxtb	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	79db      	ldrb	r3, [r3, #7]
 8006f00:	f003 030f 	and.w	r3, r3, #15
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	4413      	add	r3, r2
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	7a1b      	ldrb	r3, [r3, #8]
 8006f10:	091b      	lsrs	r3, r3, #4
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	461a      	mov	r2, r3
 8006f16:	0092      	lsls	r2, r2, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	005b      	lsls	r3, r3, #1
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	7a1b      	ldrb	r3, [r3, #8]
 8006f22:	f003 030f 	and.w	r3, r3, #15
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	4413      	add	r3, r2
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	7a5b      	ldrb	r3, [r3, #9]
 8006f32:	091b      	lsrs	r3, r3, #4
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	461a      	mov	r2, r3
 8006f38:	0092      	lsls	r2, r2, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	005b      	lsls	r3, r3, #1
 8006f3e:	b2da      	uxtb	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	7a5b      	ldrb	r3, [r3, #9]
 8006f44:	f003 030f 	and.w	r3, r3, #15
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	4413      	add	r3, r2
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	795b      	ldrb	r3, [r3, #5]
 8006f54:	091b      	lsrs	r3, r3, #4
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	461a      	mov	r2, r3
 8006f5a:	0092      	lsls	r2, r2, #2
 8006f5c:	4413      	add	r3, r2
 8006f5e:	005b      	lsls	r3, r3, #1
 8006f60:	b2da      	uxtb	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	795b      	ldrb	r3, [r3, #5]
 8006f66:	f003 030f 	and.w	r3, r3, #15
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	4413      	add	r3, r2
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	791b      	ldrb	r3, [r3, #4]
 8006f76:	091b      	lsrs	r3, r3, #4
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	0092      	lsls	r2, r2, #2
 8006f7e:	4413      	add	r3, r2
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	b2da      	uxtb	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	791b      	ldrb	r3, [r3, #4]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	4413      	add	r3, r2
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	091b      	lsrs	r3, r3, #4
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	0092      	lsls	r2, r2, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	b2da      	uxtb	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	4413      	add	r3, r2
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	799b      	ldrb	r3, [r3, #6]
 8006fba:	091b      	lsrs	r3, r3, #4
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	0092      	lsls	r2, r2, #2
 8006fc2:	4413      	add	r3, r2
 8006fc4:	005b      	lsls	r3, r3, #1
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	799b      	ldrb	r3, [r3, #6]
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	4413      	add	r3, r2
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	73bb      	strb	r3, [r7, #14]
 8006fd8:	e014      	b.n	8007004 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	79db      	ldrb	r3, [r3, #7]
 8006fde:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	7a1b      	ldrb	r3, [r3, #8]
 8006fe4:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	7a5b      	ldrb	r3, [r3, #9]
 8006fea:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	795b      	ldrb	r3, [r3, #5]
 8006ff0:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	791b      	ldrb	r3, [r3, #4]
 8006ff6:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	799b      	ldrb	r3, [r3, #6]
 8007002:	73bb      	strb	r3, [r7, #14]
	}

	/* Check year and month */
	if (
			tmp.year > 99 ||
 8007004:	7c7b      	ldrb	r3, [r7, #17]
	if (
 8007006:	2b63      	cmp	r3, #99	; 0x63
 8007008:	d84b      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.month == 0 ||
 800700a:	7c3b      	ldrb	r3, [r7, #16]
			tmp.year > 99 ||
 800700c:	2b00      	cmp	r3, #0
 800700e:	d048      	beq.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.month > 12 ||
 8007010:	7c3b      	ldrb	r3, [r7, #16]
			tmp.month == 0 ||
 8007012:	2b0c      	cmp	r3, #12
 8007014:	d845      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.date == 0 ||
 8007016:	7bfb      	ldrb	r3, [r7, #15]
			tmp.month > 12 ||
 8007018:	2b00      	cmp	r3, #0
 800701a:	d042      	beq.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 800701c:	7bf9      	ldrb	r1, [r7, #15]
 800701e:	7c7b      	ldrb	r3, [r7, #17]
 8007020:	f003 0303 	and.w	r3, r3, #3
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10e      	bne.n	8007046 <TM_RTC_SetDateTime+0x16e>
 8007028:	7c7b      	ldrb	r3, [r7, #17]
 800702a:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 800702e:	4b45      	ldr	r3, [pc, #276]	; (8007144 <TM_RTC_SetDateTime+0x26c>)
 8007030:	fb83 0302 	smull	r0, r3, r3, r2
 8007034:	1158      	asrs	r0, r3, #5
 8007036:	17d3      	asrs	r3, r2, #31
 8007038:	1ac3      	subs	r3, r0, r3
 800703a:	2064      	movs	r0, #100	; 0x64
 800703c:	fb00 f303 	mul.w	r3, r0, r3
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10f      	bne.n	8007066 <TM_RTC_SetDateTime+0x18e>
 8007046:	7c7b      	ldrb	r3, [r7, #17]
 8007048:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 800704c:	4b3d      	ldr	r3, [pc, #244]	; (8007144 <TM_RTC_SetDateTime+0x26c>)
 800704e:	fb83 0302 	smull	r0, r3, r3, r2
 8007052:	11d8      	asrs	r0, r3, #7
 8007054:	17d3      	asrs	r3, r2, #31
 8007056:	1ac3      	subs	r3, r0, r3
 8007058:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800705c:	fb00 f303 	mul.w	r3, r0, r3
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <TM_RTC_SetDateTime+0x192>
 8007066:	2201      	movs	r2, #1
 8007068:	e000      	b.n	800706c <TM_RTC_SetDateTime+0x194>
 800706a:	2200      	movs	r2, #0
 800706c:	7c3b      	ldrb	r3, [r7, #16]
 800706e:	1e58      	subs	r0, r3, #1
 8007070:	4c35      	ldr	r4, [pc, #212]	; (8007148 <TM_RTC_SetDateTime+0x270>)
 8007072:	4613      	mov	r3, r2
 8007074:	005b      	lsls	r3, r3, #1
 8007076:	4413      	add	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4423      	add	r3, r4
 800707c:	4403      	add	r3, r0
 800707e:	781b      	ldrb	r3, [r3, #0]
			tmp.date == 0 ||
 8007080:	4299      	cmp	r1, r3
 8007082:	d80e      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.hours > 23 ||
 8007084:	7b7b      	ldrb	r3, [r7, #13]
			tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8007086:	2b17      	cmp	r3, #23
 8007088:	d80b      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.minutes > 59 ||
 800708a:	7b3b      	ldrb	r3, [r7, #12]
			tmp.hours > 23 ||
 800708c:	2b3b      	cmp	r3, #59	; 0x3b
 800708e:	d808      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.seconds > 59 ||
 8007090:	7a3b      	ldrb	r3, [r7, #8]
			tmp.minutes > 59 ||
 8007092:	2b3b      	cmp	r3, #59	; 0x3b
 8007094:	d805      	bhi.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.day == 0 ||
 8007096:	7bbb      	ldrb	r3, [r7, #14]
			tmp.seconds > 59 ||
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <TM_RTC_SetDateTime+0x1ca>
			tmp.day > 7
 800709c:	7bbb      	ldrb	r3, [r7, #14]
			tmp.day == 0 ||
 800709e:	2b07      	cmp	r3, #7
 80070a0:	d901      	bls.n	80070a6 <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 80070a2:	2301      	movs	r3, #1
 80070a4:	e04a      	b.n	800713c <TM_RTC_SetDateTime+0x264>
	}

	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	795a      	ldrb	r2, [r3, #5]
 80070aa:	4b28      	ldr	r3, [pc, #160]	; (800714c <TM_RTC_SetDateTime+0x274>)
 80070ac:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	791a      	ldrb	r2, [r3, #4]
 80070b2:	4b26      	ldr	r3, [pc, #152]	; (800714c <TM_RTC_SetDateTime+0x274>)
 80070b4:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	781a      	ldrb	r2, [r3, #0]
 80070ba:	4b24      	ldr	r3, [pc, #144]	; (800714c <TM_RTC_SetDateTime+0x274>)
 80070bc:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	79da      	ldrb	r2, [r3, #7]
 80070c2:	4b23      	ldr	r3, [pc, #140]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 80070c4:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	7a1a      	ldrb	r2, [r3, #8]
 80070ca:	4b21      	ldr	r3, [pc, #132]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 80070cc:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	7a5a      	ldrb	r2, [r3, #9]
 80070d2:	4b1f      	ldr	r3, [pc, #124]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 80070d4:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	799a      	ldrb	r2, [r3, #6]
 80070da:	4b1d      	ldr	r3, [pc, #116]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 80070dc:	701a      	strb	r2, [r3, #0]

	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 80070de:	4b1d      	ldr	r3, [pc, #116]	; (8007154 <TM_RTC_SetDateTime+0x27c>)
 80070e0:	2200      	movs	r2, #0
 80070e2:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 80070e4:	4b1b      	ldr	r3, [pc, #108]	; (8007154 <TM_RTC_SetDateTime+0x27c>)
 80070e6:	221f      	movs	r2, #31
 80070e8:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 80070ea:	4b1a      	ldr	r3, [pc, #104]	; (8007154 <TM_RTC_SetDateTime+0x27c>)
 80070ec:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80070f0:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 80070f2:	4818      	ldr	r0, [pc, #96]	; (8007154 <TM_RTC_SetDateTime+0x27c>)
 80070f4:	f7fa fc4c 	bl	8001990 <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 80070f8:	78fb      	ldrb	r3, [r7, #3]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d104      	bne.n	8007108 <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 80070fe:	4913      	ldr	r1, [pc, #76]	; (800714c <TM_RTC_SetDateTime+0x274>)
 8007100:	2001      	movs	r0, #1
 8007102:	f7fa fd21 	bl	8001b48 <RTC_SetTime>
 8007106:	e003      	b.n	8007110 <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8007108:	4910      	ldr	r1, [pc, #64]	; (800714c <TM_RTC_SetDateTime+0x274>)
 800710a:	2000      	movs	r0, #0
 800710c:	f7fa fd1c 	bl	8001b48 <RTC_SetTime>
	}

	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8007110:	78fb      	ldrb	r3, [r7, #3]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d104      	bne.n	8007120 <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 8007116:	490e      	ldr	r1, [pc, #56]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 8007118:	2001      	movs	r0, #1
 800711a:	f7fa fdf1 	bl	8001d00 <RTC_SetDate>
 800711e:	e003      	b.n	8007128 <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8007120:	490b      	ldr	r1, [pc, #44]	; (8007150 <TM_RTC_SetDateTime+0x278>)
 8007122:	2000      	movs	r0, #0
 8007124:	f7fa fdec 	bl	8001d00 <RTC_SetDate>
	}	

	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 8007128:	4b0b      	ldr	r3, [pc, #44]	; (8007158 <TM_RTC_SetDateTime+0x280>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d004      	beq.n	800713a <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8007130:	f244 3121 	movw	r1, #17185	; 0x4321
 8007134:	2013      	movs	r0, #19
 8007136:	f7fb f82f 	bl	8002198 <RTC_WriteBackupRegister>
	}

	/* Return OK */
	return TM_RTC_Result_Ok;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	bd90      	pop	{r4, r7, pc}
 8007144:	51eb851f 	.word	0x51eb851f
 8007148:	20000018 	.word	0x20000018
 800714c:	200008c0 	.word	0x200008c0
 8007150:	200008d0 	.word	0x200008d0
 8007154:	200008c4 	.word	0x200008c4
 8007158:	200002ac 	.word	0x200002ac

0800715c <TM_RTC_GetDateTime>:

	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d104      	bne.n	8007178 <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 800716e:	4920      	ldr	r1, [pc, #128]	; (80071f0 <TM_RTC_GetDateTime+0x94>)
 8007170:	2000      	movs	r0, #0
 8007172:	f7fa fd73 	bl	8001c5c <RTC_GetTime>
 8007176:	e003      	b.n	8007180 <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8007178:	491d      	ldr	r1, [pc, #116]	; (80071f0 <TM_RTC_GetDateTime+0x94>)
 800717a:	2001      	movs	r0, #1
 800717c:	f7fa fd6e 	bl	8001c5c <RTC_GetTime>
	}

	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 8007180:	4b1b      	ldr	r3, [pc, #108]	; (80071f0 <TM_RTC_GetDateTime+0x94>)
 8007182:	781a      	ldrb	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 8007188:	4b19      	ldr	r3, [pc, #100]	; (80071f0 <TM_RTC_GetDateTime+0x94>)
 800718a:	785a      	ldrb	r2, [r3, #1]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 8007190:	4b17      	ldr	r3, [pc, #92]	; (80071f0 <TM_RTC_GetDateTime+0x94>)
 8007192:	789a      	ldrb	r2, [r3, #2]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	701a      	strb	r2, [r3, #0]

	/* Get subseconds */
	data->subseconds = RTC->SSR;
 8007198:	4b16      	ldr	r3, [pc, #88]	; (80071f4 <TM_RTC_GetDateTime+0x98>)
 800719a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800719c:	b29a      	uxth	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	805a      	strh	r2, [r3, #2]

	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 80071a2:	78fb      	ldrb	r3, [r7, #3]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d104      	bne.n	80071b2 <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 80071a8:	4913      	ldr	r1, [pc, #76]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071aa:	2000      	movs	r0, #0
 80071ac:	f7fa fe38 	bl	8001e20 <RTC_GetDate>
 80071b0:	e003      	b.n	80071ba <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 80071b2:	4911      	ldr	r1, [pc, #68]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071b4:	2001      	movs	r0, #1
 80071b6:	f7fa fe33 	bl	8001e20 <RTC_GetDate>
	}

	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 80071ba:	4b0f      	ldr	r3, [pc, #60]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071bc:	78da      	ldrb	r2, [r3, #3]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 80071c2:	4b0d      	ldr	r3, [pc, #52]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071c4:	785a      	ldrb	r2, [r3, #1]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 80071ca:	4b0b      	ldr	r3, [pc, #44]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071cc:	789a      	ldrb	r2, [r3, #2]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 80071d2:	4b09      	ldr	r3, [pc, #36]	; (80071f8 <TM_RTC_GetDateTime+0x9c>)
 80071d4:	781a      	ldrb	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	719a      	strb	r2, [r3, #6]

	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f938 	bl	8007450 <TM_RTC_GetUnixTimeStamp>
 80071e0:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	60da      	str	r2, [r3, #12]
}
 80071e8:	bf00      	nop
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	200008c0 	.word	0x200008c0
 80071f4:	40002800 	.word	0x40002800
 80071f8:	200008d0 	.word	0x200008d0

080071fc <TM_RTC_GetDaysInMonth>:

uint8_t TM_RTC_GetDaysInMonth(uint8_t month, uint8_t year) {
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	4603      	mov	r3, r0
 8007204:	460a      	mov	r2, r1
 8007206:	71fb      	strb	r3, [r7, #7]
 8007208:	4613      	mov	r3, r2
 800720a:	71bb      	strb	r3, [r7, #6]
	/* Check input data */
	if (
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d002      	beq.n	8007218 <TM_RTC_GetDaysInMonth+0x1c>
			month == 0 ||
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	2b0c      	cmp	r3, #12
 8007216:	d901      	bls.n	800721c <TM_RTC_GetDaysInMonth+0x20>
			month > 12
	) {
		/* Error */
		return 0;
 8007218:	2300      	movs	r3, #0
 800721a:	e030      	b.n	800727e <TM_RTC_GetDaysInMonth+0x82>
	}

	/* Return days in month */
	return TM_RTC_Months[RTC_LEAP_YEAR(2000 + year) ? 1 : 0][month - 1];
 800721c:	79bb      	ldrb	r3, [r7, #6]
 800721e:	f003 0303 	and.w	r3, r3, #3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10e      	bne.n	8007244 <TM_RTC_GetDaysInMonth+0x48>
 8007226:	79bb      	ldrb	r3, [r7, #6]
 8007228:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 800722c:	4b17      	ldr	r3, [pc, #92]	; (800728c <TM_RTC_GetDaysInMonth+0x90>)
 800722e:	fb83 1302 	smull	r1, r3, r3, r2
 8007232:	1159      	asrs	r1, r3, #5
 8007234:	17d3      	asrs	r3, r2, #31
 8007236:	1acb      	subs	r3, r1, r3
 8007238:	2164      	movs	r1, #100	; 0x64
 800723a:	fb01 f303 	mul.w	r3, r1, r3
 800723e:	1ad3      	subs	r3, r2, r3
 8007240:	2b00      	cmp	r3, #0
 8007242:	d10f      	bne.n	8007264 <TM_RTC_GetDaysInMonth+0x68>
 8007244:	79bb      	ldrb	r3, [r7, #6]
 8007246:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 800724a:	4b10      	ldr	r3, [pc, #64]	; (800728c <TM_RTC_GetDaysInMonth+0x90>)
 800724c:	fb83 1302 	smull	r1, r3, r3, r2
 8007250:	11d9      	asrs	r1, r3, #7
 8007252:	17d3      	asrs	r3, r2, #31
 8007254:	1acb      	subs	r3, r1, r3
 8007256:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800725a:	fb01 f303 	mul.w	r3, r1, r3
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d101      	bne.n	8007268 <TM_RTC_GetDaysInMonth+0x6c>
 8007264:	2201      	movs	r2, #1
 8007266:	e000      	b.n	800726a <TM_RTC_GetDaysInMonth+0x6e>
 8007268:	2200      	movs	r2, #0
 800726a:	79fb      	ldrb	r3, [r7, #7]
 800726c:	1e59      	subs	r1, r3, #1
 800726e:	4808      	ldr	r0, [pc, #32]	; (8007290 <TM_RTC_GetDaysInMonth+0x94>)
 8007270:	4613      	mov	r3, r2
 8007272:	005b      	lsls	r3, r3, #1
 8007274:	4413      	add	r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	4403      	add	r3, r0
 800727a:	440b      	add	r3, r1
 800727c:	781b      	ldrb	r3, [r3, #0]
}
 800727e:	4618      	mov	r0, r3
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	51eb851f 	.word	0x51eb851f
 8007290:	20000018 	.word	0x20000018

08007294 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	4603      	mov	r3, r0
 800729c:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 800729e:	79fb      	ldrb	r3, [r7, #7]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10e      	bne.n	80072c2 <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 80072a4:	2001      	movs	r0, #1
 80072a6:	f7fa f9c3 	bl	8001630 <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 80072aa:	bf00      	nop
 80072ac:	2061      	movs	r0, #97	; 0x61
 80072ae:	f7fa fb35 	bl	800191c <RCC_GetFlagStatus>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0f9      	beq.n	80072ac <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 80072b8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80072bc:	f7fa fa70 	bl	80017a0 <RCC_RTCCLKConfig>
 80072c0:	e010      	b.n	80072e4 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 80072c2:	79fb      	ldrb	r3, [r7, #7]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d10d      	bne.n	80072e4 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 80072c8:	2001      	movs	r0, #1
 80072ca:	f7fa f98f 	bl	80015ec <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 80072ce:	bf00      	nop
 80072d0:	2041      	movs	r0, #65	; 0x41
 80072d2:	f7fa fb23 	bl	800191c <RCC_GetFlagStatus>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0f9      	beq.n	80072d0 <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 80072dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80072e0:	f7fa fa5e 	bl	80017a0 <RCC_RTCCLKConfig>
	}

	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 80072e4:	2001      	movs	r0, #1
 80072e6:	f7fa fa89 	bl	80017fc <RCC_RTCCLKCmd>

	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 80072ea:	2000      	movs	r0, #0
 80072ec:	f7fa fb8c 	bl	8001a08 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 80072f0:	f7fa fbee 	bl	8001ad0 <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 80072f4:	2001      	movs	r0, #1
 80072f6:	f7fa fb87 	bl	8001a08 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 80072fa:	f241 2134 	movw	r1, #4660	; 0x1234
 80072fe:	2013      	movs	r0, #19
 8007300:	f7fa ff4a 	bl	8002198 <RTC_WriteBackupRegister>
}
 8007304:	bf00      	nop
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	4603      	mov	r3, r0
 8007314:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;

	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 8007316:	4b49      	ldr	r3, [pc, #292]	; (800743c <TM_RTC_Interrupts+0x130>)
 8007318:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800731c:	615a      	str	r2, [r3, #20]

	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 800731e:	2000      	movs	r0, #0
 8007320:	f7fa fef0 	bl	8002104 <RTC_WakeUpCmd>

	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8007324:	2100      	movs	r1, #0
 8007326:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800732a:	f7fa ff67 	bl	80021fc <RTC_ITConfig>

	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 800732e:	4b44      	ldr	r3, [pc, #272]	; (8007440 <TM_RTC_Interrupts+0x134>)
 8007330:	2203      	movs	r2, #3
 8007332:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8007334:	4b42      	ldr	r3, [pc, #264]	; (8007440 <TM_RTC_Interrupts+0x134>)
 8007336:	2204      	movs	r2, #4
 8007338:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 800733a:	4b41      	ldr	r3, [pc, #260]	; (8007440 <TM_RTC_Interrupts+0x134>)
 800733c:	2200      	movs	r2, #0
 800733e:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 8007340:	4b3f      	ldr	r3, [pc, #252]	; (8007440 <TM_RTC_Interrupts+0x134>)
 8007342:	2200      	movs	r2, #0
 8007344:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 8007346:	483e      	ldr	r0, [pc, #248]	; (8007440 <TM_RTC_Interrupts+0x134>)
 8007348:	f7f9 fb4e 	bl	80009e8 <NVIC_Init>

	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 800734c:	4b3d      	ldr	r3, [pc, #244]	; (8007444 <TM_RTC_Interrupts+0x138>)
 800734e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8007352:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8007354:	4b3b      	ldr	r3, [pc, #236]	; (8007444 <TM_RTC_Interrupts+0x138>)
 8007356:	2200      	movs	r2, #0
 8007358:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 800735a:	4b3a      	ldr	r3, [pc, #232]	; (8007444 <TM_RTC_Interrupts+0x138>)
 800735c:	2208      	movs	r2, #8
 800735e:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 8007360:	4b38      	ldr	r3, [pc, #224]	; (8007444 <TM_RTC_Interrupts+0x138>)
 8007362:	2200      	movs	r2, #0
 8007364:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8007366:	4837      	ldr	r0, [pc, #220]	; (8007444 <TM_RTC_Interrupts+0x138>)
 8007368:	f7f9 ff5c 	bl	8001224 <EXTI_Init>

	if (int_value != TM_RTC_Int_Disable) {
 800736c:	79fb      	ldrb	r3, [r7, #7]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d05f      	beq.n	8007432 <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8007372:	4b33      	ldr	r3, [pc, #204]	; (8007440 <TM_RTC_Interrupts+0x134>)
 8007374:	2201      	movs	r2, #1
 8007376:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8007378:	4831      	ldr	r0, [pc, #196]	; (8007440 <TM_RTC_Interrupts+0x134>)
 800737a:	f7f9 fb35 	bl	80009e8 <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 800737e:	4b31      	ldr	r3, [pc, #196]	; (8007444 <TM_RTC_Interrupts+0x138>)
 8007380:	2201      	movs	r2, #1
 8007382:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8007384:	482f      	ldr	r0, [pc, #188]	; (8007444 <TM_RTC_Interrupts+0x138>)
 8007386:	f7f9 ff4d 	bl	8001224 <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 800738a:	2000      	movs	r0, #0
 800738c:	f7fa feba 	bl	8002104 <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 8007390:	79fb      	ldrb	r3, [r7, #7]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d102      	bne.n	800739c <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8007396:	4b2c      	ldr	r3, [pc, #176]	; (8007448 <TM_RTC_Interrupts+0x13c>)
 8007398:	60fb      	str	r3, [r7, #12]
 800739a:	e03c      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 800739c:	79fb      	ldrb	r3, [r7, #7]
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d102      	bne.n	80073a8 <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 80073a2:	4b2a      	ldr	r3, [pc, #168]	; (800744c <TM_RTC_Interrupts+0x140>)
 80073a4:	60fb      	str	r3, [r7, #12]
 80073a6:	e036      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 80073a8:	79fb      	ldrb	r3, [r7, #7]
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d103      	bne.n	80073b6 <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 80073ae:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	e02f      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 80073b6:	79fb      	ldrb	r3, [r7, #7]
 80073b8:	2b04      	cmp	r3, #4
 80073ba:	d103      	bne.n	80073c4 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 80073bc:	f649 73ff 	movw	r3, #40959	; 0x9fff
 80073c0:	60fb      	str	r3, [r7, #12]
 80073c2:	e028      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 80073c4:	79fb      	ldrb	r3, [r7, #7]
 80073c6:	2b05      	cmp	r3, #5
 80073c8:	d103      	bne.n	80073d2 <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 80073ca:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	e021      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 80073d2:	79fb      	ldrb	r3, [r7, #7]
 80073d4:	2b06      	cmp	r3, #6
 80073d6:	d103      	bne.n	80073e0 <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 80073d8:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80073dc:	60fb      	str	r3, [r7, #12]
 80073de:	e01a      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	2b07      	cmp	r3, #7
 80073e4:	d103      	bne.n	80073ee <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 80073e6:	f640 73ff 	movw	r3, #4095	; 0xfff
 80073ea:	60fb      	str	r3, [r7, #12]
 80073ec:	e013      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 80073ee:	79fb      	ldrb	r3, [r7, #7]
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d103      	bne.n	80073fc <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 80073f4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	e00c      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 80073fc:	79fb      	ldrb	r3, [r7, #7]
 80073fe:	2b09      	cmp	r3, #9
 8007400:	d103      	bne.n	800740a <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 8007402:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8007406:	60fb      	str	r3, [r7, #12]
 8007408:	e005      	b.n	8007416 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 800740a:	79fb      	ldrb	r3, [r7, #7]
 800740c:	2b0a      	cmp	r3, #10
 800740e:	d102      	bne.n	8007416 <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 8007410:	f240 13ff 	movw	r3, #511	; 0x1ff
 8007414:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 8007416:	2001      	movs	r0, #1
 8007418:	f7fa fe3a 	bl	8002090 <RTC_WakeUpClockConfig>

		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7fa fe59 	bl	80020d4 <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 8007422:	2101      	movs	r1, #1
 8007424:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007428:	f7fa fee8 	bl	80021fc <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 800742c:	2001      	movs	r0, #1
 800742e:	f7fa fe69 	bl	8002104 <RTC_WakeUpCmd>
	}
}
 8007432:	bf00      	nop
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	40013c00 	.word	0x40013c00
 8007440:	200008d4 	.word	0x200008d4
 8007444:	200008d8 	.word	0x200008d8
 8007448:	0003bfff 	.word	0x0003bfff
 800744c:	0001dfff 	.word	0x0001dfff

08007450 <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 8007450:	b480      	push	{r7}
 8007452:	b087      	sub	sp, #28
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8007458:	2300      	movs	r3, #0
 800745a:	617b      	str	r3, [r7, #20]
 800745c:	2300      	movs	r3, #0
 800745e:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	7a5b      	ldrb	r3, [r3, #9]
 8007464:	b29b      	uxth	r3, r3
 8007466:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800746a:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 800746c:	897b      	ldrh	r3, [r7, #10]
 800746e:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8007472:	4293      	cmp	r3, r2
 8007474:	d801      	bhi.n	800747a <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8007476:	2300      	movs	r3, #0
 8007478:	e096      	b.n	80075a8 <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 800747a:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800747e:	827b      	strh	r3, [r7, #18]
 8007480:	e029      	b.n	80074d6 <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 8007482:	8a7b      	ldrh	r3, [r7, #18]
 8007484:	f003 0303 	and.w	r3, r3, #3
 8007488:	b29b      	uxth	r3, r3
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10b      	bne.n	80074a6 <TM_RTC_GetUnixTimeStamp+0x56>
 800748e:	8a7b      	ldrh	r3, [r7, #18]
 8007490:	4a48      	ldr	r2, [pc, #288]	; (80075b4 <TM_RTC_GetUnixTimeStamp+0x164>)
 8007492:	fba2 1203 	umull	r1, r2, r2, r3
 8007496:	0952      	lsrs	r2, r2, #5
 8007498:	2164      	movs	r1, #100	; 0x64
 800749a:	fb01 f202 	mul.w	r2, r1, r2
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10c      	bne.n	80074c0 <TM_RTC_GetUnixTimeStamp+0x70>
 80074a6:	8a7b      	ldrh	r3, [r7, #18]
 80074a8:	4a42      	ldr	r2, [pc, #264]	; (80075b4 <TM_RTC_GetUnixTimeStamp+0x164>)
 80074aa:	fba2 1203 	umull	r1, r2, r2, r3
 80074ae:	09d2      	lsrs	r2, r2, #7
 80074b0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80074b4:	fb01 f202 	mul.w	r2, r1, r2
 80074b8:	1a9b      	subs	r3, r3, r2
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d102      	bne.n	80074c6 <TM_RTC_GetUnixTimeStamp+0x76>
 80074c0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80074c4:	e001      	b.n	80074ca <TM_RTC_GetUnixTimeStamp+0x7a>
 80074c6:	f240 136d 	movw	r3, #365	; 0x16d
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	4413      	add	r3, r2
 80074ce:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 80074d0:	8a7b      	ldrh	r3, [r7, #18]
 80074d2:	3301      	adds	r3, #1
 80074d4:	827b      	strh	r3, [r7, #18]
 80074d6:	8a7a      	ldrh	r2, [r7, #18]
 80074d8:	897b      	ldrh	r3, [r7, #10]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d3d1      	bcc.n	8007482 <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 80074de:	2301      	movs	r3, #1
 80074e0:	827b      	strh	r3, [r7, #18]
 80074e2:	e032      	b.n	800754a <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 80074e4:	897b      	ldrh	r3, [r7, #10]
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d10b      	bne.n	8007508 <TM_RTC_GetUnixTimeStamp+0xb8>
 80074f0:	897b      	ldrh	r3, [r7, #10]
 80074f2:	4a30      	ldr	r2, [pc, #192]	; (80075b4 <TM_RTC_GetUnixTimeStamp+0x164>)
 80074f4:	fba2 1203 	umull	r1, r2, r2, r3
 80074f8:	0952      	lsrs	r2, r2, #5
 80074fa:	2164      	movs	r1, #100	; 0x64
 80074fc:	fb01 f202 	mul.w	r2, r1, r2
 8007500:	1a9b      	subs	r3, r3, r2
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10c      	bne.n	8007522 <TM_RTC_GetUnixTimeStamp+0xd2>
 8007508:	897b      	ldrh	r3, [r7, #10]
 800750a:	4a2a      	ldr	r2, [pc, #168]	; (80075b4 <TM_RTC_GetUnixTimeStamp+0x164>)
 800750c:	fba2 1203 	umull	r1, r2, r2, r3
 8007510:	09d2      	lsrs	r2, r2, #7
 8007512:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007516:	fb01 f202 	mul.w	r2, r1, r2
 800751a:	1a9b      	subs	r3, r3, r2
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d101      	bne.n	8007526 <TM_RTC_GetUnixTimeStamp+0xd6>
 8007522:	2201      	movs	r2, #1
 8007524:	e000      	b.n	8007528 <TM_RTC_GetUnixTimeStamp+0xd8>
 8007526:	2200      	movs	r2, #0
 8007528:	8a7b      	ldrh	r3, [r7, #18]
 800752a:	1e59      	subs	r1, r3, #1
 800752c:	4822      	ldr	r0, [pc, #136]	; (80075b8 <TM_RTC_GetUnixTimeStamp+0x168>)
 800752e:	4613      	mov	r3, r2
 8007530:	005b      	lsls	r3, r3, #1
 8007532:	4413      	add	r3, r2
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	4403      	add	r3, r0
 8007538:	440b      	add	r3, r1
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	461a      	mov	r2, r3
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	4413      	add	r3, r2
 8007542:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 8007544:	8a7b      	ldrh	r3, [r7, #18]
 8007546:	3301      	adds	r3, #1
 8007548:	827b      	strh	r3, [r7, #18]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	7a1b      	ldrb	r3, [r3, #8]
 800754e:	b29b      	uxth	r3, r3
 8007550:	8a7a      	ldrh	r2, [r7, #18]
 8007552:	429a      	cmp	r2, r3
 8007554:	d3c6      	bcc.n	80074e4 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	79db      	ldrb	r3, [r3, #7]
 800755a:	461a      	mov	r2, r3
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	4413      	add	r3, r2
 8007560:	3b01      	subs	r3, #1
 8007562:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	4a15      	ldr	r2, [pc, #84]	; (80075bc <TM_RTC_GetUnixTimeStamp+0x16c>)
 8007568:	fb02 f303 	mul.w	r3, r2, r3
 800756c:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	795b      	ldrb	r3, [r3, #5]
 8007572:	461a      	mov	r2, r3
 8007574:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8007578:	fb03 f302 	mul.w	r3, r3, r2
 800757c:	461a      	mov	r2, r3
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	4413      	add	r3, r2
 8007582:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	791b      	ldrb	r3, [r3, #4]
 8007588:	461a      	mov	r2, r3
 800758a:	4613      	mov	r3, r2
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	1a9b      	subs	r3, r3, r2
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	461a      	mov	r2, r3
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	4413      	add	r3, r2
 8007598:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	461a      	mov	r2, r3
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	4413      	add	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]

	/* seconds = days * 86400; */
	return seconds;
 80075a6:	68fb      	ldr	r3, [r7, #12]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	371c      	adds	r7, #28
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr
 80075b4:	51eb851f 	.word	0x51eb851f
 80075b8:	20000018 	.word	0x20000018
 80075bc:	00015180 	.word	0x00015180

080075c0 <TM_RTC_SetAlarm>:
	/* Get date */
	/* Date starts with 1 */
	data->date = unix + 1;
}

void TM_RTC_SetAlarm(TM_RTC_Alarm_t Alarm, TM_RTC_AlarmTime_t* DataTime, TM_RTC_Format_t format) {
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	6039      	str	r1, [r7, #0]
 80075ca:	71fb      	strb	r3, [r7, #7]
 80075cc:	4613      	mov	r3, r2
 80075ce:	71bb      	strb	r3, [r7, #6]
	RTC_AlarmTypeDef RTC_AlarmStruct;

	/* Disable alarm first */
	TM_RTC_DisableAlarm(Alarm);
 80075d0:	79fb      	ldrb	r3, [r7, #7]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 f870 	bl	80076b8 <TM_RTC_DisableAlarm>

	/* Set RTC alarm settings */
	/* Set alarm time */
	RTC_AlarmStruct.RTC_AlarmTime.RTC_Hours = DataTime->hours;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	78db      	ldrb	r3, [r3, #3]
 80075dc:	723b      	strb	r3, [r7, #8]
	RTC_AlarmStruct.RTC_AlarmTime.RTC_Minutes = DataTime->minutes;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	789b      	ldrb	r3, [r3, #2]
 80075e2:	727b      	strb	r3, [r7, #9]
	RTC_AlarmStruct.RTC_AlarmTime.RTC_Seconds = DataTime->seconds;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	785b      	ldrb	r3, [r3, #1]
 80075e8:	72bb      	strb	r3, [r7, #10]
	RTC_AlarmStruct.RTC_AlarmMask = RTC_AlarmMask_DateWeekDay;
 80075ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80075ee:	60fb      	str	r3, [r7, #12]

	/* Alarm type is every week the same day in a week */
	if (DataTime->alarmtype == TM_RTC_AlarmType_DayInWeek) {
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d114      	bne.n	8007622 <TM_RTC_SetAlarm+0x62>
		/* Alarm trigger every week the same day in a week */
		RTC_AlarmStruct.RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_WeekDay;
 80075f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075fc:	613b      	str	r3, [r7, #16]

		/* Week day can be between 1 and 7 */
		if (DataTime->day == 0) {
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	791b      	ldrb	r3, [r3, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d102      	bne.n	800760c <TM_RTC_SetAlarm+0x4c>
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = 1;
 8007606:	2301      	movs	r3, #1
 8007608:	753b      	strb	r3, [r7, #20]
 800760a:	e01d      	b.n	8007648 <TM_RTC_SetAlarm+0x88>
		} else if (DataTime->day > 7) {
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	791b      	ldrb	r3, [r3, #4]
 8007610:	2b07      	cmp	r3, #7
 8007612:	d902      	bls.n	800761a <TM_RTC_SetAlarm+0x5a>
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = 7;
 8007614:	2307      	movs	r3, #7
 8007616:	753b      	strb	r3, [r7, #20]
 8007618:	e016      	b.n	8007648 <TM_RTC_SetAlarm+0x88>
		} else {
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = DataTime->day;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	791b      	ldrb	r3, [r3, #4]
 800761e:	753b      	strb	r3, [r7, #20]
 8007620:	e012      	b.n	8007648 <TM_RTC_SetAlarm+0x88>
		}
	} else { /* Alarm type is every month the same day */
		/* Alarm trigger every month the same day in a month */
		RTC_AlarmStruct.RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 8007622:	2300      	movs	r3, #0
 8007624:	613b      	str	r3, [r7, #16]

		/* Month day can be between 1 and 31 */
		if (DataTime->day == 0) {
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	791b      	ldrb	r3, [r3, #4]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d102      	bne.n	8007634 <TM_RTC_SetAlarm+0x74>
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = 1;
 800762e:	2301      	movs	r3, #1
 8007630:	753b      	strb	r3, [r7, #20]
 8007632:	e009      	b.n	8007648 <TM_RTC_SetAlarm+0x88>
		} else if (DataTime->day > 31) {
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	791b      	ldrb	r3, [r3, #4]
 8007638:	2b1f      	cmp	r3, #31
 800763a:	d902      	bls.n	8007642 <TM_RTC_SetAlarm+0x82>
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = 31;
 800763c:	231f      	movs	r3, #31
 800763e:	753b      	strb	r3, [r7, #20]
 8007640:	e002      	b.n	8007648 <TM_RTC_SetAlarm+0x88>
		} else {
			RTC_AlarmStruct.RTC_AlarmDateWeekDay = DataTime->day;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	791b      	ldrb	r3, [r3, #4]
 8007646:	753b      	strb	r3, [r7, #20]
		}
	}

	switch (Alarm) {
 8007648:	79fb      	ldrb	r3, [r7, #7]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d002      	beq.n	8007654 <TM_RTC_SetAlarm+0x94>
 800764e:	2b01      	cmp	r3, #1
 8007650:	d017      	beq.n	8007682 <TM_RTC_SetAlarm+0xc2>

		/* Clear Alarm B pending bit */
		RTC_ClearFlag(RTC_IT_ALRB);
		break;
	default:
		break;
 8007652:	e02d      	b.n	80076b0 <TM_RTC_SetAlarm+0xf0>
		RTC_SetAlarm(format, RTC_Alarm_A, &RTC_AlarmStruct);
 8007654:	79bb      	ldrb	r3, [r7, #6]
 8007656:	f107 0208 	add.w	r2, r7, #8
 800765a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800765e:	4618      	mov	r0, r3
 8007660:	f7fa fc2c 	bl	8001ebc <RTC_SetAlarm>
		RTC_AlarmCmd(RTC_Alarm_A, ENABLE);
 8007664:	2101      	movs	r1, #1
 8007666:	f44f 7080 	mov.w	r0, #256	; 0x100
 800766a:	f7fa fcc3 	bl	8001ff4 <RTC_AlarmCmd>
		RTC_ITConfig(RTC_IT_ALRA, ENABLE);
 800766e:	2101      	movs	r1, #1
 8007670:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007674:	f7fa fdc2 	bl	80021fc <RTC_ITConfig>
		RTC_ClearFlag(RTC_IT_ALRA);
 8007678:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800767c:	f7fa fdfc 	bl	8002278 <RTC_ClearFlag>
		break;
 8007680:	e016      	b.n	80076b0 <TM_RTC_SetAlarm+0xf0>
		RTC_SetAlarm(format, RTC_Alarm_B, &RTC_AlarmStruct);
 8007682:	79bb      	ldrb	r3, [r7, #6]
 8007684:	f107 0208 	add.w	r2, r7, #8
 8007688:	f44f 7100 	mov.w	r1, #512	; 0x200
 800768c:	4618      	mov	r0, r3
 800768e:	f7fa fc15 	bl	8001ebc <RTC_SetAlarm>
		RTC_AlarmCmd(RTC_Alarm_B, ENABLE);
 8007692:	2101      	movs	r1, #1
 8007694:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007698:	f7fa fcac 	bl	8001ff4 <RTC_AlarmCmd>
		RTC_ITConfig(RTC_IT_ALRB, ENABLE);
 800769c:	2101      	movs	r1, #1
 800769e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80076a2:	f7fa fdab 	bl	80021fc <RTC_ITConfig>
		RTC_ClearFlag(RTC_IT_ALRB);
 80076a6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80076aa:	f7fa fde5 	bl	8002278 <RTC_ClearFlag>
		break;
 80076ae:	bf00      	nop
	}
}
 80076b0:	bf00      	nop
 80076b2:	3718      	adds	r7, #24
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <TM_RTC_DisableAlarm>:

void TM_RTC_DisableAlarm(TM_RTC_Alarm_t Alarm) {
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	4603      	mov	r3, r0
 80076c0:	71fb      	strb	r3, [r7, #7]
	switch (Alarm) {
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <TM_RTC_DisableAlarm+0x16>
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d00f      	beq.n	80076ec <TM_RTC_DisableAlarm+0x34>

		/* Clear Alarm B pending bit */
		RTC_ClearFlag(RTC_IT_ALRB);
		break;
	default:
		break;
 80076cc:	e01d      	b.n	800770a <TM_RTC_DisableAlarm+0x52>
		RTC_AlarmCmd(RTC_Alarm_A, DISABLE);
 80076ce:	2100      	movs	r1, #0
 80076d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80076d4:	f7fa fc8e 	bl	8001ff4 <RTC_AlarmCmd>
		RTC_ITConfig(RTC_IT_ALRA, DISABLE);
 80076d8:	2100      	movs	r1, #0
 80076da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80076de:	f7fa fd8d 	bl	80021fc <RTC_ITConfig>
		RTC_ClearFlag(RTC_IT_ALRA);
 80076e2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80076e6:	f7fa fdc7 	bl	8002278 <RTC_ClearFlag>
		break;
 80076ea:	e00e      	b.n	800770a <TM_RTC_DisableAlarm+0x52>
		RTC_AlarmCmd(RTC_Alarm_B, DISABLE);
 80076ec:	2100      	movs	r1, #0
 80076ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80076f2:	f7fa fc7f 	bl	8001ff4 <RTC_AlarmCmd>
		RTC_ITConfig(RTC_IT_ALRB, DISABLE);
 80076f6:	2100      	movs	r1, #0
 80076f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80076fc:	f7fa fd7e 	bl	80021fc <RTC_ITConfig>
		RTC_ClearFlag(RTC_IT_ALRB);
 8007700:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007704:	f7fa fdb8 	bl	8002278 <RTC_ClearFlag>
		break;
 8007708:	bf00      	nop
	}

	/* Clear RTC Alarm pending bit */
	EXTI->PR = 0x00020000;
 800770a:	4b13      	ldr	r3, [pc, #76]	; (8007758 <TM_RTC_DisableAlarm+0xa0>)
 800770c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007710:	615a      	str	r2, [r3, #20]

	/* Configure EXTI 17 as interrupt */
	EXTI_InitStruct.EXTI_Line = EXTI_Line17;
 8007712:	4b12      	ldr	r3, [pc, #72]	; (800775c <TM_RTC_DisableAlarm+0xa4>)
 8007714:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007718:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 800771a:	4b10      	ldr	r3, [pc, #64]	; (800775c <TM_RTC_DisableAlarm+0xa4>)
 800771c:	2200      	movs	r2, #0
 800771e:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8007720:	4b0e      	ldr	r3, [pc, #56]	; (800775c <TM_RTC_DisableAlarm+0xa4>)
 8007722:	2208      	movs	r2, #8
 8007724:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8007726:	4b0d      	ldr	r3, [pc, #52]	; (800775c <TM_RTC_DisableAlarm+0xa4>)
 8007728:	2201      	movs	r2, #1
 800772a:	719a      	strb	r2, [r3, #6]

	/* Initialite Alarm EXTI interrupt */
	EXTI_Init(&EXTI_InitStruct);
 800772c:	480b      	ldr	r0, [pc, #44]	; (800775c <TM_RTC_DisableAlarm+0xa4>)
 800772e:	f7f9 fd79 	bl	8001224 <EXTI_Init>

	/* Configure the RTC Alarm Interrupt */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_Alarm_IRQn;
 8007732:	4b0b      	ldr	r3, [pc, #44]	; (8007760 <TM_RTC_DisableAlarm+0xa8>)
 8007734:	2229      	movs	r2, #41	; 0x29
 8007736:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8007738:	4b09      	ldr	r3, [pc, #36]	; (8007760 <TM_RTC_DisableAlarm+0xa8>)
 800773a:	2204      	movs	r2, #4
 800773c:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_ALARM_SUBPRIORITY;
 800773e:	4b08      	ldr	r3, [pc, #32]	; (8007760 <TM_RTC_DisableAlarm+0xa8>)
 8007740:	2201      	movs	r2, #1
 8007742:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8007744:	4b06      	ldr	r3, [pc, #24]	; (8007760 <TM_RTC_DisableAlarm+0xa8>)
 8007746:	2201      	movs	r2, #1
 8007748:	70da      	strb	r2, [r3, #3]

	/* Initialize RTC Alarm Interrupt */
	NVIC_Init(&NVIC_InitStruct);
 800774a:	4805      	ldr	r0, [pc, #20]	; (8007760 <TM_RTC_DisableAlarm+0xa8>)
 800774c:	f7f9 f94c 	bl	80009e8 <NVIC_Init>
}
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	40013c00 	.word	0x40013c00
 800775c:	200008d8 	.word	0x200008d8
 8007760:	200008d4 	.word	0x200008d4

08007764 <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 8007764:	b480      	push	{r7}
 8007766:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8007768:	bf00      	nop
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
	...

08007774 <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8007778:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800777c:	4807      	ldr	r0, [pc, #28]	; (800779c <TM_RTC_AlarmAHandler+0x28>)
 800777e:	f7f9 feca 	bl	8001516 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 8007782:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007786:	4805      	ldr	r0, [pc, #20]	; (800779c <TM_RTC_AlarmAHandler+0x28>)
 8007788:	f7f9 fec5 	bl	8001516 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 800778c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007790:	4802      	ldr	r0, [pc, #8]	; (800779c <TM_RTC_AlarmAHandler+0x28>)
 8007792:	f7f9 fec0 	bl	8001516 <GPIO_ToggleBits>
}
 8007796:	bf00      	nop
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	40020c00 	.word	0x40020c00

080077a0 <RTC_WKUP_IRQHandler>:
//	/* Disable Alarm so it will not trigger next month at the same date and time */
//		//TM_RTC_DisableAlarm(TM_RTC_Alarm_B);
//}

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 80077a0:	b580      	push	{r7, lr}
 80077a2:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 80077a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80077a8:	f7fa fd7e 	bl	80022a8 <RTC_GetITStatus>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d005      	beq.n	80077be <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80077b2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80077b6:	f7fa fdab 	bl	8002310 <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 80077ba:	f7ff ffd3 	bl	8007764 <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 80077be:	4b03      	ldr	r3, [pc, #12]	; (80077cc <RTC_WKUP_IRQHandler+0x2c>)
 80077c0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80077c4:	615a      	str	r2, [r3, #20]
}
 80077c6:	bf00      	nop
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	40013c00 	.word	0x40013c00

080077d0 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 80077d0:	b580      	push	{r7, lr}
 80077d2:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 80077d4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80077d8:	f7fa fd66 	bl	80022a8 <RTC_GetITStatus>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d005      	beq.n	80077ee <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 80077e2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80077e6:	f7fa fd93 	bl	8002310 <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 80077ea:	f7ff ffc3 	bl	8007774 <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 80077ee:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80077f2:	f7fa fd59 	bl	80022a8 <RTC_GetITStatus>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d005      	beq.n	8007808 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 80077fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007800:	f7fa fd86 	bl	8002310 <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8007804:	f7ff fa94 	bl	8006d30 <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8007808:	4b02      	ldr	r3, [pc, #8]	; (8007814 <RTC_Alarm_IRQHandler+0x44>)
 800780a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800780e:	615a      	str	r2, [r3, #20]
}
 8007810:	bf00      	nop
 8007812:	bd80      	pop	{r7, pc}
 8007814:	40013c00 	.word	0x40013c00

08007818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007818:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007850 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800781c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800781e:	e003      	b.n	8007828 <LoopCopyDataInit>

08007820 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007820:	4b0c      	ldr	r3, [pc, #48]	; (8007854 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007822:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007824:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007826:	3104      	adds	r1, #4

08007828 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007828:	480b      	ldr	r0, [pc, #44]	; (8007858 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800782a:	4b0c      	ldr	r3, [pc, #48]	; (800785c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800782c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800782e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007830:	d3f6      	bcc.n	8007820 <CopyDataInit>
  ldr  r2, =_sbss
 8007832:	4a0b      	ldr	r2, [pc, #44]	; (8007860 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007834:	e002      	b.n	800783c <LoopFillZerobss>

08007836 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007836:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007838:	f842 3b04 	str.w	r3, [r2], #4

0800783c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800783c:	4b09      	ldr	r3, [pc, #36]	; (8007864 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800783e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007840:	d3f9      	bcc.n	8007836 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007842:	f002 fabd 	bl	8009dc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007846:	f002 fc5f 	bl	800a108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800784a:	f7fe f9c3 	bl	8005bd4 <main>
  bx  lr    
 800784e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007850:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007854:	0800a8f0 	.word	0x0800a8f0
  ldr  r0, =_sdata
 8007858:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800785c:	2000027c 	.word	0x2000027c
  ldr  r2, =_sbss
 8007860:	20000280 	.word	0x20000280
  ldr  r3, = _ebss
 8007864:	20000984 	.word	0x20000984

08007868 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007868:	e7fe      	b.n	8007868 <ADC_IRQHandler>

0800786a <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 800786a:	b480      	push	{r7}
 800786c:	af00      	add	r7, sp, #0

}
 800786e:	bf00      	nop
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <ATA_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_initialize(void)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 800787e:	f04f 33ff 	mov.w	r3, #4294967295
 8007882:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8007884:	687b      	ldr	r3, [r7, #4]
}
 8007886:	4618      	mov	r0, r3
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <ATA_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_status(void)
{
 8007892:	b480      	push	{r7}
 8007894:	b083      	sub	sp, #12
 8007896:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8007898:	f04f 33ff 	mov.w	r3, #4294967295
 800789c:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 800789e:	687b      	ldr	r3, [r7, #4]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <ATA_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	4613      	mov	r3, r2
 80078b8:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 80078ba:	f04f 33ff 	mov.w	r3, #4294967295
 80078be:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 80078c0:	697b      	ldr	r3, [r7, #20]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	371c      	adds	r7, #28
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <ATA_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b087      	sub	sp, #28
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	60f8      	str	r0, [r7, #12]
 80078d6:	60b9      	str	r1, [r7, #8]
 80078d8:	4613      	mov	r3, r2
 80078da:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 80078dc:	f04f 33ff 	mov.w	r3, #4294967295
 80078e0:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 80078e2:	697b      	ldr	r3, [r7, #20]
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	371c      	adds	r7, #28
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <ATA_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	6039      	str	r1, [r7, #0]
 80078fa:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 80078fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007900:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8007902:	68fb      	ldr	r3, [r7, #12]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3714      	adds	r7, #20
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	af00      	add	r7, sp, #0
  // init der Hardware fr die SDCard-Funktionen
  UB_SDCard_Init();
 8007914:	f000 fb41 	bl	8007f9a <UB_SDCard_Init>
  // init der Hardware fr die USB-Funktionen
  UB_USBDisk_Init();
 8007918:	f002 f9d0 	bl	8009cbc <UB_USBDisk_Init>
  // init der Hardware fr die ATA-Funktionen
  UB_ATADrive_Init();
 800791c:	f7ff ffa5 	bl	800786a <UB_ATADrive_Init>
}
 8007920:	bf00      	nop
 8007922:	bd80      	pop	{r7, pc}

08007924 <UB_Fatfs_CheckMedia>:
// Return Wert :
//     FATFS_OK    => Medium eingelegt
//  FATFS_NO_MEDIA => kein Medium eingelegt
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CheckMedia(MEDIA_t dev)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	4603      	mov	r3, r0
 800792c:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_NO_MEDIA;
 800792e:	2301      	movs	r3, #1
 8007930:	73fb      	strb	r3, [r7, #15]
  uint8_t check=SD_NOT_PRESENT;
 8007932:	2300      	movs	r3, #0
 8007934:	73bb      	strb	r3, [r7, #14]

  // check ob Medium eingelegt
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d103      	bne.n	8007944 <UB_Fatfs_CheckMedia+0x20>
 800793c:	f000 fb35 	bl	8007faa <UB_SDCard_CheckMedia>
 8007940:	4603      	mov	r3, r0
 8007942:	73bb      	strb	r3, [r7, #14]
  if(check==SD_PRESENT) {
 8007944:	7bbb      	ldrb	r3, [r7, #14]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d102      	bne.n	8007950 <UB_Fatfs_CheckMedia+0x2c>
    ret_wert=FATFS_OK;
 800794a:	2300      	movs	r3, #0
 800794c:	73fb      	strb	r3, [r7, #15]
 800794e:	e001      	b.n	8007954 <UB_Fatfs_CheckMedia+0x30>
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 8007950:	2301      	movs	r3, #1
 8007952:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8007954:	7bfb      	ldrb	r3, [r7, #15]
}
 8007956:	4618      	mov	r0, r3
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
	...

08007960 <UB_Fatfs_Mount>:
//     FATFS_OK       => kein Fehler
//  FATFS_MOUNT_ERR   => Fehler
//  FATFS_GETFREE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	4603      	mov	r3, r0
 8007968:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 800796a:	2302      	movs	r3, #2
 800796c:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 800796e:	2313      	movs	r3, #19
 8007970:	75bb      	strb	r3, [r7, #22]
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 8007972:	79fb      	ldrb	r3, [r7, #7]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d105      	bne.n	8007984 <UB_Fatfs_Mount+0x24>
 8007978:	4912      	ldr	r1, [pc, #72]	; (80079c4 <UB_Fatfs_Mount+0x64>)
 800797a:	2000      	movs	r0, #0
 800797c:	f7fc fe5a 	bl	8004634 <f_mount>
 8007980:	4603      	mov	r3, r0
 8007982:	75bb      	strb	r3, [r7, #22]
  if(check == FR_OK) {
 8007984:	7dbb      	ldrb	r3, [r7, #22]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d115      	bne.n	80079b6 <UB_Fatfs_Mount+0x56>
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 800798a:	79fb      	ldrb	r3, [r7, #7]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d109      	bne.n	80079a4 <UB_Fatfs_Mount+0x44>
 8007990:	f107 020c 	add.w	r2, r7, #12
 8007994:	f107 0310 	add.w	r3, r7, #16
 8007998:	4619      	mov	r1, r3
 800799a:	480b      	ldr	r0, [pc, #44]	; (80079c8 <UB_Fatfs_Mount+0x68>)
 800799c:	f7fd fb0b 	bl	8004fb6 <f_getfree>
 80079a0:	4603      	mov	r3, r0
 80079a2:	75bb      	strb	r3, [r7, #22]
    if(check == FR_OK) {
 80079a4:	7dbb      	ldrb	r3, [r7, #22]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d102      	bne.n	80079b0 <UB_Fatfs_Mount+0x50>
      ret_wert=FATFS_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	75fb      	strb	r3, [r7, #23]
 80079ae:	e004      	b.n	80079ba <UB_Fatfs_Mount+0x5a>
    }
    else {
      ret_wert=FATFS_GETFREE_ERR;
 80079b0:	2303      	movs	r3, #3
 80079b2:	75fb      	strb	r3, [r7, #23]
 80079b4:	e001      	b.n	80079ba <UB_Fatfs_Mount+0x5a>
    }
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 80079b6:	2302      	movs	r3, #2
 80079b8:	75fb      	strb	r3, [r7, #23]
  }

  return(ret_wert);
 80079ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	200002b0 	.word	0x200002b0
 80079c8:	0800a758 	.word	0x0800a758

080079cc <UB_Fatfs_UnMount>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_MOUNT_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	4603      	mov	r3, r0
 80079d4:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 80079d6:	2302      	movs	r3, #2
 80079d8:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 80079da:	2313      	movs	r3, #19
 80079dc:	73bb      	strb	r3, [r7, #14]

  if(dev==MMC_0) check=f_mount(0, NULL);
 80079de:	79fb      	ldrb	r3, [r7, #7]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d105      	bne.n	80079f0 <UB_Fatfs_UnMount+0x24>
 80079e4:	2100      	movs	r1, #0
 80079e6:	2000      	movs	r0, #0
 80079e8:	f7fc fe24 	bl	8004634 <f_mount>
 80079ec:	4603      	mov	r3, r0
 80079ee:	73bb      	strb	r3, [r7, #14]
  if(check == FR_OK) {
 80079f0:	7bbb      	ldrb	r3, [r7, #14]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d102      	bne.n	80079fc <UB_Fatfs_UnMount+0x30>
    ret_wert=FATFS_OK;
 80079f6:	2300      	movs	r3, #0
 80079f8:	73fb      	strb	r3, [r7, #15]
 80079fa:	e001      	b.n	8007a00 <UB_Fatfs_UnMount+0x34>
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 80079fc:	2302      	movs	r3, #2
 80079fe:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b086      	sub	sp, #24
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	4613      	mov	r3, r2
 8007a16:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_OPEN_ERR;
 8007a18:	2305      	movs	r3, #5
 8007a1a:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 8007a1c:	2313      	movs	r3, #19
 8007a1e:	75bb      	strb	r3, [r7, #22]

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 8007a20:	79fb      	ldrb	r3, [r7, #7]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d106      	bne.n	8007a34 <UB_Fatfs_OpenFile+0x2a>
 8007a26:	2201      	movs	r2, #1
 8007a28:	68b9      	ldr	r1, [r7, #8]
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f7fc fe2c 	bl	8004688 <f_open>
 8007a30:	4603      	mov	r3, r0
 8007a32:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 8007a34:	79fb      	ldrb	r3, [r7, #7]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d106      	bne.n	8007a48 <UB_Fatfs_OpenFile+0x3e>
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	68b9      	ldr	r1, [r7, #8]
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f7fc fe22 	bl	8004688 <f_open>
 8007a44:	4603      	mov	r3, r0
 8007a46:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 8007a48:	79fb      	ldrb	r3, [r7, #7]
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d106      	bne.n	8007a5c <UB_Fatfs_OpenFile+0x52>
 8007a4e:	2212      	movs	r2, #18
 8007a50:	68b9      	ldr	r1, [r7, #8]
 8007a52:	68f8      	ldr	r0, [r7, #12]
 8007a54:	f7fc fe18 	bl	8004688 <f_open>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 8007a5c:	79fb      	ldrb	r3, [r7, #7]
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d106      	bne.n	8007a70 <UB_Fatfs_OpenFile+0x66>
 8007a62:	220a      	movs	r2, #10
 8007a64:	68b9      	ldr	r1, [r7, #8]
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f7fc fe0e 	bl	8004688 <f_open>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	75bb      	strb	r3, [r7, #22]

  if(check==FR_OK) {
 8007a70:	7dbb      	ldrb	r3, [r7, #22]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d115      	bne.n	8007aa2 <UB_Fatfs_OpenFile+0x98>
    ret_wert=FATFS_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	75fb      	strb	r3, [r7, #23]
    if((mode==F_WR) || (mode==F_WR_NEW)) {
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d002      	beq.n	8007a86 <UB_Fatfs_OpenFile+0x7c>
 8007a80:	79fb      	ldrb	r3, [r7, #7]
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d10f      	bne.n	8007aa6 <UB_Fatfs_OpenFile+0x9c>
      // Pointer ans Ende vom File stellen
      check = f_lseek(fp, f_size(fp));
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f7fd f943 	bl	8004d18 <f_lseek>
 8007a92:	4603      	mov	r3, r0
 8007a94:	75bb      	strb	r3, [r7, #22]
      if(check!=FR_OK) {
 8007a96:	7dbb      	ldrb	r3, [r7, #22]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d004      	beq.n	8007aa6 <UB_Fatfs_OpenFile+0x9c>
        ret_wert=FATFS_SEEK_ERR;
 8007a9c:	2308      	movs	r3, #8
 8007a9e:	75fb      	strb	r3, [r7, #23]
 8007aa0:	e001      	b.n	8007aa6 <UB_Fatfs_OpenFile+0x9c>
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 8007aa2:	2305      	movs	r3, #5
 8007aa4:	75fb      	strb	r3, [r7, #23]
  }   

  return(ret_wert);
 8007aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3718      	adds	r7, #24
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
 8007ab8:	2306      	movs	r3, #6
 8007aba:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 8007abc:	2313      	movs	r3, #19
 8007abe:	73bb      	strb	r3, [r7, #14]

  check=f_close(fp);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7fd f915 	bl	8004cf0 <f_close>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73bb      	strb	r3, [r7, #14]

  if(check==FR_OK) {
 8007aca:	7bbb      	ldrb	r3, [r7, #14]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <UB_Fatfs_CloseFile+0x26>
    ret_wert=FATFS_OK;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	73fb      	strb	r3, [r7, #15]
 8007ad4:	e001      	b.n	8007ada <UB_Fatfs_CloseFile+0x2a>
  }
  else {
    ret_wert=FATFS_CLOSE_ERR;
 8007ad6:	2306      	movs	r3, #6
 8007ad8:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <UB_Fatfs_ReadString>:
//     FATFS_OK        => kein Fehler
//    FATFS_EOF        => Fileende erreicht
// FATFS_RD_STRING_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_ReadString(FIL* fp, char* text, uint32_t len)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b086      	sub	sp, #24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
  FATFS_t ret_wert=FATFS_RD_STRING_ERR;
 8007af0:	2309      	movs	r3, #9
 8007af2:	75fb      	strb	r3, [r7, #23]
  int check;

  f_gets(text, len, fp);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	4619      	mov	r1, r3
 8007afa:	68b8      	ldr	r0, [r7, #8]
 8007afc:	f7fd fb1e 	bl	800513c <f_gets>
  check=f_eof(fp);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	689a      	ldr	r2, [r3, #8]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	bf0c      	ite	eq
 8007b0c:	2301      	moveq	r3, #1
 8007b0e:	2300      	movne	r3, #0
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	613b      	str	r3, [r7, #16]
  if(check!=0) return(FATFS_EOF);
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d001      	beq.n	8007b1e <UB_Fatfs_ReadString+0x3a>
 8007b1a:	230c      	movs	r3, #12
 8007b1c:	e00e      	b.n	8007b3c <UB_Fatfs_ReadString+0x58>
  check=f_error(fp);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	799b      	ldrb	r3, [r3, #6]
 8007b22:	b25b      	sxtb	r3, r3
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	09db      	lsrs	r3, r3, #7
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	613b      	str	r3, [r7, #16]
  if(check!=0) return(FATFS_RD_STRING_ERR);
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <UB_Fatfs_ReadString+0x52>
 8007b32:	2309      	movs	r3, #9
 8007b34:	e002      	b.n	8007b3c <UB_Fatfs_ReadString+0x58>
  ret_wert=FATFS_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	75fb      	strb	r3, [r7, #23]

  return(ret_wert);
 8007b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3718      	adds	r7, #24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 8007b48:	f000 f83a 	bl	8007bc0 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 8007b4c:	480b      	ldr	r0, [pc, #44]	; (8007b7c <UB_LCD_2x16_Init+0x38>)
 8007b4e:	f000 fa14 	bl	8007f7a <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 8007b52:	f000 f8db 	bl	8007d0c <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 8007b56:	2028      	movs	r0, #40	; 0x28
 8007b58:	f000 f90c 	bl	8007d74 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 8007b5c:	2006      	movs	r0, #6
 8007b5e:	f000 f909 	bl	8007d74 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 8007b62:	200c      	movs	r0, #12
 8007b64:	f000 f906 	bl	8007d74 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 8007b68:	2001      	movs	r0, #1
 8007b6a:	f000 f903 	bl	8007d74 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8007b6e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007b72:	f000 fa02 	bl	8007f7a <P_LCD_2x16_Delay>
}
 8007b76:	bf00      	nop
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	000186a0 	.word	0x000186a0

08007b80 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	4603      	mov	r3, r0
 8007b88:	603a      	str	r2, [r7, #0]
 8007b8a:	71fb      	strb	r3, [r7, #7]
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 8007b90:	79ba      	ldrb	r2, [r7, #6]
 8007b92:	79fb      	ldrb	r3, [r7, #7]
 8007b94:	4611      	mov	r1, r2
 8007b96:	4618      	mov	r0, r3
 8007b98:	f000 f9ca 	bl	8007f30 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8007b9c:	e007      	b.n	8007bae <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f000 f955 	bl	8007e52 <P_LCD_2x16_Data>
    ptr++;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	3301      	adds	r3, #1
 8007bac:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1f3      	bne.n	8007b9e <UB_LCD_2x16_String+0x1e>
  }
}
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
	...

08007bc0 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	73fb      	strb	r3, [r7, #15]
 8007bca:	e043      	b.n	8007c54 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8007bcc:	7bfa      	ldrb	r2, [r7, #15]
 8007bce:	4925      	ldr	r1, [pc, #148]	; (8007c64 <P_LCD_2x16_InitIO+0xa4>)
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	4413      	add	r3, r2
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	440b      	add	r3, r1
 8007bda:	330c      	adds	r3, #12
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2101      	movs	r1, #1
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7f9 fe1b 	bl	800181c <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 8007be6:	7bfa      	ldrb	r2, [r7, #15]
 8007be8:	491e      	ldr	r1, [pc, #120]	; (8007c64 <P_LCD_2x16_InitIO+0xa4>)
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	440b      	add	r3, r1
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8007c02:	2301      	movs	r3, #1
 8007c04:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007c06:	2302      	movs	r3, #2
 8007c08:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8007c0a:	7bfa      	ldrb	r2, [r7, #15]
 8007c0c:	4915      	ldr	r1, [pc, #84]	; (8007c64 <P_LCD_2x16_InitIO+0xa4>)
 8007c0e:	4613      	mov	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	440b      	add	r3, r1
 8007c18:	3304      	adds	r3, #4
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	1d3a      	adds	r2, r7, #4
 8007c1e:	4611      	mov	r1, r2
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7f9 fb71 	bl	8001308 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 8007c26:	7bfa      	ldrb	r2, [r7, #15]
 8007c28:	490e      	ldr	r1, [pc, #56]	; (8007c64 <P_LCD_2x16_InitIO+0xa4>)
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	440b      	add	r3, r1
 8007c34:	3310      	adds	r3, #16
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d104      	bne.n	8007c46 <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 f812 	bl	8007c68 <P_LCD_2x16_PinLo>
 8007c44:	e003      	b.n	8007c4e <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 8007c46:	7bfb      	ldrb	r3, [r7, #15]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f000 f82d 	bl	8007ca8 <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8007c4e:	7bfb      	ldrb	r3, [r7, #15]
 8007c50:	3301      	adds	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
 8007c56:	2b05      	cmp	r3, #5
 8007c58:	d9b8      	bls.n	8007bcc <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 8007c5a:	bf00      	nop
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000030 	.word	0x20000030

08007c68 <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	4603      	mov	r3, r0
 8007c70:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 8007c72:	79fa      	ldrb	r2, [r7, #7]
 8007c74:	490b      	ldr	r1, [pc, #44]	; (8007ca4 <P_LCD_2x16_PinLo+0x3c>)
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	440b      	add	r3, r1
 8007c80:	3304      	adds	r3, #4
 8007c82:	6819      	ldr	r1, [r3, #0]
 8007c84:	79fa      	ldrb	r2, [r7, #7]
 8007c86:	4807      	ldr	r0, [pc, #28]	; (8007ca4 <P_LCD_2x16_PinLo+0x3c>)
 8007c88:	4613      	mov	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4403      	add	r3, r0
 8007c92:	3308      	adds	r3, #8
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	834b      	strh	r3, [r1, #26]
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	20000030 	.word	0x20000030

08007ca8 <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	4603      	mov	r3, r0
 8007cb0:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8007cb2:	79fa      	ldrb	r2, [r7, #7]
 8007cb4:	490b      	ldr	r1, [pc, #44]	; (8007ce4 <P_LCD_2x16_PinHi+0x3c>)
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	440b      	add	r3, r1
 8007cc0:	3304      	adds	r3, #4
 8007cc2:	6819      	ldr	r1, [r3, #0]
 8007cc4:	79fa      	ldrb	r2, [r7, #7]
 8007cc6:	4807      	ldr	r0, [pc, #28]	; (8007ce4 <P_LCD_2x16_PinHi+0x3c>)
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4403      	add	r3, r0
 8007cd2:	3308      	adds	r3, #8
 8007cd4:	881b      	ldrh	r3, [r3, #0]
 8007cd6:	830b      	strh	r3, [r1, #24]
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr
 8007ce4:	20000030 	.word	0x20000030

08007ce8 <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8007cec:	2001      	movs	r0, #1
 8007cee:	f7ff ffdb 	bl	8007ca8 <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8007cf2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007cf6:	f000 f940 	bl	8007f7a <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 8007cfa:	2001      	movs	r0, #1
 8007cfc:	f7ff ffb4 	bl	8007c68 <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8007d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007d04:	f000 f939 	bl	8007f7a <P_LCD_2x16_Delay>
}
 8007d08:	bf00      	nop
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8007d10:	2002      	movs	r0, #2
 8007d12:	f7ff ffc9 	bl	8007ca8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 8007d16:	2003      	movs	r0, #3
 8007d18:	f7ff ffc6 	bl	8007ca8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8007d1c:	2004      	movs	r0, #4
 8007d1e:	f7ff ffa3 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8007d22:	2005      	movs	r0, #5
 8007d24:	f7ff ffa0 	bl	8007c68 <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 8007d28:	f7ff ffde 	bl	8007ce8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8007d2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007d30:	f000 f923 	bl	8007f7a <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8007d34:	f7ff ffd8 	bl	8007ce8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8007d38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007d3c:	f000 f91d 	bl	8007f7a <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 8007d40:	f7ff ffd2 	bl	8007ce8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8007d44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007d48:	f000 f917 	bl	8007f7a <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 8007d4c:	2002      	movs	r0, #2
 8007d4e:	f7ff ff8b 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 8007d52:	2003      	movs	r0, #3
 8007d54:	f7ff ffa8 	bl	8007ca8 <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8007d58:	2004      	movs	r0, #4
 8007d5a:	f7ff ff85 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8007d5e:	2005      	movs	r0, #5
 8007d60:	f7ff ff82 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8007d64:	f7ff ffc0 	bl	8007ce8 <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8007d68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007d6c:	f000 f905 	bl	8007f7a <P_LCD_2x16_Delay>
}
 8007d70:	bf00      	nop
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f7ff ff72 	bl	8007c68 <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8007d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	da03      	bge.n	8007d94 <P_LCD_2x16_Cmd+0x20>
 8007d8c:	2005      	movs	r0, #5
 8007d8e:	f7ff ff8b 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007d92:	e002      	b.n	8007d9a <P_LCD_2x16_Cmd+0x26>
 8007d94:	2005      	movs	r0, #5
 8007d96:	f7ff ff67 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8007d9a:	79fb      	ldrb	r3, [r7, #7]
 8007d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d003      	beq.n	8007dac <P_LCD_2x16_Cmd+0x38>
 8007da4:	2004      	movs	r0, #4
 8007da6:	f7ff ff7f 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007daa:	e002      	b.n	8007db2 <P_LCD_2x16_Cmd+0x3e>
 8007dac:	2004      	movs	r0, #4
 8007dae:	f7ff ff5b 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8007db2:	79fb      	ldrb	r3, [r7, #7]
 8007db4:	f003 0320 	and.w	r3, r3, #32
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d003      	beq.n	8007dc4 <P_LCD_2x16_Cmd+0x50>
 8007dbc:	2003      	movs	r0, #3
 8007dbe:	f7ff ff73 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007dc2:	e002      	b.n	8007dca <P_LCD_2x16_Cmd+0x56>
 8007dc4:	2003      	movs	r0, #3
 8007dc6:	f7ff ff4f 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	f003 0310 	and.w	r3, r3, #16
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d003      	beq.n	8007ddc <P_LCD_2x16_Cmd+0x68>
 8007dd4:	2002      	movs	r0, #2
 8007dd6:	f7ff ff67 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007dda:	e002      	b.n	8007de2 <P_LCD_2x16_Cmd+0x6e>
 8007ddc:	2002      	movs	r0, #2
 8007dde:	f7ff ff43 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8007de2:	f7ff ff81 	bl	8007ce8 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8007de6:	79fb      	ldrb	r3, [r7, #7]
 8007de8:	f003 0308 	and.w	r3, r3, #8
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d003      	beq.n	8007df8 <P_LCD_2x16_Cmd+0x84>
 8007df0:	2005      	movs	r0, #5
 8007df2:	f7ff ff59 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007df6:	e002      	b.n	8007dfe <P_LCD_2x16_Cmd+0x8a>
 8007df8:	2005      	movs	r0, #5
 8007dfa:	f7ff ff35 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8007dfe:	79fb      	ldrb	r3, [r7, #7]
 8007e00:	f003 0304 	and.w	r3, r3, #4
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d003      	beq.n	8007e10 <P_LCD_2x16_Cmd+0x9c>
 8007e08:	2004      	movs	r0, #4
 8007e0a:	f7ff ff4d 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007e0e:	e002      	b.n	8007e16 <P_LCD_2x16_Cmd+0xa2>
 8007e10:	2004      	movs	r0, #4
 8007e12:	f7ff ff29 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8007e16:	79fb      	ldrb	r3, [r7, #7]
 8007e18:	f003 0302 	and.w	r3, r3, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d003      	beq.n	8007e28 <P_LCD_2x16_Cmd+0xb4>
 8007e20:	2003      	movs	r0, #3
 8007e22:	f7ff ff41 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007e26:	e002      	b.n	8007e2e <P_LCD_2x16_Cmd+0xba>
 8007e28:	2003      	movs	r0, #3
 8007e2a:	f7ff ff1d 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8007e2e:	79fb      	ldrb	r3, [r7, #7]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d003      	beq.n	8007e40 <P_LCD_2x16_Cmd+0xcc>
 8007e38:	2002      	movs	r0, #2
 8007e3a:	f7ff ff35 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007e3e:	e002      	b.n	8007e46 <P_LCD_2x16_Cmd+0xd2>
 8007e40:	2002      	movs	r0, #2
 8007e42:	f7ff ff11 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8007e46:	f7ff ff4f 	bl	8007ce8 <P_LCD_2x16_Clk>
}
 8007e4a:	bf00      	nop
 8007e4c:	3708      	adds	r7, #8
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b082      	sub	sp, #8
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	4603      	mov	r3, r0
 8007e5a:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 8007e5c:	2000      	movs	r0, #0
 8007e5e:	f7ff ff23 	bl	8007ca8 <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8007e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	da03      	bge.n	8007e72 <P_LCD_2x16_Data+0x20>
 8007e6a:	2005      	movs	r0, #5
 8007e6c:	f7ff ff1c 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007e70:	e002      	b.n	8007e78 <P_LCD_2x16_Data+0x26>
 8007e72:	2005      	movs	r0, #5
 8007e74:	f7ff fef8 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8007e78:	79fb      	ldrb	r3, [r7, #7]
 8007e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d003      	beq.n	8007e8a <P_LCD_2x16_Data+0x38>
 8007e82:	2004      	movs	r0, #4
 8007e84:	f7ff ff10 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007e88:	e002      	b.n	8007e90 <P_LCD_2x16_Data+0x3e>
 8007e8a:	2004      	movs	r0, #4
 8007e8c:	f7ff feec 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	f003 0320 	and.w	r3, r3, #32
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <P_LCD_2x16_Data+0x50>
 8007e9a:	2003      	movs	r0, #3
 8007e9c:	f7ff ff04 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007ea0:	e002      	b.n	8007ea8 <P_LCD_2x16_Data+0x56>
 8007ea2:	2003      	movs	r0, #3
 8007ea4:	f7ff fee0 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8007ea8:	79fb      	ldrb	r3, [r7, #7]
 8007eaa:	f003 0310 	and.w	r3, r3, #16
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d003      	beq.n	8007eba <P_LCD_2x16_Data+0x68>
 8007eb2:	2002      	movs	r0, #2
 8007eb4:	f7ff fef8 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007eb8:	e002      	b.n	8007ec0 <P_LCD_2x16_Data+0x6e>
 8007eba:	2002      	movs	r0, #2
 8007ebc:	f7ff fed4 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8007ec0:	f7ff ff12 	bl	8007ce8 <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8007ec4:	79fb      	ldrb	r3, [r7, #7]
 8007ec6:	f003 0308 	and.w	r3, r3, #8
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <P_LCD_2x16_Data+0x84>
 8007ece:	2005      	movs	r0, #5
 8007ed0:	f7ff feea 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007ed4:	e002      	b.n	8007edc <P_LCD_2x16_Data+0x8a>
 8007ed6:	2005      	movs	r0, #5
 8007ed8:	f7ff fec6 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8007edc:	79fb      	ldrb	r3, [r7, #7]
 8007ede:	f003 0304 	and.w	r3, r3, #4
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d003      	beq.n	8007eee <P_LCD_2x16_Data+0x9c>
 8007ee6:	2004      	movs	r0, #4
 8007ee8:	f7ff fede 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007eec:	e002      	b.n	8007ef4 <P_LCD_2x16_Data+0xa2>
 8007eee:	2004      	movs	r0, #4
 8007ef0:	f7ff feba 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8007ef4:	79fb      	ldrb	r3, [r7, #7]
 8007ef6:	f003 0302 	and.w	r3, r3, #2
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <P_LCD_2x16_Data+0xb4>
 8007efe:	2003      	movs	r0, #3
 8007f00:	f7ff fed2 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007f04:	e002      	b.n	8007f0c <P_LCD_2x16_Data+0xba>
 8007f06:	2003      	movs	r0, #3
 8007f08:	f7ff feae 	bl	8007c68 <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8007f0c:	79fb      	ldrb	r3, [r7, #7]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <P_LCD_2x16_Data+0xcc>
 8007f16:	2002      	movs	r0, #2
 8007f18:	f7ff fec6 	bl	8007ca8 <P_LCD_2x16_PinHi>
 8007f1c:	e002      	b.n	8007f24 <P_LCD_2x16_Data+0xd2>
 8007f1e:	2002      	movs	r0, #2
 8007f20:	f7ff fea2 	bl	8007c68 <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8007f24:	f7ff fee0 	bl	8007ce8 <P_LCD_2x16_Clk>
}
 8007f28:	bf00      	nop
 8007f2a:	3708      	adds	r7, #8
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	460a      	mov	r2, r1
 8007f3a:	71fb      	strb	r3, [r7, #7]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 8007f40:	79fb      	ldrb	r3, [r7, #7]
 8007f42:	2b0f      	cmp	r3, #15
 8007f44:	d901      	bls.n	8007f4a <P_LCD_2x16_Cursor+0x1a>
 8007f46:	2300      	movs	r3, #0
 8007f48:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 8007f4a:	79bb      	ldrb	r3, [r7, #6]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d901      	bls.n	8007f54 <P_LCD_2x16_Cursor+0x24>
 8007f50:	2300      	movs	r3, #0
 8007f52:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 8007f54:	79bb      	ldrb	r3, [r7, #6]
 8007f56:	019b      	lsls	r3, r3, #6
 8007f58:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 8007f5a:	7bfa      	ldrb	r2, [r7, #15]
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 8007f62:	7bfb      	ldrb	r3, [r7, #15]
 8007f64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007f68:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 8007f6a:	7bfb      	ldrb	r3, [r7, #15]
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7ff ff01 	bl	8007d74 <P_LCD_2x16_Cmd>
}
 8007f72:	bf00      	nop
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b083      	sub	sp, #12
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8007f82:	bf00      	nop
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	1e5a      	subs	r2, r3, #1
 8007f88:	607a      	str	r2, [r7, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1fa      	bne.n	8007f84 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 8007f8e:	bf00      	nop
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <UB_SDCard_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die SDCard-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_SDCard_Init(void)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	af00      	add	r7, sp, #0
  // Interrupt-Controller initialisieren
  NVIC_Configuration();
 8007f9e:	f000 f8e3 	bl	8008168 <NVIC_Configuration>
  // GPIO initialisieren
  SD_LowLevel_Init();
 8007fa2:	f001 fd91 	bl	8009ac8 <SD_LowLevel_Init>
}
 8007fa6:	bf00      	nop
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <UB_SDCard_CheckMedia>:
// Return Wert :
//   SD_PRESENT      = wenn Medium eingelegt ist
//   SD_NOT_PRESENT  = wenn kein Medium eingelegt ist
//--------------------------------------------------------------
uint8_t UB_SDCard_CheckMedia(void)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b082      	sub	sp, #8
 8007fae:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_NOT_PRESENT;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	71fb      	strb	r3, [r7, #7]

  // Abfrage ob SD-Karte eingesteckt
  status=SD_Detect();
 8007fb4:	f000 f989 	bl	80082ca <SD_Detect>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	71fb      	strb	r3, [r7, #7]

  return(status);
 8007fbc:	79fb      	ldrb	r3, [r7, #7]
 8007fbe:	b2db      	uxtb	r3, r3
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3708      	adds	r7, #8
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <MMC_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_initialize(void)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8007fce:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd2:	607b      	str	r3, [r7, #4]
  SD_Error res = SD_OK;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	70fb      	strb	r3, [r7, #3]
  
  res=SD_Init();
 8007fd8:	f000 f8e6 	bl	80081a8 <SD_Init>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	70fb      	strb	r3, [r7, #3]
  
  if(res == SD_OK) {
 8007fe0:	78fb      	ldrb	r3, [r7, #3]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d102      	bne.n	8007fec <MMC_disk_initialize+0x24>
    ret_wert=0; // Ok
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	607b      	str	r3, [r7, #4]
 8007fea:	e002      	b.n	8007ff2 <MMC_disk_initialize+0x2a>
  }
  else {
    ret_wert=-1;
 8007fec:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff0:	607b      	str	r3, [r7, #4]
  }

  return(ret_wert);
 8007ff2:	687b      	ldr	r3, [r7, #4]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <MMC_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_status(void)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8008002:	f04f 33ff 	mov.w	r3, #4294967295
 8008006:	607b      	str	r3, [r7, #4]
  uint8_t state;

  state=SD_Detect();
 8008008:	f000 f95f 	bl	80082ca <SD_Detect>
 800800c:	4603      	mov	r3, r0
 800800e:	70fb      	strb	r3, [r7, #3]
  if(state==SD_PRESENT) {
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d102      	bne.n	800801c <MMC_disk_status+0x20>
    ret_wert=0;
 8008016:	2300      	movs	r3, #0
 8008018:	607b      	str	r3, [r7, #4]
 800801a:	e002      	b.n	8008022 <MMC_disk_status+0x26>
  }
  else {
    ret_wert=-1;
 800801c:	f04f 33ff 	mov.w	r3, #4294967295
 8008020:	607b      	str	r3, [r7, #4]
  }

  return(ret_wert);
 8008022:	687b      	ldr	r3, [r7, #4]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3708      	adds	r7, #8
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <MMC_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 800802c:	b590      	push	{r4, r7, lr}
 800802e:	b089      	sub	sp, #36	; 0x24
 8008030:	af02      	add	r7, sp, #8
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	4613      	mov	r3, r2
 8008038:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 800803a:	f04f 33ff 	mov.w	r3, #4294967295
 800803e:	617b      	str	r3, [r7, #20]
  SD_Error status = SD_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	74fb      	strb	r3, [r7, #19]

  SD_ReadMultiBlocks(buff, sector << 9, 512, 1);
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	025b      	lsls	r3, r3, #9
 8008048:	f04f 0400 	mov.w	r4, #0
 800804c:	2201      	movs	r2, #1
 800804e:	9201      	str	r2, [sp, #4]
 8008050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008054:	9200      	str	r2, [sp, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	4623      	mov	r3, r4
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f000 fe70 	bl	8008d40 <SD_ReadMultiBlocks>

  /* Check if the Transfer is finished */
  status =  SD_WaitReadOperation();
 8008060:	f000 ff08 	bl	8008e74 <SD_WaitReadOperation>
 8008064:	4603      	mov	r3, r0
 8008066:	74fb      	strb	r3, [r7, #19]
  while(SD_GetStatus() != SD_TRANSFER_OK);
 8008068:	bf00      	nop
 800806a:	f000 f8f7 	bl	800825c <SD_GetStatus>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1fa      	bne.n	800806a <MMC_disk_read+0x3e>

  if (status == SD_OK) {
 8008074:	7cfb      	ldrb	r3, [r7, #19]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d102      	bne.n	8008080 <MMC_disk_read+0x54>
    ret_wert=0;
 800807a:	2300      	movs	r3, #0
 800807c:	617b      	str	r3, [r7, #20]
 800807e:	e002      	b.n	8008086 <MMC_disk_read+0x5a>
  }
  else {
    ret_wert=-1;
 8008080:	f04f 33ff 	mov.w	r3, #4294967295
 8008084:	617b      	str	r3, [r7, #20]
  }


  return(ret_wert);
 8008086:	697b      	ldr	r3, [r7, #20]
}
 8008088:	4618      	mov	r0, r3
 800808a:	371c      	adds	r7, #28
 800808c:	46bd      	mov	sp, r7
 800808e:	bd90      	pop	{r4, r7, pc}

08008090 <MMC_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8008090:	b590      	push	{r4, r7, lr}
 8008092:	b089      	sub	sp, #36	; 0x24
 8008094:	af02      	add	r7, sp, #8
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	4613      	mov	r3, r2
 800809c:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 800809e:	f04f 33ff 	mov.w	r3, #4294967295
 80080a2:	617b      	str	r3, [r7, #20]

  SD_Error status = SD_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	74fb      	strb	r3, [r7, #19]

  SD_WriteMultiBlocks((BYTE *)buff, sector << 9, 512, 1);
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	025b      	lsls	r3, r3, #9
 80080ac:	f04f 0400 	mov.w	r4, #0
 80080b0:	2201      	movs	r2, #1
 80080b2:	9201      	str	r2, [sp, #4]
 80080b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080b8:	9200      	str	r2, [sp, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	4623      	mov	r3, r4
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f000 ff36 	bl	8008f30 <SD_WriteMultiBlocks>

  /* Check if the Transfer is finished */
  status = SD_WaitWriteOperation();
 80080c4:	f001 f80c 	bl	80090e0 <SD_WaitWriteOperation>
 80080c8:	4603      	mov	r3, r0
 80080ca:	74fb      	strb	r3, [r7, #19]
  while(SD_GetStatus() != SD_TRANSFER_OK);     
 80080cc:	bf00      	nop
 80080ce:	f000 f8c5 	bl	800825c <SD_GetStatus>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1fa      	bne.n	80080ce <MMC_disk_write+0x3e>

  if (status == SD_OK) {
 80080d8:	7cfb      	ldrb	r3, [r7, #19]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d102      	bne.n	80080e4 <MMC_disk_write+0x54>
    ret_wert=0;
 80080de:	2300      	movs	r3, #0
 80080e0:	617b      	str	r3, [r7, #20]
 80080e2:	e002      	b.n	80080ea <MMC_disk_write+0x5a>
  }
  else {
    ret_wert=-1;
 80080e4:	f04f 33ff 	mov.w	r3, #4294967295
 80080e8:	617b      	str	r3, [r7, #20]
  }

  return(ret_wert);
 80080ea:	697b      	ldr	r3, [r7, #20]
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	371c      	adds	r7, #28
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd90      	pop	{r4, r7, pc}

080080f4 <MMC_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_ioctl(BYTE cmd, void *buff)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	6039      	str	r1, [r7, #0]
 80080fe:	71fb      	strb	r3, [r7, #7]
  int ret_wert=0; // immer ok
 8008100:	2300      	movs	r3, #0
 8008102:	60fb      	str	r3, [r7, #12]

  switch (cmd) {
 8008104:	79fb      	ldrb	r3, [r7, #7]
 8008106:	2b04      	cmp	r3, #4
 8008108:	d826      	bhi.n	8008158 <MMC_disk_ioctl+0x64>
 800810a:	a201      	add	r2, pc, #4	; (adr r2, 8008110 <MMC_disk_ioctl+0x1c>)
 800810c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008110:	0800814d 	.word	0x0800814d
 8008114:	08008125 	.word	0x08008125
 8008118:	08008133 	.word	0x08008133
 800811c:	08008141 	.word	0x08008141
 8008120:	08008153 	.word	0x08008153
    case GET_SECTOR_COUNT :    // Get number of sectors on the disk (DWORD)
      *(DWORD*)buff = 131072;  // 4*1024*32 = 131072
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800812a:	601a      	str	r2, [r3, #0]
      ret_wert = 0;
 800812c:	2300      	movs	r3, #0
 800812e:	60fb      	str	r3, [r7, #12]
    break;
 8008130:	e012      	b.n	8008158 <MMC_disk_ioctl+0x64>
    case GET_SECTOR_SIZE :     // Get R/W sector size (WORD) 
      *(WORD*)buff = 512;
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008138:	801a      	strh	r2, [r3, #0]
      ret_wert = 0;
 800813a:	2300      	movs	r3, #0
 800813c:	60fb      	str	r3, [r7, #12]
    break;
 800813e:	e00b      	b.n	8008158 <MMC_disk_ioctl+0x64>
    case GET_BLOCK_SIZE :      // Get erase block size in unit of sector (DWORD)
      *(DWORD*)buff = 32;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	2220      	movs	r2, #32
 8008144:	601a      	str	r2, [r3, #0]
      ret_wert = 0;
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]
    break;
 800814a:	e005      	b.n	8008158 <MMC_disk_ioctl+0x64>
    case CTRL_SYNC :
      ret_wert = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	60fb      	str	r3, [r7, #12]
    break;
 8008150:	e002      	b.n	8008158 <MMC_disk_ioctl+0x64>
    case CTRL_ERASE_SECTOR :
      ret_wert = 0;
 8008152:	2300      	movs	r3, #0
 8008154:	60fb      	str	r3, [r7, #12]
    break;
 8008156:	bf00      	nop
  }

  return(ret_wert);
 8008158:	68fb      	ldr	r3, [r7, #12]
}
 800815a:	4618      	mov	r0, r3
 800815c:	3714      	adds	r7, #20
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr
 8008166:	bf00      	nop

08008168 <NVIC_Configuration>:



//--------------------------------------------------------------
static void NVIC_Configuration(void)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 800816e:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8008172:	f7f8 fc25 	bl	80009c0 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8008176:	2331      	movs	r3, #49	; 0x31
 8008178:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800817a:	2300      	movs	r3, #0
 800817c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800817e:	2300      	movs	r3, #0
 8008180:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8008182:	2301      	movs	r3, #1
 8008184:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8008186:	1d3b      	adds	r3, r7, #4
 8008188:	4618      	mov	r0, r3
 800818a:	f7f8 fc2d 	bl	80009e8 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannel = SD_SDIO_DMA_IRQn;
 800818e:	233b      	movs	r3, #59	; 0x3b
 8008190:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8008192:	2301      	movs	r3, #1
 8008194:	717b      	strb	r3, [r7, #5]
  NVIC_Init(&NVIC_InitStructure);
 8008196:	1d3b      	adds	r3, r7, #4
 8008198:	4618      	mov	r0, r3
 800819a:	f7f8 fc25 	bl	80009e8 <NVIC_Init>
}
 800819e:	bf00      	nop
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <SD_Init>:
// Init der SD-Karte
// -> die restliche Initialisierung (GPIO,NVIC)
//    muss schon gemacht sein
//--------------------------------------------------------------
SD_Error SD_Init(void)
{
 80081a8:	b590      	push	{r4, r7, lr}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
  __IO SD_Error errorstatus = SD_OK;
 80081ae:	2300      	movs	r3, #0
 80081b0:	71fb      	strb	r3, [r7, #7]
  
  
  SDIO_DeInit();
 80081b2:	f7fa f904 	bl	80023be <SDIO_DeInit>

  errorstatus = SD_PowerON();
 80081b6:	f000 f895 	bl	80082e4 <SD_PowerON>
 80081ba:	4603      	mov	r3, r0
 80081bc:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 80081be:	79fb      	ldrb	r3, [r7, #7]
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <SD_Init+0x24>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 80081c6:	79fb      	ldrb	r3, [r7, #7]
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	e03f      	b.n	800824c <SD_Init+0xa4>
  }

  errorstatus = SD_InitializeCards();
 80081cc:	f000 f9a0 	bl	8008510 <SD_InitializeCards>
 80081d0:	4603      	mov	r3, r0
 80081d2:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d002      	beq.n	80081e2 <SD_Init+0x3a>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	e034      	b.n	800824c <SD_Init+0xa4>
  }

  /*!< Configure the SDIO peripheral */
  /*!< SDIO_CK = SDIOCLK / (SDIO_TRANSFER_CLK_DIV + 2) */
  /*!< on STM32F4xx devices, SDIOCLK is fixed to 48MHz */
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV;
 80081e2:	4b1c      	ldr	r3, [pc, #112]	; (8008254 <SD_Init+0xac>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80081e8:	4b1a      	ldr	r3, [pc, #104]	; (8008254 <SD_Init+0xac>)
 80081ea:	2200      	movs	r2, #0
 80081ec:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80081ee:	4b19      	ldr	r3, [pc, #100]	; (8008254 <SD_Init+0xac>)
 80081f0:	2200      	movs	r2, #0
 80081f2:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80081f4:	4b17      	ldr	r3, [pc, #92]	; (8008254 <SD_Init+0xac>)
 80081f6:	2200      	movs	r2, #0
 80081f8:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 80081fa:	4b16      	ldr	r3, [pc, #88]	; (8008254 <SD_Init+0xac>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8008200:	4b14      	ldr	r3, [pc, #80]	; (8008254 <SD_Init+0xac>)
 8008202:	2200      	movs	r2, #0
 8008204:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
 8008206:	4813      	ldr	r0, [pc, #76]	; (8008254 <SD_Init+0xac>)
 8008208:	f7fa f8e8 	bl	80023dc <SDIO_Init>

  /*----------------- Read CSD/CID MSD registers ------------------*/
  errorstatus = SD_GetCardInfo(&SDCardInfo);
 800820c:	4812      	ldr	r0, [pc, #72]	; (8008258 <SD_Init+0xb0>)
 800820e:	f000 fa45 	bl	800869c <SD_GetCardInfo>
 8008212:	4603      	mov	r3, r0
 8008214:	71fb      	strb	r3, [r7, #7]

  if (errorstatus == SD_OK)
 8008216:	79fb      	ldrb	r3, [r7, #7]
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10b      	bne.n	8008236 <SD_Init+0x8e>
  {
    /*----------------- Select Card --------------------------------*/
    errorstatus = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 800821e:	4b0e      	ldr	r3, [pc, #56]	; (8008258 <SD_Init+0xb0>)
 8008220:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8008224:	041b      	lsls	r3, r3, #16
 8008226:	f04f 0400 	mov.w	r4, #0
 800822a:	4618      	mov	r0, r3
 800822c:	4621      	mov	r1, r4
 800822e:	f000 fd61 	bl	8008cf4 <SD_SelectDeselect>
 8008232:	4603      	mov	r3, r0
 8008234:	71fb      	strb	r3, [r7, #7]
  }

  if (errorstatus == SD_OK)
 8008236:	79fb      	ldrb	r3, [r7, #7]
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d104      	bne.n	8008248 <SD_Init+0xa0>
  {
    #if USE_SDIO_4BIT_MODE==1
      errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_4b);
    #else
      errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_1b);
 800823e:	2000      	movs	r0, #0
 8008240:	f000 fcec 	bl	8008c1c <SD_EnableWideBusOperation>
 8008244:	4603      	mov	r3, r0
 8008246:	71fb      	strb	r3, [r7, #7]
    #endif
  }  

  return(errorstatus);
 8008248:	79fb      	ldrb	r3, [r7, #7]
 800824a:	b2db      	uxtb	r3, r3
}
 800824c:	4618      	mov	r0, r3
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	bd90      	pop	{r4, r7, pc}
 8008254:	20000950 	.word	0x20000950
 8008258:	200008f8 	.word	0x200008f8

0800825c <SD_GetStatus>:

//--------------------------------------------------------------
SDTransferState SD_GetStatus(void)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
  SDCardState cardstate =  SD_CARD_TRANSFER;
 8008262:	2304      	movs	r3, #4
 8008264:	71fb      	strb	r3, [r7, #7]

  cardstate = SD_GetState();
 8008266:	f000 f811 	bl	800828c <SD_GetState>
 800826a:	4603      	mov	r3, r0
 800826c:	71fb      	strb	r3, [r7, #7]
  
  if (cardstate == SD_CARD_TRANSFER)
 800826e:	79fb      	ldrb	r3, [r7, #7]
 8008270:	2b04      	cmp	r3, #4
 8008272:	d101      	bne.n	8008278 <SD_GetStatus+0x1c>
  {
    return(SD_TRANSFER_OK);
 8008274:	2300      	movs	r3, #0
 8008276:	e005      	b.n	8008284 <SD_GetStatus+0x28>
  }
  else if(cardstate == SD_CARD_ERROR)
 8008278:	79fb      	ldrb	r3, [r7, #7]
 800827a:	2bff      	cmp	r3, #255	; 0xff
 800827c:	d101      	bne.n	8008282 <SD_GetStatus+0x26>
  {
    return (SD_TRANSFER_ERROR);
 800827e:	2302      	movs	r3, #2
 8008280:	e000      	b.n	8008284 <SD_GetStatus+0x28>
  }
  else
  {
    return(SD_TRANSFER_BUSY);
 8008282:	2301      	movs	r3, #1
  }
}
 8008284:	4618      	mov	r0, r3
 8008286:	3708      	adds	r7, #8
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <SD_GetState>:

//--------------------------------------------------------------
SDCardState SD_GetState(void)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
  uint32_t resp1 = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	607b      	str	r3, [r7, #4]
  
  if(SD_Detect()== SD_PRESENT)
 8008296:	f000 f818 	bl	80082ca <SD_Detect>
 800829a:	4603      	mov	r3, r0
 800829c:	2b01      	cmp	r3, #1
 800829e:	d10f      	bne.n	80082c0 <SD_GetState+0x34>
  {
    if (SD_SendStatus(&resp1) != SD_OK)
 80082a0:	1d3b      	adds	r3, r7, #4
 80082a2:	4618      	mov	r0, r3
 80082a4:	f000 ff9e 	bl	80091e4 <SD_SendStatus>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d001      	beq.n	80082b2 <SD_GetState+0x26>
    {
      return SD_CARD_ERROR;
 80082ae:	23ff      	movs	r3, #255	; 0xff
 80082b0:	e007      	b.n	80082c2 <SD_GetState+0x36>
    }
    else
    {
      return (SDCardState)((resp1 >> 9) & 0x0F);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	0a5b      	lsrs	r3, r3, #9
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	f003 030f 	and.w	r3, r3, #15
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	e000      	b.n	80082c2 <SD_GetState+0x36>
    }
  }
  else
  {
    return SD_CARD_ERROR;
 80082c0:	23ff      	movs	r3, #255	; 0xff
  }
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <SD_Detect>:

//--------------------------------------------------------------
uint8_t SD_Detect(void)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b083      	sub	sp, #12
 80082ce:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80082d0:	2301      	movs	r3, #1
 80082d2:	71fb      	strb	r3, [r7, #7]
  {
    status = SD_NOT_PRESENT;
  }
#endif

  return status;
 80082d4:	79fb      	ldrb	r3, [r7, #7]
 80082d6:	b2db      	uxtb	r3, r3
}
 80082d8:	4618      	mov	r0, r3
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <SD_PowerON>:

//--------------------------------------------------------------
SD_Error SD_PowerON(void)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
  __IO SD_Error errorstatus = SD_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	71fb      	strb	r3, [r7, #7]
  uint32_t response = 0, count = 0, validvoltage = 0;
 80082ee:	2300      	movs	r3, #0
 80082f0:	617b      	str	r3, [r7, #20]
 80082f2:	2300      	movs	r3, #0
 80082f4:	613b      	str	r3, [r7, #16]
 80082f6:	2300      	movs	r3, #0
 80082f8:	60fb      	str	r3, [r7, #12]
  uint32_t SDType = SD_STD_CAPACITY;
 80082fa:	2300      	movs	r3, #0
 80082fc:	60bb      	str	r3, [r7, #8]
  /*!< Power ON Sequence -----------------------------------------------------*/
  /*!< Configure the SDIO peripheral */
  /*!< SDIO_CK = SDIOCLK / (SDIO_INIT_CLK_DIV + 2) */
  /*!< on STM32F4xx devices, SDIOCLK is fixed to 48MHz */
  /*!< SDIO_CK for initialization should not exceed 400 KHz */  
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 80082fe:	4b81      	ldr	r3, [pc, #516]	; (8008504 <SD_PowerON+0x220>)
 8008300:	2276      	movs	r2, #118	; 0x76
 8008302:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8008304:	4b7f      	ldr	r3, [pc, #508]	; (8008504 <SD_PowerON+0x220>)
 8008306:	2200      	movs	r2, #0
 8008308:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 800830a:	4b7e      	ldr	r3, [pc, #504]	; (8008504 <SD_PowerON+0x220>)
 800830c:	2200      	movs	r2, #0
 800830e:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8008310:	4b7c      	ldr	r3, [pc, #496]	; (8008504 <SD_PowerON+0x220>)
 8008312:	2200      	movs	r2, #0
 8008314:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8008316:	4b7b      	ldr	r3, [pc, #492]	; (8008504 <SD_PowerON+0x220>)
 8008318:	2200      	movs	r2, #0
 800831a:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800831c:	4b79      	ldr	r3, [pc, #484]	; (8008504 <SD_PowerON+0x220>)
 800831e:	2200      	movs	r2, #0
 8008320:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
 8008322:	4878      	ldr	r0, [pc, #480]	; (8008504 <SD_PowerON+0x220>)
 8008324:	f7fa f85a 	bl	80023dc <SDIO_Init>

  /*!< Set Power State to ON */
  SDIO_SetPowerState(SDIO_PowerState_ON);
 8008328:	2003      	movs	r0, #3
 800832a:	f7fa f897 	bl	800245c <SDIO_SetPowerState>

  /*!< Enable SDIO Clock */
  SDIO_ClockCmd(ENABLE);
 800832e:	2001      	movs	r0, #1
 8008330:	f7fa f884 	bl	800243c <SDIO_ClockCmd>

  /*!< CMD0: GO_IDLE_STATE ---------------------------------------------------*/
  /*!< No CMD response required */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8008334:	4b74      	ldr	r3, [pc, #464]	; (8008508 <SD_PowerON+0x224>)
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_GO_IDLE_STATE;
 800833a:	4b73      	ldr	r3, [pc, #460]	; (8008508 <SD_PowerON+0x224>)
 800833c:	2200      	movs	r2, #0
 800833e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
 8008340:	4b71      	ldr	r3, [pc, #452]	; (8008508 <SD_PowerON+0x224>)
 8008342:	2200      	movs	r2, #0
 8008344:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008346:	4b70      	ldr	r3, [pc, #448]	; (8008508 <SD_PowerON+0x224>)
 8008348:	2200      	movs	r2, #0
 800834a:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800834c:	4b6e      	ldr	r3, [pc, #440]	; (8008508 <SD_PowerON+0x224>)
 800834e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008352:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008354:	486c      	ldr	r0, [pc, #432]	; (8008508 <SD_PowerON+0x224>)
 8008356:	f7fa f89f 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdError();
 800835a:	f000 fffb 	bl	8009354 <CmdError>
 800835e:	4603      	mov	r3, r0
 8008360:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 8008362:	79fb      	ldrb	r3, [r7, #7]
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d002      	beq.n	8008370 <SD_PowerON+0x8c>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 800836a:	79fb      	ldrb	r3, [r7, #7]
 800836c:	b2db      	uxtb	r3, r3
 800836e:	e0c5      	b.n	80084fc <SD_PowerON+0x218>
  /*!< Send CMD8 to verify SD card interface operating condition */
  /*!< Argument: - [31:12]: Reserved (shall be set to '0')
               - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
               - [7:0]: Check Pattern (recommended 0xAA) */
  /*!< CMD Response: R7 */
  SDIO_CmdInitStructure.SDIO_Argument = SD_CHECK_PATTERN;
 8008370:	4b65      	ldr	r3, [pc, #404]	; (8008508 <SD_PowerON+0x224>)
 8008372:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8008376:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_IF_COND;
 8008378:	4b63      	ldr	r3, [pc, #396]	; (8008508 <SD_PowerON+0x224>)
 800837a:	2208      	movs	r2, #8
 800837c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800837e:	4b62      	ldr	r3, [pc, #392]	; (8008508 <SD_PowerON+0x224>)
 8008380:	2240      	movs	r2, #64	; 0x40
 8008382:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008384:	4b60      	ldr	r3, [pc, #384]	; (8008508 <SD_PowerON+0x224>)
 8008386:	2200      	movs	r2, #0
 8008388:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800838a:	4b5f      	ldr	r3, [pc, #380]	; (8008508 <SD_PowerON+0x224>)
 800838c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008390:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008392:	485d      	ldr	r0, [pc, #372]	; (8008508 <SD_PowerON+0x224>)
 8008394:	f7fa f880 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp7Error();
 8008398:	f001 f802 	bl	80093a0 <CmdResp7Error>
 800839c:	4603      	mov	r3, r0
 800839e:	71fb      	strb	r3, [r7, #7]

  if (errorstatus == SD_OK)
 80083a0:	79fb      	ldrb	r3, [r7, #7]
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d106      	bne.n	80083b6 <SD_PowerON+0xd2>
  {
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 80083a8:	4b58      	ldr	r3, [pc, #352]	; (800850c <SD_PowerON+0x228>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	601a      	str	r2, [r3, #0]
    SDType = SD_HIGH_CAPACITY;
 80083ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80083b2:	60bb      	str	r3, [r7, #8]
 80083b4:	e017      	b.n	80083e6 <SD_PowerON+0x102>
  }
  else
  {
    /*!< CMD55 */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80083b6:	4b54      	ldr	r3, [pc, #336]	; (8008508 <SD_PowerON+0x224>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80083bc:	4b52      	ldr	r3, [pc, #328]	; (8008508 <SD_PowerON+0x224>)
 80083be:	2237      	movs	r2, #55	; 0x37
 80083c0:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80083c2:	4b51      	ldr	r3, [pc, #324]	; (8008508 <SD_PowerON+0x224>)
 80083c4:	2240      	movs	r2, #64	; 0x40
 80083c6:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80083c8:	4b4f      	ldr	r3, [pc, #316]	; (8008508 <SD_PowerON+0x224>)
 80083ca:	2200      	movs	r2, #0
 80083cc:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80083ce:	4b4e      	ldr	r3, [pc, #312]	; (8008508 <SD_PowerON+0x224>)
 80083d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80083d4:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80083d6:	484c      	ldr	r0, [pc, #304]	; (8008508 <SD_PowerON+0x224>)
 80083d8:	f7fa f85e 	bl	8002498 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80083dc:	2037      	movs	r0, #55	; 0x37
 80083de:	f001 f81b 	bl	8009418 <CmdResp1Error>
 80083e2:	4603      	mov	r3, r0
 80083e4:	71fb      	strb	r3, [r7, #7]
  }
  /*!< CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80083e6:	4b48      	ldr	r3, [pc, #288]	; (8008508 <SD_PowerON+0x224>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80083ec:	4b46      	ldr	r3, [pc, #280]	; (8008508 <SD_PowerON+0x224>)
 80083ee:	2237      	movs	r2, #55	; 0x37
 80083f0:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80083f2:	4b45      	ldr	r3, [pc, #276]	; (8008508 <SD_PowerON+0x224>)
 80083f4:	2240      	movs	r2, #64	; 0x40
 80083f6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80083f8:	4b43      	ldr	r3, [pc, #268]	; (8008508 <SD_PowerON+0x224>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80083fe:	4b42      	ldr	r3, [pc, #264]	; (8008508 <SD_PowerON+0x224>)
 8008400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008404:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008406:	4840      	ldr	r0, [pc, #256]	; (8008508 <SD_PowerON+0x224>)
 8008408:	f7fa f846 	bl	8002498 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800840c:	2037      	movs	r0, #55	; 0x37
 800840e:	f001 f803 	bl	8009418 <CmdResp1Error>
 8008412:	4603      	mov	r3, r0
 8008414:	71fb      	strb	r3, [r7, #7]

  /*!< If errorstatus is Command TimeOut, it is a MMC card */
  /*!< If errorstatus is SD_OK it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  if (errorstatus == SD_OK)
 8008416:	79fb      	ldrb	r3, [r7, #7]
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b00      	cmp	r3, #0
 800841c:	d16c      	bne.n	80084f8 <SD_PowerON+0x214>
  {
    /*!< SD CARD */
    /*!< Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 800841e:	e04f      	b.n	80084c0 <SD_PowerON+0x1dc>
    {

      /*!< SEND CMD55 APP_CMD with RCA as 0 */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8008420:	4b39      	ldr	r3, [pc, #228]	; (8008508 <SD_PowerON+0x224>)
 8008422:	2200      	movs	r2, #0
 8008424:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8008426:	4b38      	ldr	r3, [pc, #224]	; (8008508 <SD_PowerON+0x224>)
 8008428:	2237      	movs	r2, #55	; 0x37
 800842a:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800842c:	4b36      	ldr	r3, [pc, #216]	; (8008508 <SD_PowerON+0x224>)
 800842e:	2240      	movs	r2, #64	; 0x40
 8008430:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008432:	4b35      	ldr	r3, [pc, #212]	; (8008508 <SD_PowerON+0x224>)
 8008434:	2200      	movs	r2, #0
 8008436:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008438:	4b33      	ldr	r3, [pc, #204]	; (8008508 <SD_PowerON+0x224>)
 800843a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800843e:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008440:	4831      	ldr	r0, [pc, #196]	; (8008508 <SD_PowerON+0x224>)
 8008442:	f7fa f829 	bl	8002498 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8008446:	2037      	movs	r0, #55	; 0x37
 8008448:	f000 ffe6 	bl	8009418 <CmdResp1Error>
 800844c:	4603      	mov	r3, r0
 800844e:	71fb      	strb	r3, [r7, #7]

      if (errorstatus != SD_OK)
 8008450:	79fb      	ldrb	r3, [r7, #7]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	d002      	beq.n	800845e <SD_PowerON+0x17a>
      {
        return(errorstatus);
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	b2db      	uxtb	r3, r3
 800845c:	e04e      	b.n	80084fc <SD_PowerON+0x218>
      }
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008464:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008468:	4a27      	ldr	r2, [pc, #156]	; (8008508 <SD_PowerON+0x224>)
 800846a:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 800846c:	4b26      	ldr	r3, [pc, #152]	; (8008508 <SD_PowerON+0x224>)
 800846e:	2229      	movs	r2, #41	; 0x29
 8008470:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008472:	4b25      	ldr	r3, [pc, #148]	; (8008508 <SD_PowerON+0x224>)
 8008474:	2240      	movs	r2, #64	; 0x40
 8008476:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008478:	4b23      	ldr	r3, [pc, #140]	; (8008508 <SD_PowerON+0x224>)
 800847a:	2200      	movs	r2, #0
 800847c:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800847e:	4b22      	ldr	r3, [pc, #136]	; (8008508 <SD_PowerON+0x224>)
 8008480:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008484:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008486:	4820      	ldr	r0, [pc, #128]	; (8008508 <SD_PowerON+0x224>)
 8008488:	f7fa f806 	bl	8002498 <SDIO_SendCommand>

      errorstatus = CmdResp3Error();
 800848c:	f001 f896 	bl	80095bc <CmdResp3Error>
 8008490:	4603      	mov	r3, r0
 8008492:	71fb      	strb	r3, [r7, #7]
      if (errorstatus != SD_OK)
 8008494:	79fb      	ldrb	r3, [r7, #7]
 8008496:	b2db      	uxtb	r3, r3
 8008498:	2b00      	cmp	r3, #0
 800849a:	d002      	beq.n	80084a2 <SD_PowerON+0x1be>
      {
        return(errorstatus);
 800849c:	79fb      	ldrb	r3, [r7, #7]
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	e02c      	b.n	80084fc <SD_PowerON+0x218>
      }

      response = SDIO_GetResponse(SDIO_RESP1);
 80084a2:	2000      	movs	r0, #0
 80084a4:	f7fa f830 	bl	8002508 <SDIO_GetResponse>
 80084a8:	6178      	str	r0, [r7, #20]
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	0fdb      	lsrs	r3, r3, #31
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	bf0c      	ite	eq
 80084b2:	2301      	moveq	r3, #1
 80084b4:	2300      	movne	r3, #0
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	60fb      	str	r3, [r7, #12]
      count++;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	3301      	adds	r3, #1
 80084be:	613b      	str	r3, [r7, #16]
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d104      	bne.n	80084d0 <SD_PowerON+0x1ec>
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d9a7      	bls.n	8008420 <SD_PowerON+0x13c>
    }
    if (count >= SD_MAX_VOLT_TRIAL)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d904      	bls.n	80084e4 <SD_PowerON+0x200>
    {
      errorstatus = SD_INVALID_VOLTRANGE;
 80084da:	231b      	movs	r3, #27
 80084dc:	71fb      	strb	r3, [r7, #7]
      return(errorstatus);
 80084de:	79fb      	ldrb	r3, [r7, #7]
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	e00b      	b.n	80084fc <SD_PowerON+0x218>
    }

    if (response &= SD_HIGH_CAPACITY)
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80084ea:	617b      	str	r3, [r7, #20]
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d002      	beq.n	80084f8 <SD_PowerON+0x214>
    {
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
 80084f2:	4b06      	ldr	r3, [pc, #24]	; (800850c <SD_PowerON+0x228>)
 80084f4:	2202      	movs	r2, #2
 80084f6:	601a      	str	r2, [r3, #0]
    }

  }/*!< else MMC Card */

  return(errorstatus);
 80084f8:	79fb      	ldrb	r3, [r7, #7]
 80084fa:	b2db      	uxtb	r3, r3
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	20000950 	.word	0x20000950
 8008508:	200008e0 	.word	0x200008e0
 800850c:	200004e4 	.word	0x200004e4

08008510 <SD_InitializeCards>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_InitializeCards(void)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8008516:	2300      	movs	r3, #0
 8008518:	71fb      	strb	r3, [r7, #7]
  uint16_t rca = 0x01;
 800851a:	2301      	movs	r3, #1
 800851c:	80bb      	strh	r3, [r7, #4]

  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
 800851e:	f7f9 ffad 	bl	800247c <SDIO_GetPowerState>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d103      	bne.n	8008530 <SD_InitializeCards+0x20>
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
 8008528:	2325      	movs	r3, #37	; 0x25
 800852a:	71fb      	strb	r3, [r7, #7]
    return(errorstatus);
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	e0a7      	b.n	8008680 <SD_InitializeCards+0x170>
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8008530:	4b55      	ldr	r3, [pc, #340]	; (8008688 <SD_InitializeCards+0x178>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b04      	cmp	r3, #4
 8008536:	d033      	beq.n	80085a0 <SD_InitializeCards+0x90>
  {
    /*!< Send CMD2 ALL_SEND_CID */
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8008538:	4b54      	ldr	r3, [pc, #336]	; (800868c <SD_InitializeCards+0x17c>)
 800853a:	2200      	movs	r2, #0
 800853c:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 800853e:	4b53      	ldr	r3, [pc, #332]	; (800868c <SD_InitializeCards+0x17c>)
 8008540:	2202      	movs	r2, #2
 8008542:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8008544:	4b51      	ldr	r3, [pc, #324]	; (800868c <SD_InitializeCards+0x17c>)
 8008546:	22c0      	movs	r2, #192	; 0xc0
 8008548:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800854a:	4b50      	ldr	r3, [pc, #320]	; (800868c <SD_InitializeCards+0x17c>)
 800854c:	2200      	movs	r2, #0
 800854e:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008550:	4b4e      	ldr	r3, [pc, #312]	; (800868c <SD_InitializeCards+0x17c>)
 8008552:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008556:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008558:	484c      	ldr	r0, [pc, #304]	; (800868c <SD_InitializeCards+0x17c>)
 800855a:	f7f9 ff9d 	bl	8002498 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 800855e:	f001 f855 	bl	800960c <CmdResp2Error>
 8008562:	4603      	mov	r3, r0
 8008564:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 8008566:	79fb      	ldrb	r3, [r7, #7]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <SD_InitializeCards+0x60>
    {
      return(errorstatus);
 800856c:	79fb      	ldrb	r3, [r7, #7]
 800856e:	e087      	b.n	8008680 <SD_InitializeCards+0x170>
    }

    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8008570:	2000      	movs	r0, #0
 8008572:	f7f9 ffc9 	bl	8002508 <SDIO_GetResponse>
 8008576:	4602      	mov	r2, r0
 8008578:	4b45      	ldr	r3, [pc, #276]	; (8008690 <SD_InitializeCards+0x180>)
 800857a:	601a      	str	r2, [r3, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 800857c:	2004      	movs	r0, #4
 800857e:	f7f9 ffc3 	bl	8002508 <SDIO_GetResponse>
 8008582:	4602      	mov	r2, r0
 8008584:	4b42      	ldr	r3, [pc, #264]	; (8008690 <SD_InitializeCards+0x180>)
 8008586:	605a      	str	r2, [r3, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 8008588:	2008      	movs	r0, #8
 800858a:	f7f9 ffbd 	bl	8002508 <SDIO_GetResponse>
 800858e:	4602      	mov	r2, r0
 8008590:	4b3f      	ldr	r3, [pc, #252]	; (8008690 <SD_InitializeCards+0x180>)
 8008592:	609a      	str	r2, [r3, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 8008594:	200c      	movs	r0, #12
 8008596:	f7f9 ffb7 	bl	8002508 <SDIO_GetResponse>
 800859a:	4602      	mov	r2, r0
 800859c:	4b3c      	ldr	r3, [pc, #240]	; (8008690 <SD_InitializeCards+0x180>)
 800859e:	60da      	str	r2, [r3, #12]
  }
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
 80085a0:	4b39      	ldr	r3, [pc, #228]	; (8008688 <SD_InitializeCards+0x178>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00b      	beq.n	80085c0 <SD_InitializeCards+0xb0>
 80085a8:	4b37      	ldr	r3, [pc, #220]	; (8008688 <SD_InitializeCards+0x178>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d007      	beq.n	80085c0 <SD_InitializeCards+0xb0>
 80085b0:	4b35      	ldr	r3, [pc, #212]	; (8008688 <SD_InitializeCards+0x178>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b06      	cmp	r3, #6
 80085b6:	d003      	beq.n	80085c0 <SD_InitializeCards+0xb0>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 80085b8:	4b33      	ldr	r3, [pc, #204]	; (8008688 <SD_InitializeCards+0x178>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d11e      	bne.n	80085fe <SD_InitializeCards+0xee>
  {
    /*!< Send CMD3 SET_REL_ADDR with argument 0 */
    /*!< SD Card publishes its RCA. */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80085c0:	4b32      	ldr	r3, [pc, #200]	; (800868c <SD_InitializeCards+0x17c>)
 80085c2:	2200      	movs	r2, #0
 80085c4:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 80085c6:	4b31      	ldr	r3, [pc, #196]	; (800868c <SD_InitializeCards+0x17c>)
 80085c8:	2203      	movs	r2, #3
 80085ca:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80085cc:	4b2f      	ldr	r3, [pc, #188]	; (800868c <SD_InitializeCards+0x17c>)
 80085ce:	2240      	movs	r2, #64	; 0x40
 80085d0:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80085d2:	4b2e      	ldr	r3, [pc, #184]	; (800868c <SD_InitializeCards+0x17c>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80085d8:	4b2c      	ldr	r3, [pc, #176]	; (800868c <SD_InitializeCards+0x17c>)
 80085da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80085de:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80085e0:	482a      	ldr	r0, [pc, #168]	; (800868c <SD_InitializeCards+0x17c>)
 80085e2:	f7f9 ff59 	bl	8002498 <SDIO_SendCommand>

    errorstatus = CmdResp6Error(SD_CMD_SET_REL_ADDR, &rca);
 80085e6:	1d3b      	adds	r3, r7, #4
 80085e8:	4619      	mov	r1, r3
 80085ea:	2003      	movs	r0, #3
 80085ec:	f001 f842 	bl	8009674 <CmdResp6Error>
 80085f0:	4603      	mov	r3, r0
 80085f2:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 80085f4:	79fb      	ldrb	r3, [r7, #7]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <SD_InitializeCards+0xee>
    {
      return(errorstatus);
 80085fa:	79fb      	ldrb	r3, [r7, #7]
 80085fc:	e040      	b.n	8008680 <SD_InitializeCards+0x170>
    }
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 80085fe:	4b22      	ldr	r3, [pc, #136]	; (8008688 <SD_InitializeCards+0x178>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	2b04      	cmp	r3, #4
 8008604:	d039      	beq.n	800867a <SD_InitializeCards+0x16a>
  {
    RCA = rca;
 8008606:	88bb      	ldrh	r3, [r7, #4]
 8008608:	461a      	mov	r2, r3
 800860a:	4b22      	ldr	r3, [pc, #136]	; (8008694 <SD_InitializeCards+0x184>)
 800860c:	601a      	str	r2, [r3, #0]

    /*!< Send CMD9 SEND_CSD with argument as card's RCA */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 800860e:	88bb      	ldrh	r3, [r7, #4]
 8008610:	041b      	lsls	r3, r3, #16
 8008612:	461a      	mov	r2, r3
 8008614:	4b1d      	ldr	r3, [pc, #116]	; (800868c <SD_InitializeCards+0x17c>)
 8008616:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_CSD;
 8008618:	4b1c      	ldr	r3, [pc, #112]	; (800868c <SD_InitializeCards+0x17c>)
 800861a:	2209      	movs	r2, #9
 800861c:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 800861e:	4b1b      	ldr	r3, [pc, #108]	; (800868c <SD_InitializeCards+0x17c>)
 8008620:	22c0      	movs	r2, #192	; 0xc0
 8008622:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008624:	4b19      	ldr	r3, [pc, #100]	; (800868c <SD_InitializeCards+0x17c>)
 8008626:	2200      	movs	r2, #0
 8008628:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800862a:	4b18      	ldr	r3, [pc, #96]	; (800868c <SD_InitializeCards+0x17c>)
 800862c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008630:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008632:	4816      	ldr	r0, [pc, #88]	; (800868c <SD_InitializeCards+0x17c>)
 8008634:	f7f9 ff30 	bl	8002498 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 8008638:	f000 ffe8 	bl	800960c <CmdResp2Error>
 800863c:	4603      	mov	r3, r0
 800863e:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d001      	beq.n	800864a <SD_InitializeCards+0x13a>
    {
      return(errorstatus);
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	e01a      	b.n	8008680 <SD_InitializeCards+0x170>
    }

    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 800864a:	2000      	movs	r0, #0
 800864c:	f7f9 ff5c 	bl	8002508 <SDIO_GetResponse>
 8008650:	4602      	mov	r2, r0
 8008652:	4b11      	ldr	r3, [pc, #68]	; (8008698 <SD_InitializeCards+0x188>)
 8008654:	601a      	str	r2, [r3, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 8008656:	2004      	movs	r0, #4
 8008658:	f7f9 ff56 	bl	8002508 <SDIO_GetResponse>
 800865c:	4602      	mov	r2, r0
 800865e:	4b0e      	ldr	r3, [pc, #56]	; (8008698 <SD_InitializeCards+0x188>)
 8008660:	605a      	str	r2, [r3, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 8008662:	2008      	movs	r0, #8
 8008664:	f7f9 ff50 	bl	8002508 <SDIO_GetResponse>
 8008668:	4602      	mov	r2, r0
 800866a:	4b0b      	ldr	r3, [pc, #44]	; (8008698 <SD_InitializeCards+0x188>)
 800866c:	609a      	str	r2, [r3, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 800866e:	200c      	movs	r0, #12
 8008670:	f7f9 ff4a 	bl	8002508 <SDIO_GetResponse>
 8008674:	4602      	mov	r2, r0
 8008676:	4b08      	ldr	r3, [pc, #32]	; (8008698 <SD_InitializeCards+0x188>)
 8008678:	60da      	str	r2, [r3, #12]
  }

  errorstatus = SD_OK; /*!< All cards get intialized */
 800867a:	2300      	movs	r3, #0
 800867c:	71fb      	strb	r3, [r7, #7]

  return(errorstatus);
 800867e:	79fb      	ldrb	r3, [r7, #7]
}
 8008680:	4618      	mov	r0, r3
 8008682:	3708      	adds	r7, #8
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	200004e4 	.word	0x200004e4
 800868c:	200008e0 	.word	0x200008e0
 8008690:	200004f8 	.word	0x200004f8
 8008694:	20000508 	.word	0x20000508
 8008698:	200004e8 	.word	0x200004e8

0800869c <SD_GetCardInfo>:

//--------------------------------------------------------------
SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)
{
 800869c:	b4b0      	push	{r4, r5, r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 80086a4:	2200      	movs	r2, #0
 80086a6:	73ba      	strb	r2, [r7, #14]
  uint8_t tmp = 0;
 80086a8:	2200      	movs	r2, #0
 80086aa:	73fa      	strb	r2, [r7, #15]

  cardinfo->CardType = (uint8_t)CardType;
 80086ac:	4a88      	ldr	r2, [pc, #544]	; (80088d0 <SD_GetCardInfo+0x234>)
 80086ae:	6812      	ldr	r2, [r2, #0]
 80086b0:	b2d1      	uxtb	r1, r2
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	f882 1056 	strb.w	r1, [r2, #86]	; 0x56
  cardinfo->RCA = (uint16_t)RCA;
 80086b8:	4a86      	ldr	r2, [pc, #536]	; (80088d4 <SD_GetCardInfo+0x238>)
 80086ba:	6812      	ldr	r2, [r2, #0]
 80086bc:	b291      	uxth	r1, r2
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	f8a2 1054 	strh.w	r1, [r2, #84]	; 0x54

  /*!< Byte 0 */
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 80086c4:	4a84      	ldr	r2, [pc, #528]	; (80088d8 <SD_GetCardInfo+0x23c>)
 80086c6:	6812      	ldr	r2, [r2, #0]
 80086c8:	0e12      	lsrs	r2, r2, #24
 80086ca:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 80086cc:	7bfa      	ldrb	r2, [r7, #15]
 80086ce:	0992      	lsrs	r2, r2, #6
 80086d0:	b2d1      	uxtb	r1, r2
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	7011      	strb	r1, [r2, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 80086d6:	7bfa      	ldrb	r2, [r7, #15]
 80086d8:	1092      	asrs	r2, r2, #2
 80086da:	b2d2      	uxtb	r2, r2
 80086dc:	f002 020f 	and.w	r2, r2, #15
 80086e0:	b2d1      	uxtb	r1, r2
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	7051      	strb	r1, [r2, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 80086e6:	7bfa      	ldrb	r2, [r7, #15]
 80086e8:	f002 0203 	and.w	r2, r2, #3
 80086ec:	b2d1      	uxtb	r1, r2
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	7091      	strb	r1, [r2, #2]

  /*!< Byte 1 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
 80086f2:	4a79      	ldr	r2, [pc, #484]	; (80088d8 <SD_GetCardInfo+0x23c>)
 80086f4:	6812      	ldr	r2, [r2, #0]
 80086f6:	0c12      	lsrs	r2, r2, #16
 80086f8:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.TAAC = tmp;
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	7bf9      	ldrb	r1, [r7, #15]
 80086fe:	70d1      	strb	r1, [r2, #3]

  /*!< Byte 2 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
 8008700:	4a75      	ldr	r2, [pc, #468]	; (80088d8 <SD_GetCardInfo+0x23c>)
 8008702:	6812      	ldr	r2, [r2, #0]
 8008704:	0a12      	lsrs	r2, r2, #8
 8008706:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.NSAC = tmp;
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	7bf9      	ldrb	r1, [r7, #15]
 800870c:	7111      	strb	r1, [r2, #4]

  /*!< Byte 3 */
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
 800870e:	4a72      	ldr	r2, [pc, #456]	; (80088d8 <SD_GetCardInfo+0x23c>)
 8008710:	6812      	ldr	r2, [r2, #0]
 8008712:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	7bf9      	ldrb	r1, [r7, #15]
 8008718:	7151      	strb	r1, [r2, #5]

  /*!< Byte 4 */
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 800871a:	4a6f      	ldr	r2, [pc, #444]	; (80088d8 <SD_GetCardInfo+0x23c>)
 800871c:	6852      	ldr	r2, [r2, #4]
 800871e:	0e12      	lsrs	r2, r2, #24
 8008720:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
 8008722:	7bfa      	ldrb	r2, [r7, #15]
 8008724:	b292      	uxth	r2, r2
 8008726:	0112      	lsls	r2, r2, #4
 8008728:	b291      	uxth	r1, r2
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	80d1      	strh	r1, [r2, #6]

  /*!< Byte 5 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
 800872e:	4a6a      	ldr	r2, [pc, #424]	; (80088d8 <SD_GetCardInfo+0x23c>)
 8008730:	6852      	ldr	r2, [r2, #4]
 8008732:	0c12      	lsrs	r2, r2, #16
 8008734:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	88d2      	ldrh	r2, [r2, #6]
 800873a:	b291      	uxth	r1, r2
 800873c:	7bfa      	ldrb	r2, [r7, #15]
 800873e:	0912      	lsrs	r2, r2, #4
 8008740:	b2d2      	uxtb	r2, r2
 8008742:	b292      	uxth	r2, r2
 8008744:	430a      	orrs	r2, r1
 8008746:	b291      	uxth	r1, r2
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	80d1      	strh	r1, [r2, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 800874c:	7bfa      	ldrb	r2, [r7, #15]
 800874e:	f002 020f 	and.w	r2, r2, #15
 8008752:	b2d1      	uxtb	r1, r2
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	7211      	strb	r1, [r2, #8]

  /*!< Byte 6 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
 8008758:	4a5f      	ldr	r2, [pc, #380]	; (80088d8 <SD_GetCardInfo+0x23c>)
 800875a:	6852      	ldr	r2, [r2, #4]
 800875c:	0a12      	lsrs	r2, r2, #8
 800875e:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
 8008760:	7bfa      	ldrb	r2, [r7, #15]
 8008762:	09d2      	lsrs	r2, r2, #7
 8008764:	b2d1      	uxtb	r1, r2
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	7251      	strb	r1, [r2, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
 800876a:	7bfa      	ldrb	r2, [r7, #15]
 800876c:	1192      	asrs	r2, r2, #6
 800876e:	b2d2      	uxtb	r2, r2
 8008770:	f002 0201 	and.w	r2, r2, #1
 8008774:	b2d1      	uxtb	r1, r2
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	7291      	strb	r1, [r2, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
 800877a:	7bfa      	ldrb	r2, [r7, #15]
 800877c:	1152      	asrs	r2, r2, #5
 800877e:	b2d2      	uxtb	r2, r2
 8008780:	f002 0201 	and.w	r2, r2, #1
 8008784:	b2d1      	uxtb	r1, r2
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	72d1      	strb	r1, [r2, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
 800878a:	7bfa      	ldrb	r2, [r7, #15]
 800878c:	1112      	asrs	r2, r2, #4
 800878e:	b2d2      	uxtb	r2, r2
 8008790:	f002 0201 	and.w	r2, r2, #1
 8008794:	b2d1      	uxtb	r1, r2
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	7311      	strb	r1, [r2, #12]
  cardinfo->SD_csd.Reserved2 = 0; /*!< Reserved */
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	2100      	movs	r1, #0
 800879e:	7351      	strb	r1, [r2, #13]

  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 80087a0:	4a4b      	ldr	r2, [pc, #300]	; (80088d0 <SD_GetCardInfo+0x234>)
 80087a2:	6812      	ldr	r2, [r2, #0]
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	d004      	beq.n	80087b2 <SD_GetCardInfo+0x116>
 80087a8:	4a49      	ldr	r2, [pc, #292]	; (80088d0 <SD_GetCardInfo+0x234>)
 80087aa:	6812      	ldr	r2, [r2, #0]
 80087ac:	2a01      	cmp	r2, #1
 80087ae:	f040 8095 	bne.w	80088dc <SD_GetCardInfo+0x240>
  {
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 80087b2:	7bfb      	ldrb	r3, [r7, #15]
 80087b4:	029b      	lsls	r3, r3, #10
 80087b6:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	611a      	str	r2, [r3, #16]

    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
 80087be:	4b46      	ldr	r3, [pc, #280]	; (80088d8 <SD_GetCardInfo+0x23c>)
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	691b      	ldr	r3, [r3, #16]
 80087c8:	7bfa      	ldrb	r2, [r7, #15]
 80087ca:	0092      	lsls	r2, r2, #2
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	611a      	str	r2, [r3, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 80087d2:	4b41      	ldr	r3, [pc, #260]	; (80088d8 <SD_GetCardInfo+0x23c>)
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	0e1b      	lsrs	r3, r3, #24
 80087d8:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	691b      	ldr	r3, [r3, #16]
 80087de:	7bfa      	ldrb	r2, [r7, #15]
 80087e0:	0992      	lsrs	r2, r2, #6
 80087e2:	b2d2      	uxtb	r2, r2
 80087e4:	431a      	orrs	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	611a      	str	r2, [r3, #16]

    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 80087ea:	7bfb      	ldrb	r3, [r7, #15]
 80087ec:	10db      	asrs	r3, r3, #3
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	f003 0307 	and.w	r3, r3, #7
 80087f4:	b2da      	uxtb	r2, r3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	751a      	strb	r2, [r3, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 80087fa:	7bfb      	ldrb	r3, [r7, #15]
 80087fc:	f003 0307 	and.w	r3, r3, #7
 8008800:	b2da      	uxtb	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	755a      	strb	r2, [r3, #21]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 8008806:	4b34      	ldr	r3, [pc, #208]	; (80088d8 <SD_GetCardInfo+0x23c>)
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	0c1b      	lsrs	r3, r3, #16
 800880c:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 800880e:	7bfb      	ldrb	r3, [r7, #15]
 8008810:	095b      	lsrs	r3, r3, #5
 8008812:	b2da      	uxtb	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	759a      	strb	r2, [r3, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8008818:	7bfb      	ldrb	r3, [r7, #15]
 800881a:	109b      	asrs	r3, r3, #2
 800881c:	b2db      	uxtb	r3, r3
 800881e:	f003 0307 	and.w	r3, r3, #7
 8008822:	b2da      	uxtb	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	75da      	strb	r2, [r3, #23]
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
 8008828:	7bfb      	ldrb	r3, [r7, #15]
 800882a:	005b      	lsls	r3, r3, #1
 800882c:	b2db      	uxtb	r3, r3
 800882e:	f003 0306 	and.w	r3, r3, #6
 8008832:	b2da      	uxtb	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	761a      	strb	r2, [r3, #24]
    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8008838:	4b27      	ldr	r3, [pc, #156]	; (80088d8 <SD_GetCardInfo+0x23c>)
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	0a1b      	lsrs	r3, r3, #8
 800883e:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	7e1b      	ldrb	r3, [r3, #24]
 8008844:	b2da      	uxtb	r2, r3
 8008846:	7bfb      	ldrb	r3, [r7, #15]
 8008848:	09db      	lsrs	r3, r3, #7
 800884a:	b2db      	uxtb	r3, r3
 800884c:	4313      	orrs	r3, r2
 800884e:	b2da      	uxtb	r2, r3
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	761a      	strb	r2, [r3, #24]
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	691b      	ldr	r3, [r3, #16]
 8008858:	3301      	adds	r3, #1
 800885a:	f04f 0400 	mov.w	r4, #0
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	7e1b      	ldrb	r3, [r3, #24]
 8008868:	b2db      	uxtb	r3, r3
 800886a:	3302      	adds	r3, #2
 800886c:	2201      	movs	r2, #1
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	e9d2 1212 	ldrd	r1, r2, [r2, #72]	; 0x48
 8008878:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800887c:	fb03 f502 	mul.w	r5, r3, r2
 8008880:	fb01 f004 	mul.w	r0, r1, r4
 8008884:	4428      	add	r0, r5
 8008886:	fba1 3403 	umull	r3, r4, r1, r3
 800888a:	1902      	adds	r2, r0, r4
 800888c:	4614      	mov	r4, r2
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	7a1b      	ldrb	r3, [r3, #8]
 8008898:	b2db      	uxtb	r3, r3
 800889a:	461a      	mov	r2, r3
 800889c:	2301      	movs	r3, #1
 800889e:	4093      	lsls	r3, r2
 80088a0:	461a      	mov	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	651a      	str	r2, [r3, #80]	; 0x50
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	e9d3 1212 	ldrd	r1, r2, [r3, #72]	; 0x48
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b0:	f04f 0400 	mov.w	r4, #0
 80088b4:	fb03 f502 	mul.w	r5, r3, r2
 80088b8:	fb01 f004 	mul.w	r0, r1, r4
 80088bc:	4428      	add	r0, r5
 80088be:	fba1 3403 	umull	r3, r4, r1, r3
 80088c2:	1902      	adds	r2, r0, r4
 80088c4:	4614      	mov	r4, r2
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
 80088cc:	e03f      	b.n	800894e <SD_GetCardInfo+0x2b2>
 80088ce:	bf00      	nop
 80088d0:	200004e4 	.word	0x200004e4
 80088d4:	20000508 	.word	0x20000508
 80088d8:	200004e8 	.word	0x200004e8
  }
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 80088dc:	4aa5      	ldr	r2, [pc, #660]	; (8008b74 <SD_GetCardInfo+0x4d8>)
 80088de:	6812      	ldr	r2, [r2, #0]
 80088e0:	2a02      	cmp	r2, #2
 80088e2:	d134      	bne.n	800894e <SD_GetCardInfo+0x2b2>
  {
    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
 80088e4:	4aa4      	ldr	r2, [pc, #656]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 80088e6:	6852      	ldr	r2, [r2, #4]
 80088e8:	73fa      	strb	r2, [r7, #15]
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 80088ea:	7bfa      	ldrb	r2, [r7, #15]
 80088ec:	0412      	lsls	r2, r2, #16
 80088ee:	f402 117c 	and.w	r1, r2, #4128768	; 0x3f0000
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6111      	str	r1, [r2, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 80088f6:	4aa0      	ldr	r2, [pc, #640]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 80088f8:	6892      	ldr	r2, [r2, #8]
 80088fa:	0e12      	lsrs	r2, r2, #24
 80088fc:	73fa      	strb	r2, [r7, #15]

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	6912      	ldr	r2, [r2, #16]
 8008902:	7bf9      	ldrb	r1, [r7, #15]
 8008904:	0209      	lsls	r1, r1, #8
 8008906:	4311      	orrs	r1, r2
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	6111      	str	r1, [r2, #16]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 800890c:	4a9a      	ldr	r2, [pc, #616]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 800890e:	6892      	ldr	r2, [r2, #8]
 8008910:	0c12      	lsrs	r2, r2, #16
 8008912:	73fa      	strb	r2, [r7, #15]

    cardinfo->SD_csd.DeviceSize |= (tmp);
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	6911      	ldr	r1, [r2, #16]
 8008918:	7bfa      	ldrb	r2, [r7, #15]
 800891a:	4311      	orrs	r1, r2
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	6111      	str	r1, [r2, #16]

    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8008920:	4a95      	ldr	r2, [pc, #596]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 8008922:	6892      	ldr	r2, [r2, #8]
 8008924:	0a12      	lsrs	r2, r2, #8
 8008926:	73fa      	strb	r2, [r7, #15]
    
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	6912      	ldr	r2, [r2, #16]
 800892c:	4611      	mov	r1, r2
 800892e:	f04f 0200 	mov.w	r2, #0
 8008932:	3101      	adds	r1, #1
 8008934:	f142 0200 	adc.w	r2, r2, #0
 8008938:	04d4      	lsls	r4, r2, #19
 800893a:	ea44 3451 	orr.w	r4, r4, r1, lsr #13
 800893e:	04cb      	lsls	r3, r1, #19
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardBlockSize = 512;    
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f44f 7200 	mov.w	r2, #512	; 0x200
 800894c:	651a      	str	r2, [r3, #80]	; 0x50
  }


  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	119b      	asrs	r3, r3, #6
 8008952:	b2db      	uxtb	r3, r3
 8008954:	f003 0301 	and.w	r3, r3, #1
 8008958:	b2da      	uxtb	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	765a      	strb	r2, [r3, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
 8008960:	005b      	lsls	r3, r3, #1
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8008968:	b2da      	uxtb	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	769a      	strb	r2, [r3, #26]

  /*!< Byte 11 */
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
 800896e:	4b82      	ldr	r3, [pc, #520]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	7e9b      	ldrb	r3, [r3, #26]
 8008978:	b2da      	uxtb	r2, r3
 800897a:	7bfb      	ldrb	r3, [r7, #15]
 800897c:	09db      	lsrs	r3, r3, #7
 800897e:	b2db      	uxtb	r3, r3
 8008980:	4313      	orrs	r3, r2
 8008982:	b2da      	uxtb	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	769a      	strb	r2, [r3, #26]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800898e:	b2da      	uxtb	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	76da      	strb	r2, [r3, #27]

  /*!< Byte 12 */
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 8008994:	4b78      	ldr	r3, [pc, #480]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	0e1b      	lsrs	r3, r3, #24
 800899a:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 800899c:	7bfb      	ldrb	r3, [r7, #15]
 800899e:	09db      	lsrs	r3, r3, #7
 80089a0:	b2da      	uxtb	r2, r3
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	771a      	strb	r2, [r3, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
 80089a8:	115b      	asrs	r3, r3, #5
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	f003 0303 	and.w	r3, r3, #3
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	775a      	strb	r2, [r3, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
 80089b8:	109b      	asrs	r3, r3, #2
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	f003 0307 	and.w	r3, r3, #7
 80089c0:	b2da      	uxtb	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	779a      	strb	r2, [r3, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 80089c6:	7bfb      	ldrb	r3, [r7, #15]
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	f003 030c 	and.w	r3, r3, #12
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	77da      	strb	r2, [r3, #31]

  /*!< Byte 13 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
 80089d6:	4b68      	ldr	r3, [pc, #416]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 80089d8:	68db      	ldr	r3, [r3, #12]
 80089da:	0c1b      	lsrs	r3, r3, #16
 80089dc:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	7fdb      	ldrb	r3, [r3, #31]
 80089e2:	b2da      	uxtb	r2, r3
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
 80089e6:	099b      	lsrs	r3, r3, #6
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	4313      	orrs	r3, r2
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	77da      	strb	r2, [r3, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 80089f2:	7bfb      	ldrb	r3, [r7, #15]
 80089f4:	115b      	asrs	r3, r3, #5
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	f003 0301 	and.w	r3, r3, #1
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f883 2020 	strb.w	r2, [r3, #32]
  cardinfo->SD_csd.Reserved3 = 0;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  /*!< Byte 14 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
 8008a1a:	4b57      	ldr	r3, [pc, #348]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	0a1b      	lsrs	r3, r3, #8
 8008a20:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 8008a22:	7bfb      	ldrb	r3, [r7, #15]
 8008a24:	09db      	lsrs	r3, r3, #7
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	119b      	asrs	r3, r3, #6
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	f003 0301 	and.w	r3, r3, #1
 8008a38:	b2da      	uxtb	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
 8008a40:	7bfb      	ldrb	r3, [r7, #15]
 8008a42:	115b      	asrs	r3, r3, #5
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 8008a52:	7bfb      	ldrb	r3, [r7, #15]
 8008a54:	111b      	asrs	r3, r3, #4
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	b2da      	uxtb	r2, r3
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 8008a64:	7bfb      	ldrb	r3, [r7, #15]
 8008a66:	109b      	asrs	r3, r3, #2
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
 8008a78:	f003 0303 	and.w	r3, r3, #3
 8008a7c:	b2da      	uxtb	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /*!< Byte 15 */
  tmp = (uint8_t)(CSD_Tab[3] & 0x000000FF);
 8008a84:	4b3c      	ldr	r3, [pc, #240]	; (8008b78 <SD_GetCardInfo+0x4dc>)
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
 8008a8a:	7bfb      	ldrb	r3, [r7, #15]
 8008a8c:	085b      	lsrs	r3, r3, #1
 8008a8e:	b2da      	uxtb	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  cardinfo->SD_csd.Reserved4 = 1;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a


  /*!< Byte 0 */
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8008a9e:	4b37      	ldr	r3, [pc, #220]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	0e1b      	lsrs	r3, r3, #24
 8008aa4:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ManufacturerID = tmp;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	7bfa      	ldrb	r2, [r7, #15]
 8008aaa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /*!< Byte 1 */
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
 8008aae:	4b33      	ldr	r3, [pc, #204]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	0c1b      	lsrs	r3, r3, #16
 8008ab4:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	021b      	lsls	r3, r3, #8
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	85da      	strh	r2, [r3, #46]	; 0x2e

  /*!< Byte 2 */
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
 8008ac2:	4b2e      	ldr	r3, [pc, #184]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	0a1b      	lsrs	r3, r3, #8
 8008ac8:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ace:	b29a      	uxth	r2, r3
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	b29a      	uxth	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	85da      	strh	r2, [r3, #46]	; 0x2e

  /*!< Byte 3 */
  tmp = (uint8_t)(CID_Tab[0] & 0x000000FF);
 8008adc:	4b27      	ldr	r3, [pc, #156]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
 8008ae4:	061b      	lsls	r3, r3, #24
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 8008aec:	4b23      	ldr	r3, [pc, #140]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	0e1b      	lsrs	r3, r3, #24
 8008af2:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af8:	7bfa      	ldrb	r2, [r7, #15]
 8008afa:	0412      	lsls	r2, r2, #16
 8008afc:	431a      	orrs	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
 8008b02:	4b1e      	ldr	r3, [pc, #120]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	0c1b      	lsrs	r3, r3, #16
 8008b08:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0e:	7bfa      	ldrb	r2, [r7, #15]
 8008b10:	0212      	lsls	r2, r2, #8
 8008b12:	431a      	orrs	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 6 */
  tmp = (uint8_t)((CID_Tab[1] & 0x0000FF00) >> 8);
 8008b18:	4b18      	ldr	r3, [pc, #96]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	0a1b      	lsrs	r3, r3, #8
 8008b1e:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
 8008b26:	431a      	orrs	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 7 */
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
 8008b2c:	4b13      	ldr	r3, [pc, #76]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName2 = tmp;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	7bfa      	ldrb	r2, [r7, #15]
 8008b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /*!< Byte 8 */
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
 8008b3a:	4b10      	ldr	r3, [pc, #64]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	0e1b      	lsrs	r3, r3, #24
 8008b40:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdRev = tmp;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	7bfa      	ldrb	r2, [r7, #15]
 8008b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /*!< Byte 9 */
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
 8008b4a:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	0c1b      	lsrs	r3, r3, #16
 8008b50:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN = tmp << 24;
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	061b      	lsls	r3, r3, #24
 8008b56:	461a      	mov	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 10 */
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
 8008b5c:	4b07      	ldr	r3, [pc, #28]	; (8008b7c <SD_GetCardInfo+0x4e0>)
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	0a1b      	lsrs	r3, r3, #8
 8008b62:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b68:	7bfa      	ldrb	r2, [r7, #15]
 8008b6a:	0412      	lsls	r2, r2, #16
 8008b6c:	431a      	orrs	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	639a      	str	r2, [r3, #56]	; 0x38
 8008b72:	e005      	b.n	8008b80 <SD_GetCardInfo+0x4e4>
 8008b74:	200004e4 	.word	0x200004e4
 8008b78:	200004e8 	.word	0x200004e8
 8008b7c:	200004f8 	.word	0x200004f8

  /*!< Byte 11 */
  tmp = (uint8_t)(CID_Tab[2] & 0x000000FF);
 8008b80:	4b25      	ldr	r3, [pc, #148]	; (8008c18 <SD_GetCardInfo+0x57c>)
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8a:	7bfa      	ldrb	r2, [r7, #15]
 8008b8c:	0212      	lsls	r2, r2, #8
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 12 */
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
 8008b94:	4b20      	ldr	r3, [pc, #128]	; (8008c18 <SD_GetCardInfo+0x57c>)
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	0e1b      	lsrs	r3, r3, #24
 8008b9a:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ba0:	7bfb      	ldrb	r3, [r7, #15]
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 13 */
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
 8008ba8:	4b1b      	ldr	r3, [pc, #108]	; (8008c18 <SD_GetCardInfo+0x57c>)
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	0c1b      	lsrs	r3, r3, #16
 8008bae:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	7bfb      	ldrb	r3, [r7, #15]
 8008bba:	091b      	lsrs	r3, r3, #4
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8008bc8:	7bfb      	ldrb	r3, [r7, #15]
 8008bca:	021b      	lsls	r3, r3, #8
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*!< Byte 14 */
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
 8008bd8:	4b0f      	ldr	r3, [pc, #60]	; (8008c18 <SD_GetCardInfo+0x57c>)
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	0a1b      	lsrs	r3, r3, #8
 8008bde:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ManufactDate |= tmp;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	4313      	orrs	r3, r2
 8008bec:	b29a      	uxth	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*!< Byte 15 */
  tmp = (uint8_t)(CID_Tab[3] & 0x000000FF);
 8008bf2:	4b09      	ldr	r3, [pc, #36]	; (8008c18 <SD_GetCardInfo+0x57c>)
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
 8008bfa:	085b      	lsrs	r3, r3, #1
 8008bfc:	b2da      	uxtb	r2, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  cardinfo->SD_cid.Reserved2 = 1;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  
  return(errorstatus);
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bcb0      	pop	{r4, r5, r7}
 8008c16:	4770      	bx	lr
 8008c18:	200004f8 	.word	0x200004f8

08008c1c <SD_EnableWideBusOperation>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_EnableWideBusOperation(uint32_t WideMode)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	73fb      	strb	r3, [r7, #15]

  /*!< MMC Card doesn't support this feature */
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8008c28:	4b30      	ldr	r3, [pc, #192]	; (8008cec <SD_EnableWideBusOperation+0xd0>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	2b03      	cmp	r3, #3
 8008c2e:	d103      	bne.n	8008c38 <SD_EnableWideBusOperation+0x1c>
  {
    errorstatus = SD_UNSUPPORTED_FEATURE;
 8008c30:	2327      	movs	r3, #39	; 0x27
 8008c32:	73fb      	strb	r3, [r7, #15]
    return(errorstatus);
 8008c34:	7bfb      	ldrb	r3, [r7, #15]
 8008c36:	e054      	b.n	8008ce2 <SD_EnableWideBusOperation+0xc6>
  }
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 8008c38:	4b2c      	ldr	r3, [pc, #176]	; (8008cec <SD_EnableWideBusOperation+0xd0>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d007      	beq.n	8008c50 <SD_EnableWideBusOperation+0x34>
 8008c40:	4b2a      	ldr	r3, [pc, #168]	; (8008cec <SD_EnableWideBusOperation+0xd0>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d003      	beq.n	8008c50 <SD_EnableWideBusOperation+0x34>
 8008c48:	4b28      	ldr	r3, [pc, #160]	; (8008cec <SD_EnableWideBusOperation+0xd0>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	d147      	bne.n	8008ce0 <SD_EnableWideBusOperation+0xc4>
  {
    if (SDIO_BusWide_8b == WideMode)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c56:	d103      	bne.n	8008c60 <SD_EnableWideBusOperation+0x44>
    {
      errorstatus = SD_UNSUPPORTED_FEATURE;
 8008c58:	2327      	movs	r3, #39	; 0x27
 8008c5a:	73fb      	strb	r3, [r7, #15]
      return(errorstatus);
 8008c5c:	7bfb      	ldrb	r3, [r7, #15]
 8008c5e:	e040      	b.n	8008ce2 <SD_EnableWideBusOperation+0xc6>
    }
    else if (SDIO_BusWide_4b == WideMode)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c66:	d11e      	bne.n	8008ca6 <SD_EnableWideBusOperation+0x8a>
    {
      errorstatus = SDEnWideBus(ENABLE);
 8008c68:	2001      	movs	r0, #1
 8008c6a:	f000 fd6b 	bl	8009744 <SDEnWideBus>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	73fb      	strb	r3, [r7, #15]

      if (SD_OK == errorstatus)
 8008c72:	7bfb      	ldrb	r3, [r7, #15]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d133      	bne.n	8008ce0 <SD_EnableWideBusOperation+0xc4>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8008c78:	4b1d      	ldr	r3, [pc, #116]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8008c7e:	4b1c      	ldr	r3, [pc, #112]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c80:	2200      	movs	r2, #0
 8008c82:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8008c84:	4b1a      	ldr	r3, [pc, #104]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c86:	2200      	movs	r2, #0
 8008c88:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8008c8a:	4b19      	ldr	r3, [pc, #100]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
 8008c90:	4b17      	ldr	r3, [pc, #92]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c96:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8008c98:	4b15      	ldr	r3, [pc, #84]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
 8008c9e:	4814      	ldr	r0, [pc, #80]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008ca0:	f7f9 fb9c 	bl	80023dc <SDIO_Init>
 8008ca4:	e01c      	b.n	8008ce0 <SD_EnableWideBusOperation+0xc4>
      }
    }
    else
    {
      errorstatus = SDEnWideBus(DISABLE);
 8008ca6:	2000      	movs	r0, #0
 8008ca8:	f000 fd4c 	bl	8009744 <SDEnWideBus>
 8008cac:	4603      	mov	r3, r0
 8008cae:	73fb      	strb	r3, [r7, #15]

      if (SD_OK == errorstatus)
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d114      	bne.n	8008ce0 <SD_EnableWideBusOperation+0xc4>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8008cb6:	4b0e      	ldr	r3, [pc, #56]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cb8:	2200      	movs	r2, #0
 8008cba:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8008cbc:	4b0c      	ldr	r3, [pc, #48]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8008cc2:	4b0b      	ldr	r3, [pc, #44]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8008cc8:	4b09      	ldr	r3, [pc, #36]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cca:	2200      	movs	r2, #0
 8008ccc:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8008cce:	4b08      	ldr	r3, [pc, #32]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8008cd4:	4b06      	ldr	r3, [pc, #24]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
 8008cda:	4805      	ldr	r0, [pc, #20]	; (8008cf0 <SD_EnableWideBusOperation+0xd4>)
 8008cdc:	f7f9 fb7e 	bl	80023dc <SDIO_Init>
      }
    }
  }

  return(errorstatus);
 8008ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	200004e4 	.word	0x200004e4
 8008cf0:	20000950 	.word	0x20000950

08008cf4 <SD_SelectDeselect>:

//--------------------------------------------------------------
SD_Error SD_SelectDeselect(uint64_t addr)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	e9c7 0100 	strd	r0, r1, [r7]
  SD_Error errorstatus = SD_OK;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	73fb      	strb	r3, [r7, #15]

  /*!< Send CMD7 SDIO_SEL_DESEL_CARD */
  SDIO_CmdInitStructure.SDIO_Argument =  (uint32_t)addr;
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	4a0d      	ldr	r2, [pc, #52]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d06:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 8008d08:	4b0c      	ldr	r3, [pc, #48]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d0a:	2207      	movs	r2, #7
 8008d0c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008d0e:	4b0b      	ldr	r3, [pc, #44]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d10:	2240      	movs	r2, #64	; 0x40
 8008d12:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008d14:	4b09      	ldr	r3, [pc, #36]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d16:	2200      	movs	r2, #0
 8008d18:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008d1a:	4b08      	ldr	r3, [pc, #32]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d20:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008d22:	4806      	ldr	r0, [pc, #24]	; (8008d3c <SD_SelectDeselect+0x48>)
 8008d24:	f7f9 fbb8 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 8008d28:	2007      	movs	r0, #7
 8008d2a:	f000 fb75 	bl	8009418 <CmdResp1Error>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	73fb      	strb	r3, [r7, #15]

  return(errorstatus);
 8008d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	200008e0 	.word	0x200008e0

08008d40 <SD_ReadMultiBlocks>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint64_t ReadAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 8008d40:	b5b0      	push	{r4, r5, r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	e9c7 2300 	strd	r2, r3, [r7]
  SD_Error errorstatus = SD_OK;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	75fb      	strb	r3, [r7, #23]
  TransferError = SD_OK;
 8008d50:	4b41      	ldr	r3, [pc, #260]	; (8008e58 <SD_ReadMultiBlocks+0x118>)
 8008d52:	2200      	movs	r2, #0
 8008d54:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8008d56:	4b41      	ldr	r3, [pc, #260]	; (8008e5c <SD_ReadMultiBlocks+0x11c>)
 8008d58:	2200      	movs	r2, #0
 8008d5a:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 8008d5c:	4b40      	ldr	r3, [pc, #256]	; (8008e60 <SD_ReadMultiBlocks+0x120>)
 8008d5e:	2201      	movs	r2, #1
 8008d60:	601a      	str	r2, [r3, #0]
	
  SDIO->DCTRL = 0x0;
 8008d62:	4b40      	ldr	r3, [pc, #256]	; (8008e64 <SD_ReadMultiBlocks+0x124>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	62da      	str	r2, [r3, #44]	; 0x2c

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8008d68:	2101      	movs	r1, #1
 8008d6a:	f240 302a 	movw	r0, #810	; 0x32a
 8008d6e:	f7f9 fc29 	bl	80025c4 <SDIO_ITConfig>
  SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
 8008d72:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008d74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d76:	fb02 f303 	mul.w	r3, r2, r3
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 ff3f 	bl	8009c00 <SD_LowLevel_DMA_RxConfig>
  SDIO_DMACmd(ENABLE);
 8008d82:	2001      	movs	r0, #1
 8008d84:	f7f9 fc0e 	bl	80025a4 <SDIO_DMACmd>

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8008d88:	4b37      	ldr	r3, [pc, #220]	; (8008e68 <SD_ReadMultiBlocks+0x128>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d10a      	bne.n	8008da6 <SD_ReadMultiBlocks+0x66>
  {
    BlockSize = 512;
 8008d90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d94:	853b      	strh	r3, [r7, #40]	; 0x28
    ReadAddr /= 512;
 8008d96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d9a:	0a54      	lsrs	r4, r2, #9
 8008d9c:	ea44 54c3 	orr.w	r4, r4, r3, lsl #23
 8008da0:	0a5d      	lsrs	r5, r3, #9
 8008da2:	e9c7 4500 	strd	r4, r5, [r7]
  }

  /*!< Set Block Size for Card */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8008da6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008da8:	4a30      	ldr	r2, [pc, #192]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008daa:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8008dac:	4b2f      	ldr	r3, [pc, #188]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008dae:	2210      	movs	r2, #16
 8008db0:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008db2:	4b2e      	ldr	r3, [pc, #184]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008db4:	2240      	movs	r2, #64	; 0x40
 8008db6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008db8:	4b2c      	ldr	r3, [pc, #176]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008dba:	2200      	movs	r2, #0
 8008dbc:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008dbe:	4b2b      	ldr	r3, [pc, #172]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008dc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008dc4:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008dc6:	4829      	ldr	r0, [pc, #164]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008dc8:	f7f9 fb66 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8008dcc:	2010      	movs	r0, #16
 8008dce:	f000 fb23 	bl	8009418 <CmdResp1Error>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8008dd6:	7dfb      	ldrb	r3, [r7, #23]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d001      	beq.n	8008de0 <SD_ReadMultiBlocks+0xa0>
  {
    return(errorstatus);
 8008ddc:	7dfb      	ldrb	r3, [r7, #23]
 8008dde:	e036      	b.n	8008e4e <SD_ReadMultiBlocks+0x10e>
  }
    
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8008de0:	4b23      	ldr	r3, [pc, #140]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008de2:	f04f 32ff 	mov.w	r2, #4294967295
 8008de6:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 8008de8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dec:	fb02 f303 	mul.w	r3, r2, r3
 8008df0:	4a1f      	ldr	r2, [pc, #124]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008df2:	6053      	str	r3, [r2, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8008df4:	4b1e      	ldr	r3, [pc, #120]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008df6:	2290      	movs	r2, #144	; 0x90
 8008df8:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8008dfa:	4b1d      	ldr	r3, [pc, #116]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008dfc:	2202      	movs	r2, #2
 8008dfe:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8008e00:	4b1b      	ldr	r3, [pc, #108]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008e02:	2200      	movs	r2, #0
 8008e04:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8008e06:	4b1a      	ldr	r3, [pc, #104]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008e08:	2201      	movs	r2, #1
 8008e0a:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8008e0c:	4818      	ldr	r0, [pc, #96]	; (8008e70 <SD_ReadMultiBlocks+0x130>)
 8008e0e:	f7f9 fb8f 	bl	8002530 <SDIO_DataConfig>

  /*!< Send CMD18 READ_MULT_BLOCK with argument data address */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	4a15      	ldr	r2, [pc, #84]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e16:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 8008e18:	4b14      	ldr	r3, [pc, #80]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e1a:	2212      	movs	r2, #18
 8008e1c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008e1e:	4b13      	ldr	r3, [pc, #76]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e20:	2240      	movs	r2, #64	; 0x40
 8008e22:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008e24:	4b11      	ldr	r3, [pc, #68]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008e2a:	4b10      	ldr	r3, [pc, #64]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008e30:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008e32:	480e      	ldr	r0, [pc, #56]	; (8008e6c <SD_ReadMultiBlocks+0x12c>)
 8008e34:	f7f9 fb30 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 8008e38:	2012      	movs	r0, #18
 8008e3a:	f000 faed 	bl	8009418 <CmdResp1Error>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8008e42:	7dfb      	ldrb	r3, [r7, #23]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <SD_ReadMultiBlocks+0x10c>
  {
    return(errorstatus);
 8008e48:	7dfb      	ldrb	r3, [r7, #23]
 8008e4a:	e000      	b.n	8008e4e <SD_ReadMultiBlocks+0x10e>
  }

  return(errorstatus);
 8008e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3718      	adds	r7, #24
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bdb0      	pop	{r4, r5, r7, pc}
 8008e56:	bf00      	nop
 8008e58:	20000510 	.word	0x20000510
 8008e5c:	20000514 	.word	0x20000514
 8008e60:	2000050c 	.word	0x2000050c
 8008e64:	40012c00 	.word	0x40012c00
 8008e68:	200004e4 	.word	0x200004e4
 8008e6c:	200008e0 	.word	0x200008e0
 8008e70:	20000968 	.word	0x20000968

08008e74 <SD_WaitReadOperation>:

//--------------------------------------------------------------
SD_Error SD_WaitReadOperation(void)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
 8008e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e82:	603b      	str	r3, [r7, #0]
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8008e84:	e002      	b.n	8008e8c <SD_WaitReadOperation+0x18>
  {
    timeout--;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	603b      	str	r3, [r7, #0]
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8008e8c:	4b23      	ldr	r3, [pc, #140]	; (8008f1c <SD_WaitReadOperation+0xa8>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d10b      	bne.n	8008eac <SD_WaitReadOperation+0x38>
 8008e94:	4b22      	ldr	r3, [pc, #136]	; (8008f20 <SD_WaitReadOperation+0xac>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d107      	bne.n	8008eac <SD_WaitReadOperation+0x38>
 8008e9c:	4b21      	ldr	r3, [pc, #132]	; (8008f24 <SD_WaitReadOperation+0xb0>)
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d102      	bne.n	8008eac <SD_WaitReadOperation+0x38>
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1ec      	bne.n	8008e86 <SD_WaitReadOperation+0x12>
  }
  
  DMAEndOfTransfer = 0x00;
 8008eac:	4b1b      	ldr	r3, [pc, #108]	; (8008f1c <SD_WaitReadOperation+0xa8>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	601a      	str	r2, [r3, #0]

  timeout = SD_DATATIMEOUT;
 8008eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8008eb6:	603b      	str	r3, [r7, #0]
  
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8008eb8:	e002      	b.n	8008ec0 <SD_WaitReadOperation+0x4c>
  {
    timeout--;  
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	603b      	str	r3, [r7, #0]
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8008ec0:	4b19      	ldr	r3, [pc, #100]	; (8008f28 <SD_WaitReadOperation+0xb4>)
 8008ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d002      	beq.n	8008ed2 <SD_WaitReadOperation+0x5e>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1f3      	bne.n	8008eba <SD_WaitReadOperation+0x46>
  }

  if (StopCondition == 1)
 8008ed2:	4b16      	ldr	r3, [pc, #88]	; (8008f2c <SD_WaitReadOperation+0xb8>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d106      	bne.n	8008ee8 <SD_WaitReadOperation+0x74>
  {
    errorstatus = SD_StopTransfer();
 8008eda:	f000 f95f 	bl	800919c <SD_StopTransfer>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	71fb      	strb	r3, [r7, #7]
    StopCondition = 0;
 8008ee2:	4b12      	ldr	r3, [pc, #72]	; (8008f2c <SD_WaitReadOperation+0xb8>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	601a      	str	r2, [r3, #0]
  }
  
  if ((timeout == 0) && (errorstatus == SD_OK))
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d104      	bne.n	8008ef8 <SD_WaitReadOperation+0x84>
 8008eee:	79fb      	ldrb	r3, [r7, #7]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d101      	bne.n	8008ef8 <SD_WaitReadOperation+0x84>
  {
    errorstatus = SD_DATA_TIMEOUT;
 8008ef4:	2304      	movs	r3, #4
 8008ef6:	71fb      	strb	r3, [r7, #7]
  }
  
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8008ef8:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8008efc:	f7f9 fb9c 	bl	8002638 <SDIO_ClearFlag>

  if (TransferError != SD_OK)
 8008f00:	4b08      	ldr	r3, [pc, #32]	; (8008f24 <SD_WaitReadOperation+0xb0>)
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d003      	beq.n	8008f12 <SD_WaitReadOperation+0x9e>
  {
    return(TransferError);
 8008f0a:	4b06      	ldr	r3, [pc, #24]	; (8008f24 <SD_WaitReadOperation+0xb0>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	e000      	b.n	8008f14 <SD_WaitReadOperation+0xa0>
  }
  else
  {
    return(errorstatus);  
 8008f12:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	20000518 	.word	0x20000518
 8008f20:	20000514 	.word	0x20000514
 8008f24:	20000510 	.word	0x20000510
 8008f28:	40012c00 	.word	0x40012c00
 8008f2c:	2000050c 	.word	0x2000050c

08008f30 <SD_WriteMultiBlocks>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint64_t WriteAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 8008f30:	b5b0      	push	{r4, r5, r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	e9c7 2300 	strd	r2, r3, [r7]
  SD_Error errorstatus = SD_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	75fb      	strb	r3, [r7, #23]

  TransferError = SD_OK;
 8008f40:	4b5f      	ldr	r3, [pc, #380]	; (80090c0 <SD_WriteMultiBlocks+0x190>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8008f46:	4b5f      	ldr	r3, [pc, #380]	; (80090c4 <SD_WriteMultiBlocks+0x194>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 8008f4c:	4b5e      	ldr	r3, [pc, #376]	; (80090c8 <SD_WriteMultiBlocks+0x198>)
 8008f4e:	2201      	movs	r2, #1
 8008f50:	601a      	str	r2, [r3, #0]
  SDIO->DCTRL = 0x0;
 8008f52:	4b5e      	ldr	r3, [pc, #376]	; (80090cc <SD_WriteMultiBlocks+0x19c>)
 8008f54:	2200      	movs	r2, #0
 8008f56:	62da      	str	r2, [r3, #44]	; 0x2c

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8008f58:	2101      	movs	r1, #1
 8008f5a:	f240 302a 	movw	r0, #810	; 0x32a
 8008f5e:	f7f9 fb31 	bl	80025c4 <SDIO_ITConfig>
  SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
 8008f62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008f64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f66:	fb02 f303 	mul.w	r3, r2, r3
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f000 fdf5 	bl	8009b5c <SD_LowLevel_DMA_TxConfig>
  SDIO_DMACmd(ENABLE);
 8008f72:	2001      	movs	r0, #1
 8008f74:	f7f9 fb16 	bl	80025a4 <SDIO_DMACmd>

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8008f78:	4b55      	ldr	r3, [pc, #340]	; (80090d0 <SD_WriteMultiBlocks+0x1a0>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d10a      	bne.n	8008f96 <SD_WriteMultiBlocks+0x66>
  {
    BlockSize = 512;
 8008f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f84:	853b      	strh	r3, [r7, #40]	; 0x28
    WriteAddr /= 512;
 8008f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f8a:	0a54      	lsrs	r4, r2, #9
 8008f8c:	ea44 54c3 	orr.w	r4, r4, r3, lsl #23
 8008f90:	0a5d      	lsrs	r5, r3, #9
 8008f92:	e9c7 4500 	strd	r4, r5, [r7]
  }

  /* Set Block Size for Card */ 
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8008f96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008f98:	4a4e      	ldr	r2, [pc, #312]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008f9a:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8008f9c:	4b4d      	ldr	r3, [pc, #308]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008f9e:	2210      	movs	r2, #16
 8008fa0:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008fa2:	4b4c      	ldr	r3, [pc, #304]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fa4:	2240      	movs	r2, #64	; 0x40
 8008fa6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008fa8:	4b4a      	ldr	r3, [pc, #296]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008fae:	4b49      	ldr	r3, [pc, #292]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008fb4:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008fb6:	4847      	ldr	r0, [pc, #284]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fb8:	f7f9 fa6e 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8008fbc:	2010      	movs	r0, #16
 8008fbe:	f000 fa2b 	bl	8009418 <CmdResp1Error>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8008fc6:	7dfb      	ldrb	r3, [r7, #23]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d001      	beq.n	8008fd0 <SD_WriteMultiBlocks+0xa0>
  {
    return(errorstatus);
 8008fcc:	7dfb      	ldrb	r3, [r7, #23]
 8008fce:	e072      	b.n	80090b6 <SD_WriteMultiBlocks+0x186>
  }
  
  /*!< To improve performance */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8008fd0:	4b41      	ldr	r3, [pc, #260]	; (80090d8 <SD_WriteMultiBlocks+0x1a8>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	041b      	lsls	r3, r3, #16
 8008fd6:	4a3f      	ldr	r2, [pc, #252]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fd8:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8008fda:	4b3e      	ldr	r3, [pc, #248]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fdc:	2237      	movs	r2, #55	; 0x37
 8008fde:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8008fe0:	4b3c      	ldr	r3, [pc, #240]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fe2:	2240      	movs	r2, #64	; 0x40
 8008fe4:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8008fe6:	4b3b      	ldr	r3, [pc, #236]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8008fec:	4b39      	ldr	r3, [pc, #228]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008fee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008ff2:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8008ff4:	4837      	ldr	r0, [pc, #220]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8008ff6:	f7f9 fa4f 	bl	8002498 <SDIO_SendCommand>


  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8008ffa:	2037      	movs	r0, #55	; 0x37
 8008ffc:	f000 fa0c 	bl	8009418 <CmdResp1Error>
 8009000:	4603      	mov	r3, r0
 8009002:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8009004:	7dfb      	ldrb	r3, [r7, #23]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <SD_WriteMultiBlocks+0xde>
  {
    return(errorstatus);
 800900a:	7dfb      	ldrb	r3, [r7, #23]
 800900c:	e053      	b.n	80090b6 <SD_WriteMultiBlocks+0x186>
  }
  /*!< To improve performance */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
 800900e:	4a31      	ldr	r2, [pc, #196]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009012:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 8009014:	4b2f      	ldr	r3, [pc, #188]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009016:	2217      	movs	r2, #23
 8009018:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800901a:	4b2e      	ldr	r3, [pc, #184]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 800901c:	2240      	movs	r2, #64	; 0x40
 800901e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009020:	4b2c      	ldr	r3, [pc, #176]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009022:	2200      	movs	r2, #0
 8009024:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8009026:	4b2b      	ldr	r3, [pc, #172]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800902c:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800902e:	4829      	ldr	r0, [pc, #164]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009030:	f7f9 fa32 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCK_COUNT);
 8009034:	2017      	movs	r0, #23
 8009036:	f000 f9ef 	bl	8009418 <CmdResp1Error>
 800903a:	4603      	mov	r3, r0
 800903c:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 800903e:	7dfb      	ldrb	r3, [r7, #23]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d001      	beq.n	8009048 <SD_WriteMultiBlocks+0x118>
  {
    return(errorstatus);
 8009044:	7dfb      	ldrb	r3, [r7, #23]
 8009046:	e036      	b.n	80090b6 <SD_WriteMultiBlocks+0x186>
  }


  /*!< Send CMD25 WRITE_MULT_BLOCK with argument data address */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)WriteAddr;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	4a22      	ldr	r2, [pc, #136]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 800904c:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 800904e:	4b21      	ldr	r3, [pc, #132]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009050:	2219      	movs	r2, #25
 8009052:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8009054:	4b1f      	ldr	r3, [pc, #124]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009056:	2240      	movs	r2, #64	; 0x40
 8009058:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800905a:	4b1e      	ldr	r3, [pc, #120]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 800905c:	2200      	movs	r2, #0
 800905e:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8009060:	4b1c      	ldr	r3, [pc, #112]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 8009062:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009066:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8009068:	481a      	ldr	r0, [pc, #104]	; (80090d4 <SD_WriteMultiBlocks+0x1a4>)
 800906a:	f7f9 fa15 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_WRITE_MULT_BLOCK);
 800906e:	2019      	movs	r0, #25
 8009070:	f000 f9d2 	bl	8009418 <CmdResp1Error>
 8009074:	4603      	mov	r3, r0
 8009076:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8009078:	7dfb      	ldrb	r3, [r7, #23]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <SD_WriteMultiBlocks+0x152>
  {
    return(errorstatus);
 800907e:	7dfb      	ldrb	r3, [r7, #23]
 8009080:	e019      	b.n	80090b6 <SD_WriteMultiBlocks+0x186>
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8009082:	4b16      	ldr	r3, [pc, #88]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 8009084:	f04f 32ff 	mov.w	r2, #4294967295
 8009088:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 800908a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800908c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800908e:	fb02 f303 	mul.w	r3, r2, r3
 8009092:	4a12      	ldr	r2, [pc, #72]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 8009094:	6053      	str	r3, [r2, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8009096:	4b11      	ldr	r3, [pc, #68]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 8009098:	2290      	movs	r2, #144	; 0x90
 800909a:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 800909c:	4b0f      	ldr	r3, [pc, #60]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 800909e:	2200      	movs	r2, #0
 80090a0:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80090a2:	4b0e      	ldr	r3, [pc, #56]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80090a8:	4b0c      	ldr	r3, [pc, #48]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 80090aa:	2201      	movs	r2, #1
 80090ac:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80090ae:	480b      	ldr	r0, [pc, #44]	; (80090dc <SD_WriteMultiBlocks+0x1ac>)
 80090b0:	f7f9 fa3e 	bl	8002530 <SDIO_DataConfig>

  return(errorstatus);
 80090b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bdb0      	pop	{r4, r5, r7, pc}
 80090be:	bf00      	nop
 80090c0:	20000510 	.word	0x20000510
 80090c4:	20000514 	.word	0x20000514
 80090c8:	2000050c 	.word	0x2000050c
 80090cc:	40012c00 	.word	0x40012c00
 80090d0:	200004e4 	.word	0x200004e4
 80090d4:	200008e0 	.word	0x200008e0
 80090d8:	20000508 	.word	0x20000508
 80090dc:	20000968 	.word	0x20000968

080090e0 <SD_WaitWriteOperation>:

//--------------------------------------------------------------
SD_Error SD_WaitWriteOperation(void)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80090e6:	2300      	movs	r3, #0
 80090e8:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
 80090ea:	f04f 33ff 	mov.w	r3, #4294967295
 80090ee:	603b      	str	r3, [r7, #0]
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 80090f0:	e002      	b.n	80090f8 <SD_WaitWriteOperation+0x18>
  {
    timeout--;
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	3b01      	subs	r3, #1
 80090f6:	603b      	str	r3, [r7, #0]
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 80090f8:	4b23      	ldr	r3, [pc, #140]	; (8009188 <SD_WaitWriteOperation+0xa8>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10b      	bne.n	8009118 <SD_WaitWriteOperation+0x38>
 8009100:	4b22      	ldr	r3, [pc, #136]	; (800918c <SD_WaitWriteOperation+0xac>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d107      	bne.n	8009118 <SD_WaitWriteOperation+0x38>
 8009108:	4b21      	ldr	r3, [pc, #132]	; (8009190 <SD_WaitWriteOperation+0xb0>)
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b00      	cmp	r3, #0
 8009110:	d102      	bne.n	8009118 <SD_WaitWriteOperation+0x38>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1ec      	bne.n	80090f2 <SD_WaitWriteOperation+0x12>
  }
  
  DMAEndOfTransfer = 0x00;
 8009118:	4b1b      	ldr	r3, [pc, #108]	; (8009188 <SD_WaitWriteOperation+0xa8>)
 800911a:	2200      	movs	r2, #0
 800911c:	601a      	str	r2, [r3, #0]

  timeout = SD_DATATIMEOUT;
 800911e:	f04f 33ff 	mov.w	r3, #4294967295
 8009122:	603b      	str	r3, [r7, #0]
  
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 8009124:	e002      	b.n	800912c <SD_WaitWriteOperation+0x4c>
  {
    timeout--;  
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	3b01      	subs	r3, #1
 800912a:	603b      	str	r3, [r7, #0]
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 800912c:	4b19      	ldr	r3, [pc, #100]	; (8009194 <SD_WaitWriteOperation+0xb4>)
 800912e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009134:	2b00      	cmp	r3, #0
 8009136:	d002      	beq.n	800913e <SD_WaitWriteOperation+0x5e>
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1f3      	bne.n	8009126 <SD_WaitWriteOperation+0x46>
  }

  if (StopCondition == 1)
 800913e:	4b16      	ldr	r3, [pc, #88]	; (8009198 <SD_WaitWriteOperation+0xb8>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d106      	bne.n	8009154 <SD_WaitWriteOperation+0x74>
  {
    errorstatus = SD_StopTransfer();
 8009146:	f000 f829 	bl	800919c <SD_StopTransfer>
 800914a:	4603      	mov	r3, r0
 800914c:	71fb      	strb	r3, [r7, #7]
    StopCondition = 0;
 800914e:	4b12      	ldr	r3, [pc, #72]	; (8009198 <SD_WaitWriteOperation+0xb8>)
 8009150:	2200      	movs	r2, #0
 8009152:	601a      	str	r2, [r3, #0]
  }
  
  if ((timeout == 0) && (errorstatus == SD_OK))
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d104      	bne.n	8009164 <SD_WaitWriteOperation+0x84>
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d101      	bne.n	8009164 <SD_WaitWriteOperation+0x84>
  {
    errorstatus = SD_DATA_TIMEOUT;
 8009160:	2304      	movs	r3, #4
 8009162:	71fb      	strb	r3, [r7, #7]
  }
  
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8009164:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8009168:	f7f9 fa66 	bl	8002638 <SDIO_ClearFlag>
  
  if (TransferError != SD_OK)
 800916c:	4b08      	ldr	r3, [pc, #32]	; (8009190 <SD_WaitWriteOperation+0xb0>)
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b00      	cmp	r3, #0
 8009174:	d003      	beq.n	800917e <SD_WaitWriteOperation+0x9e>
  {
    return(TransferError);
 8009176:	4b06      	ldr	r3, [pc, #24]	; (8009190 <SD_WaitWriteOperation+0xb0>)
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	b2db      	uxtb	r3, r3
 800917c:	e000      	b.n	8009180 <SD_WaitWriteOperation+0xa0>
  }
  else
  {
    return(errorstatus);
 800917e:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}
 8009188:	20000518 	.word	0x20000518
 800918c:	20000514 	.word	0x20000514
 8009190:	20000510 	.word	0x20000510
 8009194:	40012c00 	.word	0x40012c00
 8009198:	2000050c 	.word	0x2000050c

0800919c <SD_StopTransfer>:
  }
}

//--------------------------------------------------------------
SD_Error SD_StopTransfer(void)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80091a2:	2300      	movs	r3, #0
 80091a4:	71fb      	strb	r3, [r7, #7]

  /*!< Send CMD12 STOP_TRANSMISSION  */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 80091a6:	4b0e      	ldr	r3, [pc, #56]	; (80091e0 <SD_StopTransfer+0x44>)
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 80091ac:	4b0c      	ldr	r3, [pc, #48]	; (80091e0 <SD_StopTransfer+0x44>)
 80091ae:	220c      	movs	r2, #12
 80091b0:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80091b2:	4b0b      	ldr	r3, [pc, #44]	; (80091e0 <SD_StopTransfer+0x44>)
 80091b4:	2240      	movs	r2, #64	; 0x40
 80091b6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80091b8:	4b09      	ldr	r3, [pc, #36]	; (80091e0 <SD_StopTransfer+0x44>)
 80091ba:	2200      	movs	r2, #0
 80091bc:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80091be:	4b08      	ldr	r3, [pc, #32]	; (80091e0 <SD_StopTransfer+0x44>)
 80091c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80091c4:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80091c6:	4806      	ldr	r0, [pc, #24]	; (80091e0 <SD_StopTransfer+0x44>)
 80091c8:	f7f9 f966 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 80091cc:	200c      	movs	r0, #12
 80091ce:	f000 f923 	bl	8009418 <CmdResp1Error>
 80091d2:	4603      	mov	r3, r0
 80091d4:	71fb      	strb	r3, [r7, #7]

  return(errorstatus);
 80091d6:	79fb      	ldrb	r3, [r7, #7]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3708      	adds	r7, #8
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	200008e0 	.word	0x200008e0

080091e4 <SD_SendStatus>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_SendStatus(uint32_t *pcardstatus)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 80091ec:	2300      	movs	r3, #0
 80091ee:	73fb      	strb	r3, [r7, #15]

  if (pcardstatus == NULL)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d103      	bne.n	80091fe <SD_SendStatus+0x1a>
  {
    errorstatus = SD_INVALID_PARAMETER;
 80091f6:	2326      	movs	r3, #38	; 0x26
 80091f8:	73fb      	strb	r3, [r7, #15]
    return(errorstatus);
 80091fa:	7bfb      	ldrb	r3, [r7, #15]
 80091fc:	e025      	b.n	800924a <SD_SendStatus+0x66>
  }

  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80091fe:	4b15      	ldr	r3, [pc, #84]	; (8009254 <SD_SendStatus+0x70>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	041b      	lsls	r3, r3, #16
 8009204:	4a14      	ldr	r2, [pc, #80]	; (8009258 <SD_SendStatus+0x74>)
 8009206:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8009208:	4b13      	ldr	r3, [pc, #76]	; (8009258 <SD_SendStatus+0x74>)
 800920a:	220d      	movs	r2, #13
 800920c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800920e:	4b12      	ldr	r3, [pc, #72]	; (8009258 <SD_SendStatus+0x74>)
 8009210:	2240      	movs	r2, #64	; 0x40
 8009212:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009214:	4b10      	ldr	r3, [pc, #64]	; (8009258 <SD_SendStatus+0x74>)
 8009216:	2200      	movs	r2, #0
 8009218:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800921a:	4b0f      	ldr	r3, [pc, #60]	; (8009258 <SD_SendStatus+0x74>)
 800921c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009220:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8009222:	480d      	ldr	r0, [pc, #52]	; (8009258 <SD_SendStatus+0x74>)
 8009224:	f7f9 f938 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8009228:	200d      	movs	r0, #13
 800922a:	f000 f8f5 	bl	8009418 <CmdResp1Error>
 800922e:	4603      	mov	r3, r0
 8009230:	73fb      	strb	r3, [r7, #15]

  if (errorstatus != SD_OK)
 8009232:	7bfb      	ldrb	r3, [r7, #15]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d001      	beq.n	800923c <SD_SendStatus+0x58>
  {
    return(errorstatus);
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	e006      	b.n	800924a <SD_SendStatus+0x66>
  }

  *pcardstatus = SDIO_GetResponse(SDIO_RESP1);
 800923c:	2000      	movs	r0, #0
 800923e:	f7f9 f963 	bl	8002508 <SDIO_GetResponse>
 8009242:	4602      	mov	r2, r0
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	601a      	str	r2, [r3, #0]

  return(errorstatus);
 8009248:	7bfb      	ldrb	r3, [r7, #15]
}
 800924a:	4618      	mov	r0, r3
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
 8009252:	bf00      	nop
 8009254:	20000508 	.word	0x20000508
 8009258:	200008e0 	.word	0x200008e0

0800925c <SD_ProcessIRQSrc>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_ProcessIRQSrc(void)
{ 
 800925c:	b580      	push	{r7, lr}
 800925e:	af00      	add	r7, sp, #0
  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
 8009260:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009264:	f7f9 f9f8 	bl	8002658 <SDIO_GetITStatus>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00a      	beq.n	8009284 <SD_ProcessIRQSrc+0x28>
  {
    TransferError = SD_OK;
 800926e:	4b2b      	ldr	r3, [pc, #172]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 8009270:	2200      	movs	r2, #0
 8009272:	701a      	strb	r2, [r3, #0]
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 8009274:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009278:	f7f9 fa08 	bl	800268c <SDIO_ClearITPendingBit>
    TransferEnd = 1;
 800927c:	4b28      	ldr	r3, [pc, #160]	; (8009320 <SD_ProcessIRQSrc+0xc4>)
 800927e:	2201      	movs	r2, #1
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	e041      	b.n	8009308 <SD_ProcessIRQSrc+0xac>
  }  
  else if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
 8009284:	2002      	movs	r0, #2
 8009286:	f7f9 f9e7 	bl	8002658 <SDIO_GetITStatus>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d006      	beq.n	800929e <SD_ProcessIRQSrc+0x42>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
 8009290:	2002      	movs	r0, #2
 8009292:	f7f9 f9fb 	bl	800268c <SDIO_ClearITPendingBit>
    #if SDIO_STM32F4_REV==1
      // Workaround for CRC_BUG in Revision-A CPU
      TransferError = SD_DATA_CRC_FAIL;
 8009296:	4b21      	ldr	r3, [pc, #132]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 8009298:	2202      	movs	r2, #2
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e034      	b.n	8009308 <SD_ProcessIRQSrc+0xac>
    #endif
  }
  else if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
 800929e:	2008      	movs	r0, #8
 80092a0:	f7f9 f9da 	bl	8002658 <SDIO_GetITStatus>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d006      	beq.n	80092b8 <SD_ProcessIRQSrc+0x5c>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
 80092aa:	2008      	movs	r0, #8
 80092ac:	f7f9 f9ee 	bl	800268c <SDIO_ClearITPendingBit>
    TransferError = SD_DATA_TIMEOUT;
 80092b0:	4b1a      	ldr	r3, [pc, #104]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 80092b2:	2204      	movs	r2, #4
 80092b4:	701a      	strb	r2, [r3, #0]
 80092b6:	e027      	b.n	8009308 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
 80092b8:	2020      	movs	r0, #32
 80092ba:	f7f9 f9cd 	bl	8002658 <SDIO_GetITStatus>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d006      	beq.n	80092d2 <SD_ProcessIRQSrc+0x76>
  {
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
 80092c4:	2020      	movs	r0, #32
 80092c6:	f7f9 f9e1 	bl	800268c <SDIO_ClearITPendingBit>
    TransferError = SD_RX_OVERRUN;
 80092ca:	4b14      	ldr	r3, [pc, #80]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 80092cc:	2206      	movs	r2, #6
 80092ce:	701a      	strb	r2, [r3, #0]
 80092d0:	e01a      	b.n	8009308 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
 80092d2:	2010      	movs	r0, #16
 80092d4:	f7f9 f9c0 	bl	8002658 <SDIO_GetITStatus>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d006      	beq.n	80092ec <SD_ProcessIRQSrc+0x90>
  {
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
 80092de:	2010      	movs	r0, #16
 80092e0:	f7f9 f9d4 	bl	800268c <SDIO_ClearITPendingBit>
    TransferError = SD_TX_UNDERRUN;
 80092e4:	4b0d      	ldr	r3, [pc, #52]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 80092e6:	2205      	movs	r2, #5
 80092e8:	701a      	strb	r2, [r3, #0]
 80092ea:	e00d      	b.n	8009308 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
 80092ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80092f0:	f7f9 f9b2 	bl	8002658 <SDIO_GetITStatus>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d006      	beq.n	8009308 <SD_ProcessIRQSrc+0xac>
  {
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
 80092fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80092fe:	f7f9 f9c5 	bl	800268c <SDIO_ClearITPendingBit>
    TransferError = SD_START_BIT_ERR;
 8009302:	4b06      	ldr	r3, [pc, #24]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 8009304:	2207      	movs	r2, #7
 8009306:	701a      	strb	r2, [r3, #0]
  }

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 8009308:	2100      	movs	r1, #0
 800930a:	f24c 303a 	movw	r0, #49978	; 0xc33a
 800930e:	f7f9 f959 	bl	80025c4 <SDIO_ITConfig>
                SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
  return(TransferError);
 8009312:	4b02      	ldr	r3, [pc, #8]	; (800931c <SD_ProcessIRQSrc+0xc0>)
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	b2db      	uxtb	r3, r3
}
 8009318:	4618      	mov	r0, r3
 800931a:	bd80      	pop	{r7, pc}
 800931c:	20000510 	.word	0x20000510
 8009320:	20000514 	.word	0x20000514

08009324 <SD_ProcessDMAIRQ>:

//--------------------------------------------------------------
void SD_ProcessDMAIRQ(void)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	af00      	add	r7, sp, #0
  if(DMA2->LISR & SD_SDIO_DMA_FLAG_TCIF)
 8009328:	4b07      	ldr	r3, [pc, #28]	; (8009348 <SD_ProcessDMAIRQ+0x24>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8009330:	2b00      	cmp	r3, #0
 8009332:	d007      	beq.n	8009344 <SD_ProcessDMAIRQ+0x20>
  {
    DMAEndOfTransfer = 0x01;
 8009334:	4b05      	ldr	r3, [pc, #20]	; (800934c <SD_ProcessDMAIRQ+0x28>)
 8009336:	2201      	movs	r2, #1
 8009338:	601a      	str	r2, [r3, #0]
    DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF|SD_SDIO_DMA_FLAG_FEIF);
 800933a:	f04f 51c2 	mov.w	r1, #406847488	; 0x18400000
 800933e:	4804      	ldr	r0, [pc, #16]	; (8009350 <SD_ProcessDMAIRQ+0x2c>)
 8009340:	f7f7 ff08 	bl	8001154 <DMA_ClearFlag>
  }
}
 8009344:	bf00      	nop
 8009346:	bd80      	pop	{r7, pc}
 8009348:	40026400 	.word	0x40026400
 800934c:	20000518 	.word	0x20000518
 8009350:	40026458 	.word	0x40026458

08009354 <CmdError>:

//--------------------------------------------------------------
static SD_Error CmdError(void)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 800935a:	2300      	movs	r3, #0
 800935c:	70fb      	strb	r3, [r7, #3]
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /*!< 10000 */
 800935e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009362:	607b      	str	r3, [r7, #4]

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 8009364:	e002      	b.n	800936c <CmdError+0x18>
  {
    timeout--;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	3b01      	subs	r3, #1
 800936a:	607b      	str	r3, [r7, #4]
  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d005      	beq.n	800937e <CmdError+0x2a>
 8009372:	2080      	movs	r0, #128	; 0x80
 8009374:	f7f9 f946 	bl	8002604 <SDIO_GetFlagStatus>
 8009378:	4603      	mov	r3, r0
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0f3      	beq.n	8009366 <CmdError+0x12>
  }

  if (timeout == 0)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d103      	bne.n	800938c <CmdError+0x38>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	70fb      	strb	r3, [r7, #3]
    return(errorstatus);
 8009388:	78fb      	ldrb	r3, [r7, #3]
 800938a:	e004      	b.n	8009396 <CmdError+0x42>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800938c:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8009390:	f7f9 f952 	bl	8002638 <SDIO_ClearFlag>

  return(errorstatus);
 8009394:	78fb      	ldrb	r3, [r7, #3]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
	...

080093a0 <CmdResp7Error>:

//--------------------------------------------------------------
static SD_Error CmdResp7Error(void)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	71fb      	strb	r3, [r7, #7]
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;
 80093aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80093ae:	60bb      	str	r3, [r7, #8]

  status = SDIO->STA;
 80093b0:	4b18      	ldr	r3, [pc, #96]	; (8009414 <CmdResp7Error+0x74>)
 80093b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093b4:	60fb      	str	r3, [r7, #12]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 80093b6:	e005      	b.n	80093c4 <CmdResp7Error+0x24>
  {
    timeout--;
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	3b01      	subs	r3, #1
 80093bc:	60bb      	str	r3, [r7, #8]
    status = SDIO->STA;
 80093be:	4b15      	ldr	r3, [pc, #84]	; (8009414 <CmdResp7Error+0x74>)
 80093c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093c2:	60fb      	str	r3, [r7, #12]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d102      	bne.n	80093d4 <CmdResp7Error+0x34>
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1f1      	bne.n	80093b8 <CmdResp7Error+0x18>
  }

  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d004      	beq.n	80093e4 <CmdResp7Error+0x44>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f003 0304 	and.w	r3, r3, #4
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d006      	beq.n	80093f2 <CmdResp7Error+0x52>
  {
    /*!< Card is not V2.0 complient or card does not support the set voltage range */
    errorstatus = SD_CMD_RSP_TIMEOUT;
 80093e4:	2303      	movs	r3, #3
 80093e6:	71fb      	strb	r3, [r7, #7]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80093e8:	2004      	movs	r0, #4
 80093ea:	f7f9 f925 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 80093ee:	79fb      	ldrb	r3, [r7, #7]
 80093f0:	e00c      	b.n	800940c <CmdResp7Error+0x6c>
  }

  if (status & SDIO_FLAG_CMDREND)
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d006      	beq.n	800940a <CmdResp7Error+0x6a>
  {
    /*!< Card is SD V2.0 compliant */
    errorstatus = SD_OK;
 80093fc:	2300      	movs	r3, #0
 80093fe:	71fb      	strb	r3, [r7, #7]
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
 8009400:	2040      	movs	r0, #64	; 0x40
 8009402:	f7f9 f919 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	e000      	b.n	800940c <CmdResp7Error+0x6c>
  }
  return(errorstatus);
 800940a:	79fb      	ldrb	r3, [r7, #7]
}
 800940c:	4618      	mov	r0, r3
 800940e:	3710      	adds	r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	40012c00 	.word	0x40012c00

08009418 <CmdResp1Error>:

//--------------------------------------------------------------
static SD_Error CmdResp1Error(uint8_t cmd)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b086      	sub	sp, #24
 800941c:	af00      	add	r7, sp, #0
 800941e:	4603      	mov	r3, r0
 8009420:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	74fb      	strb	r3, [r7, #19]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 8009426:	4b63      	ldr	r3, [pc, #396]	; (80095b4 <CmdResp1Error+0x19c>)
 8009428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800942a:	617b      	str	r3, [r7, #20]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 800942c:	e002      	b.n	8009434 <CmdResp1Error+0x1c>
  {
    status = SDIO->STA;
 800942e:	4b61      	ldr	r3, [pc, #388]	; (80095b4 <CmdResp1Error+0x19c>)
 8009430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009432:	617b      	str	r3, [r7, #20]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800943a:	2b00      	cmp	r3, #0
 800943c:	d0f7      	beq.n	800942e <CmdResp1Error+0x16>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	f003 0304 	and.w	r3, r3, #4
 8009444:	2b00      	cmp	r3, #0
 8009446:	d006      	beq.n	8009456 <CmdResp1Error+0x3e>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8009448:	2303      	movs	r3, #3
 800944a:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 800944c:	2004      	movs	r0, #4
 800944e:	f7f9 f8f3 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 8009452:	7cfb      	ldrb	r3, [r7, #19]
 8009454:	e0a9      	b.n	80095aa <CmdResp1Error+0x192>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	f003 0301 	and.w	r3, r3, #1
 800945c:	2b00      	cmp	r3, #0
 800945e:	d006      	beq.n	800946e <CmdResp1Error+0x56>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 8009460:	2301      	movs	r3, #1
 8009462:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8009464:	2001      	movs	r0, #1
 8009466:	f7f9 f8e7 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 800946a:	7cfb      	ldrb	r3, [r7, #19]
 800946c:	e09d      	b.n	80095aa <CmdResp1Error+0x192>
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 800946e:	f7f9 f83f 	bl	80024f0 <SDIO_GetCommandResponse>
 8009472:	4603      	mov	r3, r0
 8009474:	461a      	mov	r2, r3
 8009476:	79fb      	ldrb	r3, [r7, #7]
 8009478:	4293      	cmp	r3, r2
 800947a:	d003      	beq.n	8009484 <CmdResp1Error+0x6c>
  {
    errorstatus = SD_ILLEGAL_CMD;
 800947c:	2310      	movs	r3, #16
 800947e:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8009480:	7cfb      	ldrb	r3, [r7, #19]
 8009482:	e092      	b.n	80095aa <CmdResp1Error+0x192>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8009484:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8009488:	f7f9 f8d6 	bl	8002638 <SDIO_ClearFlag>

  /*!< We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 800948c:	2000      	movs	r0, #0
 800948e:	f7f9 f83b 	bl	8002508 <SDIO_GetResponse>
 8009492:	60f8      	str	r0, [r7, #12]

  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8009494:	68fa      	ldr	r2, [r7, #12]
 8009496:	4b48      	ldr	r3, [pc, #288]	; (80095b8 <CmdResp1Error+0x1a0>)
 8009498:	4013      	ands	r3, r2
 800949a:	2b00      	cmp	r3, #0
 800949c:	d101      	bne.n	80094a2 <CmdResp1Error+0x8a>
  {
    return(errorstatus);
 800949e:	7cfb      	ldrb	r3, [r7, #19]
 80094a0:	e083      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	da01      	bge.n	80094ac <CmdResp1Error+0x94>
  {
    return(SD_ADDR_OUT_OF_RANGE);
 80094a8:	231c      	movs	r3, #28
 80094aa:	e07e      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d001      	beq.n	80094ba <CmdResp1Error+0xa2>
  {
    return(SD_ADDR_MISALIGNED);
 80094b6:	2309      	movs	r3, #9
 80094b8:	e077      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d001      	beq.n	80094c8 <CmdResp1Error+0xb0>
  {
    return(SD_BLOCK_LEN_ERR);
 80094c4:	230a      	movs	r3, #10
 80094c6:	e070      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d001      	beq.n	80094d6 <CmdResp1Error+0xbe>
  {
    return(SD_ERASE_SEQ_ERR);
 80094d2:	230b      	movs	r3, #11
 80094d4:	e069      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d001      	beq.n	80094e4 <CmdResp1Error+0xcc>
  {
    return(SD_BAD_ERASE_PARAM);
 80094e0:	230c      	movs	r3, #12
 80094e2:	e062      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d001      	beq.n	80094f2 <CmdResp1Error+0xda>
  {
    return(SD_WRITE_PROT_VIOLATION);
 80094ee:	230d      	movs	r3, #13
 80094f0:	e05b      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d001      	beq.n	8009500 <CmdResp1Error+0xe8>
  {
    return(SD_LOCK_UNLOCK_FAILED);
 80094fc:	230e      	movs	r3, #14
 80094fe:	e054      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_COM_CRC_FAILED)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009506:	2b00      	cmp	r3, #0
 8009508:	d001      	beq.n	800950e <CmdResp1Error+0xf6>
  {
    return(SD_COM_CRC_FAILED);
 800950a:	230f      	movs	r3, #15
 800950c:	e04d      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ILLEGAL_CMD)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009514:	2b00      	cmp	r3, #0
 8009516:	d001      	beq.n	800951c <CmdResp1Error+0x104>
  {
    return(SD_ILLEGAL_CMD);
 8009518:	2310      	movs	r3, #16
 800951a:	e046      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009522:	2b00      	cmp	r3, #0
 8009524:	d001      	beq.n	800952a <CmdResp1Error+0x112>
  {
    return(SD_CARD_ECC_FAILED);
 8009526:	2311      	movs	r3, #17
 8009528:	e03f      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CC_ERROR)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d001      	beq.n	8009538 <CmdResp1Error+0x120>
  {
    return(SD_CC_ERROR);
 8009534:	2312      	movs	r3, #18
 8009536:	e038      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <CmdResp1Error+0x12e>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 8009542:	2313      	movs	r3, #19
 8009544:	e031      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800954c:	2b00      	cmp	r3, #0
 800954e:	d001      	beq.n	8009554 <CmdResp1Error+0x13c>
  {
    return(SD_STREAM_READ_UNDERRUN);
 8009550:	2314      	movs	r3, #20
 8009552:	e02a      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d001      	beq.n	8009562 <CmdResp1Error+0x14a>
  {
    return(SD_STREAM_WRITE_OVERRUN);
 800955e:	2315      	movs	r3, #21
 8009560:	e023      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d001      	beq.n	8009570 <CmdResp1Error+0x158>
  {
    return(SD_CID_CSD_OVERWRITE);
 800956c:	2316      	movs	r3, #22
 800956e:	e01c      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <CmdResp1Error+0x166>
  {
    return(SD_WP_ERASE_SKIP);
 800957a:	2317      	movs	r3, #23
 800957c:	e015      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009584:	2b00      	cmp	r3, #0
 8009586:	d001      	beq.n	800958c <CmdResp1Error+0x174>
  {
    return(SD_CARD_ECC_DISABLED);
 8009588:	2318      	movs	r3, #24
 800958a:	e00e      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ERASE_RESET)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009592:	2b00      	cmp	r3, #0
 8009594:	d001      	beq.n	800959a <CmdResp1Error+0x182>
  {
    return(SD_ERASE_RESET);
 8009596:	2319      	movs	r3, #25
 8009598:	e007      	b.n	80095aa <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f003 0308 	and.w	r3, r3, #8
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d001      	beq.n	80095a8 <CmdResp1Error+0x190>
  {
    return(SD_AKE_SEQ_ERROR);
 80095a4:	231a      	movs	r3, #26
 80095a6:	e000      	b.n	80095aa <CmdResp1Error+0x192>
  }
  return(errorstatus);
 80095a8:	7cfb      	ldrb	r3, [r7, #19]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3718      	adds	r7, #24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	40012c00 	.word	0x40012c00
 80095b8:	fdffe008 	.word	0xfdffe008

080095bc <CmdResp3Error>:

//--------------------------------------------------------------
static SD_Error CmdResp3Error(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b082      	sub	sp, #8
 80095c0:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80095c2:	2300      	movs	r3, #0
 80095c4:	70fb      	strb	r3, [r7, #3]
  uint32_t status;

  status = SDIO->STA;
 80095c6:	4b10      	ldr	r3, [pc, #64]	; (8009608 <CmdResp3Error+0x4c>)
 80095c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095ca:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 80095cc:	e002      	b.n	80095d4 <CmdResp3Error+0x18>
  {
    status = SDIO->STA;
 80095ce:	4b0e      	ldr	r3, [pc, #56]	; (8009608 <CmdResp3Error+0x4c>)
 80095d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095d2:	607b      	str	r3, [r7, #4]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d0f7      	beq.n	80095ce <CmdResp3Error+0x12>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f003 0304 	and.w	r3, r3, #4
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d006      	beq.n	80095f6 <CmdResp3Error+0x3a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 80095e8:	2303      	movs	r3, #3
 80095ea:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80095ec:	2004      	movs	r0, #4
 80095ee:	f7f9 f823 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 80095f2:	78fb      	ldrb	r3, [r7, #3]
 80095f4:	e004      	b.n	8009600 <CmdResp3Error+0x44>
  }
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80095f6:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80095fa:	f7f9 f81d 	bl	8002638 <SDIO_ClearFlag>
  return(errorstatus);
 80095fe:	78fb      	ldrb	r3, [r7, #3]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	40012c00 	.word	0x40012c00

0800960c <CmdResp2Error>:

//--------------------------------------------------------------
static SD_Error CmdResp2Error(void)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8009612:	2300      	movs	r3, #0
 8009614:	70fb      	strb	r3, [r7, #3]
  uint32_t status;

  status = SDIO->STA;
 8009616:	4b16      	ldr	r3, [pc, #88]	; (8009670 <CmdResp2Error+0x64>)
 8009618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800961a:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 800961c:	e002      	b.n	8009624 <CmdResp2Error+0x18>
  {
    status = SDIO->STA;
 800961e:	4b14      	ldr	r3, [pc, #80]	; (8009670 <CmdResp2Error+0x64>)
 8009620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009622:	607b      	str	r3, [r7, #4]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800962a:	2b00      	cmp	r3, #0
 800962c:	d0f7      	beq.n	800961e <CmdResp2Error+0x12>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f003 0304 	and.w	r3, r3, #4
 8009634:	2b00      	cmp	r3, #0
 8009636:	d006      	beq.n	8009646 <CmdResp2Error+0x3a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 800963c:	2004      	movs	r0, #4
 800963e:	f7f8 fffb 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 8009642:	78fb      	ldrb	r3, [r7, #3]
 8009644:	e010      	b.n	8009668 <CmdResp2Error+0x5c>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f003 0301 	and.w	r3, r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	d006      	beq.n	800965e <CmdResp2Error+0x52>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 8009650:	2301      	movs	r3, #1
 8009652:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8009654:	2001      	movs	r0, #1
 8009656:	f7f8 ffef 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 800965a:	78fb      	ldrb	r3, [r7, #3]
 800965c:	e004      	b.n	8009668 <CmdResp2Error+0x5c>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800965e:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8009662:	f7f8 ffe9 	bl	8002638 <SDIO_ClearFlag>

  return(errorstatus);
 8009666:	78fb      	ldrb	r3, [r7, #3]
}
 8009668:	4618      	mov	r0, r3
 800966a:	3708      	adds	r7, #8
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	40012c00 	.word	0x40012c00

08009674 <CmdResp6Error>:

//--------------------------------------------------------------
static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b086      	sub	sp, #24
 8009678:	af00      	add	r7, sp, #0
 800967a:	4603      	mov	r3, r0
 800967c:	6039      	str	r1, [r7, #0]
 800967e:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 8009680:	2300      	movs	r3, #0
 8009682:	74fb      	strb	r3, [r7, #19]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 8009684:	4b2e      	ldr	r3, [pc, #184]	; (8009740 <CmdResp6Error+0xcc>)
 8009686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009688:	617b      	str	r3, [r7, #20]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 800968a:	e002      	b.n	8009692 <CmdResp6Error+0x1e>
  {
    status = SDIO->STA;
 800968c:	4b2c      	ldr	r3, [pc, #176]	; (8009740 <CmdResp6Error+0xcc>)
 800968e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009690:	617b      	str	r3, [r7, #20]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009698:	2b00      	cmp	r3, #0
 800969a:	d0f7      	beq.n	800968c <CmdResp6Error+0x18>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f003 0304 	and.w	r3, r3, #4
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d006      	beq.n	80096b4 <CmdResp6Error+0x40>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 80096a6:	2303      	movs	r3, #3
 80096a8:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80096aa:	2004      	movs	r0, #4
 80096ac:	f7f8 ffc4 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 80096b0:	7cfb      	ldrb	r3, [r7, #19]
 80096b2:	e040      	b.n	8009736 <CmdResp6Error+0xc2>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d006      	beq.n	80096cc <CmdResp6Error+0x58>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 80096be:	2301      	movs	r3, #1
 80096c0:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 80096c2:	2001      	movs	r0, #1
 80096c4:	f7f8 ffb8 	bl	8002638 <SDIO_ClearFlag>
    return(errorstatus);
 80096c8:	7cfb      	ldrb	r3, [r7, #19]
 80096ca:	e034      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 80096cc:	f7f8 ff10 	bl	80024f0 <SDIO_GetCommandResponse>
 80096d0:	4603      	mov	r3, r0
 80096d2:	461a      	mov	r2, r3
 80096d4:	79fb      	ldrb	r3, [r7, #7]
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d003      	beq.n	80096e2 <CmdResp6Error+0x6e>
  {
    errorstatus = SD_ILLEGAL_CMD;
 80096da:	2310      	movs	r3, #16
 80096dc:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 80096de:	7cfb      	ldrb	r3, [r7, #19]
 80096e0:	e029      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80096e2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80096e6:	f7f8 ffa7 	bl	8002638 <SDIO_ClearFlag>

  /*!< We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 80096ea:	2000      	movs	r0, #0
 80096ec:	f7f8 ff0c 	bl	8002508 <SDIO_GetResponse>
 80096f0:	60f8      	str	r0, [r7, #12]

  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d106      	bne.n	800970a <CmdResp6Error+0x96>
  {
    *prca = (uint16_t) (response_r1 >> 16);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	0c1b      	lsrs	r3, r3, #16
 8009700:	b29a      	uxth	r2, r3
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	801a      	strh	r2, [r3, #0]
    return(errorstatus);
 8009706:	7cfb      	ldrb	r3, [r7, #19]
 8009708:	e015      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <CmdResp6Error+0xa4>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 8009714:	2313      	movs	r3, #19
 8009716:	e00e      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_ILLEGAL_CMD)
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800971e:	2b00      	cmp	r3, #0
 8009720:	d001      	beq.n	8009726 <CmdResp6Error+0xb2>
  {
    return(SD_ILLEGAL_CMD);
 8009722:	2310      	movs	r3, #16
 8009724:	e007      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800972c:	2b00      	cmp	r3, #0
 800972e:	d001      	beq.n	8009734 <CmdResp6Error+0xc0>
  {
    return(SD_COM_CRC_FAILED);
 8009730:	230f      	movs	r3, #15
 8009732:	e000      	b.n	8009736 <CmdResp6Error+0xc2>
  }

  return(errorstatus);
 8009734:	7cfb      	ldrb	r3, [r7, #19]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	40012c00 	.word	0x40012c00

08009744 <SDEnWideBus>:

//--------------------------------------------------------------
static SD_Error SDEnWideBus(FunctionalState NewState)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b086      	sub	sp, #24
 8009748:	af00      	add	r7, sp, #0
 800974a:	4603      	mov	r3, r0
 800974c:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	75fb      	strb	r3, [r7, #23]

  uint32_t scr[2] = {0, 0};
 8009752:	2300      	movs	r3, #0
 8009754:	60fb      	str	r3, [r7, #12]
 8009756:	2300      	movs	r3, #0
 8009758:	613b      	str	r3, [r7, #16]

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 800975a:	2000      	movs	r0, #0
 800975c:	f7f8 fed4 	bl	8002508 <SDIO_GetResponse>
 8009760:	4603      	mov	r3, r0
 8009762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009766:	2b00      	cmp	r3, #0
 8009768:	d003      	beq.n	8009772 <SDEnWideBus+0x2e>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
 800976a:	230e      	movs	r3, #14
 800976c:	75fb      	strb	r3, [r7, #23]
    return(errorstatus);
 800976e:	7dfb      	ldrb	r3, [r7, #23]
 8009770:	e09f      	b.n	80098b2 <SDEnWideBus+0x16e>
  }

  /*!< Get SCR Register */
  errorstatus = FindSCR(RCA, scr);
 8009772:	4b52      	ldr	r3, [pc, #328]	; (80098bc <SDEnWideBus+0x178>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	b29b      	uxth	r3, r3
 8009778:	f107 020c 	add.w	r2, r7, #12
 800977c:	4611      	mov	r1, r2
 800977e:	4618      	mov	r0, r3
 8009780:	f000 f8a0 	bl	80098c4 <FindSCR>
 8009784:	4603      	mov	r3, r0
 8009786:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8009788:	7dfb      	ldrb	r3, [r7, #23]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d001      	beq.n	8009792 <SDEnWideBus+0x4e>
  {
    return(errorstatus);
 800978e:	7dfb      	ldrb	r3, [r7, #23]
 8009790:	e08f      	b.n	80098b2 <SDEnWideBus+0x16e>
  }

  /*!< If wide bus operation to be enabled */
  if (NewState == ENABLE)
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d146      	bne.n	8009826 <SDEnWideBus+0xe2>
  {
    /*!< If requested card supports wide bus operation */
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d03d      	beq.n	800981e <SDEnWideBus+0xda>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80097a2:	4b46      	ldr	r3, [pc, #280]	; (80098bc <SDEnWideBus+0x178>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	041b      	lsls	r3, r3, #16
 80097a8:	4a45      	ldr	r2, [pc, #276]	; (80098c0 <SDEnWideBus+0x17c>)
 80097aa:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80097ac:	4b44      	ldr	r3, [pc, #272]	; (80098c0 <SDEnWideBus+0x17c>)
 80097ae:	2237      	movs	r2, #55	; 0x37
 80097b0:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80097b2:	4b43      	ldr	r3, [pc, #268]	; (80098c0 <SDEnWideBus+0x17c>)
 80097b4:	2240      	movs	r2, #64	; 0x40
 80097b6:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80097b8:	4b41      	ldr	r3, [pc, #260]	; (80098c0 <SDEnWideBus+0x17c>)
 80097ba:	2200      	movs	r2, #0
 80097bc:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80097be:	4b40      	ldr	r3, [pc, #256]	; (80098c0 <SDEnWideBus+0x17c>)
 80097c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80097c4:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80097c6:	483e      	ldr	r0, [pc, #248]	; (80098c0 <SDEnWideBus+0x17c>)
 80097c8:	f7f8 fe66 	bl	8002498 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80097cc:	2037      	movs	r0, #55	; 0x37
 80097ce:	f7ff fe23 	bl	8009418 <CmdResp1Error>
 80097d2:	4603      	mov	r3, r0
 80097d4:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 80097d6:	7dfb      	ldrb	r3, [r7, #23]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <SDEnWideBus+0x9c>
      {
        return(errorstatus);
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
 80097de:	e068      	b.n	80098b2 <SDEnWideBus+0x16e>
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
 80097e0:	4b37      	ldr	r3, [pc, #220]	; (80098c0 <SDEnWideBus+0x17c>)
 80097e2:	2202      	movs	r2, #2
 80097e4:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 80097e6:	4b36      	ldr	r3, [pc, #216]	; (80098c0 <SDEnWideBus+0x17c>)
 80097e8:	2206      	movs	r2, #6
 80097ea:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80097ec:	4b34      	ldr	r3, [pc, #208]	; (80098c0 <SDEnWideBus+0x17c>)
 80097ee:	2240      	movs	r2, #64	; 0x40
 80097f0:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80097f2:	4b33      	ldr	r3, [pc, #204]	; (80098c0 <SDEnWideBus+0x17c>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80097f8:	4b31      	ldr	r3, [pc, #196]	; (80098c0 <SDEnWideBus+0x17c>)
 80097fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80097fe:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8009800:	482f      	ldr	r0, [pc, #188]	; (80098c0 <SDEnWideBus+0x17c>)
 8009802:	f7f8 fe49 	bl	8002498 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 8009806:	2006      	movs	r0, #6
 8009808:	f7ff fe06 	bl	8009418 <CmdResp1Error>
 800980c:	4603      	mov	r3, r0
 800980e:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 8009810:	7dfb      	ldrb	r3, [r7, #23]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d001      	beq.n	800981a <SDEnWideBus+0xd6>
      {
        return(errorstatus);
 8009816:	7dfb      	ldrb	r3, [r7, #23]
 8009818:	e04b      	b.n	80098b2 <SDEnWideBus+0x16e>
      }
      return(errorstatus);
 800981a:	7dfb      	ldrb	r3, [r7, #23]
 800981c:	e049      	b.n	80098b2 <SDEnWideBus+0x16e>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
 800981e:	2325      	movs	r3, #37	; 0x25
 8009820:	75fb      	strb	r3, [r7, #23]
      return(errorstatus);
 8009822:	7dfb      	ldrb	r3, [r7, #23]
 8009824:	e045      	b.n	80098b2 <SDEnWideBus+0x16e>
    }
  }   /*!< If wide bus operation to be disabled */
  else
  {
    /*!< If requested card supports 1 bit mode operation */
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800982c:	2b00      	cmp	r3, #0
 800982e:	d03d      	beq.n	80098ac <SDEnWideBus+0x168>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8009830:	4b22      	ldr	r3, [pc, #136]	; (80098bc <SDEnWideBus+0x178>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	041b      	lsls	r3, r3, #16
 8009836:	4a22      	ldr	r2, [pc, #136]	; (80098c0 <SDEnWideBus+0x17c>)
 8009838:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800983a:	4b21      	ldr	r3, [pc, #132]	; (80098c0 <SDEnWideBus+0x17c>)
 800983c:	2237      	movs	r2, #55	; 0x37
 800983e:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8009840:	4b1f      	ldr	r3, [pc, #124]	; (80098c0 <SDEnWideBus+0x17c>)
 8009842:	2240      	movs	r2, #64	; 0x40
 8009844:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009846:	4b1e      	ldr	r3, [pc, #120]	; (80098c0 <SDEnWideBus+0x17c>)
 8009848:	2200      	movs	r2, #0
 800984a:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800984c:	4b1c      	ldr	r3, [pc, #112]	; (80098c0 <SDEnWideBus+0x17c>)
 800984e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009852:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8009854:	481a      	ldr	r0, [pc, #104]	; (80098c0 <SDEnWideBus+0x17c>)
 8009856:	f7f8 fe1f 	bl	8002498 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800985a:	2037      	movs	r0, #55	; 0x37
 800985c:	f7ff fddc 	bl	8009418 <CmdResp1Error>
 8009860:	4603      	mov	r3, r0
 8009862:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 8009864:	7dfb      	ldrb	r3, [r7, #23]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d001      	beq.n	800986e <SDEnWideBus+0x12a>
      {
        return(errorstatus);
 800986a:	7dfb      	ldrb	r3, [r7, #23]
 800986c:	e021      	b.n	80098b2 <SDEnWideBus+0x16e>
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 800986e:	4b14      	ldr	r3, [pc, #80]	; (80098c0 <SDEnWideBus+0x17c>)
 8009870:	2200      	movs	r2, #0
 8009872:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 8009874:	4b12      	ldr	r3, [pc, #72]	; (80098c0 <SDEnWideBus+0x17c>)
 8009876:	2206      	movs	r2, #6
 8009878:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800987a:	4b11      	ldr	r3, [pc, #68]	; (80098c0 <SDEnWideBus+0x17c>)
 800987c:	2240      	movs	r2, #64	; 0x40
 800987e:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009880:	4b0f      	ldr	r3, [pc, #60]	; (80098c0 <SDEnWideBus+0x17c>)
 8009882:	2200      	movs	r2, #0
 8009884:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8009886:	4b0e      	ldr	r3, [pc, #56]	; (80098c0 <SDEnWideBus+0x17c>)
 8009888:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800988c:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800988e:	480c      	ldr	r0, [pc, #48]	; (80098c0 <SDEnWideBus+0x17c>)
 8009890:	f7f8 fe02 	bl	8002498 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 8009894:	2006      	movs	r0, #6
 8009896:	f7ff fdbf 	bl	8009418 <CmdResp1Error>
 800989a:	4603      	mov	r3, r0
 800989c:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 800989e:	7dfb      	ldrb	r3, [r7, #23]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d001      	beq.n	80098a8 <SDEnWideBus+0x164>
      {
        return(errorstatus);
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	e004      	b.n	80098b2 <SDEnWideBus+0x16e>
      }

      return(errorstatus);
 80098a8:	7dfb      	ldrb	r3, [r7, #23]
 80098aa:	e002      	b.n	80098b2 <SDEnWideBus+0x16e>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
 80098ac:	2325      	movs	r3, #37	; 0x25
 80098ae:	75fb      	strb	r3, [r7, #23]
      return(errorstatus);
 80098b0:	7dfb      	ldrb	r3, [r7, #23]
    }
  }
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3718      	adds	r7, #24
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
 80098ba:	bf00      	nop
 80098bc:	20000508 	.word	0x20000508
 80098c0:	200008e0 	.word	0x200008e0

080098c4 <FindSCR>:
  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
{
 80098c4:	b590      	push	{r4, r7, lr}
 80098c6:	b087      	sub	sp, #28
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	4603      	mov	r3, r0
 80098cc:	6039      	str	r1, [r7, #0]
 80098ce:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	617b      	str	r3, [r7, #20]
  SD_Error errorstatus = SD_OK;
 80098d4:	2300      	movs	r3, #0
 80098d6:	74fb      	strb	r3, [r7, #19]
  uint32_t tempscr[2] = {0, 0};
 80098d8:	2300      	movs	r3, #0
 80098da:	60bb      	str	r3, [r7, #8]
 80098dc:	2300      	movs	r3, #0
 80098de:	60fb      	str	r3, [r7, #12]

  /*!< Set Block Size To 8 Bytes */
  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80098e0:	4b75      	ldr	r3, [pc, #468]	; (8009ab8 <FindSCR+0x1f4>)
 80098e2:	2208      	movs	r2, #8
 80098e4:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 80098e6:	4b74      	ldr	r3, [pc, #464]	; (8009ab8 <FindSCR+0x1f4>)
 80098e8:	2210      	movs	r2, #16
 80098ea:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80098ec:	4b72      	ldr	r3, [pc, #456]	; (8009ab8 <FindSCR+0x1f4>)
 80098ee:	2240      	movs	r2, #64	; 0x40
 80098f0:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80098f2:	4b71      	ldr	r3, [pc, #452]	; (8009ab8 <FindSCR+0x1f4>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80098f8:	4b6f      	ldr	r3, [pc, #444]	; (8009ab8 <FindSCR+0x1f4>)
 80098fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80098fe:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8009900:	486d      	ldr	r0, [pc, #436]	; (8009ab8 <FindSCR+0x1f4>)
 8009902:	f7f8 fdc9 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8009906:	2010      	movs	r0, #16
 8009908:	f7ff fd86 	bl	8009418 <CmdResp1Error>
 800990c:	4603      	mov	r3, r0
 800990e:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 8009910:	7cfb      	ldrb	r3, [r7, #19]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d001      	beq.n	800991a <FindSCR+0x56>
  {
    return(errorstatus);
 8009916:	7cfb      	ldrb	r3, [r7, #19]
 8009918:	e0c9      	b.n	8009aae <FindSCR+0x1ea>
  }

  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800991a:	4b68      	ldr	r3, [pc, #416]	; (8009abc <FindSCR+0x1f8>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	041b      	lsls	r3, r3, #16
 8009920:	4a65      	ldr	r2, [pc, #404]	; (8009ab8 <FindSCR+0x1f4>)
 8009922:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8009924:	4b64      	ldr	r3, [pc, #400]	; (8009ab8 <FindSCR+0x1f4>)
 8009926:	2237      	movs	r2, #55	; 0x37
 8009928:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800992a:	4b63      	ldr	r3, [pc, #396]	; (8009ab8 <FindSCR+0x1f4>)
 800992c:	2240      	movs	r2, #64	; 0x40
 800992e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009930:	4b61      	ldr	r3, [pc, #388]	; (8009ab8 <FindSCR+0x1f4>)
 8009932:	2200      	movs	r2, #0
 8009934:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8009936:	4b60      	ldr	r3, [pc, #384]	; (8009ab8 <FindSCR+0x1f4>)
 8009938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800993c:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800993e:	485e      	ldr	r0, [pc, #376]	; (8009ab8 <FindSCR+0x1f4>)
 8009940:	f7f8 fdaa 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8009944:	2037      	movs	r0, #55	; 0x37
 8009946:	f7ff fd67 	bl	8009418 <CmdResp1Error>
 800994a:	4603      	mov	r3, r0
 800994c:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 800994e:	7cfb      	ldrb	r3, [r7, #19]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d001      	beq.n	8009958 <FindSCR+0x94>
  {
    return(errorstatus);
 8009954:	7cfb      	ldrb	r3, [r7, #19]
 8009956:	e0aa      	b.n	8009aae <FindSCR+0x1ea>
  }
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8009958:	4b59      	ldr	r3, [pc, #356]	; (8009ac0 <FindSCR+0x1fc>)
 800995a:	f04f 32ff 	mov.w	r2, #4294967295
 800995e:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 8;
 8009960:	4b57      	ldr	r3, [pc, #348]	; (8009ac0 <FindSCR+0x1fc>)
 8009962:	2208      	movs	r2, #8
 8009964:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
 8009966:	4b56      	ldr	r3, [pc, #344]	; (8009ac0 <FindSCR+0x1fc>)
 8009968:	2230      	movs	r2, #48	; 0x30
 800996a:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 800996c:	4b54      	ldr	r3, [pc, #336]	; (8009ac0 <FindSCR+0x1fc>)
 800996e:	2202      	movs	r2, #2
 8009970:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8009972:	4b53      	ldr	r3, [pc, #332]	; (8009ac0 <FindSCR+0x1fc>)
 8009974:	2200      	movs	r2, #0
 8009976:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8009978:	4b51      	ldr	r3, [pc, #324]	; (8009ac0 <FindSCR+0x1fc>)
 800997a:	2201      	movs	r2, #1
 800997c:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 800997e:	4850      	ldr	r0, [pc, #320]	; (8009ac0 <FindSCR+0x1fc>)
 8009980:	f7f8 fdd6 	bl	8002530 <SDIO_DataConfig>


  /*!< Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8009984:	4b4c      	ldr	r3, [pc, #304]	; (8009ab8 <FindSCR+0x1f4>)
 8009986:	2200      	movs	r2, #0
 8009988:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 800998a:	4b4b      	ldr	r3, [pc, #300]	; (8009ab8 <FindSCR+0x1f4>)
 800998c:	2233      	movs	r2, #51	; 0x33
 800998e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8009990:	4b49      	ldr	r3, [pc, #292]	; (8009ab8 <FindSCR+0x1f4>)
 8009992:	2240      	movs	r2, #64	; 0x40
 8009994:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8009996:	4b48      	ldr	r3, [pc, #288]	; (8009ab8 <FindSCR+0x1f4>)
 8009998:	2200      	movs	r2, #0
 800999a:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800999c:	4b46      	ldr	r3, [pc, #280]	; (8009ab8 <FindSCR+0x1f4>)
 800999e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80099a2:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80099a4:	4844      	ldr	r0, [pc, #272]	; (8009ab8 <FindSCR+0x1f4>)
 80099a6:	f7f8 fd77 	bl	8002498 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SD_APP_SEND_SCR);
 80099aa:	2033      	movs	r0, #51	; 0x33
 80099ac:	f7ff fd34 	bl	8009418 <CmdResp1Error>
 80099b0:	4603      	mov	r3, r0
 80099b2:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 80099b4:	7cfb      	ldrb	r3, [r7, #19]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d014      	beq.n	80099e4 <FindSCR+0x120>
  {
    return(errorstatus);
 80099ba:	7cfb      	ldrb	r3, [r7, #19]
 80099bc:	e077      	b.n	8009aae <FindSCR+0x1ea>
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 80099be:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80099c2:	f7f8 fe1f 	bl	8002604 <SDIO_GetFlagStatus>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00b      	beq.n	80099e4 <FindSCR+0x120>
    {
      *(tempscr + index) = SDIO_ReadData();
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	f107 0208 	add.w	r2, r7, #8
 80099d4:	18d4      	adds	r4, r2, r3
 80099d6:	f7f8 fdd9 	bl	800258c <SDIO_ReadData>
 80099da:	4603      	mov	r3, r0
 80099dc:	6023      	str	r3, [r4, #0]
      index++;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	3301      	adds	r3, #1
 80099e2:	617b      	str	r3, [r7, #20]
  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 80099e4:	4b37      	ldr	r3, [pc, #220]	; (8009ac4 <FindSCR+0x200>)
 80099e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80099e8:	f240 632a 	movw	r3, #1578	; 0x62a
 80099ec:	4013      	ands	r3, r2
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d0e5      	beq.n	80099be <FindSCR+0xfa>
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 80099f2:	2008      	movs	r0, #8
 80099f4:	f7f8 fe06 	bl	8002604 <SDIO_GetFlagStatus>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d006      	beq.n	8009a0c <FindSCR+0x148>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 80099fe:	2008      	movs	r0, #8
 8009a00:	f7f8 fe1a 	bl	8002638 <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
 8009a04:	2304      	movs	r3, #4
 8009a06:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8009a08:	7cfb      	ldrb	r3, [r7, #19]
 8009a0a:	e050      	b.n	8009aae <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8009a0c:	2002      	movs	r0, #2
 8009a0e:	f7f8 fdf9 	bl	8002604 <SDIO_GetFlagStatus>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d006      	beq.n	8009a26 <FindSCR+0x162>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8009a18:	2002      	movs	r0, #2
 8009a1a:	f7f8 fe0d 	bl	8002638 <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
 8009a1e:	2302      	movs	r3, #2
 8009a20:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8009a22:	7cfb      	ldrb	r3, [r7, #19]
 8009a24:	e043      	b.n	8009aae <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 8009a26:	2020      	movs	r0, #32
 8009a28:	f7f8 fdec 	bl	8002604 <SDIO_GetFlagStatus>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d006      	beq.n	8009a40 <FindSCR+0x17c>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 8009a32:	2020      	movs	r0, #32
 8009a34:	f7f8 fe00 	bl	8002638 <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
 8009a38:	2306      	movs	r3, #6
 8009a3a:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8009a3c:	7cfb      	ldrb	r3, [r7, #19]
 8009a3e:	e036      	b.n	8009aae <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 8009a40:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009a44:	f7f8 fdde 	bl	8002604 <SDIO_GetFlagStatus>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d007      	beq.n	8009a5e <FindSCR+0x19a>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 8009a4e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009a52:	f7f8 fdf1 	bl	8002638 <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
 8009a56:	2307      	movs	r3, #7
 8009a58:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8009a5a:	7cfb      	ldrb	r3, [r7, #19]
 8009a5c:	e027      	b.n	8009aae <FindSCR+0x1ea>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8009a5e:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8009a62:	f7f8 fde9 	bl	8002638 <SDIO_ClearFlag>

  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	3304      	adds	r3, #4
 8009a6a:	68ba      	ldr	r2, [r7, #8]
 8009a6c:	0611      	lsls	r1, r2, #24
 8009a6e:	68ba      	ldr	r2, [r7, #8]
 8009a70:	0212      	lsls	r2, r2, #8
 8009a72:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8009a76:	4311      	orrs	r1, r2
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	0a12      	lsrs	r2, r2, #8
 8009a7c:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 8009a80:	4311      	orrs	r1, r2
 8009a82:	68ba      	ldr	r2, [r7, #8]
 8009a84:	0e12      	lsrs	r2, r2, #24
 8009a86:	430a      	orrs	r2, r1
 8009a88:	601a      	str	r2, [r3, #0]

  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	061a      	lsls	r2, r3, #24
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	021b      	lsls	r3, r3, #8
 8009a92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009a96:	431a      	orrs	r2, r3
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	0a1b      	lsrs	r3, r3, #8
 8009a9c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009aa0:	431a      	orrs	r2, r3
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	0e1b      	lsrs	r3, r3, #24
 8009aa6:	431a      	orrs	r2, r3
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	601a      	str	r2, [r3, #0]

  return(errorstatus);
 8009aac:	7cfb      	ldrb	r3, [r7, #19]
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	371c      	adds	r7, #28
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd90      	pop	{r4, r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	200008e0 	.word	0x200008e0
 8009abc:	20000508 	.word	0x20000508
 8009ac0:	20000968 	.word	0x20000968
 8009ac4:	40012c00 	.word	0x40012c00

08009ac8 <SD_LowLevel_Init>:
  GPIO_Init(GPIOC, &GPIO_InitStructure);
}

//--------------------------------------------------------------
void SD_LowLevel_Init(void)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b082      	sub	sp, #8
 8009acc:	af00      	add	r7, sp, #0
#if USE_DETECT_PIN==1
  /* GPIOC and GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
#else
  /* GPIOC and GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD, ENABLE);
 8009ace:	2101      	movs	r1, #1
 8009ad0:	200c      	movs	r0, #12
 8009ad2:	f7f7 fea3 	bl	800181c <RCC_AHB1PeriphClockCmd>
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
#else
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
 8009ad6:	220c      	movs	r2, #12
 8009ad8:	2108      	movs	r1, #8
 8009ada:	481e      	ldr	r0, [pc, #120]	; (8009b54 <SD_LowLevel_Init+0x8c>)
 8009adc:	f7f7 fd2d 	bl	800153a <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
 8009ae0:	220c      	movs	r2, #12
 8009ae2:	210c      	movs	r1, #12
 8009ae4:	481b      	ldr	r0, [pc, #108]	; (8009b54 <SD_LowLevel_Init+0x8c>)
 8009ae6:	f7f7 fd28 	bl	800153a <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
 8009aea:	220c      	movs	r2, #12
 8009aec:	2102      	movs	r1, #2
 8009aee:	481a      	ldr	r0, [pc, #104]	; (8009b58 <SD_LowLevel_Init+0x90>)
 8009af0:	f7f7 fd23 	bl	800153a <GPIO_PinAFConfig>

  /* Configure PC.08 pins: D0 pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8009af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009af8:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009afa:	2302      	movs	r3, #2
 8009afc:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8009afe:	2302      	movs	r3, #2
 8009b00:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009b02:	2300      	movs	r3, #0
 8009b04:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8009b06:	2301      	movs	r3, #1
 8009b08:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009b0a:	463b      	mov	r3, r7
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	4811      	ldr	r0, [pc, #68]	; (8009b54 <SD_LowLevel_Init+0x8c>)
 8009b10:	f7f7 fbfa 	bl	8001308 <GPIO_Init>
#endif

  /* Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8009b14:	2304      	movs	r3, #4
 8009b16:	603b      	str	r3, [r7, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8009b18:	463b      	mov	r3, r7
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	480e      	ldr	r0, [pc, #56]	; (8009b58 <SD_LowLevel_Init+0x90>)
 8009b1e:	f7f7 fbf3 	bl	8001308 <GPIO_Init>

  /* Configure PC.12 pin: CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8009b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b26:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8009b2c:	463b      	mov	r3, r7
 8009b2e:	4619      	mov	r1, r3
 8009b30:	4808      	ldr	r0, [pc, #32]	; (8009b54 <SD_LowLevel_Init+0x8c>)
 8009b32:	f7f7 fbe9 	bl	8001308 <GPIO_Init>
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
#endif

  /* Enable the SDIO APB2 Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE);
 8009b36:	2101      	movs	r1, #1
 8009b38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009b3c:	f7f7 feae 	bl	800189c <RCC_APB2PeriphClockCmd>

  /* Enable the DMA2 Clock */
  RCC_AHB1PeriphClockCmd(SD_SDIO_DMA_CLK, ENABLE);
 8009b40:	2101      	movs	r1, #1
 8009b42:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8009b46:	f7f7 fe69 	bl	800181c <RCC_AHB1PeriphClockCmd>
}
 8009b4a:	bf00      	nop
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	40020800 	.word	0x40020800
 8009b58:	40020c00 	.word	0x40020c00

08009b5c <SD_LowLevel_DMA_TxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b092      	sub	sp, #72	; 0x48
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 8009b66:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8009b6a:	4823      	ldr	r0, [pc, #140]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009b6c:	f7f7 faf2 	bl	8001154 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 8009b70:	2100      	movs	r1, #0
 8009b72:	4821      	ldr	r0, [pc, #132]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009b74:	f7f7 fab6 	bl	80010e4 <DMA_Cmd>

  /* DMA2 Stream3  or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 8009b78:	481f      	ldr	r0, [pc, #124]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009b7a:	f7f7 f987 	bl	8000e8c <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 8009b7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b82:	60fb      	str	r3, [r7, #12]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8009b84:	4b1d      	ldr	r3, [pc, #116]	; (8009bfc <SD_LowLevel_DMA_TxConfig+0xa0>)
 8009b86:	613b      	str	r3, [r7, #16]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	617b      	str	r3, [r7, #20]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8009b8c:	2340      	movs	r3, #64	; 0x40
 8009b8e:	61bb      	str	r3, [r7, #24]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	61fb      	str	r3, [r7, #28]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8009b94:	2300      	movs	r3, #0
 8009b96:	623b      	str	r3, [r7, #32]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8009b98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b9c:	627b      	str	r3, [r7, #36]	; 0x24
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8009b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8009ba4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8009baa:	2300      	movs	r3, #0
 8009bac:	633b      	str	r3, [r7, #48]	; 0x30
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8009bae:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8009bb2:	637b      	str	r3, [r7, #52]	; 0x34
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8009bb4:	2304      	movs	r3, #4
 8009bb6:	63bb      	str	r3, [r7, #56]	; 0x38
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	63fb      	str	r3, [r7, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8009bbc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009bc0:	643b      	str	r3, [r7, #64]	; 0x40
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8009bc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009bc6:	647b      	str	r3, [r7, #68]	; 0x44
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8009bc8:	f107 030c 	add.w	r3, r7, #12
 8009bcc:	4619      	mov	r1, r3
 8009bce:	480a      	ldr	r0, [pc, #40]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009bd0:	f7f7 fa30 	bl	8001034 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	2110      	movs	r1, #16
 8009bd8:	4807      	ldr	r0, [pc, #28]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009bda:	f7f7 fae9 	bl	80011b0 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8009bde:	2120      	movs	r1, #32
 8009be0:	4805      	ldr	r0, [pc, #20]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009be2:	f7f7 fa9b 	bl	800111c <DMA_FlowControllerConfig>

  /* DMA2 Stream3  or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8009be6:	2101      	movs	r1, #1
 8009be8:	4803      	ldr	r0, [pc, #12]	; (8009bf8 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8009bea:	f7f7 fa7b 	bl	80010e4 <DMA_Cmd>
    
}
 8009bee:	bf00      	nop
 8009bf0:	3748      	adds	r7, #72	; 0x48
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	40026458 	.word	0x40026458
 8009bfc:	40012c80 	.word	0x40012c80

08009c00 <SD_LowLevel_DMA_RxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b092      	sub	sp, #72	; 0x48
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 8009c0a:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8009c0e:	4823      	ldr	r0, [pc, #140]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c10:	f7f7 faa0 	bl	8001154 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 8009c14:	2100      	movs	r1, #0
 8009c16:	4821      	ldr	r0, [pc, #132]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c18:	f7f7 fa64 	bl	80010e4 <DMA_Cmd>

  /* DMA2 Stream3 or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 8009c1c:	481f      	ldr	r0, [pc, #124]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c1e:	f7f7 f935 	bl	8000e8c <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 8009c22:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009c26:	60fb      	str	r3, [r7, #12]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8009c28:	4b1d      	ldr	r3, [pc, #116]	; (8009ca0 <SD_LowLevel_DMA_RxConfig+0xa0>)
 8009c2a:	613b      	str	r3, [r7, #16]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	617b      	str	r3, [r7, #20]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8009c30:	2300      	movs	r3, #0
 8009c32:	61bb      	str	r3, [r7, #24]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	61fb      	str	r3, [r7, #28]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	623b      	str	r3, [r7, #32]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8009c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c40:	627b      	str	r3, [r7, #36]	; 0x24
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8009c42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c46:	62bb      	str	r3, [r7, #40]	; 0x28
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8009c48:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	633b      	str	r3, [r7, #48]	; 0x30
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8009c52:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8009c56:	637b      	str	r3, [r7, #52]	; 0x34
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8009c58:	2304      	movs	r3, #4
 8009c5a:	63bb      	str	r3, [r7, #56]	; 0x38
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8009c5c:	2303      	movs	r3, #3
 8009c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8009c60:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009c64:	643b      	str	r3, [r7, #64]	; 0x40
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8009c66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009c6a:	647b      	str	r3, [r7, #68]	; 0x44
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8009c6c:	f107 030c 	add.w	r3, r7, #12
 8009c70:	4619      	mov	r1, r3
 8009c72:	480a      	ldr	r0, [pc, #40]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c74:	f7f7 f9de 	bl	8001034 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8009c78:	2201      	movs	r2, #1
 8009c7a:	2110      	movs	r1, #16
 8009c7c:	4807      	ldr	r0, [pc, #28]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c7e:	f7f7 fa97 	bl	80011b0 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8009c82:	2120      	movs	r1, #32
 8009c84:	4805      	ldr	r0, [pc, #20]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c86:	f7f7 fa49 	bl	800111c <DMA_FlowControllerConfig>

  /* DMA2 Stream3 or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8009c8a:	2101      	movs	r1, #1
 8009c8c:	4803      	ldr	r0, [pc, #12]	; (8009c9c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8009c8e:	f7f7 fa29 	bl	80010e4 <DMA_Cmd>
}
 8009c92:	bf00      	nop
 8009c94:	3748      	adds	r7, #72	; 0x48
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	40026458 	.word	0x40026458
 8009ca0:	40012c80 	.word	0x40012c80

08009ca4 <SDIO_IRQHandler>:

//--------------------------------------------------------------
// Interrupt-Funktionen
//--------------------------------------------------------------
void SDIO_IRQHandler(void)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	af00      	add	r7, sp, #0
  /* Process All SDIO Interrupt Sources */
  SD_ProcessIRQSrc();
 8009ca8:	f7ff fad8 	bl	800925c <SD_ProcessIRQSrc>
}
 8009cac:	bf00      	nop
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <DMA2_Stream3_IRQHandler>:


void SD_SDIO_DMA_IRQHANDLER(void)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	af00      	add	r7, sp, #0
  /* Process DMA2 Stream3 or DMA2 Stream6 Interrupt Sources */
  SD_ProcessDMAIRQ();
 8009cb4:	f7ff fb36 	bl	8009324 <SD_ProcessDMAIRQ>
}
 8009cb8:	bf00      	nop
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	af00      	add	r7, sp, #0

}
 8009cc0:	bf00      	nop
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr

08009cca <USB_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_initialize(void)
{
 8009cca:	b480      	push	{r7}
 8009ccc:	b083      	sub	sp, #12
 8009cce:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8009cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cd4:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8009cd6:	687b      	ldr	r3, [r7, #4]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <USB_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_status(void)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8009cea:	f04f 33ff 	mov.w	r3, #4294967295
 8009cee:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8009cf0:	687b      	ldr	r3, [r7, #4]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	370c      	adds	r7, #12
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <USB_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b087      	sub	sp, #28
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	60f8      	str	r0, [r7, #12]
 8009d06:	60b9      	str	r1, [r7, #8]
 8009d08:	4613      	mov	r3, r2
 8009d0a:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8009d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d10:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8009d12:	697b      	ldr	r3, [r7, #20]
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	371c      	adds	r7, #28
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <USB_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b087      	sub	sp, #28
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	4613      	mov	r3, r2
 8009d2c:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8009d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d32:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8009d34:	697b      	ldr	r3, [r7, #20]
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	371c      	adds	r7, #28
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <USB_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_ioctl(BYTE cmd, void *buff)
{
 8009d42:	b480      	push	{r7}
 8009d44:	b085      	sub	sp, #20
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	4603      	mov	r3, r0
 8009d4a:	6039      	str	r1, [r7, #0]
 8009d4c:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8009d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d52:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8009d54:	68fb      	ldr	r3, [r7, #12]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr

08009d62 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8009d62:	b480      	push	{r7}
 8009d64:	af00      	add	r7, sp, #0
}
 8009d66:	bf00      	nop
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8009d70:	b480      	push	{r7}
 8009d72:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8009d74:	e7fe      	b.n	8009d74 <HardFault_Handler+0x4>

08009d76 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8009d76:	b480      	push	{r7}
 8009d78:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8009d7a:	e7fe      	b.n	8009d7a <MemManage_Handler+0x4>

08009d7c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8009d80:	e7fe      	b.n	8009d80 <BusFault_Handler+0x4>

08009d82 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8009d82:	b480      	push	{r7}
 8009d84:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8009d86:	e7fe      	b.n	8009d86 <UsageFault_Handler+0x4>

08009d88 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	af00      	add	r7, sp, #0
}
 8009d8c:	bf00      	nop
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8009d96:	b480      	push	{r7}
 8009d98:	af00      	add	r7, sp, #0
}
 8009d9a:	bf00      	nop
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8009da4:	b480      	push	{r7}
 8009da6:	af00      	add	r7, sp, #0
}
 8009da8:	bf00      	nop
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr

08009db2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8009db2:	b580      	push	{r7, lr}
 8009db4:	af00      	add	r7, sp, #0
	task_scheduler();
 8009db6:	f7fb ff71 	bl	8005c9c <task_scheduler>
}
 8009dba:	bf00      	nop
 8009dbc:	bd80      	pop	{r7, pc}
	...

08009dc0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009dc4:	4a12      	ldr	r2, [pc, #72]	; (8009e10 <SystemInit+0x50>)
 8009dc6:	4b12      	ldr	r3, [pc, #72]	; (8009e10 <SystemInit+0x50>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f043 0301 	orr.w	r3, r3, #1
 8009dce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009dd0:	4b0f      	ldr	r3, [pc, #60]	; (8009e10 <SystemInit+0x50>)
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009dd6:	4a0e      	ldr	r2, [pc, #56]	; (8009e10 <SystemInit+0x50>)
 8009dd8:	4b0d      	ldr	r3, [pc, #52]	; (8009e10 <SystemInit+0x50>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009de0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009de4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009de6:	4b0a      	ldr	r3, [pc, #40]	; (8009e10 <SystemInit+0x50>)
 8009de8:	4a0a      	ldr	r2, [pc, #40]	; (8009e14 <SystemInit+0x54>)
 8009dea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009dec:	4a08      	ldr	r2, [pc, #32]	; (8009e10 <SystemInit+0x50>)
 8009dee:	4b08      	ldr	r3, [pc, #32]	; (8009e10 <SystemInit+0x50>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009df6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009df8:	4b05      	ldr	r3, [pc, #20]	; (8009e10 <SystemInit+0x50>)
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8009dfe:	f000 f80d 	bl	8009e1c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009e02:	4b05      	ldr	r3, [pc, #20]	; (8009e18 <SystemInit+0x58>)
 8009e04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009e08:	609a      	str	r2, [r3, #8]
#endif
}
 8009e0a:	bf00      	nop
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	40023800 	.word	0x40023800
 8009e14:	24003010 	.word	0x24003010
 8009e18:	e000ed00 	.word	0xe000ed00

08009e1c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8009e22:	2300      	movs	r3, #0
 8009e24:	607b      	str	r3, [r7, #4]
 8009e26:	2300      	movs	r3, #0
 8009e28:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8009e2a:	4a36      	ldr	r2, [pc, #216]	; (8009f04 <SetSysClock+0xe8>)
 8009e2c:	4b35      	ldr	r3, [pc, #212]	; (8009f04 <SetSysClock+0xe8>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e34:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8009e36:	4b33      	ldr	r3, [pc, #204]	; (8009f04 <SetSysClock+0xe8>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e3e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	3301      	adds	r3, #1
 8009e44:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d103      	bne.n	8009e54 <SetSysClock+0x38>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8009e52:	d1f0      	bne.n	8009e36 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8009e54:	4b2b      	ldr	r3, [pc, #172]	; (8009f04 <SetSysClock+0xe8>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d002      	beq.n	8009e66 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8009e60:	2301      	movs	r3, #1
 8009e62:	603b      	str	r3, [r7, #0]
 8009e64:	e001      	b.n	8009e6a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8009e66:	2300      	movs	r3, #0
 8009e68:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d142      	bne.n	8009ef6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8009e70:	4a24      	ldr	r2, [pc, #144]	; (8009f04 <SetSysClock+0xe8>)
 8009e72:	4b24      	ldr	r3, [pc, #144]	; (8009f04 <SetSysClock+0xe8>)
 8009e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e7a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8009e7c:	4a22      	ldr	r2, [pc, #136]	; (8009f08 <SetSysClock+0xec>)
 8009e7e:	4b22      	ldr	r3, [pc, #136]	; (8009f08 <SetSysClock+0xec>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009e86:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8009e88:	4a1e      	ldr	r2, [pc, #120]	; (8009f04 <SetSysClock+0xe8>)
 8009e8a:	4b1e      	ldr	r3, [pc, #120]	; (8009f04 <SetSysClock+0xe8>)
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8009e90:	4a1c      	ldr	r2, [pc, #112]	; (8009f04 <SetSysClock+0xe8>)
 8009e92:	4b1c      	ldr	r3, [pc, #112]	; (8009f04 <SetSysClock+0xe8>)
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e9a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8009e9c:	4a19      	ldr	r2, [pc, #100]	; (8009f04 <SetSysClock+0xe8>)
 8009e9e:	4b19      	ldr	r3, [pc, #100]	; (8009f04 <SetSysClock+0xe8>)
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8009ea6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8009ea8:	4b16      	ldr	r3, [pc, #88]	; (8009f04 <SetSysClock+0xe8>)
 8009eaa:	4a18      	ldr	r2, [pc, #96]	; (8009f0c <SetSysClock+0xf0>)
 8009eac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8009eae:	4a15      	ldr	r2, [pc, #84]	; (8009f04 <SetSysClock+0xe8>)
 8009eb0:	4b14      	ldr	r3, [pc, #80]	; (8009f04 <SetSysClock+0xe8>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009eb8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8009eba:	bf00      	nop
 8009ebc:	4b11      	ldr	r3, [pc, #68]	; (8009f04 <SetSysClock+0xe8>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d0f9      	beq.n	8009ebc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8009ec8:	4b11      	ldr	r3, [pc, #68]	; (8009f10 <SetSysClock+0xf4>)
 8009eca:	f240 6205 	movw	r2, #1541	; 0x605
 8009ece:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8009ed0:	4a0c      	ldr	r2, [pc, #48]	; (8009f04 <SetSysClock+0xe8>)
 8009ed2:	4b0c      	ldr	r3, [pc, #48]	; (8009f04 <SetSysClock+0xe8>)
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f023 0303 	bic.w	r3, r3, #3
 8009eda:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8009edc:	4a09      	ldr	r2, [pc, #36]	; (8009f04 <SetSysClock+0xe8>)
 8009ede:	4b09      	ldr	r3, [pc, #36]	; (8009f04 <SetSysClock+0xe8>)
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	f043 0302 	orr.w	r3, r3, #2
 8009ee6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8009ee8:	bf00      	nop
 8009eea:	4b06      	ldr	r3, [pc, #24]	; (8009f04 <SetSysClock+0xe8>)
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	f003 030c 	and.w	r3, r3, #12
 8009ef2:	2b08      	cmp	r3, #8
 8009ef4:	d1f9      	bne.n	8009eea <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8009ef6:	bf00      	nop
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr
 8009f02:	bf00      	nop
 8009f04:	40023800 	.word	0x40023800
 8009f08:	40007000 	.word	0x40007000
 8009f0c:	07405408 	.word	0x07405408
 8009f10:	40023c00 	.word	0x40023c00

08009f14 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b087      	sub	sp, #28
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8009f20:	2301      	movs	r3, #1
 8009f22:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8009f24:	e004      	b.n	8009f30 <ts_itoa+0x1c>
		div *= base;
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	687a      	ldr	r2, [r7, #4]
 8009f2a:	fb02 f303 	mul.w	r3, r2, r3
 8009f2e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	fbb2 f2f3 	udiv	r2, r2, r3
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d2f3      	bcs.n	8009f26 <ts_itoa+0x12>

	while (div != 0)
 8009f3e:	e029      	b.n	8009f94 <ts_itoa+0x80>
	{
		int num = d/div;
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	68ba      	ldr	r2, [r7, #8]
 8009f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f48:	613b      	str	r3, [r7, #16]
		d = d%div;
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f52:	fb02 f201 	mul.w	r2, r2, r1
 8009f56:	1a9b      	subs	r3, r3, r2
 8009f58:	60bb      	str	r3, [r7, #8]
		div /= base;
 8009f5a:	697a      	ldr	r2, [r7, #20]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	fb92 f3f3 	sdiv	r3, r2, r3
 8009f62:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	2b09      	cmp	r3, #9
 8009f68:	dd0a      	ble.n	8009f80 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	1c59      	adds	r1, r3, #1
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	6011      	str	r1, [r2, #0]
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	b2d2      	uxtb	r2, r2
 8009f78:	3237      	adds	r2, #55	; 0x37
 8009f7a:	b2d2      	uxtb	r2, r2
 8009f7c:	701a      	strb	r2, [r3, #0]
 8009f7e:	e009      	b.n	8009f94 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	1c59      	adds	r1, r3, #1
 8009f86:	68fa      	ldr	r2, [r7, #12]
 8009f88:	6011      	str	r1, [r2, #0]
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	b2d2      	uxtb	r2, r2
 8009f8e:	3230      	adds	r2, #48	; 0x30
 8009f90:	b2d2      	uxtb	r2, r2
 8009f92:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d1d2      	bne.n	8009f40 <ts_itoa+0x2c>
	}
}
 8009f9a:	bf00      	nop
 8009f9c:	371c      	adds	r7, #28
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b088      	sub	sp, #32
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	60f8      	str	r0, [r7, #12]
 8009fae:	60b9      	str	r1, [r7, #8]
 8009fb0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8009fb6:	e07d      	b.n	800a0b4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b25      	cmp	r3, #37	; 0x25
 8009fbe:	d171      	bne.n	800a0a4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	60bb      	str	r3, [r7, #8]
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	2b64      	cmp	r3, #100	; 0x64
 8009fcc:	d01e      	beq.n	800a00c <ts_formatstring+0x66>
 8009fce:	2b64      	cmp	r3, #100	; 0x64
 8009fd0:	dc06      	bgt.n	8009fe0 <ts_formatstring+0x3a>
 8009fd2:	2b58      	cmp	r3, #88	; 0x58
 8009fd4:	d050      	beq.n	800a078 <ts_formatstring+0xd2>
 8009fd6:	2b63      	cmp	r3, #99	; 0x63
 8009fd8:	d00e      	beq.n	8009ff8 <ts_formatstring+0x52>
 8009fda:	2b25      	cmp	r3, #37	; 0x25
 8009fdc:	d058      	beq.n	800a090 <ts_formatstring+0xea>
 8009fde:	e05d      	b.n	800a09c <ts_formatstring+0xf6>
 8009fe0:	2b73      	cmp	r3, #115	; 0x73
 8009fe2:	d02b      	beq.n	800a03c <ts_formatstring+0x96>
 8009fe4:	2b73      	cmp	r3, #115	; 0x73
 8009fe6:	dc02      	bgt.n	8009fee <ts_formatstring+0x48>
 8009fe8:	2b69      	cmp	r3, #105	; 0x69
 8009fea:	d00f      	beq.n	800a00c <ts_formatstring+0x66>
 8009fec:	e056      	b.n	800a09c <ts_formatstring+0xf6>
 8009fee:	2b75      	cmp	r3, #117	; 0x75
 8009ff0:	d037      	beq.n	800a062 <ts_formatstring+0xbc>
 8009ff2:	2b78      	cmp	r3, #120	; 0x78
 8009ff4:	d040      	beq.n	800a078 <ts_formatstring+0xd2>
 8009ff6:	e051      	b.n	800a09c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	1c5a      	adds	r2, r3, #1
 8009ffc:	60fa      	str	r2, [r7, #12]
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	1d11      	adds	r1, r2, #4
 800a002:	6079      	str	r1, [r7, #4]
 800a004:	6812      	ldr	r2, [r2, #0]
 800a006:	b2d2      	uxtb	r2, r2
 800a008:	701a      	strb	r2, [r3, #0]
				break;
 800a00a:	e047      	b.n	800a09c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	1d1a      	adds	r2, r3, #4
 800a010:	607a      	str	r2, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800a016:	69fb      	ldr	r3, [r7, #28]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	da07      	bge.n	800a02c <ts_formatstring+0x86>
					{
						val *= -1;
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	425b      	negs	r3, r3
 800a020:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	1c5a      	adds	r2, r3, #1
 800a026:	60fa      	str	r2, [r7, #12]
 800a028:	222d      	movs	r2, #45	; 0x2d
 800a02a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800a02c:	69f9      	ldr	r1, [r7, #28]
 800a02e:	f107 030c 	add.w	r3, r7, #12
 800a032:	220a      	movs	r2, #10
 800a034:	4618      	mov	r0, r3
 800a036:	f7ff ff6d 	bl	8009f14 <ts_itoa>
				}
				break;
 800a03a:	e02f      	b.n	800a09c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	1d1a      	adds	r2, r3, #4
 800a040:	607a      	str	r2, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800a046:	e007      	b.n	800a058 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	1c5a      	adds	r2, r3, #1
 800a04c:	60fa      	str	r2, [r7, #12]
 800a04e:	69ba      	ldr	r2, [r7, #24]
 800a050:	1c51      	adds	r1, r2, #1
 800a052:	61b9      	str	r1, [r7, #24]
 800a054:	7812      	ldrb	r2, [r2, #0]
 800a056:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	781b      	ldrb	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d1f3      	bne.n	800a048 <ts_formatstring+0xa2>
					}
				}
				break;
 800a060:	e01c      	b.n	800a09c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	1d1a      	adds	r2, r3, #4
 800a066:	607a      	str	r2, [r7, #4]
 800a068:	6819      	ldr	r1, [r3, #0]
 800a06a:	f107 030c 	add.w	r3, r7, #12
 800a06e:	220a      	movs	r2, #10
 800a070:	4618      	mov	r0, r3
 800a072:	f7ff ff4f 	bl	8009f14 <ts_itoa>
				break;
 800a076:	e011      	b.n	800a09c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	1d1a      	adds	r2, r3, #4
 800a07c:	607a      	str	r2, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4619      	mov	r1, r3
 800a082:	f107 030c 	add.w	r3, r7, #12
 800a086:	2210      	movs	r2, #16
 800a088:	4618      	mov	r0, r3
 800a08a:	f7ff ff43 	bl	8009f14 <ts_itoa>
				break;
 800a08e:	e005      	b.n	800a09c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	1c5a      	adds	r2, r3, #1
 800a094:	60fa      	str	r2, [r7, #12]
 800a096:	2225      	movs	r2, #37	; 0x25
 800a098:	701a      	strb	r2, [r3, #0]
				  break;
 800a09a:	bf00      	nop
			}
			fmt++;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	60bb      	str	r3, [r7, #8]
 800a0a2:	e007      	b.n	800a0b4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	1c5a      	adds	r2, r3, #1
 800a0a8:	60fa      	str	r2, [r7, #12]
 800a0aa:	68ba      	ldr	r2, [r7, #8]
 800a0ac:	1c51      	adds	r1, r2, #1
 800a0ae:	60b9      	str	r1, [r7, #8]
 800a0b0:	7812      	ldrb	r2, [r2, #0]
 800a0b2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	f47f af7d 	bne.w	8009fb8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	1ad3      	subs	r3, r2, r3
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	3720      	adds	r7, #32
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800a0d4:	b40e      	push	{r1, r2, r3}
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b085      	sub	sp, #20
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800a0de:	f107 0320 	add.w	r3, r7, #32
 800a0e2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800a0e4:	68ba      	ldr	r2, [r7, #8]
 800a0e6:	69f9      	ldr	r1, [r7, #28]
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f7ff ff5c 	bl	8009fa6 <ts_formatstring>
 800a0ee:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3714      	adds	r7, #20
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0fc:	b003      	add	sp, #12
 800a0fe:	4770      	bx	lr

0800a100 <atoi>:
 800a100:	220a      	movs	r2, #10
 800a102:	2100      	movs	r1, #0
 800a104:	f000 b91e 	b.w	800a344 <strtol>

0800a108 <__libc_init_array>:
 800a108:	b570      	push	{r4, r5, r6, lr}
 800a10a:	4e0d      	ldr	r6, [pc, #52]	; (800a140 <__libc_init_array+0x38>)
 800a10c:	4c0d      	ldr	r4, [pc, #52]	; (800a144 <__libc_init_array+0x3c>)
 800a10e:	1ba4      	subs	r4, r4, r6
 800a110:	10a4      	asrs	r4, r4, #2
 800a112:	2500      	movs	r5, #0
 800a114:	42a5      	cmp	r5, r4
 800a116:	d109      	bne.n	800a12c <__libc_init_array+0x24>
 800a118:	4e0b      	ldr	r6, [pc, #44]	; (800a148 <__libc_init_array+0x40>)
 800a11a:	4c0c      	ldr	r4, [pc, #48]	; (800a14c <__libc_init_array+0x44>)
 800a11c:	f000 f9d2 	bl	800a4c4 <_init>
 800a120:	1ba4      	subs	r4, r4, r6
 800a122:	10a4      	asrs	r4, r4, #2
 800a124:	2500      	movs	r5, #0
 800a126:	42a5      	cmp	r5, r4
 800a128:	d105      	bne.n	800a136 <__libc_init_array+0x2e>
 800a12a:	bd70      	pop	{r4, r5, r6, pc}
 800a12c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a130:	4798      	blx	r3
 800a132:	3501      	adds	r5, #1
 800a134:	e7ee      	b.n	800a114 <__libc_init_array+0xc>
 800a136:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a13a:	4798      	blx	r3
 800a13c:	3501      	adds	r5, #1
 800a13e:	e7f2      	b.n	800a126 <__libc_init_array+0x1e>
 800a140:	0800a8e8 	.word	0x0800a8e8
 800a144:	0800a8e8 	.word	0x0800a8e8
 800a148:	0800a8e8 	.word	0x0800a8e8
 800a14c:	0800a8ec 	.word	0x0800a8ec

0800a150 <memset>:
 800a150:	4402      	add	r2, r0
 800a152:	4603      	mov	r3, r0
 800a154:	4293      	cmp	r3, r2
 800a156:	d100      	bne.n	800a15a <memset+0xa>
 800a158:	4770      	bx	lr
 800a15a:	f803 1b01 	strb.w	r1, [r3], #1
 800a15e:	e7f9      	b.n	800a154 <memset+0x4>

0800a160 <strcpy>:
 800a160:	4603      	mov	r3, r0
 800a162:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a166:	f803 2b01 	strb.w	r2, [r3], #1
 800a16a:	2a00      	cmp	r2, #0
 800a16c:	d1f9      	bne.n	800a162 <strcpy+0x2>
 800a16e:	4770      	bx	lr

0800a170 <strncpy>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	4604      	mov	r4, r0
 800a174:	b902      	cbnz	r2, 800a178 <strncpy+0x8>
 800a176:	bd70      	pop	{r4, r5, r6, pc}
 800a178:	4623      	mov	r3, r4
 800a17a:	f811 5b01 	ldrb.w	r5, [r1], #1
 800a17e:	f803 5b01 	strb.w	r5, [r3], #1
 800a182:	1e56      	subs	r6, r2, #1
 800a184:	b91d      	cbnz	r5, 800a18e <strncpy+0x1e>
 800a186:	4414      	add	r4, r2
 800a188:	42a3      	cmp	r3, r4
 800a18a:	d103      	bne.n	800a194 <strncpy+0x24>
 800a18c:	bd70      	pop	{r4, r5, r6, pc}
 800a18e:	461c      	mov	r4, r3
 800a190:	4632      	mov	r2, r6
 800a192:	e7ef      	b.n	800a174 <strncpy+0x4>
 800a194:	f803 5b01 	strb.w	r5, [r3], #1
 800a198:	e7f6      	b.n	800a188 <strncpy+0x18>
	...

0800a19c <strtok>:
 800a19c:	4b13      	ldr	r3, [pc, #76]	; (800a1ec <strtok+0x50>)
 800a19e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a2:	681d      	ldr	r5, [r3, #0]
 800a1a4:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800a1a6:	4606      	mov	r6, r0
 800a1a8:	460f      	mov	r7, r1
 800a1aa:	b9b4      	cbnz	r4, 800a1da <strtok+0x3e>
 800a1ac:	2050      	movs	r0, #80	; 0x50
 800a1ae:	f000 f8e3 	bl	800a378 <malloc>
 800a1b2:	65a8      	str	r0, [r5, #88]	; 0x58
 800a1b4:	6004      	str	r4, [r0, #0]
 800a1b6:	6044      	str	r4, [r0, #4]
 800a1b8:	6084      	str	r4, [r0, #8]
 800a1ba:	60c4      	str	r4, [r0, #12]
 800a1bc:	6104      	str	r4, [r0, #16]
 800a1be:	6144      	str	r4, [r0, #20]
 800a1c0:	6184      	str	r4, [r0, #24]
 800a1c2:	6284      	str	r4, [r0, #40]	; 0x28
 800a1c4:	62c4      	str	r4, [r0, #44]	; 0x2c
 800a1c6:	6304      	str	r4, [r0, #48]	; 0x30
 800a1c8:	6344      	str	r4, [r0, #52]	; 0x34
 800a1ca:	6384      	str	r4, [r0, #56]	; 0x38
 800a1cc:	63c4      	str	r4, [r0, #60]	; 0x3c
 800a1ce:	6404      	str	r4, [r0, #64]	; 0x40
 800a1d0:	6444      	str	r4, [r0, #68]	; 0x44
 800a1d2:	6484      	str	r4, [r0, #72]	; 0x48
 800a1d4:	64c4      	str	r4, [r0, #76]	; 0x4c
 800a1d6:	7704      	strb	r4, [r0, #28]
 800a1d8:	6244      	str	r4, [r0, #36]	; 0x24
 800a1da:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800a1dc:	4639      	mov	r1, r7
 800a1de:	4630      	mov	r0, r6
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e6:	f000 b803 	b.w	800a1f0 <__strtok_r>
 800a1ea:	bf00      	nop
 800a1ec:	200000ac 	.word	0x200000ac

0800a1f0 <__strtok_r>:
 800a1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f2:	b918      	cbnz	r0, 800a1fc <__strtok_r+0xc>
 800a1f4:	6810      	ldr	r0, [r2, #0]
 800a1f6:	b908      	cbnz	r0, 800a1fc <__strtok_r+0xc>
 800a1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	460f      	mov	r7, r1
 800a200:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a204:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a208:	b91e      	cbnz	r6, 800a212 <__strtok_r+0x22>
 800a20a:	b965      	cbnz	r5, 800a226 <__strtok_r+0x36>
 800a20c:	6015      	str	r5, [r2, #0]
 800a20e:	4628      	mov	r0, r5
 800a210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a212:	42b5      	cmp	r5, r6
 800a214:	d1f6      	bne.n	800a204 <__strtok_r+0x14>
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1ef      	bne.n	800a1fa <__strtok_r+0xa>
 800a21a:	6014      	str	r4, [r2, #0]
 800a21c:	7003      	strb	r3, [r0, #0]
 800a21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a220:	461c      	mov	r4, r3
 800a222:	e00c      	b.n	800a23e <__strtok_r+0x4e>
 800a224:	b915      	cbnz	r5, 800a22c <__strtok_r+0x3c>
 800a226:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a22a:	460e      	mov	r6, r1
 800a22c:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a230:	42ab      	cmp	r3, r5
 800a232:	d1f7      	bne.n	800a224 <__strtok_r+0x34>
 800a234:	2b00      	cmp	r3, #0
 800a236:	d0f3      	beq.n	800a220 <__strtok_r+0x30>
 800a238:	2300      	movs	r3, #0
 800a23a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a23e:	6014      	str	r4, [r2, #0]
 800a240:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a242 <_strtol_l.isra.0>:
 800a242:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a246:	4680      	mov	r8, r0
 800a248:	4689      	mov	r9, r1
 800a24a:	4692      	mov	sl, r2
 800a24c:	461f      	mov	r7, r3
 800a24e:	468b      	mov	fp, r1
 800a250:	465d      	mov	r5, fp
 800a252:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a254:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a258:	f000 f88a 	bl	800a370 <__locale_ctype_ptr_l>
 800a25c:	4420      	add	r0, r4
 800a25e:	7846      	ldrb	r6, [r0, #1]
 800a260:	f016 0608 	ands.w	r6, r6, #8
 800a264:	d10b      	bne.n	800a27e <_strtol_l.isra.0+0x3c>
 800a266:	2c2d      	cmp	r4, #45	; 0x2d
 800a268:	d10b      	bne.n	800a282 <_strtol_l.isra.0+0x40>
 800a26a:	782c      	ldrb	r4, [r5, #0]
 800a26c:	2601      	movs	r6, #1
 800a26e:	f10b 0502 	add.w	r5, fp, #2
 800a272:	b167      	cbz	r7, 800a28e <_strtol_l.isra.0+0x4c>
 800a274:	2f10      	cmp	r7, #16
 800a276:	d114      	bne.n	800a2a2 <_strtol_l.isra.0+0x60>
 800a278:	2c30      	cmp	r4, #48	; 0x30
 800a27a:	d00a      	beq.n	800a292 <_strtol_l.isra.0+0x50>
 800a27c:	e011      	b.n	800a2a2 <_strtol_l.isra.0+0x60>
 800a27e:	46ab      	mov	fp, r5
 800a280:	e7e6      	b.n	800a250 <_strtol_l.isra.0+0xe>
 800a282:	2c2b      	cmp	r4, #43	; 0x2b
 800a284:	bf04      	itt	eq
 800a286:	782c      	ldrbeq	r4, [r5, #0]
 800a288:	f10b 0502 	addeq.w	r5, fp, #2
 800a28c:	e7f1      	b.n	800a272 <_strtol_l.isra.0+0x30>
 800a28e:	2c30      	cmp	r4, #48	; 0x30
 800a290:	d127      	bne.n	800a2e2 <_strtol_l.isra.0+0xa0>
 800a292:	782b      	ldrb	r3, [r5, #0]
 800a294:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a298:	2b58      	cmp	r3, #88	; 0x58
 800a29a:	d14b      	bne.n	800a334 <_strtol_l.isra.0+0xf2>
 800a29c:	786c      	ldrb	r4, [r5, #1]
 800a29e:	2710      	movs	r7, #16
 800a2a0:	3502      	adds	r5, #2
 800a2a2:	2e00      	cmp	r6, #0
 800a2a4:	bf0c      	ite	eq
 800a2a6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a2aa:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	fbb1 fef7 	udiv	lr, r1, r7
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	fb07 1c1e 	mls	ip, r7, lr, r1
 800a2ba:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a2be:	2b09      	cmp	r3, #9
 800a2c0:	d811      	bhi.n	800a2e6 <_strtol_l.isra.0+0xa4>
 800a2c2:	461c      	mov	r4, r3
 800a2c4:	42a7      	cmp	r7, r4
 800a2c6:	dd1d      	ble.n	800a304 <_strtol_l.isra.0+0xc2>
 800a2c8:	1c53      	adds	r3, r2, #1
 800a2ca:	d007      	beq.n	800a2dc <_strtol_l.isra.0+0x9a>
 800a2cc:	4586      	cmp	lr, r0
 800a2ce:	d316      	bcc.n	800a2fe <_strtol_l.isra.0+0xbc>
 800a2d0:	d101      	bne.n	800a2d6 <_strtol_l.isra.0+0x94>
 800a2d2:	45a4      	cmp	ip, r4
 800a2d4:	db13      	blt.n	800a2fe <_strtol_l.isra.0+0xbc>
 800a2d6:	fb00 4007 	mla	r0, r0, r7, r4
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2e0:	e7eb      	b.n	800a2ba <_strtol_l.isra.0+0x78>
 800a2e2:	270a      	movs	r7, #10
 800a2e4:	e7dd      	b.n	800a2a2 <_strtol_l.isra.0+0x60>
 800a2e6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a2ea:	2b19      	cmp	r3, #25
 800a2ec:	d801      	bhi.n	800a2f2 <_strtol_l.isra.0+0xb0>
 800a2ee:	3c37      	subs	r4, #55	; 0x37
 800a2f0:	e7e8      	b.n	800a2c4 <_strtol_l.isra.0+0x82>
 800a2f2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a2f6:	2b19      	cmp	r3, #25
 800a2f8:	d804      	bhi.n	800a304 <_strtol_l.isra.0+0xc2>
 800a2fa:	3c57      	subs	r4, #87	; 0x57
 800a2fc:	e7e2      	b.n	800a2c4 <_strtol_l.isra.0+0x82>
 800a2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a302:	e7eb      	b.n	800a2dc <_strtol_l.isra.0+0x9a>
 800a304:	1c53      	adds	r3, r2, #1
 800a306:	d108      	bne.n	800a31a <_strtol_l.isra.0+0xd8>
 800a308:	2322      	movs	r3, #34	; 0x22
 800a30a:	f8c8 3000 	str.w	r3, [r8]
 800a30e:	4608      	mov	r0, r1
 800a310:	f1ba 0f00 	cmp.w	sl, #0
 800a314:	d107      	bne.n	800a326 <_strtol_l.isra.0+0xe4>
 800a316:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a31a:	b106      	cbz	r6, 800a31e <_strtol_l.isra.0+0xdc>
 800a31c:	4240      	negs	r0, r0
 800a31e:	f1ba 0f00 	cmp.w	sl, #0
 800a322:	d00c      	beq.n	800a33e <_strtol_l.isra.0+0xfc>
 800a324:	b122      	cbz	r2, 800a330 <_strtol_l.isra.0+0xee>
 800a326:	3d01      	subs	r5, #1
 800a328:	f8ca 5000 	str.w	r5, [sl]
 800a32c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a330:	464d      	mov	r5, r9
 800a332:	e7f9      	b.n	800a328 <_strtol_l.isra.0+0xe6>
 800a334:	2430      	movs	r4, #48	; 0x30
 800a336:	2f00      	cmp	r7, #0
 800a338:	d1b3      	bne.n	800a2a2 <_strtol_l.isra.0+0x60>
 800a33a:	2708      	movs	r7, #8
 800a33c:	e7b1      	b.n	800a2a2 <_strtol_l.isra.0+0x60>
 800a33e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a344 <strtol>:
 800a344:	4b08      	ldr	r3, [pc, #32]	; (800a368 <strtol+0x24>)
 800a346:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a348:	681c      	ldr	r4, [r3, #0]
 800a34a:	4d08      	ldr	r5, [pc, #32]	; (800a36c <strtol+0x28>)
 800a34c:	6a23      	ldr	r3, [r4, #32]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	bf08      	it	eq
 800a352:	462b      	moveq	r3, r5
 800a354:	9300      	str	r3, [sp, #0]
 800a356:	4613      	mov	r3, r2
 800a358:	460a      	mov	r2, r1
 800a35a:	4601      	mov	r1, r0
 800a35c:	4620      	mov	r0, r4
 800a35e:	f7ff ff70 	bl	800a242 <_strtol_l.isra.0>
 800a362:	b003      	add	sp, #12
 800a364:	bd30      	pop	{r4, r5, pc}
 800a366:	bf00      	nop
 800a368:	200000ac 	.word	0x200000ac
 800a36c:	20000110 	.word	0x20000110

0800a370 <__locale_ctype_ptr_l>:
 800a370:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a374:	4770      	bx	lr
	...

0800a378 <malloc>:
 800a378:	4b02      	ldr	r3, [pc, #8]	; (800a384 <malloc+0xc>)
 800a37a:	4601      	mov	r1, r0
 800a37c:	6818      	ldr	r0, [r3, #0]
 800a37e:	f000 b815 	b.w	800a3ac <_malloc_r>
 800a382:	bf00      	nop
 800a384:	200000ac 	.word	0x200000ac

0800a388 <__ascii_mbtowc>:
 800a388:	b082      	sub	sp, #8
 800a38a:	b901      	cbnz	r1, 800a38e <__ascii_mbtowc+0x6>
 800a38c:	a901      	add	r1, sp, #4
 800a38e:	b142      	cbz	r2, 800a3a2 <__ascii_mbtowc+0x1a>
 800a390:	b14b      	cbz	r3, 800a3a6 <__ascii_mbtowc+0x1e>
 800a392:	7813      	ldrb	r3, [r2, #0]
 800a394:	600b      	str	r3, [r1, #0]
 800a396:	7812      	ldrb	r2, [r2, #0]
 800a398:	1c10      	adds	r0, r2, #0
 800a39a:	bf18      	it	ne
 800a39c:	2001      	movne	r0, #1
 800a39e:	b002      	add	sp, #8
 800a3a0:	4770      	bx	lr
 800a3a2:	4610      	mov	r0, r2
 800a3a4:	e7fb      	b.n	800a39e <__ascii_mbtowc+0x16>
 800a3a6:	f06f 0001 	mvn.w	r0, #1
 800a3aa:	e7f8      	b.n	800a39e <__ascii_mbtowc+0x16>

0800a3ac <_malloc_r>:
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	1ccd      	adds	r5, r1, #3
 800a3b0:	f025 0503 	bic.w	r5, r5, #3
 800a3b4:	3508      	adds	r5, #8
 800a3b6:	2d0c      	cmp	r5, #12
 800a3b8:	bf38      	it	cc
 800a3ba:	250c      	movcc	r5, #12
 800a3bc:	2d00      	cmp	r5, #0
 800a3be:	4606      	mov	r6, r0
 800a3c0:	db01      	blt.n	800a3c6 <_malloc_r+0x1a>
 800a3c2:	42a9      	cmp	r1, r5
 800a3c4:	d903      	bls.n	800a3ce <_malloc_r+0x22>
 800a3c6:	230c      	movs	r3, #12
 800a3c8:	6033      	str	r3, [r6, #0]
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	bd70      	pop	{r4, r5, r6, pc}
 800a3ce:	f000 f868 	bl	800a4a2 <__malloc_lock>
 800a3d2:	4a23      	ldr	r2, [pc, #140]	; (800a460 <_malloc_r+0xb4>)
 800a3d4:	6814      	ldr	r4, [r2, #0]
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	b991      	cbnz	r1, 800a400 <_malloc_r+0x54>
 800a3da:	4c22      	ldr	r4, [pc, #136]	; (800a464 <_malloc_r+0xb8>)
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	b91b      	cbnz	r3, 800a3e8 <_malloc_r+0x3c>
 800a3e0:	4630      	mov	r0, r6
 800a3e2:	f000 f841 	bl	800a468 <_sbrk_r>
 800a3e6:	6020      	str	r0, [r4, #0]
 800a3e8:	4629      	mov	r1, r5
 800a3ea:	4630      	mov	r0, r6
 800a3ec:	f000 f83c 	bl	800a468 <_sbrk_r>
 800a3f0:	1c43      	adds	r3, r0, #1
 800a3f2:	d126      	bne.n	800a442 <_malloc_r+0x96>
 800a3f4:	230c      	movs	r3, #12
 800a3f6:	6033      	str	r3, [r6, #0]
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f000 f853 	bl	800a4a4 <__malloc_unlock>
 800a3fe:	e7e4      	b.n	800a3ca <_malloc_r+0x1e>
 800a400:	680b      	ldr	r3, [r1, #0]
 800a402:	1b5b      	subs	r3, r3, r5
 800a404:	d41a      	bmi.n	800a43c <_malloc_r+0x90>
 800a406:	2b0b      	cmp	r3, #11
 800a408:	d90f      	bls.n	800a42a <_malloc_r+0x7e>
 800a40a:	600b      	str	r3, [r1, #0]
 800a40c:	50cd      	str	r5, [r1, r3]
 800a40e:	18cc      	adds	r4, r1, r3
 800a410:	4630      	mov	r0, r6
 800a412:	f000 f847 	bl	800a4a4 <__malloc_unlock>
 800a416:	f104 000b 	add.w	r0, r4, #11
 800a41a:	1d23      	adds	r3, r4, #4
 800a41c:	f020 0007 	bic.w	r0, r0, #7
 800a420:	1ac3      	subs	r3, r0, r3
 800a422:	d01b      	beq.n	800a45c <_malloc_r+0xb0>
 800a424:	425a      	negs	r2, r3
 800a426:	50e2      	str	r2, [r4, r3]
 800a428:	bd70      	pop	{r4, r5, r6, pc}
 800a42a:	428c      	cmp	r4, r1
 800a42c:	bf0d      	iteet	eq
 800a42e:	6863      	ldreq	r3, [r4, #4]
 800a430:	684b      	ldrne	r3, [r1, #4]
 800a432:	6063      	strne	r3, [r4, #4]
 800a434:	6013      	streq	r3, [r2, #0]
 800a436:	bf18      	it	ne
 800a438:	460c      	movne	r4, r1
 800a43a:	e7e9      	b.n	800a410 <_malloc_r+0x64>
 800a43c:	460c      	mov	r4, r1
 800a43e:	6849      	ldr	r1, [r1, #4]
 800a440:	e7ca      	b.n	800a3d8 <_malloc_r+0x2c>
 800a442:	1cc4      	adds	r4, r0, #3
 800a444:	f024 0403 	bic.w	r4, r4, #3
 800a448:	42a0      	cmp	r0, r4
 800a44a:	d005      	beq.n	800a458 <_malloc_r+0xac>
 800a44c:	1a21      	subs	r1, r4, r0
 800a44e:	4630      	mov	r0, r6
 800a450:	f000 f80a 	bl	800a468 <_sbrk_r>
 800a454:	3001      	adds	r0, #1
 800a456:	d0cd      	beq.n	800a3f4 <_malloc_r+0x48>
 800a458:	6025      	str	r5, [r4, #0]
 800a45a:	e7d9      	b.n	800a410 <_malloc_r+0x64>
 800a45c:	bd70      	pop	{r4, r5, r6, pc}
 800a45e:	bf00      	nop
 800a460:	2000051c 	.word	0x2000051c
 800a464:	20000520 	.word	0x20000520

0800a468 <_sbrk_r>:
 800a468:	b538      	push	{r3, r4, r5, lr}
 800a46a:	4c06      	ldr	r4, [pc, #24]	; (800a484 <_sbrk_r+0x1c>)
 800a46c:	2300      	movs	r3, #0
 800a46e:	4605      	mov	r5, r0
 800a470:	4608      	mov	r0, r1
 800a472:	6023      	str	r3, [r4, #0]
 800a474:	f000 f818 	bl	800a4a8 <_sbrk>
 800a478:	1c43      	adds	r3, r0, #1
 800a47a:	d102      	bne.n	800a482 <_sbrk_r+0x1a>
 800a47c:	6823      	ldr	r3, [r4, #0]
 800a47e:	b103      	cbz	r3, 800a482 <_sbrk_r+0x1a>
 800a480:	602b      	str	r3, [r5, #0]
 800a482:	bd38      	pop	{r3, r4, r5, pc}
 800a484:	20000980 	.word	0x20000980

0800a488 <__ascii_wctomb>:
 800a488:	b149      	cbz	r1, 800a49e <__ascii_wctomb+0x16>
 800a48a:	2aff      	cmp	r2, #255	; 0xff
 800a48c:	bf85      	ittet	hi
 800a48e:	238a      	movhi	r3, #138	; 0x8a
 800a490:	6003      	strhi	r3, [r0, #0]
 800a492:	700a      	strbls	r2, [r1, #0]
 800a494:	f04f 30ff 	movhi.w	r0, #4294967295
 800a498:	bf98      	it	ls
 800a49a:	2001      	movls	r0, #1
 800a49c:	4770      	bx	lr
 800a49e:	4608      	mov	r0, r1
 800a4a0:	4770      	bx	lr

0800a4a2 <__malloc_lock>:
 800a4a2:	4770      	bx	lr

0800a4a4 <__malloc_unlock>:
 800a4a4:	4770      	bx	lr
	...

0800a4a8 <_sbrk>:
 800a4a8:	4b04      	ldr	r3, [pc, #16]	; (800a4bc <_sbrk+0x14>)
 800a4aa:	6819      	ldr	r1, [r3, #0]
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	b909      	cbnz	r1, 800a4b4 <_sbrk+0xc>
 800a4b0:	4903      	ldr	r1, [pc, #12]	; (800a4c0 <_sbrk+0x18>)
 800a4b2:	6019      	str	r1, [r3, #0]
 800a4b4:	6818      	ldr	r0, [r3, #0]
 800a4b6:	4402      	add	r2, r0
 800a4b8:	601a      	str	r2, [r3, #0]
 800a4ba:	4770      	bx	lr
 800a4bc:	20000524 	.word	0x20000524
 800a4c0:	20000984 	.word	0x20000984

0800a4c4 <_init>:
 800a4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c6:	bf00      	nop
 800a4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ca:	bc08      	pop	{r3}
 800a4cc:	469e      	mov	lr, r3
 800a4ce:	4770      	bx	lr

0800a4d0 <_fini>:
 800a4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d2:	bf00      	nop
 800a4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4d6:	bc08      	pop	{r3}
 800a4d8:	469e      	mov	lr, r3
 800a4da:	4770      	bx	lr
