

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1728:36 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:32,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       5 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     8 # Number of SP units (default=1)
-gpgpu_num_sfu_units                   32 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     1024:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            2 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  300 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   32 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          150 # ROP queue latency (default 85)
-dram_latency                         130 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx750Ti.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1137.0:1137.0:1137.0:2700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int       6,12,13,13,210 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp         6,12,6,6,374 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,1,1,1,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,1,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 2
addr_dec_mask[CHIP]  = 0000000000000100 	high:9 low:8
addr_dec_mask[BK]    = 000000000001c200 	high:17 low:9
addr_dec_mask[ROW]   = 000000001ffe0000 	high:29 low:17
addr_dec_mask[COL]   = 0000000000003cff 	high:14 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 1137000000.000000:1137000000.000000:1137000000.000000:2700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000087950747581:0.00000000087950747581:0.00000000087950747581:0.00000000037037037037
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 5
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch:    6
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 5
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch:    6
73d3e4db73c9e624fccc29e2a1aa7643  /home/lewis/hwAI/caffe-cuda8.0/.build_release/tools/caffe.bin
73d3e4db73c9e624fccc29e2a1aa7643  /home/lewis/hwAI/caffe-cuda8.0/.build_release/tools/caffe.bin
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/lewis/hwAI/caffe-cuda8.0/.build_release/tools/caffe.bin
Running md5sum using "md5sum /home/lewis/hwAI/caffe-cuda8.0/.build_release/tools/caffe.bin "
Parsing file logcaffe
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_9.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_10.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_11.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_12.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_13.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_14.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_15.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_16.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_17.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_18.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_19.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_20.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_21.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_22.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_23.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_24.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_25.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_26.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_27.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_28.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_29.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_30.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_31.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_32.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_33.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_34.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_35.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_36.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_37.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_38.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_39.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_40.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_41.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_42.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_43.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_44.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_45.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_46.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_47.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_48.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_49.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_50.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_51.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_52.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_53.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_54.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_55.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_56.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_57.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_58.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_59.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_21
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_52
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_60.ptx
Adding arch: sm_61
Adding identifier: default
## Adding new section ELF
Adding arch: sm_61

Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_3IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3afe4, fat_cubin_handle = 1
WARNING: No guarantee that PTX will be parsed for SM version 61
GPGPU-Sim PTX: allocating global region for "_ZTVSt9basic_iosIcSt11char_traitsIcEE" from 0x100 to 0x120 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTVSt15basic_streambufIcSt11char_traitsIcEE" from 0x180 to 0x200 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTTSo" from 0x200 to 0x208 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE" from 0x280 to 0x300 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE" from 0x300 to 0x308 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x050 (_1.ptx:43) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:70) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (_1.ptx:67) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:70) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:102) @%p1 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:154) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x210 (_1.ptx:126) @%p2 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:149) add.s32 %r21, %r3, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x298 (_1.ptx:146) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:149) add.s32 %r21, %r3, %r21;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b0 (_1.ptx:151) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:154) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x310 (_1.ptx:182) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (_1.ptx:209) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b8 (_1.ptx:206) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (_1.ptx:209) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x428 (_1.ptx:241) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:293) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4d0 (_1.ptx:265) @%p2 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560 (_1.ptx:288) add.s32 %r20, %r3, %r20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x558 (_1.ptx:285) @%p3 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560 (_1.ptx:288) add.s32 %r20, %r3, %r20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x570 (_1.ptx:290) @%p4 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:293) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e0 (_1.ptx:335) @%p1 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:396) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x670 (_1.ptx:356) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x730 (_1.ptx:385) shl.b64 %rd20, %rd27, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x720 (_1.ptx:380) @%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:382) cvt.s64.s32%rd27, %r26;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x770 (_1.ptx:393) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:396) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7e0 (_1.ptx:428) @%p1 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:489) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (_1.ptx:449) @%p2 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:478) mul.wide.s32 %rd20, %r4, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x920 (_1.ptx:473) @%p3 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:475) cvt.s64.s32%rd27, %r26;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x970 (_1.ptx:486) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:489) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9e0 (_1.ptx:521) @%p1 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (_1.ptx:582) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa70 (_1.ptx:542) @%p2 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:571) shl.b64 %rd20, %rd27, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb20 (_1.ptx:566) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb28 (_1.ptx:568) cvt.s64.s32%rd27, %r26;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb70 (_1.ptx:579) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (_1.ptx:582) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbe0 (_1.ptx:614) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_1.ptx:675) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_1.ptx:635) @%p2 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd30 (_1.ptx:664) mul.wide.s32 %rd20, %r4, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd20 (_1.ptx:659) @%p3 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (_1.ptx:661) cvt.s64.s32%rd27, %r26;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd70 (_1.ptx:672) @%p4 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_1.ptx:675) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe18 (_1.ptx:735) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:856) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe60 (_1.ptx:745) @%p9 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:856) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xee0 (_1.ptx:763) @%p11 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:802) add.s32 %r52, %r3, %r52;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xee8 (_1.ptx:764) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf10 (_1.ptx:773) ld.global.f32 %f1, [%rd5];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf08 (_1.ptx:770) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:802) add.s32 %r52, %r3, %r52;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf30 (_1.ptx:777) @!%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:795) selp.u32%r36, 1, 0, %p20;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf38 (_1.ptx:778) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:781) mad.lo.s32 %r34, %r50, %r20, %r5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf98 (_1.ptx:792) @%p14 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:795) selp.u32%r36, 1, 0, %p20;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xfd8 (_1.ptx:804) @%p15 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe0 (_1.ptx:805) bra.uni BB0_11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfe0 (_1.ptx:805) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:856) ret;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1060 (_1.ptx:823) @!%p2 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:842) mov.pred %p7, %p21;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1068 (_1.ptx:824) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:827) mad.lo.s32 %r46, %r53, %r20, %r12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x10d0 (_1.ptx:839) @%p18 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:842) mov.pred %p7, %p21;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1130 (_1.ptx:853) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:856) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11e0 (_1.ptx:902) @%p8 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:1020) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1220 (_1.ptx:911) @%p9 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:1020) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1288 (_1.ptx:926) @%p12 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (_1.ptx:963) add.s32 %r53, %r3, %r53;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12b0 (_1.ptx:932) @!%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1320 (_1.ptx:950) selp.u32%r37, 1, 0, %p21;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12b8 (_1.ptx:933) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c0 (_1.ptx:936) mad.lo.s32 %r35, %r51, %r22, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1318 (_1.ptx:947) @%p15 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1320 (_1.ptx:950) selp.u32%r37, 1, 0, %p21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1388 (_1.ptx:965) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_1.ptx:966) bra.uni BB1_10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1390 (_1.ptx:966) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:1020) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1410 (_1.ptx:984) @!%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_1.ptx:1003) mov.pred %p7, %p22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1418 (_1.ptx:985) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_1.ptx:988) mad.lo.s32 %r46, %r54, %r22, %r14;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1480 (_1.ptx:1000) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_1.ptx:1003) mov.pred %p7, %p22;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x14f8 (_1.ptx:1017) @%p20 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (_1.ptx:1020) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1590 (_1.ptx:1063) @%p5 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1778 (_1.ptx:1139) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1668 (_1.ptx:1093) @%p10 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_1.ptx:1134) add.s32 %r30, %r3, %r30;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1670 (_1.ptx:1094) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1103) ld.global.f64 %fd1, [%rd4];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1690 (_1.ptx:1100) bra.uni BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_1.ptx:1134) add.s32 %r30, %r3, %r30;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1107) @!%p1 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1730 (_1.ptx:1126) mov.pred %p4, %p15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x16c0 (_1.ptx:1108) bra.uni BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:1111) mad.lo.s32 %r27, %r31, %r13, %r5;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1728 (_1.ptx:1123) @%p13 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1730 (_1.ptx:1126) mov.pred %p4, %p15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1770 (_1.ptx:1136) @%p14 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1778 (_1.ptx:1139) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1808 (_1.ptx:1182) @%p5 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (_1.ptx:1253) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18c8 (_1.ptx:1209) @%p10 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (_1.ptx:1248) add.s32 %r31, %r3, %r31;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f0 (_1.ptx:1215) @!%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1234) mov.pred %p4, %p15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x18f8 (_1.ptx:1216) bra.uni BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1900 (_1.ptx:1219) mad.lo.s32 %r27, %r32, %r14, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1960 (_1.ptx:1231) @%p13 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1234) mov.pred %p4, %p15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1250) @%p14 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (_1.ptx:1253) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1309) @%p1 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c00 (_1.ptx:1382) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_1.ptx:1325) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (_1.ptx:1374) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1aa0 (_1.ptx:1326) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b38 (_1.ptx:1351) add.f32 %f7, %f1, %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b30 (_1.ptx:1348) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (_1.ptx:1374) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1bf8 (_1.ptx:1379) @%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c00 (_1.ptx:1382) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c68 (_1.ptx:1414) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_1.ptx:1482) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e48 (_1.ptx:1479) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_1.ptx:1482) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ed0 (_1.ptx:1521) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1612) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2168 (_1.ptx:1609) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1612) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1640) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d0 (_1.ptx:1684) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2248 (_1.ptx:1659) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (_1.ptx:1676) shl.b64 %rd11, %rd4, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2250 (_1.ptx:1660) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2280 (_1.ptx:1670) mul.f32 %f6, %f1, %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2278 (_1.ptx:1667) bra.uni BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (_1.ptx:1676) shl.b64 %rd11, %rd4, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22c8 (_1.ptx:1681) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d0 (_1.ptx:1684) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_1.ptx:1711) @%p1 bra BB4_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:1904) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2388 (_1.ptx:1727) @%p2 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a0 (_1.ptx:1896) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_1.ptx:1728) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2598 (_1.ptx:1813) add.f64 %fd2, %fd1, %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24e8 (_1.ptx:1785) @%p6 bra BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2580 (_1.ptx:1808) add.f64 %fd88, %fd90, 0d3FF0000000000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2518 (_1.ptx:1792) @%p8 bra BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2580 (_1.ptx:1808) add.f64 %fd88, %fd90, 0d3FF0000000000000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2590 (_1.ptx:1810) bra.uni BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a0 (_1.ptx:1896) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26f0 (_1.ptx:1868) @%p3 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:1891) add.f64 %fd50, %fd89, 0d3FF0000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2720 (_1.ptx:1875) @%p5 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:1891) add.f64 %fd50, %fd89, 0d3FF0000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x27c8 (_1.ptx:1901) @%p9 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_1.ptx:1904) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2830 (_1.ptx:1936) @%p1 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb8 (_1.ptx:2070) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2ac0 (_1.ptx:2033) @%p2 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b58 (_1.ptx:2056) ld.param.u32 %r31, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2af0 (_1.ptx:2040) @%p4 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b58 (_1.ptx:2056) ld.param.u32 %r31, [_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4__param_0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2bb0 (_1.ptx:2067) @%p5 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb8 (_1.ptx:2070) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c30 (_1.ptx:2109) @%p1 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3068 (_1.ptx:2265) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e90 (_1.ptx:2200) @%p2 bra BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (_1.ptx:2224) ld.param.u32 %r32, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2ec8 (_1.ptx:2208) @%p4 bra BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (_1.ptx:2224) ld.param.u32 %r32, [_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4__param_0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3060 (_1.ptx:2262) @%p5 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3068 (_1.ptx:2265) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x30c0 (_1.ptx:2293) @%p1 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c8 (_1.ptx:2337) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3140 (_1.ptx:2312) @%p2 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3198 (_1.ptx:2329) shl.b64 %rd11, %rd4, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3148 (_1.ptx:2313) bra.uni BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3178 (_1.ptx:2323) mul.f64 %fd6, %fd1, %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3170 (_1.ptx:2320) bra.uni BB7_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3198 (_1.ptx:2329) shl.b64 %rd11, %rd4, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c0 (_1.ptx:2334) @%p3 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c8 (_1.ptx:2337) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3248 (_1.ptx:2385) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3358 (_1.ptx:2426) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3278 (_1.ptx:2392) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3358 (_1.ptx:2426) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x32e0 (_1.ptx:2407) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32e8 (_1.ptx:2408) bra.uni BB0_4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x32e8 (_1.ptx:2408) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3358 (_1.ptx:2426) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3350 (_1.ptx:2423) @%p4 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3358 (_1.ptx:2426) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2464) @%p1 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_1.ptx:2505) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3408 (_1.ptx:2471) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_1.ptx:2505) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3470 (_1.ptx:2486) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3478 (_1.ptx:2487) bra.uni BB1_4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3478 (_1.ptx:2487) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_1.ptx:2505) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x34e0 (_1.ptx:2502) @%p4 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_1.ptx:2505) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3578 (_1.ptx:2551) @%p1 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2707) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x35a8 (_1.ptx:2558) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2707) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3600 (_1.ptx:2571) @%p3 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (_1.ptx:2627) mul.wide.s32 %rd14, %r36, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3758 (_1.ptx:2615) @%p5 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3770 (_1.ptx:2621) neg.f32 %f47, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x37c8 (_1.ptx:2634) @%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (_1.ptx:2635) bra.uni BB0_10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x37d0 (_1.ptx:2635) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2707) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3960 (_1.ptx:2687) @%p9 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3978 (_1.ptx:2693) mul.wide.s32 %rd21, %r36, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x39d0 (_1.ptx:2704) @%p11 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (_1.ptx:2707) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a68 (_1.ptx:2748) @%p1 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (_1.ptx:2835) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3a90 (_1.ptx:2754) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (_1.ptx:2835) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3ae8 (_1.ptx:2767) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc8 (_1.ptx:2806) add.s32 %r38, %r4, %r38;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3af0 (_1.ptx:2768) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_1.ptx:2795) mad.lo.s32 %r23, %r6, %r16, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3b00 (_1.ptx:2772) @%p4 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b68 (_1.ptx:2790) mov.u32 %r29, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3b60 (_1.ptx:2787) @%p5 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b68 (_1.ptx:2790) mov.u32 %r29, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3b78 (_1.ptx:2792) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bc8 (_1.ptx:2806) add.s32 %r38, %r4, %r38;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3bd8 (_1.ptx:2808) @%p6 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be0 (_1.ptx:2809) bra.uni BB1_10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3be0 (_1.ptx:2809) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (_1.ptx:2835) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3c88 (_1.ptx:2832) @%p7 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (_1.ptx:2835) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d08 (_1.ptx:2874) @%p1 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b8 (_1.ptx:3035) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3da8 (_1.ptx:2897) @%p4 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4078 (_1.ptx:3025) mul.wide.s32 %rd13, %r42, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e08 (_1.ptx:2916) @%p5 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (_1.ptx:2930) add.s32 %r31, %r43, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_1.ptx:2932) @%p6 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4068 (_1.ptx:3021) neg.f64 %fd68, %fd67;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e48 (_1.ptx:2933) bra.uni BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4038 (_1.ptx:3010) mov.f64 %fd18, 0d7FF0000000000000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e80 (_1.ptx:2942) @%p8 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3eb0 (_1.ptx:2957) add.f64 %fd21, %fd66, 0d3FF0000000000000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4030 (_1.ptx:3007) bra.uni BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4068 (_1.ptx:3021) neg.f64 %fd68, %fd67;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x40b0 (_1.ptx:3032) @%p9 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40b8 (_1.ptx:3035) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4138 (_1.ptx:3074) @%p1 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b0 (_1.ptx:3137) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41c8 (_1.ptx:3095) @%p4 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_1.ptx:3132) add.s32 %r25, %r4, %r25;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x41d0 (_1.ptx:3096) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4250 (_1.ptx:3121) mad.lo.s32 %r21, %r6, %r14, %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x41e0 (_1.ptx:3100) @%p5 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4238 (_1.ptx:3116) mov.u64 %rd17, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4230 (_1.ptx:3113) @%p6 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4238 (_1.ptx:3116) mov.u64 %rd17, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4248 (_1.ptx:3118) bra.uni BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_1.ptx:3132) add.s32 %r25, %r4, %r25;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x42a8 (_1.ptx:3134) @%p7 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b0 (_1.ptx:3137) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4330 (_1.ptx:3176) @%p1 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44b8 (_1.ptx:3242) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_1.ptx:3181) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44b8 (_1.ptx:3242) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x43a0 (_1.ptx:3194) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43d8 (_1.ptx:3204) cvt.u32.u64%r14, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3207) @%p4 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43f8 (_1.ptx:3208) bra.uni BB0_10;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x43f8 (_1.ptx:3208) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44b8 (_1.ptx:3242) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4450 (_1.ptx:3221) @%p5 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4498 (_1.ptx:3236) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4458 (_1.ptx:3222) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4480 (_1.ptx:3231) st.global.f32 [%rd7], %f2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4478 (_1.ptx:3228) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4498 (_1.ptx:3236) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x44b0 (_1.ptx:3239) @%p6 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44b8 (_1.ptx:3242) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4510 (_1.ptx:3270) @%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d8 (_1.ptx:3303) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4578 (_1.ptx:3286) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (_1.ptx:3294) shl.b64 %rd12, %rd4, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45d0 (_1.ptx:3300) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d8 (_1.ptx:3303) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_1.ptx:3337) @%p1 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3405) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4678 (_1.ptx:3342) @%p2 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3405) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x46c8 (_1.ptx:3355) @%p3 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (_1.ptx:3366) cvt.u32.u64%r14, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4720 (_1.ptx:3369) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4728 (_1.ptx:3370) bra.uni BB2_10;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4728 (_1.ptx:3370) bra.uni BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3405) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4788 (_1.ptx:3384) @%p5 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47d0 (_1.ptx:3399) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4790 (_1.ptx:3385) bra.uni BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47b8 (_1.ptx:3394) st.global.f64 [%rd7], %fd2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x47b0 (_1.ptx:3391) bra.uni BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47d0 (_1.ptx:3399) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x47e8 (_1.ptx:3402) @%p6 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3405) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4848 (_1.ptx:3433) @%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4910 (_1.ptx:3466) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x48b0 (_1.ptx:3449) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48d8 (_1.ptx:3457) shl.b64 %rd12, %rd4, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4908 (_1.ptx:3463) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4910 (_1.ptx:3466) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4978 (_1.ptx:3503) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a30 (_1.ptx:3531) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4a28 (_1.ptx:3528) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a30 (_1.ptx:3531) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4a90 (_1.ptx:3561) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b30 (_1.ptx:3586) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b28 (_1.ptx:3583) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b30 (_1.ptx:3586) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4b98 (_1.ptx:3618) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c50 (_1.ptx:3646) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4c48 (_1.ptx:3643) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c50 (_1.ptx:3646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb0 (_1.ptx:3676) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d50 (_1.ptx:3701) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4d48 (_1.ptx:3698) @%p2 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d50 (_1.ptx:3701) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4da0 (_1.ptx:3777) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e20 (_1.ptx:3798) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4e18 (_1.ptx:3795) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e20 (_1.ptx:3798) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e78 (_1.ptx:3826) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f30 (_1.ptx:3854) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4f28 (_1.ptx:3851) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f30 (_1.ptx:3854) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4f80 (_1.ptx:3880) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (_1.ptx:3901) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ff8 (_1.ptx:3898) @%p3 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (_1.ptx:3901) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5058 (_1.ptx:3929) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5110 (_1.ptx:3957) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5108 (_1.ptx:3954) @%p4 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5110 (_1.ptx:3957) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_1.ptx:3998) @%p1 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5278 (_1.ptx:4043) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x51b8 (_1.ptx:4012) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5240 (_1.ptx:4034) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5270 (_1.ptx:4040) @%p5 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5278 (_1.ptx:4043) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x52d8 (_1.ptx:4073) @%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53b8 (_1.ptx:4109) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5350 (_1.ptx:4091) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (_1.ptx:4100) shl.b64 %rd15, %rd5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x53b0 (_1.ptx:4106) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53b8 (_1.ptx:4109) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5408 (_1.ptx:4136) @%p1 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5688 (_1.ptx:4240) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5460 (_1.ptx:4150) @%p2 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5650 (_1.ptx:4231) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x55b0 (_1.ptx:4205) @%p3 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5640 (_1.ptx:4227) add.f64 %fd43, %fd44, 0dBFF0000000000000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4211) @%p5 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5640 (_1.ptx:4227) add.f64 %fd43, %fd44, 0dBFF0000000000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5680 (_1.ptx:4237) @%p6 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5688 (_1.ptx:4240) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x56e8 (_1.ptx:4270) @%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c8 (_1.ptx:4306) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5760 (_1.ptx:4288) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5790 (_1.ptx:4297) shl.b64 %rd15, %rd5, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57c0 (_1.ptx:4303) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c8 (_1.ptx:4306) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14SigmoidForwardIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5810 (_1.ptx:4336) @%p1 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b68 (_1.ptx:4471) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5898 (_1.ptx:4362) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5af8 (_1.ptx:4449) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x58a0 (_1.ptx:4363) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5960 (_1.ptx:4391) add.f64 %fd9, %fd2, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5958 (_1.ptx:4388) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5af8 (_1.ptx:4449) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5b60 (_1.ptx:4468) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b68 (_1.ptx:4471) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14SigmoidForwardIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5bb8 (_1.ptx:4497) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c58 (_1.ptx:4522) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c50 (_1.ptx:4519) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c58 (_1.ptx:4522) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14SigmoidForwardIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5ca0 (_1.ptx:4546) @%p1 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_1.ptx:4679) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4571) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f80 (_1.ptx:4658) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d28 (_1.ptx:4572) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5de8 (_1.ptx:4600) add.f64 %fd9, %fd2, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5de0 (_1.ptx:4597) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f80 (_1.ptx:4658) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5fe0 (_1.ptx:4676) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_1.ptx:4679) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14SigmoidForwardIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6038 (_1.ptx:4705) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60d8 (_1.ptx:4730) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x60d0 (_1.ptx:4727) @%p2 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60d8 (_1.ptx:4730) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11TanHForwardIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6120 (_1.ptx:4764) @%p1 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62e8 (_1.ptx:4836) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6180 (_1.ptx:4779) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b0 (_1.ptx:4827) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6188 (_1.ptx:4780) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6200 (_1.ptx:4799) add.f32 %f10, %f2, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x61f8 (_1.ptx:4796) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b0 (_1.ptx:4827) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x62e0 (_1.ptx:4833) @%p5 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62e8 (_1.ptx:4836) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11TanHForwardIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11TanHForwardIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6338 (_1.ptx:4862) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d8 (_1.ptx:4887) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x63d0 (_1.ptx:4884) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d8 (_1.ptx:4887) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11TanHForwardIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6420 (_1.ptx:4911) @%p1 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6758 (_1.ptx:5042) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6498 (_1.ptx:4935) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66f8 (_1.ptx:5022) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x64a0 (_1.ptx:4936) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6560 (_1.ptx:4964) add.f64 %fd8, %fd2, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6558 (_1.ptx:4961) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66f8 (_1.ptx:5022) and.b32 %r17, %r5, -2147483648;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6750 (_1.ptx:5039) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6758 (_1.ptx:5042) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11TanHForwardIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11TanHForwardIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x67a8 (_1.ptx:5068) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6848 (_1.ptx:5093) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6840 (_1.ptx:5090) @%p2 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6848 (_1.ptx:5093) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x68b0 (_1.ptx:5131) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb8 (_1.ptx:5241) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6948 (_1.ptx:5153) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b70 (_1.ptx:5230) shl.b64 %rd14, %rd5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5218) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:5224) setp.eq.f32%p10, %f3, 0f00000000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6bb0 (_1.ptx:5238) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb8 (_1.ptx:5241) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6c08 (_1.ptx:5267) @%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (_1.ptx:5296) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6c68 (_1.ptx:5282) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c90 (_1.ptx:5290) cvt.u32.u64%r13, %rd3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5293) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (_1.ptx:5296) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5328) @%p1 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72c8 (_1.ptx:5571) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6db0 (_1.ptx:5352) @%p4 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7280 (_1.ptx:5560) shl.b64 %rd13, %rd1, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6f58 (_1.ptx:5418) @%p6 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_1.ptx:5440) add.f64 %fd110, %fd109, 0d3FF0000000000000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6f80 (_1.ptx:5424) @%p8 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (_1.ptx:5440) add.f64 %fd110, %fd109, 0d3FF0000000000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7010 (_1.ptx:5451) @%p9 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7038 (_1.ptx:5465) add.s32 %r40, %r54, -1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7048 (_1.ptx:5467) @%p10 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7270 (_1.ptx:5556) mov.f64 %fd114, 0d3FF0000000000000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7050 (_1.ptx:5468) bra.uni BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7240 (_1.ptx:5545) mov.f64 %fd61, 0d7FF0000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7088 (_1.ptx:5477) @%p12 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70b8 (_1.ptx:5492) add.f64 %fd64, %fd111, 0d3FF0000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7238 (_1.ptx:5542) bra.uni BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7270 (_1.ptx:5556) mov.f64 %fd114, 0d3FF0000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x72c0 (_1.ptx:5568) @%p13 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72c8 (_1.ptx:5571) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 11 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7318 (_1.ptx:5597) @%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73c0 (_1.ptx:5626) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7378 (_1.ptx:5612) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:5620) cvt.u32.u64%r12, %rd3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x73b8 (_1.ptx:5623) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73c0 (_1.ptx:5626) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7468 (_1.ptx:5696) @%p1 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7848 (_1.ptx:5847) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7478 (_1.ptx:5699) @%p2 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7848 (_1.ptx:5847) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7508 (_1.ptx:5719) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7600 (_1.ptx:5759) cvta.to.global.u64 %rd16, %rd10;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7580 (_1.ptx:5737) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75e0 (_1.ptx:5753) add.s32 %r104, %r104, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x75d8 (_1.ptx:5750) @%p6 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75e0 (_1.ptx:5753) add.s32 %r104, %r104, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x75f8 (_1.ptx:5756) @%p7 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7600 (_1.ptx:5759) cvta.to.global.u64 %rd16, %rd10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7650 (_1.ptx:5769) @%p8 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7658 (_1.ptx:5770) bra.uni BB0_15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7658 (_1.ptx:5770) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7848 (_1.ptx:5847) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x76f8 (_1.ptx:5794) @%p9 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77f0 (_1.ptx:5834) cvta.to.global.u64 %rd24, %rd10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7770 (_1.ptx:5812) @%p10 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:5828) add.s32 %r110, %r110, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x77c8 (_1.ptx:5825) @%p12 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:5828) add.s32 %r110, %r110, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x77e8 (_1.ptx:5831) @%p13 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77f0 (_1.ptx:5834) cvta.to.global.u64 %rd24, %rd10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7840 (_1.ptx:5844) @%p14 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7848 (_1.ptx:5847) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x78e0 (_1.ptx:5893) @%p1 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac8 (_1.ptx:5968) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x79b8 (_1.ptx:5923) @%p2 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a80 (_1.ptx:5957) cvt.rn.f32.s32%f9, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7a18 (_1.ptx:5938) @%p3 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a60 (_1.ptx:5951) add.s32 %r55, %r55, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7a58 (_1.ptx:5948) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a60 (_1.ptx:5951) add.s32 %r55, %r55, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7a78 (_1.ptx:5954) @%p5 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a80 (_1.ptx:5957) cvt.rn.f32.s32%f9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7ac0 (_1.ptx:5965) @%p6 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac8 (_1.ptx:5968) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7b58 (_1.ptx:6012) @%p1 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7bc8 (_1.ptx:6029) @%p2 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cc8 (_1.ptx:6070) cvt.s64.s32%rd5, %r61;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7c58 (_1.ptx:6050) @%p3 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ca0 (_1.ptx:6063) add.s32 %r15, %r12, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7c98 (_1.ptx:6060) @%p4 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ca0 (_1.ptx:6063) add.s32 %r15, %r12, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7cc0 (_1.ptx:6067) @%p5 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cc8 (_1.ptx:6070) cvt.s64.s32%rd5, %r61;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6071) @%p2 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7da0 (_1.ptx:6100) @%p7 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6107) @%p8 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7dd0 (_1.ptx:6108) bra.uni BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e40 (_1.ptx:6130) cvt.rn.f32.s32%f17, %r67;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7df0 (_1.ptx:6114) @%p9 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7e10 (_1.ptx:6120) @%p10 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7e30 (_1.ptx:6126) @%p11 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7e38 (_1.ptx:6127) bra.uni BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e70 (_1.ptx:6138) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7ef8 (_1.ptx:6180) @%p1 bra BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8108 (_1.ptx:6263) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7f78 (_1.ptx:6199) @%p2 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a8 (_1.ptx:6246) mov.f32 %f10, %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8018 (_1.ptx:6222) @%p3 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8070 (_1.ptx:6237) mov.f32 %f30, %f29;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8068 (_1.ptx:6234) @%p4 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8070 (_1.ptx:6237) mov.f32 %f30, %f29;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x80a0 (_1.ptx:6243) @%p5 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a8 (_1.ptx:6246) mov.f32 %f10, %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x80c0 (_1.ptx:6249) @%p6 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80d0 (_1.ptx:6254) mul.wide.s32 %rd11, %r41, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8100 (_1.ptx:6260) @%p7 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8108 (_1.ptx:6263) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x81b0 (_1.ptx:6313) @%p1 bra BB4_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8548 (_1.ptx:6465) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8208 (_1.ptx:6327) @%p2 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8230 (_1.ptx:6335) mov.u32 %r71, %r80;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8270 (_1.ptx:6343) @%p3 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8290 (_1.ptx:6350) mov.u32 %r12, %r79;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x82c0 (_1.ptx:6356) @%p4 bra BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (_1.ptx:6456) mul.wide.s32 %rd30, %r67, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x82c8 (_1.ptx:6357) bra.uni BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:6408) setp.ge.s32%p5, %r78, %r9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x82d8 (_1.ptx:6361) @%p10 bra BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (_1.ptx:6456) mul.wide.s32 %rd30, %r67, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8370 (_1.ptx:6383) @%p11 bra BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83c8 (_1.ptx:6401) add.s32 %r76, %r76, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8388 (_1.ptx:6388) @%p12 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a0 (_1.ptx:6394) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x83c0 (_1.ptx:6398) @%p13 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83c8 (_1.ptx:6401) add.s32 %r76, %r76, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x83e0 (_1.ptx:6404) @%p14 bra BB4_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83e8 (_1.ptx:6405) bra.uni BB4_21;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x83e8 (_1.ptx:6405) bra.uni BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (_1.ptx:6456) mul.wide.s32 %rd30, %r67, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x83f8 (_1.ptx:6409) @%p5 bra BB4_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (_1.ptx:6456) mul.wide.s32 %rd30, %r67, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8488 (_1.ptx:6430) @%p6 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84f0 (_1.ptx:6450) add.s32 %r78, %r78, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x84a8 (_1.ptx:6436) @%p7 bra BB4_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:6442) add.s64 %rd33, %rd33, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x84e8 (_1.ptx:6447) @%p8 bra BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84f0 (_1.ptx:6450) add.s32 %r78, %r78, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8508 (_1.ptx:6453) @%p9 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (_1.ptx:6456) mul.wide.s32 %rd30, %r67, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8540 (_1.ptx:6462) @%p15 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8548 (_1.ptx:6465) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x85e0 (_1.ptx:6511) @%p1 bra BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8860 (_1.ptx:6612) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8640 (_1.ptx:6526) @%p2 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (_1.ptx:6534) mov.u32 %r65, %r70;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x86a0 (_1.ptx:6541) @%p3 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86c0 (_1.ptx:6548) mov.u32 %r10, %r69;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x86f0 (_1.ptx:6554) @%p4 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8828 (_1.ptx:6603) mul.wide.s32 %rd10, %r63, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8720 (_1.ptx:6563) @%p5 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8810 (_1.ptx:6598) add.s32 %r68, %r68, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8808 (_1.ptx:6595) @%p6 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8810 (_1.ptx:6598) add.s32 %r68, %r68, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8820 (_1.ptx:6600) @%p7 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8828 (_1.ptx:6603) mul.wide.s32 %rd10, %r63, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8858 (_1.ptx:6609) @%p8 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8860 (_1.ptx:6612) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x88f0 (_1.ptx:6656) @%p1 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b38 (_1.ptx:6749) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8948 (_1.ptx:6670) @%p2 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8970 (_1.ptx:6678) mov.u32 %r53, %r58;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x89a8 (_1.ptx:6685) @%p3 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89c8 (_1.ptx:6692) mov.u32 %r10, %r57;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x89f8 (_1.ptx:6698) @%p4 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b00 (_1.ptx:6740) mul.wide.s32 %rd17, %r50, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8a70 (_1.ptx:6716) @%p5 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ae0 (_1.ptx:6734) add.s32 %r56, %r56, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8ad8 (_1.ptx:6731) @%p7 bra BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ae0 (_1.ptx:6734) add.s32 %r56, %r56, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8af8 (_1.ptx:6737) @%p8 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b00 (_1.ptx:6740) mul.wide.s32 %rd17, %r50, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8b30 (_1.ptx:6746) @%p9 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b38 (_1.ptx:6749) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8be0 (_1.ptx:6799) @%p1 bra BB7_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e18 (_1.ptx:6890) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8c88 (_1.ptx:6823) @%p2 bra BB7_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d78 (_1.ptx:6862) cvt.s64.s32%rd5, %r55;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8cf8 (_1.ptx:6840) @%p3 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d58 (_1.ptx:6856) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d50 (_1.ptx:6853) @%p5 bra BB7_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d58 (_1.ptx:6856) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8d70 (_1.ptx:6859) @%p6 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d78 (_1.ptx:6862) cvt.s64.s32%rd5, %r55;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8da0 (_1.ptx:6867) @%p7 bra BB7_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8df8 (_1.ptx:6884) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8da8 (_1.ptx:6868) bra.uni BB7_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd8 (_1.ptx:6878) cvta.to.global.u64 %rd16, %rd8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x8dd0 (_1.ptx:6875) bra.uni BB7_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8df8 (_1.ptx:6884) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8e10 (_1.ptx:6887) @%p8 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e18 (_1.ptx:6890) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8eb0 (_1.ptx:6936) @%p1 bra BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9098 (_1.ptx:7011) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f88 (_1.ptx:6966) @%p2 bra BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9050 (_1.ptx:7000) cvt.rn.f64.s32%fd9, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8fe8 (_1.ptx:6981) @%p3 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9030 (_1.ptx:6994) add.s32 %r55, %r55, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9028 (_1.ptx:6991) @%p4 bra BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9030 (_1.ptx:6994) add.s32 %r55, %r55, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9048 (_1.ptx:6997) @%p5 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9050 (_1.ptx:7000) cvt.rn.f64.s32%fd9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9090 (_1.ptx:7008) @%p6 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9098 (_1.ptx:7011) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 41 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9128 (_1.ptx:7056) @%p1 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9198 (_1.ptx:7073) @%p2 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9298 (_1.ptx:7114) cvt.s64.s32%rd5, %r61;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9228 (_1.ptx:7094) @%p3 bra BB9_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9270 (_1.ptx:7107) add.s32 %r15, %r12, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9268 (_1.ptx:7104) @%p4 bra BB9_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9270 (_1.ptx:7107) add.s32 %r15, %r12, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9290 (_1.ptx:7111) @%p5 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9298 (_1.ptx:7114) cvt.s64.s32%rd5, %r61;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x92a0 (_1.ptx:7115) @%p2 bra BB9_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9380 (_1.ptx:7146) @%p7 bra BB9_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x93a8 (_1.ptx:7153) @%p8 bra BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x93b0 (_1.ptx:7154) bra.uni BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9420 (_1.ptx:7176) cvt.rn.f64.s32%fd18, %r67;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x93d0 (_1.ptx:7160) @%p9 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x93f0 (_1.ptx:7166) @%p10 bra BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9410 (_1.ptx:7172) @%p11 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9418 (_1.ptx:7173) bra.uni BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9450 (_1.ptx:7184) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x94d8 (_1.ptx:7226) @%p1 bra BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96e8 (_1.ptx:7309) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9558 (_1.ptx:7245) @%p2 bra BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9688 (_1.ptx:7292) mov.f64 %fd10, %fd27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x95f8 (_1.ptx:7268) @%p3 bra BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9650 (_1.ptx:7283) mov.f64 %fd30, %fd29;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9648 (_1.ptx:7280) @%p4 bra BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9650 (_1.ptx:7283) mov.f64 %fd30, %fd29;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9680 (_1.ptx:7289) @%p5 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9688 (_1.ptx:7292) mov.f64 %fd10, %fd27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x96a0 (_1.ptx:7295) @%p6 bra BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96b0 (_1.ptx:7300) mul.wide.s32 %rd11, %r41, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x96e0 (_1.ptx:7306) @%p7 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96e8 (_1.ptx:7309) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9790 (_1.ptx:7359) @%p1 bra BB11_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b38 (_1.ptx:7513) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x97e8 (_1.ptx:7373) @%p2 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9810 (_1.ptx:7381) mov.u32 %r71, %r80;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9850 (_1.ptx:7389) @%p3 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9870 (_1.ptx:7396) mov.u32 %r12, %r79;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x98a0 (_1.ptx:7402) @%p4 bra BB11_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_1.ptx:7504) mul.wide.s32 %rd32, %r67, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x98a8 (_1.ptx:7403) bra.uni BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d0 (_1.ptx:7454) setp.ge.s32%p5, %r78, %r9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x98b8 (_1.ptx:7407) @%p10 bra BB11_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_1.ptx:7504) mul.wide.s32 %rd32, %r67, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9950 (_1.ptx:7429) @%p11 bra BB11_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99a8 (_1.ptx:7447) add.s32 %r76, %r76, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9968 (_1.ptx:7434) @%p12 bra BB11_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9980 (_1.ptx:7440) add.s64 %rd37, %rd37, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x99a0 (_1.ptx:7444) @%p13 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99a8 (_1.ptx:7447) add.s32 %r76, %r76, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x99c0 (_1.ptx:7450) @%p14 bra BB11_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99c8 (_1.ptx:7451) bra.uni BB11_21;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x99c8 (_1.ptx:7451) bra.uni BB11_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_1.ptx:7504) mul.wide.s32 %rd32, %r67, 8;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x99d8 (_1.ptx:7455) @%p5 bra BB11_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_1.ptx:7504) mul.wide.s32 %rd32, %r67, 8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9a78 (_1.ptx:7478) @%p6 bra BB11_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae0 (_1.ptx:7498) add.s32 %r78, %r78, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9a98 (_1.ptx:7484) @%p7 bra BB11_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ab0 (_1.ptx:7490) add.s64 %rd35, %rd35, 8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9ad8 (_1.ptx:7495) @%p8 bra BB11_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae0 (_1.ptx:7498) add.s32 %r78, %r78, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9af8 (_1.ptx:7501) @%p9 bra BB11_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_1.ptx:7504) mul.wide.s32 %rd32, %r67, 8;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9b30 (_1.ptx:7510) @%p15 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b38 (_1.ptx:7513) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9bd0 (_1.ptx:7559) @%p1 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e50 (_1.ptx:7660) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9c30 (_1.ptx:7574) @%p2 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c58 (_1.ptx:7582) mov.u32 %r65, %r70;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9c90 (_1.ptx:7589) @%p3 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cb0 (_1.ptx:7596) mov.u32 %r10, %r69;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9ce0 (_1.ptx:7602) @%p4 bra BB12_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e18 (_1.ptx:7651) mul.wide.s32 %rd10, %r63, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9d10 (_1.ptx:7611) @%p5 bra BB12_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e00 (_1.ptx:7646) add.s32 %r68, %r68, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9df8 (_1.ptx:7643) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e00 (_1.ptx:7646) add.s32 %r68, %r68, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9e10 (_1.ptx:7648) @%p7 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e18 (_1.ptx:7651) mul.wide.s32 %rd10, %r63, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9e48 (_1.ptx:7657) @%p8 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e50 (_1.ptx:7660) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9ee0 (_1.ptx:7704) @%p1 bra BB13_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa128 (_1.ptx:7797) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9f38 (_1.ptx:7718) @%p2 bra BB13_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f60 (_1.ptx:7726) mov.u32 %r53, %r58;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f98 (_1.ptx:7733) @%p3 bra BB13_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fb8 (_1.ptx:7740) mov.u32 %r10, %r57;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9fe8 (_1.ptx:7746) @%p4 bra BB13_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (_1.ptx:7788) mul.wide.s32 %rd17, %r50, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa060 (_1.ptx:7764) @%p5 bra BB13_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0d0 (_1.ptx:7782) add.s32 %r56, %r56, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa0c8 (_1.ptx:7779) @%p7 bra BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0d0 (_1.ptx:7782) add.s32 %r56, %r56, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa0e8 (_1.ptx:7785) @%p8 bra BB13_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (_1.ptx:7788) mul.wide.s32 %rd17, %r50, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa120 (_1.ptx:7794) @%p9 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa128 (_1.ptx:7797) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa180 (_1.ptx:7837) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa230 (_1.ptx:7864) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa228 (_1.ptx:7861) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa230 (_1.ptx:7864) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa288 (_1.ptx:7894) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa338 (_1.ptx:7921) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa330 (_1.ptx:7918) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa338 (_1.ptx:7921) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 13 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa390 (_1.ptx:7951) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa440 (_1.ptx:7978) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa438 (_1.ptx:7975) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa440 (_1.ptx:7978) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa498 (_1.ptx:8008) @%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa580 (_1.ptx:8045) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa560 (_1.ptx:8038) @%p2 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa568 (_1.ptx:8040) add.s32 %r15, %r3, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa578 (_1.ptx:8042) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa580 (_1.ptx:8045) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 13 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa5e0 (_1.ptx:8080) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa680 (_1.ptx:8105) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa678 (_1.ptx:8102) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa680 (_1.ptx:8105) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa6e0 (_1.ptx:8135) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa780 (_1.ptx:8160) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa778 (_1.ptx:8157) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa780 (_1.ptx:8160) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe4TileIfEEviPKT_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa7d8 (_1.ptx:8209) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa868 (_1.ptx:8232) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa860 (_1.ptx:8229) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa868 (_1.ptx:8232) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe4TileIfEEviPKT_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe4TileIfEEviPKT_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa8c8 (_1.ptx:8262) @%p1 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9d0 (_1.ptx:8305) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa930 (_1.ptx:8278) @%p2 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9b8 (_1.ptx:8300) add.s32 %r25, %r3, %r25;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa9b0 (_1.ptx:8297) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9b8 (_1.ptx:8300) add.s32 %r25, %r3, %r25;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa9c8 (_1.ptx:8302) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9d0 (_1.ptx:8305) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe4TileIdEEviPKT_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xaa28 (_1.ptx:8334) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaab8 (_1.ptx:8357) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaab0 (_1.ptx:8354) @%p2 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaab8 (_1.ptx:8357) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe4TileIdEEviPKT_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe4TileIdEEviPKT_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xab18 (_1.ptx:8387) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac28 (_1.ptx:8431) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab80 (_1.ptx:8403) @%p2 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac10 (_1.ptx:8426) add.s32 %r24, %r3, %r24;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xac08 (_1.ptx:8423) @%p3 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac10 (_1.ptx:8426) add.s32 %r24, %r3, %r24;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xac20 (_1.ptx:8428) @%p4 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac28 (_1.ptx:8431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xac78 (_1.ptx:8482) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacf0 (_1.ptx:8502) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xace8 (_1.ptx:8499) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacf0 (_1.ptx:8502) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xad40 (_1.ptx:8528) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadb8 (_1.ptx:8548) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xadb0 (_1.ptx:8545) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadb8 (_1.ptx:8548) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xae50 (_1.ptx:8604) @%p1 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (_1.ptx:8715) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xae80 (_1.ptx:8611) @%p2 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (_1.ptx:8715) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xaee8 (_1.ptx:8627) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf80 (_1.ptx:8656) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xaef0 (_1.ptx:8628) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf40 (_1.ptx:8644) shl.b64 %rd19, %rd6, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xaf20 (_1.ptx:8636) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf80 (_1.ptx:8656) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xaf28 (_1.ptx:8637) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf70 (_1.ptx:8652) mov.u32 %r15, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xaf38 (_1.ptx:8641) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf80 (_1.ptx:8656) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaf68 (_1.ptx:8649) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf80 (_1.ptx:8656) cvt.u32.u64%r16, %rd6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaf98 (_1.ptx:8659) @%p5 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafa0 (_1.ptx:8660) bra.uni BB0_15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xafa0 (_1.ptx:8660) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (_1.ptx:8715) ret;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb008 (_1.ptx:8675) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0c8 (_1.ptx:8709) cvt.u32.u64%r20, %rd9;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb010 (_1.ptx:8676) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb098 (_1.ptx:8699) ld.global.f32 %f11, [%rd10];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb078 (_1.ptx:8691) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0c8 (_1.ptx:8709) cvt.u32.u64%r20, %rd9;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb080 (_1.ptx:8692) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b8 (_1.ptx:8705) mov.u32 %r19, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xb090 (_1.ptx:8696) bra.uni BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0c8 (_1.ptx:8709) cvt.u32.u64%r20, %rd9;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb0b0 (_1.ptx:8702) bra.uni BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0c8 (_1.ptx:8709) cvt.u32.u64%r20, %rd9;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb0e0 (_1.ptx:8712) @%p8 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (_1.ptx:8715) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 73 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb180 (_1.ptx:8756) @%p1 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (_1.ptx:8867) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb1b0 (_1.ptx:8763) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (_1.ptx:8867) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb218 (_1.ptx:8779) @%p3 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2b0 (_1.ptx:8808) cvt.u32.u64%r15, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb220 (_1.ptx:8780) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb270 (_1.ptx:8796) shl.b64 %rd19, %rd6, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb250 (_1.ptx:8788) @%p4 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2b0 (_1.ptx:8808) cvt.u32.u64%r15, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb258 (_1.ptx:8789) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a0 (_1.ptx:8804) mov.u64 %rd23, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb268 (_1.ptx:8793) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2b0 (_1.ptx:8808) cvt.u32.u64%r15, %rd6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb298 (_1.ptx:8801) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2b0 (_1.ptx:8808) cvt.u32.u64%r15, %rd6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb2c8 (_1.ptx:8811) @%p5 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2d0 (_1.ptx:8812) bra.uni BB1_15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb2d0 (_1.ptx:8812) bra.uni BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (_1.ptx:8867) ret;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb338 (_1.ptx:8827) @%p6 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3f8 (_1.ptx:8861) cvt.u32.u64%r18, %rd9;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb340 (_1.ptx:8828) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3c8 (_1.ptx:8851) ld.global.f64 %fd11, [%rd10];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb3a8 (_1.ptx:8843) @%p7 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3f8 (_1.ptx:8861) cvt.u32.u64%r18, %rd9;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb3b0 (_1.ptx:8844) bra.uni BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3e8 (_1.ptx:8857) mov.u64 %rd29, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xb3c0 (_1.ptx:8848) bra.uni BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3f8 (_1.ptx:8861) cvt.u32.u64%r18, %rd9;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xb3e0 (_1.ptx:8854) bra.uni BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb3f8 (_1.ptx:8861) cvt.u32.u64%r18, %rd9;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb410 (_1.ptx:8864) @%p8 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (_1.ptx:8867) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 73 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb478 (_1.ptx:8902) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb510 (_1.ptx:8926) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb508 (_1.ptx:8923) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb510 (_1.ptx:8926) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb570 (_1.ptx:8956) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb608 (_1.ptx:8980) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb600 (_1.ptx:8977) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb608 (_1.ptx:8980) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb668 (_1.ptx:9011) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb710 (_1.ptx:9037) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb708 (_1.ptx:9034) @%p3 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb710 (_1.ptx:9037) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb770 (_1.ptx:9068) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb818 (_1.ptx:9094) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb810 (_1.ptx:9091) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb818 (_1.ptx:9094) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_accurate_pow_param_0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__internal_accurate_pow_param_1" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb890 (_1.ptx:9142) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc50 (_1.ptx:9285) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb940 (_1.ptx:9167) @!%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9d0 (_1.ptx:9189) mov.u32 %r63, %r64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb948 (_1.ptx:9168) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb950 (_1.ptx:9171) mul.lo.s32 %r37, %r18, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb9c8 (_1.ptx:9186) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9d0 (_1.ptx:9189) mov.u32 %r63, %r64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb9f8 (_1.ptx:9194) @%p8 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:9238) mov.u32 %r61, %r62;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xba60 (_1.ptx:9209) @%p9 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbaa8 (_1.ptx:9221) mov.f32 %f35, %f36;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbb18 (_1.ptx:9235) @%p10 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:9238) mov.u32 %r61, %r62;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xbb40 (_1.ptx:9242) @%p11 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc30 (_1.ptx:9279) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xbb68 (_1.ptx:9249) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbc0 (_1.ptx:9263) mov.f32 %f32, %f33;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbc28 (_1.ptx:9276) @%p13 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc30 (_1.ptx:9279) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbc48 (_1.ptx:9282) @%p14 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc50 (_1.ptx:9285) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbca8 (_1.ptx:9313) @%p2 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc228 (_1.ptx:9520) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbff8 (_1.ptx:9426) @%p9 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc008 (_1.ptx:9431) setp.lt.f32%p10, %f5, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc048 (_1.ptx:9439) @%p12 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0c0 (_1.ptx:9461) add.f32 %f99, %f6, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc050 (_1.ptx:9440) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc098 (_1.ptx:9453) setp.geu.f32%p13, %f5, 0f00000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc090 (_1.ptx:9450) bra.uni BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0c0 (_1.ptx:9461) add.f32 %f99, %f6, %f2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc0a0 (_1.ptx:9454) @%p13 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0c0 (_1.ptx:9461) add.f32 %f99, %f6, %f2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc0d8 (_1.ptx:9464) @%p17 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc0f8 (_1.ptx:9469) @%p20 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc100 (_1.ptx:9470) bra.uni BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc118 (_1.ptx:9477) setp.eq.f32%p21, %f2, 0f7F800000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc110 (_1.ptx:9474) bra.uni BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc120 (_1.ptx:9478) @%p21 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc128 (_1.ptx:9479) bra.uni BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc178 (_1.ptx:9493) setp.neu.f32%p22, %f6, 0f7F800000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc170 (_1.ptx:9490) bra.uni BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xc180 (_1.ptx:9494) @%p22 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b0 (_1.ptx:9503) ld.param.u32 %r31, [_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1__param_0];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xc220 (_1.ptx:9517) @%p30 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc228 (_1.ptx:9520) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc2b8 (_1.ptx:9563) @%p3 bra BB2_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd1c8 (_1.ptx:10122) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc370 (_1.ptx:9589) @!%p6 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc440 (_1.ptx:9619) mov.u32 %r102, %r104;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc378 (_1.ptx:9590) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc380 (_1.ptx:9593) mul.lo.s32 %r36, %r18, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc438 (_1.ptx:9616) @%p9 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc440 (_1.ptx:9619) mov.u32 %r102, %r104;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc458 (_1.ptx:9622) @%p10 bra BB2_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb18 (_1.ptx:9872) mov.u32 %r101, %r102;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc538 (_1.ptx:9653) @%p12 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5a8 (_1.ptx:9670) mov.f32 %f263, %f264;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc8b0 (_1.ptx:9771) @%p18 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8c0 (_1.ptx:9776) setp.lt.f32%p19, %f14, 0f00000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc900 (_1.ptx:9784) @%p21 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc978 (_1.ptx:9806) abs.f32 %f244, %f50;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc908 (_1.ptx:9785) bra.uni BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc950 (_1.ptx:9798) setp.geu.f32%p22, %f14, 0f00000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc948 (_1.ptx:9795) bra.uni BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc978 (_1.ptx:9806) abs.f32 %f244, %f50;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc958 (_1.ptx:9799) @%p22 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc978 (_1.ptx:9806) abs.f32 %f244, %f50;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc998 (_1.ptx:9810) @%p26 bra BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc9c0 (_1.ptx:9816) @%p29 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xc9c8 (_1.ptx:9817) bra.uni BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9e0 (_1.ptx:9824) abs.f32 %f246, %f50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xc9d8 (_1.ptx:9821) bra.uni BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xc9f0 (_1.ptx:9826) @%p30 bra BB2_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xc9f8 (_1.ptx:9827) bra.uni BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca48 (_1.ptx:9841) setp.neu.f32%p31, %f15, 0f7F800000;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xca40 (_1.ptx:9838) bra.uni BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xca50 (_1.ptx:9842) @%p31 bra BB2_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca80 (_1.ptx:9851) setp.eq.f32%p36, %f14, 0f3F800000;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xcb10 (_1.ptx:9869) @%p39 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb18 (_1.ptx:9872) mov.u32 %r101, %r102;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xcb38 (_1.ptx:9876) @%p40 bra BB2_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd198 (_1.ptx:10114) ld.param.u32 %r93, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcb88 (_1.ptx:9889) @%p42 bra BB2_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc18 (_1.ptx:9910) mov.f32 %f260, %f261;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xcf38 (_1.ptx:10014) @%p48 bra BB2_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf48 (_1.ptx:10019) setp.lt.f32%p49, %f36, 0f00000000;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xcf88 (_1.ptx:10027) @%p51 bra BB2_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd000 (_1.ptx:10049) abs.f32 %f247, %f50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xcf90 (_1.ptx:10028) bra.uni BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfd8 (_1.ptx:10041) setp.geu.f32%p52, %f36, 0f00000000;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcfd0 (_1.ptx:10038) bra.uni BB2_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd000 (_1.ptx:10049) abs.f32 %f247, %f50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xcfe0 (_1.ptx:10042) @%p52 bra BB2_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd000 (_1.ptx:10049) abs.f32 %f247, %f50;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd020 (_1.ptx:10053) @%p56 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xd048 (_1.ptx:10059) @%p59 bra BB2_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xd050 (_1.ptx:10060) bra.uni BB2_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd068 (_1.ptx:10067) abs.f32 %f249, %f50;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xd060 (_1.ptx:10064) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xd078 (_1.ptx:10069) @%p60 bra BB2_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xd080 (_1.ptx:10070) bra.uni BB2_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0d0 (_1.ptx:10084) setp.neu.f32%p61, %f37, 0f7F800000;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xd0c8 (_1.ptx:10081) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xd0d8 (_1.ptx:10085) @%p61 bra BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd108 (_1.ptx:10094) add.s32 %r94, %r2, %r16;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xd190 (_1.ptx:10111) @%p69 bra BB2_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd198 (_1.ptx:10114) ld.param.u32 %r93, [_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1__param_0];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xd1c0 (_1.ptx:10119) @%p70 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd1c8 (_1.ptx:10122) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd240 (_1.ptx:10159) @%p1 bra BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd600 (_1.ptx:10302) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd2f0 (_1.ptx:10184) @!%p4 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd380 (_1.ptx:10206) mov.u32 %r63, %r64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd2f8 (_1.ptx:10185) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd300 (_1.ptx:10188) mul.lo.s32 %r37, %r18, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd378 (_1.ptx:10203) @%p7 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd380 (_1.ptx:10206) mov.u32 %r63, %r64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd3a8 (_1.ptx:10211) @%p8 bra BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4d0 (_1.ptx:10255) mov.u32 %r61, %r62;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd410 (_1.ptx:10226) @%p9 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd458 (_1.ptx:10238) mov.f64 %fd35, %fd36;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd4c8 (_1.ptx:10252) @%p10 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4d0 (_1.ptx:10255) mov.u32 %r61, %r62;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd4f0 (_1.ptx:10259) @%p11 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5e0 (_1.ptx:10296) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd518 (_1.ptx:10266) @%p12 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd570 (_1.ptx:10280) mov.f64 %fd32, %fd33;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd5d8 (_1.ptx:10293) @%p13 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5e0 (_1.ptx:10296) mov.u32 %r53, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xd5f8 (_1.ptx:10299) @%p14 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd600 (_1.ptx:10302) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd658 (_1.ptx:10330) @%p2 bra BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b8 (_1.ptx:10502) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xd720 (_1.ptx:10379) @!%p1 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_1.ptx:10395) mov.f64 %fd25, %fd26;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd728 (_1.ptx:10380) bra.uni BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd730 (_1.ptx:10385) mov.b64 {%temp, %r12}, %fd26;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd760 (_1.ptx:10397) @%p5 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7d0 (_1.ptx:10418) mov.f64 %fd9, %fd25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd768 (_1.ptx:10398) bra.uni BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7a8 (_1.ptx:10410) setp.gt.s32%p6, %r4, -1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd7a0 (_1.ptx:10407) bra.uni BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7d0 (_1.ptx:10418) mov.f64 %fd9, %fd25;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd7b0 (_1.ptx:10411) @%p6 bra BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7d0 (_1.ptx:10418) mov.f64 %fd9, %fd25;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd800 (_1.ptx:10427) @%p10 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd818 (_1.ptx:10431) @%p11 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd840 (_1.ptx:10437) @%p12 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xd858 (_1.ptx:10441) @%p13 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xd870 (_1.ptx:10448) @%p14 bra BB4_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xd878 (_1.ptx:10449) bra.uni BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8d0 (_1.ptx:10464) and.b32 %r23, %r4, 2147483647;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xd8c8 (_1.ptx:10461) bra.uni BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd8f0 (_1.ptx:10468) @%p15 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd910 (_1.ptx:10476) @%p16 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd950 (_1.ptx:10487) setp.eq.f64%p20, %fd2, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd9b0 (_1.ptx:10499) @%p23 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b8 (_1.ptx:10502) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 15 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 75 space1: 4 space2: 4
opcode: 75 space1: 4 space2: 4
opcode: 22 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x28 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xda48 (_1.ptx:10545) @%p3 bra BB5_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe510 (_1.ptx:11039) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xdaf0 (_1.ptx:10569) @!%p6 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbc0 (_1.ptx:10599) mov.u32 %r119, %r121;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdaf8 (_1.ptx:10570) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb00 (_1.ptx:10573) mul.lo.s32 %r46, %r28, %r27;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xdbb8 (_1.ptx:10596) @%p9 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbc0 (_1.ptx:10599) mov.u32 %r119, %r121;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xdbd8 (_1.ptx:10602) @%p10 bra BB5_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe090 (_1.ptx:10826) mov.u32 %r118, %r119;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xdcd8 (_1.ptx:10640) @%p11 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd48 (_1.ptx:10657) mov.f64 %fd97, %fd98;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xdde0 (_1.ptx:10694) @!%p1 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde10 (_1.ptx:10710) mov.f64 %fd84, %fd85;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdde8 (_1.ptx:10695) bra.uni BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xddf0 (_1.ptx:10700) mov.b64 {%temp, %r59}, %fd85;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xde20 (_1.ptx:10712) @%p14 bra BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde98 (_1.ptx:10737) mov.f64 %fd16, %fd84;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xde28 (_1.ptx:10713) bra.uni BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde70 (_1.ptx:10729) setp.gt.s32%p15, %r13, -1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xde68 (_1.ptx:10726) bra.uni BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde98 (_1.ptx:10737) mov.f64 %fd16, %fd84;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xde78 (_1.ptx:10730) @%p15 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde98 (_1.ptx:10737) mov.f64 %fd16, %fd84;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xdec8 (_1.ptx:10746) @%p19 bra BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xdee0 (_1.ptx:10750) @%p20 bra BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xdf08 (_1.ptx:10756) @%p21 bra BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xdf18 (_1.ptx:10759) @%p22 bra BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xdf30 (_1.ptx:10766) @%p23 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdf38 (_1.ptx:10767) bra.uni BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf98 (_1.ptx:10786) and.b32 %r69, %r13, 2147483647;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xdf90 (_1.ptx:10783) bra.uni BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xdfb8 (_1.ptx:10790) @%p24 bra BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xdfd8 (_1.ptx:10798) @%p25 bra BB5_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff8 (_1.ptx:10805) setp.eq.f64%p29, %fd9, 0d3FF0000000000000;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xe088 (_1.ptx:10823) @%p32 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe090 (_1.ptx:10826) mov.u32 %r118, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xe0b0 (_1.ptx:10830) @%p33 bra BB5_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4f0 (_1.ptx:11033) mov.u32 %r108, %nctaid.x;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xe120 (_1.ptx:10850) @%p34 bra BB5_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1b0 (_1.ptx:10871) mov.f64 %fd94, %fd95;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xe260 (_1.ptx:10911) @!%p2 bra BB5_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe290 (_1.ptx:10927) mov.f64 %fd107, %fd108;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xe268 (_1.ptx:10912) bra.uni BB5_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe270 (_1.ptx:10917) mov.b64 {%temp, %r88}, %fd108;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xe2a0 (_1.ptx:10929) @%p37 bra BB5_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe310 (_1.ptx:10950) mov.f64 %fd33, %fd107;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe2a8 (_1.ptx:10930) bra.uni BB5_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2e8 (_1.ptx:10942) setp.gt.s32%p38, %r22, -1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe2e0 (_1.ptx:10939) bra.uni BB5_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe310 (_1.ptx:10950) mov.f64 %fd33, %fd107;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xe2f0 (_1.ptx:10943) @%p38 bra BB5_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe310 (_1.ptx:10950) mov.f64 %fd33, %fd107;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xe340 (_1.ptx:10959) @%p42 bra BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xe358 (_1.ptx:10963) @%p43 bra BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xe380 (_1.ptx:10969) @%p44 bra BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xe390 (_1.ptx:10972) @%p45 bra BB5_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xe3a8 (_1.ptx:10979) @%p46 bra BB5_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xe3b0 (_1.ptx:10980) bra.uni BB5_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe408 (_1.ptx:10995) and.b32 %r98, %r22, 2147483647;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xe400 (_1.ptx:10992) bra.uni BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xe428 (_1.ptx:10999) @%p47 bra BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xe448 (_1.ptx:11007) @%p48 bra BB5_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (_1.ptx:11014) setp.eq.f64%p52, %fd26, 0d3FF0000000000000;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xe4e8 (_1.ptx:11030) @%p55 bra BB5_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4f0 (_1.ptx:11033) mov.u32 %r108, %nctaid.x;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xe508 (_1.ptx:11036) @%p56 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe510 (_1.ptx:11039) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 15 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 75 space1: 4 space2: 4
opcode: 75 space1: 4 space2: 4
opcode: 22 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 15 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 75 space1: 4 space2: 4
opcode: 75 space1: 4 space2: 4
opcode: 22 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '__internal_accurate_pow'...   done.
GPGPU-Sim PTX: finding reconvergence points for '__internal_accurate_pow'...
GPGPU-Sim PTX: Finding dominators for '__internal_accurate_pow'...
GPGPU-Sim PTX: Finding immediate dominators for '__internal_accurate_pow'...
GPGPU-Sim PTX: Finding postdominators for '__internal_accurate_pow'...
GPGPU-Sim PTX: Finding immediate postdominators for '__internal_accurate_pow'...
GPGPU-Sim PTX: pre-decoding instructions for '__internal_accurate_pow'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for __internal_accurate_pow...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe548 (_1.ptx:11065) @%p1 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe578 (_1.ptx:11080) add.s32 %r51, %r50, -1023;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe5a0 (_1.ptx:11085) @%p2 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5d0 (_1.ptx:11100) add.f64 %fd16, %fd132, 0d3FF0000000000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xea20 (_1.ptx:11264) @%p4 bra BB6_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab0 (_1.ptx:11288) mov.b64 {%temp, %r45}, %fd133;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xea48 (_1.ptx:11270) @%p6 bra BB6_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab0 (_1.ptx:11288) mov.b64 {%temp, %r45}, %fd133;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xeac8 (_1.ptx:11292) @%p7 bra BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaf0 (_1.ptx:11305) st.param.f64[func_retval0+0], %fd133;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xeae0 (_1.ptx:11299) @%p8 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaf0 (_1.ptx:11305) st.param.f64[func_retval0+0], %fd133;
GPGPU-Sim PTX: ... end of reconvergence points for __internal_accurate_pow
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 4 space2: 4
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '__internal_accurate_pow'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe5SliceIfEEviPKT_biiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xeb78 (_1.ptx:11359) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec88 (_1.ptx:11400) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xeba8 (_1.ptx:11366) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec88 (_1.ptx:11400) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xec10 (_1.ptx:11381) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec18 (_1.ptx:11382) bra.uni BB0_4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xec18 (_1.ptx:11382) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec88 (_1.ptx:11400) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xec80 (_1.ptx:11397) @%p4 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec88 (_1.ptx:11400) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe5SliceIfEEviPKT_biiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe5SliceIdEEviPKT_biiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xed08 (_1.ptx:11438) @%p1 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee18 (_1.ptx:11479) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xed38 (_1.ptx:11445) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee18 (_1.ptx:11479) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xeda0 (_1.ptx:11460) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeda8 (_1.ptx:11461) bra.uni BB1_4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xeda8 (_1.ptx:11461) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee18 (_1.ptx:11479) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xee10 (_1.ptx:11476) @%p4 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee18 (_1.ptx:11479) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe5SliceIdEEviPKT_biiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11BNLLForwardIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee60 (_1.ptx:11519) @%p1 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf538 (_1.ptx:11821) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xeeb8 (_1.ptx:11533) @%p2 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f8 (_1.ptx:11811) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xeec0 (_1.ptx:11534) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1a8 (_1.ptx:11661) setp.lt.f32%p3, %f1, 0fC2D20000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xef78 (_1.ptx:11567) @%p11 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:11581) add.s32 %r45, %r62, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xefb0 (_1.ptx:11583) @%p12 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4b0 (_1.ptx:11795) cvt.f64.f32%fd118, %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xefb8 (_1.ptx:11584) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf480 (_1.ptx:11784) mov.f64 %fd72, 0d7FF0000000000000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xeff0 (_1.ptx:11593) @%p14 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf020 (_1.ptx:11608) add.f64 %fd75, %fd122, 0d3FF0000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf1a0 (_1.ptx:11658) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4b0 (_1.ptx:11795) cvt.f64.f32%fd118, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf250 (_1.ptx:11690) @%p5 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf278 (_1.ptx:11704) add.s32 %r32, %r58, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xf288 (_1.ptx:11706) @%p6 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f8 (_1.ptx:11811) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf290 (_1.ptx:11707) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4c8 (_1.ptx:11800) mov.f64 %fd23, 0d7FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf2c8 (_1.ptx:11716) @%p8 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2f8 (_1.ptx:11731) add.f64 %fd26, %fd120, 0d3FF0000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf478 (_1.ptx:11781) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f8 (_1.ptx:11811) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf4c0 (_1.ptx:11797) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f8 (_1.ptx:11811) shl.b64 %rd8, %rd3, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xf530 (_1.ptx:11818) @%p15 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf538 (_1.ptx:11821) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11BNLLForwardIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf588 (_1.ptx:11848) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c0 (_1.ptx:11894) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf6b8 (_1.ptx:11891) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c0 (_1.ptx:11894) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11BNLLForwardIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf708 (_1.ptx:11919) @%p1 bra BB2_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10078 (_1.ptx:12332) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf760 (_1.ptx:11933) @%p2 bra BB2_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10040 (_1.ptx:12323) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf768 (_1.ptx:11934) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba8 (_1.ptx:12118) mov.f64 %fd29, 0d4338000000000000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf8c0 (_1.ptx:11991) @%p10 bra BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf958 (_1.ptx:12014) add.f64 %fd195, %fd194, 0d3FF0000000000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf8f0 (_1.ptx:11998) @%p12 bra BB2_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf958 (_1.ptx:12014) add.f64 %fd195, %fd194, 0d3FF0000000000000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xf980 (_1.ptx:12025) @%p13 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9a8 (_1.ptx:12039) add.s32 %r75, %r92, -1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf9b8 (_1.ptx:12041) @%p14 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10000 (_1.ptx:12308) add.f64 %fd198, %fd1, %fd197;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf9c0 (_1.ptx:12042) bra.uni BB2_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffd0 (_1.ptx:12297) mov.f64 %fd145, 0d7FF0000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf9f8 (_1.ptx:12051) @%p16 bra BB2_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_1.ptx:12066) add.f64 %fd148, %fd196, 0d3FF0000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfba0 (_1.ptx:12115) bra.uni BB2_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10000 (_1.ptx:12308) add.f64 %fd198, %fd1, %fd197;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfcf0 (_1.ptx:12171) @%p3 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd80 (_1.ptx:12193) add.f64 %fd192, %fd191, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfd18 (_1.ptx:12177) @%p5 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd80 (_1.ptx:12193) add.f64 %fd192, %fd191, 0d3FF0000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfda8 (_1.ptx:12204) @%p6 bra BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdd0 (_1.ptx:12218) add.s32 %r50, %r88, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfde0 (_1.ptx:12220) @%p7 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10040 (_1.ptx:12323) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfde8 (_1.ptx:12221) bra.uni BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10010 (_1.ptx:12312) mov.f64 %fd63, 0d7FF0000000000000;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xfe20 (_1.ptx:12230) @%p9 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe50 (_1.ptx:12245) add.f64 %fd66, %fd193, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xffc8 (_1.ptx:12294) bra.uni BB2_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10040 (_1.ptx:12323) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x10008 (_1.ptx:12309) bra.uni BB2_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10040 (_1.ptx:12323) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x10070 (_1.ptx:12329) @%p17 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10078 (_1.ptx:12332) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11BNLLForwardIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x100c8 (_1.ptx:12359) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_1.ptx:12464) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10278 (_1.ptx:12428) @%p2 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10308 (_1.ptx:12450) shl.b64 %rd10, %rd4, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x102a0 (_1.ptx:12434) @%p4 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10308 (_1.ptx:12450) shl.b64 %rd10, %rd4, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10360 (_1.ptx:12461) @%p5 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (_1.ptx:12464) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x103d0 (_1.ptx:12506) @%p1 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104a0 (_1.ptx:12540) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10428 (_1.ptx:12520) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10468 (_1.ptx:12531) shl.b64 %rd12, %rd4, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10498 (_1.ptx:12537) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104a0 (_1.ptx:12540) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10510 (_1.ptx:12572) @%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10620 (_1.ptx:12615) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10590 (_1.ptx:12591) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10608 (_1.ptx:12610) add.s32 %r16, %r3, %r16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10600 (_1.ptx:12607) @%p5 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10608 (_1.ptx:12610) add.s32 %r16, %r3, %r16;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10618 (_1.ptx:12612) @%p6 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10620 (_1.ptx:12615) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10690 (_1.ptx:12649) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10780 (_1.ptx:12684) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10778 (_1.ptx:12681) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10780 (_1.ptx:12684) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x107e8 (_1.ptx:12716) @%p1 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108b8 (_1.ptx:12750) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10840 (_1.ptx:12730) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10880 (_1.ptx:12741) shl.b64 %rd12, %rd4, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108b0 (_1.ptx:12747) @%p3 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108b8 (_1.ptx:12750) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10928 (_1.ptx:12782) @%p1 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a38 (_1.ptx:12825) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x109a8 (_1.ptx:12801) @%p3 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a20 (_1.ptx:12820) add.s32 %r16, %r3, %r16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10a18 (_1.ptx:12817) @%p5 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a20 (_1.ptx:12820) add.s32 %r16, %r3, %r16;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10a30 (_1.ptx:12822) @%p6 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a38 (_1.ptx:12825) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10aa8 (_1.ptx:12859) @%p1 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b98 (_1.ptx:12894) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b90 (_1.ptx:12891) @%p4 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b98 (_1.ptx:12894) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i'.
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt9basic_iosIcSt11char_traitsIcEE was declared previous at _1.ptx:13 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVSt15basic_streambufIcSt11char_traitsIcEE was declared previous at _1.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTSo was declared previous at _1.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:16 skipping new declaration
GPGPU-Sim PTX: Warning _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE was declared previous at _1.ptx:17 skipping new declaration
GPGPU-Sim PTX: allocating global region for "_ZN6thrust6system6detail10sequential3seqE" from 0x308 to 0x309 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust6system4cuda6detail5bulk_6detail84_GLOBAL__N__60_tmpxft_0001f212_00000000_19_softmax_layer_compute_61_cpp1_ii_4fd65aa319s_on_chip_allocatorE" from 0x0 to 0x18 (shared memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust6system4cuda6detail5bulk_4rootE" from 0x309 to 0x30a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_1E" from 0x30a to 0x30b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_2E" from 0x30b to 0x30c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_3E" from 0x30c to 0x30d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_4E" from 0x30d to 0x30e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_5E" from 0x30e to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_6E" from 0x30f to 0x310 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_7E" from 0x310 to 0x311 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_8E" from 0x311 to 0x312 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders2_9E" from 0x312 to 0x313 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust12placeholders3_10E" from 0x313 to 0x314 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN6thrust3seqE" from 0x314 to 0x315 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10bf8 (_1.ptx:12957) @%p1 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd8 (_1.ptx:12995) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10c30 (_1.ptx:12967) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ca8 (_1.ptx:12987) mul.wide.s32 %rd7, %r21, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10ca0 (_1.ptx:12984) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ca8 (_1.ptx:12987) mul.wide.s32 %rd7, %r21, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10cd0 (_1.ptx:12992) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd8 (_1.ptx:12995) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 41 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10d30 (_1.ptx:13024) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dd8 (_1.ptx:13050) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10dd0 (_1.ptx:13047) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dd8 (_1.ptx:13050) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10kernel_expIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10e20 (_1.ptx:13074) @%p1 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f00 (_1.ptx:13109) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10ef8 (_1.ptx:13106) @%p4 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f00 (_1.ptx:13109) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10kernel_expIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10kernel_expIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10f60 (_1.ptx:13138) @%p1 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11040 (_1.ptx:13176) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10f98 (_1.ptx:13148) @%p2 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11010 (_1.ptx:13168) mul.wide.s32 %rd7, %r21, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11008 (_1.ptx:13165) @%p3 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11010 (_1.ptx:13168) mul.wide.s32 %rd7, %r21, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11038 (_1.ptx:13173) @%p4 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11040 (_1.ptx:13176) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11098 (_1.ptx:13205) @%p1 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11140 (_1.ptx:13231) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11138 (_1.ptx:13228) @%p2 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11140 (_1.ptx:13231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x111a8 (_1.ptx:13262) @%p1 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112a0 (_1.ptx:13303) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x111e8 (_1.ptx:13273) @%p2 bra BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11270 (_1.ptx:13295) mul.wide.s32 %rd10, %r21, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11268 (_1.ptx:13292) @%p3 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11270 (_1.ptx:13295) mul.wide.s32 %rd10, %r21, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11298 (_1.ptx:13300) @%p4 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112a0 (_1.ptx:13303) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11300 (_1.ptx:13332) @%p1 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113e0 (_1.ptx:13370) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11338 (_1.ptx:13342) @%p2 bra BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b0 (_1.ptx:13362) mul.wide.s32 %rd7, %r21, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x113a8 (_1.ptx:13359) @%p3 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b0 (_1.ptx:13362) mul.wide.s32 %rd7, %r21, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x113d8 (_1.ptx:13367) @%p4 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113e0 (_1.ptx:13370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 41 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11438 (_1.ptx:13399) @%p1 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114e0 (_1.ptx:13425) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x114d8 (_1.ptx:13422) @%p2 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114e0 (_1.ptx:13425) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10kernel_expIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11528 (_1.ptx:13450) @%p1 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11788 (_1.ptx:13547) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x116c0 (_1.ptx:13516) @%p2 bra BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11750 (_1.ptx:13538) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x116e8 (_1.ptx:13522) @%p4 bra BB8_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11750 (_1.ptx:13538) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11780 (_1.ptx:13544) @%p5 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11788 (_1.ptx:13547) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10kernel_expIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10kernel_expIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x117e8 (_1.ptx:13576) @%p1 bra BB9_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118c8 (_1.ptx:13614) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11820 (_1.ptx:13586) @%p2 bra BB9_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11898 (_1.ptx:13606) mul.wide.s32 %rd7, %r21, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11890 (_1.ptx:13603) @%p3 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11898 (_1.ptx:13606) mul.wide.s32 %rd7, %r21, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118c0 (_1.ptx:13611) @%p4 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118c8 (_1.ptx:13614) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11920 (_1.ptx:13643) @%p1 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119c8 (_1.ptx:13669) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x119c0 (_1.ptx:13666) @%p2 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119c8 (_1.ptx:13669) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11a30 (_1.ptx:13700) @%p1 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b28 (_1.ptx:13741) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11a70 (_1.ptx:13711) @%p2 bra BB11_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af8 (_1.ptx:13733) mul.wide.s32 %rd10, %r21, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11af0 (_1.ptx:13730) @%p3 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af8 (_1.ptx:13733) mul.wide.s32 %rd10, %r21, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11b20 (_1.ptx:13738) @%p4 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b28 (_1.ptx:13741) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11b80 (_1.ptx:13774) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c20 (_1.ptx:13799) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c18 (_1.ptx:13796) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c20 (_1.ptx:13799) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11c78 (_1.ptx:13828) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d48 (_1.ptx:13859) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11d40 (_1.ptx:13856) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d48 (_1.ptx:13859) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11da0 (_1.ptx:13892) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e28 (_1.ptx:13914) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11e20 (_1.ptx:13911) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e28 (_1.ptx:13914) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11e80 (_1.ptx:13942) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f08 (_1.ptx:13964) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11f00 (_1.ptx:13961) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f08 (_1.ptx:13964) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11f60 (_1.ptx:13997) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12000 (_1.ptx:14022) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11ff8 (_1.ptx:14019) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12000 (_1.ptx:14022) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12058 (_1.ptx:14051) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12118 (_1.ptx:14080) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12110 (_1.ptx:14077) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12118 (_1.ptx:14080) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12188 (_1.ptx:14119) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12280 (_1.ptx:14155) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12278 (_1.ptx:14152) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12280 (_1.ptx:14155) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x122f0 (_1.ptx:14190) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12420 (_1.ptx:14233) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12418 (_1.ptx:14230) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12420 (_1.ptx:14233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12488 (_1.ptx:14270) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12590 (_1.ptx:14308) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12588 (_1.ptx:14305) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12590 (_1.ptx:14308) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x125f8 (_1.ptx:14341) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12730 (_1.ptx:14385) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12728 (_1.ptx:14382) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12730 (_1.ptx:14385) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12790 (_1.ptx:14420) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12858 (_1.ptx:14450) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12850 (_1.ptx:14447) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12858 (_1.ptx:14450) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128b8 (_1.ptx:14481) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129a0 (_1.ptx:14515) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12998 (_1.ptx:14512) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129a0 (_1.ptx:14515) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 73 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_'.
GPGPU-Sim PTX: Warning _ZN6thrust6system6detail10sequential3seqE was declared previous at _1.ptx:12917 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust6system4cuda6detail5bulk_6detail85_GLOBAL__N__61_tmpxft_0001f679_00000000_19_math_functions_compute_61_cpp1_ii_0c484f6719s_on_chip_allocatorE" from 0x80 to 0x98 (shared memory space)
GPGPU-Sim PTX: Warning _ZN6thrust6system4cuda6detail5bulk_4rootE was declared previous at _1.ptx:12919 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_1E was declared previous at _1.ptx:12920 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_2E was declared previous at _1.ptx:12921 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_3E was declared previous at _1.ptx:12922 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_4E was declared previous at _1.ptx:12923 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_5E was declared previous at _1.ptx:12924 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_6E was declared previous at _1.ptx:12925 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_7E was declared previous at _1.ptx:12926 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_8E was declared previous at _1.ptx:12927 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders2_9E was declared previous at _1.ptx:12928 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust12placeholders3_10E was declared previous at _1.ptx:12929 skipping new declaration
GPGPU-Sim PTX: Warning _ZN6thrust3seqE was declared previous at _1.ptx:12930 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12a40 (_1.ptx:14580) @!%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b30 (_1.ptx:14619) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12a48 (_1.ptx:14581) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_1.ptx:14584) mov.f32 %f13, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12a60 (_1.ptx:14586) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12af0 (_1.ptx:14609) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12ae8 (_1.ptx:14606) @%p5 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12af0 (_1.ptx:14609) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12bd0 (_1.ptx:14659) @!%p3 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12cc8 (_1.ptx:14699) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12bd8 (_1.ptx:14660) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12be0 (_1.ptx:14663) mov.f32 %f13, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12bf0 (_1.ptx:14665) @%p4 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c88 (_1.ptx:14689) cvta.to.global.u64 %rd14, %rd9;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c80 (_1.ptx:14686) @%p5 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c88 (_1.ptx:14689) cvta.to.global.u64 %rd14, %rd9;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12d68 (_1.ptx:14739) @!%p3 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e58 (_1.ptx:14777) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12d70 (_1.ptx:14740) bra.uni BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d78 (_1.ptx:14743) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12da8 (_1.ptx:14749) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e18 (_1.ptx:14767) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e10 (_1.ptx:14764) @%p5 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e18 (_1.ptx:14767) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12ef8 (_1.ptx:14817) @!%p3 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fe8 (_1.ptx:14856) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12f00 (_1.ptx:14818) bra.uni BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f08 (_1.ptx:14821) mov.f32 %f13, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12f18 (_1.ptx:14823) @%p4 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa8 (_1.ptx:14846) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12fa0 (_1.ptx:14843) @%p5 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa8 (_1.ptx:14846) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9mat_vec_NEiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13050 (_1.ptx:14888) @%p1 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13120 (_1.ptx:14922) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13068 (_1.ptx:14892) @%p2 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130e8 (_1.ptx:14913) cvta.to.global.u64 %rd12, %rd9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130e0 (_1.ptx:14910) @%p3 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130e8 (_1.ptx:14913) cvta.to.global.u64 %rd12, %rd9;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9mat_vec_NEiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9mat_vec_NEiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe9mat_vec_TEiiffPKfS1_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13188 (_1.ptx:14954) @%p1 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13260 (_1.ptx:14988) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x131c0 (_1.ptx:14962) @%p2 bra BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13228 (_1.ptx:14979) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13220 (_1.ptx:14976) @%p3 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13228 (_1.ptx:14979) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe9mat_vec_TEiiffPKfS1_Pf
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe9mat_vec_TEiiffPKfS1_Pf'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17add_scalar_kernelIfEEviT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x132a8 (_1.ptx:15012) @%p1 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13308 (_1.ptx:15029) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13300 (_1.ptx:15026) @%p2 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13308 (_1.ptx:15029) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17add_scalar_kernelIfEEviT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17add_scalar_kernelIdEEviT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13350 (_1.ptx:15053) @%p1 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133b0 (_1.ptx:15070) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x133a8 (_1.ptx:15067) @%p2 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133b0 (_1.ptx:15070) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17add_scalar_kernelIdEEviT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10add_kernelIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13400 (_1.ptx:15096) @%p1 bra BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13488 (_1.ptx:15118) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13480 (_1.ptx:15115) @%p2 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13488 (_1.ptx:15118) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10add_kernelIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10add_kernelIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x134d8 (_1.ptx:15144) @%p1 bra BB9_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13560 (_1.ptx:15166) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13558 (_1.ptx:15163) @%p2 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13560 (_1.ptx:15166) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10add_kernelIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x135b0 (_1.ptx:15192) @%p1 bra BB10_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13638 (_1.ptx:15214) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13630 (_1.ptx:15211) @%p2 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13638 (_1.ptx:15214) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13688 (_1.ptx:15240) @%p1 bra BB11_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13710 (_1.ptx:15262) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13708 (_1.ptx:15259) @%p2 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13710 (_1.ptx:15262) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13760 (_1.ptx:15288) @%p1 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_1.ptx:15310) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x137e0 (_1.ptx:15307) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_1.ptx:15310) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13838 (_1.ptx:15336) @%p1 bra BB13_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138c0 (_1.ptx:15358) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x138b8 (_1.ptx:15355) @%p2 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138c0 (_1.ptx:15358) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10div_kernelIfEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13910 (_1.ptx:15384) @%p1 bra BB14_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13998 (_1.ptx:15406) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13990 (_1.ptx:15403) @%p2 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13998 (_1.ptx:15406) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10div_kernelIfEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10div_kernelIdEEviPKT_S3_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x139e8 (_1.ptx:15432) @%p1 bra BB15_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a70 (_1.ptx:15454) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13a68 (_1.ptx:15451) @%p2 bra BB15_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a70 (_1.ptx:15454) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10div_kernelIdEEviPKT_S3_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10abs_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13ab8 (_1.ptx:15478) @%p1 bra BB16_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b28 (_1.ptx:15497) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13b20 (_1.ptx:15494) @%p2 bra BB16_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b28 (_1.ptx:15497) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10abs_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10abs_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10abs_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13b70 (_1.ptx:15521) @%p1 bra BB17_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13be0 (_1.ptx:15540) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13bd8 (_1.ptx:15537) @%p2 bra BB17_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13be0 (_1.ptx:15540) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10abs_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10abs_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10exp_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13c28 (_1.ptx:15564) @%p1 bra BB18_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d08 (_1.ptx:15599) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13d00 (_1.ptx:15596) @%p4 bra BB18_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d08 (_1.ptx:15599) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10exp_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10exp_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10exp_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13d50 (_1.ptx:15624) @%p1 bra BB19_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fb0 (_1.ptx:15721) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13ee8 (_1.ptx:15690) @%p2 bra BB19_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f78 (_1.ptx:15712) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13f10 (_1.ptx:15696) @%p4 bra BB19_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f78 (_1.ptx:15712) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13fa8 (_1.ptx:15718) @%p5 bra BB19_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fb0 (_1.ptx:15721) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10exp_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10exp_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10log_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13ff8 (_1.ptx:15745) @%p1 bra BB20_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141c0 (_1.ptx:15810) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14160 (_1.ptx:15793) @%p3 bra BB20_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14178 (_1.ptx:15799) setp.eq.f32%p4, %f1, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x141b8 (_1.ptx:15807) @%p5 bra BB20_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141c0 (_1.ptx:15810) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10log_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10log_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10log_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14208 (_1.ptx:15835) @%p1 bra BB21_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14510 (_1.ptx:15972) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14278 (_1.ptx:15858) @%p2 bra BB21_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142a0 (_1.ptx:15872) add.s32 %r22, %r35, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x142b0 (_1.ptx:15874) @%p3 bra BB21_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d8 (_1.ptx:15963) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x142b8 (_1.ptx:15875) bra.uni BB21_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144a8 (_1.ptx:15952) mov.f64 %fd10, 0d7FF0000000000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x142f0 (_1.ptx:15884) @%p5 bra BB21_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14320 (_1.ptx:15899) add.f64 %fd13, %fd57, 0d3FF0000000000000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x144a0 (_1.ptx:15949) bra.uni BB21_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144d8 (_1.ptx:15963) shl.b64 %rd8, %rd3, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14508 (_1.ptx:15969) @%p6 bra BB21_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14510 (_1.ptx:15972) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10log_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10log_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14560 (_1.ptx:15998) @%p2 bra BB22_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac0 (_1.ptx:16201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148a8 (_1.ptx:16110) @%p9 bra BB22_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148b8 (_1.ptx:16115) setp.lt.f32%p10, %f4, 0f00000000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x148f8 (_1.ptx:16123) @%p12 bra BB22_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14970 (_1.ptx:16145) add.f32 %f98, %f5, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14900 (_1.ptx:16124) bra.uni BB22_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14948 (_1.ptx:16137) setp.geu.f32%p13, %f4, 0f00000000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14940 (_1.ptx:16134) bra.uni BB22_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14970 (_1.ptx:16145) add.f32 %f98, %f5, %f2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14950 (_1.ptx:16138) @%p13 bra BB22_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14970 (_1.ptx:16145) add.f32 %f98, %f5, %f2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14988 (_1.ptx:16148) @%p17 bra BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x149a8 (_1.ptx:16153) @%p20 bra BB22_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x149b0 (_1.ptx:16154) bra.uni BB22_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149c8 (_1.ptx:16161) setp.eq.f32%p21, %f2, 0f7F800000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x149c0 (_1.ptx:16158) bra.uni BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x149d0 (_1.ptx:16162) @%p21 bra BB22_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x149d8 (_1.ptx:16163) bra.uni BB22_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a28 (_1.ptx:16177) setp.neu.f32%p22, %f5, 0f7F800000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x14a20 (_1.ptx:16174) bra.uni BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x14a30 (_1.ptx:16178) @%p22 bra BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (_1.ptx:16187) ld.param.u32 %r30, [_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1__param_0];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x14ab8 (_1.ptx:16198) @%p30 bra BB22_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac0 (_1.ptx:16201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 58 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 47 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 30 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 32 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14b10 (_1.ptx:16227) @%p2 bra BB23_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e58 (_1.ptx:16396) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14bd0 (_1.ptx:16275) @!%p1 bra BB23_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c00 (_1.ptx:16291) mov.f64 %fd23, %fd24;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14bd8 (_1.ptx:16276) bra.uni BB23_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14be0 (_1.ptx:16281) mov.b64 {%temp, %r14}, %fd24;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14c10 (_1.ptx:16293) @%p5 bra BB23_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c80 (_1.ptx:16314) mov.f64 %fd8, %fd23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14c18 (_1.ptx:16294) bra.uni BB23_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c58 (_1.ptx:16306) setp.gt.s32%p6, %r6, -1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14c50 (_1.ptx:16303) bra.uni BB23_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c80 (_1.ptx:16314) mov.f64 %fd8, %fd23;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14c60 (_1.ptx:16307) @%p6 bra BB23_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c80 (_1.ptx:16314) mov.f64 %fd8, %fd23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14cb0 (_1.ptx:16323) @%p10 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14cc8 (_1.ptx:16327) @%p11 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x14cf0 (_1.ptx:16333) @%p12 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x14d08 (_1.ptx:16337) @%p13 bra BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x14d20 (_1.ptx:16344) @%p14 bra BB23_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x14d28 (_1.ptx:16345) bra.uni BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d80 (_1.ptx:16360) and.b32 %r25, %r6, 2147483647;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x14d78 (_1.ptx:16357) bra.uni BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x14da0 (_1.ptx:16364) @%p15 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x14dc0 (_1.ptx:16372) @%p16 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e00 (_1.ptx:16383) setp.eq.f64%p20, %fd1, 0d3FF0000000000000;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x14e50 (_1.ptx:16393) @%p23 bra BB23_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e58 (_1.ptx:16396) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 15 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 75 space1: 4 space2: 4
opcode: 75 space1: 4 space2: 4
opcode: 22 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 7 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 94 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11sqrt_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14ea0 (_1.ptx:16420) @%p1 bra BB24_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f10 (_1.ptx:16439) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f08 (_1.ptx:16436) @%p2 bra BB24_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f10 (_1.ptx:16439) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11sqrt_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 73 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11sqrt_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14f58 (_1.ptx:16463) @%p1 bra BB25_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14fc8 (_1.ptx:16482) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14fc0 (_1.ptx:16479) @%p2 bra BB25_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14fc8 (_1.ptx:16482) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11sqrt_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 73 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11sign_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15010 (_1.ptx:16506) @%p1 bra BB26_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150a8 (_1.ptx:16530) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150a0 (_1.ptx:16527) @%p4 bra BB26_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150a8 (_1.ptx:16530) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11sign_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11sign_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe11sign_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x150f0 (_1.ptx:16554) @%p1 bra BB27_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15188 (_1.ptx:16578) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15180 (_1.ptx:16575) @%p4 bra BB27_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15188 (_1.ptx:16578) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe11sign_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 65 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe11sign_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x151d0 (_1.ptx:16602) @%p1 bra BB28_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15248 (_1.ptx:16622) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15240 (_1.ptx:16619) @%p2 bra BB28_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15248 (_1.ptx:16622) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15290 (_1.ptx:16646) @%p1 bra BB29_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15310 (_1.ptx:16670) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15308 (_1.ptx:16667) @%p2 bra BB29_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15310 (_1.ptx:16670) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 70 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10set_kernelIiEEviT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10set_kernelIiEEviT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10set_kernelIiEEviT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15358 (_1.ptx:16693) @%p1 bra BB30_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153a8 (_1.ptx:16708) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x153a0 (_1.ptx:16705) @%p2 bra BB30_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153a8 (_1.ptx:16708) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10set_kernelIiEEviT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10set_kernelIiEEviT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10set_kernelIfEEviT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10set_kernelIfEEviT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10set_kernelIfEEviT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x153f0 (_1.ptx:16732) @%p1 bra BB31_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15440 (_1.ptx:16747) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15438 (_1.ptx:16744) @%p2 bra BB31_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15440 (_1.ptx:16747) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10set_kernelIfEEviT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10set_kernelIfEEviT_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe10set_kernelIdEEviT_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe10set_kernelIdEEviT_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe10set_kernelIdEEviT_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15488 (_1.ptx:16771) @%p1 bra BB32_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154d8 (_1.ptx:16786) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x154d0 (_1.ptx:16783) @%p2 bra BB32_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154d8 (_1.ptx:16786) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe10set_kernelIdEEviT_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe10set_kernelIdEEviT_PS1_'.
GPGPU-Sim PTX: Warning %p0 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at _1.ptx:11047 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at _1.ptx:11048 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at _1.ptx:11048 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at _1.ptx:11048 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at _1.ptx:11049 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd25 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd26 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd27 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd28 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd29 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd30 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd31 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd32 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd33 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd34 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd35 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd36 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd37 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd38 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd39 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd40 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd41 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd42 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd43 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd44 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd45 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd46 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd47 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd48 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd49 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd50 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd51 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd52 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd53 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd54 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd55 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd56 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd57 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd58 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd59 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd60 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd61 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd62 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd63 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd64 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd65 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd66 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd67 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd68 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd69 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd70 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd71 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd72 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd73 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd74 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd75 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd76 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd77 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd78 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd79 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd80 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd81 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd82 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd83 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd84 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd85 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd86 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd87 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd88 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd89 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd90 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd91 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd92 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd93 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd94 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd95 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd96 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd97 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd98 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd99 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd100 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd101 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd102 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd103 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd104 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd105 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd106 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd107 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd108 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd109 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd110 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd111 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd112 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd113 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd114 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd115 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd116 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd117 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd118 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd119 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd120 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd121 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd122 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd123 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd124 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd125 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd126 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd127 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd128 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd129 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd130 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd131 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd132 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: Warning %fd133 was declared previous at _1.ptx:11050 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15580 (_1.ptx:17346) @%p1 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15758 (_1.ptx:17423) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15630 (_1.ptx:17371) @%p2 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15738 (_1.ptx:17417) mov.u32 %r47, %nctaid.x;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x15640 (_1.ptx:17375) @%p3 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15720 (_1.ptx:17412) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x156a0 (_1.ptx:17390) @!%p8 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156e8 (_1.ptx:17403) st.global.f32 [%rd17], %f4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x156a8 (_1.ptx:17391) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156b0 (_1.ptx:17394) mul.lo.s32 %r44, %r50, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15718 (_1.ptx:17409) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15720 (_1.ptx:17412) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x15730 (_1.ptx:17414) @%p10 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15738 (_1.ptx:17417) mov.u32 %r47, %nctaid.x;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x15750 (_1.ptx:17420) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15758 (_1.ptx:17423) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15800 (_1.ptx:17471) @%p1 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159d8 (_1.ptx:17548) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x158b0 (_1.ptx:17496) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159b8 (_1.ptx:17542) mov.u32 %r47, %nctaid.x;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x158c0 (_1.ptx:17500) @%p3 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159a0 (_1.ptx:17537) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x15920 (_1.ptx:17515) @!%p8 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15968 (_1.ptx:17528) st.global.f64 [%rd17], %fd4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15928 (_1.ptx:17516) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15930 (_1.ptx:17519) mul.lo.s32 %r44, %r50, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15998 (_1.ptx:17534) @%p9 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159a0 (_1.ptx:17537) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x159b0 (_1.ptx:17539) @%p10 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159b8 (_1.ptx:17542) mov.u32 %r47, %nctaid.x;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x159d0 (_1.ptx:17545) @%p11 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159d8 (_1.ptx:17548) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 51 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x98 to 0x9c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x9c to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xa0 to 0xa4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xa4 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15a38 (_1.ptx:17592) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15aa0 (_1.ptx:17608) setp.gt.u32%p2, %r1, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15aa8 (_1.ptx:17609) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b18 (_1.ptx:17626) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x15b40 (_1.ptx:17631) @%p3 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15cb0 (_1.ptx:17692) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x15be0 (_1.ptx:17654) bra.uni BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c00 (_1.ptx:17662) mul.lo.s32 %r12, %r3, %r36;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15c30 (_1.ptx:17668) @!%p6 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c68 (_1.ptx:17679) st.global.f32 [%rd34], %f4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15c38 (_1.ptx:17669) bra.uni BB2_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c40 (_1.ptx:17672) cvt.s64.s32%rd28, %r12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x15c80 (_1.ptx:17682) @%p7 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c90 (_1.ptx:17686) mov.u32 %r34, %nctaid.x;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x15c88 (_1.ptx:17683) bra.uni BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15be8 (_1.ptx:17657) mul.wide.s32 %rd33, %r4, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x15ca8 (_1.ptx:17689) @%p8 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15cb0 (_1.ptx:17692) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot3" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x98 to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xa0 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15d20 (_1.ptx:17741) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15df0 (_1.ptx:17770) setp.gt.u32%p2, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15df8 (_1.ptx:17771) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e68 (_1.ptx:17788) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x15e90 (_1.ptx:17793) @%p3 bra BB3_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16170 (_1.ptx:17903) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x15fd8 (_1.ptx:17837) bra.uni BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16028 (_1.ptx:17851) mul.lo.s32 %r20, %r3, %r59;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x16060 (_1.ptx:17858) @!%p6 bra BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d8 (_1.ptx:17879) st.global.f32 [%rd63], %f5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x16068 (_1.ptx:17859) bra.uni BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16070 (_1.ptx:17862) mad.lo.s32 %r48, %r13, %r21, %r18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x16090 (_1.ptx:17866) @!%p9 bra BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d8 (_1.ptx:17879) st.global.f32 [%rd63], %f5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16098 (_1.ptx:17867) bra.uni BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160a0 (_1.ptx:17870) mul.lo.s32 %r49, %r9, %r20;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x160f0 (_1.ptx:17882) @%p10 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160f8 (_1.ptx:17884) add.u64 %rd55, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16128 (_1.ptx:17890) @%p11 bra BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16138 (_1.ptx:17894) mov.u32 %r56, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16130 (_1.ptx:17891) bra.uni BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fe0 (_1.ptx:17840) mov.u64 %rd4, %rd64;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x16168 (_1.ptx:17900) @%p12 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16170 (_1.ptx:17903) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot4" from 0x0 to 0xc
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x28c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x290 to 0x2a0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x2a0 to 0x2b0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x161e0 (_1.ptx:17952) @%p1 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162b0 (_1.ptx:17981) setp.gt.u32%p2, %r1, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x162b8 (_1.ptx:17982) @%p2 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16328 (_1.ptx:17999) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16350 (_1.ptx:18004) @%p3 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16760 (_1.ptx:18157) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x16520 (_1.ptx:18065) bra.uni BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16578 (_1.ptx:18080) mul.lo.s32 %r27, %r3, %r82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x165a0 (_1.ptx:18085) @!%p6 bra BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166a0 (_1.ptx:18127) st.global.f32 [%rd71], %f4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x165a8 (_1.ptx:18086) bra.uni BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165b0 (_1.ptx:18089) add.u64 %rd49, %SP, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x165f0 (_1.ptx:18097) @!%p9 bra BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166a0 (_1.ptx:18127) st.global.f32 [%rd71], %f4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x165f8 (_1.ptx:18098) bra.uni BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16600 (_1.ptx:18101) add.u64 %rd51, %SP, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16640 (_1.ptx:18109) @%p12 bra BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166a0 (_1.ptx:18127) st.global.f32 [%rd71], %f4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16648 (_1.ptx:18110) bra.uni BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16690 (_1.ptx:18123) ld.local.u32 %r83, [%rd46];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16688 (_1.ptx:18120) bra.uni BB4_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166a0 (_1.ptx:18127) st.global.f32 [%rd71], %f4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x166b8 (_1.ptx:18130) @%p13 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166c0 (_1.ptx:18132) add.u64 %rd62, %SP, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x166f8 (_1.ptx:18139) @%p14 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16700 (_1.ptx:18141) st.local.u32 [%rd44], %r71;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x16718 (_1.ptx:18144) @%p15 bra BB4_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16728 (_1.ptx:18148) mov.u32 %r79, %nctaid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16720 (_1.ptx:18145) bra.uni BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16528 (_1.ptx:18068) mov.u64 %rd5, %rd72;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16758 (_1.ptx:18154) @%p16 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16760 (_1.ptx:18157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot5" from 0x0 to 0x10
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0xa0 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xb0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xc0 to 0xd0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xd0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x167d0 (_1.ptx:18206) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168a0 (_1.ptx:18235) setp.gt.u32%p2, %r1, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168a8 (_1.ptx:18236) @%p2 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16918 (_1.ptx:18253) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16940 (_1.ptx:18258) @%p3 bra BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e70 (_1.ptx:18450) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x16b98 (_1.ptx:18336) bra.uni BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16bf8 (_1.ptx:18352) mul.lo.s32 %r34, %r3, %r103;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x16c20 (_1.ptx:18357) @!%p6 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d78 (_1.ptx:18412) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x16c28 (_1.ptx:18358) bra.uni BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c30 (_1.ptx:18361) add.u64 %rd52, %SP, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x16c70 (_1.ptx:18369) @!%p9 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d78 (_1.ptx:18412) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c78 (_1.ptx:18370) bra.uni BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c80 (_1.ptx:18373) add.u64 %rd54, %SP, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16cc0 (_1.ptx:18381) @!%p12 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d78 (_1.ptx:18412) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16cc8 (_1.ptx:18382) bra.uni BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cd0 (_1.ptx:18385) add.u64 %rd56, %SP, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d10 (_1.ptx:18393) @%p15 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d78 (_1.ptx:18412) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x16d18 (_1.ptx:18394) bra.uni BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d68 (_1.ptx:18408) ld.local.u32 %r104, [%rd49];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x16d60 (_1.ptx:18405) bra.uni BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d78 (_1.ptx:18412) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x16d98 (_1.ptx:18416) @%p16 bra BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16da0 (_1.ptx:18418) add.u64 %rd78, %SP, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16de0 (_1.ptx:18426) @%p17 bra BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16de8 (_1.ptx:18428) st.local.u32 [%rd47], %r89;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16e08 (_1.ptx:18432) @%p18 bra BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e10 (_1.ptx:18434) st.local.u32 [%rd45], %r89;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x16e28 (_1.ptx:18437) @%p19 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e38 (_1.ptx:18441) mov.u32 %r100, %nctaid.x;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x16e30 (_1.ptx:18438) bra.uni BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ba0 (_1.ptx:18339) mov.u64 %rd6, %rd80;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x16e68 (_1.ptx:18447) @%p20 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e70 (_1.ptx:18450) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot6" from 0x0 to 0x14
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x214 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x294 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x318 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x398 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x16ee0 (_1.ptx:18499) @%p1 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fb0 (_1.ptx:18528) setp.gt.u32%p2, %r1, 5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x16fb8 (_1.ptx:18529) @%p2 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17028 (_1.ptx:18546) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x17050 (_1.ptx:18551) @%p3 bra BB6_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176c8 (_1.ptx:18787) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x17330 (_1.ptx:18646) bra.uni BB6_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173a0 (_1.ptx:18664) mul.lo.s32 %r41, %r3, %r130;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x173c8 (_1.ptx:18669) @!%p6 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x173d0 (_1.ptx:18670) bra.uni BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173d8 (_1.ptx:18673) add.u64 %rd55, %SP, 12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x17418 (_1.ptx:18681) @!%p9 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x17420 (_1.ptx:18682) bra.uni BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17428 (_1.ptx:18685) add.u64 %rd57, %SP, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x17468 (_1.ptx:18693) @!%p12 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x17470 (_1.ptx:18694) bra.uni BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17478 (_1.ptx:18697) add.u64 %rd59, %SP, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x174b8 (_1.ptx:18705) @!%p15 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x174c0 (_1.ptx:18706) bra.uni BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174c8 (_1.ptx:18709) rem.s32 %r127, %r129, %r24;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x17520 (_1.ptx:18720) @%p18 bra BB6_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x17528 (_1.ptx:18721) bra.uni BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17588 (_1.ptx:18737) add.u64 %rd84, %SP, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x17580 (_1.ptx:18734) bra.uni BB6_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (_1.ptx:18743) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x175c0 (_1.ptx:18746) @%p19 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175c8 (_1.ptx:18748) add.u64 %rd93, %SP, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x17600 (_1.ptx:18755) @%p20 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17608 (_1.ptx:18757) add.u64 %rd93, %SP, 8;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x17628 (_1.ptx:18761) @%p21 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17630 (_1.ptx:18763) add.u64 %rd93, %SP, 12;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17650 (_1.ptx:18767) @%p22 bra BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17658 (_1.ptx:18769) add.u64 %rd93, %SP, 16;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17670 (_1.ptx:18772) @%p23 bra BB6_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17680 (_1.ptx:18776) mov.u32 %r128, %ntid.x;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17678 (_1.ptx:18773) bra.uni BB6_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17338 (_1.ptx:18649) add.u64 %rd91, %SP, 16;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x176c0 (_1.ptx:18784) @%p24 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176c8 (_1.ptx:18787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot7" from 0x0 to 0x18
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x118 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x198 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x218 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x298 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x31c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x39c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17738 (_1.ptx:18836) @%p1 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17808 (_1.ptx:18865) setp.gt.u32%p2, %r1, 6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x17810 (_1.ptx:18866) @%p2 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17880 (_1.ptx:18883) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178a8 (_1.ptx:18888) @%p3 bra BB7_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18030 (_1.ptx:19161) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x17c10 (_1.ptx:19000) bra.uni BB7_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c88 (_1.ptx:19019) mul.lo.s32 %r48, %r3, %r151;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x17cb0 (_1.ptx:19024) @!%p6 bra BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x17cb8 (_1.ptx:19025) bra.uni BB7_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cc0 (_1.ptx:19028) add.u64 %rd58, %SP, 16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x17d00 (_1.ptx:19036) @!%p9 bra BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x17d08 (_1.ptx:19037) bra.uni BB7_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d10 (_1.ptx:19040) add.u64 %rd60, %SP, 12;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x17d50 (_1.ptx:19048) @!%p12 bra BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x17d58 (_1.ptx:19049) bra.uni BB7_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d60 (_1.ptx:19052) add.u64 %rd62, %SP, 8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x17da0 (_1.ptx:19060) @!%p15 bra BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x17da8 (_1.ptx:19061) bra.uni BB7_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17db0 (_1.ptx:19064) add.u64 %rd64, %SP, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x17df0 (_1.ptx:19072) @!%p18 bra BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x17df8 (_1.ptx:19073) bra.uni BB7_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e00 (_1.ptx:19076) rem.s32 %r148, %r150, %r28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x17e58 (_1.ptx:19087) @%p21 bra BB7_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x17e60 (_1.ptx:19088) bra.uni BB7_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ec8 (_1.ptx:19105) add.u64 %rd90, %SP, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x17ec0 (_1.ptx:19102) bra.uni BB7_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (_1.ptx:19111) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x17f00 (_1.ptx:19114) @%p22 bra BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f08 (_1.ptx:19116) add.u64 %rd100, %SP, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17f40 (_1.ptx:19123) @%p23 bra BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f48 (_1.ptx:19125) add.u64 %rd100, %SP, 8;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17f68 (_1.ptx:19129) @%p24 bra BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f70 (_1.ptx:19131) add.u64 %rd100, %SP, 12;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17f90 (_1.ptx:19135) @%p25 bra BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f98 (_1.ptx:19137) add.u64 %rd100, %SP, 16;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x17fb8 (_1.ptx:19141) @%p26 bra BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17fc0 (_1.ptx:19143) add.u64 %rd100, %SP, 20;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x17fd8 (_1.ptx:19146) @%p27 bra BB7_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17fe8 (_1.ptx:19150) mov.u32 %r145, %ntid.x;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x17fe0 (_1.ptx:19147) bra.uni BB7_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c18 (_1.ptx:19003) add.u64 %rd93, %SP, 20;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x18028 (_1.ptx:19158) @%p28 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18030 (_1.ptx:19161) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot8" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x11c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x19c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x21c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x29c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x2a0 to 0x2c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x2c0 to 0x2e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x180a0 (_1.ptx:19210) @%p1 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18170 (_1.ptx:19239) setp.gt.u32%p2, %r1, 7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18178 (_1.ptx:19240) @%p2 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181e8 (_1.ptx:19257) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18210 (_1.ptx:19262) @%p3 bra BB8_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18aa8 (_1.ptx:19572) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x18600 (_1.ptx:19391) bra.uni BB8_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18680 (_1.ptx:19411) mul.lo.s32 %r55, %r3, %r172;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x186a8 (_1.ptx:19416) @!%p6 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x186b0 (_1.ptx:19417) bra.uni BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186b8 (_1.ptx:19420) add.u64 %rd61, %SP, 20;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x186f8 (_1.ptx:19428) @!%p9 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x18700 (_1.ptx:19429) bra.uni BB8_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18708 (_1.ptx:19432) add.u64 %rd63, %SP, 16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x18748 (_1.ptx:19440) @!%p12 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x18750 (_1.ptx:19441) bra.uni BB8_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18758 (_1.ptx:19444) add.u64 %rd65, %SP, 12;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x18798 (_1.ptx:19452) @!%p15 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x187a0 (_1.ptx:19453) bra.uni BB8_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187a8 (_1.ptx:19456) add.u64 %rd67, %SP, 8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x187e8 (_1.ptx:19464) @!%p18 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x187f0 (_1.ptx:19465) bra.uni BB8_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187f8 (_1.ptx:19468) add.u64 %rd69, %SP, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x18838 (_1.ptx:19476) @!%p21 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x18840 (_1.ptx:19477) bra.uni BB8_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18848 (_1.ptx:19480) rem.s32 %r168, %r171, %r32;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x188a0 (_1.ptx:19491) @%p24 bra BB8_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x188a8 (_1.ptx:19492) bra.uni BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18918 (_1.ptx:19510) add.u64 %rd96, %SP, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x18910 (_1.ptx:19507) bra.uni BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (_1.ptx:19516) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x18950 (_1.ptx:19519) @%p25 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18958 (_1.ptx:19521) add.u64 %rd107, %SP, 4;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x18990 (_1.ptx:19528) @%p26 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18998 (_1.ptx:19530) add.u64 %rd107, %SP, 8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x189b8 (_1.ptx:19534) @%p27 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189c0 (_1.ptx:19536) add.u64 %rd107, %SP, 12;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x189e0 (_1.ptx:19540) @%p28 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189e8 (_1.ptx:19542) add.u64 %rd107, %SP, 16;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x18a08 (_1.ptx:19546) @%p29 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a10 (_1.ptx:19548) add.u64 %rd107, %SP, 20;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x18a30 (_1.ptx:19552) @%p30 bra BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a38 (_1.ptx:19554) add.u64 %rd107, %SP, 24;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x18a50 (_1.ptx:19557) @%p31 bra BB8_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a60 (_1.ptx:19561) mov.u32 %r169, %ntid.x;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x18a58 (_1.ptx:19558) bra.uni BB8_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18608 (_1.ptx:19394) add.u64 %rd99, %SP, 24;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x18aa0 (_1.ptx:19569) @%p32 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18aa8 (_1.ptx:19572) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot9" from 0x0 to 0x20
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0xa0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xc0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xe0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x100 to 0x120 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x18b18 (_1.ptx:19621) @%p1 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18be8 (_1.ptx:19650) setp.gt.u32%p2, %r1, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18bf0 (_1.ptx:19651) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c60 (_1.ptx:19668) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18c88 (_1.ptx:19673) @%p3 bra BB9_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19630 (_1.ptx:20020) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19100 (_1.ptx:19819) bra.uni BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19188 (_1.ptx:19840) mul.lo.s32 %r62, %r3, %r193;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x191b0 (_1.ptx:19845) @!%p6 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x191b8 (_1.ptx:19846) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191c0 (_1.ptx:19849) add.u64 %rd64, %SP, 24;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19200 (_1.ptx:19857) @!%p9 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19208 (_1.ptx:19858) bra.uni BB9_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19210 (_1.ptx:19861) add.u64 %rd66, %SP, 20;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x19250 (_1.ptx:19869) @!%p12 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x19258 (_1.ptx:19870) bra.uni BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19260 (_1.ptx:19873) add.u64 %rd68, %SP, 16;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x192a0 (_1.ptx:19881) @!%p15 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x192a8 (_1.ptx:19882) bra.uni BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192b0 (_1.ptx:19885) add.u64 %rd70, %SP, 12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x192f0 (_1.ptx:19893) @!%p18 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x192f8 (_1.ptx:19894) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19300 (_1.ptx:19897) add.u64 %rd72, %SP, 8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19340 (_1.ptx:19905) @!%p21 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x19348 (_1.ptx:19906) bra.uni BB9_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19350 (_1.ptx:19909) add.u64 %rd74, %SP, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x19390 (_1.ptx:19917) @!%p24 bra BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x19398 (_1.ptx:19918) bra.uni BB9_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193a0 (_1.ptx:19921) rem.s32 %r190, %r192, %r36;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x193f8 (_1.ptx:19932) @%p27 bra BB9_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x19400 (_1.ptx:19933) bra.uni BB9_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19478 (_1.ptx:19952) add.u64 %rd102, %SP, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x19470 (_1.ptx:19949) bra.uni BB9_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19498 (_1.ptx:19958) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x194b0 (_1.ptx:19961) @%p28 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x194b8 (_1.ptx:19963) add.u64 %rd114, %SP, 4;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x194f0 (_1.ptx:19970) @%p29 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x194f8 (_1.ptx:19972) add.u64 %rd114, %SP, 8;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x19518 (_1.ptx:19976) @%p30 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19520 (_1.ptx:19978) add.u64 %rd114, %SP, 12;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x19540 (_1.ptx:19982) @%p31 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19548 (_1.ptx:19984) add.u64 %rd114, %SP, 16;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x19568 (_1.ptx:19988) @%p32 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19570 (_1.ptx:19990) add.u64 %rd114, %SP, 20;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x19590 (_1.ptx:19994) @%p33 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19598 (_1.ptx:19996) add.u64 %rd114, %SP, 24;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x195b8 (_1.ptx:20000) @%p34 bra BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195c0 (_1.ptx:20002) add.u64 %rd114, %SP, 28;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x195d8 (_1.ptx:20005) @%p35 bra BB9_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195e8 (_1.ptx:20009) mov.u32 %r187, %ntid.x;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x195e0 (_1.ptx:20006) bra.uni BB9_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19108 (_1.ptx:19822) add.u64 %rd105, %SP, 28;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x19628 (_1.ptx:20017) @%p36 bra BB9_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19630 (_1.ptx:20020) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x24
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x124 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x2a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x328 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x3a8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x196a0 (_1.ptx:20069) @%p1 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19770 (_1.ptx:20098) setp.gt.u32%p2, %r1, 9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x19778 (_1.ptx:20099) @%p2 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197e8 (_1.ptx:20116) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x19810 (_1.ptx:20121) @%p3 bra BB10_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a530 (_1.ptx:20582) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19c30 (_1.ptx:20256) bra.uni BB10_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19cc0 (_1.ptx:20278) div.s32 %r217, %r317, %r40;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19d40 (_1.ptx:20294) @!%p6 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19d48 (_1.ptx:20295) bra.uni BB10_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d50 (_1.ptx:20298) div.s32 %r228, %r317, %r40;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19de0 (_1.ptx:20316) @!%p9 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19de8 (_1.ptx:20317) bra.uni BB10_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19df0 (_1.ptx:20320) div.s32 %r237, %r317, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x19e78 (_1.ptx:20337) @!%p12 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x19e80 (_1.ptx:20338) bra.uni BB10_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e88 (_1.ptx:20341) div.s32 %r245, %r317, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x19f08 (_1.ptx:20357) @!%p15 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x19f10 (_1.ptx:20358) bra.uni BB10_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f18 (_1.ptx:20361) div.s32 %r252, %r317, %r40;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x19f90 (_1.ptx:20376) @!%p18 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x19f98 (_1.ptx:20377) bra.uni BB10_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fa0 (_1.ptx:20380) div.s32 %r258, %r317, %r40;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1a010 (_1.ptx:20394) @!%p21 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1a018 (_1.ptx:20395) bra.uni BB10_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a020 (_1.ptx:20398) div.s32 %r263, %r317, %r40;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1a088 (_1.ptx:20411) @!%p24 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1a090 (_1.ptx:20412) bra.uni BB10_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a098 (_1.ptx:20415) div.s32 %r267, %r317, %r40;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1a0f8 (_1.ptx:20427) @!%p27 bra BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1a100 (_1.ptx:20428) bra.uni BB10_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a108 (_1.ptx:20431) rem.s32 %r270, %r317, %r40;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1a160 (_1.ptx:20442) @%p30 bra BB10_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1a168 (_1.ptx:20443) bra.uni BB10_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a350 (_1.ptx:20508) add.u64 %rd108, %SP, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1a348 (_1.ptx:20505) bra.uni BB10_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a370 (_1.ptx:20514) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1a388 (_1.ptx:20517) @%p31 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a390 (_1.ptx:20519) add.u64 %rd122, %SP, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1a3c8 (_1.ptx:20526) @%p32 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3d0 (_1.ptx:20528) add.u64 %rd122, %SP, 8;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1a3f0 (_1.ptx:20532) @%p33 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3f8 (_1.ptx:20534) add.u64 %rd122, %SP, 12;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1a418 (_1.ptx:20538) @%p34 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a420 (_1.ptx:20540) add.u64 %rd122, %SP, 16;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1a440 (_1.ptx:20544) @%p35 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a448 (_1.ptx:20546) add.u64 %rd122, %SP, 20;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1a468 (_1.ptx:20550) @%p36 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a470 (_1.ptx:20552) add.u64 %rd122, %SP, 24;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1a490 (_1.ptx:20556) @%p37 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a498 (_1.ptx:20558) add.u64 %rd122, %SP, 28;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1a4b8 (_1.ptx:20562) @%p38 bra BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4c0 (_1.ptx:20564) add.u64 %rd122, %SP, 32;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a4d8 (_1.ptx:20567) @%p39 bra BB10_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4e8 (_1.ptx:20571) mov.u32 %r316, %ntid.x;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a4e0 (_1.ptx:20568) bra.uni BB10_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c38 (_1.ptx:20259) add.u64 %rd120, %SP, 32;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a528 (_1.ptx:20579) @%p40 bra BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a530 (_1.ptx:20582) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x28
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x128 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x1a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x228 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x2a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x32c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x3ac (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a5a0 (_1.ptx:20631) @%p1 bra BB11_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a670 (_1.ptx:20660) setp.gt.u32%p2, %r1, 10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a678 (_1.ptx:20661) @%p2 bra BB11_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6e8 (_1.ptx:20678) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a710 (_1.ptx:20683) @%p3 bra BB11_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5b0 (_1.ptx:21195) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1aba0 (_1.ptx:20832) bra.uni BB11_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac38 (_1.ptx:20855) div.s32 %r239, %r355, %r44;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1acc0 (_1.ptx:20872) @!%p6 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1acc8 (_1.ptx:20873) bra.uni BB11_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acd0 (_1.ptx:20876) div.s32 %r251, %r355, %r44;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1ad68 (_1.ptx:20895) @!%p9 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1ad70 (_1.ptx:20896) bra.uni BB11_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad78 (_1.ptx:20899) div.s32 %r261, %r355, %r44;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1ae08 (_1.ptx:20917) @!%p12 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1ae10 (_1.ptx:20918) bra.uni BB11_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae18 (_1.ptx:20921) div.s32 %r270, %r355, %r44;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1aea0 (_1.ptx:20938) @!%p15 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1aea8 (_1.ptx:20939) bra.uni BB11_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aeb0 (_1.ptx:20942) div.s32 %r278, %r355, %r44;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1af30 (_1.ptx:20958) @!%p18 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1af38 (_1.ptx:20959) bra.uni BB11_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af40 (_1.ptx:20962) div.s32 %r285, %r355, %r44;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1afb8 (_1.ptx:20977) @!%p21 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1afc0 (_1.ptx:20978) bra.uni BB11_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1afc8 (_1.ptx:20981) div.s32 %r291, %r355, %r44;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1b038 (_1.ptx:20995) @!%p24 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1b040 (_1.ptx:20996) bra.uni BB11_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b048 (_1.ptx:20999) div.s32 %r296, %r355, %r44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1b0b0 (_1.ptx:21012) @!%p27 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1b0b8 (_1.ptx:21013) bra.uni BB11_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0c0 (_1.ptx:21016) div.s32 %r300, %r355, %r44;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1b120 (_1.ptx:21028) @!%p30 bra BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1b128 (_1.ptx:21029) bra.uni BB11_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b130 (_1.ptx:21032) rem.s32 %r303, %r355, %r44;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1b188 (_1.ptx:21043) @%p33 bra BB11_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1b190 (_1.ptx:21044) bra.uni BB11_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3a8 (_1.ptx:21115) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1b3a0 (_1.ptx:21112) bra.uni BB11_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (_1.ptx:21121) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1b3e0 (_1.ptx:21124) @%p34 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3e8 (_1.ptx:21126) add.u64 %rd129, %SP, 4;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1b420 (_1.ptx:21133) @%p35 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b428 (_1.ptx:21135) add.u64 %rd129, %SP, 8;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1b448 (_1.ptx:21139) @%p36 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b450 (_1.ptx:21141) add.u64 %rd129, %SP, 12;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1b470 (_1.ptx:21145) @%p37 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b478 (_1.ptx:21147) add.u64 %rd129, %SP, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1b498 (_1.ptx:21151) @%p38 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4a0 (_1.ptx:21153) add.u64 %rd129, %SP, 20;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1b4c0 (_1.ptx:21157) @%p39 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c8 (_1.ptx:21159) add.u64 %rd129, %SP, 24;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1b4e8 (_1.ptx:21163) @%p40 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4f0 (_1.ptx:21165) add.u64 %rd129, %SP, 28;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1b510 (_1.ptx:21169) @%p41 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b518 (_1.ptx:21171) add.u64 %rd129, %SP, 32;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1b538 (_1.ptx:21175) @%p42 bra BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b540 (_1.ptx:21177) add.u64 %rd129, %SP, 36;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1b558 (_1.ptx:21180) @%p43 bra BB11_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b568 (_1.ptx:21184) mov.u32 %r354, %ntid.x;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b560 (_1.ptx:21181) bra.uni BB11_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aba8 (_1.ptx:20835) add.u64 %rd127, %SP, 36;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1b5a8 (_1.ptx:21192) @%p44 bra BB11_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5b0 (_1.ptx:21195) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x98 to 0x9c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x9c to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xa0 to 0xa4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xa4 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b610 (_1.ptx:21239) @%p1 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b678 (_1.ptx:21255) setp.gt.u32%p2, %r1, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b680 (_1.ptx:21256) @%p2 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b6f0 (_1.ptx:21273) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b718 (_1.ptx:21278) @%p3 bra BB12_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b888 (_1.ptx:21339) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b7b8 (_1.ptx:21301) bra.uni BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7d8 (_1.ptx:21309) mul.lo.s32 %r12, %r3, %r36;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b808 (_1.ptx:21315) @!%p6 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b840 (_1.ptx:21326) st.global.f64 [%rd34], %fd4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b810 (_1.ptx:21316) bra.uni BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b818 (_1.ptx:21319) cvt.s64.s32%rd28, %r12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b858 (_1.ptx:21329) @%p7 bra BB12_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b868 (_1.ptx:21333) mov.u32 %r34, %nctaid.x;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b860 (_1.ptx:21330) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7c0 (_1.ptx:21304) mul.wide.s32 %rd33, %r4, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1b880 (_1.ptx:21336) @%p8 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b888 (_1.ptx:21339) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot13" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x98 to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xa0 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8f8 (_1.ptx:21388) @%p1 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9c8 (_1.ptx:21417) setp.gt.u32%p2, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b9d0 (_1.ptx:21418) @%p2 bra BB13_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba40 (_1.ptx:21435) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ba68 (_1.ptx:21440) @%p3 bra BB13_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd48 (_1.ptx:21550) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1bbb0 (_1.ptx:21484) bra.uni BB13_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_1.ptx:21498) mul.lo.s32 %r20, %r3, %r59;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1bc38 (_1.ptx:21505) @!%p6 bra BB13_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb0 (_1.ptx:21526) st.global.f64 [%rd63], %fd5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1bc40 (_1.ptx:21506) bra.uni BB13_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc48 (_1.ptx:21509) mad.lo.s32 %r48, %r13, %r21, %r18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1bc68 (_1.ptx:21513) @!%p9 bra BB13_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb0 (_1.ptx:21526) st.global.f64 [%rd63], %fd5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1bc70 (_1.ptx:21514) bra.uni BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc78 (_1.ptx:21517) mul.lo.s32 %r49, %r9, %r20;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1bcc8 (_1.ptx:21529) @%p10 bra BB13_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcd0 (_1.ptx:21531) add.u64 %rd55, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1bd00 (_1.ptx:21537) @%p11 bra BB13_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd10 (_1.ptx:21541) mov.u32 %r56, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1bd08 (_1.ptx:21538) bra.uni BB13_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbb8 (_1.ptx:21487) mov.u64 %rd4, %rd64;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1bd40 (_1.ptx:21547) @%p12 bra BB13_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd48 (_1.ptx:21550) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0xc
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x28c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x290 to 0x2a0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x2a0 to 0x2b0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bdb8 (_1.ptx:21599) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be88 (_1.ptx:21628) setp.gt.u32%p2, %r1, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be90 (_1.ptx:21629) @%p2 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf00 (_1.ptx:21646) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1bf28 (_1.ptx:21651) @%p3 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c338 (_1.ptx:21804) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c0f8 (_1.ptx:21712) bra.uni BB14_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c150 (_1.ptx:21727) mul.lo.s32 %r27, %r3, %r82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c178 (_1.ptx:21732) @!%p6 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (_1.ptx:21774) st.global.f64 [%rd71], %fd4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c180 (_1.ptx:21733) bra.uni BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c188 (_1.ptx:21736) add.u64 %rd49, %SP, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c1c8 (_1.ptx:21744) @!%p9 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (_1.ptx:21774) st.global.f64 [%rd71], %fd4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1c1d0 (_1.ptx:21745) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1d8 (_1.ptx:21748) add.u64 %rd51, %SP, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c218 (_1.ptx:21756) @%p12 bra BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (_1.ptx:21774) st.global.f64 [%rd71], %fd4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1c220 (_1.ptx:21757) bra.uni BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c268 (_1.ptx:21770) ld.local.u32 %r83, [%rd46];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1c260 (_1.ptx:21767) bra.uni BB14_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (_1.ptx:21774) st.global.f64 [%rd71], %fd4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1c290 (_1.ptx:21777) @%p13 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c298 (_1.ptx:21779) add.u64 %rd62, %SP, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1c2d0 (_1.ptx:21786) @%p14 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c2d8 (_1.ptx:21788) st.local.u32 [%rd44], %r71;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1c2f0 (_1.ptx:21791) @%p15 bra BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c300 (_1.ptx:21795) mov.u32 %r79, %nctaid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1c2f8 (_1.ptx:21792) bra.uni BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c100 (_1.ptx:21715) mov.u64 %rd5, %rd72;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1c330 (_1.ptx:21801) @%p16 bra BB14_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c338 (_1.ptx:21804) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot15" from 0x0 to 0x10
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0xa0 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xb0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xc0 to 0xd0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0xd0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c3a8 (_1.ptx:21853) @%p1 bra BB15_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c478 (_1.ptx:21882) setp.gt.u32%p2, %r1, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c480 (_1.ptx:21883) @%p2 bra BB15_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c4f0 (_1.ptx:21900) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c518 (_1.ptx:21905) @%p3 bra BB15_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca48 (_1.ptx:22097) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c770 (_1.ptx:21983) bra.uni BB15_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7d0 (_1.ptx:21999) mul.lo.s32 %r34, %r3, %r103;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c7f8 (_1.ptx:22004) @!%p6 bra BB15_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c950 (_1.ptx:22059) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c800 (_1.ptx:22005) bra.uni BB15_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c808 (_1.ptx:22008) add.u64 %rd52, %SP, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c848 (_1.ptx:22016) @!%p9 bra BB15_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c950 (_1.ptx:22059) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1c850 (_1.ptx:22017) bra.uni BB15_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c858 (_1.ptx:22020) add.u64 %rd54, %SP, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c898 (_1.ptx:22028) @!%p12 bra BB15_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c950 (_1.ptx:22059) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1c8a0 (_1.ptx:22029) bra.uni BB15_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8a8 (_1.ptx:22032) add.u64 %rd56, %SP, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1c8e8 (_1.ptx:22040) @%p15 bra BB15_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c950 (_1.ptx:22059) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1c8f0 (_1.ptx:22041) bra.uni BB15_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c940 (_1.ptx:22055) ld.local.u32 %r104, [%rd49];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1c938 (_1.ptx:22052) bra.uni BB15_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c950 (_1.ptx:22059) add.u64 %rd77, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1c970 (_1.ptx:22063) @%p16 bra BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c978 (_1.ptx:22065) add.u64 %rd78, %SP, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1c9b8 (_1.ptx:22073) @%p17 bra BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9c0 (_1.ptx:22075) st.local.u32 [%rd47], %r89;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1c9e0 (_1.ptx:22079) @%p18 bra BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9e8 (_1.ptx:22081) st.local.u32 [%rd45], %r89;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1ca00 (_1.ptx:22084) @%p19 bra BB15_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca10 (_1.ptx:22088) mov.u32 %r100, %nctaid.x;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1ca08 (_1.ptx:22085) bra.uni BB15_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c778 (_1.ptx:21986) mov.u64 %rd6, %rd80;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1ca40 (_1.ptx:22094) @%p20 bra BB15_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca48 (_1.ptx:22097) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot16" from 0x0 to 0x14
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x214 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x294 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x318 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x398 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1cab8 (_1.ptx:22146) @%p1 bra BB16_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (_1.ptx:22175) setp.gt.u32%p2, %r1, 5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cb90 (_1.ptx:22176) @%p2 bra BB16_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc00 (_1.ptx:22193) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1cc28 (_1.ptx:22198) @%p3 bra BB16_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2a0 (_1.ptx:22434) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1cf08 (_1.ptx:22293) bra.uni BB16_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf78 (_1.ptx:22311) mul.lo.s32 %r41, %r3, %r130;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cfa0 (_1.ptx:22316) @!%p6 bra BB16_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1cfa8 (_1.ptx:22317) bra.uni BB16_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfb0 (_1.ptx:22320) add.u64 %rd55, %SP, 12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cff0 (_1.ptx:22328) @!%p9 bra BB16_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1cff8 (_1.ptx:22329) bra.uni BB16_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d000 (_1.ptx:22332) add.u64 %rd57, %SP, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d040 (_1.ptx:22340) @!%p12 bra BB16_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d048 (_1.ptx:22341) bra.uni BB16_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d050 (_1.ptx:22344) add.u64 %rd59, %SP, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1d090 (_1.ptx:22352) @!%p15 bra BB16_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1d098 (_1.ptx:22353) bra.uni BB16_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0a0 (_1.ptx:22356) rem.s32 %r127, %r129, %r24;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1d0f8 (_1.ptx:22367) @%p18 bra BB16_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1d100 (_1.ptx:22368) bra.uni BB16_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d160 (_1.ptx:22384) add.u64 %rd84, %SP, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1d158 (_1.ptx:22381) bra.uni BB16_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d180 (_1.ptx:22390) add.u64 %rd93, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1d198 (_1.ptx:22393) @%p19 bra BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a0 (_1.ptx:22395) add.u64 %rd93, %SP, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1d1d8 (_1.ptx:22402) @%p20 bra BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1e0 (_1.ptx:22404) add.u64 %rd93, %SP, 8;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1d200 (_1.ptx:22408) @%p21 bra BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d208 (_1.ptx:22410) add.u64 %rd93, %SP, 12;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1d228 (_1.ptx:22414) @%p22 bra BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d230 (_1.ptx:22416) add.u64 %rd93, %SP, 16;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1d248 (_1.ptx:22419) @%p23 bra BB16_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d258 (_1.ptx:22423) mov.u32 %r128, %ntid.x;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1d250 (_1.ptx:22420) bra.uni BB16_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf10 (_1.ptx:22296) add.u64 %rd91, %SP, 16;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1d298 (_1.ptx:22431) @%p24 bra BB16_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2a0 (_1.ptx:22434) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot17" from 0x0 to 0x18
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x118 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x198 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x218 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x298 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x31c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x39c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d310 (_1.ptx:22483) @%p1 bra BB17_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d3e0 (_1.ptx:22512) setp.gt.u32%p2, %r1, 6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d3e8 (_1.ptx:22513) @%p2 bra BB17_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d458 (_1.ptx:22530) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d480 (_1.ptx:22535) @%p3 bra BB17_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc08 (_1.ptx:22808) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d7e8 (_1.ptx:22647) bra.uni BB17_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d860 (_1.ptx:22666) mul.lo.s32 %r48, %r3, %r151;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d888 (_1.ptx:22671) @!%p6 bra BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d890 (_1.ptx:22672) bra.uni BB17_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d898 (_1.ptx:22675) add.u64 %rd58, %SP, 16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d8d8 (_1.ptx:22683) @!%p9 bra BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d8e0 (_1.ptx:22684) bra.uni BB17_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8e8 (_1.ptx:22687) add.u64 %rd60, %SP, 12;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d928 (_1.ptx:22695) @!%p12 bra BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d930 (_1.ptx:22696) bra.uni BB17_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d938 (_1.ptx:22699) add.u64 %rd62, %SP, 8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1d978 (_1.ptx:22707) @!%p15 bra BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1d980 (_1.ptx:22708) bra.uni BB17_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d988 (_1.ptx:22711) add.u64 %rd64, %SP, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1d9c8 (_1.ptx:22719) @!%p18 bra BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1d9d0 (_1.ptx:22720) bra.uni BB17_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d9d8 (_1.ptx:22723) rem.s32 %r148, %r150, %r28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1da30 (_1.ptx:22734) @%p21 bra BB17_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1da38 (_1.ptx:22735) bra.uni BB17_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1daa0 (_1.ptx:22752) add.u64 %rd90, %SP, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1da98 (_1.ptx:22749) bra.uni BB17_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac0 (_1.ptx:22758) add.u64 %rd100, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1dad8 (_1.ptx:22761) @%p22 bra BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dae0 (_1.ptx:22763) add.u64 %rd100, %SP, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1db18 (_1.ptx:22770) @%p23 bra BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db20 (_1.ptx:22772) add.u64 %rd100, %SP, 8;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1db40 (_1.ptx:22776) @%p24 bra BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db48 (_1.ptx:22778) add.u64 %rd100, %SP, 12;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1db68 (_1.ptx:22782) @%p25 bra BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db70 (_1.ptx:22784) add.u64 %rd100, %SP, 16;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1db90 (_1.ptx:22788) @%p26 bra BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db98 (_1.ptx:22790) add.u64 %rd100, %SP, 20;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1dbb0 (_1.ptx:22793) @%p27 bra BB17_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dbc0 (_1.ptx:22797) mov.u32 %r145, %ntid.x;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1dbb8 (_1.ptx:22794) bra.uni BB17_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7f0 (_1.ptx:22650) add.u64 %rd93, %SP, 20;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1dc00 (_1.ptx:22805) @%p28 bra BB17_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc08 (_1.ptx:22808) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot18" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x11c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x19c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x21c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x29c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x2a0 to 0x2c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x2c0 to 0x2e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1dc78 (_1.ptx:22857) @%p1 bra BB18_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd48 (_1.ptx:22886) setp.gt.u32%p2, %r1, 7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1dd50 (_1.ptx:22887) @%p2 bra BB18_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddc0 (_1.ptx:22904) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1dde8 (_1.ptx:22909) @%p3 bra BB18_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e680 (_1.ptx:23219) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e1d8 (_1.ptx:23038) bra.uni BB18_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e258 (_1.ptx:23058) mul.lo.s32 %r55, %r3, %r172;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e280 (_1.ptx:23063) @!%p6 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e288 (_1.ptx:23064) bra.uni BB18_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e290 (_1.ptx:23067) add.u64 %rd61, %SP, 20;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e2d0 (_1.ptx:23075) @!%p9 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1e2d8 (_1.ptx:23076) bra.uni BB18_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2e0 (_1.ptx:23079) add.u64 %rd63, %SP, 16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1e320 (_1.ptx:23087) @!%p12 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1e328 (_1.ptx:23088) bra.uni BB18_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e330 (_1.ptx:23091) add.u64 %rd65, %SP, 12;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1e370 (_1.ptx:23099) @!%p15 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1e378 (_1.ptx:23100) bra.uni BB18_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e380 (_1.ptx:23103) add.u64 %rd67, %SP, 8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1e3c0 (_1.ptx:23111) @!%p18 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1e3c8 (_1.ptx:23112) bra.uni BB18_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3d0 (_1.ptx:23115) add.u64 %rd69, %SP, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1e410 (_1.ptx:23123) @!%p21 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1e418 (_1.ptx:23124) bra.uni BB18_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e420 (_1.ptx:23127) rem.s32 %r168, %r171, %r32;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1e478 (_1.ptx:23138) @%p24 bra BB18_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1e480 (_1.ptx:23139) bra.uni BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e4f0 (_1.ptx:23157) add.u64 %rd96, %SP, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1e4e8 (_1.ptx:23154) bra.uni BB18_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e510 (_1.ptx:23163) add.u64 %rd107, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1e528 (_1.ptx:23166) @%p25 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e530 (_1.ptx:23168) add.u64 %rd107, %SP, 4;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1e568 (_1.ptx:23175) @%p26 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e570 (_1.ptx:23177) add.u64 %rd107, %SP, 8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1e590 (_1.ptx:23181) @%p27 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e598 (_1.ptx:23183) add.u64 %rd107, %SP, 12;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1e5b8 (_1.ptx:23187) @%p28 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5c0 (_1.ptx:23189) add.u64 %rd107, %SP, 16;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1e5e0 (_1.ptx:23193) @%p29 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5e8 (_1.ptx:23195) add.u64 %rd107, %SP, 20;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1e608 (_1.ptx:23199) @%p30 bra BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e610 (_1.ptx:23201) add.u64 %rd107, %SP, 24;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1e628 (_1.ptx:23204) @%p31 bra BB18_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e638 (_1.ptx:23208) mov.u32 %r169, %ntid.x;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e630 (_1.ptx:23205) bra.uni BB18_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e1e0 (_1.ptx:23041) add.u64 %rd99, %SP, 24;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1e678 (_1.ptx:23216) @%p32 bra BB18_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e680 (_1.ptx:23219) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot19" from 0x0 to 0x20
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0xa0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0xc0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0xe0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x100 to 0x120 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e6f0 (_1.ptx:23268) @%p1 bra BB19_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7c0 (_1.ptx:23297) setp.gt.u32%p2, %r1, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e7c8 (_1.ptx:23298) @%p2 bra BB19_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e838 (_1.ptx:23315) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e860 (_1.ptx:23320) @%p3 bra BB19_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f208 (_1.ptx:23667) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ecd8 (_1.ptx:23466) bra.uni BB19_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed60 (_1.ptx:23487) mul.lo.s32 %r62, %r3, %r193;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ed88 (_1.ptx:23492) @!%p6 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ed90 (_1.ptx:23493) bra.uni BB19_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed98 (_1.ptx:23496) add.u64 %rd64, %SP, 24;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1edd8 (_1.ptx:23504) @!%p9 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1ede0 (_1.ptx:23505) bra.uni BB19_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ede8 (_1.ptx:23508) add.u64 %rd66, %SP, 20;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1ee28 (_1.ptx:23516) @!%p12 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1ee30 (_1.ptx:23517) bra.uni BB19_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee38 (_1.ptx:23520) add.u64 %rd68, %SP, 16;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1ee78 (_1.ptx:23528) @!%p15 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1ee80 (_1.ptx:23529) bra.uni BB19_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (_1.ptx:23532) add.u64 %rd70, %SP, 12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1eec8 (_1.ptx:23540) @!%p18 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1eed0 (_1.ptx:23541) bra.uni BB19_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eed8 (_1.ptx:23544) add.u64 %rd72, %SP, 8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ef18 (_1.ptx:23552) @!%p21 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1ef20 (_1.ptx:23553) bra.uni BB19_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef28 (_1.ptx:23556) add.u64 %rd74, %SP, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1ef68 (_1.ptx:23564) @!%p24 bra BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1ef70 (_1.ptx:23565) bra.uni BB19_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef78 (_1.ptx:23568) rem.s32 %r190, %r192, %r36;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1efd0 (_1.ptx:23579) @%p27 bra BB19_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1efd8 (_1.ptx:23580) bra.uni BB19_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f050 (_1.ptx:23599) add.u64 %rd102, %SP, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1f048 (_1.ptx:23596) bra.uni BB19_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f070 (_1.ptx:23605) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1f088 (_1.ptx:23608) @%p28 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f090 (_1.ptx:23610) add.u64 %rd114, %SP, 4;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1f0c8 (_1.ptx:23617) @%p29 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0d0 (_1.ptx:23619) add.u64 %rd114, %SP, 8;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1f0f0 (_1.ptx:23623) @%p30 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0f8 (_1.ptx:23625) add.u64 %rd114, %SP, 12;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1f118 (_1.ptx:23629) @%p31 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f120 (_1.ptx:23631) add.u64 %rd114, %SP, 16;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1f140 (_1.ptx:23635) @%p32 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f148 (_1.ptx:23637) add.u64 %rd114, %SP, 20;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1f168 (_1.ptx:23641) @%p33 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f170 (_1.ptx:23643) add.u64 %rd114, %SP, 24;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1f190 (_1.ptx:23647) @%p34 bra BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f198 (_1.ptx:23649) add.u64 %rd114, %SP, 28;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f1b0 (_1.ptx:23652) @%p35 bra BB19_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1c0 (_1.ptx:23656) mov.u32 %r187, %ntid.x;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f1b8 (_1.ptx:23653) bra.uni BB19_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ece0 (_1.ptx:23469) add.u64 %rd105, %SP, 28;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1f200 (_1.ptx:23664) @%p36 bra BB19_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f208 (_1.ptx:23667) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot20" from 0x0 to 0x24
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x124 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x2a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x328 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x3a8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f278 (_1.ptx:23716) @%p1 bra BB20_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f348 (_1.ptx:23745) setp.gt.u32%p2, %r1, 9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f350 (_1.ptx:23746) @%p2 bra BB20_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3c0 (_1.ptx:23763) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f3e8 (_1.ptx:23768) @%p3 bra BB20_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20108 (_1.ptx:24229) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f808 (_1.ptx:23903) bra.uni BB20_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f898 (_1.ptx:23925) div.s32 %r217, %r317, %r40;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1f918 (_1.ptx:23941) @!%p6 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1f920 (_1.ptx:23942) bra.uni BB20_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f928 (_1.ptx:23945) div.s32 %r228, %r317, %r40;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f9b8 (_1.ptx:23963) @!%p9 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f9c0 (_1.ptx:23964) bra.uni BB20_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9c8 (_1.ptx:23967) div.s32 %r237, %r317, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1fa50 (_1.ptx:23984) @!%p12 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1fa58 (_1.ptx:23985) bra.uni BB20_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa60 (_1.ptx:23988) div.s32 %r245, %r317, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fae0 (_1.ptx:24004) @!%p15 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fae8 (_1.ptx:24005) bra.uni BB20_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1faf0 (_1.ptx:24008) div.s32 %r252, %r317, %r40;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fb68 (_1.ptx:24023) @!%p18 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fb70 (_1.ptx:24024) bra.uni BB20_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb78 (_1.ptx:24027) div.s32 %r258, %r317, %r40;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1fbe8 (_1.ptx:24041) @!%p21 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1fbf0 (_1.ptx:24042) bra.uni BB20_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbf8 (_1.ptx:24045) div.s32 %r263, %r317, %r40;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1fc60 (_1.ptx:24058) @!%p24 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1fc68 (_1.ptx:24059) bra.uni BB20_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc70 (_1.ptx:24062) div.s32 %r267, %r317, %r40;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1fcd0 (_1.ptx:24074) @!%p27 bra BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1fcd8 (_1.ptx:24075) bra.uni BB20_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fce0 (_1.ptx:24078) rem.s32 %r270, %r317, %r40;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1fd38 (_1.ptx:24089) @%p30 bra BB20_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1fd40 (_1.ptx:24090) bra.uni BB20_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff28 (_1.ptx:24155) add.u64 %rd108, %SP, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1ff20 (_1.ptx:24152) bra.uni BB20_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff48 (_1.ptx:24161) add.u64 %rd122, %SP, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1ff60 (_1.ptx:24164) @%p31 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff68 (_1.ptx:24166) add.u64 %rd122, %SP, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1ffa0 (_1.ptx:24173) @%p32 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffa8 (_1.ptx:24175) add.u64 %rd122, %SP, 8;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1ffc8 (_1.ptx:24179) @%p33 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffd0 (_1.ptx:24181) add.u64 %rd122, %SP, 12;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1fff0 (_1.ptx:24185) @%p34 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fff8 (_1.ptx:24187) add.u64 %rd122, %SP, 16;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x20018 (_1.ptx:24191) @%p35 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20020 (_1.ptx:24193) add.u64 %rd122, %SP, 20;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x20040 (_1.ptx:24197) @%p36 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20048 (_1.ptx:24199) add.u64 %rd122, %SP, 24;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x20068 (_1.ptx:24203) @%p37 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20070 (_1.ptx:24205) add.u64 %rd122, %SP, 28;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x20090 (_1.ptx:24209) @%p38 bra BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20098 (_1.ptx:24211) add.u64 %rd122, %SP, 32;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x200b0 (_1.ptx:24214) @%p39 bra BB20_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200c0 (_1.ptx:24218) mov.u32 %r316, %ntid.x;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x200b8 (_1.ptx:24215) bra.uni BB20_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f810 (_1.ptx:23906) add.u64 %rd120, %SP, 32;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x20100 (_1.ptx:24226) @%p40 bra BB20_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20108 (_1.ptx:24229) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot21" from 0x0 to 0x28
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62718_31_non_const_shared_dilation" from 0x100 to 0x128 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62719_31_non_const_shared_kernel_shape" from 0x180 to 0x1a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62720_31_non_const_shared_pad" from 0x200 to 0x228 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62721_31_non_const_shared_stride" from 0x280 to 0x2a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62722_31_non_const_shared_col_shape" from 0x300 to 0x32c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_62723_31_non_const_shared_im_shape" from 0x380 to 0x3ac (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x20178 (_1.ptx:24278) @%p1 bra BB21_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20248 (_1.ptx:24307) setp.gt.u32%p2, %r1, 10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x20250 (_1.ptx:24308) @%p2 bra BB21_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202c0 (_1.ptx:24325) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x202e8 (_1.ptx:24330) @%p3 bra BB21_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21188 (_1.ptx:24842) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x20778 (_1.ptx:24479) bra.uni BB21_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20810 (_1.ptx:24502) div.s32 %r239, %r355, %r44;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x20898 (_1.ptx:24519) @!%p6 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x208a0 (_1.ptx:24520) bra.uni BB21_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208a8 (_1.ptx:24523) div.s32 %r251, %r355, %r44;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x20940 (_1.ptx:24542) @!%p9 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20948 (_1.ptx:24543) bra.uni BB21_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20950 (_1.ptx:24546) div.s32 %r261, %r355, %r44;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x209e0 (_1.ptx:24564) @!%p12 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x209e8 (_1.ptx:24565) bra.uni BB21_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209f0 (_1.ptx:24568) div.s32 %r270, %r355, %r44;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x20a78 (_1.ptx:24585) @!%p15 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x20a80 (_1.ptx:24586) bra.uni BB21_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a88 (_1.ptx:24589) div.s32 %r278, %r355, %r44;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x20b08 (_1.ptx:24605) @!%p18 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x20b10 (_1.ptx:24606) bra.uni BB21_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b18 (_1.ptx:24609) div.s32 %r285, %r355, %r44;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x20b90 (_1.ptx:24624) @!%p21 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x20b98 (_1.ptx:24625) bra.uni BB21_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ba0 (_1.ptx:24628) div.s32 %r291, %r355, %r44;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x20c10 (_1.ptx:24642) @!%p24 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c18 (_1.ptx:24643) bra.uni BB21_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c20 (_1.ptx:24646) div.s32 %r296, %r355, %r44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20c88 (_1.ptx:24659) @!%p27 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20c90 (_1.ptx:24660) bra.uni BB21_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c98 (_1.ptx:24663) div.s32 %r300, %r355, %r44;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x20cf8 (_1.ptx:24675) @!%p30 bra BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x20d00 (_1.ptx:24676) bra.uni BB21_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d08 (_1.ptx:24679) rem.s32 %r303, %r355, %r44;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x20d60 (_1.ptx:24690) @%p33 bra BB21_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x20d68 (_1.ptx:24691) bra.uni BB21_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f80 (_1.ptx:24762) add.u64 %rd114, %SP, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x20f78 (_1.ptx:24759) bra.uni BB21_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (_1.ptx:24768) add.u64 %rd129, %SP, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x20fb8 (_1.ptx:24771) @%p34 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fc0 (_1.ptx:24773) add.u64 %rd129, %SP, 4;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x20ff8 (_1.ptx:24780) @%p35 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21000 (_1.ptx:24782) add.u64 %rd129, %SP, 8;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21020 (_1.ptx:24786) @%p36 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21028 (_1.ptx:24788) add.u64 %rd129, %SP, 12;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x21048 (_1.ptx:24792) @%p37 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21050 (_1.ptx:24794) add.u64 %rd129, %SP, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x21070 (_1.ptx:24798) @%p38 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21078 (_1.ptx:24800) add.u64 %rd129, %SP, 20;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x21098 (_1.ptx:24804) @%p39 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210a0 (_1.ptx:24806) add.u64 %rd129, %SP, 24;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x210c0 (_1.ptx:24810) @%p40 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210c8 (_1.ptx:24812) add.u64 %rd129, %SP, 28;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x210e8 (_1.ptx:24816) @%p41 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210f0 (_1.ptx:24818) add.u64 %rd129, %SP, 32;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x21110 (_1.ptx:24822) @%p42 bra BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21118 (_1.ptx:24824) add.u64 %rd129, %SP, 36;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x21130 (_1.ptx:24827) @%p43 bra BB21_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21140 (_1.ptx:24831) mov.u32 %r354, %ntid.x;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x21138 (_1.ptx:24828) bra.uni BB21_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20780 (_1.ptx:24482) add.u64 %rd127, %SP, 36;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x21180 (_1.ptx:24839) @%p44 bra BB21_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21188 (_1.ptx:24842) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 11 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21230 (_1.ptx:24891) @%p1 bra BB22_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214b0 (_1.ptx:24996) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x212a8 (_1.ptx:24909) @%p2 bra BB22_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212d0 (_1.ptx:24917) mov.u32 %r76, %r81;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x21318 (_1.ptx:24926) @%p3 bra BB22_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21338 (_1.ptx:24933) mov.u32 %r79, %r80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x21368 (_1.ptx:24939) @%p4 bra BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21478 (_1.ptx:24987) mul.wide.s32 %rd7, %r74, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x21388 (_1.ptx:24946) @%p5 bra BB22_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_1.ptx:24982) add.s32 %r79, %r79, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x213c0 (_1.ptx:24956) @%p6 bra BB22_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21440 (_1.ptx:24976) add.s32 %r16, %r15, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x213e8 (_1.ptx:24962) @%p7 bra BB22_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21440 (_1.ptx:24976) add.s32 %r16, %r15, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x21458 (_1.ptx:24979) @%p8 bra BB22_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (_1.ptx:24982) add.s32 %r79, %r79, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x21470 (_1.ptx:24984) @%p9 bra BB22_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21478 (_1.ptx:24987) mul.wide.s32 %rd7, %r74, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x214a8 (_1.ptx:24993) @%p10 bra BB22_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214b0 (_1.ptx:24996) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'...
opcode: 34 space1: 4 space2: 4
GPGPU-Sim PTX: reconvergence points for _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21558 (_1.ptx:25045) @%p1 bra BB23_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217d8 (_1.ptx:25150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x215d0 (_1.ptx:25063) @%p2 bra BB23_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (_1.ptx:25071) mov.u32 %r76, %r81;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x21640 (_1.ptx:25080) @%p3 bra BB23_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21660 (_1.ptx:25087) mov.u32 %r79, %r80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x21690 (_1.ptx:25093) @%p4 bra BB23_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a0 (_1.ptx:25141) mul.wide.s32 %rd7, %r74, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x216b0 (_1.ptx:25100) @%p5 bra BB23_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21788 (_1.ptx:25136) add.s32 %r79, %r79, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x216e8 (_1.ptx:25110) @%p6 bra BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21768 (_1.ptx:25130) add.s32 %r16, %r15, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x21710 (_1.ptx:25116) @%p7 bra BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21768 (_1.ptx:25130) add.s32 %r16, %r15, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x21780 (_1.ptx:25133) @%p8 bra BB23_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21788 (_1.ptx:25136) add.s32 %r79, %r79, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x21798 (_1.ptx:25138) @%p9 bra BB23_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a0 (_1.ptx:25141) mul.wide.s32 %rd7, %r74, 8;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x217d0 (_1.ptx:25147) @%p10 bra BB23_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217d8 (_1.ptx:25150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 43 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot24" from 0x0 to 0x10
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x98 to 0x9c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x9c to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xa0 to 0xa4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xa4 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21888 (_1.ptx:25207) @%p1 bra BB24_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218f0 (_1.ptx:25223) setp.gt.u32%p2, %r1, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x218f8 (_1.ptx:25224) @%p2 bra BB24_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21968 (_1.ptx:25241) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x21990 (_1.ptx:25246) @%p3 bra BB24_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c90 (_1.ptx:25371) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x21a00 (_1.ptx:25265) @%p4 bra BB24_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c70 (_1.ptx:25365) mov.u32 %r57, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x21a08 (_1.ptx:25266) bra.uni BB24_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b88 (_1.ptx:25325) ld.local.u32 %r61, [%rd2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x21a70 (_1.ptx:25281) @%p7 bra BB24_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ad8 (_1.ptx:25300) add.s64 %rd49, %rd2, %rd36;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x21a78 (_1.ptx:25282) bra.uni BB24_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21aa8 (_1.ptx:25292) sub.s32 %r49, %r20, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x21aa0 (_1.ptx:25289) bra.uni BB24_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ad8 (_1.ptx:25300) add.s64 %rd49, %rd2, %rd36;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x21b50 (_1.ptx:25315) @%p8 bra BB24_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c70 (_1.ptx:25365) mov.u32 %r57, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x21b80 (_1.ptx:25322) bra.uni BB24_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c70 (_1.ptx:25365) mov.u32 %r57, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x21bb0 (_1.ptx:25330) bra.uni BB24_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bc8 (_1.ptx:25337) mul.lo.s32 %r40, %r5, %r61;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x21be8 (_1.ptx:25341) @%p5 bra BB24_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c28 (_1.ptx:25352) setp.eq.s32%p6, %r61, %r15;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x21c30 (_1.ptx:25353) @%p6 bra BB24_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c40 (_1.ptx:25357) ld.local.u32 %r45, [%rd3];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x21c38 (_1.ptx:25354) bra.uni BB24_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bb8 (_1.ptx:25333) add.s32 %r61, %r61, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x21c88 (_1.ptx:25368) @%p9 bra BB24_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c90 (_1.ptx:25371) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot25" from 0x0 to 0x20
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x98 to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xa0 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d40 (_1.ptx:25428) @%p1 bra BB25_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e10 (_1.ptx:25457) setp.gt.u32%p2, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x21e18 (_1.ptx:25458) @%p2 bra BB25_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e88 (_1.ptx:25475) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x21eb0 (_1.ptx:25480) @%p3 bra BB25_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222a8 (_1.ptx:25638) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x21f78 (_1.ptx:25510) @%p4 bra BB25_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22288 (_1.ptx:25632) mov.u32 %r78, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x21f80 (_1.ptx:25511) bra.uni BB25_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22100 (_1.ptx:25570) mul.lo.s32 %r20, %r12, %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22000 (_1.ptx:25529) @%p9 bra BB25_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22048 (_1.ptx:25544) shl.b64 %rd61, %rd8, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x22008 (_1.ptx:25530) bra.uni BB25_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22028 (_1.ptx:25538) sub.s32 %r70, %r31, %r30;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x22020 (_1.ptx:25535) bra.uni BB25_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22048 (_1.ptx:25544) shl.b64 %rd61, %rd8, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x220c8 (_1.ptx:25560) @%p10 bra BB25_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22288 (_1.ptx:25632) mov.u32 %r78, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x220f8 (_1.ptx:25567) bra.uni BB25_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22288 (_1.ptx:25632) mov.u32 %r78, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x22138 (_1.ptx:25577) bra.uni BB25_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22150 (_1.ptx:25584) ld.local.u32 %r82, [%rd2+4];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x22178 (_1.ptx:25589) @%p5 bra BB25_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22200 (_1.ptx:25610) add.s64 %rd5, %rd2, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x221a8 (_1.ptx:25596) @%p6 bra BB25_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22200 (_1.ptx:25610) add.s64 %rd5, %rd2, 4;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x22218 (_1.ptx:25613) @%p7 bra BB25_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22220 (_1.ptx:25615) mov.u64 %rd6, %rd2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x22248 (_1.ptx:25620) @%p8 bra BB25_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22258 (_1.ptx:25624) ld.local.u32 %r66, [%rd3];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x22250 (_1.ptx:25621) bra.uni BB25_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22140 (_1.ptx:25580) add.s32 %r65, %r82, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x222a0 (_1.ptx:25635) @%p11 bra BB25_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222a8 (_1.ptx:25638) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot26" from 0x0 to 0x30
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x28c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x290 to 0x2a0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x2a0 to 0x2b0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22358 (_1.ptx:25695) @%p1 bra BB26_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22428 (_1.ptx:25724) setp.gt.u32%p2, %r1, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22430 (_1.ptx:25725) @%p2 bra BB26_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224a0 (_1.ptx:25742) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x224c8 (_1.ptx:25747) @%p3 bra BB26_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229a8 (_1.ptx:25936) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x225e8 (_1.ptx:25788) @%p4 bra BB26_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22988 (_1.ptx:25930) mov.u32 %r99, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x225f0 (_1.ptx:25789) bra.uni BB26_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22770 (_1.ptx:25848) mul.lo.s32 %r27, %r17, %r25;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22670 (_1.ptx:25807) @%p11 bra BB26_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226b8 (_1.ptx:25822) shl.b64 %rd62, %rd9, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x22678 (_1.ptx:25808) bra.uni BB26_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22698 (_1.ptx:25816) sub.s32 %r91, %r44, %r43;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x22690 (_1.ptx:25813) bra.uni BB26_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226b8 (_1.ptx:25822) shl.b64 %rd62, %rd9, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x22738 (_1.ptx:25838) @%p12 bra BB26_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22988 (_1.ptx:25930) mov.u32 %r99, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22768 (_1.ptx:25845) bra.uni BB26_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22988 (_1.ptx:25930) mov.u32 %r99, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x227c0 (_1.ptx:25858) bra.uni BB26_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x227d8 (_1.ptx:25865) ld.local.u32 %r103, [%rd2+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x22800 (_1.ptx:25870) @%p5 bra BB26_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d0 (_1.ptx:25901) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x22830 (_1.ptx:25877) @%p6 bra BB26_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d0 (_1.ptx:25901) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x22878 (_1.ptx:25887) @%p7 bra BB26_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d0 (_1.ptx:25901) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x228e8 (_1.ptx:25904) @%p8 bra BB26_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228f0 (_1.ptx:25906) st.local.u32 [%rd5], %r29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x22918 (_1.ptx:25911) @%p9 bra BB26_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22920 (_1.ptx:25913) mov.u64 %rd7, %rd2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x22948 (_1.ptx:25918) @%p10 bra BB26_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22958 (_1.ptx:25922) ld.local.u32 %r87, [%rd3];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x22950 (_1.ptx:25919) bra.uni BB26_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x227c8 (_1.ptx:25861) add.s32 %r86, %r103, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x229a0 (_1.ptx:25933) @%p13 bra BB26_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229a8 (_1.ptx:25936) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot27" from 0x0 to 0x40
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0xa0 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xb0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xc0 to 0xd0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xd0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22a58 (_1.ptx:25993) @%p1 bra BB27_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b28 (_1.ptx:26022) setp.gt.u32%p2, %r1, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22b30 (_1.ptx:26023) @%p2 bra BB27_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ba0 (_1.ptx:26040) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22bc8 (_1.ptx:26045) @%p3 bra BB27_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23190 (_1.ptx:26265) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x22d40 (_1.ptx:26097) @%p4 bra BB27_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23170 (_1.ptx:26259) mov.u32 %r120, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22d48 (_1.ptx:26098) bra.uni BB27_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ec8 (_1.ptx:26157) mul.lo.s32 %r34, %r22, %r32;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22dc8 (_1.ptx:26116) @%p13 bra BB27_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e10 (_1.ptx:26131) shl.b64 %rd63, %rd10, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x22dd0 (_1.ptx:26117) bra.uni BB27_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22df0 (_1.ptx:26125) sub.s32 %r112, %r57, %r56;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x22de8 (_1.ptx:26122) bra.uni BB27_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e10 (_1.ptx:26131) shl.b64 %rd63, %rd10, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x22e90 (_1.ptx:26147) @%p14 bra BB27_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23170 (_1.ptx:26259) mov.u32 %r120, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22ec0 (_1.ptx:26154) bra.uni BB27_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23170 (_1.ptx:26259) mov.u32 %r120, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x22f30 (_1.ptx:26170) bra.uni BB27_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f48 (_1.ptx:26177) ld.local.u32 %r124, [%rd2+12];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x22f70 (_1.ptx:26182) @%p5 bra BB27_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23088 (_1.ptx:26223) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x22fa0 (_1.ptx:26189) @%p6 bra BB27_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23088 (_1.ptx:26223) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x22fe8 (_1.ptx:26199) @%p7 bra BB27_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23088 (_1.ptx:26223) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x23028 (_1.ptx:26208) @%p8 bra BB27_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23088 (_1.ptx:26223) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x230a0 (_1.ptx:26226) @%p9 bra BB27_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230a8 (_1.ptx:26228) st.local.u32 [%rd5], %r36;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x230d0 (_1.ptx:26233) @%p10 bra BB27_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230d8 (_1.ptx:26235) st.local.u32 [%rd5+-4], %r38;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x23100 (_1.ptx:26240) @%p11 bra BB27_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23108 (_1.ptx:26242) mov.u64 %rd8, %rd2;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x23130 (_1.ptx:26247) @%p12 bra BB27_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23140 (_1.ptx:26251) ld.local.u32 %r108, [%rd3];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x23138 (_1.ptx:26248) bra.uni BB27_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f38 (_1.ptx:26173) add.s32 %r107, %r124, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x23188 (_1.ptx:26262) @%p15 bra BB27_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23190 (_1.ptx:26265) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot28" from 0x0 to 0x50
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x214 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x294 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x318 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x398 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23240 (_1.ptx:26322) @%p1 bra BB28_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23310 (_1.ptx:26351) setp.gt.u32%p2, %r1, 5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23318 (_1.ptx:26352) @%p2 bra BB28_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23388 (_1.ptx:26369) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x233b0 (_1.ptx:26374) @%p3 bra BB28_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a98 (_1.ptx:26632) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23580 (_1.ptx:26437) @%p4 bra BB28_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a68 (_1.ptx:26624) mov.u32 %r149, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23588 (_1.ptx:26438) bra.uni BB28_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23708 (_1.ptx:26497) mul.lo.s32 %r41, %r27, %r39;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x23608 (_1.ptx:26456) @%p15 bra BB28_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23650 (_1.ptx:26471) shl.b64 %rd64, %rd11, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x23610 (_1.ptx:26457) bra.uni BB28_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23630 (_1.ptx:26465) sub.s32 %r133, %r70, %r69;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x23628 (_1.ptx:26462) bra.uni BB28_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23650 (_1.ptx:26471) shl.b64 %rd64, %rd11, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x236d0 (_1.ptx:26487) @%p16 bra BB28_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a68 (_1.ptx:26624) mov.u32 %r149, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x23700 (_1.ptx:26494) bra.uni BB28_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a68 (_1.ptx:26624) mov.u32 %r149, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x23788 (_1.ptx:26513) bra.uni BB28_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237a0 (_1.ptx:26520) rem.s32 %r144, %r150, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x237d8 (_1.ptx:26527) @%p5 bra BB28_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23950 (_1.ptx:26581) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23820 (_1.ptx:26537) @%p6 bra BB28_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23950 (_1.ptx:26581) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x23868 (_1.ptx:26547) @%p7 bra BB28_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23950 (_1.ptx:26581) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x238a8 (_1.ptx:26556) @%p8 bra BB28_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23950 (_1.ptx:26581) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x238e8 (_1.ptx:26565) @%p9 bra BB28_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23950 (_1.ptx:26581) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x23968 (_1.ptx:26584) @%p10 bra BB28_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23970 (_1.ptx:26586) st.local.u32 [%rd5], %r43;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x23998 (_1.ptx:26591) @%p11 bra BB28_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239a0 (_1.ptx:26593) st.local.u32 [%rd5+-4], %r45;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x239c8 (_1.ptx:26598) @%p12 bra BB28_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239d0 (_1.ptx:26600) st.local.u32 [%rd5+-8], %r47;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x239f8 (_1.ptx:26605) @%p13 bra BB28_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a00 (_1.ptx:26607) mov.u64 %rd9, %rd2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x23a28 (_1.ptx:26612) @%p14 bra BB28_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a38 (_1.ptx:26616) ld.local.u32 %r129, [%rd3];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x23a30 (_1.ptx:26613) bra.uni BB28_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23790 (_1.ptx:26516) add.s32 %r128, %r152, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x23a90 (_1.ptx:26629) @%p17 bra BB28_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a98 (_1.ptx:26632) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot29" from 0x0 to 0x60
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x118 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x198 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x218 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x298 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x31c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x39c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23b48 (_1.ptx:26689) @%p1 bra BB29_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c18 (_1.ptx:26718) setp.gt.u32%p2, %r1, 6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23c20 (_1.ptx:26719) @%p2 bra BB29_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c90 (_1.ptx:26736) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x23cb8 (_1.ptx:26741) @%p3 bra BB29_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24488 (_1.ptx:27030) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23ee8 (_1.ptx:26816) @%p4 bra BB29_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24460 (_1.ptx:27023) mov.u32 %r169, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23ef0 (_1.ptx:26817) bra.uni BB29_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24070 (_1.ptx:26876) mul.lo.s32 %r48, %r32, %r46;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x23f70 (_1.ptx:26835) @%p17 bra BB29_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fb8 (_1.ptx:26850) shl.b64 %rd65, %rd12, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x23f78 (_1.ptx:26836) bra.uni BB29_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f98 (_1.ptx:26844) sub.s32 %r154, %r83, %r82;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x23f90 (_1.ptx:26841) bra.uni BB29_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fb8 (_1.ptx:26850) shl.b64 %rd65, %rd12, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x24038 (_1.ptx:26866) @%p18 bra BB29_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24460 (_1.ptx:27023) mov.u32 %r169, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24068 (_1.ptx:26873) bra.uni BB29_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24460 (_1.ptx:27023) mov.u32 %r169, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24108 (_1.ptx:26895) bra.uni BB29_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24128 (_1.ptx:26903) rem.s32 %r165, %r170, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24160 (_1.ptx:26910) @%p5 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x241a8 (_1.ptx:26920) @%p6 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x241f0 (_1.ptx:26930) @%p7 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x24230 (_1.ptx:26939) @%p8 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x24270 (_1.ptx:26948) @%p9 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x242b0 (_1.ptx:26957) @%p10 bra BB29_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (_1.ptx:26974) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24330 (_1.ptx:26976) @%p11 bra BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24338 (_1.ptx:26978) st.local.u32 [%rd5], %r50;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24360 (_1.ptx:26983) @%p12 bra BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24368 (_1.ptx:26985) st.local.u32 [%rd5+-4], %r52;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x24390 (_1.ptx:26990) @%p13 bra BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24398 (_1.ptx:26992) st.local.u32 [%rd5+-8], %r54;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x243c0 (_1.ptx:26997) @%p14 bra BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243c8 (_1.ptx:26999) st.local.u32 [%rd5+-12], %r56;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x243f0 (_1.ptx:27004) @%p15 bra BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243f8 (_1.ptx:27006) mov.u64 %rd10, %rd2;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x24420 (_1.ptx:27011) @%p16 bra BB29_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24430 (_1.ptx:27015) ld.local.u32 %r150, [%rd3];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x24428 (_1.ptx:27012) bra.uni BB29_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24110 (_1.ptx:26898) mov.u64 %rd11, %rd75;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x24480 (_1.ptx:27027) @%p19 bra BB29_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24488 (_1.ptx:27030) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot30" from 0x0 to 0x70
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x11c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x19c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x21c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x29c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x2a0 to 0x2c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x2c0 to 0x2e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x24538 (_1.ptx:27087) @%p1 bra BB30_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24608 (_1.ptx:27116) setp.gt.u32%p2, %r1, 7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x24610 (_1.ptx:27117) @%p2 bra BB30_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24680 (_1.ptx:27134) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x246a8 (_1.ptx:27139) @%p3 bra BB30_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f68 (_1.ptx:27460) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24930 (_1.ptx:27225) @%p4 bra BB30_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f40 (_1.ptx:27453) mov.u32 %r190, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24938 (_1.ptx:27226) bra.uni BB30_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ab8 (_1.ptx:27285) mul.lo.s32 %r55, %r37, %r53;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x249b8 (_1.ptx:27244) @%p19 bra BB30_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a00 (_1.ptx:27259) shl.b64 %rd66, %rd13, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x249c0 (_1.ptx:27245) bra.uni BB30_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x249e0 (_1.ptx:27253) sub.s32 %r175, %r96, %r95;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x249d8 (_1.ptx:27250) bra.uni BB30_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a00 (_1.ptx:27259) shl.b64 %rd66, %rd13, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x24a80 (_1.ptx:27275) @%p20 bra BB30_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f40 (_1.ptx:27453) mov.u32 %r190, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24ab0 (_1.ptx:27282) bra.uni BB30_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f40 (_1.ptx:27453) mov.u32 %r190, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b68 (_1.ptx:27307) bra.uni BB30_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b88 (_1.ptx:27315) rem.s32 %r186, %r192, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24bc0 (_1.ptx:27322) @%p5 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24c08 (_1.ptx:27332) @%p6 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x24c50 (_1.ptx:27342) @%p7 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x24c98 (_1.ptx:27352) @%p8 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x24cd8 (_1.ptx:27361) @%p9 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x24d18 (_1.ptx:27370) @%p10 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24d58 (_1.ptx:27379) @%p11 bra BB30_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd0 (_1.ptx:27397) setp.ne.s32%p12, %r194, %r56;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24de0 (_1.ptx:27399) @%p12 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24de8 (_1.ptx:27401) st.local.u32 [%rd5], %r57;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x24e10 (_1.ptx:27406) @%p13 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e18 (_1.ptx:27408) st.local.u32 [%rd5+-4], %r59;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x24e40 (_1.ptx:27413) @%p14 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e48 (_1.ptx:27415) st.local.u32 [%rd5+-8], %r61;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x24e70 (_1.ptx:27420) @%p15 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e78 (_1.ptx:27422) st.local.u32 [%rd5+-12], %r63;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x24ea0 (_1.ptx:27427) @%p16 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ea8 (_1.ptx:27429) st.local.u32 [%rd5+-16], %r65;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x24ed0 (_1.ptx:27434) @%p17 bra BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ed8 (_1.ptx:27436) mov.u64 %rd11, %rd2;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x24f00 (_1.ptx:27441) @%p18 bra BB30_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f10 (_1.ptx:27445) ld.local.u32 %r171, [%rd3];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x24f08 (_1.ptx:27442) bra.uni BB30_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b70 (_1.ptx:27310) mov.u64 %rd12, %rd76;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x24f60 (_1.ptx:27457) @%p21 bra BB30_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f68 (_1.ptx:27460) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot31" from 0x0 to 0x80
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0xa0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xc0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xe0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x100 to 0x120 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x25018 (_1.ptx:27517) @%p1 bra BB31_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250e8 (_1.ptx:27546) setp.gt.u32%p2, %r1, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x250f0 (_1.ptx:27547) @%p2 bra BB31_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25160 (_1.ptx:27564) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x25188 (_1.ptx:27569) @%p3 bra BB31_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b30 (_1.ptx:27921) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x25468 (_1.ptx:27666) @%p4 bra BB31_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b08 (_1.ptx:27914) mov.u32 %r211, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x25470 (_1.ptx:27667) bra.uni BB31_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x255f0 (_1.ptx:27726) mul.lo.s32 %r62, %r42, %r60;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x254f0 (_1.ptx:27685) @%p21 bra BB31_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25538 (_1.ptx:27700) shl.b64 %rd67, %rd14, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x254f8 (_1.ptx:27686) bra.uni BB31_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25518 (_1.ptx:27694) sub.s32 %r196, %r109, %r108;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x25510 (_1.ptx:27691) bra.uni BB31_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25538 (_1.ptx:27700) shl.b64 %rd67, %rd14, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x255b8 (_1.ptx:27716) @%p22 bra BB31_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b08 (_1.ptx:27914) mov.u32 %r211, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x255e8 (_1.ptx:27723) bra.uni BB31_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b08 (_1.ptx:27914) mov.u32 %r211, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x256b8 (_1.ptx:27751) bra.uni BB31_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256d8 (_1.ptx:27759) rem.s32 %r207, %r213, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x25710 (_1.ptx:27766) @%p5 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x25758 (_1.ptx:27776) @%p6 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x257a0 (_1.ptx:27786) @%p7 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x257e8 (_1.ptx:27796) @%p8 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x25828 (_1.ptx:27805) @%p9 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x25868 (_1.ptx:27814) @%p10 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x258a8 (_1.ptx:27823) @%p11 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x258e8 (_1.ptx:27832) @%p12 bra BB31_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (_1.ptx:27851) setp.ne.s32%p13, %r215, %r63;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25978 (_1.ptx:27853) @%p13 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25980 (_1.ptx:27855) st.local.u32 [%rd5], %r64;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x259a8 (_1.ptx:27860) @%p14 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259b0 (_1.ptx:27862) st.local.u32 [%rd5+-4], %r66;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x259d8 (_1.ptx:27867) @%p15 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259e0 (_1.ptx:27869) st.local.u32 [%rd5+-8], %r68;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x25a08 (_1.ptx:27874) @%p16 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a10 (_1.ptx:27876) st.local.u32 [%rd5+-12], %r70;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x25a38 (_1.ptx:27881) @%p17 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a40 (_1.ptx:27883) st.local.u32 [%rd5+-16], %r72;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x25a68 (_1.ptx:27888) @%p18 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a70 (_1.ptx:27890) st.local.u32 [%rd5+-20], %r74;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x25a98 (_1.ptx:27895) @%p19 bra BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25aa0 (_1.ptx:27897) mov.u64 %rd12, %rd2;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x25ac8 (_1.ptx:27902) @%p20 bra BB31_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ad8 (_1.ptx:27906) ld.local.u32 %r192, [%rd3];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x25ad0 (_1.ptx:27903) bra.uni BB31_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256c0 (_1.ptx:27754) mov.u64 %rd13, %rd77;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x25b28 (_1.ptx:27918) @%p23 bra BB31_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b30 (_1.ptx:27921) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot32" from 0x0 to 0x90
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x124 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x2a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x328 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x3a8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x25be0 (_1.ptx:27978) @%p1 bra BB32_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cb0 (_1.ptx:28007) setp.gt.u32%p2, %r1, 9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x25cb8 (_1.ptx:28008) @%p2 bra BB32_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d28 (_1.ptx:28025) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x25d50 (_1.ptx:28030) @%p3 bra BB32_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26970 (_1.ptx:28463) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x26088 (_1.ptx:28138) @%p4 bra BB32_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26940 (_1.ptx:28455) ld.param.u32 %r283, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x26090 (_1.ptx:28139) bra.uni BB32_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26210 (_1.ptx:28198) mul.lo.s32 %r69, %r47, %r67;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x26110 (_1.ptx:28157) @%p23 bra BB32_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26158 (_1.ptx:28172) shl.b64 %rd68, %rd15, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26118 (_1.ptx:28158) bra.uni BB32_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26138 (_1.ptx:28166) sub.s32 %r217, %r122, %r121;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26130 (_1.ptx:28163) bra.uni BB32_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26158 (_1.ptx:28172) shl.b64 %rd68, %rd15, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x261d8 (_1.ptx:28188) @%p24 bra BB32_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26940 (_1.ptx:28455) ld.param.u32 %r283, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26208 (_1.ptx:28195) bra.uni BB32_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26940 (_1.ptx:28455) ld.param.u32 %r283, [_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x262f0 (_1.ptx:28226) bra.uni BB32_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26310 (_1.ptx:28234) rem.s32 %r228, %r284, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26348 (_1.ptx:28241) @%p5 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x26390 (_1.ptx:28251) @%p6 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x263f8 (_1.ptx:28265) @%p7 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x26468 (_1.ptx:28280) @%p8 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x264d8 (_1.ptx:28295) @%p9 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x26550 (_1.ptx:28311) @%p10 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x265d0 (_1.ptx:28328) @%p11 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x26658 (_1.ptx:28346) @%p12 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x266e8 (_1.ptx:28365) @%p13 bra BB32_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26770 (_1.ptx:28385) setp.ne.s32%p14, %r286, %r70;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x26780 (_1.ptx:28387) @%p14 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26788 (_1.ptx:28389) st.local.u32 [%rd5], %r71;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x267b0 (_1.ptx:28394) @%p15 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267b8 (_1.ptx:28396) st.local.u32 [%rd5+-4], %r73;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x267e0 (_1.ptx:28401) @%p16 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267e8 (_1.ptx:28403) st.local.u32 [%rd5+-8], %r75;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x26810 (_1.ptx:28408) @%p17 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26818 (_1.ptx:28410) st.local.u32 [%rd5+-12], %r77;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26840 (_1.ptx:28415) @%p18 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26848 (_1.ptx:28417) st.local.u32 [%rd5+-16], %r79;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26870 (_1.ptx:28422) @%p19 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26878 (_1.ptx:28424) st.local.u32 [%rd5+-20], %r81;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x268a0 (_1.ptx:28429) @%p20 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268a8 (_1.ptx:28431) st.local.u32 [%rd5+-24], %r83;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x268d0 (_1.ptx:28436) @%p21 bra BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268d8 (_1.ptx:28438) mov.u64 %rd13, %rd2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x26900 (_1.ptx:28443) @%p22 bra BB32_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26910 (_1.ptx:28447) ld.local.u32 %r213, [%rd3];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x26908 (_1.ptx:28444) bra.uni BB32_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x262f8 (_1.ptx:28229) mov.u64 %rd14, %rd78;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x26968 (_1.ptx:28460) @%p25 bra BB32_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26970 (_1.ptx:28463) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot33" from 0x0 to 0xa0
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x128 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x1a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x228 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x2a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x32c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x3ac (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26a20 (_1.ptx:28520) @%p1 bra BB33_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26af0 (_1.ptx:28549) setp.gt.u32%p2, %r1, 10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26af8 (_1.ptx:28550) @%p2 bra BB33_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b68 (_1.ptx:28567) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26b90 (_1.ptx:28572) @%p3 bra BB33_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278f0 (_1.ptx:29047) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x26f20 (_1.ptx:28691) @%p4 bra BB33_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278c0 (_1.ptx:29039) ld.param.u32 %r315, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x26f28 (_1.ptx:28692) bra.uni BB33_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270a8 (_1.ptx:28751) mul.lo.s32 %r76, %r52, %r74;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x26fa8 (_1.ptx:28710) @%p25 bra BB33_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ff0 (_1.ptx:28725) shl.b64 %rd69, %rd16, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26fb0 (_1.ptx:28711) bra.uni BB33_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fd0 (_1.ptx:28719) sub.s32 %r238, %r135, %r134;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26fc8 (_1.ptx:28716) bra.uni BB33_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ff0 (_1.ptx:28725) shl.b64 %rd69, %rd16, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x27070 (_1.ptx:28741) @%p26 bra BB33_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278c0 (_1.ptx:29039) ld.param.u32 %r315, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x270a0 (_1.ptx:28748) bra.uni BB33_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278c0 (_1.ptx:29039) ld.param.u32 %r315, [_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x271a0 (_1.ptx:28782) bra.uni BB33_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271c0 (_1.ptx:28790) rem.s32 %r249, %r316, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x271f8 (_1.ptx:28797) @%p5 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27240 (_1.ptx:28807) @%p6 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x272a8 (_1.ptx:28821) @%p7 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x27318 (_1.ptx:28836) @%p8 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x27388 (_1.ptx:28851) @%p9 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x27400 (_1.ptx:28867) @%p10 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x27480 (_1.ptx:28884) @%p11 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x27508 (_1.ptx:28902) @%p12 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x27598 (_1.ptx:28921) @%p13 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x27630 (_1.ptx:28941) @%p14 bra BB33_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276c0 (_1.ptx:28962) setp.ne.s32%p15, %r318, %r77;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x276d0 (_1.ptx:28964) @%p15 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x276d8 (_1.ptx:28966) st.local.u32 [%rd5], %r78;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x27700 (_1.ptx:28971) @%p16 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27708 (_1.ptx:28973) st.local.u32 [%rd5+-4], %r80;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x27730 (_1.ptx:28978) @%p17 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27738 (_1.ptx:28980) st.local.u32 [%rd5+-8], %r82;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x27760 (_1.ptx:28985) @%p18 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27768 (_1.ptx:28987) st.local.u32 [%rd5+-12], %r84;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x27790 (_1.ptx:28992) @%p19 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27798 (_1.ptx:28994) st.local.u32 [%rd5+-16], %r86;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x277c0 (_1.ptx:28999) @%p20 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277c8 (_1.ptx:29001) st.local.u32 [%rd5+-20], %r88;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x277f0 (_1.ptx:29006) @%p21 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277f8 (_1.ptx:29008) st.local.u32 [%rd5+-24], %r90;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x27820 (_1.ptx:29013) @%p22 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27828 (_1.ptx:29015) st.local.u32 [%rd5+-28], %r92;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x27850 (_1.ptx:29020) @%p23 bra BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27858 (_1.ptx:29022) mov.u64 %rd14, %rd2;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x27880 (_1.ptx:29027) @%p24 bra BB33_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27890 (_1.ptx:29031) ld.local.u32 %r234, [%rd3];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x27888 (_1.ptx:29028) bra.uni BB33_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271a8 (_1.ptx:28785) mov.u64 %rd15, %rd79;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x278e8 (_1.ptx:29044) @%p27 bra BB33_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278f0 (_1.ptx:29047) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot34" from 0x0 to 0x10
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x98 to 0x9c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x9c to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xa0 to 0xa4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xa4 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x279a0 (_1.ptx:29104) @%p1 bra BB34_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a08 (_1.ptx:29120) setp.gt.u32%p2, %r1, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27a10 (_1.ptx:29121) @%p2 bra BB34_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a80 (_1.ptx:29138) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x27aa8 (_1.ptx:29143) @%p3 bra BB34_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27da8 (_1.ptx:29268) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x27b18 (_1.ptx:29162) @%p4 bra BB34_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (_1.ptx:29262) mov.u32 %r56, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x27b20 (_1.ptx:29163) bra.uni BB34_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ca0 (_1.ptx:29222) ld.local.u32 %r60, [%rd2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x27b88 (_1.ptx:29178) @%p7 bra BB34_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bf0 (_1.ptx:29197) add.s64 %rd49, %rd2, %rd36;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x27b90 (_1.ptx:29179) bra.uni BB34_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bc0 (_1.ptx:29189) sub.s32 %r49, %r20, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x27bb8 (_1.ptx:29186) bra.uni BB34_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bf0 (_1.ptx:29197) add.s64 %rd49, %rd2, %rd36;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x27c68 (_1.ptx:29212) @%p8 bra BB34_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (_1.ptx:29262) mov.u32 %r56, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x27c98 (_1.ptx:29219) bra.uni BB34_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (_1.ptx:29262) mov.u32 %r56, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x27cc8 (_1.ptx:29227) bra.uni BB34_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ce0 (_1.ptx:29234) mul.lo.s32 %r40, %r5, %r60;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x27d00 (_1.ptx:29238) @%p5 bra BB34_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d40 (_1.ptx:29249) setp.eq.s32%p6, %r60, %r15;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27d48 (_1.ptx:29250) @%p6 bra BB34_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d58 (_1.ptx:29254) ld.local.u32 %r45, [%rd3];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x27d50 (_1.ptx:29251) bra.uni BB34_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cd0 (_1.ptx:29230) add.s32 %r60, %r60, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x27da0 (_1.ptx:29265) @%p9 bra BB34_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27da8 (_1.ptx:29268) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot35" from 0x0 to 0x20
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x98 to 0xa0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xa0 to 0xa8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xa8 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xb0 to 0xb8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x27e58 (_1.ptx:29325) @%p1 bra BB35_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f28 (_1.ptx:29354) setp.gt.u32%p2, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27f30 (_1.ptx:29355) @%p2 bra BB35_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27fa0 (_1.ptx:29372) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x27fc8 (_1.ptx:29377) @%p3 bra BB35_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283c0 (_1.ptx:29535) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x28090 (_1.ptx:29407) @%p4 bra BB35_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283a0 (_1.ptx:29529) mov.u32 %r77, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x28098 (_1.ptx:29408) bra.uni BB35_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28218 (_1.ptx:29467) mul.lo.s32 %r20, %r12, %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x28118 (_1.ptx:29426) @%p9 bra BB35_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28160 (_1.ptx:29441) shl.b64 %rd61, %rd8, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x28120 (_1.ptx:29427) bra.uni BB35_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28140 (_1.ptx:29435) sub.s32 %r70, %r31, %r30;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x28138 (_1.ptx:29432) bra.uni BB35_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28160 (_1.ptx:29441) shl.b64 %rd61, %rd8, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x281e0 (_1.ptx:29457) @%p10 bra BB35_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283a0 (_1.ptx:29529) mov.u32 %r77, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x28210 (_1.ptx:29464) bra.uni BB35_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283a0 (_1.ptx:29529) mov.u32 %r77, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x28250 (_1.ptx:29474) bra.uni BB35_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28268 (_1.ptx:29481) ld.local.u32 %r81, [%rd2+4];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x28290 (_1.ptx:29486) @%p5 bra BB35_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28318 (_1.ptx:29507) add.s64 %rd5, %rd2, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x282c0 (_1.ptx:29493) @%p6 bra BB35_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28318 (_1.ptx:29507) add.s64 %rd5, %rd2, 4;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x28330 (_1.ptx:29510) @%p7 bra BB35_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28338 (_1.ptx:29512) mov.u64 %rd6, %rd2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x28360 (_1.ptx:29517) @%p8 bra BB35_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28370 (_1.ptx:29521) ld.local.u32 %r66, [%rd3];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x28368 (_1.ptx:29518) bra.uni BB35_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28258 (_1.ptx:29477) add.s32 %r65, %r81, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x283b8 (_1.ptx:29532) @%p11 bra BB35_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283c0 (_1.ptx:29535) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot36" from 0x0 to 0x30
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x10c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x18c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x28c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x290 to 0x2a0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x2a0 to 0x2b0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x28470 (_1.ptx:29592) @%p1 bra BB36_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28540 (_1.ptx:29621) setp.gt.u32%p2, %r1, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x28548 (_1.ptx:29622) @%p2 bra BB36_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285b8 (_1.ptx:29639) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x285e0 (_1.ptx:29644) @%p3 bra BB36_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ac0 (_1.ptx:29833) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x28700 (_1.ptx:29685) @%p4 bra BB36_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28aa0 (_1.ptx:29827) mov.u32 %r98, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x28708 (_1.ptx:29686) bra.uni BB36_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28888 (_1.ptx:29745) mul.lo.s32 %r27, %r17, %r25;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x28788 (_1.ptx:29704) @%p11 bra BB36_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287d0 (_1.ptx:29719) shl.b64 %rd62, %rd9, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x28790 (_1.ptx:29705) bra.uni BB36_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287b0 (_1.ptx:29713) sub.s32 %r91, %r44, %r43;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x287a8 (_1.ptx:29710) bra.uni BB36_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287d0 (_1.ptx:29719) shl.b64 %rd62, %rd9, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x28850 (_1.ptx:29735) @%p12 bra BB36_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28aa0 (_1.ptx:29827) mov.u32 %r98, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x28880 (_1.ptx:29742) bra.uni BB36_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28aa0 (_1.ptx:29827) mov.u32 %r98, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x288d8 (_1.ptx:29755) bra.uni BB36_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288f0 (_1.ptx:29762) ld.local.u32 %r102, [%rd2+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x28918 (_1.ptx:29767) @%p5 bra BB36_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289e8 (_1.ptx:29798) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x28948 (_1.ptx:29774) @%p6 bra BB36_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289e8 (_1.ptx:29798) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x28990 (_1.ptx:29784) @%p7 bra BB36_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289e8 (_1.ptx:29798) add.s64 %rd5, %rd2, 8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x28a00 (_1.ptx:29801) @%p8 bra BB36_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a08 (_1.ptx:29803) st.local.u32 [%rd5], %r29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x28a30 (_1.ptx:29808) @%p9 bra BB36_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a38 (_1.ptx:29810) mov.u64 %rd7, %rd2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x28a60 (_1.ptx:29815) @%p10 bra BB36_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a70 (_1.ptx:29819) ld.local.u32 %r87, [%rd3];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x28a68 (_1.ptx:29816) bra.uni BB36_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288e0 (_1.ptx:29758) add.s32 %r86, %r102, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x28ab8 (_1.ptx:29830) @%p13 bra BB36_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ac0 (_1.ptx:29833) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot37" from 0x0 to 0x40
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0xa0 to 0xb0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xb0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xc0 to 0xd0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0xd0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x28b70 (_1.ptx:29890) @%p1 bra BB37_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c40 (_1.ptx:29919) setp.gt.u32%p2, %r1, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x28c48 (_1.ptx:29920) @%p2 bra BB37_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28cb8 (_1.ptx:29937) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x28ce0 (_1.ptx:29942) @%p3 bra BB37_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292a8 (_1.ptx:30162) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x28e58 (_1.ptx:29994) @%p4 bra BB37_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29288 (_1.ptx:30156) mov.u32 %r119, %nctaid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x28e60 (_1.ptx:29995) bra.uni BB37_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28fe0 (_1.ptx:30054) mul.lo.s32 %r34, %r22, %r32;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x28ee0 (_1.ptx:30013) @%p13 bra BB37_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f28 (_1.ptx:30028) shl.b64 %rd63, %rd10, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x28ee8 (_1.ptx:30014) bra.uni BB37_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f08 (_1.ptx:30022) sub.s32 %r112, %r57, %r56;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x28f00 (_1.ptx:30019) bra.uni BB37_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f28 (_1.ptx:30028) shl.b64 %rd63, %rd10, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x28fa8 (_1.ptx:30044) @%p14 bra BB37_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29288 (_1.ptx:30156) mov.u32 %r119, %nctaid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x28fd8 (_1.ptx:30051) bra.uni BB37_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29288 (_1.ptx:30156) mov.u32 %r119, %nctaid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x29048 (_1.ptx:30067) bra.uni BB37_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29060 (_1.ptx:30074) ld.local.u32 %r123, [%rd2+12];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x29088 (_1.ptx:30079) @%p5 bra BB37_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291a0 (_1.ptx:30120) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x290b8 (_1.ptx:30086) @%p6 bra BB37_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291a0 (_1.ptx:30120) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x29100 (_1.ptx:30096) @%p7 bra BB37_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291a0 (_1.ptx:30120) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x29140 (_1.ptx:30105) @%p8 bra BB37_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291a0 (_1.ptx:30120) add.s64 %rd5, %rd2, 12;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x291b8 (_1.ptx:30123) @%p9 bra BB37_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291c0 (_1.ptx:30125) st.local.u32 [%rd5], %r36;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x291e8 (_1.ptx:30130) @%p10 bra BB37_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291f0 (_1.ptx:30132) st.local.u32 [%rd5+-4], %r38;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x29218 (_1.ptx:30137) @%p11 bra BB37_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29220 (_1.ptx:30139) mov.u64 %rd8, %rd2;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x29248 (_1.ptx:30144) @%p12 bra BB37_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29258 (_1.ptx:30148) ld.local.u32 %r108, [%rd3];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x29250 (_1.ptx:30145) bra.uni BB37_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29050 (_1.ptx:30070) add.s32 %r107, %r123, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x292a0 (_1.ptx:30159) @%p15 bra BB37_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292a8 (_1.ptx:30162) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot38" from 0x0 to 0x50
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x114 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x194 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x214 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x294 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x318 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x398 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29358 (_1.ptx:30219) @%p1 bra BB38_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29428 (_1.ptx:30248) setp.gt.u32%p2, %r1, 5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29430 (_1.ptx:30249) @%p2 bra BB38_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294a0 (_1.ptx:30266) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x294c8 (_1.ptx:30271) @%p3 bra BB38_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bb0 (_1.ptx:30529) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x29698 (_1.ptx:30334) @%p4 bra BB38_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b80 (_1.ptx:30521) mov.u32 %r148, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x296a0 (_1.ptx:30335) bra.uni BB38_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29820 (_1.ptx:30394) mul.lo.s32 %r41, %r27, %r39;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x29720 (_1.ptx:30353) @%p15 bra BB38_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29768 (_1.ptx:30368) shl.b64 %rd64, %rd11, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29728 (_1.ptx:30354) bra.uni BB38_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29748 (_1.ptx:30362) sub.s32 %r133, %r70, %r69;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29740 (_1.ptx:30359) bra.uni BB38_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29768 (_1.ptx:30368) shl.b64 %rd64, %rd11, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x297e8 (_1.ptx:30384) @%p16 bra BB38_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b80 (_1.ptx:30521) mov.u32 %r148, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29818 (_1.ptx:30391) bra.uni BB38_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b80 (_1.ptx:30521) mov.u32 %r148, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x298a0 (_1.ptx:30410) bra.uni BB38_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298b8 (_1.ptx:30417) rem.s32 %r143, %r149, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x298f0 (_1.ptx:30424) @%p5 bra BB38_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a68 (_1.ptx:30478) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x29938 (_1.ptx:30434) @%p6 bra BB38_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a68 (_1.ptx:30478) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x29980 (_1.ptx:30444) @%p7 bra BB38_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a68 (_1.ptx:30478) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x299c0 (_1.ptx:30453) @%p8 bra BB38_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a68 (_1.ptx:30478) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x29a00 (_1.ptx:30462) @%p9 bra BB38_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a68 (_1.ptx:30478) add.s64 %rd5, %rd2, 16;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x29a80 (_1.ptx:30481) @%p10 bra BB38_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a88 (_1.ptx:30483) st.local.u32 [%rd5], %r43;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x29ab0 (_1.ptx:30488) @%p11 bra BB38_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ab8 (_1.ptx:30490) st.local.u32 [%rd5+-4], %r45;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x29ae0 (_1.ptx:30495) @%p12 bra BB38_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ae8 (_1.ptx:30497) st.local.u32 [%rd5+-8], %r47;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x29b10 (_1.ptx:30502) @%p13 bra BB38_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b18 (_1.ptx:30504) mov.u64 %rd9, %rd2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x29b40 (_1.ptx:30509) @%p14 bra BB38_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b50 (_1.ptx:30513) ld.local.u32 %r129, [%rd3];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x29b48 (_1.ptx:30510) bra.uni BB38_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298a8 (_1.ptx:30413) add.s32 %r128, %r151, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x29ba8 (_1.ptx:30526) @%p17 bra BB38_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bb0 (_1.ptx:30529) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot39" from 0x0 to 0x60
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x118 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x198 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x218 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x298 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x31c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x39c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29c60 (_1.ptx:30586) @%p1 bra BB39_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d30 (_1.ptx:30615) setp.gt.u32%p2, %r1, 6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29d38 (_1.ptx:30616) @%p2 bra BB39_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29da8 (_1.ptx:30633) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x29dd0 (_1.ptx:30638) @%p3 bra BB39_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5a8 (_1.ptx:30928) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a000 (_1.ptx:30713) @%p4 bra BB39_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a580 (_1.ptx:30921) mov.u32 %r168, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a008 (_1.ptx:30714) bra.uni BB39_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a188 (_1.ptx:30773) mul.lo.s32 %r48, %r32, %r46;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a088 (_1.ptx:30732) @%p17 bra BB39_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0d0 (_1.ptx:30747) shl.b64 %rd65, %rd12, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a090 (_1.ptx:30733) bra.uni BB39_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0b0 (_1.ptx:30741) sub.s32 %r154, %r83, %r82;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2a0a8 (_1.ptx:30738) bra.uni BB39_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0d0 (_1.ptx:30747) shl.b64 %rd65, %rd12, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2a150 (_1.ptx:30763) @%p18 bra BB39_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a580 (_1.ptx:30921) mov.u32 %r168, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2a180 (_1.ptx:30770) bra.uni BB39_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a580 (_1.ptx:30921) mov.u32 %r168, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a220 (_1.ptx:30792) bra.uni BB39_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a240 (_1.ptx:30800) rem.s32 %r164, %r170, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a278 (_1.ptx:30807) @%p5 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a2c0 (_1.ptx:30817) @%p6 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a308 (_1.ptx:30827) @%p7 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a350 (_1.ptx:30837) @%p8 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a390 (_1.ptx:30846) @%p9 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2a3d0 (_1.ptx:30855) @%p10 bra BB39_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a440 (_1.ptx:30872) setp.ne.s32%p11, %r172, %r49;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2a450 (_1.ptx:30874) @%p11 bra BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a458 (_1.ptx:30876) st.local.u32 [%rd5], %r50;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2a480 (_1.ptx:30881) @%p12 bra BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a488 (_1.ptx:30883) st.local.u32 [%rd5+-4], %r52;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2a4b0 (_1.ptx:30888) @%p13 bra BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4b8 (_1.ptx:30890) st.local.u32 [%rd5+-8], %r54;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2a4e0 (_1.ptx:30895) @%p14 bra BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4e8 (_1.ptx:30897) st.local.u32 [%rd5+-12], %r56;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2a510 (_1.ptx:30902) @%p15 bra BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a518 (_1.ptx:30904) mov.u64 %rd10, %rd2;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2a540 (_1.ptx:30909) @%p16 bra BB39_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a550 (_1.ptx:30913) ld.local.u32 %r150, [%rd3];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2a548 (_1.ptx:30910) bra.uni BB39_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a228 (_1.ptx:30795) mov.u64 %rd11, %rd76;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2a5a0 (_1.ptx:30925) @%p19 bra BB39_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5a8 (_1.ptx:30928) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot40" from 0x0 to 0x70
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x11c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x19c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x21c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x29c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x2a0 to 0x2c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x2c0 to 0x2e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a658 (_1.ptx:30985) @%p1 bra BB40_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a728 (_1.ptx:31014) setp.gt.u32%p2, %r1, 7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a730 (_1.ptx:31015) @%p2 bra BB40_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7a0 (_1.ptx:31032) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2a7c8 (_1.ptx:31037) @%p3 bra BB40_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b088 (_1.ptx:31358) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2aa50 (_1.ptx:31123) @%p4 bra BB40_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b060 (_1.ptx:31351) mov.u32 %r189, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2aa58 (_1.ptx:31124) bra.uni BB40_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abd8 (_1.ptx:31183) mul.lo.s32 %r55, %r37, %r53;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2aad8 (_1.ptx:31142) @%p19 bra BB40_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab20 (_1.ptx:31157) shl.b64 %rd66, %rd13, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2aae0 (_1.ptx:31143) bra.uni BB40_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab00 (_1.ptx:31151) sub.s32 %r175, %r96, %r95;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2aaf8 (_1.ptx:31148) bra.uni BB40_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab20 (_1.ptx:31157) shl.b64 %rd66, %rd13, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2aba0 (_1.ptx:31173) @%p20 bra BB40_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b060 (_1.ptx:31351) mov.u32 %r189, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2abd0 (_1.ptx:31180) bra.uni BB40_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b060 (_1.ptx:31351) mov.u32 %r189, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2ac88 (_1.ptx:31205) bra.uni BB40_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aca8 (_1.ptx:31213) rem.s32 %r185, %r191, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2ace0 (_1.ptx:31220) @%p5 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2ad28 (_1.ptx:31230) @%p6 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2ad70 (_1.ptx:31240) @%p7 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2adb8 (_1.ptx:31250) @%p8 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2adf8 (_1.ptx:31259) @%p9 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2ae38 (_1.ptx:31268) @%p10 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2ae78 (_1.ptx:31277) @%p11 bra BB40_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aef0 (_1.ptx:31295) setp.ne.s32%p12, %r193, %r56;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2af00 (_1.ptx:31297) @%p12 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af08 (_1.ptx:31299) st.local.u32 [%rd5], %r57;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2af30 (_1.ptx:31304) @%p13 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af38 (_1.ptx:31306) st.local.u32 [%rd5+-4], %r59;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2af60 (_1.ptx:31311) @%p14 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af68 (_1.ptx:31313) st.local.u32 [%rd5+-8], %r61;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2af90 (_1.ptx:31318) @%p15 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af98 (_1.ptx:31320) st.local.u32 [%rd5+-12], %r63;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2afc0 (_1.ptx:31325) @%p16 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2afc8 (_1.ptx:31327) st.local.u32 [%rd5+-16], %r65;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2aff0 (_1.ptx:31332) @%p17 bra BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aff8 (_1.ptx:31334) mov.u64 %rd11, %rd2;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2b020 (_1.ptx:31339) @%p18 bra BB40_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b030 (_1.ptx:31343) ld.local.u32 %r171, [%rd3];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2b028 (_1.ptx:31340) bra.uni BB40_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac90 (_1.ptx:31208) mov.u64 %rd12, %rd77;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2b080 (_1.ptx:31355) @%p21 bra BB40_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b088 (_1.ptx:31358) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot41" from 0x0 to 0x80
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0xa0 to 0xc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0xc0 to 0xe0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0xe0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x100 to 0x120 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b138 (_1.ptx:31415) @%p1 bra BB41_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b208 (_1.ptx:31444) setp.gt.u32%p2, %r1, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2b210 (_1.ptx:31445) @%p2 bra BB41_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b280 (_1.ptx:31462) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2b2a8 (_1.ptx:31467) @%p3 bra BB41_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc50 (_1.ptx:31819) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b588 (_1.ptx:31564) @%p4 bra BB41_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc28 (_1.ptx:31812) mov.u32 %r210, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2b590 (_1.ptx:31565) bra.uni BB41_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b710 (_1.ptx:31624) mul.lo.s32 %r62, %r42, %r60;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2b610 (_1.ptx:31583) @%p21 bra BB41_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b658 (_1.ptx:31598) shl.b64 %rd67, %rd14, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b618 (_1.ptx:31584) bra.uni BB41_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b638 (_1.ptx:31592) sub.s32 %r196, %r109, %r108;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2b630 (_1.ptx:31589) bra.uni BB41_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b658 (_1.ptx:31598) shl.b64 %rd67, %rd14, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b6d8 (_1.ptx:31614) @%p22 bra BB41_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc28 (_1.ptx:31812) mov.u32 %r210, %ntid.x;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b708 (_1.ptx:31621) bra.uni BB41_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc28 (_1.ptx:31812) mov.u32 %r210, %ntid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2b7d8 (_1.ptx:31649) bra.uni BB41_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7f8 (_1.ptx:31657) rem.s32 %r206, %r212, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2b830 (_1.ptx:31664) @%p5 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2b878 (_1.ptx:31674) @%p6 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2b8c0 (_1.ptx:31684) @%p7 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2b908 (_1.ptx:31694) @%p8 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2b948 (_1.ptx:31703) @%p9 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2b988 (_1.ptx:31712) @%p10 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b9c8 (_1.ptx:31721) @%p11 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2ba08 (_1.ptx:31730) @%p12 bra BB41_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_1.ptx:31749) setp.ne.s32%p13, %r214, %r63;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2ba98 (_1.ptx:31751) @%p13 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2baa0 (_1.ptx:31753) st.local.u32 [%rd5], %r64;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2bac8 (_1.ptx:31758) @%p14 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bad0 (_1.ptx:31760) st.local.u32 [%rd5+-4], %r66;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2baf8 (_1.ptx:31765) @%p15 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb00 (_1.ptx:31767) st.local.u32 [%rd5+-8], %r68;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2bb28 (_1.ptx:31772) @%p16 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb30 (_1.ptx:31774) st.local.u32 [%rd5+-12], %r70;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2bb58 (_1.ptx:31779) @%p17 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb60 (_1.ptx:31781) st.local.u32 [%rd5+-16], %r72;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2bb88 (_1.ptx:31786) @%p18 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb90 (_1.ptx:31788) st.local.u32 [%rd5+-20], %r74;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2bbb8 (_1.ptx:31793) @%p19 bra BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbc0 (_1.ptx:31795) mov.u64 %rd12, %rd2;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2bbe8 (_1.ptx:31800) @%p20 bra BB41_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbf8 (_1.ptx:31804) ld.local.u32 %r192, [%rd3];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2bbf0 (_1.ptx:31801) bra.uni BB41_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7e0 (_1.ptx:31652) mov.u64 %rd13, %rd78;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2bc48 (_1.ptx:31816) @%p23 bra BB41_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc50 (_1.ptx:31819) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot42" from 0x0 to 0x90
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x124 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x1a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x224 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x2a4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x328 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x3a8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd00 (_1.ptx:31876) @%p1 bra BB42_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bdd0 (_1.ptx:31905) setp.gt.u32%p2, %r1, 9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2bdd8 (_1.ptx:31906) @%p2 bra BB42_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2be48 (_1.ptx:31923) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2be70 (_1.ptx:31928) @%p3 bra BB42_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca90 (_1.ptx:32361) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c1a8 (_1.ptx:32036) @%p4 bra BB42_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca60 (_1.ptx:32353) ld.param.u32 %r282, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c1b0 (_1.ptx:32037) bra.uni BB42_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c330 (_1.ptx:32096) mul.lo.s32 %r69, %r47, %r67;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c230 (_1.ptx:32055) @%p23 bra BB42_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c278 (_1.ptx:32070) shl.b64 %rd68, %rd15, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c238 (_1.ptx:32056) bra.uni BB42_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c258 (_1.ptx:32064) sub.s32 %r217, %r122, %r121;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c250 (_1.ptx:32061) bra.uni BB42_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c278 (_1.ptx:32070) shl.b64 %rd68, %rd15, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c2f8 (_1.ptx:32086) @%p24 bra BB42_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca60 (_1.ptx:32353) ld.param.u32 %r282, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c328 (_1.ptx:32093) bra.uni BB42_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca60 (_1.ptx:32353) ld.param.u32 %r282, [_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2c410 (_1.ptx:32124) bra.uni BB42_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c430 (_1.ptx:32132) rem.s32 %r227, %r283, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c468 (_1.ptx:32139) @%p5 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2c4b0 (_1.ptx:32149) @%p6 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2c518 (_1.ptx:32163) @%p7 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2c588 (_1.ptx:32178) @%p8 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2c5f8 (_1.ptx:32193) @%p9 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2c670 (_1.ptx:32209) @%p10 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2c6f0 (_1.ptx:32226) @%p11 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2c778 (_1.ptx:32244) @%p12 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2c808 (_1.ptx:32263) @%p13 bra BB42_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c890 (_1.ptx:32283) setp.ne.s32%p14, %r285, %r70;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2c8a0 (_1.ptx:32285) @%p14 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8a8 (_1.ptx:32287) st.local.u32 [%rd5], %r71;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2c8d0 (_1.ptx:32292) @%p15 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8d8 (_1.ptx:32294) st.local.u32 [%rd5+-4], %r73;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2c900 (_1.ptx:32299) @%p16 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c908 (_1.ptx:32301) st.local.u32 [%rd5+-8], %r75;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2c930 (_1.ptx:32306) @%p17 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c938 (_1.ptx:32308) st.local.u32 [%rd5+-12], %r77;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2c960 (_1.ptx:32313) @%p18 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c968 (_1.ptx:32315) st.local.u32 [%rd5+-16], %r79;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2c990 (_1.ptx:32320) @%p19 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c998 (_1.ptx:32322) st.local.u32 [%rd5+-20], %r81;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2c9c0 (_1.ptx:32327) @%p20 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9c8 (_1.ptx:32329) st.local.u32 [%rd5+-24], %r83;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2c9f0 (_1.ptx:32334) @%p21 bra BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c9f8 (_1.ptx:32336) mov.u64 %rd13, %rd2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2ca20 (_1.ptx:32341) @%p22 bra BB42_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca30 (_1.ptx:32345) ld.local.u32 %r213, [%rd3];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2ca28 (_1.ptx:32342) bra.uni BB42_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c418 (_1.ptx:32127) mov.u64 %rd14, %rd79;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2ca88 (_1.ptx:32358) @%p25 bra BB42_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca90 (_1.ptx:32361) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot43" from 0x0 to 0xa0
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63043_31_non_const_shared_dilation" from 0x100 to 0x128 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63044_31_non_const_shared_kernel_shape" from 0x180 to 0x1a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63045_31_non_const_shared_pad" from 0x200 to 0x228 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63046_31_non_const_shared_stride" from 0x280 to 0x2a8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63047_31_non_const_shared_col_shape" from 0x300 to 0x32c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_$__cuda_local_var_63048_31_non_const_shared_im_shape" from 0x380 to 0x3ac (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'...
opcode: 44 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2cb40 (_1.ptx:32418) @%p1 bra BB43_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc10 (_1.ptx:32447) setp.gt.u32%p2, %r1, 10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2cc18 (_1.ptx:32448) @%p2 bra BB43_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc88 (_1.ptx:32465) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2ccb0 (_1.ptx:32470) @%p3 bra BB43_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da10 (_1.ptx:32945) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2d040 (_1.ptx:32589) @%p4 bra BB43_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d9e0 (_1.ptx:32937) ld.param.u32 %r314, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d048 (_1.ptx:32590) bra.uni BB43_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d1c8 (_1.ptx:32649) mul.lo.s32 %r76, %r52, %r74;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d0c8 (_1.ptx:32608) @%p25 bra BB43_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d110 (_1.ptx:32623) shl.b64 %rd69, %rd16, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d0d0 (_1.ptx:32609) bra.uni BB43_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0f0 (_1.ptx:32617) sub.s32 %r238, %r135, %r134;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d0e8 (_1.ptx:32614) bra.uni BB43_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d110 (_1.ptx:32623) shl.b64 %rd69, %rd16, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d190 (_1.ptx:32639) @%p26 bra BB43_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d9e0 (_1.ptx:32937) ld.param.u32 %r314, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2d1c0 (_1.ptx:32646) bra.uni BB43_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d9e0 (_1.ptx:32937) ld.param.u32 %r314, [_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1__param_0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d2c0 (_1.ptx:32680) bra.uni BB43_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2e0 (_1.ptx:32688) rem.s32 %r248, %r315, %r3;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2d318 (_1.ptx:32695) @%p5 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2d360 (_1.ptx:32705) @%p6 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2d3c8 (_1.ptx:32719) @%p7 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2d438 (_1.ptx:32734) @%p8 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2d4a8 (_1.ptx:32749) @%p9 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2d520 (_1.ptx:32765) @%p10 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2d5a0 (_1.ptx:32782) @%p11 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2d628 (_1.ptx:32800) @%p12 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2d6b8 (_1.ptx:32819) @%p13 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2d750 (_1.ptx:32839) @%p14 bra BB43_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7e0 (_1.ptx:32860) setp.ne.s32%p15, %r317, %r77;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2d7f0 (_1.ptx:32862) @%p15 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d7f8 (_1.ptx:32864) st.local.u32 [%rd5], %r78;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2d820 (_1.ptx:32869) @%p16 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d828 (_1.ptx:32871) st.local.u32 [%rd5+-4], %r80;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2d850 (_1.ptx:32876) @%p17 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d858 (_1.ptx:32878) st.local.u32 [%rd5+-8], %r82;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2d880 (_1.ptx:32883) @%p18 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d888 (_1.ptx:32885) st.local.u32 [%rd5+-12], %r84;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2d8b0 (_1.ptx:32890) @%p19 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8b8 (_1.ptx:32892) st.local.u32 [%rd5+-16], %r86;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2d8e0 (_1.ptx:32897) @%p20 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8e8 (_1.ptx:32899) st.local.u32 [%rd5+-20], %r88;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2d910 (_1.ptx:32904) @%p21 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d918 (_1.ptx:32906) st.local.u32 [%rd5+-24], %r90;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2d940 (_1.ptx:32911) @%p22 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d948 (_1.ptx:32913) st.local.u32 [%rd5+-28], %r92;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2d970 (_1.ptx:32918) @%p23 bra BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d978 (_1.ptx:32920) mov.u64 %rd14, %rd2;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2d9a0 (_1.ptx:32925) @%p24 bra BB43_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d9b0 (_1.ptx:32929) ld.local.u32 %r234, [%rd3];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2d9a8 (_1.ptx:32926) bra.uni BB43_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2c8 (_1.ptx:32683) mov.u64 %rd15, %rd80;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2da08 (_1.ptx:32942) @%p27 bra BB43_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da10 (_1.ptx:32945) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_
opcode: 28 space1: 2 space2: 2
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 28 space1: 2 space2: 2
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 3 space2: 3
opcode: 14 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 34 space1: 3 space2: 3
opcode: 28 space1: 10 space2: 10
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 69 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 29 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 3 space2: 3
opcode: 43 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 46 space1: 0 space2: 0
opcode: 76 space1: 0 space2: 0
opcode: 60 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 29 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 75 space1: 2 space2: 2
opcode: 34 space1: 2 space2: 2
opcode: 66 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 34 space1: 2 space2: 2
opcode: 75 space1: 2 space2: 2
opcode: 28 space1: 10 space2: 10
opcode: 46 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 75 space1: 10 space2: 10
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 38 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv1_1IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2ec60 (_1.ptx:33552) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec68 (_1.ptx:33553) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2eda0 (_1.ptx:33592) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eda8 (_1.ptx:33593) add.u64 %rd12, %rd12, 904;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2edd0 (_1.ptx:33598) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2edd8 (_1.ptx:33599) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv1_1IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv1_1IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: Warning %r0 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at _1.ptx:32958 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at _1.ptx:32959 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f864 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f865 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f866 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f867 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f868 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f869 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f870 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f871 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f872 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f873 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f874 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f875 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f876 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f877 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f878 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f879 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f880 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f881 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f882 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f883 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f884 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f885 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f886 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f887 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f888 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f889 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f890 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f891 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f892 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f893 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f894 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f895 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f896 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f897 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f898 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f899 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f900 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f901 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f902 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f903 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f904 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f905 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f906 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f907 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f908 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f909 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f910 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f911 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f912 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f913 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f914 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f915 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f916 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f917 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f918 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f919 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f920 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f921 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f922 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f923 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f924 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f925 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f926 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f927 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f928 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f929 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f930 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f931 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f932 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f933 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f934 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f935 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f936 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f937 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f938 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f939 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f940 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f941 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f942 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f943 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f944 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f945 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f946 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f947 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f948 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f949 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f950 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f951 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f952 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f953 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f954 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f955 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f956 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f957 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f958 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f959 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f960 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f961 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f962 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f963 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f964 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f965 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f966 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f967 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f968 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f969 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f970 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f971 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f972 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f973 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f974 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f975 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f976 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f977 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f978 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f979 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f980 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f981 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f982 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f983 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f984 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f985 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f986 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f987 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f988 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f989 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f990 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f991 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f992 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f993 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f994 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f995 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f996 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f997 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f998 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f999 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1000 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1001 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1002 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1003 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1004 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1005 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1006 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1007 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1008 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1009 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1010 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1011 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1012 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1013 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1014 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1015 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1016 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1017 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1018 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1019 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1020 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1021 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1022 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1023 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1024 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1025 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1026 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1027 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1028 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1029 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1030 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1031 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1032 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1033 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1034 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1035 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1036 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1037 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1038 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1039 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1040 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1041 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1042 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1043 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1044 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1045 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1046 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1047 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1048 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1049 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1050 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1051 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1052 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1053 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1054 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1055 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1056 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1057 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1058 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1059 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1060 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1061 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1062 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1063 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1064 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1065 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1066 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1067 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1068 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1069 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1070 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1071 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1072 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1073 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1074 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1075 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1076 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1077 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1078 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1079 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1080 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1081 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1082 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1083 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1084 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1085 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1086 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1087 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1088 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1089 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1090 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1091 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1092 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1093 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1094 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1095 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1096 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1097 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1098 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1099 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1100 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1101 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1102 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1103 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1104 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1105 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1106 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1107 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1108 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1109 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1110 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1111 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1112 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1113 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1114 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1115 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1116 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1117 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1118 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1119 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1120 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1121 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1122 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1123 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1124 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1125 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1126 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1127 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1128 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1129 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1130 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1131 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1132 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1133 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1134 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1135 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1136 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1137 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1138 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1139 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1140 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1141 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1142 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1143 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1144 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1145 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1146 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1147 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1148 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1149 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1150 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1151 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1152 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1153 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1154 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1155 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1156 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1157 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1158 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1159 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1160 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1161 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1162 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1163 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1164 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1165 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1166 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1167 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1168 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1169 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1170 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1171 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1172 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1173 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1174 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1175 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1176 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1177 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1178 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1179 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1180 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1181 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1182 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1183 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1184 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1185 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1186 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1187 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1188 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1189 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1190 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1191 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1192 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1193 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1194 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1195 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1196 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1197 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1198 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1199 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1200 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1201 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1202 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1203 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1204 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1205 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1206 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1207 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1208 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1209 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1210 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1211 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1212 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1213 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1214 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1215 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1216 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1217 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1218 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1219 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1220 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1221 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1222 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1223 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1224 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1225 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1226 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1227 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1228 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1229 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1230 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1231 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1232 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1233 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1234 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1235 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1236 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1237 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1238 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1239 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1240 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1241 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1242 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1243 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1244 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1245 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1246 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1247 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1248 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1249 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1250 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1251 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1252 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1253 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1254 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1255 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1256 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1257 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1258 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1259 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1260 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1261 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1262 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1263 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1264 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1265 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1266 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1267 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1268 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1269 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1270 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1271 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1272 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1273 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1274 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1275 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1276 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1277 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1278 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1279 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1280 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1281 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1282 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1283 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1284 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1285 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1286 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1287 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1288 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1289 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1290 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1291 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1292 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1293 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1294 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1295 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1296 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1297 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1298 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1299 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1300 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1301 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1302 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1303 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1304 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1305 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1306 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1307 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1308 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1309 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1310 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1311 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1312 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1313 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1314 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1315 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1316 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1317 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1318 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1319 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1320 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1321 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1322 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1323 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1324 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1325 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1326 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1327 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1328 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1329 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1330 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1331 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1332 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1333 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1334 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1335 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1336 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1337 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1338 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1339 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1340 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1341 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1342 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1343 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1344 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1345 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1346 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1347 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1348 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1349 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1350 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1351 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1352 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1353 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1354 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1355 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1356 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1357 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1358 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1359 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1360 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1361 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1362 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1363 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1364 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1365 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1366 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1367 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1368 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1369 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1370 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1371 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1372 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1373 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1374 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1375 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1376 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1377 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1378 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1379 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1380 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1381 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1382 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1383 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1384 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1385 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1386 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1387 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1388 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1389 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1390 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1391 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1392 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1393 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1394 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1395 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1396 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1397 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1398 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1399 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1400 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1401 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1402 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1403 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1404 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1405 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1406 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1407 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1408 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1409 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1410 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1411 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1412 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1413 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1414 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1415 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1416 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1417 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1418 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1419 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1420 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1421 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1422 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1423 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1424 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1425 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1426 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1427 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1428 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1429 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1430 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1431 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1432 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1433 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1434 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1435 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1436 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1437 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1438 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1439 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1440 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1441 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1442 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1443 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1444 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1445 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1446 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1447 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1448 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1449 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1450 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1451 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1452 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1453 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1454 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1455 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1456 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1457 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1458 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1459 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1460 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1461 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1462 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1463 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1464 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1465 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1466 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1467 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1468 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1469 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1470 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1471 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1472 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1473 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1474 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1475 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1476 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1477 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1478 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1479 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1480 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1481 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1482 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1483 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1484 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1485 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1486 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1487 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1488 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1489 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1490 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1491 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1492 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1493 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1494 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1495 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1496 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1497 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1498 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1499 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1500 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1501 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1502 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1503 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1504 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1505 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1506 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1507 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1508 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1509 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1510 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1511 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1512 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1513 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1514 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1515 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1516 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1517 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1518 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1519 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1520 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1521 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1522 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1523 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1524 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1525 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1526 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1527 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1528 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1529 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1530 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1531 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1532 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1533 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1534 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1535 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1536 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1537 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1538 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1539 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1540 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1541 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1542 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1543 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1544 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1545 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1546 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1547 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1548 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1549 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1550 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1551 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1552 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1553 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1554 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1555 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1556 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1557 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1558 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1559 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1560 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1561 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1562 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1563 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1564 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1565 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1566 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1567 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1568 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1569 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1570 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1571 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1572 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1573 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1574 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1575 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1576 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1577 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1578 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1579 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1580 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1581 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1582 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1583 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1584 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1585 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1586 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1587 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1588 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1589 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1590 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1591 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1592 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1593 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1594 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1595 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1596 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1597 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1598 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1599 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1600 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1601 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1602 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1603 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1604 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1605 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1606 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1607 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1608 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1609 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1610 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1611 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1612 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1613 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1614 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1615 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1616 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1617 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1618 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1619 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1620 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1621 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1622 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1623 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1624 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1625 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1626 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1627 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1628 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1629 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1630 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1631 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1632 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1633 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1634 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1635 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1636 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1637 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1638 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1639 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1640 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1641 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1642 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1643 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1644 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1645 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1646 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1647 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1648 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1649 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1650 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1651 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1652 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1653 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1654 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1655 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1656 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1657 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1658 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1659 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1660 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1661 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1662 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1663 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1664 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1665 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1666 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1667 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1668 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1669 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1670 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1671 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1672 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1673 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1674 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1675 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1676 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1677 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1678 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1679 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1680 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1681 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1682 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1683 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1684 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1685 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1686 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1687 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1688 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1689 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1690 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1691 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1692 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1693 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1694 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1695 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1696 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1697 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1698 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1699 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1700 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1701 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1702 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1703 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1704 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1705 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1706 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1707 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1708 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1709 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1710 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1711 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1712 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1713 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1714 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1715 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1716 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1717 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1718 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1719 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1720 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1721 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1722 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1723 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1724 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1725 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1726 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1727 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1728 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1729 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1730 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1731 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1732 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1733 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1734 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1735 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1736 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1737 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1738 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1739 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1740 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1741 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1742 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1743 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1744 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1745 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1746 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1747 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1748 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1749 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1750 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1751 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1752 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1753 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1754 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1755 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1756 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1757 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1758 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1759 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1760 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1761 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1762 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1763 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1764 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1765 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1766 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1767 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1768 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1769 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1770 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1771 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1772 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1773 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1774 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1775 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1776 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1777 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1778 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1779 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1780 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1781 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1782 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1783 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1784 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1785 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1786 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1787 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1788 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1789 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1790 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1791 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1792 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1793 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1794 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1795 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1796 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1797 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1798 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1799 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1800 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1801 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1802 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1803 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1804 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1805 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1806 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1807 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1808 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1809 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1810 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1811 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1812 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1813 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1814 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1815 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1816 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1817 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1818 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1819 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1820 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1821 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1822 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1823 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1824 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1825 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1826 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1827 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1828 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1829 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1830 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1831 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1832 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1833 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1834 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1835 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1836 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1837 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1838 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1839 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1840 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1841 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1842 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1843 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1844 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1845 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1846 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1847 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1848 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1849 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1850 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1851 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1852 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1853 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1854 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1855 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1856 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1857 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1858 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1859 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1860 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1861 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1862 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1863 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1864 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1865 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1866 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1867 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1868 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1869 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1870 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1871 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1872 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1873 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1874 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1875 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1876 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1877 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1878 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1879 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1880 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1881 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1882 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1883 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1884 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1885 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1886 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1887 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1888 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1889 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1890 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1891 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1892 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1893 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1894 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1895 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1896 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1897 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1898 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1899 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1900 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1901 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1902 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1903 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1904 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1905 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1906 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1907 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1908 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1909 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1910 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1911 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1912 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1913 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1914 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1915 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1916 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1917 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1918 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1919 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1920 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1921 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1922 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1923 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1924 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1925 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1926 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1927 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1928 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1929 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1930 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1931 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1932 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1933 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1934 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1935 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1936 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1937 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1938 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1939 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1940 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1941 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1942 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1943 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1944 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1945 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1946 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1947 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1948 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1949 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1950 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1951 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1952 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1953 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1954 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1955 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1956 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1957 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1958 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1959 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1960 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1961 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1962 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1963 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1964 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1965 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1966 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1967 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1968 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1969 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1970 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1971 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1972 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1973 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1974 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1975 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1976 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1977 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1978 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1979 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1980 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1981 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1982 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1983 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1984 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1985 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1986 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1987 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1988 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1989 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1990 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1991 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1992 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1993 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1994 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1995 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1996 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1997 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1998 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f1999 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2000 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2001 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2002 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2003 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2004 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2005 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2006 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2007 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2008 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2009 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2010 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2011 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2012 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2013 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2014 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2015 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2016 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2017 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2018 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2019 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2020 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2021 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2022 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2023 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2024 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2025 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2026 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2027 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2028 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2029 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2030 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2031 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2032 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2033 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2034 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2035 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2036 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2037 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2038 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2039 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2040 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2041 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2042 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2043 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2044 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2045 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2046 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2047 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2048 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2049 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2050 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2051 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2052 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2053 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2054 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2055 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2056 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2057 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2058 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2059 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2060 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2061 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2062 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2063 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2064 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2065 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2066 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2067 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2068 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2069 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2070 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2071 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2072 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2073 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2074 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2075 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2076 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2077 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2078 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2079 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2080 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2081 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2082 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2083 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2084 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2085 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2086 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2087 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2088 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2089 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2090 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2091 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2092 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2093 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2094 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2095 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2096 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2097 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2098 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2099 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2100 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2101 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2102 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2103 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2104 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2105 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2106 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2107 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2108 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2109 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2110 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2111 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2112 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2113 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2114 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2115 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2116 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2117 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2118 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2119 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2120 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2121 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2122 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2123 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2124 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2125 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2126 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2127 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2128 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2129 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2130 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2131 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2132 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2133 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2134 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2135 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2136 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2137 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2138 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2139 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2140 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2141 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2142 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2143 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2144 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2145 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2146 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2147 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2148 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2149 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2150 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2151 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2152 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2153 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2154 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2155 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2156 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2157 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2158 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2159 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2160 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2161 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2162 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2163 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2164 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2165 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2166 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2167 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2168 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2169 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2170 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2171 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2172 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2173 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2174 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2175 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2176 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2177 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2178 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2179 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2180 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2181 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2182 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2183 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2184 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2185 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2186 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2187 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2188 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2189 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2190 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2191 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2192 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2193 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2194 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2195 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2196 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2197 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2198 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2199 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2200 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2201 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2202 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2203 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2204 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2205 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2206 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2207 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2208 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2209 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2210 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2211 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2212 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2213 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2214 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2215 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2216 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2217 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2218 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2219 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2220 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2221 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2222 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2223 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2224 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2225 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2226 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2227 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2228 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2229 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2230 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2231 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2232 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2233 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2234 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2235 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2236 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2237 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2238 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2239 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2240 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2241 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2242 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2243 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2244 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2245 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2246 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2247 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2248 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2249 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2250 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2251 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2252 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2253 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2254 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2255 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2256 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2257 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2258 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2259 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2260 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2261 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2262 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2263 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2264 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2265 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2266 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2267 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2268 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2269 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2270 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2271 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2272 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2273 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2274 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2275 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2276 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2277 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2278 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2279 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2280 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2281 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2282 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2283 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2284 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2285 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2286 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2287 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2288 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2289 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2290 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2291 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2292 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2293 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2294 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2295 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2296 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2297 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2298 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2299 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2300 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2301 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2302 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2303 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2304 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2305 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2306 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2307 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2308 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2309 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2310 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2311 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2312 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2313 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2314 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2315 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2316 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2317 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2318 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2319 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2320 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2321 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2322 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2323 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2324 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2325 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2326 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2327 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2328 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2329 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2330 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2331 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2332 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2333 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2334 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2335 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2336 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2337 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2338 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2339 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2340 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2341 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2342 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2343 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2344 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2345 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2346 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2347 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2348 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2349 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2350 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2351 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2352 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2353 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2354 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2355 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2356 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2357 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2358 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2359 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2360 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2361 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2362 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2363 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2364 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2365 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2366 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2367 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2368 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2369 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2370 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2371 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2372 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2373 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2374 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2375 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2376 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2377 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2378 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2379 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2380 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2381 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2382 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2383 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2384 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2385 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2386 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2387 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2388 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2389 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2390 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2391 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2392 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2393 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2394 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2395 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2396 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2397 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2398 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2399 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2400 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2401 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2402 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2403 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2404 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2405 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2406 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2407 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2408 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2409 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2410 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2411 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2412 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2413 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2414 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2415 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2416 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2417 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2418 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2419 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2420 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2421 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2422 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2423 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2424 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2425 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2426 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2427 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2428 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2429 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2430 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2431 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2432 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2433 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2434 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2435 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2436 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2437 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2438 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2439 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2440 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2441 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2442 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2443 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2444 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2445 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2446 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2447 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2448 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2449 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2450 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2451 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2452 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2453 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2454 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2455 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2456 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2457 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2458 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2459 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2460 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2461 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2462 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2463 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2464 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2465 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2466 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2467 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2468 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2469 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2470 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2471 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2472 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2473 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2474 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2475 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2476 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2477 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2478 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2479 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2480 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2481 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2482 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2483 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2484 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2485 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2486 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2487 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2488 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2489 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2490 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2491 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2492 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2493 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2494 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2495 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2496 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2497 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2498 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2499 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2500 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2501 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2502 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2503 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2504 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2505 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2506 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2507 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2508 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2509 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2510 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2511 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2512 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2513 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2514 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2515 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2516 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2517 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2518 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2519 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2520 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2521 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2522 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2523 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2524 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2525 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2526 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2527 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2528 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2529 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2530 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2531 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2532 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2533 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2534 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2535 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2536 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2537 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2538 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2539 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2540 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2541 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2542 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2543 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2544 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2545 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2546 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2547 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2548 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2549 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2550 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2551 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2552 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2553 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2554 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2555 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2556 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2557 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2558 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2559 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2560 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2561 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2562 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2563 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2564 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2565 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2566 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2567 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2568 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2569 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2570 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2571 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2572 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2573 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2574 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2575 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2576 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2577 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2578 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2579 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2580 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2581 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2582 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2583 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2584 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2585 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2586 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2587 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2588 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2589 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2590 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2591 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2592 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2593 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2594 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2595 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2596 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2597 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2598 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2599 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2600 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2601 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2602 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2603 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2604 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2605 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2606 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2607 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2608 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2609 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2610 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2611 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2612 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2613 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2614 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2615 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2616 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2617 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2618 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2619 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2620 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2621 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2622 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2623 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2624 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2625 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2626 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2627 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2628 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2629 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2630 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2631 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2632 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2633 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2634 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2635 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2636 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2637 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2638 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2639 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2640 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2641 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2642 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2643 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2644 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2645 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2646 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2647 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2648 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2649 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2650 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2651 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2652 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2653 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2654 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2655 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2656 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2657 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2658 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2659 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2660 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2661 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2662 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2663 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2664 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2665 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2666 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2667 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2668 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2669 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2670 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2671 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2672 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2673 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2674 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2675 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2676 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2677 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2678 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2679 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2680 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2681 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2682 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2683 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2684 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2685 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2686 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2687 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2688 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2689 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2690 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2691 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2692 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2693 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2694 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2695 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2696 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2697 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2698 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2699 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2700 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2701 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2702 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2703 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2704 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2705 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2706 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2707 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2708 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2709 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2710 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2711 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2712 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2713 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2714 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2715 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2716 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2717 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2718 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2719 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2720 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2721 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2722 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2723 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2724 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2725 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2726 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2727 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2728 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2729 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2730 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2731 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2732 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2733 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2734 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2735 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2736 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2737 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2738 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2739 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2740 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2741 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2742 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2743 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2744 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2745 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2746 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2747 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2748 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2749 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2750 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2751 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2752 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2753 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2754 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2755 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2756 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2757 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2758 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2759 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2760 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2761 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2762 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2763 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2764 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2765 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2766 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2767 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2768 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2769 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2770 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2771 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2772 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2773 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2774 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2775 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2776 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2777 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2778 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2779 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2780 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2781 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2782 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2783 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2784 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2785 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2786 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2787 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2788 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2789 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2790 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2791 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2792 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2793 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2794 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2795 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2796 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2797 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2798 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2799 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2800 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2801 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2802 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2803 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2804 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2805 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2806 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2807 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2808 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2809 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2810 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2811 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2812 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2813 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2814 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2815 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2816 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2817 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2818 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2819 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2820 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2821 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2822 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2823 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2824 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2825 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2826 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2827 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2828 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2829 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2830 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2831 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2832 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2833 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2834 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2835 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2836 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2837 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2838 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2839 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2840 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2841 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2842 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2843 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2844 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2845 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2846 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2847 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2848 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2849 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2850 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2851 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2852 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2853 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2854 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2855 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2856 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2857 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2858 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2859 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2860 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2861 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2862 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2863 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2864 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2865 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2866 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2867 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2868 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2869 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2870 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2871 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2872 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2873 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2874 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2875 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2876 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2877 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2878 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2879 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2880 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2881 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2882 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2883 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2884 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2885 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2886 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2887 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2888 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2889 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2890 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2891 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2892 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2893 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2894 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2895 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2896 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2897 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2898 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2899 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2900 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2901 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2902 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2903 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2904 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2905 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2906 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2907 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2908 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2909 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2910 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2911 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2912 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2913 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2914 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2915 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2916 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2917 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2918 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2919 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2920 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2921 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2922 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2923 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2924 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2925 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2926 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2927 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2928 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2929 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2930 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2931 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2932 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2933 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2934 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2935 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2936 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2937 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2938 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2939 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2940 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2941 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2942 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2943 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2944 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2945 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2946 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2947 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2948 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2949 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2950 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2951 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2952 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2953 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2954 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2955 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2956 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2957 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2958 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2959 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2960 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2961 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2962 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2963 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2964 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2965 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2966 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2967 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2968 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2969 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2970 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2971 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2972 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2973 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2974 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2975 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2976 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2977 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2978 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2979 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2980 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2981 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2982 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2983 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2984 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2985 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2986 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2987 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2988 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2989 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2990 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2991 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2992 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2993 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2994 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2995 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2996 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2997 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2998 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f2999 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3000 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3001 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3002 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3003 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3004 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3005 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3006 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3007 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3008 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3009 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3010 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3011 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3012 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3013 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3014 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3015 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3016 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3017 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3018 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3019 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3020 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3021 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3022 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3023 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3024 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3025 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3026 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3027 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3028 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3029 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3030 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3031 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3032 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3033 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3034 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3035 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3036 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3037 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3038 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3039 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3040 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3041 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3042 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3043 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3044 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3045 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3046 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3047 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3048 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3049 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3050 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3051 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3052 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3053 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3054 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3055 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3056 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3057 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3058 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3059 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3060 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3061 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3062 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3063 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3064 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3065 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3066 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3067 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3068 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3069 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3070 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3071 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3072 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3073 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3074 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3075 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3076 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3077 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3078 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3079 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3080 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3081 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3082 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3083 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3084 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3085 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3086 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3087 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3088 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3089 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3090 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3091 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3092 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3093 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3094 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3095 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3096 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3097 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3098 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3099 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3100 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3101 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3102 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3103 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3104 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3105 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3106 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3107 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3108 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3109 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3110 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3111 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3112 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3113 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3114 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3115 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3116 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3117 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3118 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3119 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3120 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3121 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3122 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3123 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3124 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3125 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3126 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3127 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3128 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3129 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3130 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3131 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3132 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3133 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3134 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3135 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3136 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3137 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3138 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3139 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3140 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3141 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3142 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3143 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3144 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3145 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3146 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3147 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3148 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3149 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3150 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3151 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3152 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3153 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3154 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3155 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3156 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3157 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3158 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3159 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3160 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3161 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3162 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3163 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3164 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3165 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3166 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3167 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3168 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3169 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3170 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3171 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3172 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3173 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3174 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3175 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3176 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3177 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3178 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3179 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3180 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3181 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3182 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3183 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3184 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3185 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3186 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3187 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3188 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3189 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3190 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3191 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3192 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3193 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3194 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3195 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3196 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3197 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3198 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3199 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3200 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3201 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3202 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3203 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3204 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3205 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3206 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3207 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3208 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3209 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3210 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3211 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3212 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3213 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3214 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3215 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3216 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3217 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3218 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3219 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3220 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3221 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3222 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3223 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3224 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3225 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3226 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3227 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3228 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3229 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3230 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3231 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3232 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3233 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3234 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3235 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3236 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3237 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3238 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3239 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3240 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3241 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3242 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3243 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3244 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3245 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3246 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3247 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3248 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3249 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3250 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3251 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3252 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3253 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3254 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3255 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3256 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3257 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3258 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3259 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3260 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3261 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3262 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3263 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3264 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3265 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3266 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3267 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3268 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3269 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3270 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3271 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3272 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3273 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3274 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3275 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3276 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3277 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3278 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3279 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3280 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3281 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3282 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3283 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3284 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3285 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3286 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3287 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3288 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3289 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3290 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3291 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3292 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3293 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3294 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3295 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3296 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3297 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3298 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3299 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3300 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3301 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3302 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3303 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3304 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3305 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3306 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3307 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3308 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3309 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3310 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3311 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3312 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3313 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3314 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3315 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3316 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3317 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3318 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3319 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3320 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3321 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3322 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3323 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3324 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3325 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3326 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3327 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3328 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3329 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3330 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3331 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3332 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3333 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3334 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3335 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3336 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3337 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3338 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3339 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3340 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3341 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3342 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3343 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3344 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3345 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3346 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3347 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3348 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3349 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3350 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3351 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3352 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3353 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3354 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3355 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3356 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3357 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3358 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3359 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3360 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3361 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3362 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3363 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3364 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3365 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3366 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3367 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3368 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3369 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3370 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3371 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3372 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3373 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3374 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3375 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3376 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3377 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3378 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3379 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3380 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3381 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3382 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3383 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3384 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3385 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3386 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3387 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3388 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3389 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3390 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3391 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3392 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3393 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3394 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3395 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3396 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3397 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3398 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3399 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3400 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3401 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3402 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3403 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3404 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3405 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3406 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3407 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3408 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3409 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3410 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3411 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3412 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3413 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3414 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3415 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3416 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3417 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3418 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3419 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3420 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3421 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3422 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3423 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3424 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3425 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3426 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3427 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3428 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3429 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3430 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3431 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3432 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3433 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3434 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3435 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3436 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3437 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3438 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3439 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3440 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3441 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3442 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3443 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3444 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3445 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3446 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3447 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3448 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3449 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3450 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3451 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3452 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3453 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3454 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3455 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3456 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3457 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3458 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3459 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3460 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3461 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3462 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3463 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3464 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3465 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3466 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3467 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3468 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3469 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3470 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3471 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3472 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3473 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3474 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3475 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3476 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3477 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3478 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3479 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3480 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3481 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3482 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3483 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3484 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3485 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3486 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3487 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3488 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3489 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3490 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3491 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3492 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3493 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3494 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3495 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3496 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3497 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3498 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %f3499 was declared previous at _1.ptx:32960 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at _1.ptx:32961 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv1_1IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv1_1IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv1_1IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv1_2IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x30030 (_1.ptx:34864) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30038 (_1.ptx:34865) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x30170 (_1.ptx:34904) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30178 (_1.ptx:34905) add.u64 %rd12, %rd12, 904;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x301a0 (_1.ptx:34910) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x301a8 (_1.ptx:34911) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv1_2IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv1_2IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv1_2IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv1_2IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv1_2IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv2_1IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x30bc8 (_1.ptx:35262) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30bd0 (_1.ptx:35263) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x30ca8 (_1.ptx:35290) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30cb0 (_1.ptx:35291) add.u64 %rd12, %rd12, 456;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30cd8 (_1.ptx:35296) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30ce0 (_1.ptx:35297) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv2_1IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv2_1IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv2_1IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv2_1IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv2_1IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv2_2IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x31700 (_1.ptx:35648) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31708 (_1.ptx:35649) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x317e0 (_1.ptx:35676) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x317e8 (_1.ptx:35677) add.u64 %rd12, %rd12, 456;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x31810 (_1.ptx:35682) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31818 (_1.ptx:35683) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv2_2IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv2_2IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv2_2IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv2_2IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv2_2IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_1IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x31de8 (_1.ptx:35896) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31df0 (_1.ptx:35897) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x31ea8 (_1.ptx:35920) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31eb0 (_1.ptx:35921) add.u64 %rd12, %rd12, 232;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x31ed8 (_1.ptx:35926) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31ee0 (_1.ptx:35927) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_1IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_1IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_1IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_1IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_1IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_2IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x324b0 (_1.ptx:36140) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x324b8 (_1.ptx:36141) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x32570 (_1.ptx:36164) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32578 (_1.ptx:36165) add.u64 %rd12, %rd12, 232;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x325a0 (_1.ptx:36170) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x325a8 (_1.ptx:36171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_2IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_2IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_2IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_2IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_2IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_3IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x32b78 (_1.ptx:36384) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b80 (_1.ptx:36385) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x32c38 (_1.ptx:36408) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c40 (_1.ptx:36409) add.u64 %rd12, %rd12, 232;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x32c68 (_1.ptx:36414) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c70 (_1.ptx:36415) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_3IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_3IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv3_3IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv3_3IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv3_3IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_1IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33030 (_1.ptx:36562) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33038 (_1.ptx:36563) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330d0 (_1.ptx:36582) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330d8 (_1.ptx:36583) add.u64 %rd12, %rd12, 120;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33100 (_1.ptx:36588) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33108 (_1.ptx:36589) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_1IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_1IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_1IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_1IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_1IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_2IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x334c8 (_1.ptx:36736) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x334d0 (_1.ptx:36737) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33568 (_1.ptx:36756) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33570 (_1.ptx:36757) add.u64 %rd12, %rd12, 120;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33598 (_1.ptx:36762) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x335a0 (_1.ptx:36763) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_2IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_2IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_2IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_2IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_2IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_3IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33960 (_1.ptx:36910) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33968 (_1.ptx:36911) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33a00 (_1.ptx:36930) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a08 (_1.ptx:36931) add.u64 %rd12, %rd12, 120;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33a30 (_1.ptx:36936) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a38 (_1.ptx:36937) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_3IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_3IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv4_3IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv4_3IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv4_3IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_1IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33d00 (_1.ptx:37053) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33d08 (_1.ptx:37054) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33d98 (_1.ptx:37072) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33da0 (_1.ptx:37073) add.u64 %rd12, %rd12, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33dc8 (_1.ptx:37078) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33dd0 (_1.ptx:37079) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_1IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_1IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_1IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_1IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_1IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_2IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34098 (_1.ptx:37195) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340a0 (_1.ptx:37196) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34130 (_1.ptx:37214) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34138 (_1.ptx:37215) add.u64 %rd12, %rd12, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x34160 (_1.ptx:37220) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34168 (_1.ptx:37221) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_2IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_2IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_2IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_2IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_2IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'...
opcode: 27 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_3IfEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34430 (_1.ptx:37337) @%p1 bra $Lt_0_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34438 (_1.ptx:37338) stc.global.f32 [%rd16+0], %f200, 20, 16;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x344c8 (_1.ptx:37356) @%p2 bra $Lt_0_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x344d0 (_1.ptx:37357) add.u64 %rd12, %rd12, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x344f8 (_1.ptx:37362) @%p3 bra $Lt_0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34500 (_1.ptx:37363) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_3IfEvPT_PKS0_S3_S3_
opcode: 27 space1: 0 space2: 0
opcode: 46 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 8 space1: 0 space2: 0
opcode: 34 space1: 4 space2: 4
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 34 space1: 10 space2: 10
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 44 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 0 space1: 10 space2: 10
opcode: 2 space1: 0 space2: 0
opcode: 3 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 4 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 1 space1: 10 space2: 10
opcode: 1 space1: 10 space2: 10
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 8 space1: 0 space2: 0
opcode: 66 space1: 0 space2: 0
opcode: 18 space1: 0 space2: 0
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_3IfEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'...
opcode: 61 space1: 0 space2: 0
GPGPU-Sim PTX: reconvergence points for _Z7conv5_3IdEvPT_PKS0_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7conv5_3IdEvPT_PKS0_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7conv5_3IdEvPT_PKS0_S3_S3_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_B2uH8D"
Running: cat _ptx_B2uH8D | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QzUvIP
GPGPU-Sim PTX: Kernel '_ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe4TileIfEEviPKT_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe4TileIdEEviPKT_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10kernel_expIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10kernel_expIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14SigmoidForwardIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14SigmoidForwardIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11TanHForwardIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11TanHForwardIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe5SliceIfEEviPKT_biiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe5SliceIdEEviPKT_biiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11BNLLForwardIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11BNLLForwardIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17add_scalar_kernelIfEEviT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe17add_scalar_kernelIdEEviT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10add_kernelIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10add_kernelIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10div_kernelIfEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10div_kernelIdEEviPKT_S3_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10abs_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10abs_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10exp_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10exp_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10log_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10log_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11sqrt_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11sqrt_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11sign_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe11sign_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10set_kernelIiEEviT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10set_kernelIfEEviT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_ZN5caffe10set_kernelIdEEviT_PS1_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv1_1IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv1_1IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv1_2IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv1_2IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv2_1IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv2_1IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv2_2IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv2_2IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_1IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_1IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_2IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_2IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_3IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv3_3IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_1IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_1IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_2IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_2IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_3IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv4_3IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_1IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_1IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_2IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_2IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_3IfEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z7conv5_3IdEvPT_PKS0_S3_S3_' : regs=19, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_3IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3afb1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_2IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3af7e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_2IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3af4b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_1IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3af18, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv5_1IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3aee5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_3IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3aeb2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_3IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ae7f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_2IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ae4c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_2IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ae19, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_1IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ade6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv4_1IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3adb3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_3IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ad80, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_3IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ad4d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_2IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ad1a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_2IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ace7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_1IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3acb4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv3_1IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ac81, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv2_2IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ac4e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv2_2IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ac1b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv2_1IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3abe8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv2_1IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3abb5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv1_2IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ab82, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv1_2IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ab4f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv1_1IdEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3ab1c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7conv1_1IfEvPT_PKS0_S3_S3_ : hostFun 0x0x7fa410c3aae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10BRBackwardIdEEviiPKT_S3_S3_S3_PS1_ : hostFun 0x0x7fa41a224760, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9BRForwardIdEEviiPKT_S3_PS1_ : hostFun 0x0x7fa41a224740, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10BRBackwardIfEEviiPKT_S3_S3_S3_PS1_ : hostFun 0x0x7fa41a224750, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9BRForwardIfEEviiPKT_S3_PS1_ : hostFun 0x0x7fa41a224730, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20crop_kernel_backwardIdEEviiPKiS2_S2_PT_PKS3_ : hostFun 0x0x7fa41a227900, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe19crop_kernel_forwardIdEEviiPKiS2_S2_PKT_PS3_ : hostFun 0x0x7fa41a2278e0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20crop_kernel_backwardIfEEviiPKiS2_S2_PT_PKS3_ : hostFun 0x0x7fa41a2278f0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe19crop_kernel_forwardIfEEviiPKiS2_S2_PKT_PS3_ : hostFun 0x0x7fa41a2278d0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe30AccuracyForwardWithPerClassGPUIdEEviPKT_S3_PS1_S4_iiiiibi : hostFun 0x0x7fa41a229020, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18AccuracyForwardGPUIdEEviPKT_S3_PS1_iiiiibiS4_ : hostFun 0x0x7fa41a229010, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe30AccuracyForwardWithPerClassGPUIfEEviPKT_S3_PS1_S4_iiiiibi : hostFun 0x0x7fa41a229000, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18AccuracyForwardGPUIfEEviPKT_S3_PS1_iiiiibiS4_ : hostFun 0x0x7fa41a228ff0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 7, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 8, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 9, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 10, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 11, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LSTMActsBackwardIdEEviiPKT_S3_PS1_ : hostFun 0x0x7fa41a22e0d0, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LSTMUnitBackwardIdEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_ : hostFun 0x0x7fa41a22e0c0, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15LSTMUnitForwardIdEEviiPKT_S3_S3_PS1_S4_ : hostFun 0x0x7fa41a22e090, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15LSTMActsForwardIdEEviiPKT_PS1_ : hostFun 0x0x7fa41a22e080, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LSTMActsBackwardIfEEviiPKT_S3_PS1_ : hostFun 0x0x7fa41a22e0b0, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LSTMUnitBackwardIfEEviiPKT_S3_S3_S3_S3_S3_S3_PS1_S4_ : hostFun 0x0x7fa41a22e0a0, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15LSTMUnitForwardIfEEviiPKT_S3_S3_PS1_S4_ : hostFun 0x0x7fa41a22e070, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15LSTMActsForwardIfEEviiPKT_PS1_ : hostFun 0x0x7fa41a22e060, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 12, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe6ConcatIdEEviPKT_biiiiiPS1_ : hostFun 0x0x7fa41a22f3b0, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe6ConcatIfEEviPKT_biiiiiPS1_ : hostFun 0x0x7fa41a22f3a0, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 13, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe22SoftmaxLossBackwardGPUIdEEviPKT_S3_PS1_iiibiS4_ : hostFun 0x0x7fa41a232d60, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe21SoftmaxLossForwardGPUIdEEviPKT_S3_PS1_iiibiS4_ : hostFun 0x0x7fa41a232d40, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe22SoftmaxLossBackwardGPUIfEEviPKT_S3_PS1_iiibiS4_ : hostFun 0x0x7fa41a232d50, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe21SoftmaxLossForwardGPUIfEEviPKT_S3_PS1_iiibiS4_ : hostFun 0x0x7fa41a232d30, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 14, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11MaxBackwardIdEEviPKT_iPKiPS1_ : hostFun 0x0x7fa41a233e20, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10MaxForwardIdEEviPKT_S3_iPS1_Pi : hostFun 0x0x7fa41a233e00, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11MaxBackwardIfEEviPKT_iPKiPS1_ : hostFun 0x0x7fa41a233e10, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10MaxForwardIfEEviPKT_S3_iPS1_Pi : hostFun 0x0x7fa41a233df0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 15, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12ScaleForwardIdEEviPKT_S3_iiPS1_ : hostFun 0x0x7fa41a234f10, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16ScaleBiasForwardIdEEviPKT_S3_S3_iiPS1_ : hostFun 0x0x7fa41a234f00, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12ScaleForwardIfEEviPKT_S3_iiPS1_ : hostFun 0x0x7fa41a234ef0, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16ScaleBiasForwardIfEEviPKT_S3_S3_iiPS1_ : hostFun 0x0x7fa41a234ee0, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 16, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 17, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 18, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 19, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 20, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 21, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 22, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 23, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12ReLUBackwardIdEEviPKT_S3_PS1_S1_ : hostFun 0x0x7fa41a238fd0, fat_cubin_handle = 23
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11ReLUForwardIdEEviPKT_PS1_S1_ : hostFun 0x0x7fa41a238fb0, fat_cubin_handle = 23
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12ReLUBackwardIfEEviPKT_S3_PS1_S1_ : hostFun 0x0x7fa41a238fc0, fat_cubin_handle = 23
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_ : hostFun 0x0x7fa41a238fa0, fat_cubin_handle = 23
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 24, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 25, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11ELUBackwardIdEEviPKT_S3_S3_PS1_S1_ : hostFun 0x0x7fa41a239fc0, fat_cubin_handle = 25
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10ELUForwardIdEEviPKT_PS1_S1_ : hostFun 0x0x7fa41a239fa0, fat_cubin_handle = 25
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11ELUBackwardIfEEviPKT_S3_S3_PS1_S1_ : hostFun 0x0x7fa41a239fb0, fat_cubin_handle = 25
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10ELUForwardIfEEviPKT_PS1_S1_ : hostFun 0x0x7fa41a239f90, fat_cubin_handle = 25
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 26, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15SigmoidBackwardIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a23aa40, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14SigmoidForwardIdEEviPKT_PS1_ : hostFun 0x0x7fa41a23aa20, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15SigmoidBackwardIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a23aa30, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14SigmoidForwardIfEEviPKT_PS1_ : hostFun 0x0x7fa41a23aa10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 27, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 28, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12TanHBackwardIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a23b6b0, fat_cubin_handle = 28
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11TanHForwardIdEEviPKT_PS1_ : hostFun 0x0x7fa41a23b690, fat_cubin_handle = 28
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12TanHBackwardIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a23b6a0, fat_cubin_handle = 28
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11TanHForwardIfEEviPKT_PS1_ : hostFun 0x0x7fa41a23b680, fat_cubin_handle = 28
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 29, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIdEEviiPKT_PS1_ : hostFun 0x0x7fa41a23c100, fat_cubin_handle = 29
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIdEEviPKT_S3_PS1_biS4_ : hostFun 0x0x7fa41a23c0e0, fat_cubin_handle = 29
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe36SigmoidCrossEntropyLossIgnoreDiffGPUIfEEviiPKT_PS1_ : hostFun 0x0x7fa41a23c0f0, fat_cubin_handle = 29
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe33SigmoidCrossEntropyLossForwardGPUIfEEviPKT_S3_PS1_biS4_ : hostFun 0x0x7fa41a23c0d0, fat_cubin_handle = 29
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 30, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 31, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 32, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15StoPoolBackwardIdEEviPKT_S3_iiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fe20, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15AvePoolBackwardIdEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fe10, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15MaxPoolBackwardIdEEviPKT_PKiS3_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fe00, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18StoPoolForwardTestIdEEviPKT_iiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fdc0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe19StoPoolForwardTrainIdEEviPKT_iiiiiiiiiiPS1_S4_ : hostFun 0x0x7fa41a23fdb0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14AvePoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fda0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14MaxPoolForwardIdEEviPKT_iiiiiiiiiiiiPS1_PiS4_ : hostFun 0x0x7fa41a23fd90, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15StoPoolBackwardIfEEviPKT_S3_iiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fdf0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15AvePoolBackwardIfEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fde0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15MaxPoolBackwardIfEEviPKT_PKiS3_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fdd0, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18StoPoolForwardTestIfEEviPKT_iiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fd80, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe19StoPoolForwardTrainIfEEviPKT_iiiiiiiiiiPS1_S4_ : hostFun 0x0x7fa41a23fd70, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14AvePoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a23fd60, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14MaxPoolForwardIfEEviPKT_iiiiiiiiiiiiPS1_PiS4_ : hostFun 0x0x7fa41a23fd50, fat_cubin_handle = 32
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 33, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 34, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13EmbedBackwardIdEEviPKT_S3_iiiPS1_ : hostFun 0x0x7fa41a242d60, fat_cubin_handle = 34
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12EmbedForwardIdEEviPKT_S3_iiiPS1_ : hostFun 0x0x7fa41a242d40, fat_cubin_handle = 34
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13EmbedBackwardIfEEviPKT_S3_iiiPS1_ : hostFun 0x0x7fa41a242d50, fat_cubin_handle = 34
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12EmbedForwardIfEEviPKT_S3_iiiPS1_ : hostFun 0x0x7fa41a242d30, fat_cubin_handle = 34
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 35, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11BiasForwardIdEEviPKT_S3_iiPS1_ : hostFun 0x0x7fa41a2435f0, fat_cubin_handle = 35
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11BiasForwardIfEEviPKT_S3_iiPS1_ : hostFun 0x0x7fa41a2435e0, fat_cubin_handle = 35
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 36, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 37, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12TileBackwardIdEEviPKT_iiiPS1_ : hostFun 0x0x7fa41a2473b0, fat_cubin_handle = 37
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe4TileIdEEviPKT_iiiPS1_ : hostFun 0x0x7fa41a247390, fat_cubin_handle = 37
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12TileBackwardIfEEviPKT_iiiPS1_ : hostFun 0x0x7fa41a2473a0, fat_cubin_handle = 37
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe4TileIfEEviPKT_iiiPS1_ : hostFun 0x0x7fa41a247380, fat_cubin_handle = 37
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 38, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 39, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 40, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 41, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 42, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16ThresholdForwardIdEEviT_PKS1_PS1_ : hostFun 0x0x7fa41a247fc0, fat_cubin_handle = 42
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16ThresholdForwardIfEEviT_PKS1_PS1_ : hostFun 0x0x7fa41a247fb0, fat_cubin_handle = 42
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 43, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 44, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11CLLBackwardIdEEviiT_bS1_PKS1_S3_S3_PS1_ : hostFun 0x0x7fa41a24a110, fat_cubin_handle = 44
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11CLLBackwardIfEEviiT_bS1_PKS1_S3_S3_PS1_ : hostFun 0x0x7fa41a24a100, fat_cubin_handle = 44
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 45, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15DropoutBackwardIdEEviPKT_PKjjfPS1_ : hostFun 0x0x7fa41a24bac0, fat_cubin_handle = 45
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14DropoutForwardIdEEviPKT_PKjjfPS1_ : hostFun 0x0x7fa41a24baa0, fat_cubin_handle = 45
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe15DropoutBackwardIfEEviPKT_PKjjfPS1_ : hostFun 0x0x7fa41a24bab0, fat_cubin_handle = 45
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14DropoutForwardIfEEviPKT_PKjjfPS1_ : hostFun 0x0x7fa41a24ba90, fat_cubin_handle = 45
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 46, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14LRNComputeDiffIdEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_ : hostFun 0x0x7fa41a24ca70, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LRNComputeOutputIdEEviPKT_S3_S1_PS1_ : hostFun 0x0x7fa41a24ca50, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12LRNFillScaleIdEEviPKT_iiiiiS1_S1_PS1_ : hostFun 0x0x7fa41a24ca40, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14LRNComputeDiffIfEEviPKT_S3_S3_S3_iiiiiS1_S1_PS1_ : hostFun 0x0x7fa41a24ca60, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16LRNComputeOutputIfEEviPKT_S3_S1_PS1_ : hostFun 0x0x7fa41a24ca30, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12LRNFillScaleIfEEviPKT_iiiiiS1_S1_PS1_ : hostFun 0x0x7fa41a24ca20, fat_cubin_handle = 46
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 47, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 48, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe5SliceIdEEviPKT_biiiiiPS1_ : hostFun 0x0x7fa41a24de60, fat_cubin_handle = 48
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe5SliceIfEEviPKT_biiiiiPS1_ : hostFun 0x0x7fa41a24de50, fat_cubin_handle = 48
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 49, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 50, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12BNLLBackwardIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a2543b0, fat_cubin_handle = 50
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11BNLLForwardIdEEviPKT_PS1_ : hostFun 0x0x7fa41a254390, fat_cubin_handle = 50
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12BNLLBackwardIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a2543a0, fat_cubin_handle = 50
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11BNLLForwardIfEEviPKT_PS1_ : hostFun 0x0x7fa41a254380, fat_cubin_handle = 50
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 51, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13PReLUBackwardIdEEviiiPKT_S3_PS1_S3_i : hostFun 0x0x7fa41a255190, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18PReLUParamBackwardIdEEviiiPKT_S3_PS1_ : hostFun 0x0x7fa41a255180, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12PReLUForwardIdEEviiiPKT_PS1_S3_i : hostFun 0x0x7fa41a255150, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13PReLUBackwardIfEEviiiPKT_S3_PS1_S3_i : hostFun 0x0x7fa41a255170, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18PReLUParamBackwardIfEEviiiPKT_S3_PS1_ : hostFun 0x0x7fa41a255160, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe12PReLUForwardIfEEviiiPKT_PS1_S3_i : hostFun 0x0x7fa41a255140, fat_cubin_handle = 51
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 52, filename=default
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 53, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_dotIdEEviiiPKT_S3_PS1_ : hostFun 0x0x7fa41a25bf70, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_divIdEEviiiiPKT_PS1_ : hostFun 0x0x7fa41a25bf50, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_sumIdEEviiiPKT_PS1_ : hostFun 0x0x7fa41a25bf40, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10kernel_expIdEEviPKT_PS1_ : hostFun 0x0x7fa41a25bf30, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe23kernel_channel_subtractIdEEviiiiPKT_PS1_ : hostFun 0x0x7fa41a25bf20, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_maxIdEEviiiPKT_PS1_ : hostFun 0x0x7fa41a25bf10, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_dotIfEEviiiPKT_S3_PS1_ : hostFun 0x0x7fa41a25bf60, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_divIfEEviiiiPKT_PS1_ : hostFun 0x0x7fa41a25bf00, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_sumIfEEviiiPKT_PS1_ : hostFun 0x0x7fa41a25bef0, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10kernel_expIfEEviPKT_PS1_ : hostFun 0x0x7fa41a25bee0, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe23kernel_channel_subtractIfEEviiiiPKT_PS1_ : hostFun 0x0x7fa41a25bed0, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18kernel_channel_maxIfEEviiiPKT_PS1_ : hostFun 0x0x7fa41a25bec0, fat_cubin_handle = 53
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf25; deviceAddress = _ZN6thrust6system6detail10sequential3seqE; deviceName = _ZN6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf19; deviceAddress = _ZN6thrust6system4cuda6detail5bulk_4rootE; deviceName = _ZN6thrust6system4cuda6detail5bulk_4rootE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust6system4cuda6detail5bulk_4rootE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf23; deviceAddress = _ZN6thrust12placeholders2_1E; deviceName = _ZN6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf22; deviceAddress = _ZN6thrust12placeholders2_2E; deviceName = _ZN6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf21; deviceAddress = _ZN6thrust12placeholders2_3E; deviceName = _ZN6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf20; deviceAddress = _ZN6thrust12placeholders2_4E; deviceName = _ZN6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1f; deviceAddress = _ZN6thrust12placeholders2_5E; deviceName = _ZN6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1e; deviceAddress = _ZN6thrust12placeholders2_6E; deviceName = _ZN6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1d; deviceAddress = _ZN6thrust12placeholders2_7E; deviceName = _ZN6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1c; deviceAddress = _ZN6thrust12placeholders2_8E; deviceName = _ZN6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1b; deviceAddress = _ZN6thrust12placeholders2_9E; deviceName = _ZN6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf1a; deviceAddress = _ZN6thrust12placeholders3_10E; deviceName = _ZN6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf18; deviceAddress = _ZN6thrust3seqE; deviceName = _ZN6thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 54, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13AdaGradUpdateIdEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25c9a0, fat_cubin_handle = 54
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13AdaGradUpdateIfEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25c990, fat_cubin_handle = 54
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 55, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9SGDUpdateIdEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25ce70, fat_cubin_handle = 55
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9SGDUpdateIfEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25ce60, fat_cubin_handle = 55
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 56, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14NesterovUpdateIdEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25d340, fat_cubin_handle = 56
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14NesterovUpdateIfEEviPT_S2_S1_S1_ : hostFun 0x0x7fa41a25d330, fat_cubin_handle = 56
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 57, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10AdamUpdateIdEEviPT_S2_S2_S1_S1_S1_S1_ : hostFun 0x0x7fa41a25d8f0, fat_cubin_handle = 57
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10AdamUpdateIfEEviPT_S2_S2_S1_S1_S1_S1_ : hostFun 0x0x7fa41a25d8e0, fat_cubin_handle = 57
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 58, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14AdaDeltaUpdateIdEEviPT_S2_S2_S1_S1_S1_ : hostFun 0x0x7fa41a25dea0, fat_cubin_handle = 58
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe14AdaDeltaUpdateIfEEviPT_S2_S2_S1_S1_S1_ : hostFun 0x0x7fa41a25de90, fat_cubin_handle = 58
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 59, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13RMSPropUpdateIdEEviPT_S2_S1_S1_S1_ : hostFun 0x0x7fa41a25e3d0, fat_cubin_handle = 59
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13RMSPropUpdateIfEEviPT_S2_S1_S1_S1_ : hostFun 0x0x7fa41a25e3c0, fat_cubin_handle = 59
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 60, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10set_kernelIdEEviT_PS1_ : hostFun 0x0x7fa41a2631c0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10set_kernelIfEEviT_PS1_ : hostFun 0x0x7fa41a2631b0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10set_kernelIiEEviT_PS1_ : hostFun 0x0x7fa41a2631a0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13sgnbit_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a263340, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe13sgnbit_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a263330, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11sign_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a263320, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11sign_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a263310, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11sqrt_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a263300, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11sqrt_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a2632f0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11powx_kernelIdEEviPKT_S1_PS1_ : hostFun 0x0x7fa41a2632e0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11powx_kernelIfEEviPKT_S1_PS1_ : hostFun 0x0x7fa41a2632d0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10log_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a2632c0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10log_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a2632b0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10exp_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a2632a0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10exp_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a263290, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10abs_kernelIdEEviPKT_PS1_ : hostFun 0x0x7fa41a263280, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10abs_kernelIfEEviPKT_PS1_ : hostFun 0x0x7fa41a263270, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10div_kernelIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263260, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10div_kernelIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263250, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10mul_kernelIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263240, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10mul_kernelIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263230, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10sub_kernelIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263220, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10sub_kernelIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263210, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10add_kernelIdEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a263200, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe10add_kernelIfEEviPKT_S3_PS1_ : hostFun 0x0x7fa41a2631f0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17add_scalar_kernelIdEEviT_PS1_ : hostFun 0x0x7fa41a2631e0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17add_scalar_kernelIfEEviT_PS1_ : hostFun 0x0x7fa41a2631d0, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16double_mat_vec_TEiiddPKdS1_Pd : hostFun 0x0x7fa41a261260, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe16double_mat_vec_TEiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe16double_mat_vec_NEiiddPKdS1_Pd : hostFun 0x0x7fa41a261160, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe16double_mat_vec_NEiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18double_mat_mul_T_TEiiiddPKdS1_Pd : hostFun 0x0x7fa41a260eb0, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe18double_mat_mul_T_TEiiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18double_mat_mul_T_NEiiiddPKdS1_Pd : hostFun 0x0x7fa41a260d90, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe18double_mat_mul_T_NEiiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18double_mat_mul_N_TEiiiddPKdS1_Pd : hostFun 0x0x7fa41a260c70, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe18double_mat_mul_N_TEiiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe18double_mat_mul_N_NEiiiddPKdS1_Pd : hostFun 0x0x7fa41a260b50, fat_cubin_handle = 60
Warning: cannot find deviceFun _ZN5caffe18double_mat_mul_N_NEiiiddPKdS1_Pd
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9mat_vec_TEiiffPKfS1_Pf : hostFun 0x0x7fa41a260940, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe9mat_vec_NEiiffPKfS1_Pf : hostFun 0x0x7fa41a260830, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11mat_mul_T_TEiiiffPKfS1_Pf : hostFun 0x0x7fa41a260570, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11mat_mul_T_NEiiiffPKfS1_Pf : hostFun 0x0x7fa41a260450, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11mat_mul_N_TEiiiffPKfS1_Pf : hostFun 0x0x7fa41a260330, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe11mat_mul_N_NEiiiffPKfS1_Pf : hostFun 0x0x7fa41a260210, fat_cubin_handle = 60
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf9d; deviceAddress = _ZN6thrust6system6detail10sequential3seqE; deviceName = _ZN6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf91; deviceAddress = _ZN6thrust6system4cuda6detail5bulk_4rootE; deviceName = _ZN6thrust6system4cuda6detail5bulk_4rootE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust6system4cuda6detail5bulk_4rootE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf9b; deviceAddress = _ZN6thrust12placeholders2_1E; deviceName = _ZN6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf9a; deviceAddress = _ZN6thrust12placeholders2_2E; deviceName = _ZN6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf99; deviceAddress = _ZN6thrust12placeholders2_3E; deviceName = _ZN6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf98; deviceAddress = _ZN6thrust12placeholders2_4E; deviceName = _ZN6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf97; deviceAddress = _ZN6thrust12placeholders2_5E; deviceName = _ZN6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf96; deviceAddress = _ZN6thrust12placeholders2_6E; deviceName = _ZN6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf95; deviceAddress = _ZN6thrust12placeholders2_7E; deviceName = _ZN6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf94; deviceAddress = _ZN6thrust12placeholders2_8E; deviceName = _ZN6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf93; deviceAddress = _ZN6thrust12placeholders2_9E; deviceName = _ZN6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf92; deviceAddress = _ZN6thrust12placeholders3_10E; deviceName = _ZN6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x7fa41ad0cf90; deviceAddress = _ZN6thrust3seqE; deviceName = _ZN6thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN6thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 61, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f90, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f80, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f70, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f60, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f50, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f40, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f30, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f20, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f10, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266f00, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266ef0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266ee0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266ed0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266ec0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266eb0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266ea0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e90, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e80, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e70, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20col2im_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e60, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17col2im_gpu_kernelIdEEviPKT_iiiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a266e50, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17col2im_gpu_kernelIfEEviPKT_iiiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a266e40, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e30, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e20, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e10, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266e00, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266df0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266de0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266dd0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266dc0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266db0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIdLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266da0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi10EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d90, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi9EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d80, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi8EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d70, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi7EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d60, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi6EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d50, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi5EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d40, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi4EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d30, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi3EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d20, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi2EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d10, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe20im2col_nd_gpu_kernelIfLi1EEEviPKT_PKiS5_S5_S5_S5_S5_PS1_ : hostFun 0x0x7fa41a266d00, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17im2col_gpu_kernelIdEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a266cf0, fat_cubin_handle = 61
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5caffe17im2col_gpu_kernelIfEEviPKT_iiiiiiiiiiiiPS1_ : hostFun 0x0x7fa41a266ce0, fat_cubin_handle = 61

GPGPU-Sim PTX: cudaLaunch for 0x0x7fa41a238fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_' to stream 0, gridDim= (294,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN5caffe11ReLUForwardIfEEviPKT_PS1_S1_'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 540, end_tid:1052, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 540, end_tid:1052, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 540, end_tid:1052, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 540, end_tid:1052, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 540, end_tid:1052, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid:1080, end_tid:1592, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid:1080, end_tid:1592, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid:1080, end_tid:1592, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid:1080, end_tid:1592, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid:1080, end_tid:1592, initialized @(3,0)
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
m_warp[mf->get_wid()].get_pc() = 19800, mf->get_addr()-PROGRAM_MEM_START = 19800
GPGPU-Sim uArch: cycles simulated: 500  inst.: 288 (ipc= 0.6) sim_rate=96 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 28 10:32:14 2018
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
m_warp[mf->get_wid()].get_pc() = 19848, mf->get_addr()-PROGRAM_MEM_START = 19848
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 114408 (ipc=76.3) sim_rate=28602 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 28 10:32:15 2018
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 155376 (ipc=51.8) sim_rate=31075 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 28 10:32:16 2018
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19976, mf->get_addr()-PROGRAM_MEM_START = 19976
m_warp[mf->get_wid()].get_pc() = 19968, mf->get_addr()-PROGRAM_MEM_START = 19976
