{
  "creator": "Yosys 0.23 (git sha1 7ce5011c24b)",
  "modules": {
    "v_rams_09": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "./Moravec-FPGA-Design/design.sv:10.1-64.10"
      },
      "parameter_default_values": {
        "HarrisCont": "0",
        "N": "00000000000000000000000000001000",
        "bitSize": "00000000000000000000000000000110",
        "pixelWidth": "00000000000000000000000000001000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "we": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "harrisBit": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "primary_address": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ]
        },
        "dual_read_address": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "primary_output": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "dual_output": {
          "direction": "output",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ]
        }
      },
      "cells": {
        "$auto$proc_memwr.cc:45:proc_memwr$172182": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000111",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\ram",
            "PORTID": "00000000000000000000000000000000",
            "PRIORITY_MASK": "",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:43.13-43.42"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 43, 44, 45, 46, 47, 48, 49 ],
            "CLK": [ 2 ],
            "DATA": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
            "EN": [ 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$auto$proc_memwr.cc:45:proc_memwr$172183": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000111",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\ram",
            "PORTID": "00000000000000000000000000000001",
            "PRIORITY_MASK": "0",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:47.13-47.42"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 66, 67, 68, 69, 70, 71, 72 ],
            "CLK": [ 2 ],
            "DATA": [ 73, 74, 75, 76, 77, 78, 79, 80 ],
            "EN": [ 81, 82, 83, 84, 85, 86, 87, 88 ]
          }
        },
        "$eq$./Moravec-FPGA-Design/design.sv:41$171867": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 89 ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171877": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101100101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171878": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101100110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171879": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101100111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171880": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171881": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171882": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171883": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171884": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171885": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171886": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171887": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101101111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171888": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171889": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171890": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171891": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171892": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171893": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171894": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171895": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101110111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171896": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171897": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171898": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171899": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171900": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171901": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171902": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171903": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111101111111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171904": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171905": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171906": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171907": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171908": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171909": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171910": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171911": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110000111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171912": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171913": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171914": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171915": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171916": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171917": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171918": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171919": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110001111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171920": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171921": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171922": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171923": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171924": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171925": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171926": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171927": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110010111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171928": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171929": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171930": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171931": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171932": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171933": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011101",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171934": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011110",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171935": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110011111",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171936": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110100000",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171937": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110100001",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171938": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110100010",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171939": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110100011",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\ram$./Moravec-FPGA-Design/design.sv:32$171940": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\ram",
            "PRIORITY": "00000000000000101001111110100100",
            "WIDTH": "00000000000000000000000000001000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:32.7-32.17"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$memrd$\\ram$./Moravec-FPGA-Design/design.sv:62$171875": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000111",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\ram",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:62.27-62.30"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 5, 6, 7, 8, 9, 10, 11 ],
            "CLK": [ "x" ],
            "DATA": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\ram$./Moravec-FPGA-Design/design.sv:63$171876": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000111",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\ram",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:63.24-63.27"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 12, 13, 14, 15, 16, 17, 18 ],
            "CLK": [ "x" ],
            "DATA": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
            "EN": [ "x" ]
          }
        },
        "$not$./Moravec-FPGA-Design/design.sv:58$171874": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:58.12-58.17"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "Y": [ 91 ]
          }
        },
        "$procdff$172174": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 91 ],
            "Q": [ 90 ]
          }
        },
        "$procdff$172175": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 92, 93, 94, 95, 96, 97, 98, 99 ],
            "Q": [ 100, 101, 102, 103, 104, 105, 106, 107 ]
          }
        },
        "$procdff$172176": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 43, 44, 45, 46, 47, 48, 49 ],
            "Q": [ 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$procdff$172177": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
            "Q": [ 115, 116, 117, 118, 119, 120, 121, 122 ]
          }
        },
        "$procdff$172178": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Q": [ 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$procdff$172179": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 73, 74, 75, 76, 77, 78, 79, 80 ],
            "Q": [ 131, 132, 133, 134, 135, 136, 137, 138 ]
          }
        },
        "$procdff$172180": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 66, 67, 68, 69, 70, 71, 72 ],
            "Q": [ 139, 140, 141, 142, 143, 144, 145 ]
          }
        },
        "$procdff$172181": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
            "Q": [ 146, 147, 148, 149, 150, 151, 152, 153 ]
          }
        },
        "$procmux$172009": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 154, 155, 156, 157, 158, 159, 160, 161 ]
          }
        },
        "$procmux$172011": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 154, 155, 156, 157, 158, 159, 160, 161 ],
            "S": [ 3 ],
            "Y": [ 162, 163, 164, 165, 166, 167, 168, 169 ]
          }
        },
        "$procmux$172013": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 162, 163, 164, 165, 166, 167, 168, 169 ],
            "S": [ 90 ],
            "Y": [ 170, 171, 172, 173, 174, 175, 176, 177 ]
          }
        },
        "$procmux$172018": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 4 ],
            "Y": [ 178, 179, 180, 181, 182, 183, 184, 185 ]
          }
        },
        "$procmux$172020": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 178, 179, 180, 181, 182, 183, 184, 185 ],
            "S": [ 3 ],
            "Y": [ 186, 187, 188, 189, 190, 191, 192, 193 ]
          }
        },
        "$procmux$172022": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 186, 187, 188, 189, 190, 191, 192, 193 ],
            "S": [ 90 ],
            "Y": [ 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "$procmux$172027": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 4 ],
            "Y": [ 202, 203, 204, 205, 206, 207, 208 ]
          }
        },
        "$procmux$172029": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 202, 203, 204, 205, 206, 207, 208 ],
            "S": [ 3 ],
            "Y": [ 209, 210, 211, 212, 213, 214, 215 ]
          }
        },
        "$procmux$172031": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 209, 210, 211, 212, 213, 214, 215 ],
            "S": [ 90 ],
            "Y": [ 216, 217, 218, 219, 220, 221, 222 ]
          }
        },
        "$procmux$172036": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 223, 224, 225, 226, 227, 228, 229, 230 ]
          }
        },
        "$procmux$172038": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 223, 224, 225, 226, 227, 228, 229, 230 ],
            "S": [ 3 ],
            "Y": [ 231, 232, 233, 234, 235, 236, 237, 238 ]
          }
        },
        "$procmux$172040": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 231, 232, 233, 234, 235, 236, 237, 238 ],
            "S": [ 90 ],
            "Y": [ 239, 240, 241, 242, 243, 244, 245, 246 ]
          }
        },
        "$procmux$172045": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 4 ],
            "Y": [ 247, 248, 249, 250, 251, 252, 253, 254 ]
          }
        },
        "$procmux$172047": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 247, 248, 249, 250, 251, 252, 253, 254 ],
            "S": [ 3 ],
            "Y": [ 255, 256, 257, 258, 259, 260, 261, 262 ]
          }
        },
        "$procmux$172049": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 255, 256, 257, 258, 259, 260, 261, 262 ],
            "S": [ 90 ],
            "Y": [ 263, 264, 265, 266, 267, 268, 269, 270 ]
          }
        },
        "$procmux$172054": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5, 6, 7, 8, 9, 10, 11 ],
            "S": [ 4 ],
            "Y": [ 271, 272, 273, 274, 275, 276, 277 ]
          }
        },
        "$procmux$172056": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 271, 272, 273, 274, 275, 276, 277 ],
            "S": [ 3 ],
            "Y": [ 278, 279, 280, 281, 282, 283, 284 ]
          }
        },
        "$procmux$172058": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 278, 279, 280, 281, 282, 283, 284 ],
            "S": [ 90 ],
            "Y": [ 285, 286, 287, 288, 289, 290, 291 ]
          }
        },
        "$procmux$172063": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38|./Moravec-FPGA-Design/design.sv:41.11-48.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 292, 293, 294, 295, 296, 297, 298, 299 ]
          }
        },
        "$procmux$172065": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 292, 293, 294, 295, 296, 297, 298, 299 ],
            "S": [ 3 ],
            "Y": [ 300, 301, 302, 303, 304, 305, 306, 307 ]
          }
        },
        "$procmux$172067": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 300, 301, 302, 303, 304, 305, 306, 307 ],
            "S": [ 90 ],
            "Y": [ 308, 309, 310, 311, 312, 313, 314, 315 ]
          }
        },
        "$procmux$172071": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 263, 264, 265, 266, 267, 268, 269, 270 ],
            "S": [ 3 ],
            "Y": [ 316, 317, 318, 319, 320, 321, 322, 323 ]
          }
        },
        "$procmux$172073": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 316, 317, 318, 319, 320, 321, 322, 323 ],
            "S": [ 90 ],
            "Y": [ 324, 325, 326, 327, 328, 329, 330, 331 ]
          }
        },
        "$procmux$172077": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 285, 286, 287, 288, 289, 290, 291 ],
            "S": [ 3 ],
            "Y": [ 332, 333, 334, 335, 336, 337, 338 ]
          }
        },
        "$procmux$172079": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 332, 333, 334, 335, 336, 337, 338 ],
            "S": [ 90 ],
            "Y": [ 339, 340, 341, 342, 343, 344, 345 ]
          }
        },
        "$procmux$172083": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 308, 309, 310, 311, 312, 313, 314, 315 ],
            "S": [ 3 ],
            "Y": [ 346, 347, 348, 349, 350, 351, 352, 353 ]
          }
        },
        "$procmux$172085": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 346, 347, 348, 349, 350, 351, 352, 353 ],
            "S": [ 90 ],
            "Y": [ 354, 355, 356, 357, 358, 359, 360, 361 ]
          }
        },
        "$procmux$172089": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 170, 171, 172, 173, 174, 175, 176, 177 ],
            "S": [ 3 ],
            "Y": [ 362, 363, 364, 365, 366, 367, 368, 369 ]
          }
        },
        "$procmux$172091": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 362, 363, 364, 365, 366, 367, 368, 369 ],
            "S": [ 90 ],
            "Y": [ 370, 371, 372, 373, 374, 375, 376, 377 ]
          }
        },
        "$procmux$172095": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 194, 195, 196, 197, 198, 199, 200, 201 ],
            "S": [ 3 ],
            "Y": [ 378, 379, 380, 381, 382, 383, 384, 385 ]
          }
        },
        "$procmux$172097": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 378, 379, 380, 381, 382, 383, 384, 385 ],
            "S": [ 90 ],
            "Y": [ 386, 387, 388, 389, 390, 391, 392, 393 ]
          }
        },
        "$procmux$172101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 216, 217, 218, 219, 220, 221, 222 ],
            "S": [ 3 ],
            "Y": [ 394, 395, 396, 397, 398, 399, 400 ]
          }
        },
        "$procmux$172103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 394, 395, 396, 397, 398, 399, 400 ],
            "S": [ 90 ],
            "Y": [ 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        "$procmux$172107": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 239, 240, 241, 242, 243, 244, 245, 246 ],
            "S": [ 3 ],
            "Y": [ 408, 409, 410, 411, 412, 413, 414, 415 ]
          }
        },
        "$procmux$172109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 408, 409, 410, 411, 412, 413, 414, 415 ],
            "S": [ 90 ],
            "Y": [ 416, 417, 418, 419, 420, 421, 422, 423 ]
          }
        },
        "$procmux$172113": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 324, 325, 326, 327, 328, 329, 330, 331 ],
            "S": [ 3 ],
            "Y": [ 424, 425, 426, 427, 428, 429, 430, 431 ]
          }
        },
        "$procmux$172115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 424, 425, 426, 427, 428, 429, 430, 431 ],
            "S": [ 90 ],
            "Y": [ 432, 433, 434, 435, 436, 437, 438, 439 ]
          }
        },
        "$procmux$172119": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 339, 340, 341, 342, 343, 344, 345 ],
            "S": [ 3 ],
            "Y": [ 440, 441, 442, 443, 444, 445, 446 ]
          }
        },
        "$procmux$172121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 440, 441, 442, 443, 444, 445, 446 ],
            "S": [ 90 ],
            "Y": [ 447, 448, 449, 450, 451, 452, 453 ]
          }
        },
        "$procmux$172125": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 354, 355, 356, 357, 358, 359, 360, 361 ],
            "S": [ 3 ],
            "Y": [ 454, 455, 456, 457, 458, 459, 460, 461 ]
          }
        },
        "$procmux$172127": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 454, 455, 456, 457, 458, 459, 460, 461 ],
            "S": [ 90 ],
            "Y": [ 462, 463, 464, 465, 466, 467, 468, 469 ]
          }
        },
        "$procmux$172131": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 370, 371, 372, 373, 374, 375, 376, 377 ],
            "S": [ 3 ],
            "Y": [ 470, 471, 472, 473, 474, 475, 476, 477 ]
          }
        },
        "$procmux$172133": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 470, 471, 472, 473, 474, 475, 476, 477 ],
            "S": [ 90 ],
            "Y": [ 478, 479, 480, 481, 482, 483, 484, 485 ]
          }
        },
        "$procmux$172137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 386, 387, 388, 389, 390, 391, 392, 393 ],
            "S": [ 3 ],
            "Y": [ 486, 487, 488, 489, 490, 491, 492, 493 ]
          }
        },
        "$procmux$172139": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 486, 487, 488, 489, 490, 491, 492, 493 ],
            "S": [ 90 ],
            "Y": [ 494, 495, 496, 497, 498, 499, 500, 501 ]
          }
        },
        "$procmux$172143": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 401, 402, 403, 404, 405, 406, 407 ],
            "S": [ 3 ],
            "Y": [ 502, 503, 504, 505, 506, 507, 508 ]
          }
        },
        "$procmux$172145": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 502, 503, 504, 505, 506, 507, 508 ],
            "S": [ 90 ],
            "Y": [ 509, 510, 511, 512, 513, 514, 515 ]
          }
        },
        "$procmux$172149": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:39.11-39.13|./Moravec-FPGA-Design/design.sv:39.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 416, 417, 418, 419, 420, 421, 422, 423 ],
            "S": [ 3 ],
            "Y": [ 516, 517, 518, 519, 520, 521, 522, 523 ]
          }
        },
        "$procmux$172151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 516, 517, 518, 519, 520, 521, 522, 523 ],
            "S": [ 90 ],
            "Y": [ 524, 525, 526, 527, 528, 529, 530, 531 ]
          }
        },
        "$procmux$172154": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 432, 433, 434, 435, 436, 437, 438, 439 ],
            "S": [ 90 ],
            "Y": [ 81, 82, 83, 84, 85, 86, 87, 88 ]
          }
        },
        "$procmux$172157": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 447, 448, 449, 450, 451, 452, 453 ],
            "S": [ 90 ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72 ]
          }
        },
        "$procmux$172160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 462, 463, 464, 465, 466, 467, 468, 469 ],
            "S": [ 90 ],
            "Y": [ 73, 74, 75, 76, 77, 78, 79, 80 ]
          }
        },
        "$procmux$172163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 478, 479, 480, 481, 482, 483, 484, 485 ],
            "S": [ 90 ],
            "Y": [ 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$procmux$172166": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 494, 495, 496, 497, 498, 499, 500, 501 ],
            "S": [ 90 ],
            "Y": [ 50, 51, 52, 53, 54, 55, 56, 57 ]
          }
        },
        "$procmux$172169": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 509, 510, 511, 512, 513, 514, 515 ],
            "S": [ 90 ],
            "Y": [ 43, 44, 45, 46, 47, 48, 49 ]
          }
        },
        "$procmux$172172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./Moravec-FPGA-Design/design.sv:38.9-38.13|./Moravec-FPGA-Design/design.sv:38.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 524, 525, 526, 527, 528, 529, 530, 531 ],
            "S": [ 90 ],
            "Y": [ 92, 93, 94, 95, 96, 97, 98, 99 ]
          }
        }
      },
      "memories": {
        "ram": {
          "hide_name": 0,
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:22.24-22.27"
          },
          "width": 8,
          "start_offset": 0,
          "size": 64
        }
      },
      "netnames": {
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171776_EN[7:0]$171942": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171777_EN[7:0]$171944": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171778_EN[7:0]$171943": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171779_EN[7:0]$171945": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171780_EN[7:0]$171946": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171781_EN[7:0]$171947": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171782_EN[7:0]$171948": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171783_EN[7:0]$171949": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171784_EN[7:0]$171950": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171785_EN[7:0]$171951": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171786_EN[7:0]$171952": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171787_EN[7:0]$171953": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171788_EN[7:0]$171955": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171789_EN[7:0]$171954": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171790_EN[7:0]$171956": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171791_EN[7:0]$171957": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171792_EN[7:0]$171958": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171793_EN[7:0]$171959": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171794_EN[7:0]$171960": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171795_EN[7:0]$171961": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171796_EN[7:0]$171962": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171797_EN[7:0]$171963": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171798_EN[7:0]$171964": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171799_EN[7:0]$171966": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171800_EN[7:0]$171965": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171801_EN[7:0]$171967": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171802_EN[7:0]$171968": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171803_EN[7:0]$171969": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171804_EN[7:0]$171970": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171805_EN[7:0]$171971": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171806_EN[7:0]$171972": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171807_EN[7:0]$171973": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171808_EN[7:0]$171974": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171809_EN[7:0]$171975": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171810_EN[7:0]$171977": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171811_EN[7:0]$171976": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171812_EN[7:0]$171978": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171813_EN[7:0]$171979": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171814_EN[7:0]$171980": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171815_EN[7:0]$171981": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171816_EN[7:0]$171982": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171817_EN[7:0]$171983": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171818_EN[7:0]$171984": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171819_EN[7:0]$171985": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171820_EN[7:0]$171986": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171821_EN[7:0]$171988": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171822_EN[7:0]$171987": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171823_EN[7:0]$171989": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171824_EN[7:0]$171990": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171825_EN[7:0]$171991": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171826_EN[7:0]$171992": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171827_EN[7:0]$171993": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171828_EN[7:0]$171994": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171829_EN[7:0]$171995": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171830_EN[7:0]$171996": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171831_EN[7:0]$171997": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171832_EN[7:0]$171999": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171833_EN[7:0]$171998": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171834_EN[7:0]$172000": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171835_EN[7:0]$172001": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171836_EN[7:0]$172002": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171837_EN[7:0]$172003": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171838_EN[7:0]$172004": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171839_EN[7:0]$172005": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR[6:0]$171843": {
          "hide_name": 1,
          "bits": [ 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA[7:0]$171844": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN[7:0]$171845": {
          "hide_name": 1,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR[6:0]$171847": {
          "hide_name": 1,
          "bits": [ 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA[7:0]$171846": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN[7:0]$171848": {
          "hide_name": 1,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0\\flip[0:0]": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$0\\i[31:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$0\\stored[7:0]": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR[6:0]$171849": {
          "hide_name": 1,
          "bits": [ 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA[7:0]$171850": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN[7:0]$171851": {
          "hide_name": 1,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR[6:0]$171853": {
          "hide_name": 1,
          "bits": [ 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA[7:0]$171852": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN[7:0]$171854": {
          "hide_name": 1,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$1\\flip[0:0]": {
          "hide_name": 1,
          "bits": [ "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$1\\stored[7:0]": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR[6:0]$171855": {
          "hide_name": 1,
          "bits": [ 509, 510, 511, 512, 513, 514, 515 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA[7:0]$171856": {
          "hide_name": 1,
          "bits": [ 494, 495, 496, 497, 498, 499, 500, 501 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN[7:0]$171857": {
          "hide_name": 1,
          "bits": [ 478, 479, 480, 481, 482, 483, 484, 485 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR[6:0]$171859": {
          "hide_name": 1,
          "bits": [ 447, 448, 449, 450, 451, 452, 453 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA[7:0]$171858": {
          "hide_name": 1,
          "bits": [ 462, 463, 464, 465, 466, 467, 468, 469 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN[7:0]$171860": {
          "hide_name": 1,
          "bits": [ 432, 433, 434, 435, 436, 437, 438, 439 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$2\\stored[7:0]": {
          "hide_name": 1,
          "bits": [ 524, 525, 526, 527, 528, 529, 530, 531 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR[6:0]$171861": {
          "hide_name": 1,
          "bits": [ 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA[7:0]$171862": {
          "hide_name": 1,
          "bits": [ 386, 387, 388, 389, 390, 391, 392, 393 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN[7:0]$171863": {
          "hide_name": 1,
          "bits": [ 370, 371, 372, 373, 374, 375, 376, 377 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR[6:0]$171865": {
          "hide_name": 1,
          "bits": [ 339, 340, 341, 342, 343, 344, 345 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA[7:0]$171864": {
          "hide_name": 1,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN[7:0]$171866": {
          "hide_name": 1,
          "bits": [ 324, 325, 326, 327, 328, 329, 330, 331 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$3\\stored[7:0]": {
          "hide_name": 1,
          "bits": [ 416, 417, 418, 419, 420, 421, 422, 423 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR[6:0]$171868": {
          "hide_name": 1,
          "bits": [ 216, 217, 218, 219, 220, 221, 222 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA[7:0]$171869": {
          "hide_name": 1,
          "bits": [ 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN[7:0]$171870": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR[6:0]$171872": {
          "hide_name": 1,
          "bits": [ 285, 286, 287, 288, 289, 290, 291 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA[7:0]$171871": {
          "hide_name": 1,
          "bits": [ 308, 309, 310, 311, 312, 313, 314, 315 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN[7:0]$171873": {
          "hide_name": 1,
          "bits": [ 263, 264, 265, 266, 267, 268, 269, 270 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$4\\stored[7:0]": {
          "hide_name": 1,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:37.3-59.6"
          }
        },
        "$eq$./Moravec-FPGA-Design/design.sv:41$171867_Y": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:41.15-41.38"
          }
        },
        "$memrd$\\ram$./Moravec-FPGA-Design/design.sv:62$171875_DATA": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:62.27-62.30"
          }
        },
        "$memrd$\\ram$./Moravec-FPGA-Design/design.sv:63$171876_DATA": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:63.24-63.27"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171776_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171777_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171778_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171779_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171780_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171781_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171782_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171783_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171784_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171785_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171786_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171787_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171788_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171789_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171790_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171791_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171792_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171793_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171794_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171795_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171796_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171797_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171798_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171799_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171800_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171801_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171802_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171803_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171804_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171805_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171806_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171807_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171808_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171809_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171810_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171811_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171812_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171813_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171814_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171815_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171816_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171817_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171818_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171819_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171820_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171821_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171822_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171823_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171824_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171825_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171826_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171827_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171828_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171829_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171830_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171831_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171832_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171833_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171834_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171835_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171836_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171837_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171838_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:32$171839_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_ADDR": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_DATA": {
          "hide_name": 1,
          "bits": [ 115, 116, 117, 118, 119, 120, 121, 122 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:43$171840_EN": {
          "hide_name": 1,
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_ADDR": {
          "hide_name": 1,
          "bits": [ 139, 140, 141, 142, 143, 144, 145 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_DATA": {
          "hide_name": 1,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$memwr$\\ram$./Moravec-FPGA-Design/design.sv:47$171841_EN": {
          "hide_name": 1,
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:0.0-0.0"
          }
        },
        "$not$./Moravec-FPGA-Design/design.sv:58$171874_Y": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:58.12-58.17"
          }
        },
        "$procmux$172009_Y": {
          "hide_name": 1,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
          }
        },
        "$procmux$172010_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172011_Y": {
          "hide_name": 1,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
          }
        },
        "$procmux$172012_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172013_Y": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177 ],
          "attributes": {
          }
        },
        "$procmux$172014_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172018_Y": {
          "hide_name": 1,
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185 ],
          "attributes": {
          }
        },
        "$procmux$172019_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172020_Y": {
          "hide_name": 1,
          "bits": [ 186, 187, 188, 189, 190, 191, 192, 193 ],
          "attributes": {
          }
        },
        "$procmux$172021_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172022_Y": {
          "hide_name": 1,
          "bits": [ 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
          }
        },
        "$procmux$172023_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172027_Y": {
          "hide_name": 1,
          "bits": [ 202, 203, 204, 205, 206, 207, 208 ],
          "attributes": {
          }
        },
        "$procmux$172028_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172029_Y": {
          "hide_name": 1,
          "bits": [ 209, 210, 211, 212, 213, 214, 215 ],
          "attributes": {
          }
        },
        "$procmux$172030_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172031_Y": {
          "hide_name": 1,
          "bits": [ 216, 217, 218, 219, 220, 221, 222 ],
          "attributes": {
          }
        },
        "$procmux$172032_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172036_Y": {
          "hide_name": 1,
          "bits": [ 223, 224, 225, 226, 227, 228, 229, 230 ],
          "attributes": {
          }
        },
        "$procmux$172037_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172038_Y": {
          "hide_name": 1,
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238 ],
          "attributes": {
          }
        },
        "$procmux$172039_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172040_Y": {
          "hide_name": 1,
          "bits": [ 239, 240, 241, 242, 243, 244, 245, 246 ],
          "attributes": {
          }
        },
        "$procmux$172041_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172045_Y": {
          "hide_name": 1,
          "bits": [ 247, 248, 249, 250, 251, 252, 253, 254 ],
          "attributes": {
          }
        },
        "$procmux$172046_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172047_Y": {
          "hide_name": 1,
          "bits": [ 255, 256, 257, 258, 259, 260, 261, 262 ],
          "attributes": {
          }
        },
        "$procmux$172048_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172049_Y": {
          "hide_name": 1,
          "bits": [ 263, 264, 265, 266, 267, 268, 269, 270 ],
          "attributes": {
          }
        },
        "$procmux$172050_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172054_Y": {
          "hide_name": 1,
          "bits": [ 271, 272, 273, 274, 275, 276, 277 ],
          "attributes": {
          }
        },
        "$procmux$172055_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172056_Y": {
          "hide_name": 1,
          "bits": [ 278, 279, 280, 281, 282, 283, 284 ],
          "attributes": {
          }
        },
        "$procmux$172057_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172058_Y": {
          "hide_name": 1,
          "bits": [ 285, 286, 287, 288, 289, 290, 291 ],
          "attributes": {
          }
        },
        "$procmux$172059_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172063_Y": {
          "hide_name": 1,
          "bits": [ 292, 293, 294, 295, 296, 297, 298, 299 ],
          "attributes": {
          }
        },
        "$procmux$172064_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$172065_Y": {
          "hide_name": 1,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, 307 ],
          "attributes": {
          }
        },
        "$procmux$172066_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172067_Y": {
          "hide_name": 1,
          "bits": [ 308, 309, 310, 311, 312, 313, 314, 315 ],
          "attributes": {
          }
        },
        "$procmux$172068_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172071_Y": {
          "hide_name": 1,
          "bits": [ 316, 317, 318, 319, 320, 321, 322, 323 ],
          "attributes": {
          }
        },
        "$procmux$172072_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172073_Y": {
          "hide_name": 1,
          "bits": [ 324, 325, 326, 327, 328, 329, 330, 331 ],
          "attributes": {
          }
        },
        "$procmux$172074_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172077_Y": {
          "hide_name": 1,
          "bits": [ 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
          }
        },
        "$procmux$172078_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172079_Y": {
          "hide_name": 1,
          "bits": [ 339, 340, 341, 342, 343, 344, 345 ],
          "attributes": {
          }
        },
        "$procmux$172080_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172083_Y": {
          "hide_name": 1,
          "bits": [ 346, 347, 348, 349, 350, 351, 352, 353 ],
          "attributes": {
          }
        },
        "$procmux$172084_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172085_Y": {
          "hide_name": 1,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361 ],
          "attributes": {
          }
        },
        "$procmux$172086_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172089_Y": {
          "hide_name": 1,
          "bits": [ 362, 363, 364, 365, 366, 367, 368, 369 ],
          "attributes": {
          }
        },
        "$procmux$172090_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172091_Y": {
          "hide_name": 1,
          "bits": [ 370, 371, 372, 373, 374, 375, 376, 377 ],
          "attributes": {
          }
        },
        "$procmux$172092_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172095_Y": {
          "hide_name": 1,
          "bits": [ 378, 379, 380, 381, 382, 383, 384, 385 ],
          "attributes": {
          }
        },
        "$procmux$172096_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172097_Y": {
          "hide_name": 1,
          "bits": [ 386, 387, 388, 389, 390, 391, 392, 393 ],
          "attributes": {
          }
        },
        "$procmux$172098_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172101_Y": {
          "hide_name": 1,
          "bits": [ 394, 395, 396, 397, 398, 399, 400 ],
          "attributes": {
          }
        },
        "$procmux$172102_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172103_Y": {
          "hide_name": 1,
          "bits": [ 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
          }
        },
        "$procmux$172104_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172107_Y": {
          "hide_name": 1,
          "bits": [ 408, 409, 410, 411, 412, 413, 414, 415 ],
          "attributes": {
          }
        },
        "$procmux$172108_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172109_Y": {
          "hide_name": 1,
          "bits": [ 416, 417, 418, 419, 420, 421, 422, 423 ],
          "attributes": {
          }
        },
        "$procmux$172110_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172113_Y": {
          "hide_name": 1,
          "bits": [ 424, 425, 426, 427, 428, 429, 430, 431 ],
          "attributes": {
          }
        },
        "$procmux$172114_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172115_Y": {
          "hide_name": 1,
          "bits": [ 432, 433, 434, 435, 436, 437, 438, 439 ],
          "attributes": {
          }
        },
        "$procmux$172116_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172119_Y": {
          "hide_name": 1,
          "bits": [ 440, 441, 442, 443, 444, 445, 446 ],
          "attributes": {
          }
        },
        "$procmux$172120_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172121_Y": {
          "hide_name": 1,
          "bits": [ 447, 448, 449, 450, 451, 452, 453 ],
          "attributes": {
          }
        },
        "$procmux$172122_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172125_Y": {
          "hide_name": 1,
          "bits": [ 454, 455, 456, 457, 458, 459, 460, 461 ],
          "attributes": {
          }
        },
        "$procmux$172126_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172127_Y": {
          "hide_name": 1,
          "bits": [ 462, 463, 464, 465, 466, 467, 468, 469 ],
          "attributes": {
          }
        },
        "$procmux$172128_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172131_Y": {
          "hide_name": 1,
          "bits": [ 470, 471, 472, 473, 474, 475, 476, 477 ],
          "attributes": {
          }
        },
        "$procmux$172132_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172133_Y": {
          "hide_name": 1,
          "bits": [ 478, 479, 480, 481, 482, 483, 484, 485 ],
          "attributes": {
          }
        },
        "$procmux$172134_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172137_Y": {
          "hide_name": 1,
          "bits": [ 486, 487, 488, 489, 490, 491, 492, 493 ],
          "attributes": {
          }
        },
        "$procmux$172138_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172139_Y": {
          "hide_name": 1,
          "bits": [ 494, 495, 496, 497, 498, 499, 500, 501 ],
          "attributes": {
          }
        },
        "$procmux$172140_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172143_Y": {
          "hide_name": 1,
          "bits": [ 502, 503, 504, 505, 506, 507, 508 ],
          "attributes": {
          }
        },
        "$procmux$172144_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172145_Y": {
          "hide_name": 1,
          "bits": [ 509, 510, 511, 512, 513, 514, 515 ],
          "attributes": {
          }
        },
        "$procmux$172146_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172149_Y": {
          "hide_name": 1,
          "bits": [ 516, 517, 518, 519, 520, 521, 522, 523 ],
          "attributes": {
          }
        },
        "$procmux$172150_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$172151_Y": {
          "hide_name": 1,
          "bits": [ 524, 525, 526, 527, 528, 529, 530, 531 ],
          "attributes": {
          }
        },
        "$procmux$172152_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172154_Y": {
          "hide_name": 1,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
          }
        },
        "$procmux$172155_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172157_Y": {
          "hide_name": 1,
          "bits": [ 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
          }
        },
        "$procmux$172158_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172160_Y": {
          "hide_name": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
          }
        },
        "$procmux$172161_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172163_Y": {
          "hide_name": 1,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
          }
        },
        "$procmux$172164_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172166_Y": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
          }
        },
        "$procmux$172167_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172169_Y": {
          "hide_name": 1,
          "bits": [ 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
          }
        },
        "$procmux$172170_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$172172_Y": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
          }
        },
        "$procmux$172173_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:11.9-11.12"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:16.26-16.33"
          }
        },
        "dual_output": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:18.27-18.38"
          }
        },
        "dual_read_address": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:15.21-15.38"
          }
        },
        "flip": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "init": "1",
            "src": "./Moravec-FPGA-Design/design.sv:24.7-24.11"
          }
        },
        "harrisBit": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:13.9-13.18"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:25.11-25.12"
          }
        },
        "primary_address": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:14.21-14.36"
          }
        },
        "primary_output": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:17.27-17.41"
          }
        },
        "stored": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:23.24-23.30"
          }
        },
        "we": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./Moravec-FPGA-Design/design.sv:12.9-12.11"
          }
        }
      }
    }
  }
}
