// Seed: 2938593209
module module_0;
  assign id_1 = id_1;
  assign id_2 = 1;
  assign id_1 = id_2;
  always @(posedge id_1) begin : LABEL_0
    id_1 <= -1;
  end
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input tri id_8,
    input logic id_9,
    output tri id_10,
    input wor id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri1 id_14,
    output logic id_15
);
  wire id_17;
  initial id_15 <= id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_18;
endmodule
