============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:25:21 am
  Module:                 EX_MEM_ctrl_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (35 ps) Setup Check with Pin RegWrEn_M_reg/CK->D
          Group: clk
     Startpoint: (F) WEN
          Clock: (R) clk
       Endpoint: (F) RegWrEn_M_reg/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     194                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_6_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  WEN             -       -      F     (arrival)      1  1.8     0     0     200    (-,-) 
  drc_bufs352/ZN  -       A->ZN  R     INV_X1        10 18.8    45    50     250    (-,-) 
  drc_bufs/ZN     -       A->ZN  F     INV_X1        10 18.2    26    43     293    (-,-) 
  g75__7118/Z     -       S->Z   F     MUX2_X1        1  1.2    10    53     346    (-,-) 
  g73__6877/ZN    -       A2->ZN F     OR2_X1         1  1.4     9    49     394    (-,-) 
  RegWrEn_M_reg/D <<<     -      F     DFFR_X1        1    -     -     0     394    (-,-) 
#-----------------------------------------------------------------------------------------

