

================================================================
== Vitis HLS Report for 'top_graph_top_rfi_C'
================================================================
* Date:           Tue Jul 25 02:51:45 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.998 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |    65631|   475231|  0.656 ms|  4.752 ms|  65632|  475232|  dataflow|
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                               |                              |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |            Instance           |            Module            |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +-------------------------------+------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |Brd_Acq_Im_U0                  |Brd_Acq_Im                    |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |Brd_Acq_Real_U0                |Brd_Acq_Real                  |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |STDCpt_2048_3_ap_int_16_U0     |STDCpt_2048_3_ap_int_16_s     |    14603|    14603|   0.146 ms|   0.146 ms|  14603|   14603|       no|
        |MADCpt_2048_3_ap_int_16_U0     |MADCpt_2048_3_ap_int_16_s     |    65631|   475231|   0.656 ms|   4.752 ms|  65631|  475231|       no|
        |Brd_STD_R_U0                   |Brd_STD_R                     |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |Brd_MAD_R_U0                   |Brd_MAD_R                     |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |Brd_MAD_I_U0                   |Brd_MAD_I                     |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |Brd_STD_I_U0                   |Brd_STD_I                     |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |RFIFilter_0_2048_ap_int_16_U0  |RFIFilter_0_2048_ap_int_16_s  |     6157|     6157|  61.570 us|  61.570 us|   6157|    6157|       no|
        |Brd_Res_Im_U0                  |Brd_Res_Im                    |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        |Brd_Res_Real_U0                |Brd_Res_Real                  |        1|        1|  10.000 ns|  10.000 ns|      1|       1|       no|
        +-------------------------------+------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |       72|    -|    2608|   1312|    -|
|Instance         |       72|   78|   15675|  17283|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      144|   78|   18283|  18595|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       51|   35|      17|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+------------------------------+---------+----+-------+-------+-----+
    |            Instance           |            Module            | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------+------------------------------+---------+----+-------+-------+-----+
    |Brd_Acq_Im_U0                  |Brd_Acq_Im                    |        0|   0|      3|     83|    0|
    |Brd_Acq_Real_U0                |Brd_Acq_Real                  |        0|   0|      3|     83|    0|
    |Brd_MAD_I_U0                   |Brd_MAD_I                     |        0|   0|      3|     54|    0|
    |Brd_MAD_R_U0                   |Brd_MAD_R                     |        0|   0|      3|     54|    0|
    |Brd_Res_Im_U0                  |Brd_Res_Im                    |        0|   0|      3|     56|    0|
    |Brd_Res_Real_U0                |Brd_Res_Real                  |        0|   0|      3|     56|    0|
    |Brd_STD_I_U0                   |Brd_STD_I                     |        0|   0|      3|     54|    0|
    |Brd_STD_R_U0                   |Brd_STD_R                     |        0|   0|      3|     54|    0|
    |MADCpt_2048_3_ap_int_16_U0     |MADCpt_2048_3_ap_int_16_s     |       22|  33|   2360|   4965|    0|
    |RFIFilter_0_2048_ap_int_16_U0  |RFIFilter_0_2048_ap_int_16_s  |        8|   0|    249|    828|    0|
    |STDCpt_2048_3_ap_int_16_U0     |STDCpt_2048_3_ap_int_16_s     |       42|  45|  13042|  10996|    0|
    +-------------------------------+------------------------------+---------+----+-------+-------+-----+
    |Total                          |                              |       72|  78|  15675|  17283|    0|
    +-------------------------------+------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |                             Name                            | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U      |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U      |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U           |        8|  163|   0|    -|  8156|   16|   130496|
    |stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U       |        8|  163|   0|    -|  8156|   16|   130496|
    |stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U                  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U                  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U                  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U                  |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U                |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U                |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U         |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U     |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_STD_Computation_std_I_o_Brd_STD_I_in_U                |        4|  163|   0|    -|  4078|   16|    65248|
    |stream_STD_Computation_std_R_o_Brd_STD_R_in_U                |        4|  163|   0|    -|  4078|   16|    65248|
    +-------------------------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                                                        |       72| 2608|   0|    0| 73404|  256|  1174464|
    +-------------------------------------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+--------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+---------------------------------+-----+-----+--------------+--------------------------+--------------+
|ap_local_block                   |  out|    1|  ap_ctrl_none|       top_graph_top_rfi_C|  return value|
|ap_local_deadlock                |  out|    1|  ap_ctrl_none|       top_graph_top_rfi_C|  return value|
|ap_clk                           |   in|    1|  ap_ctrl_none|       top_graph_top_rfi_C|  return value|
|ap_rst_n                         |   in|    1|  ap_ctrl_none|       top_graph_top_rfi_C|  return value|
|raw_data_real_i_stream_TDATA     |   in|   16|          axis|    raw_data_real_i_stream|       pointer|
|raw_data_real_i_stream_TVALID    |   in|    1|          axis|    raw_data_real_i_stream|       pointer|
|raw_data_real_i_stream_TREADY    |  out|    1|          axis|    raw_data_real_i_stream|       pointer|
|raw_data_im_i_stream_TDATA       |   in|   16|          axis|      raw_data_im_i_stream|       pointer|
|raw_data_im_i_stream_TVALID      |   in|    1|          axis|      raw_data_im_i_stream|       pointer|
|raw_data_im_i_stream_TREADY      |  out|    1|          axis|      raw_data_im_i_stream|       pointer|
|raw_data_im_o_stream_TDATA       |  out|   16|          axis|      raw_data_im_o_stream|       pointer|
|raw_data_im_o_stream_TVALID      |  out|    1|          axis|      raw_data_im_o_stream|       pointer|
|raw_data_im_o_stream_TREADY      |   in|    1|          axis|      raw_data_im_o_stream|       pointer|
|raw_data_real_o_stream_TDATA     |  out|   16|          axis|    raw_data_real_o_stream|       pointer|
|raw_data_real_o_stream_TVALID    |  out|    1|          axis|    raw_data_real_o_stream|       pointer|
|raw_data_real_o_stream_TREADY    |   in|    1|          axis|    raw_data_real_o_stream|       pointer|
|mad_R_o_stream_TDATA             |  out|   16|          axis|            mad_R_o_stream|       pointer|
|mad_R_o_stream_TVALID            |  out|    1|          axis|            mad_R_o_stream|       pointer|
|mad_R_o_stream_TREADY            |   in|    1|          axis|            mad_R_o_stream|       pointer|
|raw_data_real_1_o_stream_TDATA   |  out|   16|          axis|  raw_data_real_1_o_stream|       pointer|
|raw_data_real_1_o_stream_TVALID  |  out|    1|          axis|  raw_data_real_1_o_stream|       pointer|
|raw_data_real_1_o_stream_TREADY  |   in|    1|          axis|  raw_data_real_1_o_stream|       pointer|
|std_R_o_stream_TDATA             |  out|   16|          axis|            std_R_o_stream|       pointer|
|std_R_o_stream_TVALID            |  out|    1|          axis|            std_R_o_stream|       pointer|
|std_R_o_stream_TREADY            |   in|    1|          axis|            std_R_o_stream|       pointer|
|raw_data_im_1_o_stream_TDATA     |  out|   16|          axis|    raw_data_im_1_o_stream|       pointer|
|raw_data_im_1_o_stream_TVALID    |  out|    1|          axis|    raw_data_im_1_o_stream|       pointer|
|raw_data_im_1_o_stream_TREADY    |   in|    1|          axis|    raw_data_im_1_o_stream|       pointer|
|mad_I_o_stream_TDATA             |  out|   16|          axis|            mad_I_o_stream|       pointer|
|mad_I_o_stream_TVALID            |  out|    1|          axis|            mad_I_o_stream|       pointer|
|mad_I_o_stream_TREADY            |   in|    1|          axis|            mad_I_o_stream|       pointer|
|std_I_o_stream_TDATA             |  out|   16|          axis|            std_I_o_stream|       pointer|
|std_I_o_stream_TVALID            |  out|    1|          axis|            std_I_o_stream|       pointer|
|std_I_o_stream_TREADY            |   in|    1|          axis|            std_I_o_stream|       pointer|
|filtered_im_0_o_stream_TDATA     |  out|   16|          axis|    filtered_im_0_o_stream|       pointer|
|filtered_im_0_o_stream_TVALID    |  out|    1|          axis|    filtered_im_0_o_stream|       pointer|
|filtered_im_0_o_stream_TREADY    |   in|    1|          axis|    filtered_im_0_o_stream|       pointer|
|filtered_real_0_o_stream_TDATA   |  out|   16|          axis|  filtered_real_0_o_stream|       pointer|
|filtered_real_0_o_stream_TVALID  |  out|    1|          axis|  filtered_real_0_o_stream|       pointer|
|filtered_real_0_o_stream_TREADY  |   in|    1|          axis|  filtered_real_0_o_stream|       pointer|
|filtered_im_1_o_stream_TDATA     |  out|   16|          axis|    filtered_im_1_o_stream|       pointer|
|filtered_im_1_o_stream_TVALID    |  out|    1|          axis|    filtered_im_1_o_stream|       pointer|
|filtered_im_1_o_stream_TREADY    |   in|    1|          axis|    filtered_im_1_o_stream|       pointer|
|filtered_real_1_o_stream_TDATA   |  out|   16|          axis|  filtered_real_1_o_stream|       pointer|
|filtered_real_1_o_stream_TVALID  |  out|    1|          axis|  filtered_real_1_o_stream|       pointer|
|filtered_real_1_o_stream_TREADY  |   in|    1|          axis|  filtered_real_1_o_stream|       pointer|
+---------------------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln206 = call void @Brd_Acq_Im, i16 %raw_data_im_i_stream, i16 %raw_data_im_o_stream, i16 %raw_data_im_1_o_stream, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" [top_graph_top_rfi_C.cpp:206]   --->   Operation 13 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln207 = call void @Brd_Acq_Real, i16 %raw_data_real_i_stream, i16 %raw_data_real_o_stream, i16 %raw_data_real_1_o_stream, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" [top_graph_top_rfi_C.cpp:207]   --->   Operation 14 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln206 = call void @Brd_Acq_Im, i16 %raw_data_im_i_stream, i16 %raw_data_im_o_stream, i16 %raw_data_im_1_o_stream, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" [top_graph_top_rfi_C.cpp:206]   --->   Operation 15 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln207 = call void @Brd_Acq_Real, i16 %raw_data_real_i_stream, i16 %raw_data_real_o_stream, i16 %raw_data_real_1_o_stream, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" [top_graph_top_rfi_C.cpp:207]   --->   Operation 16 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln211 = call void @STDCpt<2048, 3, ap_int<16> >, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in" [top_graph_top_rfi_C.cpp:211]   --->   Operation 17 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln218 = call void @MADCpt<2048, 3, ap_int<16> >, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in" [top_graph_top_rfi_C.cpp:218]   --->   Operation 18 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln211 = call void @STDCpt<2048, 3, ap_int<16> >, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in" [top_graph_top_rfi_C.cpp:211]   --->   Operation 19 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln218 = call void @MADCpt<2048, 3, ap_int<16> >, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in" [top_graph_top_rfi_C.cpp:218]   --->   Operation 20 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln225 = call void @Brd_STD_R, i16 %std_R_o_stream, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i" [top_graph_top_rfi_C.cpp:225]   --->   Operation 21 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln232 = call void @Brd_MAD_R, i16 %mad_R_o_stream, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i" [top_graph_top_rfi_C.cpp:232]   --->   Operation 22 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln239 = call void @Brd_MAD_I, i16 %mad_I_o_stream, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i" [top_graph_top_rfi_C.cpp:239]   --->   Operation 23 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln246 = call void @Brd_STD_I, i16 %std_I_o_stream, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i" [top_graph_top_rfi_C.cpp:246]   --->   Operation 24 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln225 = call void @Brd_STD_R, i16 %std_R_o_stream, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i" [top_graph_top_rfi_C.cpp:225]   --->   Operation 25 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln232 = call void @Brd_MAD_R, i16 %mad_R_o_stream, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i" [top_graph_top_rfi_C.cpp:232]   --->   Operation 26 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln239 = call void @Brd_MAD_I, i16 %mad_I_o_stream, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i" [top_graph_top_rfi_C.cpp:239]   --->   Operation 27 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln246 = call void @Brd_STD_I, i16 %std_I_o_stream, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i" [top_graph_top_rfi_C.cpp:246]   --->   Operation 28 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln253 = call void @RFIFilter<0, 2048, ap_int<16> >, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:253]   --->   Operation 29 'call' 'call_ln253' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln253 = call void @RFIFilter<0, 2048, ap_int<16> >, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:253]   --->   Operation 30 'call' 'call_ln253' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln257 = call void @Brd_Res_Im, i16 %filtered_im_1_o_stream, i16 %filtered_im_0_o_stream, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:257]   --->   Operation 31 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln258 = call void @Brd_Res_Real, i16 %filtered_real_1_o_stream, i16 %filtered_real_0_o_stream, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in" [top_graph_top_rfi_C.cpp:258]   --->   Operation 32 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln257 = call void @Brd_Res_Im, i16 %filtered_im_1_o_stream, i16 %filtered_im_0_o_stream, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:257]   --->   Operation 33 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln258 = call void @Brd_Res_Real, i16 %filtered_real_1_o_stream, i16 %filtered_real_0_o_stream, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in" [top_graph_top_rfi_C.cpp:258]   --->   Operation 34 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_7"   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 37 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 8156, i32 8156, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"   --->   Operation 38 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i"   --->   Operation 39 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i"   --->   Operation 40 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 8156, i32 8156, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i"   --->   Operation 41 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i"   --->   Operation 42 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i"   --->   Operation 43 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i"   --->   Operation 44 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i"   --->   Operation 45 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 46 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in"   --->   Operation 47 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"   --->   Operation 48 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in"   --->   Operation 49 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_STD_Computation_std_I_o_Brd_STD_I_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 50 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_STD_Computation_std_R_o_Brd_STD_R_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in"   --->   Operation 51 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_i_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_i_stream"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_i_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_i_stream"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_o_stream"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_o_stream"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_R_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_R_o_stream"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_1_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_1_o_stream"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_R_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_R_o_stream"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_1_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_1_o_stream"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_I_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_I_o_stream"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_I_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_I_o_stream"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_0_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_0_o_stream"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_0_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_0_o_stream"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_1_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_1_o_stream"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_1_o_stream, void @empty_3, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_1_o_stream"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [top_graph_top_rfi_C.cpp:259]   --->   Operation 98 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ raw_data_real_i_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_im_i_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_im_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_real_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mad_R_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_real_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ std_R_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ raw_data_im_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mad_I_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ std_I_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_im_0_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_real_0_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_im_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filtered_real_1_o_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stream_STD_Computation_std_R_o_Brd_STD_R_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_STD_Computation_std_I_o_Brd_STD_I_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_MAD_Computation_mad_R_o_Brd_MAD_R_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_MAD_Computation_mad_I_o_Brd_MAD_I_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_STD_R_out_2_RFI_Filter_std_R_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_Brd_STD_I_out_1_RFI_Filter_std_I_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln206               (call                ) [ 0000000000000]
call_ln207               (call                ) [ 0000000000000]
call_ln211               (call                ) [ 0000000000000]
call_ln218               (call                ) [ 0000000000000]
call_ln225               (call                ) [ 0000000000000]
call_ln232               (call                ) [ 0000000000000]
call_ln239               (call                ) [ 0000000000000]
call_ln246               (call                ) [ 0000000000000]
call_ln253               (call                ) [ 0000000000000]
call_ln257               (call                ) [ 0000000000000]
call_ln258               (call                ) [ 0000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000000]
empty                    (specchannel         ) [ 0000000000000]
empty_82                 (specchannel         ) [ 0000000000000]
empty_83                 (specchannel         ) [ 0000000000000]
empty_84                 (specchannel         ) [ 0000000000000]
empty_85                 (specchannel         ) [ 0000000000000]
empty_86                 (specchannel         ) [ 0000000000000]
empty_87                 (specchannel         ) [ 0000000000000]
empty_88                 (specchannel         ) [ 0000000000000]
empty_89                 (specchannel         ) [ 0000000000000]
empty_90                 (specchannel         ) [ 0000000000000]
empty_91                 (specchannel         ) [ 0000000000000]
empty_92                 (specchannel         ) [ 0000000000000]
empty_93                 (specchannel         ) [ 0000000000000]
empty_94                 (specchannel         ) [ 0000000000000]
empty_95                 (specchannel         ) [ 0000000000000]
empty_96                 (specchannel         ) [ 0000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000]
ret_ln259                (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="raw_data_real_i_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_i_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="raw_data_im_i_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_i_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="raw_data_im_o_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_o_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="raw_data_real_o_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_o_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mad_R_o_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_R_o_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="raw_data_real_1_o_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_real_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="std_R_o_stream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_R_o_stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="raw_data_im_1_o_stream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="raw_data_im_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mad_I_o_stream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mad_I_o_stream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="std_I_o_stream">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="std_I_o_stream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filtered_im_0_o_stream">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_0_o_stream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="filtered_real_0_o_stream">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_0_o_stream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="filtered_im_1_o_stream">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_im_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="filtered_real_1_o_stream">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_real_1_o_stream"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="stream_STD_Computation_std_R_o_Brd_STD_R_in">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_R_o_Brd_STD_R_in"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="stream_STD_Computation_std_I_o_Brd_STD_I_in">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_I_o_Brd_STD_I_in"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_Acq_Im"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_Acq_Real"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, ap_int<16> >"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_STD_R"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_MAD_R"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_MAD_I"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_STD_I"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RFIFilter<0, 2048, ap_int<16> >"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_Res_Im"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Brd_Res_Real"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_I_o_Brd_STD_I_in_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_R_o_Brd_STD_R_in_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="grp_Brd_Acq_Im_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="16" slack="0"/>
<pin id="177" dir="0" index="4" bw="16" slack="0"/>
<pin id="178" dir="0" index="5" bw="16" slack="0"/>
<pin id="179" dir="0" index="6" bw="16" slack="0"/>
<pin id="180" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln206/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_Brd_Acq_Real_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="0" index="4" bw="16" slack="0"/>
<pin id="194" dir="0" index="5" bw="16" slack="0"/>
<pin id="195" dir="0" index="6" bw="16" slack="0"/>
<pin id="196" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln207/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_STDCpt_2048_3_ap_int_16_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="6" slack="0"/>
<pin id="209" dir="0" index="4" bw="109" slack="0"/>
<pin id="210" dir="0" index="5" bw="105" slack="0"/>
<pin id="211" dir="0" index="6" bw="102" slack="0"/>
<pin id="212" dir="0" index="7" bw="97" slack="0"/>
<pin id="213" dir="0" index="8" bw="92" slack="0"/>
<pin id="214" dir="0" index="9" bw="87" slack="0"/>
<pin id="215" dir="0" index="10" bw="82" slack="0"/>
<pin id="216" dir="0" index="11" bw="77" slack="0"/>
<pin id="217" dir="0" index="12" bw="58" slack="0"/>
<pin id="218" dir="0" index="13" bw="26" slack="0"/>
<pin id="219" dir="0" index="14" bw="42" slack="0"/>
<pin id="220" dir="0" index="15" bw="16" slack="0"/>
<pin id="221" dir="0" index="16" bw="16" slack="0"/>
<pin id="222" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln211/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_MADCpt_2048_3_ap_int_16_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="16" slack="0"/>
<pin id="245" dir="0" index="4" bw="16" slack="0"/>
<pin id="246" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_Brd_STD_R_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="0" index="3" bw="16" slack="0"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_Brd_MAD_R_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="16" slack="0"/>
<pin id="267" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln232/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_Brd_MAD_I_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="0"/>
<pin id="276" dir="0" index="3" bw="16" slack="0"/>
<pin id="277" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln239/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_Brd_STD_I_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="0" index="3" bw="16" slack="0"/>
<pin id="287" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln246/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_RFIFilter_0_2048_ap_int_16_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="0" index="3" bw="16" slack="0"/>
<pin id="297" dir="0" index="4" bw="16" slack="0"/>
<pin id="298" dir="0" index="5" bw="16" slack="0"/>
<pin id="299" dir="0" index="6" bw="16" slack="0"/>
<pin id="300" dir="0" index="7" bw="16" slack="0"/>
<pin id="301" dir="0" index="8" bw="16" slack="0"/>
<pin id="302" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln253/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_Brd_Res_Im_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="0" index="3" bw="16" slack="0"/>
<pin id="317" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln257/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_Brd_Res_Real_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="0" index="3" bw="16" slack="0"/>
<pin id="327" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln258/10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="223"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="204" pin=9"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="204" pin=11"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="204" pin=12"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="204" pin=13"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="204" pin=14"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="204" pin=15"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="204" pin=16"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="258"><net_src comp="92" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="94" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="96" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="98" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="303"><net_src comp="100" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="305"><net_src comp="72" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="292" pin=7"/></net>

<net id="311"><net_src comp="82" pin="0"/><net_sink comp="292" pin=8"/></net>

<net id="318"><net_src comp="102" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="82" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="322" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: raw_data_im_o_stream | {2 3 }
	Port: raw_data_real_o_stream | {2 3 }
	Port: mad_R_o_stream | {6 7 }
	Port: raw_data_real_1_o_stream | {2 3 }
	Port: std_R_o_stream | {6 7 }
	Port: raw_data_im_1_o_stream | {2 3 }
	Port: mad_I_o_stream | {6 7 }
	Port: std_I_o_stream | {6 7 }
	Port: filtered_im_0_o_stream | {10 11 }
	Port: filtered_real_0_o_stream | {10 11 }
	Port: filtered_im_1_o_stream | {10 11 }
	Port: filtered_real_1_o_stream | {10 11 }
	Port: stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i | {2 3 }
	Port: stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i | {2 3 }
	Port: stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i | {2 3 }
	Port: stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i | {2 3 }
	Port: stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i | {2 3 }
	Port: stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i | {2 3 }
	Port: stream_STD_Computation_std_R_o_Brd_STD_R_in | {4 5 }
	Port: stream_STD_Computation_std_I_o_Brd_STD_I_in | {4 5 }
	Port: stream_MAD_Computation_mad_R_o_Brd_MAD_R_in | {4 5 }
	Port: stream_MAD_Computation_mad_I_o_Brd_MAD_I_in | {4 5 }
	Port: stream_Brd_STD_R_out_2_RFI_Filter_std_R_i | {6 7 }
	Port: stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i | {6 7 }
	Port: stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i | {6 7 }
	Port: stream_Brd_STD_I_out_1_RFI_Filter_std_I_i | {6 7 }
	Port: stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in | {8 9 }
	Port: stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in | {8 9 }
 - Input state : 
	Port: top_graph_top_rfi_C : raw_data_real_i_stream | {2 3 }
	Port: top_graph_top_rfi_C : raw_data_im_i_stream | {2 3 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i | {4 5 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i | {4 5 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i | {8 9 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i | {4 5 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i | {4 5 }
	Port: top_graph_top_rfi_C : stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i | {8 9 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {4 5 }
	Port: top_graph_top_rfi_C : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {4 5 }
	Port: top_graph_top_rfi_C : stream_STD_Computation_std_R_o_Brd_STD_R_in | {6 7 }
	Port: top_graph_top_rfi_C : stream_STD_Computation_std_I_o_Brd_STD_I_in | {6 7 }
	Port: top_graph_top_rfi_C : stream_MAD_Computation_mad_R_o_Brd_MAD_R_in | {6 7 }
	Port: top_graph_top_rfi_C : stream_MAD_Computation_mad_I_o_Brd_MAD_I_in | {6 7 }
	Port: top_graph_top_rfi_C : stream_Brd_STD_R_out_2_RFI_Filter_std_R_i | {8 9 }
	Port: top_graph_top_rfi_C : stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i | {8 9 }
	Port: top_graph_top_rfi_C : stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i | {8 9 }
	Port: top_graph_top_rfi_C : stream_Brd_STD_I_out_1_RFI_Filter_std_I_i | {8 9 }
	Port: top_graph_top_rfi_C : stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in | {10 11 }
	Port: top_graph_top_rfi_C : stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in | {10 11 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_Brd_Acq_Im_fu_172          |    0    |    0    |  3.176  |    16   |    18   |    0    |
|          |         grp_Brd_Acq_Real_fu_188         |    0    |    0    |  3.176  |    16   |    18   |    0    |
|          |   grp_STDCpt_2048_3_ap_int_16_s_fu_204  |    12   |    45   | 81.2266 |  12464  |   9280  |    0    |
|          |   grp_MADCpt_2048_3_ap_int_16_s_fu_240  |    22   |    33   | 28.7033 |   2580  |   3775  |    0    |
|          |           grp_Brd_STD_R_fu_252          |    0    |    0    |  1.588  |    16   |    9    |    0    |
|   call   |           grp_Brd_MAD_R_fu_262          |    0    |    0    |  1.588  |    16   |    9    |    0    |
|          |           grp_Brd_MAD_I_fu_272          |    0    |    0    |  1.588  |    16   |    9    |    0    |
|          |           grp_Brd_STD_I_fu_282          |    0    |    0    |  1.588  |    16   |    9    |    0    |
|          | grp_RFIFilter_0_2048_ap_int_16_s_fu_292 |    8    |    0    |  12.704 |   445   |   427   |    0    |
|          |          grp_Brd_Res_Im_fu_312          |    0    |    0    |  3.176  |    16   |    18   |    0    |
|          |         grp_Brd_Res_Real_fu_322         |    0    |    0    |  3.176  |    16   |    18   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                         |    42   |    78   |  141.69 |  15617  |  13590  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------------------------------------------------------+--------+--------+--------+
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V|    4   |    0   |    0   |
|                   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V                   |    0   |    6   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V   |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V   |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V   |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V   |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V   |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V    |    3   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V    |    3   |    0   |    0   |
|         pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V        |    2   |    0   |    0   |
|          pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V         |    2   |    0   |    0   |
|          pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V         |    1   |    0   |    0   |
+-------------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                    Total                                                    |   30   |    6   |    6   |
+-------------------------------------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   42   |   78   |   141  |  15617 |  13590 |    0   |
|   Memory  |   30   |    -   |    -   |    6   |    6   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   72   |   78   |   141  |  15623 |  13596 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
