{"vcs1":{"timestamp_begin":1768888609.926628083, "rt":6.79, "ut":6.54, "st":0.19}}
{"vcselab":{"timestamp_begin":1768888616.765499587, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1768888617.094795019, "rt":0.31, "ut":0.23, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768888609.671523300}
{"VCS_COMP_START_TIME": 1768888609.671523300}
{"VCS_COMP_END_TIME": 1768888617.449035711}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 339664}}
{"vcselab": {"peak_mem": 173660}}
