{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 3198.0,
            "DSP": 0.0,
            "BRAM_18K": 9.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 2780,
            "max_cycles": 640,
            "max_cycles_node_name": "MVAU_hls_3",
            "estimated_throughput_fps": 156250.0,
            "estimated_latency_ns": 27800
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 23375.0,
            "FF": 16606.0,
            "DSP": 80.0,
            "DSP48E": 0.0,
            "BRAM_18K": 0.0,
            "URAM": 0.0
        }
    },
    "synth": {
        "resources": {
            "LUT": 9684,
            "FF": 8333,
            "SRL": 623,
            "DSP": 0,
            "BRAM_18K": 0,
            "BRAM_36K": 0,
            "URAM": 0
        }
    },
    "measurement": {
        "performance": {
            "error": false,
            "checksum": 0,
            "min_latency_cycles": 2631,
            "latency_cycles": 4161,
            "interval_cycles": 640,
            "frequency_mhz": 100,
            "min_latency_ms": 0.02631,
            "latency_ms": 0.04161,
            "throughput_fps": 156248,
            "min_pipeline_depth": 4.11,
            "pipeline_depth": 6.5
        }
    },
    "fifosizing": {
        "live": {
            "error": false,
            "fifo_size_total_kB": 0
        }
    },
    "total_build_time": 2780
}
