// Seed: 1850327141
module module_0 (
    output wand id_0,
    output tri module_0,
    output supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10
    , id_31,
    input tri id_11,
    output wire id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output supply0 id_18,
    output wand id_19,
    input wor id_20,
    input supply1 id_21,
    output uwire id_22,
    input supply1 id_23,
    output tri0 id_24,
    input tri0 id_25,
    input supply1 id_26,
    output supply0 id_27
    , id_32,
    input tri1 id_28,
    input tri id_29
);
  assign id_32[1] = id_26;
  localparam id_33 = 1;
  assign id_19 = id_8;
endmodule
module module_1 #(
    parameter id_1  = 32'd23,
    parameter id_10 = 32'd49,
    parameter id_12 = 32'd90,
    parameter id_14 = 32'd51,
    parameter id_15 = 32'd35,
    parameter id_3  = 32'd60,
    parameter id_5  = 32'd46,
    parameter id_6  = 32'd99,
    parameter id_9  = 32'd47
) (
    input tri0 id_0,
    input wand _id_1,
    output uwire id_2,
    output supply1 _id_3,
    input tri1 id_4,
    input tri _id_5,
    input tri0 _id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 _id_9
    , _id_14,
    input wor _id_10,
    input wor id_11,
    input tri0 _id_12
);
  wire _id_15;
  wire id_16;
  logic [id_5  #  (
      .  id_6 (  -1  ),
      .  id_9 (  !  id_12  ),
      .  id_1 (  -1  !=  1  ),
      .  id_10(  1  ),
      .  id_15(  -1 'b0 ),
      .  id_14(  id_12  ),
      .  id_1 (  {  id_1  -  -1 'b0 ,  1  }  ),
      .  id_3 (  1  ),
      .  id_6 (  id_14  ),
      .  id_6 (  -1  ),
      .  id_3 (  id_12  )
) : -1] id_17;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_7,
      id_2,
      id_4,
      id_7,
      id_7,
      id_2,
      id_2,
      id_8,
      id_2,
      id_8,
      id_11,
      id_2,
      id_0,
      id_8,
      id_2,
      id_2,
      id_0,
      id_7,
      id_2,
      id_8,
      id_2,
      id_8,
      id_4,
      id_2,
      id_0,
      id_0
  );
endmodule
