--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.008ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y39.B5      net (fanout=1)        0.377   My_E190/XLXN_76
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.985ns logic, 2.921ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y39.B6      net (fanout=2)        0.313   My_E190/XLXN_74
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.985ns logic, 2.857ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y39.B5      net (fanout=1)        0.377   My_E190/XLXN_76
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.968ns logic, 2.921ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y39.B6      net (fanout=2)        0.313   My_E190/XLXN_74
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (0.968ns logic, 2.857ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X19Y39.B5      net (fanout=1)        0.377   My_E190/XLXN_76
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (0.965ns logic, 2.921ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.471 - 0.438)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X19Y39.B6      net (fanout=2)        0.313   My_E190/XLXN_74
    SLICE_X19Y39.B       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.544   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.965ns logic, 2.857ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X12Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.CQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X12Y43.C5      net (fanout=2)        0.070   Inst_debounce4/delay2<2>
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X12Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X12Y43.B5      net (fanout=2)        0.075   Inst_debounce4/delay2<1>
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 13101766907 paths analyzed, 5532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.381ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram3/Mram_ram26 (SLICE_X14Y35.CI), 112176524 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.185ns (Levels of Logic = 17)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram3/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X6Y10.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000010b
    SLICE_X6Y10.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d7
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X5Y37.A2       net (fanout=7)        1.734   my_Master/Tbusst<25>
    SLICE_X5Y37.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<28>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y181
    SLICE_X14Y35.CI      net (fanout=1)        0.963   my_Master/Stack_Master/XLXN_53<25>
    SLICE_X14Y35.CLK     Tds                   0.044   my_Master/Stack_Master/XLXN_48<28>
                                                       my_Master/Stack_Master/ram3/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     18.185ns (4.726ns logic, 13.459ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.185ns (Levels of Logic = 17)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram3/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
    SLICE_X8Y12.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000061
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000009a
    SLICE_X6Y11.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000ab
    SLICE_X6Y11.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002cb
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X5Y37.A2       net (fanout=7)        1.734   my_Master/Tbusst<25>
    SLICE_X5Y37.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<28>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y181
    SLICE_X14Y35.CI      net (fanout=1)        0.963   my_Master/Stack_Master/XLXN_53<25>
    SLICE_X14Y35.CLK     Tds                   0.044   my_Master/Stack_Master/XLXN_48<28>
                                                       my_Master/Stack_Master/ram3/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     18.185ns (4.726ns logic, 13.459ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram3/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.185ns (Levels of Logic = 17)
  Clock Path Skew:      -0.011ns (0.340 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram3/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X6Y9.D6        net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000016b
    SLICE_X6Y9.COUT      Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e2
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
    SLICE_X6Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X5Y37.A2       net (fanout=7)        1.734   my_Master/Tbusst<25>
    SLICE_X5Y37.A        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<28>
                                                       my_Master/Stack_Master/muxi3/Mmux_Y181
    SLICE_X14Y35.CI      net (fanout=1)        0.963   my_Master/Stack_Master/XLXN_53<25>
    SLICE_X14Y35.CLK     Tds                   0.044   my_Master/Stack_Master/XLXN_48<28>
                                                       my_Master/Stack_Master/ram3/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     18.185ns (4.726ns logic, 13.459ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram0/Mram_ram26 (SLICE_X14Y36.BI), 112176520 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.837ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X6Y10.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000010b
    SLICE_X6Y10.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d7
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X7Y37.D6       net (fanout=7)        1.606   my_Master/Tbusst<25>
    SLICE_X7Y37.D        Tilo                  0.259   my_Master/Stack_Master/R1/q<25>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y181
    SLICE_X14Y36.BI      net (fanout=1)        0.759   my_Master/Stack_Master/XLXN_26<25>
    SLICE_X14Y36.CLK     Tds                   0.028   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     17.837ns (4.710ns logic, 13.127ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.837ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
    SLICE_X8Y12.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000061
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000009a
    SLICE_X6Y11.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000ab
    SLICE_X6Y11.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002cb
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X7Y37.D6       net (fanout=7)        1.606   my_Master/Tbusst<25>
    SLICE_X7Y37.D        Tilo                  0.259   my_Master/Stack_Master/R1/q<25>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y181
    SLICE_X14Y36.BI      net (fanout=1)        0.759   my_Master/Stack_Master/XLXN_26<25>
    SLICE_X14Y36.CLK     Tds                   0.028   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     17.837ns (4.710ns logic, 13.127ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram26 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.837ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X6Y9.D6        net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000016b
    SLICE_X6Y9.COUT      Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e2
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
    SLICE_X6Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.CMUX    Topbc                 0.514   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X18Y22.C3      net (fanout=1)        0.765   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<22>
    SLICE_X18Y22.COUT    Topcyc                0.277   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<22>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<23>
    SLICE_X18Y23.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X0Y41.A5       net (fanout=1)        2.259   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<25>
    SLICE_X0Y41.COUT     Topcya                0.395   my_Master/Tbusst<25>4
                                                       my_Master/Tbusst<25>26
                                                       my_Master/Tbusst<25>_MUXCY_3
    SLICE_X0Y42.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>4
    SLICE_X0Y42.COUT     Tbyp                  0.076   my_Master/Tbusst<25>8
                                                       my_Master/Tbusst<25>_MUXCY_7
    SLICE_X0Y43.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>8
    SLICE_X0Y43.COUT     Tbyp                  0.076   my_Master/Tbusst<25>12
                                                       my_Master/Tbusst<25>_MUXCY_11
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   my_Master/Tbusst<25>12
    SLICE_X0Y44.AMUX     Tcina                 0.194   my_Master/Stack_Master/XLXN_39<25>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y181_cy1
    SLICE_X7Y37.D6       net (fanout=7)        1.606   my_Master/Tbusst<25>
    SLICE_X7Y37.D        Tilo                  0.259   my_Master/Stack_Master/R1/q<25>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y181
    SLICE_X14Y36.BI      net (fanout=1)        0.759   my_Master/Stack_Master/XLXN_26<25>
    SLICE_X14Y36.CLK     Tds                   0.028   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram26
    -------------------------------------------------  ---------------------------
    Total                                     17.837ns (4.710ns logic, 13.127ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Stack_Master/ram0/Mram_ram28 (SLICE_X14Y36.DX), 153000432 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram28 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X6Y10.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000010b
    SLICE_X6Y10.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d7
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.COUT    Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
    SLICE_X20Y20.BMUX    Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000026e
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001ad
    SLICE_X18Y23.B3      net (fanout=1)        0.824   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<25>
    SLICE_X18Y23.DMUX    Topbd                 0.571   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<25>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X2Y38.A5       net (fanout=1)        2.253   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<27>
    SLICE_X2Y38.COUT     Topcya                0.379   my_Master/Tbusst<27>4
                                                       my_Master/Tbusst<27>26
                                                       my_Master/Tbusst<27>_MUXCY_3
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>4
    SLICE_X2Y39.COUT     Tbyp                  0.076   my_Master/Tbusst<27>8
                                                       my_Master/Tbusst<27>_MUXCY_7
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   my_Master/Tbusst<27>8
    SLICE_X2Y40.COUT     Tbyp                  0.076   my_Master/Tbusst<27>12
                                                       my_Master/Tbusst<27>_MUXCY_11
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>12
    SLICE_X2Y41.AMUX     Tcina                 0.212   my_Master/Stack_Master/XLXN_39<27>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y201_cy1
    SLICE_X9Y35.C5       net (fanout=7)        1.190   my_Master/Tbusst<27>
    SLICE_X9Y35.C        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<30>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y201
    SLICE_X14Y36.DX      net (fanout=1)        0.846   my_Master/Stack_Master/XLXN_26<27>
    SLICE_X14Y36.CLK     Tds                  -0.070   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                     17.667ns (4.737ns logic, 12.930ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram28 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
    SLICE_X8Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000ba
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000c1
    SLICE_X8Y12.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000061
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000009a
    SLICE_X6Y11.D6       net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000000ab
    SLICE_X6Y11.COUT     Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002cb
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.COUT    Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
    SLICE_X20Y20.BMUX    Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000026e
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001ad
    SLICE_X18Y23.B3      net (fanout=1)        0.824   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<25>
    SLICE_X18Y23.DMUX    Topbd                 0.571   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<25>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X2Y38.A5       net (fanout=1)        2.253   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<27>
    SLICE_X2Y38.COUT     Topcya                0.379   my_Master/Tbusst<27>4
                                                       my_Master/Tbusst<27>26
                                                       my_Master/Tbusst<27>_MUXCY_3
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>4
    SLICE_X2Y39.COUT     Tbyp                  0.076   my_Master/Tbusst<27>8
                                                       my_Master/Tbusst<27>_MUXCY_7
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   my_Master/Tbusst<27>8
    SLICE_X2Y40.COUT     Tbyp                  0.076   my_Master/Tbusst<27>12
                                                       my_Master/Tbusst<27>_MUXCY_11
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>12
    SLICE_X2Y41.AMUX     Tcina                 0.212   my_Master/Stack_Master/XLXN_39<27>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y201_cy1
    SLICE_X9Y35.C5       net (fanout=7)        1.190   my_Master/Tbusst<27>
    SLICE_X9Y35.C        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<30>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y201
    SLICE_X14Y36.DX      net (fanout=1)        0.846   my_Master/Stack_Master/XLXN_26<27>
    SLICE_X14Y36.CLK     Tds                  -0.070   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                     17.667ns (4.737ns logic, 12.930ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/Stack_Master/update_counter/count_out_1 (FF)
  Destination:          my_Master/Stack_Master/ram0/Mram_ram28 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.338 - 0.351)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/Stack_Master/update_counter/count_out_1 to my_Master/Stack_Master/ram0/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.BQ      Tcko                  0.447   my_Master/Stack_Master/update_counter/count_out<3>
                                                       my_Master/Stack_Master/update_counter/count_out_1
    SLICE_X9Y25.A3       net (fanout=152)      2.167   my_Master/Stack_Master/update_counter/count_out<1>
    SLICE_X9Y25.A        Tilo                  0.259   my_Master/N45
                                                       my_Master/Stack_Master/muxoutN/Mmux_Y281
    SLICE_X8Y9.B2        net (fanout=64)       2.234   my_Master/Nbusld<5>
    SLICE_X8Y9.COUT      Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000373
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000fa
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000181
    SLICE_X8Y10.BMUX     Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000121
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000000da
    SLICE_X6Y9.D6        net (fanout=2)        0.718   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000016b
    SLICE_X6Y9.COUT      Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002e2
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003ab
    SLICE_X6Y10.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002d6
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig000003a3
    SLICE_X6Y11.COUT     Tbyp                  0.076   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002ca
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000039b
    SLICE_X6Y12.BMUX     Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000390
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000002be
    SLICE_X14Y15.D2      net (fanout=1)        1.172   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000030d
    SLICE_X14Y15.COUT    Topcyd                0.261   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000226
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk00000225
    SLICE_X14Y16.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000308
    SLICE_X14Y16.BMUX    Tcinb                 0.292   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000027c
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk0000021d
    SLICE_X20Y19.B1      net (fanout=2)        1.420   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000284
    SLICE_X20Y19.COUT    Topcyb                0.375   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001bd
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001b6
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig00000276
    SLICE_X20Y20.BMUX    Tcinb                 0.260   my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/sig0000026e
                                                       my_Master/Inst_IP_square/Inst_IP_mul16_2/my_mul16/blk00000003/blk000001ad
    SLICE_X18Y23.B3      net (fanout=1)        0.824   my_Master/Inst_IP_square/Inst_IP_mul16_2/mult<25>
    SLICE_X18Y23.DMUX    Topbd                 0.571   my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_lut<25>
                                                       my_Master/Inst_IP_square/Madd_n1[31]_n2[31]_add_1_OUT_cy<27>
    SLICE_X2Y38.A5       net (fanout=1)        2.253   my_Master/Inst_IP_square/n1[31]_n2[31]_add_1_OUT<27>
    SLICE_X2Y38.COUT     Topcya                0.379   my_Master/Tbusst<27>4
                                                       my_Master/Tbusst<27>26
                                                       my_Master/Tbusst<27>_MUXCY_3
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>4
    SLICE_X2Y39.COUT     Tbyp                  0.076   my_Master/Tbusst<27>8
                                                       my_Master/Tbusst<27>_MUXCY_7
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   my_Master/Tbusst<27>8
    SLICE_X2Y40.COUT     Tbyp                  0.076   my_Master/Tbusst<27>12
                                                       my_Master/Tbusst<27>_MUXCY_11
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   my_Master/Tbusst<27>12
    SLICE_X2Y41.AMUX     Tcina                 0.212   my_Master/Stack_Master/XLXN_39<27>
                                                       my_Master/Stack_Master/muxi1/Mmux_Y201_cy1
    SLICE_X9Y35.C5       net (fanout=7)        1.190   my_Master/Tbusst<27>
    SLICE_X9Y35.C        Tilo                  0.259   my_Master/Stack_Master/XLXN_53<30>
                                                       my_Master/Stack_Master/muxi0/Mmux_Y201
    SLICE_X14Y36.DX      net (fanout=1)        0.846   my_Master/Stack_Master/XLXN_26<27>
    SLICE_X14Y36.CLK     Tds                  -0.070   my_Master/Stack_Master/XLXN_17<28>
                                                       my_Master/Stack_Master/ram0/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                     17.667ns (4.737ns logic, 12.930ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X11Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.966 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.DMUX    Tshcko                0.238   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X11Y43.A6      net (fanout=1)        0.127   Inst_debounce4/delay3<3>
    SLICE_X11Y43.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.453ns logic, 0.127ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X19Y41.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (0.945 - 0.722)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.198   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X19Y41.A3      net (fanout=3)        0.257   Inst_debounce4/delay2<4>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.353ns logic, 0.257ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/state_FSM_FFd1 (SLICE_X19Y41.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.223ns (0.945 - 0.722)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.198   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X19Y41.A3      net (fanout=3)        0.257   Inst_debounce4/delay2<4>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/state_FSM_FFd1-In11
                                                       My_arbitre/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.413ns logic, 0.257ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram2/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram1/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      9.191ns|            0|            0|            0|  13101767382|
| TS_clk_gen_clk0               |     10.000ns|      4.008ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     18.381ns|          N/A|            0|            0|  13101766907|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   18.381|    6.817|    6.515|    5.705|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13101767382 paths, 0 nets, and 15676 connections

Design statistics:
   Minimum period:  18.381ns{1}   (Maximum frequency:  54.404MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 28 18:26:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



