Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Apr 12 23:42:27 2020
| Host         : QuantumNet-L4 running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file lab4_design_wrapper_control_sets_placed.rpt
| Design       : lab4_design_wrapper
| Device       : xc7a200t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   340 |
|    Minimum number of control sets                        |   256 |
|    Addition due to synthesis replication                 |    84 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   983 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   340 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     3 |
| >= 16              |   111 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2534 |          854 |
| No           | No                    | Yes                    |             104 |           38 |
| No           | Yes                   | No                     |            1401 |          591 |
| Yes          | No                    | No                     |            1571 |          522 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2144 |          755 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                          | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                 |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                       |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                       |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                        |                1 |              1 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                     |                1 |              1 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                     |                1 |              1 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                     |                1 |              1 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                          | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                           |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
| ~lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                               | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                               |                1 |              1 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                     |                1 |              1 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                             |                1 |              2 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              2 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              2 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              3 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |                1 |              3 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                          |                1 |              3 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                               |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___75_n_0                                                                                                             |                2 |              4 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                       |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                       |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                        |                                                                                                                                                                                                                       |                2 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                    | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                           |                1 |              4 |
| ~lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                               | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                           |                1 |              4 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | lab4_design_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                |                1 |              4 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                    | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                           |                1 |              4 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                3 |              5 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |                3 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                       |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              5 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Cnt_Bclk[4]_i_1_n_0                                                                                                               |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___61_n_0                                                                                                             |                3 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                       |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              5 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                           | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              5 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/BCLK_Fall_int                                                                                                                                                                                             | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                             |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                3 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              6 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                       |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | lab4_design_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                         |                1 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                       |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                              |                                                                                                                                                                                                                       |                1 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                1 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                             |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                       |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | lab4_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                             |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/E[0]                                                                                                                                                                                                                       | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                |                1 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                               |                3 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                               |                2 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                               |                2 |              6 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                               |                2 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              7 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                               |                2 |              7 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                               |                2 |              7 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                      | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                3 |              8 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                3 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                3 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                 |                                                                                                                                                                                                                       |                7 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                5 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |
|  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                           |                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                6 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                4 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |
| ~lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                2 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                4 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                2 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                          |                                                                                                                                                                                                                       |                1 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                      | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                2 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | lab4_design_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                3 |              8 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                      | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                5 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                       |                3 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                         |                2 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                       |                3 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              9 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                4 |             10 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/E[0]                                                                                                                                                                                                                       | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/SR[0]                                                                                                                                              |                4 |             10 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |             10 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                       |                4 |             10 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                4 |             10 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                      | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                6 |             11 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                7 |             11 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                4 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                       |               12 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |             12 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                      |                4 |             13 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |             14 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                       |                5 |             15 |
|  lab4_design_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             16 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/ampl_sig                                                                                                                                                                                                                  | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |                6 |             16 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                |               10 |             16 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                8 |             16 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               12 |             16 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                       |                2 |             16 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                                                                                                              | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               10 |             16 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/cu_inst/E[0]                                                                                                                                                                                                                             | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/cu_inst/SR[0]                                                                                                                                                    |                4 |             16 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                       |                7 |             17 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               12 |             19 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               12 |             20 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                       |                6 |             20 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                    |                5 |             20 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                              |                7 |             20 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                    |                5 |             20 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                5 |             20 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                         | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               10 |             20 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/count0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/count[0]_i_1__0_n_0                                                                                                                                |                6 |             21 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/count0                                                                                                                                                                                                                    | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/count[0]_i_1__2_n_0                                                                                                                               |                6 |             21 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                9 |             21 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/count0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/count[0]_i_1__1_n_0                                                                                                                                |                6 |             21 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/count0                                                                                                                                                                                                                       | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/count[0]_i_1_n_0                                                                                                                                     |                6 |             21 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/count0                                                                                                                                                                                                                     | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/count[0]_i_1__3_n_0                                                                                                                                |                6 |             21 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               11 |             22 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               20 |             23 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        |                                                                                                                                                                                                                                                                                               | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                              |                8 |             23 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               13 |             24 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                8 |             24 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               15 |             25 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               16 |             25 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                         |                8 |             26 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             26 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             26 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             27 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                       |               10 |             27 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                       |                7 |             27 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             27 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |               10 |             28 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                         |                5 |             28 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               21 |             28 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                9 |             28 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                9 |             28 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                        | lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                         |                6 |             28 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |               11 |             28 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                       |                9 |             29 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                       |               11 |             29 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                            |                                                                                                                                                                                                                       |                5 |             29 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                            |                                                                                                                                                                                                                       |               11 |             29 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                         |               10 |             30 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[60]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                       |                9 |             31 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[60]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                       |                8 |             31 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                             | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |               20 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | lab4_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                      |                9 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               12 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                            |                                                                                                                                                                                                                       |                7 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                           |               14 |             32 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                     |                                                                                                                                                                                                                       |                9 |             32 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                       |               19 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                         | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                       |                8 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               13 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                              |               15 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                          | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               12 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                                                                                                | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |                9 |             32 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                         |                                                                                                                                                                                                                       |                6 |             32 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               10 |             33 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                       |                8 |             33 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               13 |             34 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               14 |             35 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                             |                                                                                                                                                                                                                       |                8 |             36 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                       |               10 |             36 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             37 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             38 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/rst                                                                                                                                              |               17 |             41 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               22 |             42 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                       |               14 |             47 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               19 |             48 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               21 |             49 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               18 |             49 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                       |               23 |             64 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               12 |             64 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                       |               26 |             64 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                       |               15 |             64 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                       |               23 |             64 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               26 |             74 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                            |                                                                                                                                                                                                                       |               10 |             75 |
|  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |               22 |             80 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               36 |             92 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               19 |             93 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                       |               12 |             96 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                       |               12 |             96 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               32 |             97 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               32 |             98 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               37 |             98 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               14 |            112 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               14 |            112 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               14 |            112 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               14 |            112 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                                                                                                  |                                                                                                                                                                                                                       |               16 |            128 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                       |               47 |            128 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                       |               33 |            128 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                       |               47 |            129 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                       |               33 |            129 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                       |               55 |            144 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               74 |            149 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                       |               22 |            176 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |               80 |            187 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK | lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                       |               24 |            192 |
|  lab4_design_i/clk_wiz_1/inst/clk_out1                                                   | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                 | lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                            |               82 |            218 |
|  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |              754 |           2310 |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


