

================================================================
== Vitis HLS Report for 'backward_input_1_1_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Wed Nov 12 03:59:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.480 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      633|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|      105|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      424|     -|
|Register             |        -|      -|      266|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|      266|     1162|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_10ns_16s_26_1_1_U3   |mul_10ns_16s_26_1_1   |        0|   1|  0|   5|    0|
    |mul_10ns_16s_26_1_1_U6   |mul_10ns_16s_26_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_8ns_24_1_1_U2    |mul_16s_8ns_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_9ns_25_1_1_U1    |mul_16s_9ns_25_1_1    |        0|   1|  0|   5|    0|
    |mul_8ns_16s_24_1_1_U8    |mul_8ns_16s_24_1_1    |        0|   1|  0|   5|    0|
    |sparsemux_9_2_16_1_1_U4  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U5  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U7  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U9  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   5|  0| 105|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_712_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln121_1_fu_835_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln121_fu_528_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln122_1_fu_1161_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln122_fu_549_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln123_1_fu_1307_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln123_fu_570_p2      |         +|   0|  0|  10|           3|           2|
    |delta_1_fu_412_p2        |         +|   0|  0|  23|          16|          16|
    |sub_ln120_fu_632_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln121_fu_756_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln122_fu_888_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln123_fu_951_p2      |         -|   0|  0|  34|          27|          27|
    |and_ln110_1_fu_480_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_402_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln120_1_fu_1003_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln120_2_fu_1020_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln120_fu_702_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln121_1_fu_1071_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln121_2_fu_1088_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln121_fu_825_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln122_1_fu_1215_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln122_2_fu_1233_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln122_fu_1151_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln123_1_fu_1361_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln123_2_fu_1379_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln123_fu_1297_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_263         |       and|   0|  0|   2|           1|           1|
    |icmp_ln110_fu_382_p2     |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln120_2_fu_674_p2   |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln120_fu_638_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln121_1_fu_797_p2   |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln121_fu_762_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln122_1_fu_1125_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln122_fu_894_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln123_1_fu_1271_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln123_fu_957_p2     |      icmp|   0|  0|  33|          26|          26|
    |or_ln110_1_fu_475_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln110_2_fu_459_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln110_fu_396_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln120_1_fu_997_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln120_2_fu_1025_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln120_3_fu_975_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln120_4_fu_1009_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_696_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln121_1_fu_1065_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln121_2_fu_1093_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln121_3_fu_1043_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln121_4_fu_1077_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln121_fu_819_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln122_1_fu_1209_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln122_2_fu_1239_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln122_3_fu_1185_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln122_4_fu_1221_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln122_fu_1145_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln123_1_fu_1355_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln123_2_fu_1385_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln123_3_fu_1331_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln123_4_fu_1367_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln123_fu_1291_p2      |        or|   0|  0|   2|           1|           1|
    |delta_2_fu_486_p3        |    select|   0|  0|  16|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_1_fu_464_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln110_2_fu_469_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_454_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_1_fu_986_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_2_fu_981_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln120_3_fu_991_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_4_fu_1014_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_fu_970_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_1_fu_1054_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_2_fu_1049_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln121_3_fu_1059_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_4_fu_1082_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_fu_1038_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_1_fu_1197_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_2_fu_1191_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln122_3_fu_1203_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_4_fu_1227_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_fu_1179_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_1_fu_1343_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_2_fu_1337_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln123_3_fu_1349_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_4_fu_1373_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln123_fu_1325_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 633|         409|         398|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                    | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                    |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                      |   9|          2|    1|          2|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address1_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_d1_local        |  43|          8|   16|        128|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address1_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_d1_local        |  43|          8|   16|        128|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address1_local  |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_d1_local        |  43|          8|   16|        128|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0_local    |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address1_local    |  26|          5|    1|          5|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_d1_local          |  43|          8|   16|        128|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                        | 424|         81|   75|        561|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |LUT_B2_load_reg_1518                                                          |  10|   0|   10|          0|
    |LUT_B3_load_reg_1547                                                          |   8|   0|    8|          0|
    |add_ln120_reg_1593                                                            |  16|   0|   16|          0|
    |add_ln121_1_reg_1619                                                          |  16|   0|   16|          0|
    |and_ln120_1_reg_1656                                                          |   1|   0|    1|          0|
    |and_ln120_2_reg_1660                                                          |   1|   0|    1|          0|
    |and_ln121_1_reg_1668                                                          |   1|   0|    1|          0|
    |and_ln121_2_reg_1672                                                          |   1|   0|    1|          0|
    |and_ln122_1_reg_1680                                                          |   1|   0|    1|          0|
    |and_ln122_2_reg_1684                                                          |   1|   0|    1|          0|
    |and_ln123_1_reg_1692                                                          |   1|   0|    1|          0|
    |and_ln123_2_reg_1696                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |delta_1_reg_1397                                                              |  16|   0|   16|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4_reg_1506  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5_reg_1535  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6_reg_1564  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_reg_1476    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4_reg_1500  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5_reg_1529  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6_reg_1558  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_reg_1470    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4_reg_1494  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5_reg_1523  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6_reg_1552  |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_reg_1464    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4_reg_1512    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5_reg_1541    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6_reg_1570    |   1|   0|    1|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_reg_1482      |   1|   0|    1|          0|
    |k_reg_1408                                                                    |   3|   0|    3|          0|
    |mul_ln120_reg_1458                                                            |  24|   0|   24|          0|
    |mul_ln121_reg_1488                                                            |  26|   0|   26|          0|
    |or_ln120_2_reg_1664                                                           |   1|   0|    1|          0|
    |or_ln121_2_reg_1676                                                           |   1|   0|    1|          0|
    |or_ln122_2_reg_1688                                                           |   1|   0|    1|          0|
    |or_ln123_2_reg_1700                                                           |   1|   0|    1|          0|
    |sext_ln116_1_reg_1453                                                         |  24|   0|   24|          0|
    |sext_ln116_reg_1448                                                           |  26|   0|   26|          0|
    |sub_ln122_reg_1628                                                            |  27|   0|   27|          0|
    |sub_ln123_reg_1642                                                            |  27|   0|   27|          0|
    |tmp_32_reg_1402                                                               |   1|   0|    1|          0|
    |tmp_33_reg_1423                                                               |   1|   0|    1|          0|
    |tmp_34_reg_1580                                                               |   1|   0|    1|          0|
    |tmp_36_reg_1587                                                               |   1|   0|    1|          0|
    |tmp_41_reg_1606                                                               |   1|   0|    1|          0|
    |tmp_43_reg_1613                                                               |   1|   0|    1|          0|
    |tmp_reg_1391                                                                  |   1|   0|    1|          0|
    |trunc_ln116_reg_1415                                                          |   2|   0|    2|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 266|   0|  266|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|                               RTL Ports                               | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                                                 |   in|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_rst                                                                 |   in|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_start                                                               |   in|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_done                                                                |  out|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_idle                                                                |  out|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_ready                                                               |  out|    1|  ap_ctrl_hs|                        backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|dL_dy_val                                                              |   in|   16|     ap_none|                                                              dL_dy_val|        scalar|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53        |   in|    3|     ap_none|        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53|       pointer|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52  |   in|    8|     ap_none|  eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52|       pointer|
|LUT_B0_address0                                                        |  out|    8|   ap_memory|                                                                 LUT_B0|         array|
|LUT_B0_ce0                                                             |  out|    1|   ap_memory|                                                                 LUT_B0|         array|
|LUT_B0_q0                                                              |   in|    8|   ap_memory|                                                                 LUT_B0|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address0  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce0       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_q0        |   in|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_address1  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_ce1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_we1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_d1        |  out|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address0  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce0       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_q0        |   in|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_address1  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_ce1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_we1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_d1        |  out|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address0  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce0       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_q0        |   in|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_address1  |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_ce1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_we1       |  out|    1|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_d1        |  out|   16|   ap_memory|           eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address0    |  out|    1|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce0         |  out|    1|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_q0          |   in|   16|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_address1    |  out|    1|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_ce1         |  out|    1|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_we1         |  out|    1|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_d1          |  out|   16|   ap_memory|             eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P|         array|
|LUT_B1_address0                                                        |  out|    8|   ap_memory|                                                                 LUT_B1|         array|
|LUT_B1_ce0                                                             |  out|    1|   ap_memory|                                                                 LUT_B1|         array|
|LUT_B1_q0                                                              |   in|   10|   ap_memory|                                                                 LUT_B1|         array|
|LUT_B2_address0                                                        |  out|    8|   ap_memory|                                                                 LUT_B2|         array|
|LUT_B2_ce0                                                             |  out|    1|   ap_memory|                                                                 LUT_B2|         array|
|LUT_B2_q0                                                              |   in|   10|   ap_memory|                                                                 LUT_B2|         array|
|LUT_B3_address0                                                        |  out|    8|   ap_memory|                                                                 LUT_B3|         array|
|LUT_B3_ce0                                                             |  out|    1|   ap_memory|                                                                 LUT_B3|         array|
|LUT_B3_q0                                                              |   in|    8|   ap_memory|                                                                 LUT_B3|         array|
+-----------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val" [./components.h:109]   --->   Operation 6 'read' 'dL_dy_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i16 %dL_dy_val_read" [./components.h:110]   --->   Operation 7 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.94ns)   --->   "%mul_ln110 = mul i25 %sext_ln110, i25 154" [./components.h:110]   --->   Operation 8 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 24" [./components.h:110]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%delta = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln110, i32 10, i32 24" [./components.h:110]   --->   Operation 10 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%sext_ln110_1 = sext i15 %delta" [./components.h:110]   --->   Operation 11 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 9" [./components.h:110]   --->   Operation 12 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i25 %mul_ln110" [./components.h:110]   --->   Operation 13 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%icmp_ln110 = icmp_ne  i9 %trunc_ln110, i9 0" [./components.h:110]   --->   Operation 14 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln110, i32 10" [./components.h:110]   --->   Operation 15 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%or_ln110 = or i1 %tmp_30, i1 %icmp_ln110" [./components.h:110]   --->   Operation 16 'or' 'or_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%and_ln110 = and i1 %or_ln110, i1 %tmp_29" [./components.h:110]   --->   Operation 17 'and' 'and_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%zext_ln110 = zext i1 %and_ln110" [./components.h:110]   --->   Operation 18 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns) (out node of the LUT)   --->   "%delta_1 = add i16 %sext_ln110_1, i16 %zext_ln110" [./components.h:110]   --->   Operation 19 'add' 'delta_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %delta_1, i32 15" [./components.h:110]   --->   Operation 20 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53" [./components.h:116]   --->   Operation 21 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i3 %k" [./components.h:116]   --->   Operation 22 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:116]   --->   Operation 23 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52" [./components.h:117]   --->   Operation 24 'load' 'u_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i8 %u_index" [./components.h:120]   --->   Operation 25 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln120_1" [./components.h:120]   --->   Operation 26 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:120]   --->   Operation 27 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln120_1" [./components.h:121]   --->   Operation 28 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:121]   --->   Operation 29 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln120_1" [./components.h:122]   --->   Operation 30 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:122]   --->   Operation 31 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln120_1" [./components.h:123]   --->   Operation 32 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:123]   --->   Operation 33 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 34 [1/1] (0.12ns)   --->   "%xor_ln110 = xor i1 %tmp, i1 1" [./components.h:110]   --->   Operation 34 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln110_2 = or i1 %tmp_32, i1 %xor_ln110" [./components.h:110]   --->   Operation 35 'or' 'or_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln110_1 = xor i1 %tmp, i1 %or_ln110_2" [./components.h:110]   --->   Operation 36 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln110_2 = xor i1 %xor_ln110_1, i1 1" [./components.h:110]   --->   Operation 37 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln110_1 = or i1 %tmp_32, i1 %xor_ln110_2" [./components.h:110]   --->   Operation 38 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%and_ln110_1 = and i1 %or_ln110_1, i1 %xor_ln110" [./components.h:110]   --->   Operation 39 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_2 = select i1 %and_ln110_1, i16 32767, i16 %delta_1" [./components.h:110]   --->   Operation 40 'select' 'delta_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i16 %delta_2" [./components.h:116]   --->   Operation 41 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i16 %delta_2" [./components.h:116]   --->   Operation 42 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i1 %tmp_33" [./components.h:116]   --->   Operation 43 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:120]   --->   Operation 44 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i8 %LUT_B0_load" [./components.h:120]   --->   Operation 45 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.94ns)   --->   "%mul_ln120 = mul i24 %sext_ln116_1, i24 %zext_ln120_2" [./components.h:120]   --->   Operation 46 'mul' 'mul_ln120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln116" [./components.h:120]   --->   Operation 47 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln116" [./components.h:120]   --->   Operation 48 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln116" [./components.h:120]   --->   Operation 49 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln116" [./components.h:120]   --->   Operation 50 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 51 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 52 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 52 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 53 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 53 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 54 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 54 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 55 [1/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:121]   --->   Operation 55 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i10 %LUT_B1_load" [./components.h:121]   --->   Operation 56 'zext' 'zext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln121 = mul i26 %zext_ln121_2, i26 %sext_ln116" [./components.h:121]   --->   Operation 57 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.57ns)   --->   "%add_ln121 = add i3 %k, i3 1" [./components.h:121]   --->   Operation 58 'add' 'add_ln121' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln121, i32 2" [./components.h:121]   --->   Operation 59 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i1 %tmp_40" [./components.h:121]   --->   Operation 60 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln121" [./components.h:121]   --->   Operation 61 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln121" [./components.h:121]   --->   Operation 62 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln121" [./components.h:121]   --->   Operation 63 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln121" [./components.h:121]   --->   Operation 64 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 65 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 66 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 66 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 67 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 67 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 68 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 68 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 69 [1/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:122]   --->   Operation 69 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln122 = add i3 %k, i3 2" [./components.h:122]   --->   Operation 70 'add' 'add_ln122' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln122, i32 2" [./components.h:122]   --->   Operation 71 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i1 %tmp_47" [./components.h:122]   --->   Operation 72 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln122" [./components.h:122]   --->   Operation 73 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln122" [./components.h:122]   --->   Operation 74 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln122" [./components.h:122]   --->   Operation 75 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln122" [./components.h:122]   --->   Operation 76 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 77 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 78 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 78 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 79 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 79 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 80 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 80 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 81 [1/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:123]   --->   Operation 81 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 82 [1/1] (0.57ns)   --->   "%add_ln123 = add i3 %k, i3 3" [./components.h:123]   --->   Operation 82 'add' 'add_ln123' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln123, i32 2" [./components.h:123]   --->   Operation 83 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i1 %tmp_54" [./components.h:123]   --->   Operation 84 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln123" [./components.h:123]   --->   Operation 85 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln123" [./components.h:123]   --->   Operation 86 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln123" [./components.h:123]   --->   Operation 87 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln123" [./components.h:123]   --->   Operation 88 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 89 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 90 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 90 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 91 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 91 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 92 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 92 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:109]   --->   Operation 101 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 102 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 103 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 103 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 104 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 104 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 105 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 105 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 106 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load, i16 0, i2 %trunc_ln116" [./components.h:120]   --->   Operation 106 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0" [./components.h:120]   --->   Operation 107 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i26 %shl_ln" [./components.h:120]   --->   Operation 108 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i24 %mul_ln120" [./components.h:120]   --->   Operation 109 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i24 %mul_ln120" [./components.h:120]   --->   Operation 110 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.84ns)   --->   "%sub_ln120 = sub i27 %sext_ln120, i27 %sext_ln120_2" [./components.h:120]   --->   Operation 111 'sub' 'sub_ln120' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.84ns)   --->   "%icmp_ln120 = icmp_eq  i26 %shl_ln, i26 %sext_ln120_1" [./components.h:120]   --->   Operation 112 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %if.end.i.i511, void %if.then.i.i509" [./components.h:120]   --->   Operation 113 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 114 'store' 'store_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit19" [./components.h:120]   --->   Operation 115 'br' 'br_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 2)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 116 'store' 'store_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit19" [./components.h:120]   --->   Operation 117 'br' 'br_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 118 'store' 'store_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit19" [./components.h:120]   --->   Operation 119 'br' 'br_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 0)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 120 'store' 'store_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit19" [./components.h:120]   --->   Operation 121 'br' 'br_ln120' <Predicate = (icmp_ln120 & trunc_ln116 == 3)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 26" [./components.h:120]   --->   Operation 122 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln120, i32 10, i32 25" [./components.h:120]   --->   Operation 123 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 9" [./components.h:120]   --->   Operation 124 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i27 %sub_ln120" [./components.h:120]   --->   Operation 125 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.71ns)   --->   "%icmp_ln120_2 = icmp_ne  i9 %trunc_ln120, i9 0" [./components.h:120]   --->   Operation 126 'icmp' 'icmp_ln120_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 25" [./components.h:120]   --->   Operation 127 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln120, i32 10" [./components.h:120]   --->   Operation 128 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%or_ln120 = or i1 %tmp_37, i1 %icmp_ln120_2" [./components.h:120]   --->   Operation 129 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%and_ln120 = and i1 %or_ln120, i1 %tmp_35" [./components.h:120]   --->   Operation 130 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%zext_ln120 = zext i1 %and_ln120" [./components.h:120]   --->   Operation 131 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln120 = add i16 %trunc_ln4, i16 %zext_ln120" [./components.h:120]   --->   Operation 132 'add' 'add_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.66ns)   --->   "%switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2" [./components.h:120]   --->   Operation 133 'switch' 'switch_ln120' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 134 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 134 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 135 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 135 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 136 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 136 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 137 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/1] (0.45ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4, i16 0, i2 %trunc_ln116" [./components.h:121]   --->   Operation 138 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0" [./components.h:121]   --->   Operation 139 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i26 %shl_ln1" [./components.h:121]   --->   Operation 140 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i26 %mul_ln121" [./components.h:121]   --->   Operation 141 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.84ns)   --->   "%sub_ln121 = sub i27 %sext_ln121, i27 %sext_ln121_1" [./components.h:121]   --->   Operation 142 'sub' 'sub_ln121' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.84ns)   --->   "%icmp_ln121 = icmp_eq  i26 %shl_ln1, i26 %mul_ln121" [./components.h:121]   --->   Operation 143 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %if.end.i.i319, void %if.then.i.i317" [./components.h:121]   --->   Operation 144 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 145 'store' 'store_ln121' <Predicate = (trunc_ln116 == 1 & icmp_ln121)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit34" [./components.h:121]   --->   Operation 146 'br' 'br_ln121' <Predicate = (trunc_ln116 == 1 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 147 'store' 'store_ln121' <Predicate = (trunc_ln116 == 0 & icmp_ln121)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit34" [./components.h:121]   --->   Operation 148 'br' 'br_ln121' <Predicate = (trunc_ln116 == 0 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 149 'store' 'store_ln121' <Predicate = (trunc_ln116 == 2 & icmp_ln121)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit34" [./components.h:121]   --->   Operation 150 'br' 'br_ln121' <Predicate = (trunc_ln116 == 2 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 151 'store' 'store_ln121' <Predicate = (trunc_ln116 == 3 & icmp_ln121)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit34" [./components.h:121]   --->   Operation 152 'br' 'br_ln121' <Predicate = (trunc_ln116 == 3 & icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 26" [./components.h:121]   --->   Operation 153 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln121, i32 10, i32 25" [./components.h:121]   --->   Operation 154 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 9" [./components.h:121]   --->   Operation 155 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i27 %sub_ln121" [./components.h:121]   --->   Operation 156 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.71ns)   --->   "%icmp_ln121_1 = icmp_ne  i9 %trunc_ln121, i9 0" [./components.h:121]   --->   Operation 157 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 25" [./components.h:121]   --->   Operation 158 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln121, i32 10" [./components.h:121]   --->   Operation 159 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%or_ln121 = or i1 %tmp_44, i1 %icmp_ln121_1" [./components.h:121]   --->   Operation 160 'or' 'or_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%and_ln121 = and i1 %or_ln121, i1 %tmp_42" [./components.h:121]   --->   Operation 161 'and' 'and_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_1)   --->   "%zext_ln121_1 = zext i1 %and_ln121" [./components.h:121]   --->   Operation 162 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln121_1 = add i16 %trunc_ln5, i16 %zext_ln121_1" [./components.h:121]   --->   Operation 163 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.66ns)   --->   "%switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2" [./components.h:121]   --->   Operation 164 'switch' 'switch_ln121' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i10 %LUT_B2_load" [./components.h:122]   --->   Operation 165 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.94ns)   --->   "%mul_ln122 = mul i26 %zext_ln122_2, i26 %sext_ln116" [./components.h:122]   --->   Operation 166 'mul' 'mul_ln122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 167 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 168 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 168 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 169 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 169 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 170 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 170 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 171 [1/1] (0.45ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5, i16 0, i2 %trunc_ln116" [./components.h:122]   --->   Operation 171 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0" [./components.h:122]   --->   Operation 172 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i26 %shl_ln2" [./components.h:122]   --->   Operation 173 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i26 %mul_ln122" [./components.h:122]   --->   Operation 174 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.84ns)   --->   "%sub_ln122 = sub i27 %sext_ln122, i27 %sext_ln122_1" [./components.h:122]   --->   Operation 175 'sub' 'sub_ln122' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.84ns)   --->   "%icmp_ln122 = icmp_eq  i26 %shl_ln2, i26 %mul_ln122" [./components.h:122]   --->   Operation 176 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %if.end.i.i127, void %if.then.i.i125" [./components.h:122]   --->   Operation 177 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 178 'store' 'store_ln122' <Predicate = (trunc_ln116 == 0 & icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit49" [./components.h:122]   --->   Operation 179 'br' 'br_ln122' <Predicate = (trunc_ln116 == 0 & icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 180 'store' 'store_ln122' <Predicate = (trunc_ln116 == 1 & icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit49" [./components.h:122]   --->   Operation 181 'br' 'br_ln122' <Predicate = (trunc_ln116 == 1 & icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 182 'store' 'store_ln122' <Predicate = (trunc_ln116 == 2 & icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit49" [./components.h:122]   --->   Operation 183 'br' 'br_ln122' <Predicate = (trunc_ln116 == 2 & icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 184 'store' 'store_ln122' <Predicate = (trunc_ln116 == 3 & icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit49" [./components.h:122]   --->   Operation 185 'br' 'br_ln122' <Predicate = (trunc_ln116 == 3 & icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i8 %LUT_B3_load" [./components.h:123]   --->   Operation 186 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.94ns)   --->   "%mul_ln123 = mul i24 %zext_ln123_2, i24 %sext_ln116_1" [./components.h:123]   --->   Operation 187 'mul' 'mul_ln123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 188 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 189 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 189 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 190 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 190 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 191 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 191 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 192 [1/1] (0.45ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6, i16 0, i2 %trunc_ln116" [./components.h:123]   --->   Operation 192 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0" [./components.h:123]   --->   Operation 193 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i26 %shl_ln3" [./components.h:123]   --->   Operation 194 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i24 %mul_ln123" [./components.h:123]   --->   Operation 195 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln123_2 = sext i24 %mul_ln123" [./components.h:123]   --->   Operation 196 'sext' 'sext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.84ns)   --->   "%sub_ln123 = sub i27 %sext_ln123, i27 %sext_ln123_2" [./components.h:123]   --->   Operation 197 'sub' 'sub_ln123' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.84ns)   --->   "%icmp_ln123 = icmp_eq  i26 %shl_ln3, i26 %sext_ln123_1" [./components.h:123]   --->   Operation 198 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end.i.i, void %if.then.i.i" [./components.h:123]   --->   Operation 199 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 200 'store' 'store_ln123' <Predicate = (trunc_ln116 == 0 & icmp_ln123)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit68" [./components.h:123]   --->   Operation 201 'br' 'br_ln123' <Predicate = (trunc_ln116 == 0 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 202 'store' 'store_ln123' <Predicate = (trunc_ln116 == 2 & icmp_ln123)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit68" [./components.h:123]   --->   Operation 203 'br' 'br_ln123' <Predicate = (trunc_ln116 == 2 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 204 'store' 'store_ln123' <Predicate = (trunc_ln116 == 1 & icmp_ln123)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit68" [./components.h:123]   --->   Operation 205 'br' 'br_ln123' <Predicate = (trunc_ln116 == 1 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 206 'store' 'store_ln123' <Predicate = (trunc_ln116 == 3 & icmp_ln123)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit68" [./components.h:123]   --->   Operation 207 'br' 'br_ln123' <Predicate = (trunc_ln116 == 3 & icmp_ln123)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 208 [1/1] (0.66ns)   --->   "%switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.323, i2 0, void %V42.i.i22.i.i482680.case.020, i2 1, void %V42.i.i22.i.i482680.case.121, i2 2, void %V42.i.i22.i.i482680.case.222" [./components.h:120]   --->   Operation 208 'switch' 'switch_ln120' <Predicate = (icmp_ln120)> <Delay = 0.66>
ST_4 : Operation 209 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 209 'store' 'store_ln120' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:120]   --->   Operation 210 'br' 'br_ln120' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 211 'store' 'store_ln120' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:120]   --->   Operation 212 'br' 'br_ln120' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 213 'store' 'store_ln120' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:120]   --->   Operation 214 'br' 'br_ln120' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 %add_ln120, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 215 'store' 'store_ln120' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:120]   --->   Operation 216 'br' 'br_ln120' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln120, i32 15" [./components.h:120]   --->   Operation 217 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120 = xor i1 %tmp_36, i1 1" [./components.h:120]   --->   Operation 218 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%or_ln120_3 = or i1 %tmp_39, i1 %xor_ln120" [./components.h:120]   --->   Operation 219 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120_2 = xor i1 %tmp_34, i1 %or_ln120_3" [./components.h:120]   --->   Operation 220 'xor' 'xor_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120_1 = xor i1 %tmp_34, i1 1" [./components.h:120]   --->   Operation 221 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120_3 = xor i1 %xor_ln120_2, i1 1" [./components.h:120]   --->   Operation 222 'xor' 'xor_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%or_ln120_1 = or i1 %tmp_39, i1 %xor_ln120_3" [./components.h:120]   --->   Operation 223 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120_1 = and i1 %or_ln120_1, i1 %xor_ln120_1" [./components.h:120]   --->   Operation 224 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_2)   --->   "%or_ln120_4 = or i1 %tmp_36, i1 %tmp_39" [./components.h:120]   --->   Operation 225 'or' 'or_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_2)   --->   "%xor_ln120_4 = xor i1 %or_ln120_4, i1 1" [./components.h:120]   --->   Operation 226 'xor' 'xor_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120_2 = and i1 %tmp_34, i1 %xor_ln120_4" [./components.h:120]   --->   Operation 227 'and' 'and_ln120_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.12ns)   --->   "%or_ln120_2 = or i1 %and_ln120_2, i1 %and_ln120_1" [./components.h:120]   --->   Operation 228 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588" [./components.h:120]   --->   Operation 229 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:120]   --->   Operation 230 'br' 'br_ln120' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %and_ln120_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:120]   --->   Operation 231 'br' 'br_ln120' <Predicate = (or_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.66ns)   --->   "%switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.313, i2 0, void %V42.i.i22.i.i482680.case.010, i2 1, void %V42.i.i22.i.i482680.case.111, i2 2, void %V42.i.i22.i.i482680.case.212" [./components.h:120]   --->   Operation 232 'switch' 'switch_ln120' <Predicate = (or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.66>
ST_4 : Operation 233 [1/1] (0.66ns)   --->   "%switch_ln120 = switch i2 %trunc_ln116, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217" [./components.h:120]   --->   Operation 233 'switch' 'switch_ln120' <Predicate = (or_ln120_2 & and_ln120_1)> <Delay = 0.66>
ST_4 : Operation 234 [1/1] (0.66ns)   --->   "%switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237" [./components.h:121]   --->   Operation 234 'switch' 'switch_ln121' <Predicate = (icmp_ln121)> <Delay = 0.66>
ST_4 : Operation 235 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 235 'store' 'store_ln121' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:121]   --->   Operation 236 'br' 'br_ln121' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 237 'store' 'store_ln121' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:121]   --->   Operation 238 'br' 'br_ln121' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 239 'store' 'store_ln121' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:121]   --->   Operation 240 'br' 'br_ln121' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 %add_ln121_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 241 'store' 'store_ln121' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:121]   --->   Operation 242 'br' 'br_ln121' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln121_1, i32 15" [./components.h:121]   --->   Operation 243 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%xor_ln121 = xor i1 %tmp_43, i1 1" [./components.h:121]   --->   Operation 244 'xor' 'xor_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121_3 = or i1 %tmp_46, i1 %xor_ln121" [./components.h:121]   --->   Operation 245 'or' 'or_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%xor_ln121_2 = xor i1 %tmp_41, i1 %or_ln121_3" [./components.h:121]   --->   Operation 246 'xor' 'xor_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%xor_ln121_1 = xor i1 %tmp_41, i1 1" [./components.h:121]   --->   Operation 247 'xor' 'xor_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%xor_ln121_3 = xor i1 %xor_ln121_2, i1 1" [./components.h:121]   --->   Operation 248 'xor' 'xor_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121_1 = or i1 %tmp_46, i1 %xor_ln121_3" [./components.h:121]   --->   Operation 249 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln121_1 = and i1 %or_ln121_1, i1 %xor_ln121_1" [./components.h:121]   --->   Operation 250 'and' 'and_ln121_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_2)   --->   "%or_ln121_4 = or i1 %tmp_43, i1 %tmp_46" [./components.h:121]   --->   Operation 251 'or' 'or_ln121_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_2)   --->   "%xor_ln121_4 = xor i1 %or_ln121_4, i1 1" [./components.h:121]   --->   Operation 252 'xor' 'xor_ln121_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln121_2 = and i1 %tmp_41, i1 %xor_ln121_4" [./components.h:121]   --->   Operation 253 'and' 'and_ln121_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.12ns)   --->   "%or_ln121_2 = or i1 %and_ln121_2, i1 %and_ln121_1" [./components.h:121]   --->   Operation 254 'or' 'or_ln121_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %or_ln121_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396" [./components.h:121]   --->   Operation 255 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %and_ln121_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:121]   --->   Operation 256 'br' 'br_ln121' <Predicate = (or_ln121_2)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %and_ln121_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:121]   --->   Operation 257 'br' 'br_ln121' <Predicate = (or_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.66ns)   --->   "%switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.025, i2 2, void %V42.i.i22.i.i290706.case.328, i2 0, void %V42.i.i22.i.i290706.case.126, i2 1, void %V42.i.i22.i.i290706.case.227" [./components.h:121]   --->   Operation 258 'switch' 'switch_ln121' <Predicate = (or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.66>
ST_4 : Operation 259 [1/1] (0.66ns)   --->   "%switch_ln121 = switch i2 %trunc_ln116, void %V42.i.i22.i.i290706.case.030, i2 2, void %V42.i.i22.i.i290706.case.333, i2 0, void %V42.i.i22.i.i290706.case.131, i2 1, void %V42.i.i22.i.i290706.case.232" [./components.h:121]   --->   Operation 259 'switch' 'switch_ln121' <Predicate = (or_ln121_2 & and_ln121_1)> <Delay = 0.66>
ST_4 : Operation 260 [1/1] (0.66ns)   --->   "%switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.151, i2 2, void %V42.i.i22.i.i98733.case.050, i2 1, void %V42.i.i22.i.i98733.case.353, i2 0, void %V42.i.i22.i.i98733.case.252" [./components.h:122]   --->   Operation 260 'switch' 'switch_ln122' <Predicate = (icmp_ln122)> <Delay = 0.66>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 26" [./components.h:122]   --->   Operation 261 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln122, i32 10, i32 25" [./components.h:122]   --->   Operation 262 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 9" [./components.h:122]   --->   Operation 263 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i27 %sub_ln122" [./components.h:122]   --->   Operation 264 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.71ns)   --->   "%icmp_ln122_1 = icmp_ne  i9 %trunc_ln122, i9 0" [./components.h:122]   --->   Operation 265 'icmp' 'icmp_ln122_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 25" [./components.h:122]   --->   Operation 266 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln122, i32 10" [./components.h:122]   --->   Operation 267 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%or_ln122 = or i1 %tmp_51, i1 %icmp_ln122_1" [./components.h:122]   --->   Operation 268 'or' 'or_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%and_ln122 = and i1 %or_ln122, i1 %tmp_49" [./components.h:122]   --->   Operation 269 'and' 'and_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln122_1)   --->   "%zext_ln122_1 = zext i1 %and_ln122" [./components.h:122]   --->   Operation 270 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln122_1 = add i16 %trunc_ln6, i16 %zext_ln122_1" [./components.h:122]   --->   Operation 271 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.66ns)   --->   "%switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2" [./components.h:122]   --->   Operation 272 'switch' 'switch_ln122' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 273 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 273 'store' 'store_ln122' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:122]   --->   Operation 274 'br' 'br_ln122' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 275 'store' 'store_ln122' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:122]   --->   Operation 276 'br' 'br_ln122' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 277 'store' 'store_ln122' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:122]   --->   Operation 278 'br' 'br_ln122' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %add_ln122_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 279 'store' 'store_ln122' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:122]   --->   Operation 280 'br' 'br_ln122' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122_1, i32 15" [./components.h:122]   --->   Operation 281 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122 = xor i1 %tmp_50, i1 1" [./components.h:122]   --->   Operation 282 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122_3 = or i1 %tmp_53, i1 %xor_ln122" [./components.h:122]   --->   Operation 283 'or' 'or_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122_2 = xor i1 %tmp_48, i1 %or_ln122_3" [./components.h:122]   --->   Operation 284 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122_1 = xor i1 %tmp_48, i1 1" [./components.h:122]   --->   Operation 285 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122_3 = xor i1 %xor_ln122_2, i1 1" [./components.h:122]   --->   Operation 286 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122_1 = or i1 %tmp_53, i1 %xor_ln122_3" [./components.h:122]   --->   Operation 287 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_1 = and i1 %or_ln122_1, i1 %xor_ln122_1" [./components.h:122]   --->   Operation 288 'and' 'and_ln122_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_2)   --->   "%or_ln122_4 = or i1 %tmp_50, i1 %tmp_53" [./components.h:122]   --->   Operation 289 'or' 'or_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_2)   --->   "%xor_ln122_4 = xor i1 %or_ln122_4, i1 1" [./components.h:122]   --->   Operation 290 'xor' 'xor_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_2 = and i1 %tmp_48, i1 %xor_ln122_4" [./components.h:122]   --->   Operation 291 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.12ns)   --->   "%or_ln122_2 = or i1 %and_ln122_2, i1 %and_ln122_1" [./components.h:122]   --->   Operation 292 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %or_ln122_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204" [./components.h:122]   --->   Operation 293 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:122]   --->   Operation 294 'br' 'br_ln122' <Predicate = (or_ln122_2)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:122]   --->   Operation 295 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.66ns)   --->   "%switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.141, i2 2, void %V42.i.i22.i.i98733.case.040, i2 1, void %V42.i.i22.i.i98733.case.343, i2 0, void %V42.i.i22.i.i98733.case.242" [./components.h:122]   --->   Operation 296 'switch' 'switch_ln122' <Predicate = (or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.66>
ST_4 : Operation 297 [1/1] (0.66ns)   --->   "%switch_ln122 = switch i2 %trunc_ln116, void %V42.i.i22.i.i98733.case.146, i2 2, void %V42.i.i22.i.i98733.case.045, i2 1, void %V42.i.i22.i.i98733.case.348, i2 0, void %V42.i.i22.i.i98733.case.247" [./components.h:122]   --->   Operation 297 'switch' 'switch_ln122' <Predicate = (or_ln122_2 & and_ln122_1)> <Delay = 0.66>
ST_4 : Operation 298 [1/1] (0.66ns)   --->   "%switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.271, i2 1, void %V42.i.i22.i.i760.case.069, i2 2, void %V42.i.i22.i.i760.case.170, i2 0, void %V42.i.i22.i.i760.case.372" [./components.h:123]   --->   Operation 298 'switch' 'switch_ln123' <Predicate = (icmp_ln123)> <Delay = 0.66>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 26" [./components.h:123]   --->   Operation 299 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln123, i32 10, i32 25" [./components.h:123]   --->   Operation 300 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 9" [./components.h:123]   --->   Operation 301 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i27 %sub_ln123" [./components.h:123]   --->   Operation 302 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.71ns)   --->   "%icmp_ln123_1 = icmp_ne  i9 %trunc_ln123, i9 0" [./components.h:123]   --->   Operation 303 'icmp' 'icmp_ln123_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 25" [./components.h:123]   --->   Operation 304 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln123, i32 10" [./components.h:123]   --->   Operation 305 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%or_ln123 = or i1 %tmp_58, i1 %icmp_ln123_1" [./components.h:123]   --->   Operation 306 'or' 'or_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%and_ln123 = and i1 %or_ln123, i1 %tmp_56" [./components.h:123]   --->   Operation 307 'and' 'and_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln123_1)   --->   "%zext_ln123_1 = zext i1 %and_ln123" [./components.h:123]   --->   Operation 308 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln123_1 = add i16 %trunc_ln7, i16 %zext_ln123_1" [./components.h:123]   --->   Operation 309 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.66ns)   --->   "%switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3" [./components.h:123]   --->   Operation 310 'switch' 'switch_ln123' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 311 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 311 'store' 'store_ln123' <Predicate = (trunc_ln116 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:123]   --->   Operation 312 'br' 'br_ln123' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 313 'store' 'store_ln123' <Predicate = (trunc_ln116 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:123]   --->   Operation 314 'br' 'br_ln123' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 315 'store' 'store_ln123' <Predicate = (trunc_ln116 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:123]   --->   Operation 316 'br' 'br_ln123' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 %add_ln123_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 317 'store' 'store_ln123' <Predicate = (trunc_ln116 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:123]   --->   Operation 318 'br' 'br_ln123' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln123_1, i32 15" [./components.h:123]   --->   Operation 319 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln123 = xor i1 %tmp_57, i1 1" [./components.h:123]   --->   Operation 320 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123_3 = or i1 %tmp_59, i1 %xor_ln123" [./components.h:123]   --->   Operation 321 'or' 'or_ln123_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln123_2 = xor i1 %tmp_55, i1 %or_ln123_3" [./components.h:123]   --->   Operation 322 'xor' 'xor_ln123_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln123_1 = xor i1 %tmp_55, i1 1" [./components.h:123]   --->   Operation 323 'xor' 'xor_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln123_3 = xor i1 %xor_ln123_2, i1 1" [./components.h:123]   --->   Operation 324 'xor' 'xor_ln123_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123_1 = or i1 %tmp_59, i1 %xor_ln123_3" [./components.h:123]   --->   Operation 325 'or' 'or_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_1 = and i1 %or_ln123_1, i1 %xor_ln123_1" [./components.h:123]   --->   Operation 326 'and' 'and_ln123_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_2)   --->   "%or_ln123_4 = or i1 %tmp_57, i1 %tmp_59" [./components.h:123]   --->   Operation 327 'or' 'or_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_2)   --->   "%xor_ln123_4 = xor i1 %or_ln123_4, i1 1" [./components.h:123]   --->   Operation 328 'xor' 'xor_ln123_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_2 = and i1 %tmp_55, i1 %xor_ln123_4" [./components.h:123]   --->   Operation 329 'and' 'and_ln123_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.12ns)   --->   "%or_ln123_2 = or i1 %and_ln123_2, i1 %and_ln123_1" [./components.h:123]   --->   Operation 330 'or' 'or_ln123_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %or_ln123_2, void %for.end62, void %if.end.i.i.i25" [./components.h:123]   --->   Operation 331 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:123]   --->   Operation 332 'br' 'br_ln123' <Predicate = (or_ln123_2)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %and_ln123_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:123]   --->   Operation 333 'br' 'br_ln123' <Predicate = (or_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.66ns)   --->   "%switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.261, i2 1, void %V42.i.i22.i.i760.case.059, i2 2, void %V42.i.i22.i.i760.case.160, i2 0, void %V42.i.i22.i.i760.case.362" [./components.h:123]   --->   Operation 334 'switch' 'switch_ln123' <Predicate = (or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.66>
ST_4 : Operation 335 [1/1] (0.66ns)   --->   "%switch_ln123 = switch i2 %trunc_ln116, void %V42.i.i22.i.i760.case.266, i2 1, void %V42.i.i22.i.i760.case.064, i2 2, void %V42.i.i22.i.i760.case.165, i2 0, void %V42.i.i22.i.i760.case.367" [./components.h:123]   --->   Operation 335 'switch' 'switch_ln123' <Predicate = (or_ln123_2 & and_ln123_1)> <Delay = 0.66>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end.i.i511" [./components.h:120]   --->   Operation 336 'br' 'br_ln120' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 337 'store' 'store_ln120' <Predicate = (trunc_ln116 == 2 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit9" [./components.h:120]   --->   Operation 338 'br' 'br_ln120' <Predicate = (trunc_ln116 == 2 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 339 'store' 'store_ln120' <Predicate = (trunc_ln116 == 1 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit9" [./components.h:120]   --->   Operation 340 'br' 'br_ln120' <Predicate = (trunc_ln116 == 1 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 341 'store' 'store_ln120' <Predicate = (trunc_ln116 == 0 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit9" [./components.h:120]   --->   Operation 342 'br' 'br_ln120' <Predicate = (trunc_ln116 == 0 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 343 'store' 'store_ln120' <Predicate = (trunc_ln116 == 3 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit9" [./components.h:120]   --->   Operation 344 'br' 'br_ln120' <Predicate = (trunc_ln116 == 3 & or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end15.i.i.i601" [./components.h:120]   --->   Operation 345 'br' 'br_ln120' <Predicate = (or_ln120_2 & and_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln120 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:120]   --->   Operation 346 'br' 'br_ln120' <Predicate = (or_ln120_2 & !and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:120]   --->   Operation 347 'store' 'store_ln120' <Predicate = (trunc_ln116 == 2 & or_ln120_2 & and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit14" [./components.h:120]   --->   Operation 348 'br' 'br_ln120' <Predicate = (trunc_ln116 == 2 & or_ln120_2 & and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:120]   --->   Operation 349 'store' 'store_ln120' <Predicate = (trunc_ln116 == 1 & or_ln120_2 & and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit14" [./components.h:120]   --->   Operation 350 'br' 'br_ln120' <Predicate = (trunc_ln116 == 1 & or_ln120_2 & and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:120]   --->   Operation 351 'store' 'store_ln120' <Predicate = (trunc_ln116 == 0 & or_ln120_2 & and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit14" [./components.h:120]   --->   Operation 352 'br' 'br_ln120' <Predicate = (trunc_ln116 == 0 & or_ln120_2 & and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.68ns)   --->   "%store_ln120 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:120]   --->   Operation 353 'store' 'store_ln120' <Predicate = (trunc_ln116 == 3 & or_ln120_2 & and_ln120_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln120 = br void %V42.i.i22.i.i482680.exit14" [./components.h:120]   --->   Operation 354 'br' 'br_ln120' <Predicate = (trunc_ln116 == 3 & or_ln120_2 & and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln120 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:120]   --->   Operation 355 'br' 'br_ln120' <Predicate = (or_ln120_2 & and_ln120_1)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln121 = br void %if.end.i.i319" [./components.h:121]   --->   Operation 356 'br' 'br_ln121' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 357 'store' 'store_ln121' <Predicate = (trunc_ln116 == 1 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit24" [./components.h:121]   --->   Operation 358 'br' 'br_ln121' <Predicate = (trunc_ln116 == 1 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 359 'store' 'store_ln121' <Predicate = (trunc_ln116 == 0 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit24" [./components.h:121]   --->   Operation 360 'br' 'br_ln121' <Predicate = (trunc_ln116 == 0 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 361 'store' 'store_ln121' <Predicate = (trunc_ln116 == 2 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit24" [./components.h:121]   --->   Operation 362 'br' 'br_ln121' <Predicate = (trunc_ln116 == 2 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 363 'store' 'store_ln121' <Predicate = (trunc_ln116 == 3 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit24" [./components.h:121]   --->   Operation 364 'br' 'br_ln121' <Predicate = (trunc_ln116 == 3 & or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln121 = br void %if.end15.i.i.i409" [./components.h:121]   --->   Operation 365 'br' 'br_ln121' <Predicate = (or_ln121_2 & and_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln121 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:121]   --->   Operation 366 'br' 'br_ln121' <Predicate = (or_ln121_2 & !and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:121]   --->   Operation 367 'store' 'store_ln121' <Predicate = (trunc_ln116 == 1 & or_ln121_2 & and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit29" [./components.h:121]   --->   Operation 368 'br' 'br_ln121' <Predicate = (trunc_ln116 == 1 & or_ln121_2 & and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:121]   --->   Operation 369 'store' 'store_ln121' <Predicate = (trunc_ln116 == 0 & or_ln121_2 & and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit29" [./components.h:121]   --->   Operation 370 'br' 'br_ln121' <Predicate = (trunc_ln116 == 0 & or_ln121_2 & and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:121]   --->   Operation 371 'store' 'store_ln121' <Predicate = (trunc_ln116 == 2 & or_ln121_2 & and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit29" [./components.h:121]   --->   Operation 372 'br' 'br_ln121' <Predicate = (trunc_ln116 == 2 & or_ln121_2 & and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.68ns)   --->   "%store_ln121 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:121]   --->   Operation 373 'store' 'store_ln121' <Predicate = (trunc_ln116 == 3 & or_ln121_2 & and_ln121_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln121 = br void %V42.i.i22.i.i290706.exit29" [./components.h:121]   --->   Operation 374 'br' 'br_ln121' <Predicate = (trunc_ln116 == 3 & or_ln121_2 & and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln121 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:121]   --->   Operation 375 'br' 'br_ln121' <Predicate = (or_ln121_2 & and_ln121_1)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end.i.i127" [./components.h:122]   --->   Operation 376 'br' 'br_ln122' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 377 'store' 'store_ln122' <Predicate = (trunc_ln116 == 0 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit39" [./components.h:122]   --->   Operation 378 'br' 'br_ln122' <Predicate = (trunc_ln116 == 0 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 379 'store' 'store_ln122' <Predicate = (trunc_ln116 == 1 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit39" [./components.h:122]   --->   Operation 380 'br' 'br_ln122' <Predicate = (trunc_ln116 == 1 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 381 'store' 'store_ln122' <Predicate = (trunc_ln116 == 2 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit39" [./components.h:122]   --->   Operation 382 'br' 'br_ln122' <Predicate = (trunc_ln116 == 2 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 383 'store' 'store_ln122' <Predicate = (trunc_ln116 == 3 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit39" [./components.h:122]   --->   Operation 384 'br' 'br_ln122' <Predicate = (trunc_ln116 == 3 & or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end15.i.i.i217" [./components.h:122]   --->   Operation 385 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:122]   --->   Operation 386 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:122]   --->   Operation 387 'store' 'store_ln122' <Predicate = (trunc_ln116 == 0 & or_ln122_2 & and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit44" [./components.h:122]   --->   Operation 388 'br' 'br_ln122' <Predicate = (trunc_ln116 == 0 & or_ln122_2 & and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:122]   --->   Operation 389 'store' 'store_ln122' <Predicate = (trunc_ln116 == 1 & or_ln122_2 & and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit44" [./components.h:122]   --->   Operation 390 'br' 'br_ln122' <Predicate = (trunc_ln116 == 1 & or_ln122_2 & and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:122]   --->   Operation 391 'store' 'store_ln122' <Predicate = (trunc_ln116 == 2 & or_ln122_2 & and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit44" [./components.h:122]   --->   Operation 392 'br' 'br_ln122' <Predicate = (trunc_ln116 == 2 & or_ln122_2 & and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:122]   --->   Operation 393 'store' 'store_ln122' <Predicate = (trunc_ln116 == 3 & or_ln122_2 & and_ln122_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln122 = br void %V42.i.i22.i.i98733.exit44" [./components.h:122]   --->   Operation 394 'br' 'br_ln122' <Predicate = (trunc_ln116 == 3 & or_ln122_2 & and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:122]   --->   Operation 395 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_1)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln123 = br void %if.end.i.i" [./components.h:123]   --->   Operation 396 'br' 'br_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 397 'store' 'store_ln123' <Predicate = (trunc_ln116 == 0 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit58" [./components.h:123]   --->   Operation 398 'br' 'br_ln123' <Predicate = (trunc_ln116 == 0 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 399 'store' 'store_ln123' <Predicate = (trunc_ln116 == 2 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit58" [./components.h:123]   --->   Operation 400 'br' 'br_ln123' <Predicate = (trunc_ln116 == 2 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 401 'store' 'store_ln123' <Predicate = (trunc_ln116 == 1 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit58" [./components.h:123]   --->   Operation 402 'br' 'br_ln123' <Predicate = (trunc_ln116 == 1 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 403 'store' 'store_ln123' <Predicate = (trunc_ln116 == 3 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit58" [./components.h:123]   --->   Operation 404 'br' 'br_ln123' <Predicate = (trunc_ln116 == 3 & or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln123 = br void %if.end15.i.i.i" [./components.h:123]   --->   Operation 405 'br' 'br_ln123' <Predicate = (or_ln123_2 & and_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.end62" [./components.h:123]   --->   Operation 406 'br' 'br_ln123' <Predicate = (or_ln123_2 & !and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:123]   --->   Operation 407 'store' 'store_ln123' <Predicate = (trunc_ln116 == 0 & or_ln123_2 & and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit63" [./components.h:123]   --->   Operation 408 'br' 'br_ln123' <Predicate = (trunc_ln116 == 0 & or_ln123_2 & and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:123]   --->   Operation 409 'store' 'store_ln123' <Predicate = (trunc_ln116 == 2 & or_ln123_2 & and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit63" [./components.h:123]   --->   Operation 410 'br' 'br_ln123' <Predicate = (trunc_ln116 == 2 & or_ln123_2 & and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:123]   --->   Operation 411 'store' 'store_ln123' <Predicate = (trunc_ln116 == 1 & or_ln123_2 & and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit63" [./components.h:123]   --->   Operation 412 'br' 'br_ln123' <Predicate = (trunc_ln116 == 1 & or_ln123_2 & and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.68ns)   --->   "%store_ln123 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:123]   --->   Operation 413 'store' 'store_ln123' <Predicate = (trunc_ln116 == 3 & or_ln123_2 & and_ln123_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln123 = br void %V42.i.i22.i.i760.exit63" [./components.h:123]   --->   Operation 414 'br' 'br_ln123' <Predicate = (trunc_ln116 == 3 & or_ln123_2 & and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.end62" [./components.h:123]   --->   Operation 415 'br' 'br_ln123' <Predicate = (or_ln123_2 & and_ln123_1)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [./components.h:127]   --->   Operation 416 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dL_dy_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LUT_B0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ LUT_B1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dL_dy_val_read                                                      (read          ) [ 000000]
sext_ln110                                                          (sext          ) [ 000000]
mul_ln110                                                           (mul           ) [ 000000]
tmp                                                                 (bitselect     ) [ 001000]
delta                                                               (partselect    ) [ 000000]
sext_ln110_1                                                        (sext          ) [ 000000]
tmp_29                                                              (bitselect     ) [ 000000]
trunc_ln110                                                         (trunc         ) [ 000000]
icmp_ln110                                                          (icmp          ) [ 000000]
tmp_30                                                              (bitselect     ) [ 000000]
or_ln110                                                            (or            ) [ 000000]
and_ln110                                                           (and           ) [ 000000]
zext_ln110                                                          (zext          ) [ 000000]
delta_1                                                             (add           ) [ 001000]
tmp_32                                                              (bitselect     ) [ 001000]
k                                                                   (load          ) [ 001000]
trunc_ln116                                                         (trunc         ) [ 011111]
tmp_33                                                              (bitselect     ) [ 001000]
u_index                                                             (load          ) [ 000000]
zext_ln120_1                                                        (zext          ) [ 000000]
LUT_B0_addr                                                         (getelementptr ) [ 001000]
LUT_B1_addr                                                         (getelementptr ) [ 001000]
LUT_B2_addr                                                         (getelementptr ) [ 001000]
LUT_B3_addr                                                         (getelementptr ) [ 001000]
xor_ln110                                                           (xor           ) [ 000000]
or_ln110_2                                                          (or            ) [ 000000]
xor_ln110_1                                                         (xor           ) [ 000000]
xor_ln110_2                                                         (xor           ) [ 000000]
or_ln110_1                                                          (or            ) [ 000000]
and_ln110_1                                                         (and           ) [ 000000]
delta_2                                                             (select        ) [ 000000]
sext_ln116                                                          (sext          ) [ 000100]
sext_ln116_1                                                        (sext          ) [ 000100]
zext_ln116                                                          (zext          ) [ 000000]
LUT_B0_load                                                         (load          ) [ 000000]
zext_ln120_2                                                        (zext          ) [ 000000]
mul_ln120                                                           (mul           ) [ 000100]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr   (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr   (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr   (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr     (getelementptr ) [ 010111]
LUT_B1_load                                                         (load          ) [ 000000]
zext_ln121_2                                                        (zext          ) [ 000000]
mul_ln121                                                           (mul           ) [ 000100]
add_ln121                                                           (add           ) [ 000000]
tmp_40                                                              (bitselect     ) [ 000000]
zext_ln121                                                          (zext          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4   (getelementptr ) [ 010111]
LUT_B2_load                                                         (load          ) [ 000100]
add_ln122                                                           (add           ) [ 000000]
tmp_47                                                              (bitselect     ) [ 000000]
zext_ln122                                                          (zext          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5   (getelementptr ) [ 010111]
LUT_B3_load                                                         (load          ) [ 000100]
add_ln123                                                           (add           ) [ 000000]
tmp_54                                                              (bitselect     ) [ 000000]
zext_ln123                                                          (zext          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 (getelementptr ) [ 010111]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6   (getelementptr ) [ 010111]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specmemcore_ln0                                                     (specmemcore   ) [ 000000]
specpipeline_ln109                                                  (specpipeline  ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load   (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load   (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load   (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load     (load          ) [ 000000]
tmp_s                                                               (sparsemux     ) [ 000000]
shl_ln                                                              (bitconcatenate) [ 000000]
sext_ln120                                                          (sext          ) [ 000000]
sext_ln120_1                                                        (sext          ) [ 000000]
sext_ln120_2                                                        (sext          ) [ 000000]
sub_ln120                                                           (sub           ) [ 000000]
icmp_ln120                                                          (icmp          ) [ 010111]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
tmp_34                                                              (bitselect     ) [ 000010]
trunc_ln4                                                           (partselect    ) [ 000000]
tmp_35                                                              (bitselect     ) [ 000000]
trunc_ln120                                                         (trunc         ) [ 000000]
icmp_ln120_2                                                        (icmp          ) [ 000000]
tmp_36                                                              (bitselect     ) [ 000010]
tmp_37                                                              (bitselect     ) [ 000000]
or_ln120                                                            (or            ) [ 000000]
and_ln120                                                           (and           ) [ 000000]
zext_ln120                                                          (zext          ) [ 000000]
add_ln120                                                           (add           ) [ 000010]
switch_ln120                                                        (switch        ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4   (load          ) [ 000000]
tmp_20                                                              (sparsemux     ) [ 000000]
shl_ln1                                                             (bitconcatenate) [ 000000]
sext_ln121                                                          (sext          ) [ 000000]
sext_ln121_1                                                        (sext          ) [ 000000]
sub_ln121                                                           (sub           ) [ 000000]
icmp_ln121                                                          (icmp          ) [ 010111]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
tmp_41                                                              (bitselect     ) [ 000010]
trunc_ln5                                                           (partselect    ) [ 000000]
tmp_42                                                              (bitselect     ) [ 000000]
trunc_ln121                                                         (trunc         ) [ 000000]
icmp_ln121_1                                                        (icmp          ) [ 000000]
tmp_43                                                              (bitselect     ) [ 000010]
tmp_44                                                              (bitselect     ) [ 000000]
or_ln121                                                            (or            ) [ 000000]
and_ln121                                                           (and           ) [ 000000]
zext_ln121_1                                                        (zext          ) [ 000000]
add_ln121_1                                                         (add           ) [ 000010]
switch_ln121                                                        (switch        ) [ 000000]
zext_ln122_2                                                        (zext          ) [ 000000]
mul_ln122                                                           (mul           ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5   (load          ) [ 000000]
tmp_21                                                              (sparsemux     ) [ 000000]
shl_ln2                                                             (bitconcatenate) [ 000000]
sext_ln122                                                          (sext          ) [ 000000]
sext_ln122_1                                                        (sext          ) [ 000000]
sub_ln122                                                           (sub           ) [ 000010]
icmp_ln122                                                          (icmp          ) [ 010111]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
zext_ln123_2                                                        (zext          ) [ 000000]
mul_ln123                                                           (mul           ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 (load          ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6   (load          ) [ 000000]
tmp_22                                                              (sparsemux     ) [ 000000]
shl_ln3                                                             (bitconcatenate) [ 000000]
sext_ln123                                                          (sext          ) [ 000000]
sext_ln123_1                                                        (sext          ) [ 000000]
sext_ln123_2                                                        (sext          ) [ 000000]
sub_ln123                                                           (sub           ) [ 000010]
icmp_ln123                                                          (icmp          ) [ 010111]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
switch_ln120                                                        (switch        ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
tmp_39                                                              (bitselect     ) [ 000000]
xor_ln120                                                           (xor           ) [ 000000]
or_ln120_3                                                          (or            ) [ 000000]
xor_ln120_2                                                         (xor           ) [ 000000]
xor_ln120_1                                                         (xor           ) [ 000000]
xor_ln120_3                                                         (xor           ) [ 000000]
or_ln120_1                                                          (or            ) [ 000000]
and_ln120_1                                                         (and           ) [ 010011]
or_ln120_4                                                          (or            ) [ 000000]
xor_ln120_4                                                         (xor           ) [ 000000]
and_ln120_2                                                         (and           ) [ 010011]
or_ln120_2                                                          (or            ) [ 010011]
br_ln120                                                            (br            ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
switch_ln120                                                        (switch        ) [ 000000]
switch_ln120                                                        (switch        ) [ 000000]
switch_ln121                                                        (switch        ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
tmp_46                                                              (bitselect     ) [ 000000]
xor_ln121                                                           (xor           ) [ 000000]
or_ln121_3                                                          (or            ) [ 000000]
xor_ln121_2                                                         (xor           ) [ 000000]
xor_ln121_1                                                         (xor           ) [ 000000]
xor_ln121_3                                                         (xor           ) [ 000000]
or_ln121_1                                                          (or            ) [ 000000]
and_ln121_1                                                         (and           ) [ 010011]
or_ln121_4                                                          (or            ) [ 000000]
xor_ln121_4                                                         (xor           ) [ 000000]
and_ln121_2                                                         (and           ) [ 010011]
or_ln121_2                                                          (or            ) [ 010011]
br_ln121                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
switch_ln121                                                        (switch        ) [ 000000]
switch_ln121                                                        (switch        ) [ 000000]
switch_ln122                                                        (switch        ) [ 000000]
tmp_48                                                              (bitselect     ) [ 000000]
trunc_ln6                                                           (partselect    ) [ 000000]
tmp_49                                                              (bitselect     ) [ 000000]
trunc_ln122                                                         (trunc         ) [ 000000]
icmp_ln122_1                                                        (icmp          ) [ 000000]
tmp_50                                                              (bitselect     ) [ 000000]
tmp_51                                                              (bitselect     ) [ 000000]
or_ln122                                                            (or            ) [ 000000]
and_ln122                                                           (and           ) [ 000000]
zext_ln122_1                                                        (zext          ) [ 000000]
add_ln122_1                                                         (add           ) [ 000000]
switch_ln122                                                        (switch        ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
tmp_53                                                              (bitselect     ) [ 000000]
xor_ln122                                                           (xor           ) [ 000000]
or_ln122_3                                                          (or            ) [ 000000]
xor_ln122_2                                                         (xor           ) [ 000000]
xor_ln122_1                                                         (xor           ) [ 000000]
xor_ln122_3                                                         (xor           ) [ 000000]
or_ln122_1                                                          (or            ) [ 000000]
and_ln122_1                                                         (and           ) [ 010011]
or_ln122_4                                                          (or            ) [ 000000]
xor_ln122_4                                                         (xor           ) [ 000000]
and_ln122_2                                                         (and           ) [ 010011]
or_ln122_2                                                          (or            ) [ 010011]
br_ln122                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
switch_ln122                                                        (switch        ) [ 000000]
switch_ln122                                                        (switch        ) [ 000000]
switch_ln123                                                        (switch        ) [ 000000]
tmp_55                                                              (bitselect     ) [ 000000]
trunc_ln7                                                           (partselect    ) [ 000000]
tmp_56                                                              (bitselect     ) [ 000000]
trunc_ln123                                                         (trunc         ) [ 000000]
icmp_ln123_1                                                        (icmp          ) [ 000000]
tmp_57                                                              (bitselect     ) [ 000000]
tmp_58                                                              (bitselect     ) [ 000000]
or_ln123                                                            (or            ) [ 000000]
and_ln123                                                           (and           ) [ 000000]
zext_ln123_1                                                        (zext          ) [ 000000]
add_ln123_1                                                         (add           ) [ 000000]
switch_ln123                                                        (switch        ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
tmp_59                                                              (bitselect     ) [ 000000]
xor_ln123                                                           (xor           ) [ 000000]
or_ln123_3                                                          (or            ) [ 000000]
xor_ln123_2                                                         (xor           ) [ 000000]
xor_ln123_1                                                         (xor           ) [ 000000]
xor_ln123_3                                                         (xor           ) [ 000000]
or_ln123_1                                                          (or            ) [ 000000]
and_ln123_1                                                         (and           ) [ 010011]
or_ln123_4                                                          (or            ) [ 000000]
xor_ln123_4                                                         (xor           ) [ 000000]
and_ln123_2                                                         (and           ) [ 010011]
or_ln123_2                                                          (or            ) [ 010011]
br_ln123                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
switch_ln123                                                        (switch        ) [ 000000]
switch_ln123                                                        (switch        ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
store_ln120                                                         (store         ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
br_ln120                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
store_ln121                                                         (store         ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
br_ln121                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
store_ln122                                                         (store         ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
br_ln122                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
store_ln123                                                         (store         ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
br_ln123                                                            (br            ) [ 000000]
ret_ln127                                                           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dL_dy_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dL_dy_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="LUT_B0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="LUT_B1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="LUT_B2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="LUT_B3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="dL_dy_val_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dL_dy_val_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="LUT_B0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B0_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B0_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="LUT_B1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B1_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B1_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="LUT_B2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B2_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B2_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="LUT_B3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B3_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B3_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="1"/>
<pin id="320" dir="0" index="4" bw="1" slack="0"/>
<pin id="321" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
<pin id="323" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6/2 store_ln120/3 store_ln121/3 store_ln122/3 store_ln123/3 store_ln120/4 store_ln121/4 store_ln122/4 store_ln123/4 store_ln120/5 store_ln120/5 store_ln121/5 store_ln121/5 store_ln122/5 store_ln122/5 store_ln123/5 store_ln123/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="1"/>
<pin id="315" dir="0" index="4" bw="1" slack="0"/>
<pin id="316" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
<pin id="318" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6/2 store_ln120/3 store_ln121/3 store_ln122/3 store_ln123/3 store_ln120/4 store_ln121/4 store_ln122/4 store_ln123/4 store_ln120/5 store_ln120/5 store_ln121/5 store_ln121/5 store_ln122/5 store_ln122/5 store_ln123/5 store_ln123/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="1"/>
<pin id="310" dir="0" index="4" bw="1" slack="0"/>
<pin id="311" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
<pin id="313" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6/2 store_ln120/3 store_ln121/3 store_ln122/3 store_ln123/3 store_ln120/4 store_ln121/4 store_ln122/4 store_ln123/4 store_ln120/5 store_ln120/5 store_ln121/5 store_ln121/5 store_ln122/5 store_ln122/5 store_ln123/5 store_ln123/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="1"/>
<pin id="325" dir="0" index="4" bw="1" slack="0"/>
<pin id="326" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
<pin id="328" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5/2 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6/2 store_ln120/3 store_ln121/3 store_ln122/3 store_ln123/3 store_ln120/4 store_ln121/4 store_ln122/4 store_ln123/4 store_ln120/5 store_ln120/5 store_ln121/5 store_ln121/5 store_ln122/5 store_ln122/5 store_ln123/5 store_ln123/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln110_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln110_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="25" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="delta_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="0" index="1" bw="25" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="delta/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln110_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_29_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="25" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln110_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="25" slack="0"/>
<pin id="380" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln110_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_30_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="25" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln110_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln110_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln110_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="delta_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="delta_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_32_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="k_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln116_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_33_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="u_index_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_index/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln120_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln110_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln110_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln110_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln110_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln110_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln110_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="delta_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="16" slack="1"/>
<pin id="490" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="delta_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln116_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln116_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln116_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln120_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mul_ln120_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln120/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln121_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mul_ln121_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln121/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln121_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_40_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln121_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln122_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="1"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_47_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="0"/>
<pin id="557" dir="0" index="2" bw="3" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln122_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln123_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="1"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_54_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln123_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="0" index="2" bw="16" slack="0"/>
<pin id="595" dir="0" index="3" bw="2" slack="0"/>
<pin id="596" dir="0" index="4" bw="16" slack="0"/>
<pin id="597" dir="0" index="5" bw="2" slack="0"/>
<pin id="598" dir="0" index="6" bw="16" slack="0"/>
<pin id="599" dir="0" index="7" bw="2" slack="0"/>
<pin id="600" dir="0" index="8" bw="16" slack="0"/>
<pin id="601" dir="0" index="9" bw="16" slack="0"/>
<pin id="602" dir="0" index="10" bw="2" slack="2"/>
<pin id="603" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="26" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln120_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln120_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="24" slack="1"/>
<pin id="628" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_1/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln120_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="1"/>
<pin id="631" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_2/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sub_ln120_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="26" slack="0"/>
<pin id="634" dir="0" index="1" bw="24" slack="0"/>
<pin id="635" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln120_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="26" slack="0"/>
<pin id="640" dir="0" index="1" bw="26" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_34_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="27" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="27" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_35_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="27" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln120_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="27" slack="0"/>
<pin id="672" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln120_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="0" index="1" bw="9" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120_2/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_36_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="27" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_37_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="27" slack="0"/>
<pin id="691" dir="0" index="2" bw="5" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln120_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="and_ln120_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln120_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln120_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_20_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="0" index="1" bw="2" slack="0"/>
<pin id="721" dir="0" index="2" bw="16" slack="0"/>
<pin id="722" dir="0" index="3" bw="2" slack="0"/>
<pin id="723" dir="0" index="4" bw="16" slack="0"/>
<pin id="724" dir="0" index="5" bw="2" slack="0"/>
<pin id="725" dir="0" index="6" bw="16" slack="0"/>
<pin id="726" dir="0" index="7" bw="2" slack="0"/>
<pin id="727" dir="0" index="8" bw="16" slack="0"/>
<pin id="728" dir="0" index="9" bw="16" slack="0"/>
<pin id="729" dir="0" index="10" bw="2" slack="2"/>
<pin id="730" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="shl_ln1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="26" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln121_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="26" slack="0"/>
<pin id="751" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln121_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="26" slack="1"/>
<pin id="755" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub_ln121_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="26" slack="0"/>
<pin id="758" dir="0" index="1" bw="26" slack="0"/>
<pin id="759" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln121_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="26" slack="0"/>
<pin id="764" dir="0" index="1" bw="26" slack="1"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_41_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="27" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="27" slack="0"/>
<pin id="778" dir="0" index="2" bw="5" slack="0"/>
<pin id="779" dir="0" index="3" bw="6" slack="0"/>
<pin id="780" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_42_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="27" slack="0"/>
<pin id="788" dir="0" index="2" bw="5" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln121_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="27" slack="0"/>
<pin id="795" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="icmp_ln121_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="0" index="1" bw="9" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_43_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="27" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_44_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="27" slack="0"/>
<pin id="814" dir="0" index="2" bw="5" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln121_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln121_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln121_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln121_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln122_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="1"/>
<pin id="843" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="mul_ln122_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="0"/>
<pin id="846" dir="0" index="1" bw="16" slack="1"/>
<pin id="847" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_21_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="0"/>
<pin id="852" dir="0" index="2" bw="16" slack="0"/>
<pin id="853" dir="0" index="3" bw="2" slack="0"/>
<pin id="854" dir="0" index="4" bw="16" slack="0"/>
<pin id="855" dir="0" index="5" bw="2" slack="0"/>
<pin id="856" dir="0" index="6" bw="16" slack="0"/>
<pin id="857" dir="0" index="7" bw="2" slack="0"/>
<pin id="858" dir="0" index="8" bw="16" slack="0"/>
<pin id="859" dir="0" index="9" bw="16" slack="0"/>
<pin id="860" dir="0" index="10" bw="2" slack="2"/>
<pin id="861" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="shl_ln2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="26" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln122_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="26" slack="0"/>
<pin id="882" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/3 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln122_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="26" slack="0"/>
<pin id="886" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sub_ln122_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="26" slack="0"/>
<pin id="890" dir="0" index="1" bw="26" slack="0"/>
<pin id="891" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln122/3 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln122_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="0"/>
<pin id="896" dir="0" index="1" bw="26" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln123_2_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="mul_ln123_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="16" slack="1"/>
<pin id="906" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_22_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="2" slack="0"/>
<pin id="911" dir="0" index="2" bw="16" slack="0"/>
<pin id="912" dir="0" index="3" bw="2" slack="0"/>
<pin id="913" dir="0" index="4" bw="16" slack="0"/>
<pin id="914" dir="0" index="5" bw="2" slack="0"/>
<pin id="915" dir="0" index="6" bw="16" slack="0"/>
<pin id="916" dir="0" index="7" bw="2" slack="0"/>
<pin id="917" dir="0" index="8" bw="16" slack="0"/>
<pin id="918" dir="0" index="9" bw="16" slack="0"/>
<pin id="919" dir="0" index="10" bw="2" slack="2"/>
<pin id="920" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="shl_ln3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="26" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="0" index="2" bw="1" slack="0"/>
<pin id="935" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sext_ln123_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="26" slack="0"/>
<pin id="941" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln123_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="24" slack="0"/>
<pin id="945" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123_1/3 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln123_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="24" slack="0"/>
<pin id="949" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln123_2/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sub_ln123_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="26" slack="0"/>
<pin id="953" dir="0" index="1" bw="24" slack="0"/>
<pin id="954" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln123/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln123_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="26" slack="0"/>
<pin id="959" dir="0" index="1" bw="26" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_39_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="16" slack="1"/>
<pin id="966" dir="0" index="2" bw="5" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="xor_ln120_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="or_ln120_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_3/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="xor_ln120_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120_2/4 "/>
</bind>
</comp>

<comp id="986" class="1004" name="xor_ln120_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120_1/4 "/>
</bind>
</comp>

<comp id="991" class="1004" name="xor_ln120_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120_3/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="or_ln120_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_1/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="and_ln120_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120_1/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_ln120_4_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_4/4 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="xor_ln120_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120_4/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln120_2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120_2/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="or_ln120_2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/4 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_46_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="16" slack="1"/>
<pin id="1034" dir="0" index="2" bw="5" slack="0"/>
<pin id="1035" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="xor_ln121_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="or_ln121_3_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_3/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="xor_ln121_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121_2/4 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="xor_ln121_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121_1/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="xor_ln121_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121_3/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="or_ln121_1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="and_ln121_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121_1/4 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="or_ln121_4_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_4/4 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="xor_ln121_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121_4/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="and_ln121_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121_2/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="or_ln121_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_2/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_48_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="27" slack="1"/>
<pin id="1102" dir="0" index="2" bw="6" slack="0"/>
<pin id="1103" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="trunc_ln6_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="0"/>
<pin id="1108" dir="0" index="1" bw="27" slack="1"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="0" index="3" bw="6" slack="0"/>
<pin id="1111" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_49_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="27" slack="1"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln122_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="27" slack="1"/>
<pin id="1124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/4 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln122_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="9" slack="0"/>
<pin id="1127" dir="0" index="1" bw="9" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_1/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_50_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="27" slack="1"/>
<pin id="1134" dir="0" index="2" bw="6" slack="0"/>
<pin id="1135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_51_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="27" slack="1"/>
<pin id="1141" dir="0" index="2" bw="5" slack="0"/>
<pin id="1142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="or_ln122_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/4 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="and_ln122_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/4 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="zext_ln122_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/4 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="add_ln122_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/4 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_53_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="16" slack="0"/>
<pin id="1174" dir="0" index="2" bw="5" slack="0"/>
<pin id="1175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="xor_ln122_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/4 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="or_ln122_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_3/4 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="xor_ln122_2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_2/4 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="xor_ln122_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_1/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="xor_ln122_3_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_3/4 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="or_ln122_1_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_1/4 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="and_ln122_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_1/4 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="or_ln122_4_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_4/4 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="xor_ln122_4_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122_4/4 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="and_ln122_2_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_2/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="or_ln122_2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_2/4 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_55_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="27" slack="1"/>
<pin id="1248" dir="0" index="2" bw="6" slack="0"/>
<pin id="1249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="trunc_ln7_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="0"/>
<pin id="1254" dir="0" index="1" bw="27" slack="1"/>
<pin id="1255" dir="0" index="2" bw="5" slack="0"/>
<pin id="1256" dir="0" index="3" bw="6" slack="0"/>
<pin id="1257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_56_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="27" slack="1"/>
<pin id="1264" dir="0" index="2" bw="5" slack="0"/>
<pin id="1265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="trunc_ln123_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="27" slack="1"/>
<pin id="1270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/4 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="icmp_ln123_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="9" slack="0"/>
<pin id="1273" dir="0" index="1" bw="9" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_1/4 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_57_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="27" slack="1"/>
<pin id="1280" dir="0" index="2" bw="6" slack="0"/>
<pin id="1281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_58_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="27" slack="1"/>
<pin id="1287" dir="0" index="2" bw="5" slack="0"/>
<pin id="1288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="or_ln123_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123/4 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="and_ln123_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123/4 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln123_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="add_ln123_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="16" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_1/4 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp_59_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="16" slack="0"/>
<pin id="1320" dir="0" index="2" bw="5" slack="0"/>
<pin id="1321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="xor_ln123_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="0"/>
<pin id="1327" dir="0" index="1" bw="1" slack="0"/>
<pin id="1328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123/4 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="or_ln123_3_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="1" slack="0"/>
<pin id="1334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_3/4 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="xor_ln123_2_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="0"/>
<pin id="1339" dir="0" index="1" bw="1" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123_2/4 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="xor_ln123_1_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="0"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123_1/4 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="xor_ln123_3_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="0"/>
<pin id="1352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123_3/4 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="or_ln123_1_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="0" index="1" bw="1" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_1/4 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="and_ln123_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123_1/4 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="or_ln123_4_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="1" slack="0"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_4/4 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="xor_ln123_4_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="1" slack="0"/>
<pin id="1376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln123_4/4 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="and_ln123_2_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123_2/4 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="or_ln123_2_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_2/4 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1397" class="1005" name="delta_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="1"/>
<pin id="1399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_32_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="k_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="3" slack="1"/>
<pin id="1410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1415" class="1005" name="trunc_ln116_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="2" slack="1"/>
<pin id="1417" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln116 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_33_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="LUT_B0_addr_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="8" slack="1"/>
<pin id="1430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B0_addr "/>
</bind>
</comp>

<comp id="1433" class="1005" name="LUT_B1_addr_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="1"/>
<pin id="1435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B1_addr "/>
</bind>
</comp>

<comp id="1438" class="1005" name="LUT_B2_addr_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="1"/>
<pin id="1440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_addr "/>
</bind>
</comp>

<comp id="1443" class="1005" name="LUT_B3_addr_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="1"/>
<pin id="1445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_addr "/>
</bind>
</comp>

<comp id="1448" class="1005" name="sext_ln116_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="26" slack="1"/>
<pin id="1450" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln116 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="sext_ln116_1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="24" slack="1"/>
<pin id="1455" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln116_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="mul_ln120_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="24" slack="1"/>
<pin id="1460" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln120 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="1"/>
<pin id="1466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr "/>
</bind>
</comp>

<comp id="1470" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr "/>
</bind>
</comp>

<comp id="1476" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="1"/>
<pin id="1478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr "/>
</bind>
</comp>

<comp id="1482" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="1"/>
<pin id="1484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr "/>
</bind>
</comp>

<comp id="1488" class="1005" name="mul_ln121_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="26" slack="1"/>
<pin id="1490" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln121 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="1"/>
<pin id="1496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="1"/>
<pin id="1502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="LUT_B2_load_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="10" slack="1"/>
<pin id="1520" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_load "/>
</bind>
</comp>

<comp id="1523" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="1"/>
<pin id="1531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="1"/>
<pin id="1537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="LUT_B3_load_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="8" slack="1"/>
<pin id="1549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_load "/>
</bind>
</comp>

<comp id="1552" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="1"/>
<pin id="1554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="1"/>
<pin id="1566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="1"/>
<pin id="1572" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="icmp_ln120_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="1"/>
<pin id="1578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp_34_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_36_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="1"/>
<pin id="1589" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="add_ln120_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="icmp_ln121_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="tmp_41_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="1"/>
<pin id="1608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="tmp_43_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="1"/>
<pin id="1615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="add_ln121_1_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="16" slack="1"/>
<pin id="1621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121_1 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="sub_ln122_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="27" slack="1"/>
<pin id="1630" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln122 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="icmp_ln122_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="1" slack="1"/>
<pin id="1640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="sub_ln123_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="27" slack="1"/>
<pin id="1644" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln123 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="icmp_ln123_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="1"/>
<pin id="1654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="and_ln120_1_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="1"/>
<pin id="1658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln120_1 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="and_ln120_2_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln120_2 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="or_ln120_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="1"/>
<pin id="1666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln120_2 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="and_ln121_1_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="1"/>
<pin id="1670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln121_1 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="and_ln121_2_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="1" slack="1"/>
<pin id="1674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln121_2 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="or_ln121_2_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="1"/>
<pin id="1678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln121_2 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="and_ln122_1_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="1"/>
<pin id="1682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln122_1 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="and_ln122_2_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="1"/>
<pin id="1686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln122_2 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="or_ln122_2_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="1"/>
<pin id="1690" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln122_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="and_ln123_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="1"/>
<pin id="1694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln123_1 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="and_ln123_2_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="1" slack="1"/>
<pin id="1698" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln123_2 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="or_ln123_2_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="1"/>
<pin id="1702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln123_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="162" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="169" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="176" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="183" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="214" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="243"><net_src comp="221" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="244"><net_src comp="228" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="246" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="275"><net_src comp="253" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="276"><net_src comp="260" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="277"><net_src comp="267" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="278" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="307"><net_src comp="285" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="308"><net_src comp="292" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="309"><net_src comp="299" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="314"><net_src comp="92" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="329"><net_src comp="92" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="330"><net_src comp="102" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="332"><net_src comp="102" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="333"><net_src comp="102" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="341"><net_src comp="104" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="342" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="342" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="342" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="342" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="370" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="366" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="40" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="426" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="454" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="486" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="511"><net_src comp="117" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="497" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="130" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="493" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="42" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="42" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="605"><net_src comp="78" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="606"><net_src comp="190" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="608"><net_src comp="196" pin="3"/><net_sink comp="591" pin=4"/></net>

<net id="609"><net_src comp="82" pin="0"/><net_sink comp="591" pin=5"/></net>

<net id="610"><net_src comp="202" pin="3"/><net_sink comp="591" pin=6"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="591" pin=7"/></net>

<net id="612"><net_src comp="208" pin="3"/><net_sink comp="591" pin=8"/></net>

<net id="613"><net_src comp="86" pin="0"/><net_sink comp="591" pin=9"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="591" pin="11"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="90" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="636"><net_src comp="622" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="614" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="626" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="94" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="632" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="96" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="658"><net_src comp="98" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="632" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="100" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="632" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="34" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="632" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="94" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="632" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="100" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="693"><net_src comp="94" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="632" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="32" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="674" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="662" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="652" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="731"><net_src comp="76" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="732"><net_src comp="84" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="733"><net_src comp="190" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="734"><net_src comp="78" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="735"><net_src comp="196" pin="3"/><net_sink comp="718" pin=4"/></net>

<net id="736"><net_src comp="80" pin="0"/><net_sink comp="718" pin=5"/></net>

<net id="737"><net_src comp="202" pin="3"/><net_sink comp="718" pin=6"/></net>

<net id="738"><net_src comp="82" pin="0"/><net_sink comp="718" pin=7"/></net>

<net id="739"><net_src comp="208" pin="3"/><net_sink comp="718" pin=8"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="718" pin=9"/></net>

<net id="746"><net_src comp="88" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="718" pin="11"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="90" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="760"><net_src comp="749" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="741" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="94" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="96" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="756" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="32" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="100" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="756" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="34" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="756" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="36" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="94" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="756" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="100" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="94" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="756" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="32" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="797" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="785" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="775" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="862"><net_src comp="76" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="863"><net_src comp="82" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="864"><net_src comp="190" pin="3"/><net_sink comp="849" pin=2"/></net>

<net id="865"><net_src comp="84" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="866"><net_src comp="196" pin="3"/><net_sink comp="849" pin=4"/></net>

<net id="867"><net_src comp="78" pin="0"/><net_sink comp="849" pin=5"/></net>

<net id="868"><net_src comp="202" pin="3"/><net_sink comp="849" pin=6"/></net>

<net id="869"><net_src comp="80" pin="0"/><net_sink comp="849" pin=7"/></net>

<net id="870"><net_src comp="208" pin="3"/><net_sink comp="849" pin=8"/></net>

<net id="871"><net_src comp="86" pin="0"/><net_sink comp="849" pin=9"/></net>

<net id="877"><net_src comp="88" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="849" pin="11"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="90" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="844" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="880" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="872" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="844" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="921"><net_src comp="76" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="922"><net_src comp="80" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="923"><net_src comp="190" pin="3"/><net_sink comp="908" pin=2"/></net>

<net id="924"><net_src comp="82" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="925"><net_src comp="196" pin="3"/><net_sink comp="908" pin=4"/></net>

<net id="926"><net_src comp="84" pin="0"/><net_sink comp="908" pin=5"/></net>

<net id="927"><net_src comp="202" pin="3"/><net_sink comp="908" pin=6"/></net>

<net id="928"><net_src comp="78" pin="0"/><net_sink comp="908" pin=7"/></net>

<net id="929"><net_src comp="208" pin="3"/><net_sink comp="908" pin=8"/></net>

<net id="930"><net_src comp="86" pin="0"/><net_sink comp="908" pin=9"/></net>

<net id="936"><net_src comp="88" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="908" pin="11"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="90" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="931" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="903" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="903" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="939" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="931" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="943" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="38" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="40" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="963" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="970" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="48" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="981" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="48" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="963" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="991" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="986" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="963" pin="3"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1009" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="48" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1003" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="38" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="40" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1042"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1031" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1038" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1058"><net_src comp="48" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1049" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1031" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1054" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1031" pin="3"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="48" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1071" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="94" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="96" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1112"><net_src comp="98" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="32" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="100" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1120"><net_src comp="94" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="34" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1129"><net_src comp="1122" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="36" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1136"><net_src comp="94" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="100" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1143"><net_src comp="94" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="32" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1138" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1125" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1115" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="1160"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1106" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="1161" pin="2"/><net_sink comp="202" pin=4"/></net>

<net id="1168"><net_src comp="1161" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="1169"><net_src comp="1161" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="1170"><net_src comp="1161" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="1176"><net_src comp="38" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="1161" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="40" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1183"><net_src comp="1131" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="48" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="1171" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1099" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1099" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="48" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1191" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="48" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1171" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1197" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="1131" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1171" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="48" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1099" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1215" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="94" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="96" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1258"><net_src comp="98" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="32" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1260"><net_src comp="100" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1266"><net_src comp="94" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="34" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1275"><net_src comp="1268" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="36" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1282"><net_src comp="94" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="100" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1289"><net_src comp="94" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="32" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1295"><net_src comp="1284" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1271" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1261" pin="3"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1252" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1307" pin="2"/><net_sink comp="208" pin=4"/></net>

<net id="1314"><net_src comp="1307" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="1315"><net_src comp="1307" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="1316"><net_src comp="1307" pin="2"/><net_sink comp="202" pin=4"/></net>

<net id="1322"><net_src comp="38" pin="0"/><net_sink comp="1317" pin=0"/></net>

<net id="1323"><net_src comp="1307" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1324"><net_src comp="40" pin="0"/><net_sink comp="1317" pin=2"/></net>

<net id="1329"><net_src comp="1277" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="48" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1335"><net_src comp="1317" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="1325" pin="2"/><net_sink comp="1331" pin=1"/></net>

<net id="1341"><net_src comp="1245" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1331" pin="2"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="1245" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="48" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="1337" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="48" pin="0"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1317" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1349" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1343" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="1277" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="1317" pin="3"/><net_sink comp="1367" pin=1"/></net>

<net id="1377"><net_src comp="1367" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="48" pin="0"/><net_sink comp="1373" pin=1"/></net>

<net id="1383"><net_src comp="1245" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="1373" pin="2"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1361" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1394"><net_src comp="348" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1400"><net_src comp="412" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1405"><net_src comp="418" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1411"><net_src comp="426" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1418"><net_src comp="430" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="591" pin=10"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="718" pin=10"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="849" pin=10"/></net>

<net id="1422"><net_src comp="1415" pin="1"/><net_sink comp="908" pin=10"/></net>

<net id="1426"><net_src comp="434" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1431"><net_src comp="110" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1436"><net_src comp="123" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1441"><net_src comp="136" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1446"><net_src comp="149" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1451"><net_src comp="493" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1456"><net_src comp="497" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1461"><net_src comp="512" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1467"><net_src comp="162" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1473"><net_src comp="169" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1479"><net_src comp="176" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1485"><net_src comp="183" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1491"><net_src comp="522" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1497"><net_src comp="214" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1503"><net_src comp="221" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1509"><net_src comp="228" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1515"><net_src comp="235" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1521"><net_src comp="143" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1526"><net_src comp="246" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1532"><net_src comp="253" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1538"><net_src comp="260" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1544"><net_src comp="267" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1550"><net_src comp="156" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1555"><net_src comp="278" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1561"><net_src comp="285" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1567"><net_src comp="292" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1573"><net_src comp="299" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1579"><net_src comp="638" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1583"><net_src comp="644" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1586"><net_src comp="1580" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1590"><net_src comp="680" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1596"><net_src comp="712" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="1599"><net_src comp="1593" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="1600"><net_src comp="1593" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="1601"><net_src comp="1593" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1605"><net_src comp="762" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1609"><net_src comp="767" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1616"><net_src comp="803" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1622"><net_src comp="835" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="1625"><net_src comp="1619" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="1626"><net_src comp="1619" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="1627"><net_src comp="1619" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1631"><net_src comp="888" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1634"><net_src comp="1628" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1635"><net_src comp="1628" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1636"><net_src comp="1628" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1637"><net_src comp="1628" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1641"><net_src comp="894" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1645"><net_src comp="951" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1648"><net_src comp="1642" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1649"><net_src comp="1642" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1650"><net_src comp="1642" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1651"><net_src comp="1642" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1655"><net_src comp="957" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1659"><net_src comp="1003" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1663"><net_src comp="1020" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1667"><net_src comp="1025" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1671"><net_src comp="1071" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1675"><net_src comp="1088" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1679"><net_src comp="1093" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1683"><net_src comp="1215" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1687"><net_src comp="1233" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1691"><net_src comp="1239" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1695"><net_src comp="1361" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1699"><net_src comp="1379" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1703"><net_src comp="1385" pin="2"/><net_sink comp="1700" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dL_dy_val | {}
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53 | {}
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52 | {}
	Port: LUT_B0 | {}
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3 | {3 4 5 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2 | {3 4 5 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1 | {3 4 5 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P | {3 4 5 }
	Port: LUT_B1 | {}
	Port: LUT_B2 | {}
	Port: LUT_B3 | {}
 - Input state : 
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : dL_dy_val | {1 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53 | {1 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52 | {1 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : LUT_B0 | {1 2 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3 | {2 3 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2 | {2 3 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1 | {2 3 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P | {2 3 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : LUT_B1 | {1 2 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : LUT_B2 | {1 2 }
	Port: backward_input<1, 1, ap_fixed<16, 6, 4, 0, 0> > : LUT_B3 | {1 2 }
  - Chain level:
	State 1
		mul_ln110 : 1
		tmp : 2
		delta : 2
		sext_ln110_1 : 3
		tmp_29 : 2
		trunc_ln110 : 2
		icmp_ln110 : 3
		tmp_30 : 2
		or_ln110 : 4
		and_ln110 : 4
		zext_ln110 : 4
		delta_1 : 5
		tmp_32 : 6
		trunc_ln116 : 1
		tmp_33 : 1
		zext_ln120_1 : 1
		LUT_B0_addr : 2
		LUT_B0_load : 3
		LUT_B1_addr : 2
		LUT_B1_load : 3
		LUT_B2_addr : 2
		LUT_B2_load : 3
		LUT_B3_addr : 2
		LUT_B3_load : 3
	State 2
		sext_ln116 : 1
		sext_ln116_1 : 1
		zext_ln120_2 : 1
		mul_ln120 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load : 2
		zext_ln121_2 : 1
		mul_ln121 : 2
		tmp_40 : 1
		zext_ln121 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 : 4
		tmp_47 : 1
		zext_ln122 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 : 4
		tmp_54 : 1
		zext_ln123 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 : 4
	State 3
		tmp_s : 1
		shl_ln : 2
		sext_ln120 : 3
		sub_ln120 : 4
		icmp_ln120 : 3
		br_ln120 : 4
		tmp_34 : 5
		trunc_ln4 : 5
		tmp_35 : 5
		trunc_ln120 : 5
		icmp_ln120_2 : 6
		tmp_36 : 5
		tmp_37 : 5
		or_ln120 : 7
		and_ln120 : 7
		zext_ln120 : 7
		add_ln120 : 8
		tmp_20 : 1
		shl_ln1 : 2
		sext_ln121 : 3
		sub_ln121 : 4
		icmp_ln121 : 3
		br_ln121 : 4
		tmp_41 : 5
		trunc_ln5 : 5
		tmp_42 : 5
		trunc_ln121 : 5
		icmp_ln121_1 : 6
		tmp_43 : 5
		tmp_44 : 5
		or_ln121 : 7
		and_ln121 : 7
		zext_ln121_1 : 7
		add_ln121_1 : 8
		mul_ln122 : 1
		tmp_21 : 1
		shl_ln2 : 2
		sext_ln122 : 3
		sext_ln122_1 : 2
		sub_ln122 : 4
		icmp_ln122 : 3
		br_ln122 : 4
		mul_ln123 : 1
		tmp_22 : 1
		shl_ln3 : 2
		sext_ln123 : 3
		sext_ln123_1 : 2
		sext_ln123_2 : 2
		sub_ln123 : 4
		icmp_ln123 : 3
		br_ln123 : 4
	State 4
		or_ln120_4 : 1
		xor_ln120_4 : 1
		and_ln120_2 : 1
		br_ln120 : 1
		or_ln121_4 : 1
		xor_ln121_4 : 1
		and_ln121_2 : 1
		br_ln121 : 1
		icmp_ln122_1 : 1
		or_ln122 : 2
		and_ln122 : 2
		zext_ln122_1 : 2
		add_ln122_1 : 3
		store_ln122 : 4
		store_ln122 : 4
		store_ln122 : 4
		store_ln122 : 4
		tmp_53 : 4
		xor_ln122 : 1
		or_ln122_3 : 5
		xor_ln122_2 : 5
		xor_ln122_1 : 1
		xor_ln122_3 : 5
		or_ln122_1 : 5
		and_ln122_1 : 5
		or_ln122_4 : 5
		xor_ln122_4 : 5
		and_ln122_2 : 5
		or_ln122_2 : 5
		br_ln122 : 5
		br_ln122 : 5
		br_ln122 : 5
		icmp_ln123_1 : 1
		or_ln123 : 2
		and_ln123 : 2
		zext_ln123_1 : 2
		add_ln123_1 : 3
		store_ln123 : 4
		store_ln123 : 4
		store_ln123 : 4
		store_ln123 : 4
		tmp_59 : 4
		xor_ln123 : 1
		or_ln123_3 : 5
		xor_ln123_2 : 5
		xor_ln123_1 : 1
		xor_ln123_3 : 5
		or_ln123_1 : 5
		and_ln123_1 : 5
		or_ln123_4 : 5
		xor_ln123_4 : 5
		and_ln123_2 : 5
		or_ln123_2 : 5
		br_ln123 : 5
		br_ln123 : 5
		br_ln123 : 5
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln110_fu_382     |    0    |    0    |    16   |
|          |      icmp_ln120_fu_638     |    0    |    0    |    33   |
|          |     icmp_ln120_2_fu_674    |    0    |    0    |    16   |
|          |      icmp_ln121_fu_762     |    0    |    0    |    33   |
|   icmp   |     icmp_ln121_1_fu_797    |    0    |    0    |    16   |
|          |      icmp_ln122_fu_894     |    0    |    0    |    33   |
|          |      icmp_ln123_fu_957     |    0    |    0    |    33   |
|          |    icmp_ln122_1_fu_1125    |    0    |    0    |    16   |
|          |    icmp_ln123_1_fu_1271    |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |       delta_1_fu_412       |    0    |    0    |    22   |
|          |      add_ln121_fu_528      |    0    |    0    |    10   |
|          |      add_ln122_fu_549      |    0    |    0    |    10   |
|    add   |      add_ln123_fu_570      |    0    |    0    |    10   |
|          |      add_ln120_fu_712      |    0    |    0    |    23   |
|          |     add_ln121_1_fu_835     |    0    |    0    |    23   |
|          |     add_ln122_1_fu_1161    |    0    |    0    |    23   |
|          |     add_ln123_1_fu_1307    |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln120_fu_632      |    0    |    0    |    33   |
|    sub   |      sub_ln121_fu_756      |    0    |    0    |    33   |
|          |      sub_ln122_fu_888      |    0    |    0    |    33   |
|          |      sub_ln123_fu_951      |    0    |    0    |    33   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_591        |    0    |    0    |    20   |
| sparsemux|        tmp_20_fu_718       |    0    |    0    |    20   |
|          |        tmp_21_fu_849       |    0    |    0    |    20   |
|          |        tmp_22_fu_908       |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln110_fu_396      |    0    |    0    |    2    |
|          |      or_ln110_2_fu_459     |    0    |    0    |    2    |
|          |      or_ln110_1_fu_475     |    0    |    0    |    2    |
|          |       or_ln120_fu_696      |    0    |    0    |    2    |
|          |       or_ln121_fu_819      |    0    |    0    |    2    |
|          |      or_ln120_3_fu_975     |    0    |    0    |    2    |
|          |      or_ln120_1_fu_997     |    0    |    0    |    2    |
|          |     or_ln120_4_fu_1009     |    0    |    0    |    2    |
|          |     or_ln120_2_fu_1025     |    0    |    0    |    2    |
|          |     or_ln121_3_fu_1043     |    0    |    0    |    2    |
|          |     or_ln121_1_fu_1065     |    0    |    0    |    2    |
|    or    |     or_ln121_4_fu_1077     |    0    |    0    |    2    |
|          |     or_ln121_2_fu_1093     |    0    |    0    |    2    |
|          |      or_ln122_fu_1145      |    0    |    0    |    2    |
|          |     or_ln122_3_fu_1185     |    0    |    0    |    2    |
|          |     or_ln122_1_fu_1209     |    0    |    0    |    2    |
|          |     or_ln122_4_fu_1221     |    0    |    0    |    2    |
|          |     or_ln122_2_fu_1239     |    0    |    0    |    2    |
|          |      or_ln123_fu_1291      |    0    |    0    |    2    |
|          |     or_ln123_3_fu_1331     |    0    |    0    |    2    |
|          |     or_ln123_1_fu_1355     |    0    |    0    |    2    |
|          |     or_ln123_4_fu_1367     |    0    |    0    |    2    |
|          |     or_ln123_2_fu_1385     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln110_fu_454      |    0    |    0    |    2    |
|          |     xor_ln110_1_fu_464     |    0    |    0    |    2    |
|          |     xor_ln110_2_fu_469     |    0    |    0    |    2    |
|          |      xor_ln120_fu_970      |    0    |    0    |    2    |
|          |     xor_ln120_2_fu_981     |    0    |    0    |    2    |
|          |     xor_ln120_1_fu_986     |    0    |    0    |    2    |
|          |     xor_ln120_3_fu_991     |    0    |    0    |    2    |
|          |     xor_ln120_4_fu_1014    |    0    |    0    |    2    |
|          |      xor_ln121_fu_1038     |    0    |    0    |    2    |
|          |     xor_ln121_2_fu_1049    |    0    |    0    |    2    |
|          |     xor_ln121_1_fu_1054    |    0    |    0    |    2    |
|    xor   |     xor_ln121_3_fu_1059    |    0    |    0    |    2    |
|          |     xor_ln121_4_fu_1082    |    0    |    0    |    2    |
|          |      xor_ln122_fu_1179     |    0    |    0    |    2    |
|          |     xor_ln122_2_fu_1191    |    0    |    0    |    2    |
|          |     xor_ln122_1_fu_1197    |    0    |    0    |    2    |
|          |     xor_ln122_3_fu_1203    |    0    |    0    |    2    |
|          |     xor_ln122_4_fu_1227    |    0    |    0    |    2    |
|          |      xor_ln123_fu_1325     |    0    |    0    |    2    |
|          |     xor_ln123_2_fu_1337    |    0    |    0    |    2    |
|          |     xor_ln123_1_fu_1343    |    0    |    0    |    2    |
|          |     xor_ln123_3_fu_1349    |    0    |    0    |    2    |
|          |     xor_ln123_4_fu_1373    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln110_fu_342      |    1    |    0    |    5    |
|          |      mul_ln120_fu_512      |    1    |    0    |    5    |
|    mul   |      mul_ln121_fu_522      |    1    |    0    |    5    |
|          |      mul_ln122_fu_844      |    1    |    0    |    5    |
|          |      mul_ln123_fu_903      |    1    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln110_fu_402      |    0    |    0    |    2    |
|          |     and_ln110_1_fu_480     |    0    |    0    |    2    |
|          |      and_ln120_fu_702      |    0    |    0    |    2    |
|          |      and_ln121_fu_825      |    0    |    0    |    2    |
|          |     and_ln120_1_fu_1003    |    0    |    0    |    2    |
|          |     and_ln120_2_fu_1020    |    0    |    0    |    2    |
|    and   |     and_ln121_1_fu_1071    |    0    |    0    |    2    |
|          |     and_ln121_2_fu_1088    |    0    |    0    |    2    |
|          |      and_ln122_fu_1151     |    0    |    0    |    2    |
|          |     and_ln122_1_fu_1215    |    0    |    0    |    2    |
|          |     and_ln122_2_fu_1233    |    0    |    0    |    2    |
|          |      and_ln123_fu_1297     |    0    |    0    |    2    |
|          |     and_ln123_1_fu_1361    |    0    |    0    |    2    |
|          |     and_ln123_2_fu_1379    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  select  |       delta_2_fu_486       |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|   read   | dL_dy_val_read_read_fu_104 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln110_fu_338     |    0    |    0    |    0    |
|          |     sext_ln110_1_fu_366    |    0    |    0    |    0    |
|          |      sext_ln116_fu_493     |    0    |    0    |    0    |
|          |     sext_ln116_1_fu_497    |    0    |    0    |    0    |
|          |      sext_ln120_fu_622     |    0    |    0    |    0    |
|          |     sext_ln120_1_fu_626    |    0    |    0    |    0    |
|   sext   |     sext_ln120_2_fu_629    |    0    |    0    |    0    |
|          |      sext_ln121_fu_749     |    0    |    0    |    0    |
|          |     sext_ln121_1_fu_753    |    0    |    0    |    0    |
|          |      sext_ln122_fu_880     |    0    |    0    |    0    |
|          |     sext_ln122_1_fu_884    |    0    |    0    |    0    |
|          |      sext_ln123_fu_939     |    0    |    0    |    0    |
|          |     sext_ln123_1_fu_943    |    0    |    0    |    0    |
|          |     sext_ln123_2_fu_947    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_348         |    0    |    0    |    0    |
|          |        tmp_29_fu_370       |    0    |    0    |    0    |
|          |        tmp_30_fu_388       |    0    |    0    |    0    |
|          |        tmp_32_fu_418       |    0    |    0    |    0    |
|          |        tmp_33_fu_434       |    0    |    0    |    0    |
|          |        tmp_40_fu_533       |    0    |    0    |    0    |
|          |        tmp_47_fu_554       |    0    |    0    |    0    |
|          |        tmp_54_fu_575       |    0    |    0    |    0    |
|          |        tmp_34_fu_644       |    0    |    0    |    0    |
|          |        tmp_35_fu_662       |    0    |    0    |    0    |
|          |        tmp_36_fu_680       |    0    |    0    |    0    |
|          |        tmp_37_fu_688       |    0    |    0    |    0    |
|          |        tmp_41_fu_767       |    0    |    0    |    0    |
| bitselect|        tmp_42_fu_785       |    0    |    0    |    0    |
|          |        tmp_43_fu_803       |    0    |    0    |    0    |
|          |        tmp_44_fu_811       |    0    |    0    |    0    |
|          |        tmp_39_fu_963       |    0    |    0    |    0    |
|          |       tmp_46_fu_1031       |    0    |    0    |    0    |
|          |       tmp_48_fu_1099       |    0    |    0    |    0    |
|          |       tmp_49_fu_1115       |    0    |    0    |    0    |
|          |       tmp_50_fu_1131       |    0    |    0    |    0    |
|          |       tmp_51_fu_1138       |    0    |    0    |    0    |
|          |       tmp_53_fu_1171       |    0    |    0    |    0    |
|          |       tmp_55_fu_1245       |    0    |    0    |    0    |
|          |       tmp_56_fu_1261       |    0    |    0    |    0    |
|          |       tmp_57_fu_1277       |    0    |    0    |    0    |
|          |       tmp_58_fu_1284       |    0    |    0    |    0    |
|          |       tmp_59_fu_1317       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        delta_fu_356        |    0    |    0    |    0    |
|          |      trunc_ln4_fu_652      |    0    |    0    |    0    |
|partselect|      trunc_ln5_fu_775      |    0    |    0    |    0    |
|          |      trunc_ln6_fu_1106     |    0    |    0    |    0    |
|          |      trunc_ln7_fu_1252     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln110_fu_378     |    0    |    0    |    0    |
|          |     trunc_ln116_fu_430     |    0    |    0    |    0    |
|   trunc  |     trunc_ln120_fu_670     |    0    |    0    |    0    |
|          |     trunc_ln121_fu_793     |    0    |    0    |    0    |
|          |     trunc_ln122_fu_1122    |    0    |    0    |    0    |
|          |     trunc_ln123_fu_1268    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln110_fu_408     |    0    |    0    |    0    |
|          |     zext_ln120_1_fu_446    |    0    |    0    |    0    |
|          |      zext_ln116_fu_501     |    0    |    0    |    0    |
|          |     zext_ln120_2_fu_508    |    0    |    0    |    0    |
|          |     zext_ln121_2_fu_518    |    0    |    0    |    0    |
|          |      zext_ln121_fu_541     |    0    |    0    |    0    |
|   zext   |      zext_ln122_fu_562     |    0    |    0    |    0    |
|          |      zext_ln123_fu_583     |    0    |    0    |    0    |
|          |      zext_ln120_fu_708     |    0    |    0    |    0    |
|          |     zext_ln121_1_fu_831    |    0    |    0    |    0    |
|          |     zext_ln122_2_fu_841    |    0    |    0    |    0    |
|          |     zext_ln123_2_fu_900    |    0    |    0    |    0    |
|          |    zext_ln122_1_fu_1157    |    0    |    0    |    0    |
|          |    zext_ln123_1_fu_1303    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        shl_ln_fu_614       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln1_fu_741       |    0    |    0    |    0    |
|          |       shl_ln2_fu_872       |    0    |    0    |    0    |
|          |       shl_ln3_fu_931       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   729   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------+--------+
|                                                                            |   FF   |
+----------------------------------------------------------------------------+--------+
|                            LUT_B0_addr_reg_1428                            |    8   |
|                            LUT_B1_addr_reg_1433                            |    8   |
|                            LUT_B2_addr_reg_1438                            |    8   |
|                            LUT_B2_load_reg_1518                            |   10   |
|                            LUT_B3_addr_reg_1443                            |    8   |
|                            LUT_B3_load_reg_1547                            |    8   |
|                             add_ln120_reg_1593                             |   16   |
|                            add_ln121_1_reg_1619                            |   16   |
|                            and_ln120_1_reg_1656                            |    1   |
|                            and_ln120_2_reg_1660                            |    1   |
|                            and_ln121_1_reg_1668                            |    1   |
|                            and_ln121_2_reg_1672                            |    1   |
|                            and_ln122_1_reg_1680                            |    1   |
|                            and_ln122_2_reg_1684                            |    1   |
|                            and_ln123_1_reg_1692                            |    1   |
|                            and_ln123_2_reg_1696                            |    1   |
|                              delta_1_reg_1397                              |   16   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4_reg_1506|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5_reg_1535|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6_reg_1564|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_reg_1476 |    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4_reg_1500|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5_reg_1529|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6_reg_1558|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_reg_1470 |    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4_reg_1494|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5_reg_1523|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6_reg_1552|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_reg_1464 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4_reg_1512 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5_reg_1541 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6_reg_1570 |    1   |
|  eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_reg_1482  |    1   |
|                             icmp_ln120_reg_1576                            |    1   |
|                             icmp_ln121_reg_1602                            |    1   |
|                             icmp_ln122_reg_1638                            |    1   |
|                             icmp_ln123_reg_1652                            |    1   |
|                                 k_reg_1408                                 |    3   |
|                             mul_ln120_reg_1458                             |   24   |
|                             mul_ln121_reg_1488                             |   26   |
|                             or_ln120_2_reg_1664                            |    1   |
|                             or_ln121_2_reg_1676                            |    1   |
|                             or_ln122_2_reg_1688                            |    1   |
|                             or_ln123_2_reg_1700                            |    1   |
|                            sext_ln116_1_reg_1453                           |   24   |
|                             sext_ln116_reg_1448                            |   26   |
|                             sub_ln122_reg_1628                             |   27   |
|                             sub_ln123_reg_1642                             |   27   |
|                               tmp_32_reg_1402                              |    1   |
|                               tmp_33_reg_1423                              |    1   |
|                               tmp_34_reg_1580                              |    1   |
|                               tmp_36_reg_1587                              |    1   |
|                               tmp_41_reg_1606                              |    1   |
|                               tmp_43_reg_1613                              |    1   |
|                                tmp_reg_1391                                |    1   |
|                            trunc_ln116_reg_1415                            |    2   |
+----------------------------------------------------------------------------+--------+
|                                    Total                                   |   296  |
+----------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_130 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_143 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_156 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_190 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_190 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_190 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_196 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_196 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_196 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_202 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_202 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_202 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_208 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_208 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_208 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   124  || 7.90057 ||    0    ||   392   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   729  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   392  |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   296  |  1121  |
+-----------+--------+--------+--------+--------+
