// Seed: 2910845447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_7 = {1{~1}};
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input wor  id_0,
    input tri1 _id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  reg [id_1 : -1 'b0] id_4;
  wire [1 'b0 : -1] id_5;
  id_6 :
  assert property (@(posedge 1) 1) id_4 <= id_5;
endmodule : SymbolIdentifier
