Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/board/board_clock_bridge_1 --family="Arria 10" --part=10AX115N2F40E2LG
Info: board_clock_bridge_1: "Transforming system: board_clock_bridge_1"
Info: board_clock_bridge_1: "Naming system components in system: board_clock_bridge_1"
Info: board_clock_bridge_1: "Processing generation queue"
Info: board_clock_bridge_1: "Generating: board_clock_bridge_1"
Info: board_clock_bridge_1: Done "board_clock_bridge_1" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
