--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr
top_level.pcf -ucf project2.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y81.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.123ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.123ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.580   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.317   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y75.G4      net (fanout=2)        0.539   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y75.X       Tif5x                 0.890   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X24Y74.G1      net (fanout=1)        0.631   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X24Y74.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X25Y81.G2      net (fanout=1)        0.778   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (3.858ns logic, 2.265ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y74.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.261ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.580   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.317   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X31Y74.BY      net (fanout=2)        0.390   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y74.CLK     Tdick                 0.314   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.554ns logic, 0.707ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y74.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.673ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.580   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.317   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.CLK     Tfck                  0.776   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (1.356ns logic, 0.317ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y74.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.204ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.464   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.253   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.CLK     Tckf        (-Th)    -0.487   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.951ns logic, 0.253ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y74.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.674ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.464   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.253   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.X       Tilo                  0.528   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X31Y74.BY      net (fanout=2)        0.312   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y74.CLK     Tckdi       (-Th)    -0.117   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (1.109ns logic, 0.565ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y81.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.764ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.764ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.YQ      Tcklo                 0.464   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y74.F4      net (fanout=1)        0.253   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y74.X       Tilo                  0.528   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X25Y75.G4      net (fanout=2)        0.431   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X25Y75.X       Tif5x                 0.712   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X24Y74.G1      net (fanout=1)        0.505   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X24Y74.X       Tif5x                 0.800   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X25Y81.G2      net (fanout=1)        0.623   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X25Y81.CLK     Tckg        (-Th)    -0.448   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (2.952ns logic, 1.812ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y75.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.556ns (data path)
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.556ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.XQ      Tcko                  0.515   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X53Y85.F1      net (fanout=5)        0.650   Inst_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y78.G3      net (fanout=29)       2.389   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y78.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y75.CLK     net (fanout=5)        0.778   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.739ns logic, 3.817ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.520ns (data path)
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.520ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iCORE_ID<3>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y85.F2      net (fanout=5)        0.618   Inst_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y78.G3      net (fanout=29)       2.389   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y78.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y75.CLK     net (fanout=5)        0.778   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (1.735ns logic, 3.785ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.471ns (data path)
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.471ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.567   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X53Y85.F3      net (fanout=5)        0.513   Inst_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X39Y78.G3      net (fanout=29)       2.389   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X39Y78.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X31Y75.CLK     net (fanout=5)        0.778   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (1.791ns logic, 3.680ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.840ns.
--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X47Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y84.G4      net (fanout=7)        1.378   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y84.Y       Tilo                  0.660   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X47Y85.CE      net (fanout=5)        0.808   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X47Y85.CLK     Tceck                 0.483   Inst_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.654ns logic, 2.186ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X47Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y84.G4      net (fanout=7)        1.378   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y84.Y       Tilo                  0.660   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X47Y85.CE      net (fanout=5)        0.808   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X47Y85.CLK     Tceck                 0.483   Inst_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.654ns logic, 2.186ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X46Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y84.G4      net (fanout=7)        1.378   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y84.Y       Tilo                  0.660   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X46Y84.CE      net (fanout=5)        0.806   Inst_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y84.CLK     Tceck                 0.483   Inst_icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.654ns logic, 2.184ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X67Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.409   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y83.SR      net (fanout=7)        0.503   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y83.CLK     Tcksr       (-Th)    -0.491   Inst_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X67Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.409   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y83.SR      net (fanout=7)        0.503   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y83.CLK     Tcksr       (-Th)    -0.491   Inst_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.900ns logic, 0.503ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X64Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.409   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y82.SR      net (fanout=7)        0.698   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y82.CLK     Tcksr       (-Th)    -0.491   Inst_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.900ns logic, 0.698ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.468ns.
--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y89.BY      net (fanout=7)        0.643   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y89.CLK     Tdick                 0.314   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.825ns logic, 0.643ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.040ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y89.YQ      Tcko                  0.409   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y89.BY      net (fanout=7)        0.514   Inst_icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y89.CLK     Tckdi       (-Th)    -0.117   Inst_icon/U0/U_ICON/iDATA_CMD
                                                       Inst_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.526ns logic, 0.514ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 118 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X31Y68.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.623ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y60.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X32Y60.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X31Y68.SR      net (fanout=5)        0.966   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X31Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (4.657ns logic, 0.966ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.623ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y60.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X32Y60.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X31Y68.SR      net (fanout=5)        0.966   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X31Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (4.657ns logic, 0.966ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.623ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X32Y60.FXINB   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X32Y60.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X31Y68.SR      net (fanout=5)        0.966   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X31Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (4.657ns logic, 0.966ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X30Y68.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y64.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y68.SR      net (fanout=3)        0.768   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (4.657ns logic, 0.768ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y64.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y68.SR      net (fanout=3)        0.768   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (4.657ns logic, 0.768ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.425ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X26Y64.FXINB   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y68.SR      net (fanout=3)        0.768   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (4.657ns logic, 0.768ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X26Y68.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.421ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y64.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X26Y68.SR      net (fanout=3)        0.764   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X26Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (4.657ns logic, 0.764ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.421ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y64.FXINA   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X26Y68.SR      net (fanout=3)        0.764   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X26Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (4.657ns logic, 0.764ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.421ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.F5      Tregf5                3.509   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X26Y64.FXINB   net (fanout=1)        0.000   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X26Y64.Y       Tif6y                 0.354   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X26Y68.SR      net (fanout=3)        0.764   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X26Y68.CLK     Tsrck                 0.794   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (4.657ns logic, 0.764ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X36Y80.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.871ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.YQ      Tcko                  0.409   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X36Y80.BY      net (fanout=1)        0.330   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X36Y80.CLK     Tckdi       (-Th)    -0.132   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X38Y79.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.871ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.YQ      Tcko                  0.409   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X38Y79.BY      net (fanout=1)        0.330   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X38Y79.CLK     Tckdi       (-Th)    -0.132   Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X41Y67.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.195ns (datapath - clock path skew - uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.XQ      Tcko                  0.412   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X41Y67.F2      net (fanout=2)        0.335   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X41Y67.CLK     Tckf        (-Th)    -0.448   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.860ns logic, 0.335ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 191 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y81.G2), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.924ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.924ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y71.XQ      Tcko                  0.514   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X18Y70.G4      net (fanout=2)        0.399   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X18Y70.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.F2      net (fanout=1)        0.579   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.G2      net (fanout=1)        0.314   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X25Y81.G2      net (fanout=1)        0.778   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (3.854ns logic, 2.070ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.900ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.XQ      Tcko                  0.515   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE1
    SLICE_X18Y70.F2      net (fanout=1)        0.374   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X18Y70.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.F2      net (fanout=1)        0.579   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.G2      net (fanout=1)        0.314   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X25Y81.G2      net (fanout=1)        0.778   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (3.855ns logic, 2.045ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.895ns (data path - clock path skew + uncertainty)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.YQ      Tcko                  0.567   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X18Y70.F4      net (fanout=1)        0.317   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X18Y70.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.F2      net (fanout=1)        0.579   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X25Y71.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.G2      net (fanout=1)        0.314   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X24Y74.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X25Y81.G2      net (fanout=1)        0.778   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (3.907ns logic, 1.988ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4 (SLICE_X24Y62.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.072ns (data path)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4 (FF)
  Data Path Delay:      3.072ns (Levels of Logic = 0)
  Source Clock:         clk_50_BUFGP rising

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.YQ      Tcko                  0.567   Inst_ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y62.F3      net (fanout=37)       2.505   Inst_ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.567ns logic, 2.505ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4 (SLICE_X24Y62.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.072ns (data path)
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4 (FF)
  Data Path Delay:      3.072ns (Levels of Logic = 0)
  Source Clock:         clk_50_BUFGP rising

  Maximum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.YQ      Tcko                  0.567   Inst_ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y62.G3      net (fanout=37)       2.505   Inst_ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.567ns logic, 2.505ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2910 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.782ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y81.G4), 687 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.XQ      Tcko                  0.515   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X53Y85.F1      net (fanout=5)        0.650   Inst_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.F3      net (fanout=3)        0.852   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.G1      net (fanout=1)        0.107   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.Y       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X24Y79.F3      net (fanout=1)        0.020   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X24Y79.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.G4      net (fanout=1)        0.272   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (6.113ns logic, 6.669ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.746ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iCORE_ID<3>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y85.F2      net (fanout=5)        0.618   Inst_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.F3      net (fanout=3)        0.852   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.G1      net (fanout=1)        0.107   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.Y       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X24Y79.F3      net (fanout=1)        0.020   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X24Y79.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.G4      net (fanout=1)        0.272   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.746ns (6.109ns logic, 6.637ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.697ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.567   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X53Y85.F3      net (fanout=5)        0.513   Inst_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.F3      net (fanout=3)        0.852   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y78.X       Tif5x                 1.000   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.G1      net (fanout=1)        0.107   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X24Y79.Y       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X24Y79.F3      net (fanout=1)        0.020   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X24Y79.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.G4      net (fanout=1)        0.272   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.697ns (6.165ns logic, 6.532ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X25Y81.G1), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.489ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.XQ      Tcko                  0.515   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X53Y85.F1      net (fanout=5)        0.650   Inst_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.F2      net (fanout=3)        0.924   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.G1      net (fanout=1)        0.694   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.489ns (4.453ns logic, 7.036ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.453ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iCORE_ID<3>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y85.F2      net (fanout=5)        0.618   Inst_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.F2      net (fanout=3)        0.924   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.G1      net (fanout=1)        0.694   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.453ns (4.449ns logic, 7.004ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.404ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.567   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X53Y85.F3      net (fanout=5)        0.513   Inst_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X29Y81.G1      net (fanout=29)       3.295   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X29Y81.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X43Y85.G1      net (fanout=5)        1.473   control0<5>
    SLICE_X43Y85.COUT    Topcyg                0.871   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<5>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X43Y86.COUT    Tbyp                  0.103   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.CIN     net (fanout=1)        0.000   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X43Y87.XB      Tcinxb                0.352   control0<35>
                                                       Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.F2      net (fanout=3)        0.924   Inst_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X24Y80.X       Tilo                  0.660   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.G1      net (fanout=1)        0.694   Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X25Y81.CLK     Tgck                  0.728   Inst_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.404ns (4.505ns logic, 6.899ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (SLICE_X26Y63.BY), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.XQ      Tcko                  0.515   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X53Y85.F1      net (fanout=5)        0.650   Inst_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y74.G1      net (fanout=29)       3.238   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y74.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X25Y63.F1      net (fanout=47)       1.900   control0<9>
    SLICE_X25Y63.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.U_LUT
    SLICE_X26Y63.BY      net (fanout=1)        0.384   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
    SLICE_X26Y63.CLK     Tds                   0.385   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/jO<3>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.908ns (2.736ns logic, 6.172ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.511   Inst_icon/U0/U_ICON/iCORE_ID<3>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y85.F2      net (fanout=5)        0.618   Inst_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y74.G1      net (fanout=29)       3.238   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y74.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X25Y63.F1      net (fanout=47)       1.900   control0<9>
    SLICE_X25Y63.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.U_LUT
    SLICE_X26Y63.BY      net (fanout=1)        0.384   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
    SLICE_X26Y63.CLK     Tds                   0.385   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/jO<3>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (2.732ns logic, 6.140ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.823ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.567   Inst_icon/U0/U_ICON/iCORE_ID<1>
                                                       Inst_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X53Y85.F3      net (fanout=5)        0.513   Inst_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X53Y85.X       Tilo                  0.612   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Inst_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y74.G1      net (fanout=29)       3.238   Inst_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y74.Y       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X25Y63.F1      net (fanout=47)       1.900   control0<9>
    SLICE_X25Y63.X       Tilo                  0.612   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.U_LUT
    SLICE_X26Y63.BY      net (fanout=1)        0.384   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/iCFG_DIN
    SLICE_X26Y63.CLK     Tds                   0.385   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/jO<3>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.823ns (2.788ns logic, 6.035ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X30Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.XQ      Tcko                  0.411   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X30Y61.BY      net (fanout=1)        0.330   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X30Y61.CLK     Tdh         (-Th)     0.110   Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.301ns logic, 0.330ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X1Y8.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE to Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.409   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<1>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE
    RAMB16_X1Y8.ADDRA1   net (fanout=3)        0.482   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<2>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.295ns logic, 0.482ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X1Y8.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE to Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y74.YQ      Tcko                  0.409   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<13>
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    RAMB16_X1Y8.ADDRA13  net (fanout=3)        0.482   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<14>
    RAMB16_X1Y8.CLKA     Tbcka       (-Th)     0.114   Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.295ns logic, 0.482ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched/SR
  Logical resource: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/SR
  Location pin: SLICE_X22Y79.SR
  Clock network: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched/SR
  Logical resource: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/SR
  Location pin: SLICE_X22Y79.SR
  Clock network: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: Inst_icon/U0/U_ICON/iCOMMAND_GRP<1>/SR
  Logical resource: Inst_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/SR
  Location pin: SLICE_X47Y85.SR
  Clock network: Inst_icon/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3252 paths, 0 nets, and 938 connections

Design statistics:
   Minimum period:  12.782ns{1}   (Maximum frequency:  78.235MHz)
   Maximum path delay from/to any node:   3.840ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 13:50:52 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



