Item(by='socialdemocrat', descendants=None, kids=None, score=None, time=1608479938, title=None, item_type='comment', url=None, parent=25486831, text='Could you elaborate on why you think RISC-V is a mediocre instruction-set architecture?<p>I would rather say it is genius: <a href="https:&#x2F;&#x2F;erik-engheim.medium.com&#x2F;the-genius-of-risc-v-microprocessors-b19d735abaa6" rel="nofollow">https:&#x2F;&#x2F;erik-engheim.medium.com&#x2F;the-genius-of-risc-v-micropr...</a><p>RISC-V has learned a lot from the mistakes of previous ISAs and made sure the instruction-set fits both low power consumption solution as well as high performance solutions.<p>All sorts of benchmark tests show that RISC-V from a theoretical standpoint would execute programs faster. You can tell this by analysis how how many instructions are needed for different programs for different architectures.<p>And how many clock cycles are needed per instruction etc.')