$date
	Sun Oct 23 01:28:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#84375
b1000 !
1"
#84378
b1000 &
b1000 %
1$
#84379
0"
#84382
b100 &
b100 %
#84386
b10 &
b10 %
#84390
b1 &
1#
b1 %
#84394
b0 &
b0 %
0#
0$
#1102291
b1110 !
1"
#1102294
b1110 &
b1110 %
1$
#1102295
0"
#1102298
b111 &
b111 %
#1102302
b10110 &
b10110 %
#1102306
b1011 &
b1011 %
#1102310
b100010 &
b100010 %
#1102314
b10001 &
b10001 %
#1102318
b110100 &
b110100 %
#1102322
b11010 &
b11010 %
#1102326
b1101 &
b1101 %
#1102330
b101000 &
b101000 %
#1102334
b10100 &
b10100 %
#1102338
b1010 &
b1010 %
#1102342
b101 &
b101 %
#1102346
b10000 &
b10000 %
#1102350
b1000 &
b1000 %
#1102354
b100 &
b100 %
#1102358
b10 &
b10 %
#1102362
b1 &
b1 %
1#
#1102366
b0 &
0#
b0 %
0$
#2095371
b1011 !
1"
#2095374
b1011 &
b1011 %
1$
#2095375
0"
#2095378
b100010 &
b100010 %
#2095382
b10001 &
b10001 %
#2095386
b110100 &
b110100 %
#2095390
b11010 &
b11010 %
#2095394
b1101 &
b1101 %
#2095398
b101000 &
b101000 %
#2095402
b10100 &
b10100 %
#2095406
b1010 &
b1010 %
#2095410
b101 &
b101 %
#2095414
b10000 &
b10000 %
#2095418
b1000 &
b1000 %
#2095422
b100 &
b100 %
#2095426
b10 &
b10 %
#2095430
b1 &
1#
b1 %
#2095434
b0 &
b0 %
0#
0$
#4500012
