# **Mod-12 Loadable Up-Down Counter**

## **Overview**
This project implements a **Mod-12 Loadable Up-Down Counter** in **Verilog**, capable of:
- **Counting up or down** based on the mode selection.
- **Loading a specific value** as an initial count when required.
- Handling **boundary conditions** efficiently with wrap-around behavior.

## **Features**
‚úÖ Supports **up and down counting** modes.  
‚úÖ **Loadable functionality** to initialize the counter to any value.  
‚úÖ **Synchronous reset** for predictable behavior.  
‚úÖ **Fully verified** using **SystemVerilog testbench** with multiple test cases.

## **Verification Approach**
- **Developed a SystemVerilog testbench** to validate counter operations.
- Covered **mode transitions, boundary conditions, and reset scenarios**.
- Used **assertions and functional coverage** to ensure robust verification.

## **Tools Used**
üõ†Ô∏è Synopsys VCS | QuestaSim  
