<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/myMiddle.css" type="text/css" />
<title>Zhen Zhuang</title>
</head>
<body>
<div id="layout-content">
<p><p><img src="zzhuang.jpg" width=150px align="left" style=""/></p></p>
<h1>Zhen Zhuang</h1>
<p><br /><b>Postdoctoral Fellow</b><br />
<a href="http://www.cse.cuhk.edu.hk/">Department of Computer Science and Engineering</a><br />
<a href="https://cuhk.edu.hk/english/index.html">The Chinese University of Hong Kong</a><br />
<b>Email</b>: zhuangzhen1995@gmail.com</p>
<p><a href="https://scholar.google.com/citations?user=B5ekYO8AAAAJ&amp;hl=en">Google Scholar</a></p>
<h2>Biography</h2>
<p>I am currently a Postdoctoral Fellow at the Chinese University of Hong Kong (CUHK) under the supervision of Prof. Tsung-Yi Ho. I obtained my Ph.D. from the Chinese University of Hong Kong (CUHK) in 2025 under the supervision of Prof. Tsung-Yi Ho. Previously, I received my M.E. and B.E. from Fuzhou University in 2021 and 2018, respectively. I am grateful for the chance to visit Georgia Tech under the supervision of Prof. Sung Kyu Lim and NTHU under the supervision of Prof. Ting-Chi Wang. My current research interest is mainly in Electronic Design Automation (EDA), especially EDA for 3D IC and advanced packaging.</p>
<h2>Research Interests</h2>
<p>Electronic Design Automation (EDA)</p>
<ul>
<li><p>EDA for 3D IC</p>
</li>
<li><p>EDA for Advanced Packaging</p>
</li>
<li><p>Physical Design Automation</p>
</li>
<li><p>AI/GPU Acceleration for EDA</p>
</li>
</ul>
<p>Computer Architecture</p>
<ul>
<li><p>Chiplet Architecture Exploration</p>
</li>
</ul>
<h2>Publications</h2>
<h3>Conference Papers</h3>
<ul>
<li><p>[C19] Chenghan Wang, <b>Zhen Zhuang</b>, Kai Zhu, Darong Huang, Luis Costero, Rongmei Chen, David Atienza, and Tsung-Yi Ho, &ldquo;ETLA-3D: Equivalent Thin Layer Aggregation based Thermal FEM for Hybrid Bonding F2F 3D ICs,&rdquo; accepted by IEEE/ACM Design, Automation and Test in Europe (<b>DATE</b>), 2026.</p>
</li>
</ul>
<ul>
<li><p>[C18] Zixiao Wang, Tianshu Hou, Chenghan Wang, <b>Zhen Zhuang</b>, Tsung-Yi Ho, Farzan Farnia, and Bei Yu, &ldquo;FastRW: An Efficient Random Walk Method for Steady-State Thermal Analysis,&rdquo; accepted by IEEE/ACM Design, Automation and Test in Europe (<b>DATE</b>), 2026.</p>
</li>
</ul>
<ul>
<li><p>[C17] <b>Zhen Zhuang</b>, Zheng Yang, Yuxuan Zhao, Jiawei Hu, Bei Yu, Sung Kyu Lim, and Tsung-Yi Ho, &ldquo;DPO-3D: Differentiable Power Delivery Network Optimization via Flexible Modeling for Routability and IR-Drop Tradeoff in Face-to-Face 3D ICs,&rdquo; accepted by IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), 2026.</p>
</li>
</ul>
<ul>
<li><p>[C16] Zheng Yang, <b>Zhen Zhuang</b>, Tsung-Yi Ho, and Sung Kyu Lim, &ldquo;Graph Attention-Based Current Crowding Analysis at TSV Interfaces in 3D Power Delivery Networks,&rdquo; accepted by IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), 2026.</p>
</li>
</ul>
<ul>
<li><p>[C15] Shuo Ren, <b>Zhen Zhuang</b>, Rongliang Fu, Leilei Jin, Libo Shen, Bei Yu, and Tsung-Yi Ho, &ldquo;Partitioning-Free 3D-IC Floorplanning,&rdquo; accepted by IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), 2026.</p>
</li>
</ul>
<ul>
<li><p>[C14] Shanyi Li, <b>Zhen Zhuang</b>, Siyuan Liang, Bei Yu, and Tsung-Yi Ho, &ldquo;MMPack: Multi-Mask Co-Design for Ultra-Large Wafer-Scale Package Integration,&rdquo; in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), pp. 1-9, 2025.</p>
</li>
</ul>
<ul>
<li><p>[C13] Leilei Jin, Rongliang Fu, <b>Zhen Zhuang</b>, Liang Xiao, Fangzhou Liu, Bei Yu, and Tsung-Yi Ho, &ldquo;ChronoTE: Crosstalk-Aware Timing Estimation for Routing Optimization via Edge-Enhanced GNNs,&rdquo; in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), pp. 1-9, 2025.</p>
</li>
</ul>
<ul>
<li><p>[C12] Jiawei Hu, Pruek Vanna-iampikul, <b>Zhen Zhuang</b>, Tsung-Yi Ho, and Sung Kyu Lim, &ldquo;GNN-MLS: Signal Routing in Mixed-Node 3D ICs through GNN-Assisted Metal Layer Sharing,&rdquo; in Proceedings of ACM/IEEE Design Automation Conference (<b>DAC</b>), pp. 1-7, 2025.</p>
</li>
</ul>
<ul>
<li><p>[C11] Zheng Yang, <b>Zhen Zhuang</b>, Bei Yu, Tsung-Yi Ho, Martin D.F. Wong, and Sung Kyu Lim, &ldquo;ML-Based Fine-Grained Modeling of DC Current Crowding in Power Delivery TSVs for Face-to-Face 3D ICs,&rdquo; in Proceedings of ACM International Symposium on Physical Design (<b>ISPD</b>), pp. 233-241, 2025.</p>
</li>
</ul>
<ul>
<li><p>[C10] <b>Zhen Zhuang</b>, Quan Chen, Hao Yu, and Tsung-Yi Ho, &ldquo;Fast Routing Algorithm for Mask Stitching Region of Ultra Large Wafer Scale Integration,&rdquo; in Proceedings of IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), pp. 279-284, 2025. (<b>Invited Paper</b>)</p>
</li>
</ul>
<ul>
<li><p>[C9] <b>Zhen Zhuang</b>, Kai-Yuan Chao, Bei Yu, Tsung-Yi Ho, and Martin D.F. Wong, &ldquo;Multi-Product Optimization for 3D Heterogeneous Integration with D2W Bonding,&rdquo; in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), pp. 1-9, 2023.</p>
</li>
</ul>
<ul>
<li><p>[C8] <b>Zhen Zhuang</b>, Bei Yu, Kai-Yuan Chao, and Tsung-Yi Ho, &ldquo;Multi-Package Co-Design for Chiplet Integration,&rdquo; in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), no. 114, pp. 1-9, 2022.</p>
</li>
</ul>
<ul>
<li><p>[C7] <b>Zhen Zhuang</b>, Genggeng Liu, Tsung-Yi Ho, Bei Yu, and Wenzhong Guo, &ldquo;TRADER: A Practical Track-Assignment-Based Detailed Router,&rdquo; in Proceedings of IEEE/ACM Design, Automation and Test in Europe (<b>DATE</b>), pp. 766-771, 2022.</p>
</li>
</ul>
<ul>
<li><p>[C6] Yidan Jing, Liliang Yang, <b>Zhen Zhuang</b>, Genggeng Liu, Xing Huang, Wen-Hao Liu, and Ting-Chi Wang, &ldquo;SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-Stage Partition,&rdquo; in Proceedings of IFIP/IEEE International Conference on Very Large Scale Integration (<b>VLSI-SoC</b>), pp. 1-6, 2022.</p>
</li>
</ul>
<ul>
<li><p>[C5] <b>Zhen Zhuang</b>, Xing Huang, Genggeng Liu, Wenzhong Guo, Weikang Qian, and Wen-Hao Liu, &ldquo;ALIFRouter: A Practical Architecture-Level Inter-FPGA Router for Logic Verification,&rdquo; in Proceedings of IEEE/ACM Design, Automation and Test in Europe (<b>DATE</b>), pp. 1570-1573, 2021.</p>
</li>
</ul>
<ul>
<li><p>[C4] Xinghai Zhang, <b>Zhen Zhuang</b>, Genggeng Liu, Xing Huang, Wen-Hao Liu, Wenzhong Guo, and Ting-Chi Wang, &ldquo;MiniDelay: Multi-Strategy Timing-Aware Layer Assignment for Advanced Technology Nodes,&rdquo; in Proceedings of IEEE/ACM Design, Automation and Test in Europe (<b>DATE</b>), pp. 586-591, 2020.</p>
</li>
</ul>
<ul>
<li><p>[C3] <b>Zhen Zhuang</b>, Genggeng Liu, Xing Huang, Xiaotao Jia, Wen-Hao Liu, and Wenzhong Guo, &ldquo;MSFRoute: Multi-Stage FPGA Routing for Timing Division Multiplexing Technique,&rdquo; in Proceedings of ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), pp. 107-112, 2020.</p>
</li>
</ul>
<ul>
<li><p>[C2] Genggeng Liu, <b>Zhen Zhuang</b>, Wenzhong Guo, and Ting-Chi Wang, &ldquo;RDTA: An Efficient Routability-Driven Track Assignment Algorithm,&rdquo; in Proceedings of ACM Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), pp. 315-318, 2019.</p>
</li>
</ul>
<ul>
<li><p>[C1] Hailin Wu, Saijuan Xu, <b>Zhen Zhuang</b>, and Genggeng Liu, &ldquo;X-Architecture Steiner Minimal Tree Construction Based on Discrete Differential Evolution,&rdquo; in Proceedings of International Conference on Natural Computation, Fuzzy Systems and Knowledge Discovery (ICNC-FSKD), pp. 433-442, 2019.</p>
</li>
</ul>
<h3>Journal Papers</h3>
<ul>
<li><p>[J8] Zepeng Li, <b>Zhen Zhuang</b>, Genggeng Liu, Wen-Hao Liu, Tsung-Yi Ho, and Ting-Chi Wang, &ldquo;Parallel Delay-Driven Layer Assignment Leveraging Hierarchical Task Graph Modeling for Advanced Technology Nodes,&rdquo; accepted by IEEE Transactions on Computers (<b>TC</b>).</p>
</li>
</ul>
<ul>
<li><p>[J7] <b>Zhen Zhuang</b>, Weishiun Hung, MD Arafat Kabir, Yarui Peng, and Tsung-Yi Ho, &ldquo;Adaptive Redistribution Layer Routing for Chiplet-Package Co-Design in 2.5D System,&rdquo; accepted by ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>).</p>
</li>
</ul>
<ul>
<li><p>[J6] Shanyi Li, <b>Zhen Zhuang</b>, Mingyu Liu, Weihua Sheng, Bei Yu, and Tsung-Yi Ho, &ldquo;HiePlace: Efficient Hierarchical PCB Placement,&rdquo; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 45, no. 1, pp. 428-440, 2026.</p>
</li>
</ul>
<ul>
<li><p>[J5] Siyuan Liang, <b>Zhen Zhuang</b>, Kai-Yuan Chao, Bei Yu, and Tsung-Yi Ho, &ldquo;Multi-Layer Package Power/Ground Planes Synthesis with Balanced DC IR Drops: A Game-Theoretic Optimization Approach,&rdquo; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 45, no. 1, pp. 453-465, 2026.</p>
</li>
</ul>
<ul>
<li><p>[J4] Haoyang Xu, Xing Huang, <b>Zhen Zhuang</b>, Zhiwen Yu, Bin Guo, Kai-Yuan Chao, Bei Yu, Tsung-Yi Ho, and Martin D. F. Wong, &ldquo;Hierarchical Partitioning-Based Inter-Chip Redistribution Layer Routing for Fan-Out Wafer-Level Packaging,&rdquo; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 44, no. 11, pp. 4367-4380, 2025.</p>
</li>
</ul>
<ul>
<li><p>[J3] Shixin Chen, Shanyi Li, <b>Zhen Zhuang</b>, Su Zheng, Zheng Liang, Tsung-Yi Ho, Bei Yu, and Alberto L. Sangiovanni-Vincentelli, &ldquo;Floorplet: Performance-aware Floorplan Framework for Chiplet Integration,&rdquo; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 43, no. 6, pp. 1638â€“1649, 2024.</p>
</li>
</ul>
<ul>
<li><p>[J2] Genggeng Liu, Yuhan Zhu, <b>Zhen Zhuang</b>, Zhenyu Pei, Min Gan, Xing Huang, and Wenzhong Guo, &ldquo;A Robust Multilayer X-Architecture Global Routing System Based on Particle Swarm Optimization,&rdquo; IEEE Transactions on Systems, Man, and Cybernetics: Systems (<b>TSMC</b>), vol. 54, no. 9, pp. 5627-5640, 2024.</p>
</li>
</ul>
<ul>
<li><p>[J1] Genggeng Liu, Zhisheng Chen, <b>Zhen Zhuang</b>, Wenzhong Guo, and Guolong Chen, &ldquo;A Unified Algorithm Based on HTS and Self-adapting PSO for the Construction of Octagonal and Rectilinear SMT,&rdquo; Soft Computing, vol. 24, no. 6, pp. 3943-3961, 2020.</p>
</li>
</ul>
<h2>Education</h2>
<ul>
<li><p>Ph.D., Department of Computer Science and Engineering, The Chinese University of Hong Kong (CUHK), Aug. 2021 - Jul. 2025</p>
</li>
<li><p>M.E., College of Mathematics and Computer Science, Fuzhou University (FZU), Sep. 2018 - Mar. 2021</p>
</li>
<li><p>B.E., College of Mathematics and Computer Science, Fuzhou University (FZU), Sep. 2014 - Jul. 2018</p>
</li>
</ul>
<h2>Experience</h2>
<h3><a href="https://cuhk.edu.hk/english/index.html">The Chinese University of Hong Kong (CUHK)</a></h3>
<ul>
<li><p>Postdoctoral Fellow, Department of Computer Science and Engineering</p>
</li>
<li><p>Supervisor: Prof. <a href="https://www.cse.cuhk.edu.hk/people/faculty/tsung-yi-ho/">Tsung-Yi Ho</a></p>
</li>
<li><p>Aug. 2025 - Present</p>
</li>
</ul>
<h3><a href="https://www.gatech.edu/">Georgia Institute of Technology</a></h3>
<ul>
<li><p>Visiting Student, School of Electrical and Computer Engineering</p>
</li>
<li><p>Topic: Circuit Design Automation for Heterogeneous Integration</p>
</li>
<li><p>Supervisor: Prof. <a href="https://limsk.ece.gatech.edu/">Sung Kyu Lim</a></p>
</li>
<li><p>Mar. 2024 - Aug. 2024</p>
</li>
</ul>
<h3><a href="https://nthu-en.site.nthu.edu.tw/">National Tsing Hua University (NTHU)</a></h3>
<ul>
<li><p>Visiting Student, Department of Computer Science</p>
</li>
<li><p>Topic: Physical Design Automation</p>
</li>
<li><p>Supervisor: Prof. <a href="http://www.cs.nthu.edu.tw/~tcwang/">Ting-Chi Wang</a></p>
</li>
<li><p>Jul. 2019 - Aug. 2019</p>
</li>
</ul>
<h3><a href="https://nthu-en.site.nthu.edu.tw/">National Tsing Hua University (NTHU)</a></h3>
<ul>
<li><p>Visiting Student, Department of Computer Science</p>
</li>
<li><p>Topic: Physical Design Automation</p>
</li>
<li><p>Supervisor: Prof. <a href="http://www.cs.nthu.edu.tw/~tcwang/">Ting-Chi Wang</a></p>
</li>
<li><p>Apr. 2018 - Jun. 2018</p>
</li>
</ul>
<h2>Professional Service</h2>
<h3>Journal Reviewer</h3>
<ul>
<li><p>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>)</p>
</li>
<li><p>IEEE Transactions on Systems, Man, and Cybernetics: Systems (<b>TSMC</b>)</p>
</li>
<li><p>ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>)</p>
</li>
<li><p>Expert Systems with Applications</p>
</li>
<li><p>Integration, the VLSI Journal</p>
</li>
</ul>
<h3>Conference Reviewer</h3>
<ul>
<li><p>IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASPDAC</b>), 2026.</p>
</li>
<li><p>ACM International Symposium on Physical Design (<b>ISPD</b>), 2024, 2025.</p>
</li>
</ul>
<h2>Teaching Assistant</h2>
<ul>
<li><p>Fall 2023: ENGG2440A Discrete Mathematics for Engineers</p>
</li>
<li><p>Spring 2023: CENG5270 EDA for Physical Design of Digital Systems</p>
</li>
<li><p>Fall 2022: ENGG2440A Discrete Mathematics for Engineers</p>
</li>
<li><p>Spring 2022: CSCI3180 Principles of Programming Languages</p>
</li>
<li><p>Fall 2021: ENGG2440A Discrete Mathematics for Engineers</p>
</li>
</ul>
<h2>Selected Awards and Honors</h2>
<ul>
<li><p>Best Paper Award Nomination, ASPDAC, 2026</p>
</li>
<li><p>Third Place Award at ISPD Contest, ISPD, 2019</p>
</li>
<li><p>Honorable Mention Award at CAD Contest, ICCAD, 2019</p>
</li>
<li><p>Third Place Award at ISPD Contest, ISPD, 2018</p>
</li>
</ul>
</div>
</body>
</html>
