

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Mon Oct 28 08:07:55 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F877A Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     0091                     SSPCON2         equ	145	;# 
    98     0092                     PR2             equ	146	;# 
    99     0093                     SSPADD          equ	147	;# 
   100     0094                     SSPSTAT         equ	148	;# 
   101     0098                     TXSTA           equ	152	;# 
   102     0099                     SPBRG           equ	153	;# 
   103     009C                     CMCON           equ	156	;# 
   104     009D                     CVRCON          equ	157	;# 
   105     009E                     ADRESL          equ	158	;# 
   106     009F                     ADCON1          equ	159	;# 
   107     010C                     EEDATA          equ	268	;# 
   108     010D                     EEADR           equ	269	;# 
   109     010E                     EEDATH          equ	270	;# 
   110     010F                     EEADRH          equ	271	;# 
   111     018C                     EECON1          equ	396	;# 
   112     018D                     EECON2          equ	397	;# 
   113     0000                     INDF            equ	0	;# 
   114     0001                     TMR0            equ	1	;# 
   115     0002                     PCL             equ	2	;# 
   116     0003                     STATUS          equ	3	;# 
   117     0004                     FSR             equ	4	;# 
   118     0005                     PORTA           equ	5	;# 
   119     0006                     PORTB           equ	6	;# 
   120     0007                     PORTC           equ	7	;# 
   121     0008                     PORTD           equ	8	;# 
   122     0009                     PORTE           equ	9	;# 
   123     000A                     PCLATH          equ	10	;# 
   124     000B                     INTCON          equ	11	;# 
   125     000C                     PIR1            equ	12	;# 
   126     000D                     PIR2            equ	13	;# 
   127     000E                     TMR1            equ	14	;# 
   128     000E                     TMR1L           equ	14	;# 
   129     000F                     TMR1H           equ	15	;# 
   130     0010                     T1CON           equ	16	;# 
   131     0011                     TMR2            equ	17	;# 
   132     0012                     T2CON           equ	18	;# 
   133     0013                     SSPBUF          equ	19	;# 
   134     0014                     SSPCON          equ	20	;# 
   135     0015                     CCPR1           equ	21	;# 
   136     0015                     CCPR1L          equ	21	;# 
   137     0016                     CCPR1H          equ	22	;# 
   138     0017                     CCP1CON         equ	23	;# 
   139     0018                     RCSTA           equ	24	;# 
   140     0019                     TXREG           equ	25	;# 
   141     001A                     RCREG           equ	26	;# 
   142     001B                     CCPR2           equ	27	;# 
   143     001B                     CCPR2L          equ	27	;# 
   144     001C                     CCPR2H          equ	28	;# 
   145     001D                     CCP2CON         equ	29	;# 
   146     001E                     ADRESH          equ	30	;# 
   147     001F                     ADCON0          equ	31	;# 
   148     0081                     OPTION_REG      equ	129	;# 
   149     0085                     TRISA           equ	133	;# 
   150     0086                     TRISB           equ	134	;# 
   151     0087                     TRISC           equ	135	;# 
   152     0088                     TRISD           equ	136	;# 
   153     0089                     TRISE           equ	137	;# 
   154     008C                     PIE1            equ	140	;# 
   155     008D                     PIE2            equ	141	;# 
   156     008E                     PCON            equ	142	;# 
   157     0091                     SSPCON2         equ	145	;# 
   158     0092                     PR2             equ	146	;# 
   159     0093                     SSPADD          equ	147	;# 
   160     0094                     SSPSTAT         equ	148	;# 
   161     0098                     TXSTA           equ	152	;# 
   162     0099                     SPBRG           equ	153	;# 
   163     009C                     CMCON           equ	156	;# 
   164     009D                     CVRCON          equ	157	;# 
   165     009E                     ADRESL          equ	158	;# 
   166     009F                     ADCON1          equ	159	;# 
   167     010C                     EEDATA          equ	268	;# 
   168     010D                     EEADR           equ	269	;# 
   169     010E                     EEDATH          equ	270	;# 
   170     010F                     EEADRH          equ	271	;# 
   171     018C                     EECON1          equ	396	;# 
   172     018D                     EECON2          equ	397	;# 
   173     0006                     _PORTB          set	6
   174     0086                     _TRISB          set	134
   175     0081                     _OPTION_REGbits set	129
   176                           
   177                           	psect	cinit
   178     07FC                     start_initialization:	
   179                           ; #config settings
   180                           
   181     07FC                     __initialization:
   182     07FC                     end_of_initialization:	
   183                           ;End of C runtime variable initialization code
   184                           
   185     07FC                     __end_of__initialization:
   186     07FC  0183               	clrf	3
   187     07FD  120A  118A  2FD6   	ljmp	_main	;jump to C main() function
   188                           
   189                           	psect	cstackCOMMON
   190     0070                     __pcstackCOMMON:
   191     0070                     ?_long_delay_with_wdt:
   192     0070                     ?_main:	
   193                           ; 1 bytes @ 0x0
   194                           
   195     0070                     long_delay_with_wdt@delay_ms:	
   196                           ; 1 bytes @ 0x0
   197                           
   198                           
   199                           ; 2 bytes @ 0x0
   200     0070                     	ds	2
   201     0072                     ??_long_delay_with_wdt:
   202                           
   203                           ; 1 bytes @ 0x2
   204     0072                     	ds	1
   205     0073                     long_delay_with_wdt@i:
   206                           
   207                           ; 2 bytes @ 0x3
   208     0073                     	ds	2
   209     0075                     ??_main:
   210                           
   211                           	psect	maintext
   212     07D6                     __pmaintext:	
   213                           ; 1 bytes @ 0x5
   214 ;;
   215 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   216 ;;
   217 ;; *************** function _main *****************
   218 ;; Defined at:
   219 ;;		line 24 in file "main.c"
   220 ;; Parameters:    Size  Location     Type
   221 ;;		None
   222 ;; Auto vars:     Size  Location     Type
   223 ;;		None
   224 ;; Return value:  Size  Location     Type
   225 ;;                  1    wreg      void 
   226 ;; Registers used:
   227 ;;		wreg, status,2, status,0, pclath, cstack
   228 ;; Tracked objects:
   229 ;;		On entry : B00/0
   230 ;;		On exit  : 0/0
   231 ;;		Unchanged: 0/0
   232 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   233 ;;      Params:         0       0       0       0       0
   234 ;;      Locals:         0       0       0       0       0
   235 ;;      Temps:          0       0       0       0       0
   236 ;;      Totals:         0       0       0       0       0
   237 ;;Total ram usage:        0 bytes
   238 ;; Hardware stack levels required when called: 1
   239 ;; This function calls:
   240 ;;		_long_delay_with_wdt
   241 ;; This function is called by:
   242 ;;		Startup code after reset
   243 ;; This function uses a non-reentrant model
   244 ;;
   245                           
   246     07D6                     _main:	
   247                           ;psect for function _main
   248                           
   249     07D6                     l588:	
   250                           ;incstack = 0
   251                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   252                           
   253     07D6  1683               	bsf	3,5	;RP0=1, select bank1
   254     07D7  1303               	bcf	3,6	;RP1=0, select bank1
   255     07D8  1181               	bcf	1,3	;volatile
   256     07D9                     l590:
   257     07D9  0801               	movf	1,w	;volatile
   258     07DA  39F8               	andlw	-8
   259     07DB  3804               	iorlw	4
   260     07DC  0081               	movwf	1	;volatile
   261     07DD                     l592:
   262     07DD  0186               	clrf	6	;volatile
   263     07DE                     l594:
   264     07DE  300F               	movlw	15
   265     07DF  1283               	bcf	3,5	;RP0=0, select bank0
   266     07E0  1303               	bcf	3,6	;RP1=0, select bank0
   267     07E1  0086               	movwf	6	;volatile
   268     07E2                     l596:
   269     07E2  30E8               	movlw	232
   270     07E3  00F0               	movwf	long_delay_with_wdt@delay_ms
   271     07E4  3003               	movlw	3
   272     07E5  00F1               	movwf	long_delay_with_wdt@delay_ms+1
   273     07E6  120A  118A  27BA  120A  118A  	fcall	_long_delay_with_wdt
   274     07EB                     l598:
   275     07EB  30F0               	movlw	240
   276     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   277     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   278     07EE  0086               	movwf	6	;volatile
   279     07EF                     l600:
   280     07EF  30E8               	movlw	232
   281     07F0  00F0               	movwf	long_delay_with_wdt@delay_ms
   282     07F1  3003               	movlw	3
   283     07F2  00F1               	movwf	long_delay_with_wdt@delay_ms+1
   284     07F3  120A  118A  27BA  120A  118A  	fcall	_long_delay_with_wdt
   285     07F8  2FDE               	goto	l594
   286     07F9  120A  118A  2800   	ljmp	start
   287     07FC                     __end_of_main:
   288                           
   289                           	psect	text1
   290     07BA                     __ptext1:	
   291 ;; *************** function _long_delay_with_wdt *****************
   292 ;; Defined at:
   293 ;;		line 16 in file "main.c"
   294 ;; Parameters:    Size  Location     Type
   295 ;;  delay_ms        2    0[COMMON] unsigned int 
   296 ;; Auto vars:     Size  Location     Type
   297 ;;  i               2    3[COMMON] unsigned int 
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      void 
   300 ;; Registers used:
   301 ;;		wreg, status,2
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   307 ;;      Params:         2       0       0       0       0
   308 ;;      Locals:         2       0       0       0       0
   309 ;;      Temps:          1       0       0       0       0
   310 ;;      Totals:         5       0       0       0       0
   311 ;;Total ram usage:        5 bytes
   312 ;; Hardware stack levels used: 1
   313 ;; This function calls:
   314 ;;		Nothing
   315 ;; This function is called by:
   316 ;;		_main
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320     07BA                     _long_delay_with_wdt:	
   321                           ;psect for function _long_delay_with_wdt
   322                           
   323     07BA                     l584:	
   324                           ;incstack = 0
   325                           ; Regs used in _long_delay_with_wdt: [wreg+status,2]
   326                           
   327                           
   328                           ;main.c: 17: ;main.c: 18:     while(1) {
   329     07BA  01F3               	clrf	long_delay_with_wdt@i
   330     07BB  01F4               	clrf	long_delay_with_wdt@i+1
   331     07BC  2FCB               	goto	l11
   332     07BD                     l586:
   333                           
   334                           ;main.c: 19:         PORTB = 0x0F;
   335     07BD  30C7               	movlw	199
   336     07BE  00F2               	movwf	??_long_delay_with_wdt
   337     07BF                     u37:
   338     07BF  2FC0               	nop2
   339     07C0  0BF2               	decfsz	??_long_delay_with_wdt,f
   340     07C1  2FBF               	goto	u37
   341     07C2  2FC3               	nop2
   342     07C3  2FC4               	nop2
   343     07C4  0064               	clrwdt	;# 
   344                           
   345                           ;main.c: 21: 
   346     07C5  3001               	movlw	1
   347     07C6  07F3               	addwf	long_delay_with_wdt@i,f
   348     07C7  1803               	skipnc
   349     07C8  0AF4               	incf	long_delay_with_wdt@i+1,f
   350     07C9  3000               	movlw	0
   351     07CA  07F4               	addwf	long_delay_with_wdt@i+1,f
   352     07CB                     l11:
   353     07CB  0871               	movf	long_delay_with_wdt@delay_ms+1,w
   354     07CC  0274               	subwf	long_delay_with_wdt@i+1,w
   355     07CD  1D03               	skipz
   356     07CE  2FD1               	goto	u25
   357     07CF  0870               	movf	long_delay_with_wdt@delay_ms,w
   358     07D0  0273               	subwf	long_delay_with_wdt@i,w
   359     07D1                     u25:
   360     07D1  1C03               	skipc
   361     07D2  2FD4               	goto	u21
   362     07D3  2FD5               	goto	u20
   363     07D4                     u21:
   364     07D4  2FBD               	goto	l586
   365     07D5                     u20:
   366     07D5                     l14:
   367     07D5  0008               	return
   368     07D6                     __end_of_long_delay_with_wdt:
   369     0002                     ___latbits      equ	2
   370     007E                     btemp           set	126	;btemp
   371     007E                     wtemp0          set	126
   372                           
   373                           	psect	config
   374                           
   375                           ;Config register CONFIG @ 0x2007
   376                           ;	Oscillator Selection bits
   377                           ;	FOSC = XT, XT oscillator
   378                           ;	Watchdog Timer Enable bit
   379                           ;	WDTE = ON, WDT enabled
   380                           ;	Power-up Timer Enable bit
   381                           ;	PWRTE = OFF, PWRT disabled
   382                           ;	Brown-out Reset Enable bit
   383                           ;	BOREN = ON, BOR enabled
   384                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   385                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   386                           ;	Data EEPROM Memory Code Protection bit
   387                           ;	CPD = OFF, Data EEPROM code protection off
   388                           ;	Flash Program Memory Write Enable bits
   389                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   390                           ;	In-Circuit Debugger Mode bit
   391                           ;	DEBUG = 0x1, unprogrammed default
   392                           ;	Flash Program Memory Code Protection bit
   393                           ;	CP = OFF, Code protection off
   394     2007                     	org	8199
   395     2007  3F7D               	dw	16253

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_long_delay_with_wdt

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      48
                _long_delay_with_wdt
 ---------------------------------------------------------------------------------
 (1) _long_delay_with_wdt                                  5     3      2      48
                                              0 COMMON     5     3      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _long_delay_with_wdt

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      5       5     35.7%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       5      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Mon Oct 28 08:07:55 2024

                         l11 07CB                           l14 07D5                           u20 07D5  
                         u21 07D4                           u25 07D1                           u37 07BF  
                        l600 07EF                          l590 07D9                          l584 07BA  
                        l592 07DD                          l586 07BD                          l594 07DE  
                        l596 07E2                          l588 07D6                          l598 07EB  
                       _main 07D6                         btemp 007E                         start 0000  
                      ?_main 0070                        _PORTB 0006                        _TRISB 0086  
                      status 0003                        wtemp0 007E              __initialization 07FC  
               __end_of_main 07FC                       ??_main 0075          _long_delay_with_wdt 07BA  
       ?_long_delay_with_wdt 0070         long_delay_with_wdt@i 0073  long_delay_with_wdt@delay_ms 0070  
    __end_of__initialization 07FC        ??_long_delay_with_wdt 0072               __pcstackCOMMON 0070  
             _OPTION_REGbits 0081                   __pmaintext 07D6                      __ptext1 07BA  
       end_of_initialization 07FC          start_initialization 07FC  __end_of_long_delay_with_wdt 07D6  
                  ___latbits 0002  
