Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\ALARA_Rocketry_PCB\PCB1.PcbDoc
Date     : 1/27/2022
Time     : 1:49:08 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-10(16.75mm,23.438mm) on Top Layer And Pad IMU-11(17.25mm,23.438mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-10(16.75mm,23.438mm) on Top Layer And Pad IMU-9(16.25mm,23.438mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-11(17.25mm,23.438mm) on Top Layer And Pad IMU-12(17.75mm,23.438mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-13(18.25mm,23.438mm) on Top Layer And Pad IMU-14(18.75mm,23.438mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-14(18.75mm,23.438mm) on Top Layer And Pad IMU-15(19.25mm,23.438mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-20(19.25mm,26.562mm) on Top Layer And Pad IMU-21(18.75mm,26.562mm) on Top Layer 
   Violation between Clearance Constraint: (0.15mm < 0.2mm) Between Pad IMU-24(17.25mm,26.562mm) on Top Layer And Pad IMU-25(16.75mm,26.562mm) on Top Layer 
Rule Violations :7

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.25mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad J1-1(121.4mm,40.3mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad J1-2(121.4mm,35.3mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.79mm > 2.54mm) Pad J2-10(4.545mm,11.325mm) on Multi-Layer Actual Hole Size = 2.79mm
   Violation between Hole Size Constraint: (2.79mm > 2.54mm) Pad J2-11(4.545mm,25.675mm) on Multi-Layer Actual Hole Size = 2.79mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (122mm,3mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (122mm,47mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (3mm,3mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (3mm,47mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
Rule Violations :8

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Area Fill (13.9mm,30.069mm) (16.3mm,30.769mm) on Top Solder And Via (15.3mm,28.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (14.487mm,23.237mm) (15.012mm,23.637mm) on Top Solder And Area Fill (14.988mm,23.237mm) (15.513mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (14.487mm,26.362mm) (15.012mm,26.762mm) on Top Solder And Area Fill (14.988mm,26.362mm) (15.513mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (14.537mm,23.988mm) (14.838mm,24.513mm) on Top Solder And Area Fill (14.537mm,24.488mm) (14.837mm,25.013mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (14.537mm,24.488mm) (14.837mm,25.013mm) on Top Solder And Area Fill (14.537mm,24.988mm) (14.837mm,25.513mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Area Fill (14.537mm,24.488mm) (14.837mm,25.013mm) on Top Solder And Via (15.5mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (14.537mm,24.988mm) (14.837mm,25.513mm) on Top Solder And Area Fill (14.537mm,25.488mm) (14.838mm,26.013mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Area Fill (14.537mm,24.988mm) (14.837mm,25.513mm) on Top Solder And Via (15.5mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (14.988mm,23.237mm) (15.513mm,23.638mm) on Top Solder And Area Fill (15.488mm,23.238mm) (16.013mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (14.988mm,26.362mm) (15.513mm,26.763mm) on Top Solder And Area Fill (15.487mm,26.362mm) (16.012mm,26.762mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (15.487mm,26.362mm) (16.012mm,26.762mm) on Top Solder And Area Fill (15.988mm,26.362mm) (16.513mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (15.488mm,23.238mm) (16.013mm,23.638mm) on Top Solder And Area Fill (15.988mm,23.238mm) (16.513mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (15.988mm,23.238mm) (16.513mm,23.638mm) on Top Solder And Area Fill (16.488mm,23.238mm) (17.013mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (15.988mm,26.362mm) (16.513mm,26.763mm) on Top Solder And Area Fill (16.487mm,26.362mm) (17.012mm,26.762mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Area Fill (15mm,30.019mm) (17.4mm,30.819mm) on Top Solder And Via (15.3mm,28.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (16.487mm,26.362mm) (17.012mm,26.762mm) on Top Solder And Area Fill (16.987mm,26.362mm) (17.512mm,26.762mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (16.488mm,23.238mm) (17.013mm,23.638mm) on Top Solder And Area Fill (16.988mm,23.238mm) (17.513mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (16.987mm,26.362mm) (17.512mm,26.762mm) on Top Solder And Area Fill (17.488mm,26.362mm) (18.013mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (16.988mm,23.238mm) (17.513mm,23.638mm) on Top Solder And Area Fill (17.488mm,23.237mm) (18.013mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (17.488mm,23.237mm) (18.013mm,23.638mm) on Top Solder And Area Fill (17.987mm,23.237mm) (18.512mm,23.637mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (17.488mm,26.362mm) (18.013mm,26.763mm) on Top Solder And Area Fill (17.988mm,26.363mm) (18.513mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (17.987mm,23.237mm) (18.512mm,23.637mm) on Top Solder And Area Fill (18.488mm,23.237mm) (19.013mm,23.638mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (17.988mm,26.363mm) (18.513mm,26.763mm) on Top Solder And Area Fill (18.488mm,26.362mm) (19.013mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (18.488mm,23.237mm) (19.013mm,23.638mm) on Top Solder And Area Fill (18.987mm,23.237mm) (19.512mm,23.637mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Area Fill (18.488mm,26.362mm) (19.013mm,26.763mm) on Top Solder And Area Fill (18.988mm,26.363mm) (19.513mm,26.763mm) on Top Solder [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (19.163mm,23.988mm) (19.463mm,24.513mm) on Top Solder And Area Fill (19.163mm,24.487mm) (19.463mm,25.012mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Area Fill (19.163mm,23.988mm) (19.463mm,24.513mm) on Top Solder And Via (18.4mm,24.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (19.163mm,24.487mm) (19.463mm,25.012mm) on Top Solder And Area Fill (19.163mm,24.987mm) (19.463mm,25.512mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Area Fill (19.163mm,24.987mm) (19.463mm,25.512mm) on Top Solder And Area Fill (19.163mm,25.488mm) (19.463mm,26.013mm) on Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-1(82.838mm,25.75mm) on Top Layer And Pad ACC-12(83.35mm,25.763mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-1(82.838mm,25.75mm) on Top Layer And Pad ACC-2(82.838mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-10(84.363mm,25.75mm) on Top Layer And Pad ACC-11(83.85mm,25.763mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-10(84.363mm,25.75mm) on Top Layer And Pad ACC-9(84.363mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-11(83.85mm,25.763mm) on Top Layer And Pad ACC-12(83.35mm,25.763mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-11(83.85mm,25.763mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-12(83.35mm,25.763mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-2(82.838mm,25.25mm) on Top Layer And Pad ACC-3(82.838mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-2(82.838mm,25.25mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-3(82.838mm,24.75mm) on Top Layer And Pad ACC-4(82.838mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-3(82.838mm,24.75mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-4(82.838mm,24.25mm) on Top Layer And Pad ACC-5(83.35mm,24.238mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-5(83.35mm,24.238mm) on Top Layer And Pad ACC-6(83.85mm,24.238mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-5(83.35mm,24.238mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-6(83.85mm,24.238mm) on Top Layer And Pad ACC-7(84.363mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-6(83.85mm,24.238mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-7(84.363mm,24.25mm) on Top Layer And Pad ACC-8(84.363mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ACC-8(84.363mm,24.75mm) on Top Layer And Pad ACC-9(84.363mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-8(84.363mm,24.75mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad ACC-9(84.363mm,25.25mm) on Top Layer And Via (83.6mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-1(38.45mm,25.75mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-1(38.45mm,25.75mm) on Top Layer And Pad BOOT-2(38.45mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-10(41.55mm,24.75mm) on Top Layer And Pad BOOT-11(41.55mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-10(41.55mm,24.75mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-10(41.55mm,24.75mm) on Top Layer And Pad BOOT-9(41.55mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-11(41.55mm,25.25mm) on Top Layer And Pad BOOT-12(41.55mm,25.75mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-11(41.55mm,25.25mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-12(41.55mm,25.75mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-13(40.75mm,26.55mm) on Top Layer And Pad BOOT-14(40.25mm,26.55mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-13(40.75mm,26.55mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-14(40.25mm,26.55mm) on Top Layer And Pad BOOT-15(39.75mm,26.55mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-14(40.25mm,26.55mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-15(39.75mm,26.55mm) on Top Layer And Pad BOOT-16(39.25mm,26.55mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-15(39.75mm,26.55mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-16(39.25mm,26.55mm) on Top Layer And Pad BOOT-17(40mm,25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-2(38.45mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-3(38.45mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-4(38.45mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-5(39.25mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-6(39.75mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-7(40.25mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-8(40.75mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Pad BOOT-9(41.55mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad BOOT-17(40mm,25mm) on Top Layer And Via (38.5mm,23.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-2(38.45mm,25.25mm) on Top Layer And Pad BOOT-3(38.45mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-3(38.45mm,24.75mm) on Top Layer And Pad BOOT-4(38.45mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad BOOT-4(38.45mm,24.25mm) on Top Layer And Via (38.5mm,23.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-5(39.25mm,23.45mm) on Top Layer And Pad BOOT-6(39.75mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad BOOT-5(39.25mm,23.45mm) on Top Layer And Via (38.5mm,23.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-6(39.75mm,23.45mm) on Top Layer And Pad BOOT-7(40.25mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad BOOT-7(40.25mm,23.45mm) on Top Layer And Pad BOOT-8(40.75mm,23.45mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad C28-2(38.8mm,24.6mm) on Bottom Layer And Via (38.5mm,23.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Pad C43-1(29.7mm,11.4mm) on Bottom Layer And Via (28.837mm,12.537mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad C45-1(16.4mm,26.1mm) on Bottom Layer And Via (15.5mm,25mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Pad C45-2(16.4mm,27.9mm) on Bottom Layer And Via (15.3mm,28.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Pad C46-2(14.2mm,27.9mm) on Bottom Layer And Via (15.3mm,28.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad C6-1(60.9mm,24.3mm) on Bottom Layer And Via (62.1mm,24.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-1(23.81mm,16.3mm) on Bottom Layer And Via (23.8mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-10(18.73mm,21.7mm) on Bottom Layer And Via (18.7mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-11(20mm,21.7mm) on Bottom Layer And Via (20mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-12(21.27mm,21.7mm) on Bottom Layer And Via (21.3mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-13(22.54mm,21.7mm) on Bottom Layer And Via (22.598mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-14(23.81mm,21.7mm) on Bottom Layer And Via (23.8mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-2(22.54mm,16.3mm) on Bottom Layer And Via (22.5mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-3(21.27mm,16.3mm) on Bottom Layer And Via (21.3mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-4(20mm,16.3mm) on Bottom Layer And Via (20mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-8(16.19mm,21.7mm) on Bottom Layer And Via (16.2mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN1 CON-9(17.46mm,21.7mm) on Bottom Layer And Via (17.5mm,20.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-1(13.75mm,17.45mm) on Bottom Layer And Pad CAN1 TRAN-2(13.25mm,17.45mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-2(13.25mm,17.45mm) on Bottom Layer And Pad CAN1 TRAN-3(12.75mm,17.45mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-3(12.75mm,17.45mm) on Bottom Layer And Pad CAN1 TRAN-4(12.25mm,17.45mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad CAN1 TRAN-3(12.75mm,17.45mm) on Bottom Layer And Via (12.766mm,16.366mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-5(12.25mm,20.35mm) on Bottom Layer And Pad CAN1 TRAN-6(12.75mm,20.35mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-6(12.75mm,20.35mm) on Bottom Layer And Pad CAN1 TRAN-7(13.25mm,20.35mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN1 TRAN-7(13.25mm,20.35mm) on Bottom Layer And Pad CAN1 TRAN-8(13.75mm,20.35mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad CAN2 CON-1(23.81mm,6.8mm) on Bottom Layer And Via (23.8mm,8.225mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN2 CON-10(18.73mm,12.2mm) on Bottom Layer And Via (18.7mm,10.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN2 CON-11(20mm,12.2mm) on Bottom Layer And Via (20mm,10.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN2 CON-12(21.27mm,12.2mm) on Bottom Layer And Via (21.3mm,10.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad CAN2 CON-13(22.54mm,12.2mm) on Bottom Layer And Via (22.599mm,10.799mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN2 CON-14(23.81mm,12.2mm) on Bottom Layer And Via (23.8mm,10.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad CAN2 CON-8(16.19mm,12.2mm) on Bottom Layer And Via (16.19mm,10.81mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad CAN2 CON-9(17.46mm,12.2mm) on Bottom Layer And Via (17.5mm,10.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-1(13.75mm,7.95mm) on Bottom Layer And Pad CAN2 TRAN-2(13.25mm,7.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-2(13.25mm,7.95mm) on Bottom Layer And Pad CAN2 TRAN-3(12.75mm,7.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-3(12.75mm,7.95mm) on Bottom Layer And Pad CAN2 TRAN-4(12.25mm,7.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-5(12.25mm,10.85mm) on Bottom Layer And Pad CAN2 TRAN-6(12.75mm,10.85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-6(12.75mm,10.85mm) on Bottom Layer And Pad CAN2 TRAN-7(13.25mm,10.85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CAN2 TRAN-7(13.25mm,10.85mm) on Bottom Layer And Pad CAN2 TRAN-8(13.75mm,10.85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-1(8.355mm,15.96mm) on Multi-Layer And Pad J2-2(8.355mm,17.23mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-2(8.355mm,17.23mm) on Multi-Layer And Pad J2-3(8.355mm,18.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-3(8.355mm,18.5mm) on Multi-Layer And Pad J2-4(8.355mm,19.77mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-4(8.355mm,19.77mm) on Multi-Layer And Pad J2-5(8.355mm,21.04mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-6(5.815mm,16.595mm) on Multi-Layer And Pad J2-7(5.815mm,17.865mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-7(5.815mm,17.865mm) on Multi-Layer And Pad J2-8(5.815mm,19.135mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad J2-8(5.815mm,19.135mm) on Multi-Layer And Pad J2-9(5.815mm,20.405mm) on Multi-Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-(55.07mm,17.433mm) on Top Layer And Pad MCU-54(54.716mm,17.787mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-(55.07mm,17.433mm) on Top Layer And Pad MCU-56(55.423mm,17.08mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-1(61.08mm,39mm) on Top Layer And Pad MCU-2(60.726mm,38.646mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-10(57.898mm,35.818mm) on Top Layer And Pad MCU-11(57.544mm,35.464mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-10(57.898mm,35.818mm) on Top Layer And Pad MCU-9(58.252mm,36.172mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad MCU-10(57.898mm,35.818mm) on Top Layer And Via (58.5mm,34.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-100(73.454mm,20.969mm) on Top Layer And Pad MCU-101(73.808mm,21.322mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-100(73.454mm,20.969mm) on Top Layer And Pad MCU-99(73.101mm,20.615mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-101(73.808mm,21.322mm) on Top Layer And Pad MCU-102(74.161mm,21.676mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-102(74.161mm,21.676mm) on Top Layer And Pad MCU-103(74.515mm,22.029mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-103(74.515mm,22.029mm) on Top Layer And Pad MCU-104(74.869mm,22.383mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-104(74.869mm,22.383mm) on Top Layer And Pad MCU-105(75.222mm,22.737mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-105(75.222mm,22.737mm) on Top Layer And Pad MCU-106(75.576mm,23.09mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-106(75.576mm,23.09mm) on Top Layer And Pad MCU-107(75.929mm,23.444mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-107(75.929mm,23.444mm) on Top Layer And Pad MCU-108(76.283mm,23.797mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-109(76.283mm,26.626mm) on Top Layer And Pad MCU-110(75.929mm,26.979mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Pad MCU-109(76.283mm,26.626mm) on Top Layer And Via (75.125mm,25.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-11(57.544mm,35.464mm) on Top Layer And Pad MCU-12(57.191mm,35.111mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Pad MCU-11(57.544mm,35.464mm) on Top Layer And Via (58.5mm,34.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-110(75.929mm,26.979mm) on Top Layer And Pad MCU-111(75.576mm,27.333mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-111(75.576mm,27.333mm) on Top Layer And Pad MCU-112(75.222mm,27.686mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-112(75.222mm,27.686mm) on Top Layer And Pad MCU-113(74.869mm,28.04mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-113(74.869mm,28.04mm) on Top Layer And Pad MCU-114(74.515mm,28.393mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-114(74.515mm,28.393mm) on Top Layer And Pad MCU-115(74.161mm,28.747mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-115(74.161mm,28.747mm) on Top Layer And Pad MCU-116(73.808mm,29.101mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-116(73.808mm,29.101mm) on Top Layer And Pad MCU-117(73.454mm,29.454mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-117(73.454mm,29.454mm) on Top Layer And Pad MCU-118(73.101mm,29.808mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-118(73.101mm,29.808mm) on Top Layer And Pad MCU-119(72.747mm,30.161mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-119(72.747mm,30.161mm) on Top Layer And Pad MCU-120(72.394mm,30.515mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-12(57.191mm,35.111mm) on Top Layer And Pad MCU-13(56.837mm,34.757mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad MCU-12(57.191mm,35.111mm) on Top Layer And Via (58.5mm,34.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-120(72.394mm,30.515mm) on Top Layer And Pad MCU-121(72.04mm,30.868mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-121(72.04mm,30.868mm) on Top Layer And Pad MCU-122(71.687mm,31.222mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-122(71.687mm,31.222mm) on Top Layer And Pad MCU-123(71.333mm,31.575mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-123(71.333mm,31.575mm) on Top Layer And Pad MCU-124(70.979mm,31.929mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-124(70.979mm,31.929mm) on Top Layer And Pad MCU-125(70.626mm,32.283mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-125(70.626mm,32.283mm) on Top Layer And Pad MCU-126(70.272mm,32.636mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-126(70.272mm,32.636mm) on Top Layer And Pad MCU-127(69.919mm,32.99mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-127(69.919mm,32.99mm) on Top Layer And Pad MCU-128(69.565mm,33.343mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-128(69.565mm,33.343mm) on Top Layer And Pad MCU-129(69.212mm,33.697mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-129(69.212mm,33.697mm) on Top Layer And Pad MCU-130(68.858mm,34.05mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-13(56.837mm,34.757mm) on Top Layer And Pad MCU-14(56.484mm,34.404mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-130(68.858mm,34.05mm) on Top Layer And Pad MCU-131(68.505mm,34.404mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-131(68.505mm,34.404mm) on Top Layer And Pad MCU-132(68.151mm,34.757mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-132(68.151mm,34.757mm) on Top Layer And Pad MCU-133(67.798mm,35.111mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-133(67.798mm,35.111mm) on Top Layer And Pad MCU-134(67.444mm,35.464mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-134(67.444mm,35.464mm) on Top Layer And Pad MCU-135(67.09mm,35.818mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-135(67.09mm,35.818mm) on Top Layer And Pad MCU-136(66.737mm,36.172mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-136(66.737mm,36.172mm) on Top Layer And Pad MCU-137(66.383mm,36.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-137(66.383mm,36.525mm) on Top Layer And Pad MCU-138(66.03mm,36.879mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-138(66.03mm,36.879mm) on Top Layer And Pad MCU-139(65.676mm,37.232mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-139(65.676mm,37.232mm) on Top Layer And Pad MCU-140(65.323mm,37.586mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-14(56.484mm,34.404mm) on Top Layer And Pad MCU-15(56.13mm,34.05mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-140(65.323mm,37.586mm) on Top Layer And Pad MCU-141(64.969mm,37.939mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-141(64.969mm,37.939mm) on Top Layer And Pad MCU-142(64.616mm,38.293mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-142(64.616mm,38.293mm) on Top Layer And Pad MCU-143(64.262mm,38.646mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-143(64.262mm,38.646mm) on Top Layer And Pad MCU-144(63.908mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-15(56.13mm,34.05mm) on Top Layer And Pad MCU-16(55.777mm,33.697mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-16(55.777mm,33.697mm) on Top Layer And Pad MCU-17(55.423mm,33.343mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-17(55.423mm,33.343mm) on Top Layer And Pad MCU-18(55.07mm,32.99mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-18(55.07mm,32.99mm) on Top Layer And Pad MCU-19(54.716mm,32.636mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-19(54.716mm,32.636mm) on Top Layer And Pad MCU-20(54.362mm,32.282mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-2(60.726mm,38.646mm) on Top Layer And Pad MCU-3(60.373mm,38.293mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-20(54.362mm,32.282mm) on Top Layer And Pad MCU-21(54.009mm,31.929mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-21(54.009mm,31.929mm) on Top Layer And Pad MCU-22(53.655mm,31.575mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-22(53.655mm,31.575mm) on Top Layer And Pad MCU-23(53.302mm,31.222mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-23(53.302mm,31.222mm) on Top Layer And Pad MCU-24(52.948mm,30.868mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-24(52.948mm,30.868mm) on Top Layer And Pad MCU-25(52.595mm,30.515mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-25(52.595mm,30.515mm) on Top Layer And Pad MCU-26(52.241mm,30.161mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-26(52.241mm,30.161mm) on Top Layer And Pad MCU-27(51.888mm,29.808mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-27(51.888mm,29.808mm) on Top Layer And Pad MCU-28(51.534mm,29.454mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-28(51.534mm,29.454mm) on Top Layer And Pad MCU-29(51.181mm,29.101mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-29(51.181mm,29.101mm) on Top Layer And Pad MCU-30(50.827mm,28.747mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-3(60.373mm,38.293mm) on Top Layer And Pad MCU-4(60.019mm,37.939mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-30(50.827mm,28.747mm) on Top Layer And Pad MCU-31(50.473mm,28.393mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-31(50.473mm,28.393mm) on Top Layer And Pad MCU-32(50.12mm,28.04mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-32(50.12mm,28.04mm) on Top Layer And Pad MCU-33(49.766mm,27.686mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-33(49.766mm,27.686mm) on Top Layer And Pad MCU-34(49.413mm,27.333mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-34(49.413mm,27.333mm) on Top Layer And Pad MCU-35(49.059mm,26.979mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-35(49.059mm,26.979mm) on Top Layer And Pad MCU-36(48.706mm,26.626mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-37(48.706mm,23.797mm) on Top Layer And Pad MCU-38(49.059mm,23.444mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-38(49.059mm,23.444mm) on Top Layer And Pad MCU-39(49.413mm,23.09mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-39(49.413mm,23.09mm) on Top Layer And Pad MCU-40(49.766mm,22.737mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-4(60.019mm,37.939mm) on Top Layer And Pad MCU-5(59.666mm,37.586mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-40(49.766mm,22.737mm) on Top Layer And Pad MCU-41(50.12mm,22.383mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-41(50.12mm,22.383mm) on Top Layer And Pad MCU-42(50.473mm,22.029mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-42(50.473mm,22.029mm) on Top Layer And Pad MCU-43(50.827mm,21.676mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-43(50.827mm,21.676mm) on Top Layer And Pad MCU-44(51.181mm,21.322mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-44(51.181mm,21.322mm) on Top Layer And Pad MCU-45(51.534mm,20.969mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-45(51.534mm,20.969mm) on Top Layer And Pad MCU-46(51.888mm,20.615mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-46(51.888mm,20.615mm) on Top Layer And Pad MCU-47(52.241mm,20.262mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-47(52.241mm,20.262mm) on Top Layer And Pad MCU-48(52.595mm,19.908mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-48(52.595mm,19.908mm) on Top Layer And Pad MCU-49(52.948mm,19.555mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-49(52.948mm,19.555mm) on Top Layer And Pad MCU-50(53.302mm,19.201mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-5(59.666mm,37.586mm) on Top Layer And Pad MCU-6(59.312mm,37.232mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-50(53.302mm,19.201mm) on Top Layer And Pad MCU-51(53.655mm,18.847mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-51(53.655mm,18.847mm) on Top Layer And Pad MCU-52(54.009mm,18.494mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-52(54.009mm,18.494mm) on Top Layer And Pad MCU-53(54.362mm,18.14mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-53(54.362mm,18.14mm) on Top Layer And Pad MCU-54(54.716mm,17.787mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-56(55.423mm,17.08mm) on Top Layer And Pad MCU-57(55.777mm,16.726mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-57(55.777mm,16.726mm) on Top Layer And Pad MCU-58(56.13mm,16.373mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-58(56.13mm,16.373mm) on Top Layer And Pad MCU-59(56.484mm,16.019mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-59(56.484mm,16.019mm) on Top Layer And Pad MCU-60(56.837mm,15.666mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-6(59.312mm,37.232mm) on Top Layer And Pad MCU-7(58.959mm,36.879mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-60(56.837mm,15.666mm) on Top Layer And Pad MCU-61(57.191mm,15.312mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-61(57.191mm,15.312mm) on Top Layer And Pad MCU-62(57.544mm,14.958mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-62(57.544mm,14.958mm) on Top Layer And Pad MCU-63(57.898mm,14.605mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-63(57.898mm,14.605mm) on Top Layer And Pad MCU-64(58.252mm,14.251mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-64(58.252mm,14.251mm) on Top Layer And Pad MCU-65(58.605mm,13.898mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-65(58.605mm,13.898mm) on Top Layer And Pad MCU-66(58.959mm,13.544mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-66(58.959mm,13.544mm) on Top Layer And Pad MCU-67(59.312mm,13.191mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-67(59.312mm,13.191mm) on Top Layer And Pad MCU-68(59.666mm,12.837mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-68(59.666mm,12.837mm) on Top Layer And Pad MCU-69(60.019mm,12.484mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-69(60.019mm,12.484mm) on Top Layer And Pad MCU-70(60.373mm,12.13mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-7(58.959mm,36.879mm) on Top Layer And Pad MCU-8(58.605mm,36.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-70(60.373mm,12.13mm) on Top Layer And Pad MCU-71(60.726mm,11.776mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-71(60.726mm,11.776mm) on Top Layer And Pad MCU-72(61.08mm,11.423mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad MCU-72(61.08mm,11.423mm) on Top Layer And Via (62.5mm,11.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-73(63.908mm,11.423mm) on Top Layer And Pad MCU-74(64.262mm,11.776mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad MCU-73(63.908mm,11.423mm) on Top Layer And Via (62.5mm,11.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-74(64.262mm,11.776mm) on Top Layer And Pad MCU-75(64.616mm,12.13mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-75(64.616mm,12.13mm) on Top Layer And Pad MCU-76(64.969mm,12.484mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-76(64.969mm,12.484mm) on Top Layer And Pad MCU-77(65.323mm,12.837mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-77(65.323mm,12.837mm) on Top Layer And Pad MCU-78(65.676mm,13.191mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-78(65.676mm,13.191mm) on Top Layer And Pad MCU-79(66.03mm,13.544mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-79(66.03mm,13.544mm) on Top Layer And Pad MCU-80(66.383mm,13.898mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-8(58.605mm,36.525mm) on Top Layer And Pad MCU-9(58.252mm,36.172mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-80(66.383mm,13.898mm) on Top Layer And Pad MCU-81(66.737mm,14.251mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-81(66.737mm,14.251mm) on Top Layer And Pad MCU-82(67.09mm,14.605mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-82(67.09mm,14.605mm) on Top Layer And Pad MCU-83(67.444mm,14.958mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-83(67.444mm,14.958mm) on Top Layer And Pad MCU-84(67.798mm,15.312mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-84(67.798mm,15.312mm) on Top Layer And Pad MCU-85(68.151mm,15.666mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-85(68.151mm,15.666mm) on Top Layer And Pad MCU-86(68.505mm,16.019mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-86(68.505mm,16.019mm) on Top Layer And Pad MCU-87(68.858mm,16.373mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-87(68.858mm,16.373mm) on Top Layer And Pad MCU-88(69.212mm,16.726mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-88(69.212mm,16.726mm) on Top Layer And Pad MCU-89(69.565mm,17.08mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-89(69.565mm,17.08mm) on Top Layer And Pad MCU-90(69.919mm,17.433mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-90(69.919mm,17.433mm) on Top Layer And Pad MCU-91(70.272mm,17.787mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-91(70.272mm,17.787mm) on Top Layer And Pad MCU-92(70.626mm,18.14mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-92(70.626mm,18.14mm) on Top Layer And Pad MCU-93(70.979mm,18.494mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-93(70.979mm,18.494mm) on Top Layer And Pad MCU-94(71.333mm,18.847mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-94(71.333mm,18.847mm) on Top Layer And Pad MCU-95(71.687mm,19.201mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-95(71.687mm,19.201mm) on Top Layer And Pad MCU-96(72.04mm,19.555mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-96(72.04mm,19.555mm) on Top Layer And Pad MCU-97(72.394mm,19.908mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-97(72.394mm,19.908mm) on Top Layer And Pad MCU-98(72.747mm,20.262mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad MCU-97(72.394mm,19.908mm) on Top Layer And Via (71.5mm,21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad MCU-98(72.747mm,20.262mm) on Top Layer And Pad MCU-99(73.101mm,20.615mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad MCU-98(72.747mm,20.262mm) on Top Layer And Via (71.5mm,21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad P2-1(120.825mm,24.425mm) on Top Layer And Pad P2-2(120.825mm,25.075mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad P2-1(120.825mm,24.425mm) on Top Layer And Pad P2-6(120.5mm,23.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad P2-2(120.825mm,25.075mm) on Top Layer And Pad P2-3(120.825mm,25.725mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad P2-3(120.825mm,25.725mm) on Top Layer And Pad P2-4(120.825mm,26.375mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad P2-4(120.825mm,26.375mm) on Top Layer And Pad P2-5(120.825mm,27.025mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad P2-5(120.825mm,27.025mm) on Top Layer And Pad P2-7(120.5mm,27.95mm) on Multi-Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad P2-6(120.5mm,23.5mm) on Multi-Layer And Via (121.75mm,23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.077mm] / [Bottom Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R11-1(66.3mm,18.75mm) on Bottom Layer And Via (66.3mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R12-1(68mm,18.75mm) on Bottom Layer And Via (68mm,17.7mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R12-2(68mm,20.25mm) on Bottom Layer And Via (69.1mm,20.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R15-1(9.4mm,13.4mm) on Bottom Layer And Via (8.3mm,13.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R15-2(9.4mm,11.9mm) on Bottom Layer And Via (8.3mm,11.9mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R16-2(21.2mm,26.05mm) on Bottom Layer And Via (21.2mm,25mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-1(1.588mm,33.887mm) on Top Layer And Pad SD-2(1.588mm,34.987mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-12(1.938mm,42.747mm) on Top Layer And Pad SD-8(1.588mm,41.537mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad SD-12(1.938mm,42.747mm) on Top Layer And Via (3.5mm,42.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-2(1.588mm,34.987mm) on Top Layer And Pad SD-3(1.588mm,36.087mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-3(1.588mm,36.087mm) on Top Layer And Pad SD-4(1.588mm,37.187mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-4(1.588mm,37.187mm) on Top Layer And Pad SD-5(1.588mm,38.288mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-5(1.588mm,38.288mm) on Top Layer And Pad SD-6(1.588mm,39.387mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-6(1.588mm,39.387mm) on Top Layer And Pad SD-7(1.588mm,40.487mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad SD-7(1.588mm,40.487mm) on Top Layer And Pad SD-8(1.588mm,41.537mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad USB JP-1(113.8mm,45.75mm) on Top Layer And Via (113.75mm,44.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad Y3-1(27.5mm,18.25mm) on Bottom Layer And Via (27.5mm,17.225mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad Y3-2(26.1mm,18.25mm) on Bottom Layer And Via (25.209mm,18.714mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad Y3-3(26.1mm,19.35mm) on Bottom Layer And Via (25.209mm,18.714mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad Y4-2(26.2mm,9.15mm) on Bottom Layer And Via (25.2mm,9.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad Y4-3(26.2mm,10.25mm) on Bottom Layer And Via (25.2mm,9.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (11.7mm,16.3mm) from Top Layer to Bottom Layer And Via (12.766mm,16.366mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm] / [Bottom Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (11.7mm,6.8mm) from Top Layer to Bottom Layer And Via (12.7mm,6.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Via (12.766mm,16.366mm) from Top Layer to Bottom Layer And Via (13.8mm,16.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm] / [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (12.7mm,6.8mm) from Top Layer to Bottom Layer And Via (13.7mm,6.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Via (27.9mm,12.6mm) from Top Layer to Bottom Layer And Via (28.837mm,12.537mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm] / [Bottom Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (3.6mm,40.5mm) from Top Layer to Bottom Layer And Via (3.6mm,41.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Via (52.4mm,22.5mm) from Top Layer to Bottom Layer And Via (52mm,23.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm] / [Bottom Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (54.2mm,20.6mm) from Top Layer to Bottom Layer And Via (55.2mm,20.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm] / [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Via (56.7mm,20.3mm) from Top Layer to Bottom Layer And Via (57.851mm,20.351mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm] / [Bottom Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Via (58.249mm,32.249mm) from Top Layer to Bottom Layer And Via (59.1mm,32.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm] / [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (59.1mm,31.4mm) from Top Layer to Bottom Layer And Via (59.1mm,32.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Via (60.106mm,35.195mm) from Top Layer to Bottom Layer And Via (60.8mm,35.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm] / [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Via (64.188mm,35.387mm) from Top Layer to Bottom Layer And Via (64.2mm,36.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.21mm] / [Bottom Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Via (66.1mm,33.4mm) from Top Layer to Bottom Layer And Via (66.85mm,32.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm] / [Bottom Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Via (66.85mm,32.75mm) from Top Layer to Bottom Layer And Via (67.6mm,32.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm] / [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.254mm) Between Via (71.3mm,21.9mm) from Top Layer to Bottom Layer And Via (71.5mm,21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.119mm] / [Bottom Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (72.2mm,22.7mm) from Top Layer to Bottom Layer And Via (72.4mm,23.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm] / [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (72.2mm,22.7mm) from Top Layer to Bottom Layer And Via (73.2mm,23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm] / [Bottom Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Via (72.5mm,27.7mm) from Top Layer to Bottom Layer And Via (73.1mm,27.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm] / [Bottom Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.254mm) Between Via (73.1mm,27.1mm) from Top Layer to Bottom Layer And Via (73.9mm,26.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm] / [Bottom Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Via (73.9mm,26.9mm) from Top Layer to Bottom Layer And Via (74.4mm,26.251mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm] / [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.254mm) Between Via (74.4mm,26.251mm) from Top Layer to Bottom Layer And Via (75.125mm,25.725mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.092mm] / [Bottom Solder] Mask Sliver [0.092mm]
Rule Violations :323

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad 5V Reg-1(106.379mm,25.65mm) on Top Layer And Track (105.329mm,27.2mm)(112.029mm,27.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad 5V Reg-2(108.679mm,25.65mm) on Top Layer And Track (105.329mm,27.2mm)(112.029mm,27.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad 5V Reg-3(110.979mm,25.65mm) on Top Layer And Track (105.329mm,27.2mm)(112.029mm,27.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad 5V Reg-4(108.679mm,31.75mm) on Top Layer And Text "5V Reg" (106.413mm,33.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad 5V Reg-4(108.679mm,31.75mm) on Top Layer And Track (105.329mm,30.2mm)(112.029mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad BAT JP-1(116.5mm,47.25mm) on Top Layer And Text "BAT JP" (115.8mm,44.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad BAT JP-1(116.5mm,47.25mm) on Top Layer And Track (116.15mm,46.3mm)(116.15mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad BAT JP-1(116.5mm,47.25mm) on Top Layer And Track (116.85mm,46.3mm)(116.85mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad BAT JP-2(116.5mm,45.75mm) on Top Layer And Text "BAT JP" (115.8mm,44.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad BAT JP-2(116.5mm,45.75mm) on Top Layer And Track (116.15mm,46.3mm)(116.15mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad BAT JP-2(116.5mm,45.75mm) on Top Layer And Track (116.85mm,46.3mm)(116.85mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad BOOT-13(40.75mm,26.55mm) on Top Layer And Text "BOOT" (38.534mm,27.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad BOOT-14(40.25mm,26.55mm) on Top Layer And Text "BOOT" (38.534mm,27.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad BOOT-15(39.75mm,26.55mm) on Top Layer And Text "BOOT" (38.534mm,27.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad BOOT-16(39.25mm,26.55mm) on Top Layer And Text "BOOT" (38.534mm,27.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad BPS-6(93.725mm,26.1mm) on Top Layer And Text "BPS" (92.034mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad BPS-7(92.475mm,26.1mm) on Top Layer And Text "BPS" (92.034mm,26.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BUZZER-3(96.1mm,37.8mm) on Top Layer And Text "BUZZER" (97.234mm,39.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C11-1(113.7mm,32.5mm) on Bottom Layer And Text "C11" (113.666mm,33.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C11-2(111.9mm,32.5mm) on Bottom Layer And Text "C11" (113.666mm,33.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(62.9mm,27.8mm) on Bottom Layer And Text "C12" (63.7mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(64.5mm,33.25mm) on Bottom Layer And Text "C20" (66.066mm,34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(62.5mm,33.25mm) on Bottom Layer And Text "C21" (63.433mm,34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(60.5mm,33.25mm) on Bottom Layer And Text "C22" (61.066mm,34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(38.8mm,26.4mm) on Bottom Layer And Text "C28" (39.866mm,27.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(5.4mm,39.2mm) on Bottom Layer And Text "C29" (6.366mm,39.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(89.3mm,25.9mm) on Top Layer And Text "C30" (88.334mm,26.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(86.7mm,25.9mm) on Top Layer And Text "C31" (85.767mm,26.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C35-1(17.3mm,40.219mm) on Bottom Layer And Text "C35" (17.466mm,41.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C35-2(15.5mm,40.219mm) on Bottom Layer And Text "C35" (17.466mm,41.019mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-1(102.35mm,18.5mm) on Bottom Layer And Text "C36" (104.366mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-2(104.15mm,18.5mm) on Bottom Layer And Text "C36" (104.366mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C37-2(108.7mm,23mm) on Top Layer And Text "C37" (105.834mm,22.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C38-1(106.4mm,30.2mm) on Bottom Layer And Text "C38" (108.266mm,31.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C39-2(31.4mm,16.2mm) on Bottom Layer And Text "C39" (34.287mm,15.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C40-2(31.4mm,19.1mm) on Bottom Layer And Text "C40" (34.266mm,18.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad C4-1(117.264mm,25.264mm) on Top Layer And Text "C4" (118.111mm,23.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C41-1(12.604mm,14.5mm) on Bottom Layer And Text "C41" (15.237mm,14.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C42-2(31.5mm,8.3mm) on Bottom Layer And Text "C42" (34.366mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C43-2(31.5mm,11.4mm) on Bottom Layer And Text "C43" (34.366mm,11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C44-1(12.4mm,5.1mm) on Bottom Layer And Text "C44" (15.266mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C47-2(12mm,27.9mm) on Bottom Layer And Text "C47" (12.566mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(114.85mm,18.5mm) on Bottom Layer And Text "C48" (116.816mm,19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-2(116.65mm,18.5mm) on Bottom Layer And Text "C48" (116.816mm,19.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C6-2(59.1mm,24.3mm) on Bottom Layer And Text "C6" (58.366mm,23.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C7-1(59.1mm,26.1mm) on Bottom Layer And Text "C7" (58.366mm,25.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad C9-1(120.258mm,19.321mm) on Top Layer And Text "C9" (120.492mm,20.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad C9-2(122.058mm,19.321mm) on Top Layer And Text "C9" (120.492mm,20.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN1 CON-11(20mm,21.7mm) on Bottom Layer And Text "CAN1 CON" (22.899mm,22.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN1 CON-12(21.27mm,21.7mm) on Bottom Layer And Text "CAN1 CON" (22.899mm,22.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN1 CON-13(22.54mm,21.7mm) on Bottom Layer And Text "CAN1 CON" (22.899mm,22.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN2 CON-10(18.73mm,12.2mm) on Bottom Layer And Text "CAN2 CON" (22.866mm,13.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN2 CON-11(20mm,12.2mm) on Bottom Layer And Text "CAN2 CON" (22.866mm,13.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN2 CON-12(21.27mm,12.2mm) on Bottom Layer And Text "CAN2 CON" (22.866mm,13.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN2 CON-13(22.54mm,12.2mm) on Bottom Layer And Text "CAN2 CON" (22.866mm,13.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CAN2 CON-9(17.46mm,12.2mm) on Bottom Layer And Text "CAN2 CON" (22.866mm,13.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(28.981mm,33.181mm) on Top Layer And Track (28.442mm,33.208mm)(28.725mm,32.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(28.981mm,33.181mm) on Top Layer And Track (28.442mm,33.208mm)(29.573mm,34.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(28.981mm,33.181mm) on Top Layer And Track (28.725mm,32.925mm)(29.008mm,32.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(28.981mm,33.181mm) on Top Layer And Track (29.008mm,32.642mm)(30.139mm,33.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(29.6mm,33.8mm) on Top Layer And Track (28.442mm,33.208mm)(29.573mm,34.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(29.6mm,33.8mm) on Top Layer And Track (29.008mm,32.642mm)(30.139mm,33.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(29.6mm,33.8mm) on Top Layer And Track (29.573mm,34.339mm)(30.139mm,33.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad DS1-2(114.134mm,24.2mm) on Top Layer And Text "DS1" (112.667mm,22.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad DS2-1(101.192mm,25mm) on Top Layer And Text "DS2" (99.934mm,23.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DS3-1(30.9mm,36.5mm) on Top Layer And Text "DS3" (29.034mm,35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DS3-2(29.3mm,36.5mm) on Top Layer And Text "DS3" (29.034mm,35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad FB1-1(106.6mm,40.275mm) on Top Layer And Text "FB1" (105.667mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad FB2-1(65mm,27.85mm) on Bottom Layer And Text "FB2" (66.666mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad FB3-2(59.125mm,22.5mm) on Bottom Layer And Text "FB3" (58.366mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad GPS SMA-MH(28.46mm,27.54mm) on Multi-Layer And Text "GPS SMA" (28.334mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad GPS SMA-MH(33.54mm,27.54mm) on Multi-Layer And Text "GPS SMA" (28.334mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad GPS UFL-2(24mm,26.475mm) on Top Layer And Text "GPS UFL" (21.584mm,27.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(121.4mm,40.3mm) on Multi-Layer And Text "J1" (120.549mm,39.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR1-1(93.81mm,21.9mm) on Bottom Layer And Track (89.365mm,23.17mm)(94.445mm,23.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR1-2(92.54mm,21.9mm) on Bottom Layer And Track (89.365mm,23.17mm)(94.445mm,23.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR1-3(91.27mm,21.9mm) on Bottom Layer And Track (89.365mm,23.17mm)(94.445mm,23.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR1-4(90mm,21.9mm) on Bottom Layer And Track (89.365mm,23.17mm)(94.445mm,23.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR1-5(90mm,27.9mm) on Bottom Layer And Track (89.365mm,26.599mm)(94.445mm,26.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR1-6(91.27mm,27.9mm) on Bottom Layer And Track (89.365mm,26.599mm)(94.445mm,26.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR1-7(92.54mm,27.9mm) on Bottom Layer And Track (89.365mm,26.599mm)(94.445mm,26.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR1-8(93.81mm,27.9mm) on Bottom Layer And Track (89.365mm,26.599mm)(94.445mm,26.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR2-1(85.54mm,22mm) on Bottom Layer And Track (81.095mm,23.27mm)(86.175mm,23.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR2-2(84.27mm,22mm) on Bottom Layer And Track (81.095mm,23.27mm)(86.175mm,23.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR2-3(83mm,22mm) on Bottom Layer And Track (81.095mm,23.27mm)(86.175mm,23.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad NOR2-4(81.73mm,22mm) on Bottom Layer And Track (81.095mm,23.27mm)(86.175mm,23.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR2-5(81.73mm,28mm) on Bottom Layer And Track (81.095mm,26.699mm)(86.175mm,26.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR2-6(83mm,28mm) on Bottom Layer And Track (81.095mm,26.699mm)(86.175mm,26.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR2-7(84.27mm,28mm) on Bottom Layer And Track (81.095mm,26.699mm)(86.175mm,26.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad NOR2-8(85.54mm,28mm) on Bottom Layer And Track (81.095mm,26.699mm)(86.175mm,26.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(115.57mm,24.142mm) on Top Layer And Text "R10" (115.17mm,22.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(115.57mm,24.142mm) on Top Layer And Track (115.22mm,24.692mm)(115.22mm,25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(115.57mm,24.142mm) on Top Layer And Track (115.92mm,24.692mm)(115.92mm,25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(115.57mm,25.642mm) on Top Layer And Track (115.22mm,24.692mm)(115.22mm,25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(115.57mm,25.642mm) on Top Layer And Track (115.92mm,24.692mm)(115.92mm,25.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(108.25mm,19.7mm) on Top Layer And Track (108.8mm,19.35mm)(109.2mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(108.25mm,19.7mm) on Top Layer And Track (108.8mm,20.05mm)(109.2mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(66.3mm,18.75mm) on Bottom Layer And Track (65.95mm,19.3mm)(65.95mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(66.3mm,18.75mm) on Bottom Layer And Track (66.65mm,19.3mm)(66.65mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(66.3mm,20.25mm) on Bottom Layer And Text "R11" (66.666mm,20.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(66.3mm,20.25mm) on Bottom Layer And Track (65.95mm,19.3mm)(65.95mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(66.3mm,20.25mm) on Bottom Layer And Track (66.65mm,19.3mm)(66.65mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(109.75mm,19.7mm) on Top Layer And Text "R1" (110.367mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(109.75mm,19.7mm) on Top Layer And Track (108.8mm,19.35mm)(109.2mm,19.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(109.75mm,19.7mm) on Top Layer And Track (108.8mm,20.05mm)(109.2mm,20.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(68mm,18.75mm) on Bottom Layer And Track (67.65mm,19.3mm)(67.65mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(68mm,18.75mm) on Bottom Layer And Track (68.35mm,19.3mm)(68.35mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(68mm,20.25mm) on Bottom Layer And Text "R12" (69.5mm,20.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(68mm,20.25mm) on Bottom Layer And Track (67.65mm,19.3mm)(67.65mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(68mm,20.25mm) on Bottom Layer And Track (68.35mm,19.3mm)(68.35mm,19.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(28.021mm,36.5mm) on Top Layer And Text "R13" (26.3mm,35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(28.021mm,36.5mm) on Top Layer And Track (27.071mm,36.15mm)(27.471mm,36.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(28.021mm,36.5mm) on Top Layer And Track (27.071mm,36.85mm)(27.471mm,36.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(26.521mm,36.5mm) on Top Layer And Text "R13" (26.3mm,35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(26.521mm,36.5mm) on Top Layer And Track (27.071mm,36.15mm)(27.471mm,36.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(26.521mm,36.5mm) on Top Layer And Track (27.071mm,36.85mm)(27.471mm,36.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(9.3mm,24.05mm) on Bottom Layer And Text "R14" (9.8mm,24.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(9.3mm,24.05mm) on Bottom Layer And Track (8.95mm,23.1mm)(8.95mm,23.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(9.3mm,24.05mm) on Bottom Layer And Track (9.65mm,23.1mm)(9.65mm,23.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(9.3mm,22.55mm) on Bottom Layer And Track (8.95mm,23.1mm)(8.95mm,23.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(9.3mm,22.55mm) on Bottom Layer And Track (9.65mm,23.1mm)(9.65mm,23.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R15-1(9.4mm,13.4mm) on Bottom Layer And Text "R15" (9.9mm,14.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(9.4mm,13.4mm) on Bottom Layer And Track (9.05mm,12.45mm)(9.05mm,12.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(9.4mm,13.4mm) on Bottom Layer And Track (9.75mm,12.45mm)(9.75mm,12.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(9.4mm,11.9mm) on Bottom Layer And Track (9.05mm,12.45mm)(9.05mm,12.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(9.4mm,11.9mm) on Bottom Layer And Track (9.75mm,12.45mm)(9.75mm,12.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(21.2mm,27.55mm) on Bottom Layer And Track (20.85mm,26.6mm)(20.85mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(21.2mm,27.55mm) on Bottom Layer And Track (21.55mm,26.6mm)(21.55mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(21.2mm,26.05mm) on Bottom Layer And Track (20.85mm,26.6mm)(20.85mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(21.2mm,26.05mm) on Bottom Layer And Track (21.55mm,26.6mm)(21.55mm,27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(12mm,25.45mm) on Top Layer And Track (11.65mm,26mm)(11.65mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(12mm,25.45mm) on Top Layer And Track (12.35mm,26mm)(12.35mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(12mm,26.95mm) on Top Layer And Text "R17" (11.1mm,27.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(12mm,26.95mm) on Top Layer And Track (11.65mm,26mm)(11.65mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(12mm,26.95mm) on Top Layer And Track (12.35mm,26mm)(12.35mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(103.9mm,26.55mm) on Top Layer And Track (103.55mm,25.6mm)(103.55mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(103.9mm,26.55mm) on Top Layer And Track (104.25mm,25.6mm)(104.25mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(103.9mm,25.05mm) on Top Layer And Text "R18" (103mm,23.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(103.9mm,25.05mm) on Top Layer And Track (103.55mm,25.6mm)(103.55mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(103.9mm,25.05mm) on Top Layer And Track (104.25mm,25.6mm)(104.25mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(108.25mm,21.2mm) on Top Layer And Track (108.8mm,20.85mm)(109.2mm,20.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(108.25mm,21.2mm) on Top Layer And Track (108.8mm,21.55mm)(109.2mm,21.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R2-2(109.75mm,21.2mm) on Top Layer And Text "R2" (110.334mm,20.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(109.75mm,21.2mm) on Top Layer And Track (108.8mm,20.85mm)(109.2mm,20.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(109.75mm,21.2mm) on Top Layer And Track (108.8mm,21.55mm)(109.2mm,21.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(60.75mm,27.9mm) on Bottom Layer And Track (59.8mm,27.55mm)(60.2mm,27.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(60.75mm,27.9mm) on Bottom Layer And Track (59.8mm,28.25mm)(60.2mm,28.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R3-2(59.25mm,27.9mm) on Bottom Layer And Text "R3" (58.566mm,27.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(59.25mm,27.9mm) on Bottom Layer And Track (59.8mm,27.55mm)(60.2mm,27.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(59.25mm,27.9mm) on Bottom Layer And Track (59.8mm,28.25mm)(60.2mm,28.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad USB JP-1(113.8mm,45.75mm) on Top Layer And Text "USB JP" (113.1mm,44.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad USB JP-1(113.8mm,45.75mm) on Top Layer And Track (113.45mm,46.3mm)(113.45mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad USB JP-1(113.8mm,45.75mm) on Top Layer And Track (114.15mm,46.3mm)(114.15mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB JP-2(113.8mm,47.25mm) on Top Layer And Text "USB JP" (113.1mm,44.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad USB JP-2(113.8mm,47.25mm) on Top Layer And Track (113.45mm,46.3mm)(113.45mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad USB JP-2(113.8mm,47.25mm) on Top Layer And Track (114.15mm,46.3mm)(114.15mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad Y2-2(46mm,25.7mm) on Top Layer And Text "Y2" (45.253mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
Rule Violations :157

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "BAT JP" (115.8mm,44.434mm) on Top Overlay And Track (116.15mm,46.3mm)(116.15mm,46.7mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "Boot J" (37.551mm,20.56mm) on Top Overlay And Track (35.94mm,20.27mm)(40.808mm,20.27mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "Boot J" (37.551mm,20.56mm) on Top Overlay And Track (35.94mm,20.27mm)(43.56mm,20.27mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "Q1" (92.167mm,36.1mm) on Top Overlay And Track (92.525mm,35.7mm)(93.4mm,35.7mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "Q1" (92.167mm,36.1mm) on Top Overlay And Track (93.4mm,34.975mm)(93.4mm,35.7mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02