library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SeqDet101mo is
	port(
		clk : in std_logic;
		din : in std_logic;
		rst : in std_logic;
		dout : out std_logic
		);
end SeqDet101mo;