

================================================================
== Vivado HLS Report for 'dut_dense_1'
================================================================
* Date:           Sat Oct 29 00:24:23 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  663297|  663297|  663297|  663297|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_0   |  663296|  663296|      2591|          -|          -|   256|    no    |
        | + LOOP_DENSE_1  |    2587|    2587|        33|          5|          1|   512|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 37
* Pipeline: 1
  Pipeline-0: II = 5, D = 33, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	37  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	4  / true
37 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_38 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.39ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i9 [ 0, %0 ], [ %n_1, %branch16 ]

ST_2: exitcond1 [1/1] 2.03ns
:1  %exitcond1 = icmp eq i9 %n, -256

ST_2: n_1 [1/1] 1.84ns
:2  %n_1 = add i9 %n, 1

ST_2: stg_42 [1/1] 0.00ns
:3  br i1 %exitcond1, label %4, label %2

ST_2: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = zext i9 %n to i64

ST_2: b_fc1_addr [1/1] 0.00ns
:6  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_4

ST_2: b_fc1_load [2/2] 2.39ns
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

ST_2: output_addr [1/1] 0.00ns
:8  %output_addr = getelementptr [648 x i1]* %output_r, i64 0, i64 %tmp_4

ST_2: stg_47 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: n_cast4 [1/1] 0.00ns
:0  %n_cast4 = zext i9 %n to i17

ST_3: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

ST_3: tmp_s [1/1] 0.00ns
:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

ST_3: stg_52 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_3: b_fc1_load [1/2] 2.39ns
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

ST_3: stg_54 [1/1] 1.57ns
:9  br label %3


 <State 4>: 4.47ns
ST_4: one_out [1/1] 0.00ns
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %ifFalse ]

ST_4: m [1/1] 0.00ns
:1  %m = phi i10 [ 0, %2 ], [ %m_3, %ifFalse ]

ST_4: exitcond [1/1] 2.07ns
:2  %exitcond = icmp eq i10 %m, -512

ST_4: m_3 [1/1] 1.84ns
:3  %m_3 = add i10 %m, 1

ST_4: stg_59 [1/1] 0.00ns
:4  br i1 %exitcond, label %branch16, label %ifBlock

ST_4: tmp_21 [1/1] 0.00ns
ifBlock:4  %tmp_21 = trunc i10 %m to i9

ST_4: tmp_9 [1/1] 0.00ns
ifBlock:5  %tmp_9 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_21, i8 0)

ST_4: w_index [1/1] 2.08ns
ifBlock:6  %w_index = add i17 %n_cast4, %tmp_9

ST_4: newIndex8 [1/1] 0.00ns
ifBlock:7  %newIndex8 = zext i10 %m to i64

ST_4: input_addr [1/1] 0.00ns
ifBlock:8  %input_addr = getelementptr [648 x i1]* %input_r, i64 0, i64 %newIndex8

ST_4: input_load [2/2] 2.39ns
ifBlock:9  %input_load = load i1* %input_addr, align 1

ST_4: tmp_6 [1/1] 0.00ns
ifBlock:10  %tmp_6 = zext i17 %w_index to i64

ST_4: w_fc1_addr [1/1] 0.00ns
ifBlock:11  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_6

ST_4: w_fc1_load [2/2] 2.39ns
ifBlock:12  %w_fc1_load = load i1* %w_fc1_addr, align 1

ST_4: ifzero [1/1] 2.07ns
ifBlock:19  %ifzero = icmp eq i10 %m_3, -512

ST_4: stg_70 [1/1] 0.00ns
ifBlock:20  br i1 %ifzero, label %ifTrue, label %ifFalse


 <State 5>: 3.76ns
ST_5: input_load [1/2] 2.39ns
ifBlock:9  %input_load = load i1* %input_addr, align 1

ST_5: w_fc1_load [1/2] 2.39ns
ifBlock:12  %w_fc1_load = load i1* %w_fc1_addr, align 1

ST_5: tmp1 [1/1] 0.00ns (grouped into LUT with out node tmp_7)
ifBlock:13  %tmp1 = xor i1 %input_load, true

ST_5: tmp_7 [1/1] 1.37ns (out node of the LUT)
ifBlock:14  %tmp_7 = xor i1 %w_fc1_load, %tmp1


 <State 6>: 6.41ns
ST_6: tmp_10 [1/1] 0.00ns
ifBlock:15  %tmp_10 = zext i1 %tmp_7 to i32

ST_6: tmp_11 [6/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 7>: 6.41ns
ST_7: tmp_11 [5/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 8>: 6.41ns
ST_8: tmp_11 [4/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 9>: 6.41ns
ST_9: tmp_11 [3/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 10>: 6.41ns
ST_10: tmp_11 [2/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 11>: 6.41ns
ST_11: tmp_11 [1/6] 6.41ns
ifBlock:16  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 12>: 7.26ns
ST_12: one_out_1 [5/5] 7.26ns
ifBlock:17  %one_out_1 = fadd float %one_out, %tmp_11


 <State 13>: 7.26ns
ST_13: one_out_1 [4/5] 7.26ns
ifBlock:17  %one_out_1 = fadd float %one_out, %tmp_11


 <State 14>: 7.26ns
ST_14: one_out_1 [3/5] 7.26ns
ifBlock:17  %one_out_1 = fadd float %one_out, %tmp_11


 <State 15>: 7.26ns
ST_15: one_out_1 [2/5] 7.26ns
ifBlock:17  %one_out_1 = fadd float %one_out, %tmp_11


 <State 16>: 7.26ns
ST_16: one_out_1 [1/5] 7.26ns
ifBlock:17  %one_out_1 = fadd float %one_out, %tmp_11


 <State 17>: 5.70ns
ST_17: tmp_8 [4/4] 5.70ns
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00


 <State 18>: 5.70ns
ST_18: tmp_8 [3/4] 5.70ns
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00


 <State 19>: 5.70ns
ST_19: tmp_8 [2/4] 5.70ns
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00


 <State 20>: 5.70ns
ST_20: tmp_8 [1/4] 5.70ns
ifTrue:0  %tmp_8 = fmul float %one_out_1, 2.000000e+00


 <State 21>: 7.26ns
ST_21: tmp_12 [5/5] 7.26ns
ifTrue:1  %tmp_12 = fadd float %tmp_8, -5.120000e+02


 <State 22>: 7.26ns
ST_22: tmp_12 [4/5] 7.26ns
ifTrue:1  %tmp_12 = fadd float %tmp_8, -5.120000e+02


 <State 23>: 7.26ns
ST_23: tmp_12 [3/5] 7.26ns
ifTrue:1  %tmp_12 = fadd float %tmp_8, -5.120000e+02


 <State 24>: 7.26ns
ST_24: tmp_12 [2/5] 7.26ns
ifTrue:1  %tmp_12 = fadd float %tmp_8, -5.120000e+02


 <State 25>: 7.26ns
ST_25: tmp_12 [1/5] 7.26ns
ifTrue:1  %tmp_12 = fadd float %tmp_8, -5.120000e+02


 <State 26>: 5.70ns
ST_26: one_out_2 [4/4] 5.70ns
ifTrue:2  %one_out_2 = fmul float %tmp_12, 6.250000e-02


 <State 27>: 5.70ns
ST_27: one_out_2 [3/4] 5.70ns
ifTrue:2  %one_out_2 = fmul float %tmp_12, 6.250000e-02


 <State 28>: 5.70ns
ST_28: one_out_2 [2/4] 5.70ns
ifTrue:2  %one_out_2 = fmul float %tmp_12, 6.250000e-02


 <State 29>: 5.70ns
ST_29: one_out_2 [1/4] 5.70ns
ifTrue:2  %one_out_2 = fmul float %tmp_12, 6.250000e-02


 <State 30>: 7.26ns
ST_30: biased [5/5] 7.26ns
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load


 <State 31>: 7.26ns
ST_31: biased [4/5] 7.26ns
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load


 <State 32>: 7.26ns
ST_32: biased [3/5] 7.26ns
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load


 <State 33>: 7.26ns
ST_33: biased [2/5] 7.26ns
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load


 <State 34>: 7.26ns
ST_34: biased [1/5] 7.26ns
ifTrue:3  %biased = fadd float %one_out_2, %b_fc1_load


 <State 35>: 8.16ns
ST_35: biased_to_int [1/1] 0.00ns
ifTrue:4  %biased_to_int = bitcast float %biased to i32

ST_35: tmp [1/1] 0.00ns
ifTrue:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_35: tmp_22 [1/1] 0.00ns
ifTrue:6  %tmp_22 = trunc i32 %biased_to_int to i23

ST_35: notlhs [1/1] 2.00ns
ifTrue:7  %notlhs = icmp ne i8 %tmp, -1

ST_35: notrhs [1/1] 2.39ns
ifTrue:8  %notrhs = icmp eq i23 %tmp_22, 0

ST_35: tmp_13 [1/1] 0.00ns (grouped into LUT with out node tmp_15)
ifTrue:9  %tmp_13 = or i1 %notrhs, %notlhs

ST_35: tmp_14 [1/1] 6.79ns
ifTrue:10  %tmp_14 = fcmp ogt float %biased, 0.000000e+00

ST_35: tmp_15 [1/1] 1.37ns (out node of the LUT)
ifTrue:11  %tmp_15 = and i1 %tmp_13, %tmp_14


 <State 36>: 2.39ns
ST_36: empty_30 [1/1] 0.00ns
ifBlock:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_36: stg_114 [1/1] 0.00ns
ifBlock:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

ST_36: tmp_5 [1/1] 0.00ns
ifBlock:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

ST_36: stg_116 [1/1] 0.00ns
ifBlock:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_36: empty_31 [1/1] 0.00ns
ifBlock:18  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_5)

ST_36: stg_118 [1/1] 2.39ns
ifTrue:12  store i1 %tmp_15, i1* %output_addr, align 1

ST_36: stg_119 [1/1] 0.00ns
ifTrue:13  br label %ifFalse

ST_36: stg_120 [1/1] 0.00ns
ifFalse:0  br label %3


 <State 37>: 0.00ns
ST_37: empty_32 [1/1] 0.00ns
branch16:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

ST_37: stg_122 [1/1] 0.00ns
branch16:1  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
