{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688706426258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688706426275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 13:07:05 2023 " "Processing started: Fri Jul 07 13:07:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688706426275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706426275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acm1030_sdram_usb -c acm1030_sdram_usb " "Command: quartus_map --read_settings_files=on --write_settings_files=off acm1030_sdram_usb -c acm1030_sdram_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706426275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688706427445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688706427445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_scope.v(149) " "Verilog HDL warning at uart_scope.v(149): extended using \"x\" or \"z\"" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688706451383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_scope.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_scope.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_scope " "Found entity 1: uart_scope" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Ctrl " "Found entity 1: UART_Tx_Ctrl" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/UART_Tx_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618 " "Found entity 1: tlv5618" {  } { { "rtl/tlv5618.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/tlv5618.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sample_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sample_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample_Ctrl " "Found entity 1: Sample_Ctrl" {  } { { "rtl/Sample_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/Sample_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_Ctrl " "Found entity 1: encode_Ctrl" {  } { { "rtl/encode_Ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode_Ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "rtl/adc128s022.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/adc128s022.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Byte_Tx.v(69) " "Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688706451445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/UART_Byte_Tx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/tx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Bps_Gen " "Found entity 1: Tx_Bps_Gen" {  } { { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_tx/Tx_Bps_Gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart_Byte_Rx.v(130) " "Verilog HDL information at Uart_Byte_Rx.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Uart_Byte_Rx.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688706451457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Uart_Byte_Rx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/rx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Bps_Gen " "Found entity 1: Rx_Bps_Gen" {  } { { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/uart_rx/Rx_Bps_Gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/Key/key_filter.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/Key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/dds/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/ddsrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddsrom " "Found entity 1: ddsrom" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/ddsrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Module " "Found entity 1: DDS_Module" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS_Module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/DDS/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd/cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD " "Found entity 1: CMD" {  } { { "rtl/CMD/CMD.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/CMD/CMD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acm1030/speed_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/acm1030/speed_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_ctrl " "Found entity 1: speed_ctrl" {  } { { "rtl/acm1030/speed_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/acm1030/speed_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_stream_out.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_stream_out " "Found entity 1: usb_stream_out" {  } { { "rtl/usb/usb_stream_out.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_stream_out.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_stream_in.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_stream_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_stream_in " "Found entity 1: usb_stream_in" {  } { { "rtl/usb/usb_stream_in.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_stream_in.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_cmd_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_cmd_rx " "Found entity 1: usb_cmd_rx" {  } { { "rtl/usb/usb_cmd_rx.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_cmd_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/usb/usb_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/usb/usb_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_cmd " "Found entity 1: usb_cmd" {  } { { "rtl/usb/usb_cmd.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/usb/usb_cmd.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/state/state_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/state/state_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_ctrl " "Found entity 1: state_ctrl" {  } { { "rtl/state/state_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "rtl/sdram/sdram_init.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(105) " "Verilog HDL warning at sdram_control.v(105): extended using \"x\" or \"z\"" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688706451595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(38) " "Verilog HDL Declaration information at Sdram_Params.h(38): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "rtl/sdram/Sdram_Params.h" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/Sdram_Params.h" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688706451599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "rtl/sdram/sdram_control.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451602 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "ad_10bit_to_16bit.v(37) " "Verilog HDL syntax error at ad_10bit_to_16bit.v(37): illegal character in binary number" {  } { { "rtl/acm1030/ad_10bit_to_16bit.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/acm1030/ad_10bit_to_16bit.v" 37 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Analysis & Synthesis" 0 -1 1688706451603 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ad_10bit_to_16bit ad_10bit_to_16bit.v(2) " "Ignored design unit \"ad_10bit_to_16bit\" at ad_10bit_to_16bit.v(2) due to previous errors" {  } { { "rtl/acm1030/ad_10bit_to_16bit.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/acm1030/ad_10bit_to_16bit.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1688706451603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acm1030/ad_10bit_to_16bit.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/acm1030/ad_10bit_to_16bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_rd/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_rd/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "ip/fifo_rd/fifo_rd.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_rd/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_wr/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_wr/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "ip/fifo_wr/fifo_wr.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo_wr/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip/fifo/fifo.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/fifo/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ch_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ch_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_sel " "Found entity 1: ch_sel" {  } { { "rtl/ch_sel.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/ch_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688706451655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.map.smsg " "Generated suppressed messages file F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688706451904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 07 13:07:31 2023 " "Processing ended: Fri Jul 07 13:07:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688706451904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688706451904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688706451904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706451904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688706452648 ""}
