$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#2662
b00000000 "
#2663
b00000000 "
#3300
b00000000 "
#3301
b00000000 "
#3875
0!
#4762
b00000000 "
#5900
b00000000 "
#7037
b00000000 "
#8175
b00000000 "
#13012
1!
#13412
b00000000 "
#13413
b00000000 "
#14287
b00000000 "
#14288
b00000000 "
#15162
b00000000 "
#15163
b00000000 "
#16037
b00000000 "
#16038
b00000000 "
#16912
b00000000 "
#16913
b00000000 "
#17487
0!
#18375
b00000000 "
#19512
b00000000 "
#20650
b00000000 "
#21787
b00000000 "
#22925
b00000000 "
#29112
b00000001 "
#29113
b00000001 "
#29950
b00000001 "
#29951
b00000001 "
#30787
b00000001 "
#30788
b00000001 "
#31625
b00000001 "
#31626
b00000001 "
