{"Source Block": ["verilog-ethernet/rtl/arp_eth_rx_64.v@150:160@HdlStmAssign", "assign output_arp_spa = output_arp_spa_reg;\nassign output_arp_tha = output_arp_tha_reg;\nassign output_arp_tpa = output_arp_tpa_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    store_eth_hdr = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_rx_64.v@149:159", "assign output_arp_sha = output_arp_sha_reg;\nassign output_arp_spa = output_arp_spa_reg;\nassign output_arp_tha = output_arp_tha_reg;\nassign output_arp_tpa = output_arp_tpa_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@172:182", "assign output_arp_sha = output_arp_sha_reg;\nassign output_arp_spa = output_arp_spa_reg;\nassign output_arp_tha = output_arp_tha_reg;\nassign output_arp_tpa = output_arp_tpa_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@173:183", "assign output_arp_spa = output_arp_spa_reg;\nassign output_arp_tha = output_arp_tha_reg;\nassign output_arp_tpa = output_arp_tpa_reg;\n\nassign busy = busy_reg;\nassign frame_error = frame_error_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    store_eth_hdr = 0;\n"]], "Diff Content": {"Delete": [[155, "assign frame_error = frame_error_reg;\n"]], "Add": [[155, "assign error_header_early_termination = error_header_early_termination_reg;\n"]]}}