----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 31.05.2026 09:01:03
-- Design Name: 
-- Module Name: mux4_1_bh - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux4_1_bh is
    Port ( Ip : in STD_LOGIC_VECTOR (3 downto 0);
           S : in STD_LOGIC_VECTOR (1 downto 0);
           Y : out STD_LOGIC);
end mux4_1_bh;

architecture Behavioral of mux4_1_bh is

begin

process(Ip,S)
begin

case S is

when "00"=>
Y<=Ip(0);
when "01"=>
Y<=Ip(1);
when "10"=>
Y<=Ip(2);
when "11"=>
Y<=Ip(3);
when others=>NULL;

end case;

end process;
end Behavioral;
