

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Mon Jul 17 14:26:25 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.132 us|  0.132 us|   26|   26|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 26, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_124 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read62"   --->   Operation 27 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_129 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read57"   --->   Operation 28 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_141 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 29 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_146 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 30 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_164 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 31 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_180 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 32 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_181 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 33 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_183 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 34 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_184 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 35 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read963 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 36 'read' 'p_read963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read963"   --->   Operation 37 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1171_258 = zext i8 %p_read963"   --->   Operation 38 'zext' 'zext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1171_260 = zext i8 %p_read963"   --->   Operation 39 'zext' 'zext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read963, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read963, i32 2, i32 7"   --->   Operation 41 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (5.28ns)   --->   "%mul_ln717_59 = mul i12 %zext_ln1171_260, i12 11"   --->   Operation 42 'mul' 'mul_ln717_59' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_59, i32 3, i32 11"   --->   Operation 43 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (5.28ns)   --->   "%mul_ln717_60 = mul i13 %zext_ln1171_258, i13 25"   --->   Operation 44 'mul' 'mul_ln717_60' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_60, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read963, i32 1, i32 7"   --->   Operation 46 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (5.28ns)   --->   "%mul_ln1171_145 = mul i14 %zext_ln1171, i14 16361"   --->   Operation 47 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln717_358 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_145, i32 3, i32 13"   --->   Operation 48 'partselect' 'trunc_ln717_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i8 %p_read_184"   --->   Operation 49 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln42_199 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_184, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln42_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (5.28ns)   --->   "%mul_ln717_62 = mul i13 %zext_ln1171_25, i13 19"   --->   Operation 51 'mul' 'mul_ln717_62' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln42_200 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_62, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'partselect' 'trunc_ln42_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1171_272 = zext i8 %p_read_183"   --->   Operation 53 'zext' 'zext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_183, i32 3, i32 7"   --->   Operation 54 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (5.28ns)   --->   "%mul_ln1171_147 = mul i14 %zext_ln1171_272, i14 16359"   --->   Operation 55 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln717_364 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_147, i32 3, i32 13"   --->   Operation 56 'partselect' 'trunc_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1171_291 = zext i8 %p_read_181"   --->   Operation 57 'zext' 'zext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_181, i32 1, i32 7"   --->   Operation 58 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_181, i32 3, i32 7"   --->   Operation 59 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_211 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_181, i32 2, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'partselect' 'trunc_ln42_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (5.28ns)   --->   "%mul_ln1171_153 = mul i13 %zext_ln1171_291, i13 8181"   --->   Operation 61 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_153, i32 3, i32 12"   --->   Operation 62 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln717_119 = zext i8 %p_read_180"   --->   Operation 63 'zext' 'zext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_180, i32 3, i32 7"   --->   Operation 64 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (5.28ns)   --->   "%mul_ln717_70 = mul i13 %zext_ln717_119, i13 21"   --->   Operation 65 'mul' 'mul_ln717_70' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_70, i32 3, i32 12"   --->   Operation 66 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1171_412 = zext i8 %p_read_164"   --->   Operation 67 'zext' 'zext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_706 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_164, i32 3, i32 7"   --->   Operation 68 'partselect' 'mult_V_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (5.28ns)   --->   "%mul_ln717_89 = mul i12 %zext_ln1171_412, i12 11"   --->   Operation 69 'mul' 'mul_ln717_89' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln42_297 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_89, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'trunc_ln42_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1171_542 = zext i8 %p_read_146"   --->   Operation 71 'zext' 'zext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (5.28ns)   --->   "%mul_ln1171_245 = mul i14 %zext_ln1171_542, i14 39"   --->   Operation 72 'mul' 'mul_ln1171_245' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln42_407 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_245, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_146, i32 3, i32 7"   --->   Operation 74 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171_575 = zext i8 %p_read_141"   --->   Operation 75 'zext' 'zext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (5.28ns)   --->   "%mul_ln717_140 = mul i13 %zext_ln1171_575, i13 27"   --->   Operation 76 'mul' 'mul_ln717_140' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln42_434 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_140, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'partselect' 'trunc_ln42_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_1466 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_141, i32 2, i32 7"   --->   Operation 78 'partselect' 'mult_V_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_665 = zext i8 %p_read_129"   --->   Operation 79 'zext' 'zext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (5.28ns)   --->   "%mul_ln1171_280 = mul i14 %zext_ln1171_665, i14 45"   --->   Operation 80 'mul' 'mul_ln1171_280' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_499 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_280, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_1844 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_129, i32 2, i32 7"   --->   Operation 82 'partselect' 'mult_V_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_129, i32 3, i32 7"   --->   Operation 83 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_1854 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_129, i32 1, i32 7"   --->   Operation 84 'partselect' 'mult_V_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1171_703 = zext i8 %p_read_124"   --->   Operation 85 'zext' 'zext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_1987 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_124, i32 3, i32 7"   --->   Operation 86 'partselect' 'mult_V_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (5.28ns)   --->   "%mul_ln717_170 = mul i12 %zext_ln1171_703, i12 13"   --->   Operation 87 'mul' 'mul_ln717_170' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln42_525 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_170, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'trunc_ln42_525' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_166 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 89 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 90 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_168 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 91 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_170 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 92 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_172 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 93 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_174 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 94 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_176 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 95 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_178 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 96 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1171_269 = zext i8 %p_read_184"   --->   Operation 97 'zext' 'zext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_184, i2 0"   --->   Operation 98 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln717_105 = zext i10 %shl_ln717_s"   --->   Operation 99 'zext' 'zext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.41ns)   --->   "%add_ln717_40 = add i11 %zext_ln717_105, i11 %zext_ln1171_269"   --->   Operation 100 'add' 'add_ln717_40' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_40, i32 3, i32 10"   --->   Operation 101 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.41ns)   --->   "%sub_ln1171_460 = sub i11 %zext_ln1171_269, i11 %zext_ln717_105"   --->   Operation 102 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_460, i32 3, i32 10"   --->   Operation 103 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln717_361_cast = sext i8 %trunc_ln717_361"   --->   Operation 104 'sext' 'trunc_ln717_361_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln717_83 = sext i10 %trunc_ln717_385"   --->   Operation 105 'sext' 'sext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171_310 = zext i8 %p_read_178"   --->   Operation 106 'zext' 'zext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1171_313 = zext i8 %p_read_178"   --->   Operation 107 'zext' 'zext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (5.28ns)   --->   "%mul_ln717_72 = mul i13 %zext_ln1171_313, i13 23"   --->   Operation 108 'mul' 'mul_ln717_72' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln42_228 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_72, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'partselect' 'trunc_ln42_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (5.28ns)   --->   "%mul_ln1171_160 = mul i14 %zext_ln1171_310, i14 16362"   --->   Operation 110 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_160, i32 3, i32 13"   --->   Operation 111 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_178, i32 2, i32 7"   --->   Operation 112 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln42_229 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_178, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'partselect' 'trunc_ln42_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1171_332 = zext i8 %p_read_176"   --->   Operation 114 'zext' 'zext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln717_138 = zext i8 %p_read_176"   --->   Operation 115 'zext' 'zext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (5.28ns)   --->   "%mul_ln717_74 = mul i12 %zext_ln717_138, i12 11"   --->   Operation 116 'mul' 'mul_ln717_74' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln42_234 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_74, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'trunc_ln42_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_176, i32 2, i32 7"   --->   Operation 118 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (5.28ns)   --->   "%mul_ln1171_164 = mul i14 %zext_ln1171_332, i14 16361"   --->   Operation 119 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_164, i32 3, i32 13"   --->   Operation 120 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1171_343 = zext i8 %p_read_174"   --->   Operation 121 'zext' 'zext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1171_346 = zext i8 %p_read_174"   --->   Operation 122 'zext' 'zext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (5.28ns)   --->   "%mul_ln717_78 = mul i12 %zext_ln1171_346, i12 11"   --->   Operation 123 'mul' 'mul_ln717_78' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln42_245 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_78, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'partselect' 'trunc_ln42_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (5.28ns)   --->   "%mul_ln1171_167 = mul i13 %zext_ln1171_343, i13 8181"   --->   Operation 125 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_167, i32 3, i32 12"   --->   Operation 126 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1171_355 = zext i8 %p_read_172"   --->   Operation 127 'zext' 'zext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1171_356 = zext i8 %p_read_172"   --->   Operation 128 'zext' 'zext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (5.28ns)   --->   "%mul_ln717_80 = mul i13 %zext_ln1171_356, i13 25"   --->   Operation 129 'mul' 'mul_ln717_80' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln42_256 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_80, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'partselect' 'trunc_ln42_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln42_258 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_172, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'partselect' 'trunc_ln42_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (5.28ns)   --->   "%mul_ln1171_170 = mul i14 %zext_ln1171_355, i14 16355"   --->   Operation 132 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_170, i32 3, i32 13"   --->   Operation 133 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1171_93 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_172, i3 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1171_361 = zext i11 %shl_ln1171_93"   --->   Operation 135 'zext' 'zext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.48ns)   --->   "%sub_ln1171_228 = sub i12 0, i12 %zext_ln1171_361"   --->   Operation 136 'sub' 'sub_ln1171_228' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1171_377 = zext i8 %p_read_170"   --->   Operation 137 'zext' 'zext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln717_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_170, i3 0"   --->   Operation 138 'bitconcatenate' 'shl_ln717_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln717_164 = zext i11 %shl_ln717_92"   --->   Operation 139 'zext' 'zext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.48ns)   --->   "%sub_ln717_89 = sub i12 %zext_ln717_164, i12 %zext_ln1171_377"   --->   Operation 140 'sub' 'sub_ln717_89' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln717_455 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_89, i32 3, i32 11"   --->   Operation 141 'partselect' 'trunc_ln717_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_524 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_170, i32 1, i32 7"   --->   Operation 142 'partselect' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (5.28ns)   --->   "%mul_ln717_82 = mul i12 %zext_ln1171_377, i12 13"   --->   Operation 143 'mul' 'mul_ln717_82' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_266 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_82, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'partselect' 'trunc_ln42_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1171_383 = zext i8 %p_read_168"   --->   Operation 145 'zext' 'zext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_577 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_168, i32 3, i32 7"   --->   Operation 146 'partselect' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (5.28ns)   --->   "%mul_ln1171_181 = mul i14 %zext_ln1171_383, i14 42"   --->   Operation 147 'mul' 'mul_ln1171_181' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln42_274 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_181, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'trunc_ln42_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1171_392 = zext i8 %p_read_167"   --->   Operation 149 'zext' 'zext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (5.28ns)   --->   "%mul_ln717_85 = mul i13 %zext_ln1171_392, i13 29"   --->   Operation 150 'mul' 'mul_ln717_85' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln42_277 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_85, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'partselect' 'trunc_ln42_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_635 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_167, i32 1, i32 7"   --->   Operation 152 'partselect' 'mult_V_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_399 = zext i8 %p_read_166"   --->   Operation 153 'zext' 'zext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (5.28ns)   --->   "%mul_ln717_87 = mul i13 %zext_ln1171_399, i13 29"   --->   Operation 154 'mul' 'mul_ln717_87' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln42_286 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_87, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'partselect' 'trunc_ln42_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_166, i32 3, i32 7"   --->   Operation 156 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_166, i32 1, i32 7"   --->   Operation 157 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln42_724 = zext i9 %trunc_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'zext' 'zext_ln42_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.48ns)   --->   "%add_ln712_1042 = add i11 %trunc_ln42_499, i11 %zext_ln42_724"   --->   Operation 159 'add' 'add_ln712_1042' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.41ns)   --->   "%add_ln712_1637 = add i11 %trunc_ln717_361_cast, i11 %sext_ln717_83"   --->   Operation 160 'add' 'add_ln712_1637' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_read_155 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 161 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_read_157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 162 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_read_158 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 163 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%p_read_159 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 164 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%p_read_160 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 165 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%p_read_163 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 166 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_read_165 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 167 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_358"   --->   Operation 168 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i12 %sub_ln1171_228"   --->   Operation 169 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.54ns)   --->   "%sub_ln1171_229 = sub i13 %sext_ln1171_60, i13 %zext_ln1171_356"   --->   Operation 170 'sub' 'sub_ln1171_229' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln717_442 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_229, i32 3, i32 12"   --->   Operation 171 'partselect' 'trunc_ln717_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1171_401 = zext i8 %p_read_166"   --->   Operation 172 'zext' 'zext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (5.28ns)   --->   "%mul_ln1171_185 = mul i14 %zext_ln1171_401, i14 16361"   --->   Operation 173 'mul' 'mul_ln1171_185' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_185, i32 3, i32 13"   --->   Operation 174 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (5.28ns)   --->   "%mul_ln717_88 = mul i13 %zext_ln1171_399, i13 21"   --->   Operation 175 'mul' 'mul_ln717_88' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln42_289 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_88, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'partselect' 'trunc_ln42_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1171_406 = zext i8 %p_read_165"   --->   Operation 177 'zext' 'zext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1171_407 = zext i8 %p_read_165"   --->   Operation 178 'zext' 'zext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (5.28ns)   --->   "%mul_ln1171_189 = mul i14 %zext_ln1171_406, i14 16362"   --->   Operation 179 'mul' 'mul_ln1171_189' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln717_483 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_189, i32 3, i32 13"   --->   Operation 180 'partselect' 'trunc_ln717_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_684 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_165, i32 1, i32 7"   --->   Operation 181 'partselect' 'mult_V_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (5.28ns)   --->   "%mul_ln1171_190 = mul i14 %zext_ln1171_406, i14 35"   --->   Operation 182 'mul' 'mul_ln1171_190' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln42_292 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_190, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'trunc_ln42_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_697 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_165, i32 2, i32 7"   --->   Operation 184 'partselect' 'mult_V_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (5.28ns)   --->   "%mul_ln1171_191 = mul i13 %zext_ln1171_407, i13 8181"   --->   Operation 185 'mul' 'mul_ln1171_191' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln717_491 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_191, i32 3, i32 12"   --->   Operation 186 'partselect' 'trunc_ln717_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1171_421 = zext i8 %p_read_163"   --->   Operation 187 'zext' 'zext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (5.28ns)   --->   "%mul_ln717_91 = mul i12 %zext_ln1171_421, i12 11"   --->   Operation 188 'mul' 'mul_ln717_91' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln42_299 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_91, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'partselect' 'trunc_ln42_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_756 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_163, i32 3, i32 7"   --->   Operation 190 'partselect' 'mult_V_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln42_406 = zext i5 %mult_V_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'zext' 'zext_ln42_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1171_446 = zext i8 %p_read_160"   --->   Operation 192 'zext' 'zext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (5.28ns)   --->   "%mul_ln1171_199 = mul i14 %zext_ln1171_446, i14 35"   --->   Operation 193 'mul' 'mul_ln1171_199' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_308 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_199, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'trunc_ln42_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_160, i32 1, i32 7"   --->   Operation 195 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1171_454 = zext i8 %p_read_159"   --->   Operation 196 'zext' 'zext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (5.28ns)   --->   "%mul_ln1171_206 = mul i14 %zext_ln1171_454, i14 16358"   --->   Operation 197 'mul' 'mul_ln1171_206' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln717_531 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_206, i32 3, i32 13"   --->   Operation 198 'partselect' 'trunc_ln717_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_159, i32 1, i32 7"   --->   Operation 199 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_159, i32 2, i32 7"   --->   Operation 200 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i8 %p_read_158"   --->   Operation 201 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (5.28ns)   --->   "%mul_ln717_102 = mul i13 %zext_ln1171_47, i13 19"   --->   Operation 202 'mul' 'mul_ln717_102' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln42_323 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_102, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'partselect' 'trunc_ln42_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln42_324 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_158, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'trunc_ln42_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_158, i32 2, i32 7"   --->   Operation 205 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1171_464 = zext i8 %p_read_157"   --->   Operation 206 'zext' 'zext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (5.28ns)   --->   "%mul_ln1171_208 = mul i14 %zext_ln1171_464, i14 49"   --->   Operation 207 'mul' 'mul_ln1171_208' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_330 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_208, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'partselect' 'trunc_ln42_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_157, i32 2, i32 7"   --->   Operation 209 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln42_333 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_157, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'partselect' 'trunc_ln42_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln717_225 = zext i8 %p_read_155"   --->   Operation 211 'zext' 'zext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln717_226 = zext i8 %p_read_155"   --->   Operation 212 'zext' 'zext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_155, i32 1, i32 7"   --->   Operation 213 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (5.28ns)   --->   "%mul_ln717_106 = mul i13 %zext_ln717_226, i13 22"   --->   Operation 214 'mul' 'mul_ln717_106' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln42_341 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_106, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'partselect' 'trunc_ln42_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (5.28ns)   --->   "%mul_ln1171_214 = mul i14 %zext_ln717_225, i14 16355"   --->   Operation 216 'mul' 'mul_ln1171_214' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln717_556 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_214, i32 3, i32 13"   --->   Operation 217 'partselect' 'trunc_ln717_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_155, i32 2, i32 7"   --->   Operation 218 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_155, i32 3, i32 7"   --->   Operation 219 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.36ns)   --->   "%add_ln712_1368 = add i9 %trunc_ln42_297, i9 %zext_ln42_406"   --->   Operation 220 'add' 'add_ln712_1368' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln712_601 = sext i11 %add_ln712_1637"   --->   Operation 221 'sext' 'sext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.48ns)   --->   "%add_ln712_1638 = add i12 %sext_ln712_601, i12 %sext_ln1171_164"   --->   Operation 222 'add' 'add_ln712_1638' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_read_149 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 223 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_read_150 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 224 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%p_read_151 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 225 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%p_read_152 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 226 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%p_read_153 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 227 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%p_read_154 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 228 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln717_120 = sext i11 %trunc_ln717_479"   --->   Operation 229 'sext' 'sext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln717_140 = sext i11 %trunc_ln717_531"   --->   Operation 230 'sext' 'sext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1171_485 = zext i8 %p_read_154"   --->   Operation 231 'zext' 'zext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1171_487 = zext i8 %p_read_154"   --->   Operation 232 'zext' 'zext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (5.28ns)   --->   "%mul_ln1171_218 = mul i14 %zext_ln1171_485, i14 50"   --->   Operation 233 'mul' 'mul_ln1171_218' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln42_350 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_218, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'partselect' 'trunc_ln42_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (5.28ns)   --->   "%mul_ln717_112 = mul i13 %zext_ln1171_487, i13 29"   --->   Operation 235 'mul' 'mul_ln717_112' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln42_351 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_112, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'partselect' 'trunc_ln42_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (5.28ns)   --->   "%mul_ln1171_219 = mul i14 %zext_ln1171_485, i14 41"   --->   Operation 237 'mul' 'mul_ln1171_219' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln42_352 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_219, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'partselect' 'trunc_ln42_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_154, i32 2, i32 7"   --->   Operation 239 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (5.28ns)   --->   "%mul_ln717_115 = mul i13 %zext_ln1171_487, i13 23"   --->   Operation 240 'mul' 'mul_ln717_115' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln42_358 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_115, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'partselect' 'trunc_ln42_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_154, i32 3, i32 7"   --->   Operation 242 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1171_491 = zext i8 %p_read_153"   --->   Operation 243 'zext' 'zext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln42_361 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_153, i32 2, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'partselect' 'trunc_ln42_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_153, i32 1, i32 7"   --->   Operation 245 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (5.28ns)   --->   "%mul_ln717_116 = mul i13 %zext_ln1171_491, i13 21"   --->   Operation 246 'mul' 'mul_ln717_116' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln42_362 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_116, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'partselect' 'trunc_ln42_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_153, i32 3, i32 7"   --->   Operation 248 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1171_498 = zext i8 %p_read_152"   --->   Operation 249 'zext' 'zext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1171_499 = zext i8 %p_read_152"   --->   Operation 250 'zext' 'zext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_1091 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_152, i32 3, i32 7"   --->   Operation 251 'partselect' 'mult_V_1091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (5.28ns)   --->   "%mul_ln1171_224 = mul i14 %zext_ln1171_498, i14 16363"   --->   Operation 252 'mul' 'mul_ln1171_224' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln717_583 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_224, i32 3, i32 13"   --->   Operation 253 'partselect' 'trunc_ln717_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (5.28ns)   --->   "%mul_ln717_117 = mul i12 %zext_ln1171_499, i12 11"   --->   Operation 254 'mul' 'mul_ln717_117' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln42_367 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_117, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'partselect' 'trunc_ln42_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln42_503 = zext i8 %p_read_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (5.28ns)   --->   "%mul_ln1171_226 = mul i14 %zext_ln42_503, i14 53"   --->   Operation 257 'mul' 'mul_ln1171_226' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln42_368 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_226, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'partselect' 'trunc_ln42_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_151, i32 3, i32 7"   --->   Operation 259 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_1151 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_151, i32 1, i32 7"   --->   Operation 260 'partselect' 'mult_V_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1171_510 = zext i8 %p_read_150"   --->   Operation 261 'zext' 'zext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (5.28ns)   --->   "%mul_ln1171_231 = mul i14 %zext_ln1171_510, i14 16365"   --->   Operation 262 'mul' 'mul_ln1171_231' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln717_595 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_231, i32 3, i32 13"   --->   Operation 263 'partselect' 'trunc_ln717_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_150, i32 1, i32 7"   --->   Operation 264 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1171_514 = zext i8 %p_read_149"   --->   Operation 265 'zext' 'zext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1171_515 = zext i8 %p_read_149"   --->   Operation 266 'zext' 'zext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1171_516 = zext i8 %p_read_149"   --->   Operation 267 'zext' 'zext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (5.28ns)   --->   "%mul_ln717_119 = mul i12 %zext_ln1171_516, i12 11"   --->   Operation 268 'mul' 'mul_ln717_119' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln42_381 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_119, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (5.28ns)   --->   "%mul_ln1171_233 = mul i14 %zext_ln1171_515, i14 16363"   --->   Operation 270 'mul' 'mul_ln1171_233' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_603 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_233, i32 3, i32 13"   --->   Operation 271 'partselect' 'trunc_ln717_603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_1194 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_149, i32 3, i32 7"   --->   Operation 272 'partselect' 'mult_V_1194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (5.28ns)   --->   "%mul_ln717_121 = mul i13 %zext_ln1171_514, i13 25"   --->   Operation 273 'mul' 'mul_ln717_121' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln42_383 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_121, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'trunc_ln42_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (1.48ns)   --->   "%add_ln712_662 = add i12 %sext_ln717_120, i12 %sext_ln717_140"   --->   Operation 275 'add' 'add_ln712_662' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%p_read_140 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 276 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%p_read_142 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 277 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%p_read_143 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 278 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%p_read_144 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 279 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%p_read_145 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 280 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%p_read_148 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 281 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln42_486 = zext i5 %mult_V_1055" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'zext' 'zext_ln42_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln42_494 = zext i5 %mult_V_1091" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'zext' 'zext_ln42_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln717_250 = zext i7 %mult_V_1151"   --->   Operation 284 'zext' 'zext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1171_526 = zext i8 %p_read_148"   --->   Operation 285 'zext' 'zext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (5.28ns)   --->   "%mul_ln717_123 = mul i12 %zext_ln1171_526, i12 11"   --->   Operation 286 'mul' 'mul_ln717_123' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln42_386 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_123, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'partselect' 'trunc_ln42_386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (5.28ns)   --->   "%mul_ln717_125 = mul i12 %zext_ln1171_526, i12 13"   --->   Operation 288 'mul' 'mul_ln717_125' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln42_390 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_125, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'partselect' 'trunc_ln42_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_1240 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_148, i32 3, i32 7"   --->   Operation 290 'partselect' 'mult_V_1240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1171_543 = zext i8 %p_read_146"   --->   Operation 291 'zext' 'zext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (5.28ns)   --->   "%mul_ln1171_241 = mul i15 %zext_ln1171_543, i15 78"   --->   Operation 292 'mul' 'mul_ln1171_241' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln42_400 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_241, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'partselect' 'trunc_ln42_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (5.28ns)   --->   "%mul_ln1171_243 = mul i14 %zext_ln1171_542, i14 61"   --->   Operation 294 'mul' 'mul_ln1171_243' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_403 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_243, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln717_274 = zext i8 %p_read_145"   --->   Operation 296 'zext' 'zext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_145, i32 1, i32 7"   --->   Operation 297 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln717_275 = zext i7 %mult_V_1312"   --->   Operation 298 'zext' 'zext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_145, i32 3, i32 7"   --->   Operation 299 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (5.28ns)   --->   "%mul_ln1171_248 = mul i14 %zext_ln717_274, i14 16365"   --->   Operation 300 'mul' 'mul_ln1171_248' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln717_633 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_248, i32 3, i32 13"   --->   Operation 301 'partselect' 'trunc_ln717_633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1171_557 = zext i8 %p_read_144"   --->   Operation 302 'zext' 'zext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln717_278 = zext i8 %p_read_144"   --->   Operation 303 'zext' 'zext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_144, i32 2, i32 7"   --->   Operation 304 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (5.28ns)   --->   "%mul_ln717_135 = mul i12 %zext_ln717_278, i12 11"   --->   Operation 305 'mul' 'mul_ln717_135' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_1351 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_135, i32 3, i32 11"   --->   Operation 306 'partselect' 'mult_V_1351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_1354 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_144, i32 3, i32 7"   --->   Operation 307 'partselect' 'mult_V_1354' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (5.28ns)   --->   "%mul_ln1171_249 = mul i13 %zext_ln1171_557, i13 8181"   --->   Operation 308 'mul' 'mul_ln1171_249' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_641 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_249, i32 3, i32 12"   --->   Operation 309 'partselect' 'trunc_ln717_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1171_561 = zext i8 %p_read_143"   --->   Operation 310 'zext' 'zext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%mult_V_1386 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_143, i32 3, i32 7"   --->   Operation 311 'partselect' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (5.28ns)   --->   "%mul_ln1171_252 = mul i14 %zext_ln1171_561, i14 52"   --->   Operation 312 'mul' 'mul_ln1171_252' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln42_425 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_252, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%mult_V_1393 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_143, i32 1, i32 7"   --->   Operation 314 'partselect' 'mult_V_1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln42_580 = zext i7 %mult_V_1393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'zext' 'zext_ln42_580' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1171_568 = zext i8 %p_read_142"   --->   Operation 316 'zext' 'zext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (5.28ns)   --->   "%mul_ln1171_255 = mul i13 %zext_ln1171_568, i13 8181"   --->   Operation 317 'mul' 'mul_ln1171_255' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_653 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_255, i32 3, i32 12"   --->   Operation 318 'partselect' 'trunc_ln717_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_1416 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_142, i32 3, i32 7"   --->   Operation 319 'partselect' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_142, i32 2, i32 7"   --->   Operation 320 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1171_574 = zext i8 %p_read_141"   --->   Operation 321 'zext' 'zext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (5.28ns)   --->   "%mul_ln717_139 = mul i13 %zext_ln1171_575, i13 26"   --->   Operation 322 'mul' 'mul_ln717_139' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln42_433 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_139, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'partselect' 'trunc_ln42_433' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (5.28ns)   --->   "%mul_ln717_142 = mul i12 %zext_ln1171_574, i12 13"   --->   Operation 324 'mul' 'mul_ln717_142' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln42_437 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_142, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln717_296 = zext i8 %p_read_140"   --->   Operation 326 'zext' 'zext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_140, i32 3, i32 7"   --->   Operation 327 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (5.28ns)   --->   "%mul_ln717_143 = mul i12 %zext_ln717_296, i12 13"   --->   Operation 328 'mul' 'mul_ln717_143' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln42_441 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_143, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'partselect' 'trunc_ln42_441' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (1.31ns)   --->   "%add_ln712_762 = add i8 %zext_ln717_250, i8 %zext_ln717_275"   --->   Operation 330 'add' 'add_ln712_762' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln712_285 = zext i8 %add_ln712_762"   --->   Operation 331 'zext' 'zext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (1.30ns)   --->   "%add_ln712_763 = add i9 %zext_ln712_285, i9 %zext_ln42_486"   --->   Operation 332 'add' 'add_ln712_763' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (1.48ns)   --->   "%add_ln712_927 = add i11 %zext_ln42_494, i11 %trunc_ln42_368"   --->   Operation 333 'add' 'add_ln712_927' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (1.48ns)   --->   "%add_ln712_1336 = add i11 %trunc_ln42_407, i11 %zext_ln42_580"   --->   Operation 334 'add' 'add_ln712_1336' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%p_read_131 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read55"   --->   Operation 335 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%p_read_132 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read54"   --->   Operation 336 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%p_read_133 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read53"   --->   Operation 337 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%p_read_134 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read52"   --->   Operation 338 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%p_read_135 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 339 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%p_read_137 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 340 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%p_read_138 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 341 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln42_555 = zext i7 %mult_V_1312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1171_599 = zext i8 %p_read_138"   --->   Operation 343 'zext' 'zext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln1171_601 = zext i8 %p_read_138"   --->   Operation 344 'zext' 'zext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_138, i32 3, i32 7"   --->   Operation 345 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (5.28ns)   --->   "%mul_ln1171_262 = mul i14 %zext_ln1171_601, i14 39"   --->   Operation 346 'mul' 'mul_ln1171_262' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln42_448 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_262, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'trunc_ln42_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (5.28ns)   --->   "%mul_ln1171_263 = mul i14 %zext_ln1171_601, i14 16363"   --->   Operation 348 'mul' 'mul_ln1171_263' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln717_682 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_263, i32 3, i32 13"   --->   Operation 349 'partselect' 'trunc_ln717_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (5.28ns)   --->   "%mul_ln717_146 = mul i13 %zext_ln1171_599, i13 23"   --->   Operation 350 'mul' 'mul_ln717_146' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln42_449 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_146, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'partselect' 'trunc_ln42_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_138, i32 2, i32 7"   --->   Operation 352 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (5.28ns)   --->   "%mul_ln717_147 = mul i13 %zext_ln1171_599, i13 26"   --->   Operation 353 'mul' 'mul_ln717_147' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln42_452 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_147, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'partselect' 'trunc_ln42_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln717_306 = zext i8 %p_read_137"   --->   Operation 355 'zext' 'zext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_137, i32 3, i32 7"   --->   Operation 356 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln42_457 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_137, i32 2, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'partselect' 'trunc_ln42_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (5.28ns)   --->   "%mul_ln1171_268 = mul i14 %zext_ln717_306, i14 41"   --->   Operation 358 'mul' 'mul_ln1171_268' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_459 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_268, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'partselect' 'trunc_ln42_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1171_623 = zext i8 %p_read_135"   --->   Operation 360 'zext' 'zext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_135, i32 3, i32 7"   --->   Operation 361 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_135, i32 2, i32 7"   --->   Operation 362 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (5.28ns)   --->   "%mul_ln717_148 = mul i13 %zext_ln1171_623, i13 27"   --->   Operation 363 'mul' 'mul_ln717_148' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln42_466 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_148, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'partselect' 'trunc_ln42_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1171_628 = zext i8 %p_read_134"   --->   Operation 365 'zext' 'zext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1171_630 = zext i8 %p_read_134"   --->   Operation 366 'zext' 'zext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (5.28ns)   --->   "%mul_ln717_149 = mul i12 %zext_ln1171_628, i12 13"   --->   Operation 367 'mul' 'mul_ln717_149' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln42_470 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_149, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'trunc_ln42_470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (5.28ns)   --->   "%mul_ln717_150 = mul i13 %zext_ln1171_630, i13 22"   --->   Operation 369 'mul' 'mul_ln717_150' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln42_471 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_150, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'trunc_ln42_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_134, i32 1, i32 7"   --->   Operation 371 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1171_637 = zext i8 %p_read_133"   --->   Operation 372 'zext' 'zext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_1705 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_133, i32 1, i32 7"   --->   Operation 373 'partselect' 'mult_V_1705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (5.28ns)   --->   "%mul_ln717_151 = mul i12 %zext_ln1171_637, i12 11"   --->   Operation 374 'mul' 'mul_ln717_151' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_475 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_151, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'trunc_ln42_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1171_66 = zext i8 %p_read_132"   --->   Operation 376 'zext' 'zext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln717_332 = zext i8 %p_read_132"   --->   Operation 377 'zext' 'zext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_1729 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_132, i32 3, i32 7"   --->   Operation 378 'partselect' 'mult_V_1729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (5.28ns)   --->   "%mul_ln717_153 = mul i12 %zext_ln717_332, i12 11"   --->   Operation 379 'mul' 'mul_ln717_153' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln42_479 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_153, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'partselect' 'trunc_ln42_479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (5.28ns)   --->   "%mul_ln717_154 = mul i13 %zext_ln1171_66, i13 23"   --->   Operation 381 'mul' 'mul_ln717_154' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln42_481 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_154, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'partselect' 'trunc_ln42_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_1759 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_132, i32 1, i32 7"   --->   Operation 383 'partselect' 'mult_V_1759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1171_644 = zext i8 %p_read_131"   --->   Operation 384 'zext' 'zext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (5.28ns)   --->   "%mul_ln1171_275 = mul i14 %zext_ln1171_644, i14 49"   --->   Operation 385 'mul' 'mul_ln1171_275' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln42_485 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_275, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'partselect' 'trunc_ln42_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_131, i32 1, i32 7"   --->   Operation 387 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (1.54ns)   --->   "%add_ln712_813 = add i12 %trunc_ln42_400, i12 %zext_ln42_555"   --->   Operation 388 'add' 'add_ln712_813' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%p_read_125 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read61"   --->   Operation 389 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%p_read_128 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read58"   --->   Operation 390 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%p_read_130 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read56"   --->   Operation 391 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln42_621 = zext i10 %trunc_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'zext' 'zext_ln42_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln42_627 = zext i11 %trunc_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'zext' 'zext_ln42_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (5.28ns)   --->   "%mul_ln1171_276 = mul i14 %zext_ln1171_644, i14 53"   --->   Operation 394 'mul' 'mul_ln1171_276' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln42_486 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_276, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'partselect' 'trunc_ln42_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (5.28ns)   --->   "%mul_ln1171_277 = mul i14 %zext_ln1171_644, i14 55"   --->   Operation 396 'mul' 'mul_ln1171_277' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln42_488 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_277, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (5.28ns)   --->   "%mul_ln1171_278 = mul i14 %zext_ln1171_644, i14 16358"   --->   Operation 398 'mul' 'mul_ln1171_278' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln717_725 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_278, i32 3, i32 13"   --->   Operation 399 'partselect' 'trunc_ln717_725' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1171_655 = zext i8 %p_read_130"   --->   Operation 400 'zext' 'zext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_130, i32 1, i32 7"   --->   Operation 401 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (5.28ns)   --->   "%mul_ln717_156 = mul i13 %zext_ln1171_655, i13 19"   --->   Operation 402 'mul' 'mul_ln717_156' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln42_492 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_156, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'trunc_ln42_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%mult_V_1802 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_130, i32 3, i32 7"   --->   Operation 404 'partselect' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1171_168 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_130, i4 0"   --->   Operation 405 'bitconcatenate' 'shl_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1171_660 = zext i12 %shl_ln1171_168"   --->   Operation 406 'zext' 'zext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (1.54ns)   --->   "%add_ln717_127 = add i13 %zext_ln1171_660, i13 %zext_ln1171_655"   --->   Operation 407 'add' 'add_ln717_127' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln42_494 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_127, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'trunc_ln42_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1171_664 = zext i8 %p_read_129"   --->   Operation 409 'zext' 'zext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1171_666 = zext i8 %p_read_129"   --->   Operation 410 'zext' 'zext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (5.28ns)   --->   "%mul_ln717_159 = mul i13 %zext_ln1171_664, i13 26"   --->   Operation 411 'mul' 'mul_ln717_159' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_501 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_159, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'trunc_ln42_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (5.28ns)   --->   "%mul_ln717_160 = mul i12 %zext_ln1171_666, i12 13"   --->   Operation 413 'mul' 'mul_ln717_160' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln42_502 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_160, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'partselect' 'trunc_ln42_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (5.28ns)   --->   "%mul_ln717_161 = mul i13 %zext_ln1171_664, i13 23"   --->   Operation 415 'mul' 'mul_ln717_161' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln42_503 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_161, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'partselect' 'trunc_ln42_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (5.28ns)   --->   "%mul_ln717_162 = mul i13 %zext_ln1171_664, i13 25"   --->   Operation 417 'mul' 'mul_ln717_162' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln42_505 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_162, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'partselect' 'trunc_ln42_505' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln1171_671 = zext i8 %p_read_128"   --->   Operation 419 'zext' 'zext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1171_672 = zext i8 %p_read_128"   --->   Operation 420 'zext' 'zext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln1171_674 = zext i8 %p_read_128"   --->   Operation 421 'zext' 'zext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_1860 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_128, i32 3, i32 7"   --->   Operation 422 'partselect' 'mult_V_1860' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (5.28ns)   --->   "%mul_ln1171_281 = mul i13 %zext_ln1171_672, i13 8181"   --->   Operation 423 'mul' 'mul_ln1171_281' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln717_748 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_281, i32 3, i32 12"   --->   Operation 424 'partselect' 'trunc_ln717_748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (5.28ns)   --->   "%mul_ln1171_282 = mul i15 %zext_ln1171_671, i15 79"   --->   Operation 425 'mul' 'mul_ln1171_282' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln42_506 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_282, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (5.28ns)   --->   "%mul_ln1171_287 = mul i14 %zext_ln1171_674, i14 38"   --->   Operation 427 'mul' 'mul_ln1171_287' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln42_509 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_287, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'partselect' 'trunc_ln42_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1171_695 = zext i8 %p_read_125"   --->   Operation 429 'zext' 'zext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (5.28ns)   --->   "%mul_ln717_167 = mul i12 %zext_ln1171_695, i12 11"   --->   Operation 430 'mul' 'mul_ln717_167' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln42_519 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_167, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'partselect' 'trunc_ln42_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (1.48ns)   --->   "%add_ln712_1581 = add i12 %zext_ln42_621, i12 %zext_ln42_627"   --->   Operation 432 'add' 'add_ln712_1581' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.28>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%p_read_123 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read63"   --->   Operation 433 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171_258, i13 22"   --->   Operation 434 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln1171_266 = zext i9 %mult_V_12"   --->   Operation 436 'zext' 'zext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 16355"   --->   Operation 437 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 438 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (5.28ns)   --->   "%mul_ln1171_144 = mul i14 %zext_ln1171, i14 16363"   --->   Operation 439 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_144, i32 3, i32 13"   --->   Operation 440 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (5.28ns)   --->   "%mul_ln717_61 = mul i13 %zext_ln1171_25, i13 21"   --->   Operation 441 'mul' 'mul_ln717_61' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln42_198 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_61, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'trunc_ln42_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read_183"   --->   Operation 443 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1171_271 = zext i8 %p_read_183"   --->   Operation 444 'zext' 'zext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (5.28ns)   --->   "%mul_ln1171_146 = mul i16 %r_V_2, i16 65462"   --->   Operation 445 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_146, i32 3, i32 15"   --->   Operation 446 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln1171_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_183, i2 0"   --->   Operation 447 'bitconcatenate' 'shl_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1171_275 = zext i10 %shl_ln1171_75"   --->   Operation 448 'zext' 'zext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 449 [1/1] (1.41ns)   --->   "%sub_ln1171_172 = sub i11 0, i11 %zext_ln1171_275"   --->   Operation 449 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i11 %sub_ln1171_172"   --->   Operation 450 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_363 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_172, i32 3, i32 10"   --->   Operation 451 'partselect' 'trunc_ln717_363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (1.48ns)   --->   "%sub_ln1171_173 = sub i12 %sext_ln717_30, i12 %zext_ln1171_271"   --->   Operation 452 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_173, i32 3, i32 11"   --->   Operation 453 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (5.28ns)   --->   "%mul_ln717_63 = mul i12 %zext_ln1171_271, i12 11"   --->   Operation 454 'mul' 'mul_ln717_63' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln42_202 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_63, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'partselect' 'trunc_ln42_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln717_224 = zext i8 %p_read_155"   --->   Operation 456 'zext' 'zext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln42_637 = zext i10 %trunc_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'zext' 'zext_ln42_637' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln42_643 = zext i10 %trunc_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'zext' 'zext_ln42_643' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln42_652 = zext i9 %trunc_ln42_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_652' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln42_660 = zext i9 %trunc_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'zext' 'zext_ln42_660' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln42_676 = zext i10 %trunc_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'zext' 'zext_ln42_676' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln42_682 = zext i10 %trunc_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'zext' 'zext_ln42_682' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln42_690 = zext i5 %mult_V_1860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'zext' 'zext_ln42_690' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i10 %trunc_ln717_748"   --->   Operation 464 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1171_71 = zext i8 %p_read_125"   --->   Operation 465 'zext' 'zext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln42_713 = zext i9 %trunc_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'zext' 'zext_ln42_713' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (5.28ns)   --->   "%mul_ln717_169 = mul i13 %zext_ln1171_71, i13 25"   --->   Operation 467 'mul' 'mul_ln717_169' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln42_524 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_169, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'partselect' 'trunc_ln42_524' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1171_706 = zext i8 %p_read_124"   --->   Operation 469 'zext' 'zext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln717_359 = zext i8 %p_read_124"   --->   Operation 470 'zext' 'zext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (5.28ns)   --->   "%mul_ln717_171 = mul i12 %zext_ln1171_703, i12 11"   --->   Operation 471 'mul' 'mul_ln717_171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln42_526 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_171, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'partselect' 'trunc_ln42_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (5.28ns)   --->   "%mul_ln1171_296 = mul i14 %zext_ln1171_706, i14 16362"   --->   Operation 473 'mul' 'mul_ln1171_296' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln717_783 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_296, i32 3, i32 13"   --->   Operation 474 'partselect' 'trunc_ln717_783' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (5.28ns)   --->   "%mul_ln717_172 = mul i13 %zext_ln717_359, i13 19"   --->   Operation 475 'mul' 'mul_ln717_172' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln42_528 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_172, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'partselect' 'trunc_ln42_528' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1171_709 = zext i8 %p_read_123"   --->   Operation 477 'zext' 'zext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1171_711 = zext i8 %p_read_123"   --->   Operation 478 'zext' 'zext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (5.28ns)   --->   "%mul_ln1171_298 = mul i14 %zext_ln1171_711, i14 16363"   --->   Operation 479 'mul' 'mul_ln1171_298' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln717_789 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_298, i32 3, i32 13"   --->   Operation 480 'partselect' 'trunc_ln717_789' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%mult_V_2021 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_123, i32 3, i32 7"   --->   Operation 481 'partselect' 'mult_V_2021' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_2030 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_123, i32 1, i32 7"   --->   Operation 482 'partselect' 'mult_V_2030' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%mult_V_2032 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_123, i32 2, i32 7"   --->   Operation 483 'partselect' 'mult_V_2032' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (5.28ns)   --->   "%mul_ln717_173 = mul i12 %zext_ln1171_709, i12 11"   --->   Operation 484 'mul' 'mul_ln717_173' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_532 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_173, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'partselect' 'trunc_ln42_532' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_979 = add i10 %zext_ln42_713, i10 960"   --->   Operation 486 'add' 'add_ln712_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 487 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_980 = add i10 %add_ln712_979, i10 %zext_ln42_690"   --->   Operation 487 'add' 'add_ln712_980' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 488 [1/1] (1.41ns)   --->   "%add_ln712_1155 = add i11 %sext_ln1171_318, i11 %zext_ln1171_266"   --->   Operation 488 'add' 'add_ln712_1155' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1217 = add i11 %zext_ln42_643, i11 %zext_ln42_652"   --->   Operation 489 'add' 'add_ln712_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 490 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1218 = add i11 %add_ln712_1217, i11 %zext_ln42_637"   --->   Operation 490 'add' 'add_ln712_1218' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1219 = add i11 %zext_ln42_676, i11 %zext_ln42_682"   --->   Operation 491 'add' 'add_ln712_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 492 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1220 = add i11 %add_ln712_1219, i11 %zext_ln42_660"   --->   Operation 492 'add' 'add_ln712_1220' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 493 [1/1] (1.41ns)   --->   "%add_ln712_1486 = add i10 %zext_ln717_224, i10 384"   --->   Operation 493 'add' 'add_ln712_1486' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.28>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%p_read_179 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 494 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 495 [1/1] (0.00ns)   --->   "%p_read_182 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 495 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln42_255 = zext i5 %trunc_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'zext' 'zext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i9 %trunc_ln717_366"   --->   Operation 497 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1171_280 = zext i8 %p_read_182"   --->   Operation 498 'zext' 'zext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1171_283 = zext i8 %p_read_182"   --->   Operation 499 'zext' 'zext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln1171_285 = zext i8 %p_read_182"   --->   Operation 500 'zext' 'zext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_182, i32 1, i32 7"   --->   Operation 501 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln42_264 = zext i7 %mult_V_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'zext' 'zext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (5.28ns)   --->   "%mul_ln1171_149 = mul i13 %zext_ln1171_285, i13 8179"   --->   Operation 503 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln717_372 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_149, i32 3, i32 12"   --->   Operation 504 'partselect' 'trunc_ln717_372' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln42_205 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_182, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'partselect' 'trunc_ln42_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln42_268 = zext i5 %trunc_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'zext' 'zext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (1.30ns)   --->   "%sub_ln1171_180 = sub i9 0, i9 %zext_ln1171_280"   --->   Operation 507 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_180, i32 3, i32 8"   --->   Operation 508 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i6 %trunc_ln717_377"   --->   Operation 509 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (5.28ns)   --->   "%mul_ln1171_150 = mul i14 %zext_ln1171_283, i14 37"   --->   Operation 510 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln42_206 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_150, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'partselect' 'trunc_ln42_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (5.28ns)   --->   "%mul_ln717_65 = mul i13 %zext_ln1171_285, i13 19"   --->   Operation 512 'mul' 'mul_ln717_65' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln42_208 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_65, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1171_292 = zext i8 %p_read_181"   --->   Operation 514 'zext' 'zext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln717_115 = zext i8 %p_read_181"   --->   Operation 515 'zext' 'zext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (5.28ns)   --->   "%mul_ln717_66 = mul i12 %zext_ln717_115, i12 13"   --->   Operation 516 'mul' 'mul_ln717_66' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln42_210 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_66, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'partselect' 'trunc_ln42_210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln42_280 = zext i6 %trunc_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'zext' 'zext_ln42_280' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln717_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_181, i4 0"   --->   Operation 519 'bitconcatenate' 'shl_ln717_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln717_116 = zext i12 %shl_ln717_60"   --->   Operation 520 'zext' 'zext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (1.54ns)   --->   "%add_ln717_47 = add i13 %zext_ln717_116, i13 %zext_ln1171_291"   --->   Operation 521 'add' 'add_ln717_47' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_212 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_47, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'partselect' 'trunc_ln42_212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 523 [1/1] (5.28ns)   --->   "%mul_ln717_67 = mul i13 %zext_ln1171_291, i13 19"   --->   Operation 523 'mul' 'mul_ln717_67' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_67, i32 3, i32 12"   --->   Operation 524 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 525 [1/1] (5.28ns)   --->   "%mul_ln1171_152 = mul i15 %zext_ln1171_292, i15 32723"   --->   Operation 525 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_152, i32 3, i32 14"   --->   Operation 526 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln717_121 = zext i8 %p_read_180"   --->   Operation 527 'zext' 'zext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (5.28ns)   --->   "%mul_ln717_68 = mul i13 %zext_ln717_119, i13 23"   --->   Operation 528 'mul' 'mul_ln717_68' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_213 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_68, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'partselect' 'trunc_ln42_213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 530 [1/1] (5.28ns)   --->   "%mul_ln717_69 = mul i12 %zext_ln717_121, i12 11"   --->   Operation 530 'mul' 'mul_ln717_69' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln42_215 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_69, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'partselect' 'trunc_ln42_215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln1171_302 = zext i8 %p_read_179"   --->   Operation 532 'zext' 'zext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1171_304 = zext i8 %p_read_179"   --->   Operation 533 'zext' 'zext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 534 [1/1] (5.28ns)   --->   "%mul_ln1171_155 = mul i14 %zext_ln1171_304, i14 16362"   --->   Operation 534 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln717_391 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_155, i32 3, i32 13"   --->   Operation 535 'partselect' 'trunc_ln717_391' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 536 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_179, i32 3, i32 7"   --->   Operation 536 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 537 [1/1] (5.28ns)   --->   "%mul_ln1171_156 = mul i13 %zext_ln1171_302, i13 8179"   --->   Operation 537 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_156, i32 3, i32 12"   --->   Operation 538 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln42_218 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_179, i32 2, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'trunc_ln42_218' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (5.28ns)   --->   "%mul_ln717_71 = mul i13 %zext_ln1171_313, i13 29"   --->   Operation 540 'mul' 'mul_ln717_71' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln42_224 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_71, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'trunc_ln42_224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 542 [1/1] (5.28ns)   --->   "%mul_ln1171_157 = mul i14 %zext_ln1171_310, i14 16363"   --->   Operation 542 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_157, i32 3, i32 13"   --->   Operation 543 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln42_685 = zext i10 %trunc_ln42_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'zext' 'zext_ln42_685' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln42_728 = zext i10 %trunc_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'zext' 'zext_ln42_728' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_643 = add i7 %zext_ln42_268, i7 %zext_ln42_280"   --->   Operation 546 'add' 'add_ln712_643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 547 [1/1] (2.90ns) (root node of TernaryAdder)   --->   "%add_ln712_644 = add i7 %add_ln712_643, i7 %zext_ln42_255"   --->   Operation 547 'add' 'add_ln712_644' <Predicate = true> <Delay = 2.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 548 [1/1] (1.41ns)   --->   "%add_ln712_837 = add i10 %trunc_ln8, i10 %zext_ln42_264"   --->   Operation 548 'add' 'add_ln712_837' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 549 [1/1] (1.36ns)   --->   "%add_ln712_1180 = add i10 %sext_ln1171_168, i10 %sext_ln1171_175"   --->   Operation 549 'add' 'add_ln712_1180' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln712_470 = zext i11 %add_ln712_1218"   --->   Operation 550 'zext' 'zext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln712_471 = zext i11 %add_ln712_1220"   --->   Operation 551 'zext' 'zext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (1.48ns)   --->   "%add_ln712_1221 = add i12 %zext_ln712_471, i12 %zext_ln712_470"   --->   Operation 552 'add' 'add_ln712_1221' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1485 = add i11 %zext_ln42_685, i11 %zext_ln42_728"   --->   Operation 553 'add' 'add_ln712_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln712_580 = zext i10 %add_ln712_1486"   --->   Operation 554 'zext' 'zext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1487 = add i11 %zext_ln712_580, i11 %add_ln712_1485"   --->   Operation 555 'add' 'add_ln712_1487' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.28>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%p_read_173 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 556 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%p_read_175 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 557 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%p_read_177 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 558 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i11 %trunc_ln717_353"   --->   Operation 559 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln42_253 = zext i10 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'zext' 'zext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln42_260 = zext i5 %mult_V_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'zext' 'zext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln42_295 = zext i6 %trunc_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'zext' 'zext_ln42_295' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (5.28ns)   --->   "%mul_ln1171_158 = mul i14 %zext_ln1171_310, i14 51"   --->   Operation 563 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln42_226 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_158, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'trunc_ln42_226' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (5.28ns)   --->   "%mul_ln1171_159 = mul i14 %zext_ln1171_310, i14 37"   --->   Operation 565 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln42_227 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_159, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'partselect' 'trunc_ln42_227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln42_304 = zext i5 %trunc_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'zext' 'zext_ln42_304' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1171_320 = zext i8 %p_read_177"   --->   Operation 568 'zext' 'zext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1171_322 = zext i8 %p_read_177"   --->   Operation 569 'zext' 'zext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_177, i32 2, i32 7"   --->   Operation 570 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln717_73 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_177, i2 0"   --->   Operation 571 'bitconcatenate' 'shl_ln717_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln717_137 = zext i10 %shl_ln717_73"   --->   Operation 572 'zext' 'zext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (1.41ns)   --->   "%add_ln717_53 = add i11 %zext_ln717_137, i11 %zext_ln1171_322"   --->   Operation 573 'add' 'add_ln717_53' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln42_231 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_53, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'partselect' 'trunc_ln42_231' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_177, i32 1, i32 7"   --->   Operation 575 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (5.28ns)   --->   "%mul_ln717_73 = mul i12 %zext_ln1171_320, i12 11"   --->   Operation 576 'mul' 'mul_ln717_73' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln42_232 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_73, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'partselect' 'trunc_ln42_232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1171_330 = zext i8 %p_read_176"   --->   Operation 578 'zext' 'zext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (5.28ns)   --->   "%mul_ln1171_162 = mul i14 %zext_ln1171_332, i14 44"   --->   Operation 579 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln42_235 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_162, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'partselect' 'trunc_ln42_235' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (5.28ns)   --->   "%mul_ln1171_163 = mul i15 %zext_ln1171_330, i15 32733"   --->   Operation 581 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_163, i32 3, i32 14"   --->   Operation 582 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1171_334 = zext i8 %p_read_175"   --->   Operation 583 'zext' 'zext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (5.28ns)   --->   "%mul_ln717_75 = mul i13 %zext_ln1171_334, i13 21"   --->   Operation 584 'mul' 'mul_ln717_75' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln42_240 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_75, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'partselect' 'trunc_ln42_240' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_175, i32 2, i32 7"   --->   Operation 586 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (5.28ns)   --->   "%mul_ln1171_165 = mul i13 %zext_ln1171_334, i13 8181"   --->   Operation 587 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_165, i32 3, i32 12"   --->   Operation 588 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (5.28ns)   --->   "%mul_ln717_76 = mul i13 %zext_ln1171_334, i13 25"   --->   Operation 589 'mul' 'mul_ln717_76' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln42_242 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_76, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'partselect' 'trunc_ln42_242' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln42_243 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_175, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'partselect' 'trunc_ln42_243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln42_326 = zext i5 %trunc_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'zext' 'zext_ln42_326' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln1171_345 = zext i8 %p_read_174"   --->   Operation 593 'zext' 'zext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (5.28ns)   --->   "%mul_ln717_77 = mul i12 %zext_ln1171_346, i12 13"   --->   Operation 594 'mul' 'mul_ln717_77' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln42_244 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_77, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'partselect' 'trunc_ln42_244' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 596 [1/1] (5.28ns)   --->   "%mul_ln1171_166 = mul i15 %zext_ln1171_345, i15 32721"   --->   Operation 596 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_166, i32 3, i32 14"   --->   Operation 597 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (5.28ns)   --->   "%mul_ln717_79 = mul i13 %zext_ln1171_343, i13 26"   --->   Operation 598 'mul' 'mul_ln717_79' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln42_247 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_79, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'partselect' 'trunc_ln42_247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1171_350 = zext i8 %p_read_173"   --->   Operation 600 'zext' 'zext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (5.28ns)   --->   "%mul_ln1171_168 = mul i14 %zext_ln1171_350, i14 16365"   --->   Operation 601 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln717_433 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_168, i32 3, i32 13"   --->   Operation 602 'partselect' 'trunc_ln717_433' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln42_249 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_173, i32 2, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'partselect' 'trunc_ln42_249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln42_333 = zext i6 %trunc_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'zext' 'zext_ln42_333' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln42_254 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_173, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'partselect' 'trunc_ln42_254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln42_340 = zext i5 %trunc_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'zext' 'zext_ln42_340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 607 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_173, i32 1, i32 7"   --->   Operation 607 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln42_344 = zext i5 %trunc_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'zext' 'zext_ln42_344' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (1.28ns)   --->   "%add_ln712_622 = add i7 %zext_ln42_295, i7 %zext_ln42_344"   --->   Operation 609 'add' 'add_ln712_622' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (1.28ns)   --->   "%add_ln712_919 = add i7 %zext_ln42_333, i7 %zext_ln42_344"   --->   Operation 610 'add' 'add_ln712_919' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln712_458 = sext i10 %add_ln712_1180"   --->   Operation 611 'sext' 'sext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (1.48ns)   --->   "%add_ln712_1181 = add i12 %sext_ln712_458, i12 %sext_ln1171_161"   --->   Operation 612 'add' 'add_ln712_1181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [1/1] (1.41ns)   --->   "%add_ln712_1322 = add i10 %zext_ln42_260, i10 %trunc_ln42_212"   --->   Operation 613 'add' 'add_ln712_1322' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln712_499 = zext i10 %add_ln712_1322"   --->   Operation 614 'zext' 'zext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (1.41ns)   --->   "%add_ln712_1323 = add i11 %zext_ln712_499, i11 %zext_ln42_253"   --->   Operation 615 'add' 'add_ln712_1323' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (1.02ns)   --->   "%add_ln712_1530 = add i6 %zext_ln42_326, i6 %zext_ln42_340"   --->   Operation 616 'add' 'add_ln712_1530' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln712_595 = zext i6 %add_ln712_1530"   --->   Operation 617 'zext' 'zext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 618 [1/1] (1.28ns)   --->   "%add_ln712_1531 = add i7 %zext_ln712_595, i7 %zext_ln42_304"   --->   Operation 618 'add' 'add_ln712_1531' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 619 [1/1] (0.00ns)   --->   "%p_read_169 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 619 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 620 [1/1] (0.00ns)   --->   "%p_read_171 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 620 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln42_269 = zext i11 %trunc_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'zext' 'zext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln42_274 = zext i7 %mult_V_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'zext' 'zext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln42_302 = zext i11 %trunc_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'zext' 'zext_ln42_302' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln42_307 = zext i6 %mult_V_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'zext' 'zext_ln42_307' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln42_308 = zext i8 %trunc_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'zext' 'zext_ln42_308' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln42_315 = zext i6 %mult_V_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'zext' 'zext_ln42_315' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln1171_364 = zext i8 %p_read_171"   --->   Operation 627 'zext' 'zext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1171_365 = zext i8 %p_read_171"   --->   Operation 628 'zext' 'zext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 629 [1/1] (1.30ns)   --->   "%sub_ln1171_233 = sub i9 0, i9 %zext_ln1171_365"   --->   Operation 629 'sub' 'sub_ln1171_233' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln717_445 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_233, i32 3, i32 8"   --->   Operation 630 'partselect' 'trunc_ln717_445' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i6 %trunc_ln717_445"   --->   Operation 631 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 632 [1/1] (5.28ns)   --->   "%mul_ln1171_171 = mul i14 %zext_ln1171_364, i14 16365"   --->   Operation 632 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_446 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_171, i32 3, i32 13"   --->   Operation 633 'partselect' 'trunc_ln717_446' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 634 [1/1] (0.00ns)   --->   "%mult_V_474 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_171, i32 2, i32 7"   --->   Operation 634 'partselect' 'mult_V_474' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1171_373 = zext i8 %p_read_170"   --->   Operation 635 'zext' 'zext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1171_374 = zext i8 %p_read_170"   --->   Operation 636 'zext' 'zext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1171_375 = zext i8 %p_read_170"   --->   Operation 637 'zext' 'zext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 638 [1/1] (5.28ns)   --->   "%mul_ln1171_172 = mul i15 %zext_ln1171_374, i15 32726"   --->   Operation 638 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln717_456 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_172, i32 3, i32 14"   --->   Operation 639 'partselect' 'trunc_ln717_456' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (5.28ns)   --->   "%mul_ln1171_173 = mul i14 %zext_ln1171_373, i14 16365"   --->   Operation 640 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_458 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_173, i32 3, i32 13"   --->   Operation 641 'partselect' 'trunc_ln717_458' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 642 [1/1] (5.28ns)   --->   "%mul_ln1171_175 = mul i13 %zext_ln1171_375, i13 8179"   --->   Operation 642 'mul' 'mul_ln1171_175' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln717_460 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_175, i32 3, i32 12"   --->   Operation 643 'partselect' 'trunc_ln717_460' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 644 [1/1] (5.28ns)   --->   "%mul_ln1171_176 = mul i13 %zext_ln1171_375, i13 8181"   --->   Operation 644 'mul' 'mul_ln1171_176' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln717_461 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_176, i32 3, i32 12"   --->   Operation 645 'partselect' 'trunc_ln717_461' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln717_165 = zext i8 %p_read_169"   --->   Operation 646 'zext' 'zext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 647 [1/1] (0.00ns)   --->   "%mult_V_544 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_169, i32 3, i32 7"   --->   Operation 647 'partselect' 'mult_V_544' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns)   --->   "%mult_V_547 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_169, i32 2, i32 7"   --->   Operation 648 'partselect' 'mult_V_547' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 649 [1/1] (5.28ns)   --->   "%mul_ln1171_177 = mul i14 %zext_ln717_165, i14 37"   --->   Operation 649 'mul' 'mul_ln1171_177' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln42_268 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_177, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'partselect' 'trunc_ln42_268' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 651 [1/1] (5.28ns)   --->   "%mul_ln1171_178 = mul i14 %zext_ln717_165, i14 53"   --->   Operation 651 'mul' 'mul_ln1171_178' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln42_271 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_178, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'partselect' 'trunc_ln42_271' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1171_384 = zext i8 %p_read_168"   --->   Operation 653 'zext' 'zext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln1171_385 = zext i8 %p_read_168"   --->   Operation 654 'zext' 'zext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 655 [1/1] (5.28ns)   --->   "%mul_ln717_83 = mul i13 %zext_ln1171_384, i13 26"   --->   Operation 655 'mul' 'mul_ln717_83' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln42_273 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_83, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'partselect' 'trunc_ln42_273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 657 [1/1] (5.28ns)   --->   "%mul_ln1171_179 = mul i15 %zext_ln1171_385, i15 32727"   --->   Operation 657 'mul' 'mul_ln1171_179' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_179, i32 3, i32 14"   --->   Operation 658 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 659 [1/1] (5.28ns)   --->   "%mul_ln717_84 = mul i13 %zext_ln1171_384, i13 25"   --->   Operation 659 'mul' 'mul_ln717_84' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln42_275 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_84, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'partselect' 'trunc_ln42_275' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln1171_390 = zext i8 %p_read_167"   --->   Operation 661 'zext' 'zext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 662 [1/1] (5.28ns)   --->   "%mul_ln717_86 = mul i13 %zext_ln1171_392, i13 25"   --->   Operation 662 'mul' 'mul_ln717_86' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln42_278 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_86, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'partselect' 'trunc_ln42_278' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 664 [1/1] (5.28ns)   --->   "%mul_ln1171_182 = mul i14 %zext_ln1171_390, i14 35"   --->   Operation 664 'mul' 'mul_ln1171_182' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln42_282 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_182, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'partselect' 'trunc_ln42_282' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i11 %trunc_ln717_483"   --->   Operation 666 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 667 [1/1] (1.41ns)   --->   "%add_ln712_645 = add i10 %zext_ln42_307, i10 %trunc_ln42_240"   --->   Operation 667 'add' 'add_ln712_645' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_715 = add i10 %trunc_ln42_228, i10 %zext_ln42_308"   --->   Operation 668 'add' 'add_ln712_715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 669 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_716 = add i10 %add_ln712_715, i10 %zext_ln42_274"   --->   Operation 669 'add' 'add_ln712_716' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 670 [1/1] (1.41ns)   --->   "%add_ln712_720 = add i10 %zext_ln42_315, i10 %trunc_ln42_247"   --->   Operation 670 'add' 'add_ln712_720' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 671 [1/1] (1.48ns)   --->   "%add_ln712_828 = add i12 %sext_ln1171_196, i12 %sext_ln1171_215"   --->   Operation 671 'add' 'add_ln712_828' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 672 [1/1] (1.41ns)   --->   "%add_ln712_913 = add i10 %zext_ln42_274, i10 %trunc_ln42_213"   --->   Operation 672 'add' 'add_ln712_913' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 673 [1/1] (1.48ns)   --->   "%add_ln712_1281 = add i12 %zext_ln42_269, i12 %zext_ln42_302"   --->   Operation 673 'add' 'add_ln712_1281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.28>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%p_read_162 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 674 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln42_101 = sext i11 %trunc_ln717_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'sext' 'sext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln42_379 = zext i7 %mult_V_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'zext' 'zext_ln42_379' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln1171_400 = zext i8 %p_read_166"   --->   Operation 677 'zext' 'zext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 678 [1/1] (5.28ns)   --->   "%mul_ln1171_184 = mul i14 %zext_ln1171_401, i14 52"   --->   Operation 678 'mul' 'mul_ln1171_184' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln42_288 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_184, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'partselect' 'trunc_ln42_288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 680 [1/1] (5.28ns)   --->   "%mul_ln1171_186 = mul i14 %zext_ln1171_401, i14 16365"   --->   Operation 680 'mul' 'mul_ln1171_186' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln717_480 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_186, i32 3, i32 13"   --->   Operation 681 'partselect' 'trunc_ln717_480' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (5.28ns)   --->   "%mul_ln1171_187 = mul i15 %zext_ln1171_400, i15 32729"   --->   Operation 682 'mul' 'mul_ln1171_187' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_187, i32 3, i32 14"   --->   Operation 683 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (5.28ns)   --->   "%mul_ln1171_188 = mul i13 %zext_ln1171_407, i13 8179"   --->   Operation 684 'mul' 'mul_ln1171_188' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_188, i32 3, i32 12"   --->   Operation 685 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln1171_414 = zext i8 %p_read_164"   --->   Operation 686 'zext' 'zext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln1171_415 = zext i8 %p_read_164"   --->   Operation 687 'zext' 'zext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_164, i4 0"   --->   Operation 688 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln1171_416 = zext i12 %tmp_13"   --->   Operation 689 'zext' 'zext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (1.54ns)   --->   "%sub_ln1171_474 = sub i13 %zext_ln1171_415, i13 %zext_ln1171_416"   --->   Operation 690 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln717_493 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_474, i32 3, i32 12"   --->   Operation 691 'partselect' 'trunc_ln717_493' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (5.28ns)   --->   "%mul_ln1171_192 = mul i15 %zext_ln1171_414, i15 32729"   --->   Operation 692 'mul' 'mul_ln1171_192' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_192, i32 3, i32 14"   --->   Operation 693 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (5.28ns)   --->   "%mul_ln717_90 = mul i13 %zext_ln1171_415, i13 26"   --->   Operation 694 'mul' 'mul_ln717_90' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln42_298 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_90, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'partselect' 'trunc_ln42_298' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1171_418 = zext i8 %p_read_163"   --->   Operation 696 'zext' 'zext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1171_420 = zext i8 %p_read_163"   --->   Operation 697 'zext' 'zext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln1171_423 = zext i8 %p_read_163"   --->   Operation 698 'zext' 'zext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 699 [1/1] (5.28ns)   --->   "%mul_ln1171_193 = mul i15 %zext_ln1171_423, i15 32729"   --->   Operation 699 'mul' 'mul_ln1171_193' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln717_500 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_193, i32 3, i32 14"   --->   Operation 700 'partselect' 'trunc_ln717_500' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (5.28ns)   --->   "%mul_ln717_92 = mul i12 %zext_ln1171_421, i12 13"   --->   Operation 701 'mul' 'mul_ln717_92' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln42_300 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_92, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'partselect' 'trunc_ln42_300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (5.28ns)   --->   "%mul_ln717_93 = mul i13 %zext_ln1171_420, i13 19"   --->   Operation 703 'mul' 'mul_ln717_93' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln42_301 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_93, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'partselect' 'trunc_ln42_301' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 705 [1/1] (5.28ns)   --->   "%mul_ln1171_194 = mul i14 %zext_ln1171_418, i14 16363"   --->   Operation 705 'mul' 'mul_ln1171_194' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln717_507 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_194, i32 3, i32 13"   --->   Operation 706 'partselect' 'trunc_ln717_507' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (5.28ns)   --->   "%mul_ln1171_196 = mul i14 %zext_ln1171_418, i14 16361"   --->   Operation 707 'mul' 'mul_ln1171_196' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln717_509 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_196, i32 3, i32 13"   --->   Operation 708 'partselect' 'trunc_ln717_509' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_776_0 = zext i8 %p_read_162"   --->   Operation 709 'zext' 'mult_V_776_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1171_432 = zext i8 %p_read_162"   --->   Operation 710 'zext' 'zext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln717_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_162, i2 0"   --->   Operation 711 'bitconcatenate' 'shl_ln717_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln717_200 = zext i10 %shl_ln717_111"   --->   Operation 712 'zext' 'zext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 713 [1/1] (1.41ns)   --->   "%add_ln717_76 = add i11 %zext_ln717_200, i11 %zext_ln1171_432"   --->   Operation 713 'add' 'add_ln717_76' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_76, i32 3, i32 10"   --->   Operation 714 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 715 [1/1] (5.28ns)   --->   "%mul_ln1171_197 = mul i16 %mult_V_776_0, i16 65446"   --->   Operation 715 'mul' 'mul_ln1171_197' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_197, i32 3, i32 15"   --->   Operation 716 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_781 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_162, i32 2, i32 7"   --->   Operation 717 'partselect' 'mult_V_781' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (1.41ns)   --->   "%sub_ln1171_478 = sub i11 %zext_ln1171_432, i11 %zext_ln717_200"   --->   Operation 718 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln717_513 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_478, i32 3, i32 10"   --->   Operation 719 'partselect' 'trunc_ln717_513' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_162, i32 3, i32 7"   --->   Operation 720 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln42_410 = zext i5 %mult_V_787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'zext' 'zext_ln42_410' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_789 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_162, i32 1, i32 7"   --->   Operation 722 'partselect' 'mult_V_789' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln1171_132 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_149, i4 0"   --->   Operation 723 'bitconcatenate' 'shl_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln1171_520 = zext i12 %shl_ln1171_132"   --->   Operation 724 'zext' 'zext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 725 [1/1] (1.54ns)   --->   "%sub_ln1171_327 = sub i13 0, i13 %zext_ln1171_520"   --->   Operation 725 'sub' 'sub_ln1171_327' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln712_338 = sext i12 %add_ln712_828"   --->   Operation 726 'sext' 'sext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 727 [1/1] (1.54ns)   --->   "%add_ln712_829 = add i13 %sext_ln712_338, i13 %sext_ln42_101"   --->   Operation 727 'add' 'add_ln712_829' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1537 = add i10 %trunc_ln42_289, i10 %zext_ln42_410"   --->   Operation 728 'add' 'add_ln712_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 729 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1538 = add i10 %add_ln712_1537, i10 %zext_ln42_379"   --->   Operation 729 'add' 'add_ln712_1538' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 5.28>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%p_read_161 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 730 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%shl_ln1171_74 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_183, i3 0"   --->   Operation 731 'bitconcatenate' 'shl_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1171_274 = zext i11 %shl_ln1171_74"   --->   Operation 732 'zext' 'zext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (1.48ns)   --->   "%sub_ln1171_170 = sub i12 0, i12 %zext_ln1171_274"   --->   Operation 733 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln717_365 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_170, i32 3, i32 11"   --->   Operation 734 'partselect' 'trunc_ln717_365' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln717_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_179, i4 0"   --->   Operation 735 'bitconcatenate' 'shl_ln717_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln717_129 = zext i12 %shl_ln717_68"   --->   Operation 736 'zext' 'zext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln717_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_179, i2 0"   --->   Operation 737 'bitconcatenate' 'shl_ln717_69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln717_130 = zext i10 %shl_ln717_69"   --->   Operation 738 'zext' 'zext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (1.54ns)   --->   "%add_ln717_50 = add i13 %zext_ln717_129, i13 %zext_ln717_130"   --->   Operation 739 'add' 'add_ln717_50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln42_217 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_50, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'partselect' 'trunc_ln42_217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (1.54ns)   --->   "%sub_ln717_68 = sub i13 %zext_ln717_129, i13 %zext_ln1171_302"   --->   Operation 741 'sub' 'sub_ln717_68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln42_219 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_68, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'partselect' 'trunc_ln42_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln1171_84 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_177, i6 0"   --->   Operation 743 'bitconcatenate' 'shl_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln1171_324 = zext i14 %shl_ln1171_84"   --->   Operation 744 'zext' 'zext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (1.52ns)   --->   "%sub_ln1171_203 = sub i15 0, i15 %zext_ln1171_324"   --->   Operation 745 'sub' 'sub_ln1171_203' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln717_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_177, i3 0"   --->   Operation 746 'bitconcatenate' 'shl_ln717_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln717_135 = zext i11 %shl_ln717_71"   --->   Operation 747 'zext' 'zext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln1171_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_177, i5 0"   --->   Operation 748 'bitconcatenate' 'shl_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1171_327 = zext i13 %shl_ln1171_85"   --->   Operation 749 'zext' 'zext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1171_328 = zext i11 %shl_ln717_71"   --->   Operation 750 'zext' 'zext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (1.53ns)   --->   "%sub_ln1171_206 = sub i14 %zext_ln1171_328, i14 %zext_ln1171_327"   --->   Operation 751 'sub' 'sub_ln1171_206' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_206, i32 3, i32 13"   --->   Operation 752 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (1.48ns)   --->   "%sub_ln1171_210 = sub i12 0, i12 %zext_ln717_135"   --->   Operation 753 'sub' 'sub_ln1171_210' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1171_337 = zext i8 %p_read_175"   --->   Operation 754 'zext' 'zext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln717_77 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_175, i2 0"   --->   Operation 755 'bitconcatenate' 'shl_ln717_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln717_142 = zext i10 %shl_ln717_77"   --->   Operation 756 'zext' 'zext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln717_143 = zext i10 %shl_ln717_77"   --->   Operation 757 'zext' 'zext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (1.41ns)   --->   "%add_ln717_56 = add i11 %zext_ln717_143, i11 %zext_ln1171_337"   --->   Operation 758 'add' 'add_ln717_56' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_56, i32 3, i32 10"   --->   Operation 759 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln717_78 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_175, i3 0"   --->   Operation 760 'bitconcatenate' 'shl_ln717_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln717_145 = zext i11 %shl_ln717_78"   --->   Operation 761 'zext' 'zext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln717_146 = zext i11 %shl_ln717_78"   --->   Operation 762 'zext' 'zext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 763 [1/1] (1.48ns)   --->   "%sub_ln1171_215 = sub i12 0, i12 %zext_ln717_146"   --->   Operation 763 'sub' 'sub_ln1171_215' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln717_79 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_175, i5 0"   --->   Operation 764 'bitconcatenate' 'shl_ln717_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (1.53ns)   --->   "%sub_ln717_77 = sub i13 %shl_ln717_79, i13 %zext_ln717_145"   --->   Operation 765 'sub' 'sub_ln717_77' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln42_239 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_77, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'partselect' 'trunc_ln42_239' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln1171_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_175, i4 0"   --->   Operation 767 'bitconcatenate' 'shl_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1171_341 = zext i12 %shl_ln1171_89"   --->   Operation 768 'zext' 'zext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (1.54ns)   --->   "%sub_ln1171_217 = sub i13 0, i13 %zext_ln1171_341"   --->   Operation 769 'sub' 'sub_ln1171_217' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [1/1] (1.54ns)   --->   "%add_ln717_57 = add i13 %zext_ln1171_341, i13 %zext_ln717_142"   --->   Operation 770 'add' 'add_ln717_57' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln42_241 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_57, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'partselect' 'trunc_ln42_241' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln717_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_172, i4 0"   --->   Operation 772 'bitconcatenate' 'shl_ln717_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln717_160 = zext i12 %shl_ln717_89"   --->   Operation 773 'zext' 'zext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 774 [1/1] (1.54ns)   --->   "%sub_ln1171_230 = sub i13 0, i13 %zext_ln717_160"   --->   Operation 774 'sub' 'sub_ln1171_230' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln1171_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_170, i4 0"   --->   Operation 775 'bitconcatenate' 'shl_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1171_378 = zext i12 %shl_ln1171_97"   --->   Operation 776 'zext' 'zext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 777 [1/1] (1.54ns)   --->   "%sub_ln1171_237 = sub i13 0, i13 %zext_ln1171_378"   --->   Operation 777 'sub' 'sub_ln1171_237' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/1] (1.54ns)   --->   "%sub_ln1171_470 = sub i13 %zext_ln1171_375, i13 %zext_ln1171_378"   --->   Operation 778 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_470, i32 3, i32 12"   --->   Operation 779 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln1171_100 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_169, i1 0"   --->   Operation 780 'bitconcatenate' 'shl_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln717_171 = zext i9 %shl_ln1171_100"   --->   Operation 781 'zext' 'zext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln717_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_169, i4 0"   --->   Operation 782 'bitconcatenate' 'shl_ln717_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln717_174 = zext i12 %shl_ln717_95"   --->   Operation 783 'zext' 'zext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 784 [1/1] (1.54ns)   --->   "%add_ln717_65 = add i13 %zext_ln717_174, i13 %zext_ln717_171"   --->   Operation 784 'add' 'add_ln717_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln42_269 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_65, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'partselect' 'trunc_ln42_269' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln717_96 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_168, i4 0"   --->   Operation 786 'bitconcatenate' 'shl_ln717_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln717_175 = zext i12 %shl_ln717_96"   --->   Operation 787 'zext' 'zext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 788 [1/1] (1.54ns)   --->   "%sub_ln1171_244 = sub i13 0, i13 %zext_ln717_175"   --->   Operation 788 'sub' 'sub_ln1171_244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln42_370 = zext i10 %trunc_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'zext' 'zext_ln42_370' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln717_184 = zext i8 %p_read_166"   --->   Operation 790 'zext' 'zext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln42_381 = zext i10 %trunc_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'zext' 'zext_ln42_381' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln717_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_166, i4 0"   --->   Operation 792 'bitconcatenate' 'shl_ln717_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln717_185 = zext i12 %shl_ln717_103"   --->   Operation 793 'zext' 'zext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln717_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_166, i2 0"   --->   Operation 794 'bitconcatenate' 'shl_ln717_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln717_186 = zext i10 %shl_ln717_104"   --->   Operation 795 'zext' 'zext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln717_187 = zext i10 %shl_ln717_104"   --->   Operation 796 'zext' 'zext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 797 [1/1] (1.54ns)   --->   "%sub_ln717_99 = sub i13 %zext_ln717_185, i13 %zext_ln717_186"   --->   Operation 797 'sub' 'sub_ln717_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln42_287 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_99, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'partselect' 'trunc_ln42_287' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 799 [1/1] (1.54ns)   --->   "%sub_ln1171_249 = sub i13 0, i13 %zext_ln717_185"   --->   Operation 799 'sub' 'sub_ln1171_249' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 800 [1/1] (1.41ns)   --->   "%add_ln717_71 = add i11 %zext_ln717_187, i11 %zext_ln717_184"   --->   Operation 800 'add' 'add_ln717_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_71, i32 3, i32 10"   --->   Operation 801 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln717_121 = sext i11 %trunc_ln717_480"   --->   Operation 802 'sext' 'sext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i10 %trunc_ln717_482"   --->   Operation 803 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_165, i4 0"   --->   Operation 804 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1171_409 = zext i12 %tmp_12"   --->   Operation 805 'zext' 'zext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (1.54ns)   --->   "%sub_ln1171_473 = sub i13 %zext_ln1171_407, i13 %zext_ln1171_409"   --->   Operation 806 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln717_486 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_473, i32 3, i32 12"   --->   Operation 807 'partselect' 'trunc_ln717_486' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (1.54ns)   --->   "%sub_ln1171_254 = sub i13 0, i13 %zext_ln1171_409"   --->   Operation 808 'sub' 'sub_ln1171_254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 809 [1/1] (1.54ns)   --->   "%add_ln717_72 = add i13 %zext_ln1171_409, i13 %zext_ln1171_407"   --->   Operation 809 'add' 'add_ln717_72' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln42_293 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_72, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'partselect' 'trunc_ln42_293' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1171_218 = sext i10 %trunc_ln717_491"   --->   Operation 811 'sext' 'sext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1171_413 = zext i8 %p_read_164"   --->   Operation 812 'zext' 'zext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i10 %trunc_ln717_493"   --->   Operation 813 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i10 %trunc_ln717_493"   --->   Operation 814 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln42_395 = zext i5 %mult_V_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'zext' 'zext_ln42_395' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln717_106 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_164, i5 0"   --->   Operation 816 'bitconcatenate' 'shl_ln717_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln717_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_164, i3 0"   --->   Operation 817 'bitconcatenate' 'shl_ln717_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln717_193 = zext i11 %shl_ln717_107"   --->   Operation 818 'zext' 'zext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln717_194 = zext i11 %shl_ln717_107"   --->   Operation 819 'zext' 'zext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 820 [1/1] (1.53ns)   --->   "%sub_ln717_103 = sub i13 %shl_ln717_106, i13 %zext_ln717_193"   --->   Operation 820 'sub' 'sub_ln717_103' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln42_295 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_103, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'partselect' 'trunc_ln42_295' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 822 [1/1] (1.48ns)   --->   "%sub_ln717_104 = sub i12 %zext_ln717_194, i12 %zext_ln1171_412"   --->   Operation 822 'sub' 'sub_ln717_104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln717_495 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_104, i32 3, i32 11"   --->   Operation 823 'partselect' 'trunc_ln717_495' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln42_116 = sext i9 %trunc_ln717_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'sext' 'sext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln42_398 = zext i10 %sext_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'zext' 'zext_ln42_398' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (1.30ns)   --->   "%sub_ln1171_258 = sub i9 0, i9 %zext_ln1171_413"   --->   Operation 826 'sub' 'sub_ln1171_258' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln717_496 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_258, i32 3, i32 8"   --->   Operation 827 'partselect' 'trunc_ln717_496' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln717_128 = sext i12 %trunc_ln717_500"   --->   Operation 828 'sext' 'sext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln42_404 = zext i9 %trunc_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'zext' 'zext_ln42_404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 830 [1/1] (0.00ns)   --->   "%shl_ln1171_109 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_163, i5 0"   --->   Operation 830 'bitconcatenate' 'shl_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln1171_427 = zext i13 %shl_ln1171_109"   --->   Operation 831 'zext' 'zext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 832 [1/1] (1.53ns)   --->   "%sub_ln1171_265 = sub i14 0, i14 %zext_ln1171_427"   --->   Operation 832 'sub' 'sub_ln1171_265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln717_505 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_265, i32 3, i32 13"   --->   Operation 833 'partselect' 'trunc_ln717_505' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i11 %trunc_ln717_509"   --->   Operation 834 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln717_201 = zext i8 %mult_V_768"   --->   Operation 835 'zext' 'zext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln42_411 = zext i5 %mult_V_787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'zext' 'zext_ln42_411' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_161, i2 0"   --->   Operation 837 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i8 %p_read_161"   --->   Operation 838 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln1171_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_161, i4 0"   --->   Operation 839 'bitconcatenate' 'shl_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1171_441 = zext i12 %shl_ln1171_112"   --->   Operation 840 'zext' 'zext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln1171_442 = zext i10 %tmp_16"   --->   Operation 841 'zext' 'zext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 842 [1/1] (1.54ns)   --->   "%sub_ln1171_271 = sub i13 %zext_ln1171_442, i13 %zext_ln1171_441"   --->   Operation 842 'sub' 'sub_ln1171_271' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln717_520 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_271, i32 3, i32 12"   --->   Operation 843 'partselect' 'trunc_ln717_520' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (5.28ns)   --->   "%mul_ln717_94 = mul i13 %zext_ln1171_44, i13 27"   --->   Operation 844 'mul' 'mul_ln717_94' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln42_305 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_94, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'partselect' 'trunc_ln42_305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_161, i32 3, i32 7"   --->   Operation 846 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln42_415 = zext i5 %mult_V_829" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'zext' 'zext_ln42_415' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln1171_445 = zext i8 %p_read_160"   --->   Operation 848 'zext' 'zext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln717_204 = zext i8 %p_read_160"   --->   Operation 849 'zext' 'zext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 850 [1/1] (5.28ns)   --->   "%mul_ln717_95 = mul i13 %zext_ln1171_445, i13 27"   --->   Operation 850 'mul' 'mul_ln717_95' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln42_307 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_95, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'partselect' 'trunc_ln42_307' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 852 [1/1] (5.28ns)   --->   "%mul_ln717_96 = mul i13 %zext_ln1171_445, i13 21"   --->   Operation 852 'mul' 'mul_ln717_96' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln42_309 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_96, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'partselect' 'trunc_ln42_309' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 854 [1/1] (5.28ns)   --->   "%mul_ln1171_200 = mul i14 %zext_ln1171_446, i14 37"   --->   Operation 854 'mul' 'mul_ln1171_200' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln42_310 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_200, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'partselect' 'trunc_ln42_310' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln1171_113 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_160, i5 0"   --->   Operation 856 'bitconcatenate' 'shl_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln1171_448 = zext i13 %shl_ln1171_113"   --->   Operation 857 'zext' 'zext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 858 [1/1] (1.53ns)   --->   "%sub_ln1171_273 = sub i14 0, i14 %zext_ln1171_448"   --->   Operation 858 'sub' 'sub_ln1171_273' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 859 [1/1] (5.28ns)   --->   "%mul_ln1171_201 = mul i14 %zext_ln1171_446, i14 54"   --->   Operation 859 'mul' 'mul_ln1171_201' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln42_311 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_201, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'partselect' 'trunc_ln42_311' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 861 [1/1] (5.28ns)   --->   "%mul_ln1171_202 = mul i13 %zext_ln1171_445, i13 8181"   --->   Operation 861 'mul' 'mul_ln1171_202' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln717_524 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_202, i32 3, i32 12"   --->   Operation 862 'partselect' 'trunc_ln717_524' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (5.28ns)   --->   "%mul_ln717_97 = mul i13 %zext_ln1171_445, i13 26"   --->   Operation 863 'mul' 'mul_ln717_97' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln42_312 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_97, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'partselect' 'trunc_ln42_312' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (5.28ns)   --->   "%mul_ln717_98 = mul i13 %zext_ln1171_445, i13 19"   --->   Operation 865 'mul' 'mul_ln717_98' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln42_313 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_98, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'partselect' 'trunc_ln42_313' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (5.28ns)   --->   "%mul_ln1171_203 = mul i14 %zext_ln1171_446, i14 45"   --->   Operation 867 'mul' 'mul_ln1171_203' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln42_314 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_203, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'partselect' 'trunc_ln42_314' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (5.28ns)   --->   "%mul_ln717_99 = mul i12 %zext_ln717_204, i12 13"   --->   Operation 869 'mul' 'mul_ln717_99' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln42_315 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_99, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'partselect' 'trunc_ln42_315' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln1171_455 = zext i8 %p_read_159"   --->   Operation 871 'zext' 'zext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (5.28ns)   --->   "%mul_ln1171_204 = mul i13 %zext_ln1171_455, i13 8179"   --->   Operation 872 'mul' 'mul_ln1171_204' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln717_526 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_204, i32 3, i32 12"   --->   Operation 873 'partselect' 'trunc_ln717_526' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 874 [1/1] (5.28ns)   --->   "%mul_ln717_101 = mul i13 %zext_ln1171_455, i13 23"   --->   Operation 874 'mul' 'mul_ln717_101' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_318 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_101, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'partselect' 'trunc_ln42_318' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln717_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_159, i4 0"   --->   Operation 876 'bitconcatenate' 'shl_ln717_114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln717_208 = zext i12 %shl_ln717_114"   --->   Operation 877 'zext' 'zext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln717_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_159, i1 0"   --->   Operation 878 'bitconcatenate' 'shl_ln717_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln717_209 = zext i9 %shl_ln717_115"   --->   Operation 879 'zext' 'zext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 880 [1/1] (1.54ns)   --->   "%sub_ln717_108 = sub i13 %zext_ln717_208, i13 %zext_ln717_209"   --->   Operation 880 'sub' 'sub_ln717_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln42_319 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_108, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'partselect' 'trunc_ln42_319' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (1.54ns)   --->   "%sub_ln1171_278 = sub i13 %zext_ln717_209, i13 %zext_ln717_208"   --->   Operation 882 'sub' 'sub_ln1171_278' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln717_527 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_278, i32 3, i32 12"   --->   Operation 883 'partselect' 'trunc_ln717_527' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 884 [1/1] (1.54ns)   --->   "%sub_ln1171_279 = sub i13 0, i13 %zext_ln717_208"   --->   Operation 884 'sub' 'sub_ln1171_279' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln42_438 = zext i5 %trunc_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'zext' 'zext_ln42_438' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln42_439 = zext i5 %trunc_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'zext' 'zext_ln42_439' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln42_453 = zext i5 %trunc_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'zext' 'zext_ln42_453' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln42_477 = zext i6 %mult_V_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'zext' 'zext_ln42_477' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln717_236 = zext i8 %p_read_153"   --->   Operation 889 'zext' 'zext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln717_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_153, i2 0"   --->   Operation 890 'bitconcatenate' 'shl_ln717_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln717_238 = zext i10 %shl_ln717_130"   --->   Operation 891 'zext' 'zext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 892 [1/1] (1.41ns)   --->   "%add_ln717_90 = add i11 %zext_ln717_238, i11 %zext_ln717_236"   --->   Operation 892 'add' 'add_ln717_90' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 893 [1/1] (0.00ns)   --->   "%mult_V_1060 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_90, i32 3, i32 10"   --->   Operation 893 'partselect' 'mult_V_1060' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 894 [1/1] (1.41ns)   --->   "%sub_ln717_122 = sub i11 %zext_ln717_238, i11 %zext_ln717_236"   --->   Operation 894 'sub' 'sub_ln717_122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln717_571 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_122, i32 3, i32 10"   --->   Operation 895 'partselect' 'trunc_ln717_571' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln42_492 = zext i5 %mult_V_1075" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'zext' 'zext_ln42_492' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln1171_129 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_153, i5 0"   --->   Operation 897 'bitconcatenate' 'shl_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1171_496 = zext i13 %shl_ln1171_129"   --->   Operation 898 'zext' 'zext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln1171_497 = zext i10 %shl_ln717_130"   --->   Operation 899 'zext' 'zext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (1.53ns)   --->   "%add_ln1171_28 = add i14 %zext_ln1171_496, i14 %zext_ln1171_497"   --->   Operation 900 'add' 'add_ln1171_28' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln42_364 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_28, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'partselect' 'trunc_ln42_364' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 902 [1/1] (0.00ns)   --->   "%shl_ln717_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_151, i4 0"   --->   Operation 902 'bitconcatenate' 'shl_ln717_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln717_246 = zext i12 %shl_ln717_133"   --->   Operation 903 'zext' 'zext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln717_134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_151, i2 0"   --->   Operation 904 'bitconcatenate' 'shl_ln717_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln717_247 = zext i10 %shl_ln717_134"   --->   Operation 905 'zext' 'zext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 906 [1/1] (1.54ns)   --->   "%add_ln717_93 = add i13 %zext_ln717_246, i13 %zext_ln717_247"   --->   Operation 906 'add' 'add_ln717_93' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln42_370 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_93, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'partselect' 'trunc_ln42_370' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 908 [1/1] (1.54ns)   --->   "%sub_ln1171_318 = sub i13 0, i13 %zext_ln717_246"   --->   Operation 908 'sub' 'sub_ln1171_318' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln717_588 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_318, i32 3, i32 12"   --->   Operation 909 'partselect' 'trunc_ln717_588' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i13 %sub_ln1171_327"   --->   Operation 910 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln1171_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_149, i1 0"   --->   Operation 911 'bitconcatenate' 'shl_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln1171_521 = zext i9 %shl_ln1171_133"   --->   Operation 912 'zext' 'zext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 913 [1/1] (1.53ns)   --->   "%sub_ln1171_328 = sub i14 %sext_ln1171_82, i14 %zext_ln1171_521"   --->   Operation 913 'sub' 'sub_ln1171_328' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln717_604 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_328, i32 3, i32 13"   --->   Operation 914 'partselect' 'trunc_ln717_604' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 915 [1/1] (1.53ns)   --->   "%sub_ln1171_329 = sub i14 %sext_ln1171_82, i14 %zext_ln1171_515"   --->   Operation 915 'sub' 'sub_ln1171_329' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln717_605 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_329, i32 3, i32 13"   --->   Operation 916 'partselect' 'trunc_ln717_605' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln717_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_149, i3 0"   --->   Operation 917 'bitconcatenate' 'shl_ln717_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln717_257 = zext i11 %shl_ln717_140"   --->   Operation 918 'zext' 'zext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln717_258 = zext i9 %shl_ln1171_133"   --->   Operation 919 'zext' 'zext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 920 [1/1] (1.48ns)   --->   "%sub_ln717_132 = sub i12 %zext_ln717_257, i12 %zext_ln717_258"   --->   Operation 920 'sub' 'sub_ln717_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_606 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_132, i32 3, i32 11"   --->   Operation 921 'partselect' 'trunc_ln717_606' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln42_143 = sext i9 %trunc_ln717_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'sext' 'sext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln42_524 = zext i10 %sext_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'zext' 'zext_ln42_524' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 924 [1/1] (1.48ns)   --->   "%add_ln717_98 = add i12 %zext_ln717_257, i12 %zext_ln717_258"   --->   Operation 924 'add' 'add_ln717_98' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln42_384 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_98, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'partselect' 'trunc_ln42_384' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_1703 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_133, i1 0"   --->   Operation 926 'bitconcatenate' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln717_328 = zext i9 %mult_V_1703"   --->   Operation 927 'zext' 'zext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln717_177 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_133, i3 0"   --->   Operation 928 'bitconcatenate' 'shl_ln717_177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln717_330 = zext i11 %shl_ln717_177"   --->   Operation 929 'zext' 'zext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 930 [1/1] (1.48ns)   --->   "%add_ln717_121 = add i12 %zext_ln717_330, i12 %zext_ln717_328"   --->   Operation 930 'add' 'add_ln717_121' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_1713 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_121, i32 3, i32 11"   --->   Operation 931 'partselect' 'mult_V_1713' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln42_666 = zext i11 %trunc_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'zext' 'zext_ln42_666' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln42_674 = zext i10 %trunc_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'zext' 'zext_ln42_674' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 934 [1/1] (1.02ns)   --->   "%add_ln712_723 = add i6 %zext_ln42_395, i6 %zext_ln42_411"   --->   Operation 934 'add' 'add_ln712_723' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 935 [1/1] (1.41ns)   --->   "%add_ln712_724 = add i11 %zext_ln42_492, i11 %zext_ln42_524"   --->   Operation 935 'add' 'add_ln712_724' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_778 = add i13 %sext_ln1171_220, i13 %sext_ln717_128"   --->   Operation 936 'add' 'add_ln712_778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 937 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_779 = add i13 %add_ln712_778, i13 %sext_ln1171_214"   --->   Operation 937 'add' 'add_ln712_779' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_806 = add i11 %zext_ln42_381, i11 %zext_ln717_201"   --->   Operation 938 'add' 'add_ln712_806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 939 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_807 = add i11 %add_ln712_806, i11 %zext_ln42_370"   --->   Operation 939 'add' 'add_ln712_807' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1040 = add i12 %zext_ln42_666, i12 %zext_ln42_674"   --->   Operation 940 'add' 'add_ln712_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 941 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1041 = add i12 %add_ln712_1040, i12 %zext_ln717_328"   --->   Operation 941 'add' 'add_ln712_1041' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln712_391 = zext i11 %add_ln712_1042"   --->   Operation 942 'zext' 'zext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 943 [1/1] (1.30ns)   --->   "%add_ln712_1043 = add i9 %zext_ln1171_413, i9 32"   --->   Operation 943 'add' 'add_ln712_1043' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln712_392 = zext i9 %add_ln712_1043"   --->   Operation 944 'zext' 'zext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 945 [1/1] (1.48ns)   --->   "%add_ln712_1044 = add i12 %zext_ln712_392, i12 %zext_ln712_391"   --->   Operation 945 'add' 'add_ln712_1044' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 946 [1/1] (1.41ns)   --->   "%add_ln712_1119 = add i11 %zext_ln42_398, i11 %zext_ln42_404"   --->   Operation 946 'add' 'add_ln712_1119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 947 [1/1] (1.28ns)   --->   "%add_ln712_1120 = add i7 %zext_ln42_439, i7 %zext_ln42_477"   --->   Operation 947 'add' 'add_ln712_1120' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 948 [1/1] (1.48ns)   --->   "%add_ln712_1440 = add i12 %sext_ln717_121, i12 %sext_ln1171_225"   --->   Operation 948 'add' 'add_ln712_1440' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 949 [1/1] (1.41ns)   --->   "%add_ln712_1514 = add i11 %sext_ln1171_218, i11 %sext_ln1171_219"   --->   Operation 949 'add' 'add_ln712_1514' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 950 [1/1] (1.41ns)   --->   "%add_ln712_1615 = add i10 %trunc_ln42_275, i10 %zext_ln42_415"   --->   Operation 950 'add' 'add_ln712_1615' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 951 [1/1] (1.02ns)   --->   "%add_ln712_1616 = add i6 %zext_ln42_438, i6 %zext_ln42_453"   --->   Operation 951 'add' 'add_ln712_1616' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.28>
ST_14 : Operation 952 [1/1] (0.00ns)   --->   "%p_read_136 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 952 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 953 [1/1] (0.00ns)   --->   "%p_read_139 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 953 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 954 [1/1] (0.00ns)   --->   "%p_read_156 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 954 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read963, i2 0"   --->   Operation 955 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln1171_262 = zext i10 %shl_ln"   --->   Operation 956 'zext' 'zext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 957 [1/1] (1.41ns)   --->   "%sub_ln1171 = sub i11 0, i11 %zext_ln1171_262"   --->   Operation 957 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i11 %sub_ln1171"   --->   Operation 958 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 959 [1/1] (1.48ns)   --->   "%sub_ln1171_162 = sub i12 %sext_ln1171, i12 %zext_ln1171_260"   --->   Operation 959 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_162, i32 3, i32 11"   --->   Operation 960 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 961 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read963, i3 0"   --->   Operation 961 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln1171_263 = zext i11 %tmp"   --->   Operation 962 'zext' 'zext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 963 [1/1] (1.48ns)   --->   "%sub_ln1171_458 = sub i12 %zext_ln1171_260, i12 %zext_ln1171_263"   --->   Operation 963 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_458, i32 3, i32 11"   --->   Operation 964 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 965 [1/1] (1.48ns)   --->   "%sub_ln717 = sub i12 %zext_ln1171_263, i12 %zext_ln1171_260"   --->   Operation 965 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717, i32 3, i32 11"   --->   Operation 966 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read963, i4 0"   --->   Operation 967 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1171_265 = zext i12 %tmp_7"   --->   Operation 968 'zext' 'zext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 969 [1/1] (1.54ns)   --->   "%sub_ln1171_459 = sub i13 %zext_ln1171_258, i13 %zext_ln1171_265"   --->   Operation 969 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_459, i32 3, i32 12"   --->   Operation 970 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln717_104 = zext i10 %shl_ln"   --->   Operation 971 'zext' 'zext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 972 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln1171_265, i13 %zext_ln717_104"   --->   Operation 972 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln42_197 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 973 'partselect' 'trunc_ln42_197' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 974 [1/1] (1.54ns)   --->   "%sub_ln1171_164 = sub i13 0, i13 %zext_ln1171_265"   --->   Operation 974 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln717_106 = zext i8 %mult_V_34"   --->   Operation 975 'zext' 'zext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln1171_73 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_184, i3 0"   --->   Operation 976 'bitconcatenate' 'shl_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln1171_270 = zext i11 %shl_ln1171_73"   --->   Operation 977 'zext' 'zext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 978 [1/1] (1.48ns)   --->   "%sub_ln1171_168 = sub i12 0, i12 %zext_ln1171_270"   --->   Operation 978 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln717_359 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_168, i32 3, i32 11"   --->   Operation 979 'partselect' 'trunc_ln717_359' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln42_73 = sext i9 %trunc_ln717_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 980 'sext' 'sext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_46 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_184, i1 0"   --->   Operation 981 'bitconcatenate' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln717_107 = zext i9 %mult_V_46"   --->   Operation 982 'zext' 'zext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 983 [1/1] (1.48ns)   --->   "%add_ln717_41 = add i12 %zext_ln1171_270, i12 %zext_ln717_107"   --->   Operation 983 'add' 'add_ln717_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln42_201 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_41, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 984 'partselect' 'trunc_ln42_201' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 985 [1/1] (1.48ns)   --->   "%sub_ln1171_169 = sub i12 %zext_ln717_107, i12 %zext_ln1171_270"   --->   Operation 985 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_169, i32 3, i32 11"   --->   Operation 986 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln1171_273 = zext i8 %p_read_183"   --->   Operation 987 'zext' 'zext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i12 %sub_ln1171_170"   --->   Operation 988 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 989 [1/1] (1.54ns)   --->   "%sub_ln1171_171 = sub i13 %sext_ln1171_46, i13 %zext_ln1171_273"   --->   Operation 989 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_171, i32 3, i32 12"   --->   Operation 990 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln42_74 = sext i13 %mult_V_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 991 'sext' 'sext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i9 %trunc_ln717_365"   --->   Operation 992 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1171_281 = zext i8 %p_read_182"   --->   Operation 993 'zext' 'zext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln1171_284 = zext i8 %p_read_182"   --->   Operation 994 'zext' 'zext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln717_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_182, i4 0"   --->   Operation 995 'bitconcatenate' 'shl_ln717_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln717_109 = zext i12 %shl_ln717_56"   --->   Operation 996 'zext' 'zext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 997 [1/1] (0.00ns)   --->   "%shl_ln717_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_182, i2 0"   --->   Operation 997 'bitconcatenate' 'shl_ln717_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln717_110 = zext i10 %shl_ln717_57"   --->   Operation 998 'zext' 'zext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln717_111 = zext i10 %shl_ln717_57"   --->   Operation 999 'zext' 'zext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1000 [1/1] (1.54ns)   --->   "%add_ln717_43 = add i13 %zext_ln717_109, i13 %zext_ln717_110"   --->   Operation 1000 'add' 'add_ln717_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln42_203 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_43, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1001 'partselect' 'trunc_ln42_203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln717_58 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_182, i5 0"   --->   Operation 1002 'bitconcatenate' 'shl_ln717_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1003 [1/1] (1.53ns)   --->   "%sub_ln717_59 = sub i13 %shl_ln717_58, i13 %zext_ln717_110"   --->   Operation 1003 'sub' 'sub_ln717_59' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_59, i32 3, i32 12"   --->   Operation 1004 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1005 [1/1] (1.54ns)   --->   "%sub_ln1171_461 = sub i13 %zext_ln1171_285, i13 %zext_ln717_109"   --->   Operation 1005 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_461, i32 3, i32 12"   --->   Operation 1006 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_182, i3 0"   --->   Operation 1007 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln1171_287 = zext i11 %tmp_8"   --->   Operation 1008 'zext' 'zext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1009 [1/1] (1.48ns)   --->   "%sub_ln1171_462 = sub i12 %zext_ln1171_284, i12 %zext_ln1171_287"   --->   Operation 1009 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln717_371 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_462, i32 3, i32 11"   --->   Operation 1010 'partselect' 'trunc_ln717_371' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i9 %trunc_ln717_371"   --->   Operation 1011 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1012 [1/1] (1.48ns)   --->   "%sub_ln717_60 = sub i12 %zext_ln1171_287, i12 %zext_ln1171_284"   --->   Operation 1012 'sub' 'sub_ln717_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_60, i32 3, i32 11"   --->   Operation 1013 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1014 [1/1] (1.41ns)   --->   "%add_ln717_44 = add i11 %zext_ln717_111, i11 %zext_ln1171_281"   --->   Operation 1014 'add' 'add_ln717_44' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln42_204 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_44, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1015 'partselect' 'trunc_ln42_204' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln42_267 = zext i8 %trunc_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1016 'zext' 'zext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (1.54ns)   --->   "%sub_ln1171_178 = sub i13 %zext_ln717_110, i13 %zext_ln717_109"   --->   Operation 1017 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_178, i32 3, i32 12"   --->   Operation 1018 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1019 [1/1] (1.48ns)   --->   "%sub_ln1171_179 = sub i12 0, i12 %zext_ln1171_287"   --->   Operation 1019 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln717_376 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_179, i32 3, i32 11"   --->   Operation 1020 'partselect' 'trunc_ln717_376' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (1.54ns)   --->   "%sub_ln1171_181 = sub i13 0, i13 %zext_ln717_109"   --->   Operation 1021 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln42_271 = zext i10 %trunc_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1022 'zext' 'zext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln1171_289 = zext i13 %shl_ln717_58"   --->   Operation 1023 'zext' 'zext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1024 [1/1] (1.53ns)   --->   "%sub_ln1171_183 = sub i14 0, i14 %zext_ln1171_289"   --->   Operation 1024 'sub' 'sub_ln1171_183' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_294 = zext i8 %p_read_181"   --->   Operation 1025 'zext' 'zext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1171_79 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_181, i3 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln1171_295 = zext i11 %shl_ln1171_79"   --->   Operation 1027 'zext' 'zext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_137 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_181, i1 0"   --->   Operation 1028 'bitconcatenate' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln1171_296 = zext i9 %mult_V_137"   --->   Operation 1029 'zext' 'zext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (1.48ns)   --->   "%sub_ln1171_185 = sub i12 %zext_ln1171_296, i12 %zext_ln1171_295"   --->   Operation 1030 'sub' 'sub_ln1171_185' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln717_380 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_185, i32 3, i32 11"   --->   Operation 1031 'partselect' 'trunc_ln717_380' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln42_277 = zext i9 %mult_V_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1032 'zext' 'zext_ln42_277' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln42_278 = zext i9 %mult_V_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1033 'zext' 'zext_ln42_278' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (1.48ns)   --->   "%add_ln717_46 = add i12 %zext_ln1171_295, i12 %zext_ln1171_296"   --->   Operation 1034 'add' 'add_ln717_46' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1035 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_46, i32 3, i32 11"   --->   Operation 1035 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1036 [1/1] (1.48ns)   --->   "%sub_ln717_63 = sub i12 %zext_ln1171_295, i12 %zext_ln1171_296"   --->   Operation 1036 'sub' 'sub_ln717_63' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln717_382 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_63, i32 3, i32 11"   --->   Operation 1037 'partselect' 'trunc_ln717_382' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (1.48ns)   --->   "%sub_ln1171_186 = sub i12 0, i12 %zext_ln1171_295"   --->   Operation 1038 'sub' 'sub_ln1171_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_186, i32 3, i32 11"   --->   Operation 1039 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns)   --->   "%shl_ln717_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_181, i2 0"   --->   Operation 1040 'bitconcatenate' 'shl_ln717_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln717_117 = zext i10 %shl_ln717_61"   --->   Operation 1041 'zext' 'zext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (1.41ns)   --->   "%add_ln717_48 = add i11 %zext_ln717_117, i11 %zext_ln1171_294"   --->   Operation 1042 'add' 'add_ln717_48' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_48, i32 3, i32 10"   --->   Operation 1043 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln717_120 = zext i8 %p_read_180"   --->   Operation 1044 'zext' 'zext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln42_283 = zext i5 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1045 'zext' 'zext_ln42_283' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1046 [1/1] (1.30ns)   --->   "%sub_ln1171_187 = sub i9 0, i9 %zext_ln717_120"   --->   Operation 1046 'sub' 'sub_ln1171_187' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_187, i32 3, i32 8"   --->   Operation 1047 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln717_62 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_180, i3 0"   --->   Operation 1048 'bitconcatenate' 'shl_ln717_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln717_122 = zext i11 %shl_ln717_62"   --->   Operation 1049 'zext' 'zext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln717_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_180, i1 0"   --->   Operation 1050 'bitconcatenate' 'shl_ln717_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln717_123 = zext i9 %shl_ln717_63"   --->   Operation 1051 'zext' 'zext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln717_124 = zext i9 %shl_ln717_63"   --->   Operation 1052 'zext' 'zext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (1.48ns)   --->   "%add_ln717_49 = add i12 %zext_ln717_122, i12 %zext_ln717_124"   --->   Operation 1053 'add' 'add_ln717_49' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_49, i32 3, i32 11"   --->   Operation 1054 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln717_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_180, i5 0"   --->   Operation 1055 'bitconcatenate' 'shl_ln717_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln717_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_180, i2 0"   --->   Operation 1056 'bitconcatenate' 'shl_ln717_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln717_126 = zext i10 %shl_ln717_65"   --->   Operation 1057 'zext' 'zext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1058 [1/1] (1.53ns)   --->   "%sub_ln717_64 = sub i13 %shl_ln717_64, i13 %zext_ln717_126"   --->   Operation 1058 'sub' 'sub_ln717_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln42_214 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_64, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1059 'partselect' 'trunc_ln42_214' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1060 [1/1] (1.48ns)   --->   "%sub_ln1171_188 = sub i12 0, i12 %zext_ln717_122"   --->   Operation 1060 'sub' 'sub_ln1171_188' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln42_289 = zext i10 %mult_V_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1061 'zext' 'zext_ln42_289' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln1171_299 = zext i9 %shl_ln717_63"   --->   Operation 1062 'zext' 'zext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1063 [1/1] (1.36ns)   --->   "%sub_ln1171_190 = sub i10 0, i10 %zext_ln1171_299"   --->   Operation 1063 'sub' 'sub_ln1171_190' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_190, i32 3, i32 9"   --->   Operation 1064 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1065 [1/1] (1.48ns)   --->   "%sub_ln717_65 = sub i12 %zext_ln717_122, i12 %zext_ln717_124"   --->   Operation 1065 'sub' 'sub_ln717_65' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln717_390 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_65, i32 3, i32 11"   --->   Operation 1066 'partselect' 'trunc_ln717_390' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1067 [1/1] (0.00ns)   --->   "%shl_ln717_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_180, i4 0"   --->   Operation 1067 'bitconcatenate' 'shl_ln717_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln717_127 = zext i12 %shl_ln717_66"   --->   Operation 1068 'zext' 'zext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1069 [1/1] (1.54ns)   --->   "%sub_ln717_66 = sub i13 %zext_ln717_127, i13 %zext_ln717_123"   --->   Operation 1069 'sub' 'sub_ln717_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln42_216 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_66, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1070 'partselect' 'trunc_ln42_216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln1171_300 = zext i8 %p_read_179"   --->   Operation 1071 'zext' 'zext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln1171_303 = zext i8 %p_read_179"   --->   Operation 1072 'zext' 'zext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1073 [1/1] (0.00ns)   --->   "%shl_ln717_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_179, i3 0"   --->   Operation 1073 'bitconcatenate' 'shl_ln717_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln717_128 = zext i11 %shl_ln717_67"   --->   Operation 1074 'zext' 'zext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1075 [1/1] (1.48ns)   --->   "%sub_ln717_67 = sub i12 %zext_ln717_128, i12 %zext_ln1171_300"   --->   Operation 1075 'sub' 'sub_ln717_67' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln717_392 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_67, i32 3, i32 11"   --->   Operation 1076 'partselect' 'trunc_ln717_392' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln42_84 = sext i9 %trunc_ln717_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1077 'sext' 'sext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln42_293 = zext i10 %sext_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1078 'zext' 'zext_ln42_293' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1079 [1/1] (1.48ns)   --->   "%sub_ln1171_191 = sub i12 0, i12 %zext_ln717_128"   --->   Operation 1079 'sub' 'sub_ln1171_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (0.00ns)   --->   "%shl_ln1171_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_179, i1 0"   --->   Operation 1080 'bitconcatenate' 'shl_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1171_306 = zext i9 %shl_ln1171_80"   --->   Operation 1081 'zext' 'zext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln42_294 = zext i5 %mult_V_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1082 'zext' 'zext_ln42_294' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1083 [1/1] (1.48ns)   --->   "%sub_ln1171_193 = sub i12 %zext_ln1171_306, i12 %zext_ln717_128"   --->   Operation 1083 'sub' 'sub_ln1171_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_193, i32 3, i32 11"   --->   Operation 1084 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1085 [1/1] (1.30ns)   --->   "%sub_ln1171_195 = sub i9 0, i9 %zext_ln1171_303"   --->   Operation 1085 'sub' 'sub_ln1171_195' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_195, i32 3, i32 8"   --->   Operation 1086 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln1171_308 = zext i10 %shl_ln717_69"   --->   Operation 1087 'zext' 'zext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1088 [1/1] (1.41ns)   --->   "%sub_ln1171_196 = sub i11 0, i11 %zext_ln1171_308"   --->   Operation 1088 'sub' 'sub_ln1171_196' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i11 %sub_ln1171_196"   --->   Operation 1089 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1090 [1/1] (1.48ns)   --->   "%sub_ln1171_197 = sub i12 %sext_ln1171_51, i12 %zext_ln1171_300"   --->   Operation 1090 'sub' 'sub_ln1171_197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln717_398 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_197, i32 3, i32 11"   --->   Operation 1091 'partselect' 'trunc_ln717_398' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1092 [1/1] (1.48ns)   --->   "%sub_ln717_69 = sub i12 %zext_ln717_128, i12 %zext_ln1171_306"   --->   Operation 1092 'sub' 'sub_ln717_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_69, i32 3, i32 11"   --->   Operation 1093 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln42_88 = sext i9 %trunc_ln717_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1094 'sext' 'sext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln42_297 = zext i10 %sext_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1095 'zext' 'zext_ln42_297' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln1171_309 = zext i8 %p_read_178"   --->   Operation 1096 'zext' 'zext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1171_311 = zext i8 %p_read_178"   --->   Operation 1097 'zext' 'zext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln1171_312 = zext i8 %p_read_178"   --->   Operation 1098 'zext' 'zext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln1171_81 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_178, i5 0"   --->   Operation 1099 'bitconcatenate' 'shl_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln1171_314 = zext i13 %shl_ln1171_81"   --->   Operation 1100 'zext' 'zext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln1171_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_178, i1 0"   --->   Operation 1101 'bitconcatenate' 'shl_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln1171_316 = zext i9 %shl_ln1171_82"   --->   Operation 1102 'zext' 'zext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln1171_317 = zext i9 %shl_ln1171_82"   --->   Operation 1103 'zext' 'zext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1104 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_314, i14 %zext_ln1171_317"   --->   Operation 1104 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln42_220 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1105 'partselect' 'trunc_ln42_220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1106 [1/1] (0.00ns)   --->   "%shl_ln717_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_178, i3 0"   --->   Operation 1106 'bitconcatenate' 'shl_ln717_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln717_131 = zext i11 %shl_ln717_70"   --->   Operation 1107 'zext' 'zext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln717_132 = zext i9 %shl_ln1171_82"   --->   Operation 1108 'zext' 'zext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1109 [1/1] (1.48ns)   --->   "%add_ln717_51 = add i12 %zext_ln717_131, i12 %zext_ln717_132"   --->   Operation 1109 'add' 'add_ln717_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln42_221 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_51, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1110 'partselect' 'trunc_ln42_221' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_V_246 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_178, i2 0"   --->   Operation 1111 'bitconcatenate' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln1171_318 = zext i10 %mult_V_246"   --->   Operation 1112 'zext' 'zext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1113 [1/1] (1.41ns)   --->   "%sub_ln1171_463 = sub i11 %zext_ln1171_312, i11 %zext_ln1171_318"   --->   Operation 1113 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_463, i32 3, i32 10"   --->   Operation 1114 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i8 %trunc_ln717_400"   --->   Operation 1115 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1116 [1/1] (0.00ns)   --->   "%shl_ln1171_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_178, i4 0"   --->   Operation 1116 'bitconcatenate' 'shl_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln1171_319 = zext i12 %shl_ln1171_83"   --->   Operation 1117 'zext' 'zext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1118 [1/1] (1.54ns)   --->   "%sub_ln1171_198 = sub i13 %zext_ln1171_316, i13 %zext_ln1171_319"   --->   Operation 1118 'sub' 'sub_ln1171_198' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln717_401 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_198, i32 3, i32 12"   --->   Operation 1119 'partselect' 'trunc_ln717_401' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1120 [1/1] (1.53ns)   --->   "%sub_ln1171_199 = sub i14 %zext_ln1171_317, i14 %zext_ln1171_314"   --->   Operation 1120 'sub' 'sub_ln1171_199' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln717_402 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_199, i32 3, i32 13"   --->   Operation 1121 'partselect' 'trunc_ln717_402' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1122 [1/1] (1.53ns)   --->   "%sub_ln717_70 = sub i13 %shl_ln1171_81, i13 %zext_ln1171_316"   --->   Operation 1122 'sub' 'sub_ln717_70' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln42_222 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_70, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1123 'partselect' 'trunc_ln42_222' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln717_133 = zext i10 %mult_V_246"   --->   Operation 1124 'zext' 'zext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1125 [1/1] (1.54ns)   --->   "%sub_ln717_71 = sub i13 %zext_ln1171_319, i13 %zext_ln717_133"   --->   Operation 1125 'sub' 'sub_ln717_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln42_223 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_71, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1126 'partselect' 'trunc_ln42_223' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1127 [1/1] (1.53ns)   --->   "%sub_ln717_72 = sub i13 %shl_ln1171_81, i13 %zext_ln717_133"   --->   Operation 1127 'sub' 'sub_ln717_72' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln42_225 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_72, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1128 'partselect' 'trunc_ln42_225' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1129 [1/1] (1.53ns)   --->   "%sub_ln1171_200 = sub i14 0, i14 %zext_ln1171_314"   --->   Operation 1129 'sub' 'sub_ln1171_200' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1130 [1/1] (1.54ns)   --->   "%sub_ln1171_202 = sub i13 %zext_ln717_133, i13 %zext_ln1171_319"   --->   Operation 1130 'sub' 'sub_ln1171_202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_202, i32 3, i32 12"   --->   Operation 1131 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1132 [1/1] (1.54ns)   --->   "%add_ln717_52 = add i13 %zext_ln1171_319, i13 %zext_ln1171_316"   --->   Operation 1132 'add' 'add_ln717_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln42_230 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_52, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1133 'partselect' 'trunc_ln42_230' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1134 [1/1] (1.48ns)   --->   "%sub_ln1171_464 = sub i12 %zext_ln1171_311, i12 %zext_ln717_131"   --->   Operation 1134 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln717_407 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_464, i32 3, i32 11"   --->   Operation 1135 'partselect' 'trunc_ln717_407' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln717_407_cast = sext i9 %trunc_ln717_407"   --->   Operation 1136 'sext' 'trunc_ln717_407_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1137 [1/1] (0.00ns)   --->   "%r_V_8 = zext i8 %p_read_177"   --->   Operation 1137 'zext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i15 %sub_ln1171_203"   --->   Operation 1138 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1139 [1/1] (1.53ns)   --->   "%sub_ln1171_204 = sub i16 %sext_ln1171_53, i16 %r_V_8"   --->   Operation 1139 'sub' 'sub_ln1171_204' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1140 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_204, i32 3, i32 15"   --->   Operation 1140 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1141 [1/1] (0.00ns)   --->   "%shl_ln717_72 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_177, i1 0"   --->   Operation 1141 'bitconcatenate' 'shl_ln717_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln717_136 = zext i9 %shl_ln717_72"   --->   Operation 1142 'zext' 'zext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1143 [1/1] (1.48ns)   --->   "%sub_ln717_73 = sub i12 %zext_ln717_135, i12 %zext_ln717_136"   --->   Operation 1143 'sub' 'sub_ln717_73' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_73, i32 3, i32 11"   --->   Operation 1144 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln1171_325 = zext i9 %shl_ln717_72"   --->   Operation 1145 'zext' 'zext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln1171_326 = zext i9 %shl_ln717_72"   --->   Operation 1146 'zext' 'zext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1147 [1/1] (1.36ns)   --->   "%sub_ln1171_205 = sub i10 0, i10 %zext_ln1171_326"   --->   Operation 1147 'sub' 'sub_ln1171_205' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln717_409 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_205, i32 3, i32 9"   --->   Operation 1148 'partselect' 'trunc_ln717_409' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i7 %trunc_ln717_409"   --->   Operation 1149 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln42_92 = sext i11 %trunc_ln717_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1150 'sext' 'sext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln1171_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_177, i4 0"   --->   Operation 1151 'bitconcatenate' 'shl_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln1171_329 = zext i12 %shl_ln1171_86"   --->   Operation 1152 'zext' 'zext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1153 [1/1] (1.54ns)   --->   "%sub_ln1171_207 = sub i13 0, i13 %zext_ln1171_329"   --->   Operation 1153 'sub' 'sub_ln1171_207' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1154 [1/1] (1.48ns)   --->   "%sub_ln1171_209 = sub i12 %zext_ln717_136, i12 %zext_ln717_135"   --->   Operation 1154 'sub' 'sub_ln1171_209' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_209, i32 3, i32 11"   --->   Operation 1155 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i12 %sub_ln1171_210"   --->   Operation 1156 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1157 [1/1] (1.54ns)   --->   "%sub_ln1171_211 = sub i13 %sext_ln1171_55, i13 %zext_ln1171_325"   --->   Operation 1157 'sub' 'sub_ln1171_211' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_211, i32 3, i32 12"   --->   Operation 1158 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln42_309 = zext i7 %mult_V_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1159 'zext' 'zext_ln42_309' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln42_310 = zext i9 %trunc_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1160 'zext' 'zext_ln42_310' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln1171_331 = zext i8 %p_read_176"   --->   Operation 1161 'zext' 'zext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i8 %p_read_176"   --->   Operation 1162 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln717_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_176, i4 0"   --->   Operation 1163 'bitconcatenate' 'shl_ln717_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln717_139 = zext i12 %shl_ln717_74"   --->   Operation 1164 'zext' 'zext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1165 [1/1] (1.54ns)   --->   "%add_ln717_54 = add i13 %zext_ln717_139, i13 %zext_ln1171_32"   --->   Operation 1165 'add' 'add_ln717_54' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln42_233 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_54, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1166 'partselect' 'trunc_ln42_233' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1167 [1/1] (0.00ns)   --->   "%shl_ln1171_87 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_176, i3 0"   --->   Operation 1167 'bitconcatenate' 'shl_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln1171_333 = zext i11 %shl_ln1171_87"   --->   Operation 1168 'zext' 'zext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1169 [1/1] (1.48ns)   --->   "%sub_ln1171_212 = sub i12 0, i12 %zext_ln1171_333"   --->   Operation 1169 'sub' 'sub_ln1171_212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln717_415 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_212, i32 3, i32 11"   --->   Operation 1170 'partselect' 'trunc_ln717_415' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1171 [1/1] (1.54ns)   --->   "%sub_ln717_74 = sub i13 %zext_ln717_139, i13 %zext_ln1171_32"   --->   Operation 1171 'sub' 'sub_ln717_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln42_236 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_74, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1172 'partselect' 'trunc_ln42_236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1173 [1/1] (1.30ns)   --->   "%sub_ln1171_213 = sub i9 0, i9 %zext_ln1171_331"   --->   Operation 1173 'sub' 'sub_ln1171_213' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln717_416 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_213, i32 3, i32 8"   --->   Operation 1174 'partselect' 'trunc_ln717_416' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1175 [1/1] (0.00ns)   --->   "%shl_ln717_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_176, i2 0"   --->   Operation 1175 'bitconcatenate' 'shl_ln717_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln717_140 = zext i10 %shl_ln717_75"   --->   Operation 1176 'zext' 'zext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1177 [1/1] (1.54ns)   --->   "%sub_ln717_75 = sub i13 %zext_ln717_139, i13 %zext_ln717_140"   --->   Operation 1177 'sub' 'sub_ln717_75' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln42_237 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_75, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1178 'partselect' 'trunc_ln42_237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1179 [1/1] (0.00ns)   --->   "%shl_ln717_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_176, i1 0"   --->   Operation 1179 'bitconcatenate' 'shl_ln717_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln717_141 = zext i9 %shl_ln717_76"   --->   Operation 1180 'zext' 'zext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1181 [1/1] (1.48ns)   --->   "%add_ln717_55 = add i12 %zext_ln1171_333, i12 %zext_ln717_141"   --->   Operation 1181 'add' 'add_ln717_55' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln42_238 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_55, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1182 'partselect' 'trunc_ln42_238' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln42_317 = zext i9 %trunc_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1183 'zext' 'zext_ln42_317' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1171_335 = zext i8 %p_read_175"   --->   Operation 1184 'zext' 'zext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln1171_336 = zext i8 %p_read_175"   --->   Operation 1185 'zext' 'zext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln1171_338 = zext i8 %p_read_175"   --->   Operation 1186 'zext' 'zext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln1171_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_175, i1 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln1171_339 = zext i9 %shl_ln1171_88"   --->   Operation 1188 'zext' 'zext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln1171_340 = zext i9 %shl_ln1171_88"   --->   Operation 1189 'zext' 'zext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1190 [1/1] (1.36ns)   --->   "%sub_ln1171_214 = sub i10 0, i10 %zext_ln1171_340"   --->   Operation 1190 'sub' 'sub_ln1171_214' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln717_419 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_214, i32 3, i32 9"   --->   Operation 1191 'partselect' 'trunc_ln717_419' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln717_98 = sext i7 %trunc_ln717_419"   --->   Operation 1192 'sext' 'sext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln717_147 = zext i9 %shl_ln1171_88"   --->   Operation 1193 'zext' 'zext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1194 [1/1] (1.48ns)   --->   "%sub_ln717_76 = sub i12 %zext_ln717_146, i12 %zext_ln717_147"   --->   Operation 1194 'sub' 'sub_ln717_76' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln717_420 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_76, i32 3, i32 11"   --->   Operation 1195 'partselect' 'trunc_ln717_420' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln42_93 = sext i9 %trunc_ln717_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1196 'sext' 'sext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln42_319 = zext i10 %sext_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1197 'zext' 'zext_ln42_319' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i12 %sub_ln1171_215"   --->   Operation 1198 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1199 [1/1] (1.54ns)   --->   "%sub_ln1171_216 = sub i13 %sext_ln1171_56, i13 %zext_ln1171_339"   --->   Operation 1199 'sub' 'sub_ln1171_216' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_216, i32 3, i32 12"   --->   Operation 1200 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln42_320 = zext i10 %trunc_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1201 'zext' 'zext_ln42_320' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1202 [1/1] (1.48ns)   --->   "%sub_ln717_78 = sub i12 %zext_ln717_146, i12 %zext_ln1171_336"   --->   Operation 1202 'sub' 'sub_ln717_78' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln717_422 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_78, i32 3, i32 11"   --->   Operation 1203 'partselect' 'trunc_ln717_422' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln42_94 = sext i9 %trunc_ln717_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1204 'sext' 'sext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln42_321 = zext i10 %sext_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1205 'zext' 'zext_ln42_321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i13 %sub_ln1171_217"   --->   Operation 1206 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1207 [1/1] (1.53ns)   --->   "%sub_ln1171_218 = sub i14 %sext_ln1171_57, i14 %zext_ln1171_335"   --->   Operation 1207 'sub' 'sub_ln1171_218' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln717_423 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_218, i32 3, i32 13"   --->   Operation 1208 'partselect' 'trunc_ln717_423' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1209 [1/1] (1.30ns)   --->   "%sub_ln1171_219 = sub i9 0, i9 %zext_ln1171_338"   --->   Operation 1209 'sub' 'sub_ln1171_219' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_219, i32 3, i32 8"   --->   Operation 1210 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln42_323 = zext i10 %trunc_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1211 'zext' 'zext_ln42_323' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1212 [1/1] (1.48ns)   --->   "%sub_ln1171_465 = sub i12 %zext_ln1171_336, i12 %zext_ln717_146"   --->   Operation 1212 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln717_425 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_465, i32 3, i32 11"   --->   Operation 1213 'partselect' 'trunc_ln717_425' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln717_102 = sext i10 %trunc_ln717_426"   --->   Operation 1214 'sext' 'sext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln42_325 = zext i10 %trunc_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1215 'zext' 'zext_ln42_325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln1171_344 = zext i8 %p_read_174"   --->   Operation 1216 'zext' 'zext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln1171_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_174, i2 0"   --->   Operation 1217 'bitconcatenate' 'shl_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln1171_347 = zext i10 %shl_ln1171_90"   --->   Operation 1218 'zext' 'zext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1219 [1/1] (1.41ns)   --->   "%sub_ln1171_220 = sub i11 0, i11 %zext_ln1171_347"   --->   Operation 1219 'sub' 'sub_ln1171_220' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i11 %sub_ln1171_220"   --->   Operation 1220 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1221 [1/1] (1.48ns)   --->   "%sub_ln1171_221 = sub i12 %sext_ln1171_58, i12 %zext_ln1171_346"   --->   Operation 1221 'sub' 'sub_ln1171_221' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_221, i32 3, i32 11"   --->   Operation 1222 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln42_329 = zext i9 %trunc_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1223 'zext' 'zext_ln42_329' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln717_148 = zext i10 %shl_ln1171_90"   --->   Operation 1224 'zext' 'zext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1225 [1/1] (1.41ns)   --->   "%add_ln717_58 = add i11 %zext_ln1171_347, i11 %zext_ln1171_344"   --->   Operation 1225 'add' 'add_ln717_58' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_58, i32 3, i32 10"   --->   Operation 1226 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1227 [1/1] (0.00ns)   --->   "%shl_ln717_80 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_174, i5 0"   --->   Operation 1227 'bitconcatenate' 'shl_ln717_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1228 [1/1] (1.53ns)   --->   "%sub_ln717_79 = sub i13 %shl_ln717_80, i13 %zext_ln717_148"   --->   Operation 1228 'sub' 'sub_ln717_79' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1229 [1/1] (0.00ns)   --->   "%trunc_ln42_246 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_79, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1229 'partselect' 'trunc_ln42_246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1230 [1/1] (1.41ns)   --->   "%sub_ln1171_466 = sub i11 %zext_ln1171_344, i11 %zext_ln1171_347"   --->   Operation 1230 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_466, i32 3, i32 10"   --->   Operation 1231 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1232 [1/1] (0.00ns)   --->   "%shl_ln717_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_174, i4 0"   --->   Operation 1232 'bitconcatenate' 'shl_ln717_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln717_150 = zext i12 %shl_ln717_81"   --->   Operation 1233 'zext' 'zext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln717_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_174, i1 0"   --->   Operation 1234 'bitconcatenate' 'shl_ln717_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln717_151 = zext i9 %shl_ln717_82"   --->   Operation 1235 'zext' 'zext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln717_152 = zext i9 %shl_ln717_82"   --->   Operation 1236 'zext' 'zext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1237 [1/1] (1.54ns)   --->   "%add_ln717_59 = add i13 %zext_ln717_150, i13 %zext_ln717_151"   --->   Operation 1237 'add' 'add_ln717_59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln42_248 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_59, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1238 'partselect' 'trunc_ln42_248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1239 [1/1] (0.00ns)   --->   "%shl_ln717_83 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_174, i3 0"   --->   Operation 1239 'bitconcatenate' 'shl_ln717_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln717_153 = zext i11 %shl_ln717_83"   --->   Operation 1240 'zext' 'zext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1241 [1/1] (1.48ns)   --->   "%sub_ln717_80 = sub i12 %zext_ln717_153, i12 %zext_ln717_152"   --->   Operation 1241 'sub' 'sub_ln717_80' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_80, i32 3, i32 11"   --->   Operation 1242 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1243 [1/1] (1.48ns)   --->   "%sub_ln1171_222 = sub i12 0, i12 %zext_ln717_153"   --->   Operation 1243 'sub' 'sub_ln1171_222' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln717_431 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_222, i32 3, i32 11"   --->   Operation 1244 'partselect' 'trunc_ln717_431' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i9 %trunc_ln717_431"   --->   Operation 1245 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i10 %trunc_ln717_432"   --->   Operation 1246 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln1171_349 = zext i8 %p_read_173"   --->   Operation 1247 'zext' 'zext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1248 [1/1] (0.00ns)   --->   "%shl_ln717_84 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_173, i3 0"   --->   Operation 1248 'bitconcatenate' 'shl_ln717_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln717_154 = zext i11 %shl_ln717_84"   --->   Operation 1249 'zext' 'zext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln717_155 = zext i11 %shl_ln717_84"   --->   Operation 1250 'zext' 'zext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1251 [1/1] (0.00ns)   --->   "%shl_ln717_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_173, i1 0"   --->   Operation 1251 'bitconcatenate' 'shl_ln717_85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln717_156 = zext i9 %shl_ln717_85"   --->   Operation 1252 'zext' 'zext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1253 [1/1] (1.48ns)   --->   "%sub_ln717_81 = sub i12 %zext_ln717_155, i12 %zext_ln717_156"   --->   Operation 1253 'sub' 'sub_ln717_81' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_81, i32 3, i32 11"   --->   Operation 1254 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln42_102 = sext i9 %trunc_ln717_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1255 'sext' 'sext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln42_334 = zext i10 %sext_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1256 'zext' 'zext_ln42_334' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1257 [1/1] (0.00ns)   --->   "%shl_ln717_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_173, i4 0"   --->   Operation 1257 'bitconcatenate' 'shl_ln717_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln717_157 = zext i12 %shl_ln717_86"   --->   Operation 1258 'zext' 'zext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1259 [1/1] (0.00ns)   --->   "%shl_ln717_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_173, i2 0"   --->   Operation 1259 'bitconcatenate' 'shl_ln717_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln717_158 = zext i10 %shl_ln717_87"   --->   Operation 1260 'zext' 'zext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln717_159 = zext i10 %shl_ln717_87"   --->   Operation 1261 'zext' 'zext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1262 [1/1] (1.54ns)   --->   "%sub_ln717_82 = sub i13 %zext_ln717_157, i13 %zext_ln717_158"   --->   Operation 1262 'sub' 'sub_ln717_82' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln42_250 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_82, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1263 'partselect' 'trunc_ln42_250' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1264 [1/1] (1.41ns)   --->   "%sub_ln1171_467 = sub i11 %zext_ln1171_349, i11 %zext_ln717_159"   --->   Operation 1264 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln717_435 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_467, i32 3, i32 10"   --->   Operation 1265 'partselect' 'trunc_ln717_435' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln717_105 = sext i8 %trunc_ln717_435"   --->   Operation 1266 'sext' 'sext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1267 [1/1] (1.48ns)   --->   "%add_ln717_60 = add i12 %zext_ln717_155, i12 %zext_ln717_156"   --->   Operation 1267 'add' 'add_ln717_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln42_251 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_60, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1268 'partselect' 'trunc_ln42_251' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1269 [1/1] (1.48ns)   --->   "%sub_ln1171_223 = sub i12 0, i12 %zext_ln717_155"   --->   Operation 1269 'sub' 'sub_ln1171_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln717_436 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_223, i32 3, i32 11"   --->   Operation 1270 'partselect' 'trunc_ln717_436' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1271 [1/1] (0.00ns)   --->   "%shl_ln717_88 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_173, i5 0"   --->   Operation 1271 'bitconcatenate' 'shl_ln717_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1272 [1/1] (1.53ns)   --->   "%sub_ln717_83 = sub i13 %shl_ln717_88, i13 %zext_ln717_154"   --->   Operation 1272 'sub' 'sub_ln717_83' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln42_252 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_83, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1273 'partselect' 'trunc_ln42_252' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1274 [1/1] (1.41ns)   --->   "%sub_ln717_84 = sub i11 %zext_ln717_159, i11 %zext_ln1171_349"   --->   Operation 1274 'sub' 'sub_ln717_84' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_84, i32 3, i32 10"   --->   Operation 1275 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln1171_351 = zext i13 %shl_ln717_88"   --->   Operation 1276 'zext' 'zext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln1171_352 = zext i9 %shl_ln717_85"   --->   Operation 1277 'zext' 'zext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1278 [1/1] (1.53ns)   --->   "%add_ln1171_20 = add i14 %zext_ln1171_351, i14 %zext_ln1171_352"   --->   Operation 1278 'add' 'add_ln1171_20' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln42_253 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_20, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1279 'partselect' 'trunc_ln42_253' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln1171_353 = zext i8 %p_read_172"   --->   Operation 1280 'zext' 'zext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln717_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_172, i2 0"   --->   Operation 1281 'bitconcatenate' 'shl_ln717_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln717_161 = zext i10 %shl_ln717_90"   --->   Operation 1282 'zext' 'zext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1283 [1/1] (1.54ns)   --->   "%add_ln717_61 = add i13 %zext_ln717_160, i13 %zext_ln717_161"   --->   Operation 1283 'add' 'add_ln717_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln42_257 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_61, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1284 'partselect' 'trunc_ln42_257' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1285 [1/1] (1.54ns)   --->   "%sub_ln717_85 = sub i13 %zext_ln717_160, i13 %zext_ln717_161"   --->   Operation 1285 'sub' 'sub_ln717_85' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1286 [1/1] (0.00ns)   --->   "%trunc_ln42_259 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_85, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1286 'partselect' 'trunc_ln42_259' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1287 [1/1] (0.00ns)   --->   "%shl_ln1171_91 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_172, i5 0"   --->   Operation 1287 'bitconcatenate' 'shl_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln1171_357 = zext i13 %shl_ln1171_91"   --->   Operation 1288 'zext' 'zext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln1171_358 = zext i10 %shl_ln717_90"   --->   Operation 1289 'zext' 'zext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln1171_359 = zext i10 %shl_ln717_90"   --->   Operation 1290 'zext' 'zext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1291 [1/1] (1.53ns)   --->   "%add_ln1171_21 = add i14 %zext_ln1171_357, i14 %zext_ln1171_359"   --->   Operation 1291 'add' 'add_ln1171_21' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln42_260 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_21, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1292 'partselect' 'trunc_ln42_260' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln42_104 = sext i11 %trunc_ln717_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1293 'sext' 'sext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1294 [1/1] (1.41ns)   --->   "%sub_ln1171_226 = sub i11 0, i11 %zext_ln1171_358"   --->   Operation 1294 'sub' 'sub_ln1171_226' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i11 %sub_ln1171_226"   --->   Operation 1295 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1296 [1/1] (1.48ns)   --->   "%sub_ln1171_227 = sub i12 %sext_ln1171_59, i12 %zext_ln1171_353"   --->   Operation 1296 'sub' 'sub_ln1171_227' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_227, i32 3, i32 11"   --->   Operation 1297 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i10 %trunc_ln717_442"   --->   Operation 1298 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i13 %sub_ln1171_230"   --->   Operation 1299 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1300 [1/1] (1.53ns)   --->   "%sub_ln1171_231 = sub i14 %sext_ln1171_61, i14 %zext_ln1171_359"   --->   Operation 1300 'sub' 'sub_ln1171_231' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln717_443 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_231, i32 3, i32 13"   --->   Operation 1301 'partselect' 'trunc_ln717_443' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln1171_362 = zext i8 %p_read_171"   --->   Operation 1302 'zext' 'zext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln1171_363 = zext i8 %p_read_171"   --->   Operation 1303 'zext' 'zext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln1171_366 = zext i8 %p_read_171"   --->   Operation 1304 'zext' 'zext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1305 [1/1] (0.00ns)   --->   "%shl_ln1171_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_171, i3 0"   --->   Operation 1305 'bitconcatenate' 'shl_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln1171_367 = zext i11 %shl_ln1171_94"   --->   Operation 1306 'zext' 'zext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1307 [1/1] (1.48ns)   --->   "%sub_ln1171_232 = sub i12 0, i12 %zext_ln1171_367"   --->   Operation 1307 'sub' 'sub_ln1171_232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_232, i32 3, i32 11"   --->   Operation 1308 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i11 %trunc_ln717_446"   --->   Operation 1309 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1310 [1/1] (1.48ns)   --->   "%sub_ln1171_468 = sub i12 %zext_ln1171_363, i12 %zext_ln1171_367"   --->   Operation 1310 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln717_447 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_468, i32 3, i32 11"   --->   Operation 1311 'partselect' 'trunc_ln717_447' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln717_107 = sext i9 %trunc_ln717_447"   --->   Operation 1312 'sext' 'sext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln717_108 = sext i9 %trunc_ln717_447"   --->   Operation 1313 'sext' 'sext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1314 [1/1] (1.48ns)   --->   "%add_ln717_62 = add i12 %zext_ln1171_367, i12 %zext_ln1171_363"   --->   Operation 1314 'add' 'add_ln717_62' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln42_261 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_62, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1315 'partselect' 'trunc_ln42_261' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_171, i2 0"   --->   Operation 1316 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln1171_368 = zext i10 %tmp_10"   --->   Operation 1317 'zext' 'zext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1318 [1/1] (1.41ns)   --->   "%sub_ln1171_469 = sub i11 %zext_ln1171_366, i11 %zext_ln1171_368"   --->   Operation 1318 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_469, i32 3, i32 10"   --->   Operation 1319 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln1171_369 = zext i10 %tmp_10"   --->   Operation 1320 'zext' 'zext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1321 [1/1] (1.41ns)   --->   "%sub_ln1171_234 = sub i11 0, i11 %zext_ln1171_368"   --->   Operation 1321 'sub' 'sub_ln1171_234' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i11 %sub_ln1171_234"   --->   Operation 1322 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1323 [1/1] (1.48ns)   --->   "%sub_ln1171_235 = sub i12 %sext_ln1171_62, i12 %zext_ln1171_363"   --->   Operation 1323 'sub' 'sub_ln1171_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln717_449 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_235, i32 3, i32 11"   --->   Operation 1324 'partselect' 'trunc_ln717_449' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1325 [1/1] (0.00ns)   --->   "%shl_ln1171_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_171, i4 0"   --->   Operation 1325 'bitconcatenate' 'shl_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln1171_370 = zext i12 %shl_ln1171_95"   --->   Operation 1326 'zext' 'zext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1327 [1/1] (1.54ns)   --->   "%sub_ln1171_236 = sub i13 %zext_ln1171_369, i13 %zext_ln1171_370"   --->   Operation 1327 'sub' 'sub_ln1171_236' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_236, i32 3, i32 12"   --->   Operation 1328 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1329 [1/1] (1.54ns)   --->   "%sub_ln717_86 = sub i13 %zext_ln1171_370, i13 %zext_ln1171_369"   --->   Operation 1329 'sub' 'sub_ln717_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln42_262 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_86, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1330 'partselect' 'trunc_ln42_262' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1331 [1/1] (1.54ns)   --->   "%add_ln717_63 = add i13 %zext_ln1171_370, i13 %zext_ln1171_362"   --->   Operation 1331 'add' 'add_ln717_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1332 [1/1] (0.00ns)   --->   "%trunc_ln42_263 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_63, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1332 'partselect' 'trunc_ln42_263' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln42_351 = zext i6 %mult_V_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1333 'zext' 'zext_ln42_351' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1334 [1/1] (0.00ns)   --->   "%shl_ln717_91 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_171, i1 0"   --->   Operation 1334 'bitconcatenate' 'shl_ln717_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln717_162 = zext i9 %shl_ln717_91"   --->   Operation 1335 'zext' 'zext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1336 [1/1] (1.48ns)   --->   "%sub_ln717_87 = sub i12 %zext_ln1171_367, i12 %zext_ln717_162"   --->   Operation 1336 'sub' 'sub_ln717_87' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln717_451 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_87, i32 3, i32 11"   --->   Operation 1337 'partselect' 'trunc_ln717_451' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1338 [1/1] (0.00ns)   --->   "%shl_ln1171_96 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_171, i5 0"   --->   Operation 1338 'bitconcatenate' 'shl_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1171_371 = zext i13 %shl_ln1171_96"   --->   Operation 1339 'zext' 'zext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln1171_372 = zext i9 %shl_ln717_91"   --->   Operation 1340 'zext' 'zext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1341 [1/1] (1.53ns)   --->   "%add_ln1171_22 = add i14 %zext_ln1171_371, i14 %zext_ln1171_372"   --->   Operation 1341 'add' 'add_ln1171_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln42_264 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_22, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1342 'partselect' 'trunc_ln42_264' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i13 %sub_ln1171_237"   --->   Operation 1343 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1344 [1/1] (0.00ns)   --->   "%shl_ln1171_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_170, i2 0"   --->   Operation 1344 'bitconcatenate' 'shl_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln1171_379 = zext i10 %shl_ln1171_98"   --->   Operation 1345 'zext' 'zext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1346 [1/1] (1.53ns)   --->   "%sub_ln1171_238 = sub i14 %sext_ln1171_63, i14 %zext_ln1171_379"   --->   Operation 1346 'sub' 'sub_ln1171_238' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_238, i32 3, i32 13"   --->   Operation 1347 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln717_163 = zext i10 %shl_ln1171_98"   --->   Operation 1348 'zext' 'zext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1349 [1/1] (1.54ns)   --->   "%sub_ln717_88 = sub i13 %zext_ln1171_378, i13 %zext_ln717_163"   --->   Operation 1349 'sub' 'sub_ln717_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_88, i32 3, i32 12"   --->   Operation 1350 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i10 %trunc_ln717_454"   --->   Operation 1351 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln42_356 = zext i7 %mult_V_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1352 'zext' 'zext_ln42_356' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1353 [1/1] (1.54ns)   --->   "%sub_ln717_90 = sub i13 %zext_ln1171_378, i13 %zext_ln1171_375"   --->   Operation 1353 'sub' 'sub_ln717_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln42_267 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_90, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1354 'partselect' 'trunc_ln42_267' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln717_166 = zext i8 %p_read_169"   --->   Operation 1355 'zext' 'zext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln717_167 = zext i8 %p_read_169"   --->   Operation 1356 'zext' 'zext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln717_168 = zext i8 %p_read_169"   --->   Operation 1357 'zext' 'zext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1358 [1/1] (1.30ns)   --->   "%sub_ln1171_241 = sub i9 0, i9 %zext_ln717_167"   --->   Operation 1358 'sub' 'sub_ln1171_241' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_241, i32 3, i32 8"   --->   Operation 1359 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln1171_382 = zext i9 %shl_ln1171_100"   --->   Operation 1360 'zext' 'zext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1361 [1/1] (1.36ns)   --->   "%sub_ln1171_242 = sub i10 0, i10 %zext_ln1171_382"   --->   Operation 1361 'sub' 'sub_ln1171_242' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln717_463 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_242, i32 3, i32 9"   --->   Operation 1362 'partselect' 'trunc_ln717_463' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1363 [1/1] (0.00ns)   --->   "%shl_ln717_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_169, i2 0"   --->   Operation 1363 'bitconcatenate' 'shl_ln717_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln717_169 = zext i10 %shl_ln717_93"   --->   Operation 1364 'zext' 'zext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1365 [1/1] (1.41ns)   --->   "%sub_ln717_91 = sub i11 %zext_ln717_169, i11 %zext_ln717_166"   --->   Operation 1365 'sub' 'sub_ln717_91' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_91, i32 3, i32 10"   --->   Operation 1366 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln42_109 = sext i8 %trunc_ln717_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1367 'sext' 'sext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln42_362 = zext i10 %sext_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1368 'zext' 'zext_ln42_362' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1369 [1/1] (1.41ns)   --->   "%sub_ln1171_471 = sub i11 %zext_ln717_166, i11 %zext_ln717_169"   --->   Operation 1369 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_471, i32 3, i32 10"   --->   Operation 1370 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1371 [1/1] (0.00ns)   --->   "%shl_ln717_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_169, i3 0"   --->   Operation 1371 'bitconcatenate' 'shl_ln717_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln717_170 = zext i11 %shl_ln717_94"   --->   Operation 1372 'zext' 'zext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln717_172 = zext i9 %shl_ln1171_100"   --->   Operation 1373 'zext' 'zext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1374 [1/1] (1.48ns)   --->   "%add_ln717_64 = add i12 %zext_ln717_170, i12 %zext_ln717_172"   --->   Operation 1374 'add' 'add_ln717_64' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_562 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_64, i32 3, i32 11"   --->   Operation 1375 'partselect' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1376 [1/1] (1.41ns)   --->   "%sub_ln1171_243 = sub i11 0, i11 %zext_ln717_169"   --->   Operation 1376 'sub' 'sub_ln1171_243' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln717_466 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_243, i32 3, i32 10"   --->   Operation 1377 'partselect' 'trunc_ln717_466' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln42_363 = zext i10 %trunc_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1378 'zext' 'zext_ln42_363' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1379 [1/1] (1.48ns)   --->   "%add_ln717_66 = add i12 %zext_ln717_170, i12 %zext_ln717_168"   --->   Operation 1379 'add' 'add_ln717_66' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln42_270 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_66, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1380 'partselect' 'trunc_ln42_270' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1381 [1/1] (0.00ns)   --->   "%shl_ln717_97 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_168, i2 0"   --->   Operation 1381 'bitconcatenate' 'shl_ln717_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln717_176 = zext i10 %shl_ln717_97"   --->   Operation 1382 'zext' 'zext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1383 [1/1] (1.54ns)   --->   "%add_ln717_67 = add i13 %zext_ln717_175, i13 %zext_ln717_176"   --->   Operation 1383 'add' 'add_ln717_67' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln42_272 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_67, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1384 'partselect' 'trunc_ln42_272' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i13 %sub_ln1171_244"   --->   Operation 1385 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln1171_386 = zext i10 %shl_ln717_97"   --->   Operation 1386 'zext' 'zext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1387 [1/1] (1.53ns)   --->   "%sub_ln1171_245 = sub i14 %sext_ln1171_64, i14 %zext_ln1171_386"   --->   Operation 1387 'sub' 'sub_ln1171_245' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln717_467 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_245, i32 3, i32 13"   --->   Operation 1388 'partselect' 'trunc_ln717_467' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1389 [1/1] (0.00ns)   --->   "%shl_ln1171_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_168, i1 0"   --->   Operation 1389 'bitconcatenate' 'shl_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln1171_387 = zext i9 %shl_ln1171_101"   --->   Operation 1390 'zext' 'zext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1391 [1/1] (1.54ns)   --->   "%sub_ln1171_246 = sub i13 %zext_ln1171_387, i13 %zext_ln717_175"   --->   Operation 1391 'sub' 'sub_ln1171_246' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_246, i32 3, i32 12"   --->   Operation 1392 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln42_367 = zext i10 %trunc_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1393 'zext' 'zext_ln42_367' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1394 [1/1] (0.00ns)   --->   "%shl_ln717_98 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_168, i3 0"   --->   Operation 1394 'bitconcatenate' 'shl_ln717_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln717_177 = zext i11 %shl_ln717_98"   --->   Operation 1395 'zext' 'zext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln717_178 = zext i9 %shl_ln1171_101"   --->   Operation 1396 'zext' 'zext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1397 [1/1] (1.48ns)   --->   "%sub_ln717_92 = sub i12 %zext_ln717_177, i12 %zext_ln717_178"   --->   Operation 1397 'sub' 'sub_ln717_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_92, i32 3, i32 11"   --->   Operation 1398 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln42_110 = sext i9 %trunc_ln717_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1399 'sext' 'sext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln42_368 = zext i10 %sext_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1400 'zext' 'zext_ln42_368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1401 [1/1] (1.54ns)   --->   "%sub_ln717_93 = sub i13 %zext_ln717_175, i13 %zext_ln1171_384"   --->   Operation 1401 'sub' 'sub_ln717_93' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln42_276 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_93, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1402 'partselect' 'trunc_ln42_276' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln1171_389 = zext i8 %p_read_167"   --->   Operation 1403 'zext' 'zext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1404 [1/1] (0.00ns)   --->   "%shl_ln717_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_167, i5 0"   --->   Operation 1404 'bitconcatenate' 'shl_ln717_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1405 [1/1] (0.00ns)   --->   "%shl_ln717_100 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_167, i3 0"   --->   Operation 1405 'bitconcatenate' 'shl_ln717_100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln717_179 = zext i11 %shl_ln717_100"   --->   Operation 1406 'zext' 'zext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln717_180 = zext i11 %shl_ln717_100"   --->   Operation 1407 'zext' 'zext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1408 [1/1] (1.53ns)   --->   "%sub_ln717_94 = sub i13 %shl_ln717_99, i13 %zext_ln717_179"   --->   Operation 1408 'sub' 'sub_ln717_94' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln42_279 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_94, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1409 'partselect' 'trunc_ln42_279' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln717_101 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_167, i2 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln717_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln717_181 = zext i10 %shl_ln717_101"   --->   Operation 1411 'zext' 'zext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln1171_394 = zext i13 %shl_ln717_99"   --->   Operation 1412 'zext' 'zext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln1171_395 = zext i11 %shl_ln717_100"   --->   Operation 1413 'zext' 'zext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1414 [1/1] (1.53ns)   --->   "%add_ln1171_23 = add i14 %zext_ln1171_394, i14 %zext_ln1171_395"   --->   Operation 1414 'add' 'add_ln1171_23' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln42_280 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_23, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1415 'partselect' 'trunc_ln42_280' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1416 [1/1] (1.48ns)   --->   "%sub_ln1171_247 = sub i12 0, i12 %zext_ln717_180"   --->   Operation 1416 'sub' 'sub_ln1171_247' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_247, i32 3, i32 11"   --->   Operation 1417 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln717_119 = sext i9 %trunc_ln717_473"   --->   Operation 1418 'sext' 'sext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1419 [1/1] (0.00ns)   --->   "%shl_ln717_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_167, i1 0"   --->   Operation 1419 'bitconcatenate' 'shl_ln717_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln717_183 = zext i9 %shl_ln717_102"   --->   Operation 1420 'zext' 'zext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1421 [1/1] (1.48ns)   --->   "%add_ln717_69 = add i12 %zext_ln717_180, i12 %zext_ln717_183"   --->   Operation 1421 'add' 'add_ln717_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln42_281 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_69, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1422 'partselect' 'trunc_ln42_281' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_167, i4 0"   --->   Operation 1423 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln1171_396 = zext i12 %tmp_11"   --->   Operation 1424 'zext' 'zext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1425 [1/1] (1.54ns)   --->   "%sub_ln1171_472 = sub i13 %zext_ln1171_392, i13 %zext_ln1171_396"   --->   Operation 1425 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_472, i32 3, i32 12"   --->   Operation 1426 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln42_374 = zext i11 %trunc_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1427 'zext' 'zext_ln42_374' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1428 [1/1] (1.54ns)   --->   "%sub_ln717_96 = sub i13 %zext_ln1171_396, i13 %zext_ln1171_392"   --->   Operation 1428 'sub' 'sub_ln717_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln42_283 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_96, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1429 'partselect' 'trunc_ln42_283' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1430 [1/1] (1.48ns)   --->   "%sub_ln717_97 = sub i12 %zext_ln717_180, i12 %zext_ln1171_389"   --->   Operation 1430 'sub' 'sub_ln717_97' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_97, i32 3, i32 11"   --->   Operation 1431 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln42_112 = sext i9 %trunc_ln717_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1432 'sext' 'sext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln42_376 = zext i10 %sext_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1433 'zext' 'zext_ln42_376' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1434 [1/1] (0.00ns)   --->   "%shl_ln1171_102 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_167, i6 0"   --->   Operation 1434 'bitconcatenate' 'shl_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln1171_397 = zext i14 %shl_ln1171_102"   --->   Operation 1435 'zext' 'zext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln1171_398 = zext i12 %tmp_11"   --->   Operation 1436 'zext' 'zext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1437 [1/1] (1.52ns)   --->   "%sub_ln1171_248 = sub i15 %zext_ln1171_397, i15 %zext_ln1171_398"   --->   Operation 1437 'sub' 'sub_ln1171_248' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_248, i32 3, i32 14"   --->   Operation 1438 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1439 [1/1] (1.54ns)   --->   "%add_ln717_70 = add i13 %zext_ln1171_396, i13 %zext_ln717_181"   --->   Operation 1439 'add' 'add_ln717_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln42_284 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_70, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1440 'partselect' 'trunc_ln42_284' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1441 [1/1] (1.54ns)   --->   "%sub_ln717_98 = sub i13 %zext_ln1171_396, i13 %zext_ln717_181"   --->   Operation 1441 'sub' 'sub_ln717_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln42_285 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_98, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1442 'partselect' 'trunc_ln42_285' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln42_382 = zext i5 %mult_V_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1443 'zext' 'zext_ln42_382' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln42_383 = zext i5 %mult_V_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1444 'zext' 'zext_ln42_383' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln42_385 = zext i10 %trunc_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1445 'zext' 'zext_ln42_385' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i13 %sub_ln1171_249"   --->   Operation 1446 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1447 [1/1] (1.53ns)   --->   "%sub_ln1171_250 = sub i14 %sext_ln1171_65, i14 %zext_ln1171_401"   --->   Operation 1447 'sub' 'sub_ln1171_250' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln717_478 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_250, i32 3, i32 13"   --->   Operation 1448 'partselect' 'trunc_ln717_478' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln717_188 = zext i8 %mult_V_659"   --->   Operation 1449 'zext' 'zext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln1171_404 = zext i8 %p_read_165"   --->   Operation 1450 'zext' 'zext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln1171_405 = zext i8 %p_read_165"   --->   Operation 1451 'zext' 'zext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1452 [1/1] (0.00ns)   --->   "%shl_ln1171_104 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_165, i3 0"   --->   Operation 1452 'bitconcatenate' 'shl_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln1171_408 = zext i11 %shl_ln1171_104"   --->   Operation 1453 'zext' 'zext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1454 [1/1] (1.48ns)   --->   "%sub_ln1171_251 = sub i12 0, i12 %zext_ln1171_408"   --->   Operation 1454 'sub' 'sub_ln1171_251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln717_484 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_251, i32 3, i32 11"   --->   Operation 1455 'partselect' 'trunc_ln717_484' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1456 [1/1] (0.00ns)   --->   "%shl_ln717_105 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_165, i1 0"   --->   Operation 1456 'bitconcatenate' 'shl_ln717_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln717_189 = zext i9 %shl_ln717_105"   --->   Operation 1457 'zext' 'zext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln717_190 = zext i9 %shl_ln717_105"   --->   Operation 1458 'zext' 'zext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1459 [1/1] (1.48ns)   --->   "%sub_ln717_100 = sub i12 %zext_ln1171_408, i12 %zext_ln717_190"   --->   Operation 1459 'sub' 'sub_ln717_100' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln717_485 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_100, i32 3, i32 11"   --->   Operation 1460 'partselect' 'trunc_ln717_485' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln42_114 = sext i9 %trunc_ln717_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1461 'sext' 'sext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln42_389 = zext i10 %sext_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1462 'zext' 'zext_ln42_389' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln1171_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_165, i2 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln1171_410 = zext i10 %shl_ln1171_105"   --->   Operation 1464 'zext' 'zext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1465 [1/1] (1.41ns)   --->   "%sub_ln1171_252 = sub i11 0, i11 %zext_ln1171_410"   --->   Operation 1465 'sub' 'sub_ln1171_252' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i11 %sub_ln1171_252"   --->   Operation 1466 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1467 [1/1] (1.48ns)   --->   "%sub_ln1171_253 = sub i12 %sext_ln1171_66, i12 %zext_ln1171_404"   --->   Operation 1467 'sub' 'sub_ln1171_253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln717_487 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_253, i32 3, i32 11"   --->   Operation 1468 'partselect' 'trunc_ln717_487' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln717_191 = zext i10 %shl_ln1171_105"   --->   Operation 1469 'zext' 'zext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1470 [1/1] (1.41ns)   --->   "%sub_ln717_101 = sub i11 %zext_ln1171_410, i11 %zext_ln1171_405"   --->   Operation 1470 'sub' 'sub_ln717_101' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_101, i32 3, i32 10"   --->   Operation 1471 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i13 %sub_ln1171_254"   --->   Operation 1472 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1473 [1/1] (1.53ns)   --->   "%sub_ln1171_255 = sub i14 %sext_ln1171_67, i14 %zext_ln1171_406"   --->   Operation 1473 'sub' 'sub_ln1171_255' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln717_489 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_255, i32 3, i32 13"   --->   Operation 1474 'partselect' 'trunc_ln717_489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1171_411 = zext i9 %shl_ln717_105"   --->   Operation 1475 'zext' 'zext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1476 [1/1] (1.54ns)   --->   "%sub_ln1171_256 = sub i13 %zext_ln717_189, i13 %zext_ln1171_409"   --->   Operation 1476 'sub' 'sub_ln1171_256' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_256, i32 3, i32 12"   --->   Operation 1477 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1478 [1/1] (1.54ns)   --->   "%sub_ln717_102 = sub i13 %zext_ln1171_409, i13 %zext_ln717_191"   --->   Operation 1478 'sub' 'sub_ln717_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln42_291 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_102, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1479 'partselect' 'trunc_ln42_291' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1480 [1/1] (1.36ns)   --->   "%sub_ln1171_257 = sub i10 0, i10 %zext_ln1171_411"   --->   Operation 1480 'sub' 'sub_ln1171_257' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_257, i32 3, i32 9"   --->   Operation 1481 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln717_125 = sext i7 %trunc_ln717_492"   --->   Operation 1482 'sext' 'sext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1483 [1/1] (1.54ns)   --->   "%add_ln717_73 = add i13 %zext_ln1171_409, i13 %zext_ln717_189"   --->   Operation 1483 'add' 'add_ln717_73' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln42_294 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_73, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1484 'partselect' 'trunc_ln42_294' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln717_126 = sext i12 %trunc_ln717_494"   --->   Operation 1485 'sext' 'sext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln717_192 = zext i8 %p_read_164"   --->   Operation 1486 'zext' 'zext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln42_394 = zext i5 %mult_V_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1487 'zext' 'zext_ln42_394' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln42_397 = zext i10 %trunc_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1488 'zext' 'zext_ln42_397' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i6 %trunc_ln717_496"   --->   Operation 1489 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1490 [1/1] (0.00ns)   --->   "%shl_ln1171_106 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_164, i1 0"   --->   Operation 1490 'bitconcatenate' 'shl_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1171_417 = zext i9 %shl_ln1171_106"   --->   Operation 1491 'zext' 'zext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1492 [1/1] (1.54ns)   --->   "%sub_ln1171_259 = sub i13 %zext_ln1171_417, i13 %zext_ln1171_416"   --->   Operation 1492 'sub' 'sub_ln1171_259' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln717_497 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_259, i32 3, i32 12"   --->   Operation 1493 'partselect' 'trunc_ln717_497' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1494 [1/1] (0.00ns)   --->   "%shl_ln717_108 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_164, i2 0"   --->   Operation 1494 'bitconcatenate' 'shl_ln717_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln717_195 = zext i10 %shl_ln717_108"   --->   Operation 1495 'zext' 'zext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln717_196 = zext i10 %shl_ln717_108"   --->   Operation 1496 'zext' 'zext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1497 [1/1] (1.54ns)   --->   "%add_ln717_74 = add i13 %zext_ln1171_416, i13 %zext_ln717_195"   --->   Operation 1497 'add' 'add_ln717_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln42_296 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_74, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1498 'partselect' 'trunc_ln42_296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1499 [1/1] (1.41ns)   --->   "%sub_ln717_105 = sub i11 %zext_ln717_196, i11 %zext_ln717_192"   --->   Operation 1499 'sub' 'sub_ln717_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln717_498 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_105, i32 3, i32 10"   --->   Operation 1500 'partselect' 'trunc_ln717_498' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1501 [1/1] (1.54ns)   --->   "%sub_ln1171_260 = sub i13 0, i13 %zext_ln1171_416"   --->   Operation 1501 'sub' 'sub_ln1171_260' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln717_499 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_260, i32 3, i32 12"   --->   Operation 1502 'partselect' 'trunc_ln717_499' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln1171_419 = zext i8 %p_read_163"   --->   Operation 1503 'zext' 'zext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln1171_422 = zext i8 %p_read_163"   --->   Operation 1504 'zext' 'zext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1505 [1/1] (0.00ns)   --->   "%shl_ln717_109 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_163, i3 0"   --->   Operation 1505 'bitconcatenate' 'shl_ln717_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln717_197 = zext i11 %shl_ln717_109"   --->   Operation 1506 'zext' 'zext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1507 [1/1] (0.00ns)   --->   "%shl_ln717_110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_163, i1 0"   --->   Operation 1507 'bitconcatenate' 'shl_ln717_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln717_198 = zext i9 %shl_ln717_110"   --->   Operation 1508 'zext' 'zext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1509 [1/1] (1.48ns)   --->   "%sub_ln717_106 = sub i12 %zext_ln717_197, i12 %zext_ln717_198"   --->   Operation 1509 'sub' 'sub_ln717_106' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln717_501 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_106, i32 3, i32 11"   --->   Operation 1510 'partselect' 'trunc_ln717_501' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1511 [1/1] (1.30ns)   --->   "%sub_ln1171_261 = sub i9 0, i9 %zext_ln1171_422"   --->   Operation 1511 'sub' 'sub_ln1171_261' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln717_502 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_261, i32 3, i32 8"   --->   Operation 1512 'partselect' 'trunc_ln717_502' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln42_403 = zext i9 %trunc_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1513 'zext' 'zext_ln42_403' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1514 [1/1] (0.00ns)   --->   "%shl_ln1171_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_163, i2 0"   --->   Operation 1514 'bitconcatenate' 'shl_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln1171_424 = zext i10 %shl_ln1171_107"   --->   Operation 1515 'zext' 'zext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1516 [1/1] (1.41ns)   --->   "%sub_ln1171_262 = sub i11 0, i11 %zext_ln1171_424"   --->   Operation 1516 'sub' 'sub_ln1171_262' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1517 [1/1] (0.00ns)   --->   "%trunc_ln717_503 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_262, i32 3, i32 10"   --->   Operation 1517 'partselect' 'trunc_ln717_503' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln1171_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_163, i4 0"   --->   Operation 1518 'bitconcatenate' 'shl_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln1171_425 = zext i12 %shl_ln1171_108"   --->   Operation 1519 'zext' 'zext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1520 [1/1] (1.54ns)   --->   "%sub_ln1171_263 = sub i13 0, i13 %zext_ln1171_425"   --->   Operation 1520 'sub' 'sub_ln1171_263' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1521 [1/1] (1.41ns)   --->   "%add_ln717_75 = add i11 %zext_ln1171_424, i11 %zext_ln1171_419"   --->   Operation 1521 'add' 'add_ln717_75' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1522 [1/1] (0.00ns)   --->   "%mult_V_745 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_75, i32 3, i32 10"   --->   Operation 1522 'partselect' 'mult_V_745' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln717_199 = zext i8 %mult_V_745"   --->   Operation 1523 'zext' 'zext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln717_130 = sext i11 %trunc_ln717_505"   --->   Operation 1524 'sext' 'sext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1525 [1/1] (1.41ns)   --->   "%sub_ln1171_475 = sub i11 %zext_ln1171_419, i11 %zext_ln1171_424"   --->   Operation 1525 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln717_506 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_475, i32 3, i32 10"   --->   Operation 1526 'partselect' 'trunc_ln717_506' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1527 [1/1] (1.48ns)   --->   "%sub_ln1171_476 = sub i12 %zext_ln1171_421, i12 %zext_ln717_197"   --->   Operation 1527 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln717_510 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_476, i32 3, i32 11"   --->   Operation 1528 'partselect' 'trunc_ln717_510' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1529 [1/1] (0.00ns)   --->   "%shl_ln1171_110 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_162, i3 0"   --->   Operation 1529 'bitconcatenate' 'shl_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln1171_433 = zext i11 %shl_ln1171_110"   --->   Operation 1530 'zext' 'zext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1531 [1/1] (1.48ns)   --->   "%sub_ln1171_268 = sub i12 0, i12 %zext_ln1171_433"   --->   Operation 1531 'sub' 'sub_ln1171_268' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln1171_436 = zext i8 %p_read_161"   --->   Operation 1532 'zext' 'zext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln1171_437 = zext i8 %p_read_161"   --->   Operation 1533 'zext' 'zext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1534 [1/1] (1.30ns)   --->   "%sub_ln1171_270 = sub i9 0, i9 %zext_ln1171_437"   --->   Operation 1534 'sub' 'sub_ln1171_270' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln717_518 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_270, i32 3, i32 8"   --->   Operation 1535 'partselect' 'trunc_ln717_518' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln1171_440 = zext i10 %tmp_16"   --->   Operation 1536 'zext' 'zext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1537 [1/1] (1.41ns)   --->   "%sub_ln1171_481 = sub i11 %zext_ln1171_436, i11 %zext_ln1171_440"   --->   Operation 1537 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln717_519 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_481, i32 3, i32 10"   --->   Operation 1538 'partselect' 'trunc_ln717_519' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1539 [1/1] (1.41ns)   --->   "%add_ln717_79 = add i11 %zext_ln1171_440, i11 %zext_ln1171_436"   --->   Operation 1539 'add' 'add_ln717_79' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_812 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_79, i32 3, i32 10"   --->   Operation 1540 'partselect' 'mult_V_812' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i10 %trunc_ln717_520"   --->   Operation 1541 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln1171_444 = zext i8 %p_read_160"   --->   Operation 1542 'zext' 'zext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln42_417 = zext i10 %trunc_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1543 'zext' 'zext_ln42_417' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln42_419 = zext i10 %trunc_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1544 'zext' 'zext_ln42_419' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i14 %sub_ln1171_273"   --->   Operation 1545 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1546 [1/1] (1.52ns)   --->   "%sub_ln1171_274 = sub i15 %sext_ln1171_70, i15 %zext_ln1171_444"   --->   Operation 1546 'sub' 'sub_ln1171_274' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln717_523 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_274, i32 3, i32 14"   --->   Operation 1547 'partselect' 'trunc_ln717_523' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln42_420 = zext i11 %trunc_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1548 'zext' 'zext_ln42_420' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1549 [1/1] (0.00ns)   --->   "%shl_ln1171_115 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_160, i3 0"   --->   Operation 1549 'bitconcatenate' 'shl_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln1171_451 = zext i11 %shl_ln1171_115"   --->   Operation 1550 'zext' 'zext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1551 [1/1] (1.48ns)   --->   "%sub_ln1171_277 = sub i12 0, i12 %zext_ln1171_451"   --->   Operation 1551 'sub' 'sub_ln1171_277' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln717_525 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_277, i32 3, i32 11"   --->   Operation 1552 'partselect' 'trunc_ln717_525' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i9 %trunc_ln717_525"   --->   Operation 1553 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln1171_452 = zext i8 %p_read_159"   --->   Operation 1554 'zext' 'zext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1171_453 = zext i8 %p_read_159"   --->   Operation 1555 'zext' 'zext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln717_138 = sext i10 %trunc_ln717_526"   --->   Operation 1556 'sext' 'sext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_866 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_159, i2 0"   --->   Operation 1557 'bitconcatenate' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln717_207 = zext i10 %mult_V_866"   --->   Operation 1558 'zext' 'zext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln42_423 = zext i10 %mult_V_866" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1559 'zext' 'zext_ln42_423' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1560 [1/1] (0.00ns)   --->   "%shl_ln1171_116 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_159, i5 0"   --->   Operation 1560 'bitconcatenate' 'shl_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1171_456 = zext i13 %shl_ln1171_116"   --->   Operation 1561 'zext' 'zext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1171_457 = zext i10 %mult_V_866"   --->   Operation 1562 'zext' 'zext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1563 [1/1] (1.53ns)   --->   "%add_ln1171_25 = add i14 %zext_ln1171_456, i14 %zext_ln1171_457"   --->   Operation 1563 'add' 'add_ln1171_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln42_316 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_25, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1564 'partselect' 'trunc_ln42_316' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln42_427 = zext i10 %trunc_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1565 'zext' 'zext_ln42_427' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i10 %trunc_ln717_527"   --->   Operation 1566 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i13 %sub_ln1171_279"   --->   Operation 1567 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1568 [1/1] (1.53ns)   --->   "%sub_ln1171_280 = sub i14 %sext_ln1171_72, i14 %zext_ln1171_454"   --->   Operation 1568 'sub' 'sub_ln1171_280' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln717_528 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_280, i32 3, i32 13"   --->   Operation 1569 'partselect' 'trunc_ln717_528' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1570 [1/1] (1.54ns)   --->   "%add_ln717_82 = add i13 %zext_ln717_208, i13 %zext_ln1171_455"   --->   Operation 1570 'add' 'add_ln717_82' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln42_320 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_82, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1571 'partselect' 'trunc_ln42_320' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1572 [1/1] (1.41ns)   --->   "%sub_ln1171_482 = sub i11 %zext_ln1171_452, i11 %zext_ln42_423"   --->   Operation 1572 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln717_530 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_482, i32 3, i32 10"   --->   Operation 1573 'partselect' 'trunc_ln717_530' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i8 %trunc_ln717_530"   --->   Operation 1574 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln42_429 = zext i7 %mult_V_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1575 'zext' 'zext_ln42_429' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1576 [1/1] (5.28ns)   --->   "%mul_ln1171_207 = mul i15 %zext_ln1171_453, i15 81"   --->   Operation 1576 'mul' 'mul_ln1171_207' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln42_321 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_207, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1577 'partselect' 'trunc_ln42_321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1578 [1/1] (1.41ns)   --->   "%sub_ln1171_281 = sub i11 0, i11 %zext_ln42_423"   --->   Operation 1578 'sub' 'sub_ln1171_281' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln717_532 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_281, i32 3, i32 10"   --->   Operation 1579 'partselect' 'trunc_ln717_532' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln717_141 = sext i8 %trunc_ln717_532"   --->   Operation 1580 'sext' 'sext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1581 [1/1] (1.54ns)   --->   "%add_ln717_83 = add i13 %zext_ln717_208, i13 %zext_ln717_207"   --->   Operation 1581 'add' 'add_ln717_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln42_322 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_83, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1582 'partselect' 'trunc_ln42_322' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1583 [1/1] (0.00ns)   --->   "%shl_ln1171_117 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_159, i3 0"   --->   Operation 1583 'bitconcatenate' 'shl_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln1171_458 = zext i11 %shl_ln1171_117"   --->   Operation 1584 'zext' 'zext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln1171_459 = zext i11 %shl_ln1171_117"   --->   Operation 1585 'zext' 'zext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1586 [1/1] (1.53ns)   --->   "%sub_ln1171_282 = sub i14 %zext_ln1171_459, i14 %zext_ln1171_456"   --->   Operation 1586 'sub' 'sub_ln1171_282' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln717_533 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_282, i32 3, i32 13"   --->   Operation 1587 'partselect' 'trunc_ln717_533' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1588 [1/1] (1.48ns)   --->   "%sub_ln1171_283 = sub i12 0, i12 %zext_ln1171_458"   --->   Operation 1588 'sub' 'sub_ln1171_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln1171_460 = zext i8 %p_read_158"   --->   Operation 1589 'zext' 'zext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln1171_461 = zext i8 %p_read_158"   --->   Operation 1590 'zext' 'zext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln717_210 = zext i8 %p_read_158"   --->   Operation 1591 'zext' 'zext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln717_116 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_158, i3 0"   --->   Operation 1592 'bitconcatenate' 'shl_ln717_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln717_211 = zext i11 %shl_ln717_116"   --->   Operation 1593 'zext' 'zext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln717_212 = zext i11 %shl_ln717_116"   --->   Operation 1594 'zext' 'zext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1595 [1/1] (1.48ns)   --->   "%sub_ln717_109 = sub i12 %zext_ln717_212, i12 %zext_ln717_210"   --->   Operation 1595 'sub' 'sub_ln717_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln717_535 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_109, i32 3, i32 11"   --->   Operation 1596 'partselect' 'trunc_ln717_535' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1597 [1/1] (1.48ns)   --->   "%sub_ln1171_285 = sub i12 0, i12 %zext_ln717_212"   --->   Operation 1597 'sub' 'sub_ln1171_285' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1598 [1/1] (5.28ns)   --->   "%mul_ln717_103 = mul i12 %zext_ln717_210, i12 11"   --->   Operation 1598 'mul' 'mul_ln717_103' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln42_325 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_103, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1599 'partselect' 'trunc_ln42_325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln42_441 = zext i6 %mult_V_915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1600 'zext' 'zext_ln42_441' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1601 [1/1] (0.00ns)   --->   "%shl_ln717_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_158, i2 0"   --->   Operation 1601 'bitconcatenate' 'shl_ln717_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln717_213 = zext i10 %shl_ln717_117"   --->   Operation 1602 'zext' 'zext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln717_214 = zext i10 %shl_ln717_117"   --->   Operation 1603 'zext' 'zext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1604 [1/1] (1.41ns)   --->   "%sub_ln717_110 = sub i11 %zext_ln717_214, i11 %zext_ln1171_461"   --->   Operation 1604 'sub' 'sub_ln717_110' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln717_537 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_110, i32 3, i32 10"   --->   Operation 1605 'partselect' 'trunc_ln717_537' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln42_128 = sext i8 %trunc_ln717_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1606 'sext' 'sext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln42_442 = zext i10 %sext_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1607 'zext' 'zext_ln42_442' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1608 [1/1] (1.30ns)   --->   "%sub_ln1171_287 = sub i9 0, i9 %zext_ln1171_460"   --->   Operation 1608 'sub' 'sub_ln1171_287' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln717_538 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_287, i32 3, i32 8"   --->   Operation 1609 'partselect' 'trunc_ln717_538' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln717_142 = sext i6 %trunc_ln717_538"   --->   Operation 1610 'sext' 'sext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1611 [1/1] (0.00ns)   --->   "%shl_ln717_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_158, i4 0"   --->   Operation 1611 'bitconcatenate' 'shl_ln717_118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln717_215 = zext i12 %shl_ln717_118"   --->   Operation 1612 'zext' 'zext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1613 [1/1] (1.54ns)   --->   "%add_ln717_84 = add i13 %zext_ln717_215, i13 %zext_ln717_213"   --->   Operation 1613 'add' 'add_ln717_84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln42_326 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_84, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1614 'partselect' 'trunc_ln42_326' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln717_119 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_158, i5 0"   --->   Operation 1615 'bitconcatenate' 'shl_ln717_119' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1616 [1/1] (1.53ns)   --->   "%sub_ln717_111 = sub i13 %shl_ln717_119, i13 %zext_ln717_211"   --->   Operation 1616 'sub' 'sub_ln717_111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1617 [1/1] (0.00ns)   --->   "%trunc_ln42_327 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_111, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1617 'partselect' 'trunc_ln42_327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln1171_463 = zext i8 %p_read_157"   --->   Operation 1618 'zext' 'zext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln1171_465 = zext i8 %p_read_157"   --->   Operation 1619 'zext' 'zext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1620 [1/1] (0.00ns)   --->   "%shl_ln1171_118 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_157, i5 0"   --->   Operation 1620 'bitconcatenate' 'shl_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln1171_468 = zext i13 %shl_ln1171_118"   --->   Operation 1621 'zext' 'zext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1622 [1/1] (0.00ns)   --->   "%mult_V_956 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_157, i1 0"   --->   Operation 1622 'bitconcatenate' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln1171_471 = zext i9 %mult_V_956"   --->   Operation 1623 'zext' 'zext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln1171_472 = zext i9 %mult_V_956"   --->   Operation 1624 'zext' 'zext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1625 [1/1] (1.53ns)   --->   "%sub_ln1171_288 = sub i14 %zext_ln1171_472, i14 %zext_ln1171_468"   --->   Operation 1625 'sub' 'sub_ln1171_288' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln717_539 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_288, i32 3, i32 13"   --->   Operation 1626 'partselect' 'trunc_ln717_539' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1627 [1/1] (1.53ns)   --->   "%sub_ln1171_289 = sub i14 0, i14 %zext_ln1171_468"   --->   Operation 1627 'sub' 'sub_ln1171_289' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln1171_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_157, i3 0"   --->   Operation 1628 'bitconcatenate' 'shl_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1171_473 = zext i11 %shl_ln1171_119"   --->   Operation 1629 'zext' 'zext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1630 [1/1] (1.53ns)   --->   "%sub_ln1171_483 = sub i14 %zext_ln1171_464, i14 %zext_ln1171_468"   --->   Operation 1630 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln717_541 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_483, i32 3, i32 13"   --->   Operation 1631 'partselect' 'trunc_ln717_541' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln717_120 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_157, i2 0"   --->   Operation 1632 'bitconcatenate' 'shl_ln717_120' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln717_216 = zext i10 %shl_ln717_120"   --->   Operation 1633 'zext' 'zext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1634 [1/1] (1.41ns)   --->   "%sub_ln717_112 = sub i11 %zext_ln717_216, i11 %zext_ln1171_465"   --->   Operation 1634 'sub' 'sub_ln717_112' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln717_542 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_112, i32 3, i32 10"   --->   Operation 1635 'partselect' 'trunc_ln717_542' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln42_129 = sext i8 %trunc_ln717_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1636 'sext' 'sext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln42_445 = zext i10 %sext_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1637 'zext' 'zext_ln42_445' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1638 [1/1] (1.53ns)   --->   "%add_ln1171_26 = add i14 %zext_ln1171_468, i14 %zext_ln1171_464"   --->   Operation 1638 'add' 'add_ln1171_26' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln42_329 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_26, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1639 'partselect' 'trunc_ln42_329' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1640 [1/1] (1.41ns)   --->   "%sub_ln1171_292 = sub i11 0, i11 %zext_ln717_216"   --->   Operation 1640 'sub' 'sub_ln1171_292' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln717_544 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_292, i32 3, i32 10"   --->   Operation 1641 'partselect' 'trunc_ln717_544' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1642 [1/1] (1.48ns)   --->   "%sub_ln1171_293 = sub i12 %zext_ln1171_471, i12 %zext_ln1171_473"   --->   Operation 1642 'sub' 'sub_ln1171_293' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln717_545 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_293, i32 3, i32 11"   --->   Operation 1643 'partselect' 'trunc_ln717_545' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i9 %trunc_ln717_545"   --->   Operation 1644 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1645 [1/1] (1.48ns)   --->   "%sub_ln1171_294 = sub i12 0, i12 %zext_ln1171_473"   --->   Operation 1645 'sub' 'sub_ln1171_294' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1646 [1/1] (5.28ns)   --->   "%mul_ln1171_210 = mul i14 %zext_ln1171_464, i14 42"   --->   Operation 1646 'mul' 'mul_ln1171_210' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln42_332 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_210, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1647 'partselect' 'trunc_ln42_332' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1648 [1/1] (5.28ns)   --->   "%mul_ln717_105 = mul i12 %zext_ln1171_463, i12 13"   --->   Operation 1648 'mul' 'mul_ln717_105' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln42_334 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_105, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1649 'partselect' 'trunc_ln42_334' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln1171_478 = zext i8 %p_read_156"   --->   Operation 1650 'zext' 'zext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1171_479 = zext i8 %p_read_156"   --->   Operation 1651 'zext' 'zext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i8 %p_read_156"   --->   Operation 1652 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln717_217 = zext i8 %p_read_156"   --->   Operation 1653 'zext' 'zext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1654 [1/1] (0.00ns)   --->   "%shl_ln717_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_156, i4 0"   --->   Operation 1654 'bitconcatenate' 'shl_ln717_121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln717_218 = zext i12 %shl_ln717_121"   --->   Operation 1655 'zext' 'zext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1656 [1/1] (0.00ns)   --->   "%shl_ln717_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_156, i2 0"   --->   Operation 1656 'bitconcatenate' 'shl_ln717_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln717_219 = zext i10 %shl_ln717_122"   --->   Operation 1657 'zext' 'zext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1658 [1/1] (1.54ns)   --->   "%sub_ln717_113 = sub i13 %zext_ln717_218, i13 %zext_ln717_219"   --->   Operation 1658 'sub' 'sub_ln717_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln42_335 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_113, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1659 'partselect' 'trunc_ln42_335' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1660 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_156, i32 1, i32 7"   --->   Operation 1660 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1661 [1/1] (1.30ns)   --->   "%sub_ln1171_300 = sub i9 0, i9 %zext_ln1171_479"   --->   Operation 1661 'sub' 'sub_ln1171_300' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln717_551 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_300, i32 3, i32 8"   --->   Operation 1662 'partselect' 'trunc_ln717_551' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln717_144 = sext i6 %trunc_ln717_551"   --->   Operation 1663 'sext' 'sext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i6 %trunc_ln717_551"   --->   Operation 1664 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln717_123 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_156, i3 0"   --->   Operation 1665 'bitconcatenate' 'shl_ln717_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln717_220 = zext i11 %shl_ln717_123"   --->   Operation 1666 'zext' 'zext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1667 [1/1] (1.48ns)   --->   "%sub_ln717_114 = sub i12 %zext_ln717_220, i12 %zext_ln717_217"   --->   Operation 1667 'sub' 'sub_ln717_114' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1668 [1/1] (0.00ns)   --->   "%trunc_ln717_552 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_114, i32 3, i32 11"   --->   Operation 1668 'partselect' 'trunc_ln717_552' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1669 [1/1] (1.48ns)   --->   "%add_ln717_85 = add i12 %zext_ln717_220, i12 %zext_ln717_217"   --->   Operation 1669 'add' 'add_ln717_85' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln42_336 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_85, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1670 'partselect' 'trunc_ln42_336' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1671 [1/1] (5.28ns)   --->   "%mul_ln1171_211 = mul i14 %zext_ln1171_478, i14 16365"   --->   Operation 1671 'mul' 'mul_ln1171_211' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln717_553 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_211, i32 3, i32 13"   --->   Operation 1672 'partselect' 'trunc_ln717_553' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1673 [1/1] (5.28ns)   --->   "%mul_ln1171_212 = mul i14 %zext_ln1171_478, i14 16361"   --->   Operation 1673 'mul' 'mul_ln1171_212' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln717_554 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_212, i32 3, i32 13"   --->   Operation 1674 'partselect' 'trunc_ln717_554' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1675 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_156, i32 2, i32 7"   --->   Operation 1675 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln42_459 = zext i6 %mult_V_982" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1676 'zext' 'zext_ln42_459' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1677 [1/1] (1.54ns)   --->   "%add_ln717_86 = add i13 %zext_ln717_218, i13 %zext_ln1171_49"   --->   Operation 1677 'add' 'add_ln717_86' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln42_337 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_86, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1678 'partselect' 'trunc_ln42_337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1679 [1/1] (5.28ns)   --->   "%mul_ln1171_213 = mul i14 %zext_ln1171_478, i14 37"   --->   Operation 1679 'mul' 'mul_ln1171_213' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1680 [1/1] (0.00ns)   --->   "%trunc_ln42_338 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_213, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1680 'partselect' 'trunc_ln42_338' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln717_222 = zext i8 %p_read_155"   --->   Operation 1681 'zext' 'zext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln42_461 = zext i7 %mult_V_992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1682 'zext' 'zext_ln42_461' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1683 [1/1] (0.00ns)   --->   "%shl_ln1171_122 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_155, i5 0"   --->   Operation 1683 'bitconcatenate' 'shl_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln1171_480 = zext i13 %shl_ln1171_122"   --->   Operation 1684 'zext' 'zext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1685 [1/1] (1.53ns)   --->   "%add_ln1171_27 = add i14 %zext_ln1171_480, i14 %zext_ln717_225"   --->   Operation 1685 'add' 'add_ln1171_27' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln42_339 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_27, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1686 'partselect' 'trunc_ln42_339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1687 [1/1] (0.00ns)   --->   "%shl_ln717_124 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_155, i2 0"   --->   Operation 1687 'bitconcatenate' 'shl_ln717_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln717_227 = zext i10 %shl_ln717_124"   --->   Operation 1688 'zext' 'zext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1689 [1/1] (1.53ns)   --->   "%sub_ln717_115 = sub i13 %shl_ln1171_122, i13 %zext_ln717_227"   --->   Operation 1689 'sub' 'sub_ln717_115' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln42_340 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_115, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1690 'partselect' 'trunc_ln42_340' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln42_464 = zext i10 %trunc_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1691 'zext' 'zext_ln42_464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1692 [1/1] (5.28ns)   --->   "%mul_ln717_107 = mul i13 %zext_ln717_226, i13 27"   --->   Operation 1692 'mul' 'mul_ln717_107' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln42_342 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_107, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1693 'partselect' 'trunc_ln42_342' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln1171_481 = zext i10 %shl_ln717_124"   --->   Operation 1694 'zext' 'zext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i11 %trunc_ln717_556"   --->   Operation 1695 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1696 [1/1] (1.53ns)   --->   "%sub_ln1171_302 = sub i14 %zext_ln1171_481, i14 %zext_ln1171_480"   --->   Operation 1696 'sub' 'sub_ln1171_302' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln717_557 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_302, i32 3, i32 13"   --->   Operation 1697 'partselect' 'trunc_ln717_557' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1698 [1/1] (0.00ns)   --->   "%shl_ln717_125 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_155, i3 0"   --->   Operation 1698 'bitconcatenate' 'shl_ln717_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln717_229 = zext i11 %shl_ln717_125"   --->   Operation 1699 'zext' 'zext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln717_230 = zext i11 %shl_ln717_125"   --->   Operation 1700 'zext' 'zext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1701 [1/1] (1.48ns)   --->   "%sub_ln717_116 = sub i12 %zext_ln717_230, i12 %zext_ln717_222"   --->   Operation 1701 'sub' 'sub_ln717_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln717_558 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_116, i32 3, i32 11"   --->   Operation 1702 'partselect' 'trunc_ln717_558' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln1171_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_155, i4 0"   --->   Operation 1703 'bitconcatenate' 'shl_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1171_482 = zext i12 %shl_ln1171_123"   --->   Operation 1704 'zext' 'zext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1705 [1/1] (0.00ns)   --->   "%shl_ln1171_124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_155, i1 0"   --->   Operation 1705 'bitconcatenate' 'shl_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln1171_483 = zext i9 %shl_ln1171_124"   --->   Operation 1706 'zext' 'zext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1707 [1/1] (1.54ns)   --->   "%sub_ln1171_303 = sub i13 %zext_ln1171_483, i13 %zext_ln1171_482"   --->   Operation 1707 'sub' 'sub_ln1171_303' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln717_560 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_303, i32 3, i32 12"   --->   Operation 1708 'partselect' 'trunc_ln717_560' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln1171_484 = zext i11 %shl_ln717_125"   --->   Operation 1709 'zext' 'zext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1710 [1/1] (1.53ns)   --->   "%sub_ln1171_304 = sub i14 %zext_ln1171_484, i14 %zext_ln1171_480"   --->   Operation 1710 'sub' 'sub_ln1171_304' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1711 [1/1] (0.00ns)   --->   "%trunc_ln717_561 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_304, i32 3, i32 13"   --->   Operation 1711 'partselect' 'trunc_ln717_561' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1712 [1/1] (1.48ns)   --->   "%sub_ln1171_305 = sub i12 0, i12 %zext_ln717_230"   --->   Operation 1712 'sub' 'sub_ln1171_305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln717_562 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_305, i32 3, i32 11"   --->   Operation 1713 'partselect' 'trunc_ln717_562' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1714 [1/1] (5.28ns)   --->   "%mul_ln1171_216 = mul i14 %zext_ln717_225, i14 46"   --->   Operation 1714 'mul' 'mul_ln1171_216' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln42_346 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_216, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1715 'partselect' 'trunc_ln42_346' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1716 [1/1] (5.28ns)   --->   "%mul_ln717_110 = mul i13 %zext_ln717_226, i13 19"   --->   Operation 1716 'mul' 'mul_ln717_110' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln42_347 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_110, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1717 'partselect' 'trunc_ln42_347' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1718 [1/1] (5.28ns)   --->   "%mul_ln717_111 = mul i12 %zext_ln717_222, i12 13"   --->   Operation 1718 'mul' 'mul_ln717_111' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln42_348 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_111, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1719 'partselect' 'trunc_ln42_348' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln42_472 = zext i6 %mult_V_1020" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1720 'zext' 'zext_ln42_472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1721 [1/1] (5.28ns)   --->   "%mul_ln1171_217 = mul i14 %zext_ln717_225, i14 16363"   --->   Operation 1721 'mul' 'mul_ln1171_217' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln717_563 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_217, i32 3, i32 13"   --->   Operation 1722 'partselect' 'trunc_ln717_563' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1723 [1/1] (1.53ns)   --->   "%sub_ln717_117 = sub i13 %shl_ln1171_122, i13 %zext_ln717_229"   --->   Operation 1723 'sub' 'sub_ln717_117' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln42_349 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_117, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1724 'partselect' 'trunc_ln42_349' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln1171_486 = zext i8 %p_read_154"   --->   Operation 1725 'zext' 'zext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln1171_125 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_154, i5 0"   --->   Operation 1726 'bitconcatenate' 'shl_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln1171_488 = zext i13 %shl_ln1171_125"   --->   Operation 1727 'zext' 'zext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1728 [1/1] (0.00ns)   --->   "%shl_ln1171_126 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_154, i3 0"   --->   Operation 1728 'bitconcatenate' 'shl_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln1171_489 = zext i11 %shl_ln1171_126"   --->   Operation 1729 'zext' 'zext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln1171_490 = zext i11 %shl_ln1171_126"   --->   Operation 1730 'zext' 'zext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1731 [1/1] (1.53ns)   --->   "%sub_ln1171_306 = sub i14 %zext_ln1171_490, i14 %zext_ln1171_488"   --->   Operation 1731 'sub' 'sub_ln1171_306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln717_564 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_306, i32 3, i32 13"   --->   Operation 1732 'partselect' 'trunc_ln717_564' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln42_476 = zext i10 %trunc_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1733 'zext' 'zext_ln42_476' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1734 [1/1] (0.00ns)   --->   "%shl_ln717_126 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_154, i2 0"   --->   Operation 1734 'bitconcatenate' 'shl_ln717_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln717_231 = zext i10 %shl_ln717_126"   --->   Operation 1735 'zext' 'zext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln717_232 = zext i10 %shl_ln717_126"   --->   Operation 1736 'zext' 'zext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1737 [1/1] (1.41ns)   --->   "%sub_ln717_118 = sub i11 %zext_ln717_232, i11 %zext_ln1171_486"   --->   Operation 1737 'sub' 'sub_ln717_118' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln717_565 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_118, i32 3, i32 10"   --->   Operation 1738 'partselect' 'trunc_ln717_565' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1739 [1/1] (1.41ns)   --->   "%sub_ln1171_484 = sub i11 %zext_ln1171_486, i11 %zext_ln717_232"   --->   Operation 1739 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln717_566 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_484, i32 3, i32 10"   --->   Operation 1740 'partselect' 'trunc_ln717_566' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1741 [1/1] (1.48ns)   --->   "%sub_ln1171_307 = sub i12 0, i12 %zext_ln1171_489"   --->   Operation 1741 'sub' 'sub_ln1171_307' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln717_567 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_307, i32 3, i32 11"   --->   Operation 1742 'partselect' 'trunc_ln717_567' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1743 [1/1] (0.00ns)   --->   "%shl_ln717_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_154, i4 0"   --->   Operation 1743 'bitconcatenate' 'shl_ln717_127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln717_233 = zext i12 %shl_ln717_127"   --->   Operation 1744 'zext' 'zext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1745 [1/1] (1.54ns)   --->   "%sub_ln717_119 = sub i13 %zext_ln717_233, i13 %zext_ln717_231"   --->   Operation 1745 'sub' 'sub_ln717_119' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln42_355 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_119, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1746 'partselect' 'trunc_ln42_355' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1747 [1/1] (1.54ns)   --->   "%sub_ln1171_308 = sub i13 %zext_ln717_231, i13 %zext_ln717_233"   --->   Operation 1747 'sub' 'sub_ln1171_308' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln717_569 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_308, i32 3, i32 12"   --->   Operation 1748 'partselect' 'trunc_ln717_569' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln717_128 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_154, i1 0"   --->   Operation 1749 'bitconcatenate' 'shl_ln717_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln717_234 = zext i9 %shl_ln717_128"   --->   Operation 1750 'zext' 'zext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1751 [1/1] (1.53ns)   --->   "%sub_ln717_120 = sub i13 %shl_ln1171_125, i13 %zext_ln717_234"   --->   Operation 1751 'sub' 'sub_ln717_120' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln42_357 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_120, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1752 'partselect' 'trunc_ln42_357' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1753 [1/1] (1.41ns)   --->   "%add_ln717_88 = add i11 %zext_ln717_232, i11 %zext_ln1171_486"   --->   Operation 1753 'add' 'add_ln717_88' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_88, i32 3, i32 10"   --->   Operation 1754 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1755 [1/1] (1.53ns)   --->   "%sub_ln717_121 = sub i13 %shl_ln1171_125, i13 %zext_ln717_231"   --->   Operation 1755 'sub' 'sub_ln717_121' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln42_359 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_121, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1756 'partselect' 'trunc_ln42_359' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1757 [1/1] (1.41ns)   --->   "%sub_ln1171_309 = sub i11 0, i11 %zext_ln717_232"   --->   Operation 1757 'sub' 'sub_ln1171_309' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln717_570 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_309, i32 3, i32 10"   --->   Operation 1758 'partselect' 'trunc_ln717_570' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln717_153 = sext i8 %trunc_ln717_570"   --->   Operation 1759 'sext' 'sext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln1171_492 = zext i8 %p_read_153"   --->   Operation 1760 'zext' 'zext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1761 [1/1] (0.00ns)   --->   "%shl_ln717_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_153, i3 0"   --->   Operation 1761 'bitconcatenate' 'shl_ln717_129' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln717_237 = zext i11 %shl_ln717_129"   --->   Operation 1762 'zext' 'zext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1763 [1/1] (1.48ns)   --->   "%add_ln717_89 = add i12 %zext_ln717_237, i12 %zext_ln1171_492"   --->   Operation 1763 'add' 'add_ln717_89' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln42_360 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_89, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1764 'partselect' 'trunc_ln42_360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln42_487 = zext i6 %trunc_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1765 'zext' 'zext_ln42_487' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln717_239 = zext i8 %mult_V_1060"   --->   Operation 1766 'zext' 'zext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1767 [1/1] (0.00ns)   --->   "%shl_ln1171_127 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_153, i1 0"   --->   Operation 1767 'bitconcatenate' 'shl_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1768 [1/1] (1.48ns)   --->   "%sub_ln1171_485 = sub i12 %zext_ln1171_492, i12 %zext_ln717_237"   --->   Operation 1768 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln717_573 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_485, i32 3, i32 11"   --->   Operation 1769 'partselect' 'trunc_ln717_573' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1770 [1/1] (0.00ns)   --->   "%shl_ln1171_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_153, i4 0"   --->   Operation 1770 'bitconcatenate' 'shl_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln1171_495 = zext i12 %shl_ln1171_128"   --->   Operation 1771 'zext' 'zext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1772 [1/1] (1.54ns)   --->   "%sub_ln1171_311 = sub i13 0, i13 %zext_ln1171_495"   --->   Operation 1772 'sub' 'sub_ln1171_311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln717_240 = zext i9 %shl_ln1171_127"   --->   Operation 1773 'zext' 'zext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1774 [1/1] (1.48ns)   --->   "%add_ln717_91 = add i12 %zext_ln717_237, i12 %zext_ln717_240"   --->   Operation 1774 'add' 'add_ln717_91' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln42_363 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_91, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1775 'partselect' 'trunc_ln42_363' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln717_575 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_311, i32 3, i32 12"   --->   Operation 1776 'partselect' 'trunc_ln717_575' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln1171_501 = zext i8 %p_read_152"   --->   Operation 1777 'zext' 'zext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1778 [1/1] (0.00ns)   --->   "%shl_ln717_131 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_152, i4 0"   --->   Operation 1778 'bitconcatenate' 'shl_ln717_131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln717_241 = zext i12 %shl_ln717_131"   --->   Operation 1779 'zext' 'zext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1780 [1/1] (1.54ns)   --->   "%add_ln717_92 = add i13 %zext_ln717_241, i13 %zext_ln1171_501"   --->   Operation 1780 'add' 'add_ln717_92' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln42_365 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_92, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1781 'partselect' 'trunc_ln42_365' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1782 [1/1] (0.00ns)   --->   "%shl_ln717_132 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_152, i3 0"   --->   Operation 1782 'bitconcatenate' 'shl_ln717_132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln717_242 = zext i11 %shl_ln717_132"   --->   Operation 1783 'zext' 'zext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1784 [1/1] (0.00ns)   --->   "%mult_V_1104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_152, i1 0"   --->   Operation 1784 'bitconcatenate' 'mult_V_1104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln717_243 = zext i9 %mult_V_1104"   --->   Operation 1785 'zext' 'zext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln717_244 = zext i9 %mult_V_1104"   --->   Operation 1786 'zext' 'zext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1787 [1/1] (1.48ns)   --->   "%sub_ln717_123 = sub i12 %zext_ln717_242, i12 %zext_ln717_244"   --->   Operation 1787 'sub' 'sub_ln717_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln717_579 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_123, i32 3, i32 11"   --->   Operation 1788 'partselect' 'trunc_ln717_579' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1789 [1/1] (1.54ns)   --->   "%sub_ln717_124 = sub i13 %zext_ln717_241, i13 %zext_ln717_243"   --->   Operation 1789 'sub' 'sub_ln717_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln42_366 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_124, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1790 'partselect' 'trunc_ln42_366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1791 [1/1] (1.48ns)   --->   "%sub_ln1171_315 = sub i12 0, i12 %zext_ln717_242"   --->   Operation 1791 'sub' 'sub_ln1171_315' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1792 [1/1] (1.48ns)   --->   "%sub_ln1171_487 = sub i12 %zext_ln1171_499, i12 %zext_ln717_242"   --->   Operation 1792 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1793 [1/1] (0.00ns)   --->   "%trunc_ln717_586 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_487, i32 3, i32 11"   --->   Operation 1793 'partselect' 'trunc_ln717_586' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln42_499 = zext i9 %trunc_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1794 'zext' 'zext_ln42_499' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln42_500 = zext i8 %p_read_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1795 'zext' 'zext_ln42_500' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln42_501 = zext i8 %p_read_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1796 'zext' 'zext_ln42_501' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln717_248 = zext i10 %shl_ln717_134"   --->   Operation 1797 'zext' 'zext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln42_505 = zext i10 %trunc_ln42_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1798 'zext' 'zext_ln42_505' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln1171_131 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_151, i5 0"   --->   Operation 1799 'bitconcatenate' 'shl_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln1171_504 = zext i13 %shl_ln1171_131"   --->   Operation 1800 'zext' 'zext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1171_505 = zext i10 %shl_ln717_134"   --->   Operation 1801 'zext' 'zext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1802 [1/1] (1.53ns)   --->   "%add_ln1171_29 = add i14 %zext_ln1171_504, i14 %zext_ln1171_505"   --->   Operation 1802 'add' 'add_ln1171_29' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln42_371 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_29, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1803 'partselect' 'trunc_ln42_371' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i13 %sub_ln1171_318"   --->   Operation 1804 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1805 [1/1] (1.53ns)   --->   "%sub_ln1171_319 = sub i14 %sext_ln1171_79, i14 %zext_ln1171_505"   --->   Operation 1805 'sub' 'sub_ln1171_319' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln717_587 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_319, i32 3, i32 13"   --->   Operation 1806 'partselect' 'trunc_ln717_587' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1807 [1/1] (1.41ns)   --->   "%add_ln717_94 = add i11 %zext_ln717_248, i11 %zext_ln42_500"   --->   Operation 1807 'add' 'add_ln717_94' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1808 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_94, i32 3, i32 10"   --->   Operation 1808 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1809 [1/1] (1.41ns)   --->   "%sub_ln1171_488 = sub i11 %zext_ln42_500, i11 %zext_ln717_248"   --->   Operation 1809 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln717_589 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_488, i32 3, i32 10"   --->   Operation 1810 'partselect' 'trunc_ln717_589' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_151, i3 0"   --->   Operation 1811 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln1171_506 = zext i11 %tmp_17"   --->   Operation 1812 'zext' 'zext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1813 [1/1] (1.48ns)   --->   "%sub_ln1171_489 = sub i12 %zext_ln42_501, i12 %zext_ln1171_506"   --->   Operation 1813 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln717_590 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_489, i32 3, i32 11"   --->   Operation 1814 'partselect' 'trunc_ln717_590' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1815 [1/1] (1.48ns)   --->   "%sub_ln1171_320 = sub i12 0, i12 %zext_ln1171_506"   --->   Operation 1815 'sub' 'sub_ln1171_320' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln717_591 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_320, i32 3, i32 11"   --->   Operation 1816 'partselect' 'trunc_ln717_591' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1817 [1/1] (1.41ns)   --->   "%sub_ln717_126 = sub i11 %zext_ln717_248, i11 %zext_ln42_500"   --->   Operation 1817 'sub' 'sub_ln717_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln717_592 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_126, i32 3, i32 10"   --->   Operation 1818 'partselect' 'trunc_ln717_592' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln42_138 = sext i8 %trunc_ln717_592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1819 'sext' 'sext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln42_509 = zext i10 %sext_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1820 'zext' 'zext_ln42_509' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1821 [1/1] (0.00ns)   --->   "%shl_ln717_135 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_150, i4 0"   --->   Operation 1821 'bitconcatenate' 'shl_ln717_135' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln717_251 = zext i12 %shl_ln717_135"   --->   Operation 1822 'zext' 'zext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1823 [1/1] (1.54ns)   --->   "%sub_ln1171_322 = sub i13 0, i13 %zext_ln717_251"   --->   Operation 1823 'sub' 'sub_ln1171_322' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1824 [1/1] (0.00ns)   --->   "%shl_ln1171_134 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_148, i4 0"   --->   Operation 1824 'bitconcatenate' 'shl_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln1171_527 = zext i12 %shl_ln1171_134"   --->   Operation 1825 'zext' 'zext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1826 [1/1] (0.00ns)   --->   "%shl_ln1171_135 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_148, i1 0"   --->   Operation 1826 'bitconcatenate' 'shl_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln1171_528 = zext i9 %shl_ln1171_135"   --->   Operation 1827 'zext' 'zext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln1171_529 = zext i9 %shl_ln1171_135"   --->   Operation 1828 'zext' 'zext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1829 [1/1] (1.54ns)   --->   "%sub_ln1171_330 = sub i13 %zext_ln1171_529, i13 %zext_ln1171_527"   --->   Operation 1829 'sub' 'sub_ln1171_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln717_609 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_330, i32 3, i32 12"   --->   Operation 1830 'partselect' 'trunc_ln717_609' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1831 [1/1] (0.00ns)   --->   "%shl_ln1171_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_148, i3 0"   --->   Operation 1831 'bitconcatenate' 'shl_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln1171_533 = zext i11 %shl_ln1171_137"   --->   Operation 1832 'zext' 'zext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1833 [1/1] (1.48ns)   --->   "%sub_ln1171_332 = sub i12 0, i12 %zext_ln1171_533"   --->   Operation 1833 'sub' 'sub_ln1171_332' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1834 [1/1] (1.36ns)   --->   "%sub_ln1171_334 = sub i10 0, i10 %zext_ln1171_528"   --->   Operation 1834 'sub' 'sub_ln1171_334' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1835 [1/1] (0.00ns)   --->   "%trunc_ln717_613 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_334, i32 3, i32 9"   --->   Operation 1835 'partselect' 'trunc_ln717_613' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln717_259 = zext i9 %shl_ln1171_135"   --->   Operation 1836 'zext' 'zext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1837 [1/1] (1.54ns)   --->   "%add_ln717_99 = add i13 %zext_ln1171_527, i13 %zext_ln1171_529"   --->   Operation 1837 'add' 'add_ln717_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln42_388 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_99, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1838 'partselect' 'trunc_ln42_388' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1839 [1/1] (1.48ns)   --->   "%sub_ln717_136 = sub i12 %zext_ln1171_533, i12 %zext_ln717_259"   --->   Operation 1839 'sub' 'sub_ln717_136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln717_620 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_136, i32 3, i32 11"   --->   Operation 1840 'partselect' 'trunc_ln717_620' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln1171_541 = zext i8 %p_read_146"   --->   Operation 1841 'zext' 'zext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1842 [1/1] (0.00ns)   --->   "%shl_ln1171_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_146, i3 0"   --->   Operation 1842 'bitconcatenate' 'shl_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1843 [1/1] (0.00ns)   --->   "%shl_ln1171_141 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_146, i5 0"   --->   Operation 1843 'bitconcatenate' 'shl_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln717_267 = zext i11 %shl_ln1171_140"   --->   Operation 1844 'zext' 'zext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_146, i2 0"   --->   Operation 1845 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln1171_548 = zext i10 %tmp_19"   --->   Operation 1846 'zext' 'zext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1847 [1/1] (1.41ns)   --->   "%sub_ln1171_494 = sub i11 %zext_ln1171_541, i11 %zext_ln1171_548"   --->   Operation 1847 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln717_627 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_494, i32 3, i32 10"   --->   Operation 1848 'partselect' 'trunc_ln717_627' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1849 [1/1] (1.41ns)   --->   "%add_ln717_104 = add i11 %zext_ln1171_548, i11 %zext_ln1171_541"   --->   Operation 1849 'add' 'add_ln717_104' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1850 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_104, i32 3, i32 10"   --->   Operation 1850 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln717_270 = zext i8 %mult_V_1296"   --->   Operation 1851 'zext' 'zext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1852 [1/1] (1.53ns)   --->   "%sub_ln717_138 = sub i13 %shl_ln1171_141, i13 %zext_ln717_267"   --->   Operation 1852 'sub' 'sub_ln717_138' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln42_409 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_138, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1853 'partselect' 'trunc_ln42_409' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln1171_558 = zext i8 %p_read_144"   --->   Operation 1854 'zext' 'zext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_1364 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_144, i1 0"   --->   Operation 1855 'bitconcatenate' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln717_280 = zext i9 %mult_V_1364"   --->   Operation 1856 'zext' 'zext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1857 [1/1] (0.00ns)   --->   "%shl_ln717_150 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_144, i4 0"   --->   Operation 1857 'bitconcatenate' 'shl_ln717_150' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln717_282 = zext i12 %shl_ln717_150"   --->   Operation 1858 'zext' 'zext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1859 [1/1] (1.30ns)   --->   "%sub_ln1171_348 = sub i9 0, i9 %zext_ln1171_558"   --->   Operation 1859 'sub' 'sub_ln1171_348' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln717_638 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_348, i32 3, i32 8"   --->   Operation 1860 'partselect' 'trunc_ln717_638' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1861 [1/1] (1.54ns)   --->   "%add_ln717_108 = add i13 %zext_ln717_282, i13 %zext_ln717_280"   --->   Operation 1861 'add' 'add_ln717_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln42_418 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_108, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1862 'partselect' 'trunc_ln42_418' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1863 [1/1] (1.54ns)   --->   "%sub_ln717_142 = sub i13 %zext_ln717_282, i13 %zext_ln717_280"   --->   Operation 1863 'sub' 'sub_ln717_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln42_422 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_142, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1864 'partselect' 'trunc_ln42_422' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1865 [1/1] (0.00ns)   --->   "%shl_ln1171_144 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_143, i3 0"   --->   Operation 1865 'bitconcatenate' 'shl_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln1171_564 = zext i11 %shl_ln1171_144"   --->   Operation 1866 'zext' 'zext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1867 [1/1] (1.48ns)   --->   "%sub_ln1171_349 = sub i12 0, i12 %zext_ln1171_564"   --->   Operation 1867 'sub' 'sub_ln1171_349' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1868 [1/1] (0.00ns)   --->   "%shl_ln717_156 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_141, i4 0"   --->   Operation 1868 'bitconcatenate' 'shl_ln717_156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln717_294 = zext i12 %shl_ln717_156"   --->   Operation 1869 'zext' 'zext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1870 [1/1] (1.54ns)   --->   "%add_ln717_112 = add i13 %zext_ln717_294, i13 %zext_ln1171_575"   --->   Operation 1870 'add' 'add_ln717_112' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1871 [1/1] (0.00ns)   --->   "%trunc_ln42_436 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_112, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1871 'partselect' 'trunc_ln42_436' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1872 [1/1] (1.54ns)   --->   "%sub_ln1171_362 = sub i13 0, i13 %zext_ln717_294"   --->   Operation 1872 'sub' 'sub_ln1171_362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln1171_594 = zext i8 %p_read_139"   --->   Operation 1873 'zext' 'zext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1874 [1/1] (0.00ns)   --->   "%shl_ln717_162 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_139, i3 0"   --->   Operation 1874 'bitconcatenate' 'shl_ln717_162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln717_301 = zext i11 %shl_ln717_162"   --->   Operation 1875 'zext' 'zext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1876 [1/1] (1.48ns)   --->   "%add_ln717_115 = add i12 %zext_ln717_301, i12 %zext_ln1171_594"   --->   Operation 1876 'add' 'add_ln717_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln42_446 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_115, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1877 'partselect' 'trunc_ln42_446' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1878 [1/1] (1.48ns)   --->   "%sub_ln1171_370 = sub i12 0, i12 %zext_ln717_301"   --->   Operation 1878 'sub' 'sub_ln1171_370' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1879 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_139, i32 3, i32 7"   --->   Operation 1879 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1880 [1/1] (0.00ns)   --->   "%shl_ln717_165 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_138, i3 0"   --->   Operation 1880 'bitconcatenate' 'shl_ln717_165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln717_304 = zext i11 %shl_ln717_165"   --->   Operation 1881 'zext' 'zext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1882 [1/1] (1.48ns)   --->   "%sub_ln1171_374 = sub i12 0, i12 %zext_ln717_304"   --->   Operation 1882 'sub' 'sub_ln1171_374' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln42_626 = zext i6 %trunc_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1883 'zext' 'zext_ln42_626' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln1171_612 = zext i8 %p_read_136"   --->   Operation 1884 'zext' 'zext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln1171_613 = zext i8 %p_read_136"   --->   Operation 1885 'zext' 'zext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln1171_158 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_136, i4 0"   --->   Operation 1886 'bitconcatenate' 'shl_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln1171_616 = zext i12 %shl_ln1171_158"   --->   Operation 1887 'zext' 'zext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1888 [1/1] (1.54ns)   --->   "%sub_ln1171_385 = sub i13 0, i13 %zext_ln1171_616"   --->   Operation 1888 'sub' 'sub_ln1171_385' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1889 [1/1] (0.00ns)   --->   "%shl_ln717_170 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_136, i5 0"   --->   Operation 1889 'bitconcatenate' 'shl_ln717_170' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1890 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_136, i32 3, i32 7"   --->   Operation 1890 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1891 [1/1] (1.30ns)   --->   "%sub_ln1171_387 = sub i9 0, i9 %zext_ln1171_613"   --->   Operation 1891 'sub' 'sub_ln1171_387' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln717_696 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_387, i32 3, i32 8"   --->   Operation 1892 'partselect' 'trunc_ln717_696' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1893 [1/1] (0.00ns)   --->   "%mult_V_1630 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_136, i1 0"   --->   Operation 1893 'bitconcatenate' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln717_315 = zext i9 %mult_V_1630"   --->   Operation 1894 'zext' 'zext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1895 [1/1] (1.54ns)   --->   "%sub_ln717_163 = sub i13 %zext_ln1171_616, i13 %zext_ln717_315"   --->   Operation 1895 'sub' 'sub_ln717_163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln42_462 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_163, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1896 'partselect' 'trunc_ln42_462' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln1171_617 = zext i13 %shl_ln717_170"   --->   Operation 1897 'zext' 'zext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1898 [1/1] (0.00ns)   --->   "%shl_ln1171_159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_136, i2 0"   --->   Operation 1898 'bitconcatenate' 'shl_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln1171_618 = zext i10 %shl_ln1171_159"   --->   Operation 1899 'zext' 'zext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1900 [1/1] (1.53ns)   --->   "%add_ln1171_33 = add i14 %zext_ln1171_617, i14 %zext_ln1171_618"   --->   Operation 1900 'add' 'add_ln1171_33' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1901 [1/1] (0.00ns)   --->   "%trunc_ln42_463 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_33, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1901 'partselect' 'trunc_ln42_463' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1902 [1/1] (1.54ns)   --->   "%sub_ln717_164 = sub i13 %zext_ln1171_616, i13 %zext_ln1171_612"   --->   Operation 1902 'sub' 'sub_ln717_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln42_465 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_164, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1903 'partselect' 'trunc_ln42_465' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln42_634 = zext i5 %mult_V_1635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1904 'zext' 'zext_ln42_634' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln717_323 = zext i8 %p_read_133"   --->   Operation 1905 'zext' 'zext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1906 [1/1] (0.00ns)   --->   "%shl_ln717_175 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_133, i4 0"   --->   Operation 1906 'bitconcatenate' 'shl_ln717_175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln717_324 = zext i12 %shl_ln717_175"   --->   Operation 1907 'zext' 'zext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln717_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_133, i2 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln717_176' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln717_325 = zext i10 %shl_ln717_176"   --->   Operation 1909 'zext' 'zext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln717_326 = zext i10 %shl_ln717_176"   --->   Operation 1910 'zext' 'zext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1911 [1/1] (1.54ns)   --->   "%sub_ln717_171 = sub i13 %zext_ln717_324, i13 %zext_ln717_325"   --->   Operation 1911 'sub' 'sub_ln717_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln42_474 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_171, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1912 'partselect' 'trunc_ln42_474' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1913 [1/1] (1.41ns)   --->   "%sub_ln717_172 = sub i11 %zext_ln717_326, i11 %zext_ln717_323"   --->   Operation 1913 'sub' 'sub_ln717_172' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln717_711 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_172, i32 3, i32 10"   --->   Operation 1914 'partselect' 'trunc_ln717_711' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1915 [1/1] (1.41ns)   --->   "%sub_ln1171_395 = sub i11 0, i11 %zext_ln717_326"   --->   Operation 1915 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln717_712 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_395, i32 3, i32 10"   --->   Operation 1916 'partselect' 'trunc_ln717_712' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln717_327 = zext i9 %mult_V_1703"   --->   Operation 1917 'zext' 'zext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1918 [1/1] (1.54ns)   --->   "%sub_ln1171_397 = sub i13 %zext_ln717_325, i13 %zext_ln717_324"   --->   Operation 1918 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln717_714 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_397, i32 3, i32 12"   --->   Operation 1919 'partselect' 'trunc_ln717_714' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1920 [1/1] (1.54ns)   --->   "%sub_ln1171_398 = sub i13 0, i13 %zext_ln717_324"   --->   Operation 1920 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1921 [1/1] (1.54ns)   --->   "%add_ln717_122 = add i13 %zext_ln717_324, i13 %zext_ln717_327"   --->   Operation 1921 'add' 'add_ln717_122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln42_477 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_122, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1922 'partselect' 'trunc_ln42_477' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln717_716 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_398, i32 3, i32 12"   --->   Operation 1923 'partselect' 'trunc_ln717_716' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1924 [1/1] (0.00ns)   --->   "%shl_ln717_178 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_132, i2 0"   --->   Operation 1924 'bitconcatenate' 'shl_ln717_178' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln717_333 = zext i10 %shl_ln717_178"   --->   Operation 1925 'zext' 'zext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1926 [1/1] (0.00ns)   --->   "%shl_ln717_181 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_132, i4 0"   --->   Operation 1926 'bitconcatenate' 'shl_ln717_181' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln717_339 = zext i12 %shl_ln717_181"   --->   Operation 1927 'zext' 'zext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1928 [1/1] (1.54ns)   --->   "%sub_ln717_175 = sub i13 %zext_ln717_339, i13 %zext_ln717_333"   --->   Operation 1928 'sub' 'sub_ln717_175' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln42_478 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_175, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1929 'partselect' 'trunc_ln42_478' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1930 [1/1] (1.54ns)   --->   "%add_ln717_125 = add i13 %zext_ln717_339, i13 %zext_ln717_333"   --->   Operation 1930 'add' 'add_ln717_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln42_482 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_125, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1931 'partselect' 'trunc_ln42_482' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln1171_163 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_131, i4 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1171_645 = zext i12 %shl_ln1171_163"   --->   Operation 1933 'zext' 'zext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1934 [1/1] (0.00ns)   --->   "%shl_ln1171_164 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_131, i2 0"   --->   Operation 1934 'bitconcatenate' 'shl_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln1171_646 = zext i10 %shl_ln1171_164"   --->   Operation 1935 'zext' 'zext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln1171_647 = zext i10 %shl_ln1171_164"   --->   Operation 1936 'zext' 'zext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1937 [1/1] (1.54ns)   --->   "%sub_ln1171_403 = sub i13 %zext_ln1171_647, i13 %zext_ln1171_645"   --->   Operation 1937 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln717_724 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_403, i32 3, i32 12"   --->   Operation 1938 'partselect' 'trunc_ln717_724' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1939 [1/1] (1.54ns)   --->   "%add_ln717_126 = add i13 %zext_ln1171_645, i13 %zext_ln1171_647"   --->   Operation 1939 'add' 'add_ln717_126' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln42_489 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_126, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1940 'partselect' 'trunc_ln42_489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1941 [1/1] (1.54ns)   --->   "%sub_ln717_177 = sub i13 %zext_ln1171_645, i13 %zext_ln1171_647"   --->   Operation 1941 'sub' 'sub_ln717_177' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1942 [1/1] (0.00ns)   --->   "%trunc_ln42_491 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_177, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1942 'partselect' 'trunc_ln42_491' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1943 [1/1] (1.54ns)   --->   "%sub_ln1171_404 = sub i13 0, i13 %zext_ln1171_645"   --->   Operation 1943 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1944 [1/1] (1.41ns)   --->   "%sub_ln1171_406 = sub i11 0, i11 %zext_ln1171_646"   --->   Operation 1944 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln717_727 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_406, i32 3, i32 10"   --->   Operation 1945 'partselect' 'trunc_ln717_727' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_128, i3 0"   --->   Operation 1946 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln1171_678 = zext i11 %tmp_26"   --->   Operation 1947 'zext' 'zext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1948 [1/1] (1.48ns)   --->   "%sub_ln1171_425 = sub i12 0, i12 %zext_ln1171_678"   --->   Operation 1948 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1949 [1/1] (0.00ns)   --->   "%shl_ln1171_180 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_125, i4 0"   --->   Operation 1949 'bitconcatenate' 'shl_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln1171_697 = zext i12 %shl_ln1171_180"   --->   Operation 1950 'zext' 'zext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1951 [1/1] (0.00ns)   --->   "%shl_ln1171_181 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_125, i2 0"   --->   Operation 1951 'bitconcatenate' 'shl_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln1171_698 = zext i10 %shl_ln1171_181"   --->   Operation 1952 'zext' 'zext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1953 [1/1] (1.41ns)   --->   "%sub_ln1171_442 = sub i11 0, i11 %zext_ln1171_698"   --->   Operation 1953 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i11 %sub_ln1171_442"   --->   Operation 1954 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1955 [1/1] (1.48ns)   --->   "%sub_ln1171_443 = sub i12 %sext_ln1171_106, i12 %zext_ln1171_695"   --->   Operation 1955 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln717_774 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_443, i32 3, i32 11"   --->   Operation 1956 'partselect' 'trunc_ln717_774' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1957 [1/1] (1.54ns)   --->   "%sub_ln717_190 = sub i13 %zext_ln1171_697, i13 %zext_ln1171_71"   --->   Operation 1957 'sub' 'sub_ln717_190' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln42_523 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_190, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1958 'partselect' 'trunc_ln42_523' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1959 [1/1] (0.00ns)   --->   "%shl_ln1171_183 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_124, i1 0"   --->   Operation 1959 'bitconcatenate' 'shl_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln1171_707 = zext i9 %shl_ln1171_183"   --->   Operation 1960 'zext' 'zext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1961 [1/1] (1.36ns)   --->   "%sub_ln1171_447 = sub i10 0, i10 %zext_ln1171_707"   --->   Operation 1961 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1962 [1/1] (0.00ns)   --->   "%trunc_ln717_779 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_447, i32 3, i32 9"   --->   Operation 1962 'partselect' 'trunc_ln717_779' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i7 %trunc_ln717_779"   --->   Operation 1963 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1964 [1/1] (0.00ns)   --->   "%shl_ln717_190 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_124, i3 0"   --->   Operation 1964 'bitconcatenate' 'shl_ln717_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln717_360 = zext i11 %shl_ln717_190"   --->   Operation 1965 'zext' 'zext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln42_726 = zext i9 %trunc_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1966 'zext' 'zext_ln42_726' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln717_362 = zext i9 %shl_ln1171_183"   --->   Operation 1967 'zext' 'zext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1968 [1/1] (1.48ns)   --->   "%sub_ln717_193 = sub i12 %zext_ln717_360, i12 %zext_ln717_362"   --->   Operation 1968 'sub' 'sub_ln717_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln717_786 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_193, i32 3, i32 11"   --->   Operation 1969 'partselect' 'trunc_ln717_786' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1970 [1/1] (0.00ns)   --->   "%shl_ln1171_184 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_123, i3 0"   --->   Operation 1970 'bitconcatenate' 'shl_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln1171_713 = zext i11 %shl_ln1171_184"   --->   Operation 1971 'zext' 'zext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1972 [1/1] (1.48ns)   --->   "%sub_ln1171_451 = sub i12 0, i12 %zext_ln1171_713"   --->   Operation 1972 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln717_787 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_451, i32 3, i32 11"   --->   Operation 1973 'partselect' 'trunc_ln717_787' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i9 %trunc_ln717_787"   --->   Operation 1974 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1975 [1/1] (1.48ns)   --->   "%add_ln712_597 = add i11 %trunc_ln42_352, i11 %zext_ln42_505"   --->   Operation 1975 'add' 'add_ln712_597' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1976 [1/1] (1.41ns)   --->   "%add_ln712_609 = add i11 %sext_ln717_102, i11 %sext_ln1171_188"   --->   Operation 1976 'add' 'add_ln712_609' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1977 [1/1] (1.36ns)   --->   "%add_ln712_610 = add i10 %sext_ln717_119, i10 %sext_ln717_142"   --->   Operation 1977 'add' 'add_ln712_610' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1978 [1/1] (1.36ns)   --->   "%add_ln712_638 = add i10 %sext_ln1171_167, i10 %sext_ln1171_244"   --->   Operation 1978 'add' 'add_ln712_638' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1979 [1/1] (1.41ns)   --->   "%add_ln712_685 = add i11 %zext_ln42_368, i11 %zext_ln42_376"   --->   Operation 1979 'add' 'add_ln712_685' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1980 [1/1] (1.41ns)   --->   "%add_ln712_695 = add i10 %zext_ln42_726, i10 416"   --->   Operation 1980 'add' 'add_ln712_695' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1981 [1/1] (1.30ns)   --->   "%add_ln712_697 = add i9 %zext_ln1171_479, i9 %zext_ln1171_613"   --->   Operation 1981 'add' 'add_ln712_697' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln712_256 = zext i9 %add_ln712_697"   --->   Operation 1982 'zext' 'zext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1983 [1/1] (1.36ns)   --->   "%add_ln712_698 = add i10 %zext_ln712_256, i10 %zext_ln1171_309"   --->   Operation 1983 'add' 'add_ln712_698' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1984 [1/1] (1.41ns)   --->   "%add_ln712_721 = add i11 %zext_ln717_188, i11 %zext_ln42_389"   --->   Operation 1984 'add' 'add_ln712_721' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln712_266 = zext i6 %add_ln712_723"   --->   Operation 1985 'zext' 'zext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_725 = add i11 %add_ln712_724, i11 %zext_ln42_441"   --->   Operation 1986 'add' 'add_ln712_725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1987 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_726 = add i11 %add_ln712_725, i11 %zext_ln712_266"   --->   Operation 1987 'add' 'add_ln712_726' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1988 [1/1] (1.36ns)   --->   "%add_ln712_794 = add i10 %sext_ln1171_332, i10 %sext_ln717_249"   --->   Operation 1988 'add' 'add_ln712_794' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1989 [1/1] (1.36ns)   --->   "%add_ln712_809 = add i9 %zext_ln42_461, i9 %trunc_ln42_360"   --->   Operation 1989 'add' 'add_ln712_809' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1990 [1/1] (1.54ns)   --->   "%add_ln712_830 = add i13 %sext_ln717_126, i13 %sext_ln717_138"   --->   Operation 1990 'add' 'add_ln712_830' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1991 [1/1] (1.28ns)   --->   "%add_ln712_844 = add i7 %zext_ln42_383, i7 %zext_ln42_487"   --->   Operation 1991 'add' 'add_ln712_844' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1992 [1/1] (1.30ns)   --->   "%add_ln712_858 = add i9 %sext_ln1171_179, i9 %sext_ln1171_182"   --->   Operation 1992 'add' 'add_ln712_858' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1993 [1/1] (1.48ns)   --->   "%add_ln712_860 = add i12 %sext_ln717_98, i12 %sext_ln1171_197"   --->   Operation 1993 'add' 'add_ln712_860' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1994 [1/1] (1.41ns)   --->   "%add_ln712_875 = add i11 %zext_ln717_106, i11 %zext_ln42_293"   --->   Operation 1994 'add' 'add_ln712_875' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1995 [1/1] (1.41ns)   --->   "%add_ln712_878 = add i10 %trunc_ln42_278, i10 %zext_ln42_394"   --->   Operation 1995 'add' 'add_ln712_878' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1996 [1/1] (1.41ns)   --->   "%add_ln712_879 = add i11 %zext_ln42_417, i11 %zext_ln42_423"   --->   Operation 1996 'add' 'add_ln712_879' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1997 [1/1] (1.53ns)   --->   "%add_ln712_894 = add i14 %sext_ln42_74, i14 %sext_ln42_92"   --->   Operation 1997 'add' 'add_ln712_894' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1998 [1/1] (1.41ns)   --->   "%add_ln712_896 = add i11 %sext_ln717_108, i11 %sext_ln717_111"   --->   Operation 1998 'add' 'add_ln712_896' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln712_334 = zext i7 %add_ln712_919"   --->   Operation 1999 'zext' 'zext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2000 [1/1] (1.41ns)   --->   "%add_ln712_920 = add i11 %zext_ln712_334, i11 %zext_ln42_319"   --->   Operation 2000 'add' 'add_ln712_920' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_959 = add i10 %trunc_ln42_217, i10 %zext_ln42_329"   --->   Operation 2001 'add' 'add_ln712_959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2002 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_960 = add i10 %add_ln712_959, i10 %zext_ln42_283"   --->   Operation 2002 'add' 'add_ln712_960' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_965 = add i11 %zext_ln42_397, i11 %zext_ln42_403"   --->   Operation 2003 'add' 'add_ln712_965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2004 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_966 = add i11 %add_ln712_965, i11 %zext_ln42_382"   --->   Operation 2004 'add' 'add_ln712_966' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2005 [1/1] (1.41ns)   --->   "%add_ln712_968 = add i11 %zext_ln42_419, i11 %zext_ln42_445"   --->   Operation 2005 'add' 'add_ln712_968' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_969 = add i11 %zext_ln42_476, i11 %zext_ln717_239"   --->   Operation 2006 'add' 'add_ln712_969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2007 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_970 = add i11 %add_ln712_969, i11 %zext_ln42_464"   --->   Operation 2007 'add' 'add_ln712_970' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2008 [1/1] (1.36ns)   --->   "%add_ln712_985 = add i10 %sext_ln42_73, i10 %sext_ln1171_172"   --->   Operation 2008 'add' 'add_ln712_985' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2009 [1/1] (1.41ns)   --->   "%add_ln712_1019 = add i11 %zext_ln42_320, i11 %zext_ln42_334"   --->   Operation 2009 'add' 'add_ln712_1019' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln712_390 = zext i12 %add_ln712_1041"   --->   Operation 2010 'zext' 'zext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln712_393 = zext i12 %add_ln712_1044"   --->   Operation 2011 'zext' 'zext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2012 [1/1] (1.54ns)   --->   "%add_ln712_1045 = add i13 %zext_ln712_393, i13 %zext_ln712_390"   --->   Operation 2012 'add' 'add_ln712_1045' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2013 [1/1] (1.36ns)   --->   "%add_ln712_1078 = add i10 %zext_ln42_267, i10 %zext_ln42_278"   --->   Operation 2013 'add' 'add_ln712_1078' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2014 [1/1] (1.48ns)   --->   "%add_ln712_1083 = add i11 %zext_ln717_199, i11 %trunc_ln42_310"   --->   Operation 2014 'add' 'add_ln712_1083' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2015 [1/1] (1.41ns)   --->   "%add_ln712_1114 = add i11 %zext_ln42_367, i11 %zext_ln42_385"   --->   Operation 2015 'add' 'add_ln712_1114' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln712_431 = zext i11 %add_ln712_1119"   --->   Operation 2016 'zext' 'zext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln712_432 = zext i7 %add_ln712_1120"   --->   Operation 2017 'zext' 'zext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2018 [1/1] (1.41ns)   --->   "%add_ln712_1121 = add i11 %zext_ln712_432, i11 %zext_ln42_427"   --->   Operation 2018 'add' 'add_ln712_1121' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln712_433 = zext i11 %add_ln712_1121"   --->   Operation 2019 'zext' 'zext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2020 [1/1] (1.48ns)   --->   "%add_ln712_1122 = add i12 %zext_ln712_433, i12 %zext_ln712_431"   --->   Operation 2020 'add' 'add_ln712_1122' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2021 [1/1] (1.48ns)   --->   "%add_ln712_1143 = add i12 %sext_ln717_105, i12 %sext_ln42_104"   --->   Operation 2021 'add' 'add_ln712_1143' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2022 [1/1] (1.36ns)   --->   "%add_ln712_1145 = add i10 %sext_ln717_107, i10 %sext_ln717_119"   --->   Operation 2022 'add' 'add_ln712_1145' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1146 = add i12 %sext_ln717_130, i12 %sext_ln1171_234"   --->   Operation 2023 'add' 'add_ln712_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2024 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1147 = add i12 %add_ln712_1146, i12 %sext_ln1171_221"   --->   Operation 2024 'add' 'add_ln712_1147' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2025 [1/1] (1.48ns)   --->   "%add_ln712_1150 = add i12 %sext_ln717_145, i12 %sext_ln1171_252"   --->   Operation 2025 'add' 'add_ln712_1150' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2026 [1/1] (1.41ns)   --->   "%add_ln712_1160 = add i11 %zext_ln42_277, i11 %zext_ln42_289"   --->   Operation 2026 'add' 'add_ln712_1160' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2027 [1/1] (1.41ns)   --->   "%add_ln712_1161 = add i11 %zext_ln42_321, i11 %zext_ln42_356"   --->   Operation 2027 'add' 'add_ln712_1161' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2028 [1/1] (1.41ns)   --->   "%add_ln712_1199 = add i11 %zext_ln42_294, i11 %zext_ln42_362"   --->   Operation 2028 'add' 'add_ln712_1199' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2029 [1/1] (1.48ns)   --->   "%add_ln712_1251 = add i12 %zext_ln42_374, i12 %zext_ln42_420"   --->   Operation 2029 'add' 'add_ln712_1251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2030 [1/1] (1.48ns)   --->   "%add_ln712_1285 = add i11 %zext_ln717_270, i11 %trunc_ln42_425"   --->   Operation 2030 'add' 'add_ln712_1285' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2031 [1/1] (1.41ns)   --->   "%add_ln712_1304 = add i11 %sext_ln717_134, i11 %sext_ln1171_236"   --->   Operation 2031 'add' 'add_ln712_1304' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2032 [1/1] (1.41ns)   --->   "%add_ln712_1411 = add i11 %zext_ln1171_318, i11 %zext_ln42_323"   --->   Operation 2032 'add' 'add_ln712_1411' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2033 [1/1] (1.41ns)   --->   "%add_ln712_1412 = add i10 %trunc_ln42_312, i10 %zext_ln42_429"   --->   Operation 2033 'add' 'add_ln712_1412' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2034 [1/1] (1.41ns)   --->   "%add_ln712_1417 = add i11 %zext_ln42_442, i11 %zext_ln42_459"   --->   Operation 2034 'add' 'add_ln712_1417' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2035 [1/1] (1.41ns)   --->   "%add_ln712_1456 = add i10 %zext_ln42_283, i10 %trunc_ln42_224"   --->   Operation 2035 'add' 'add_ln712_1456' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln712_560 = zext i10 %add_ln712_1456"   --->   Operation 2036 'zext' 'zext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2037 [1/1] (1.41ns)   --->   "%add_ln712_1457 = add i11 %zext_ln712_560, i11 %zext_ln42_271"   --->   Operation 2037 'add' 'add_ln712_1457' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2038 [1/1] (1.41ns)   --->   "%add_ln712_1458 = add i11 %zext_ln42_309, i11 %zext_ln42_321"   --->   Operation 2038 'add' 'add_ln712_1458' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2039 [1/1] (1.28ns)   --->   "%add_ln712_1480 = add i7 %zext_ln42_626, i7 %zext_ln42_634"   --->   Operation 2039 'add' 'add_ln712_1480' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2040 [1/1] (1.41ns)   --->   "%add_ln712_1498 = add i10 %zext_ln42_351, i10 %trunc_ln42_293"   --->   Operation 2040 'add' 'add_ln712_1498' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln712_585 = zext i10 %add_ln712_1498"   --->   Operation 2041 'zext' 'zext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2042 [1/1] (1.41ns)   --->   "%add_ln712_1499 = add i11 %zext_ln712_585, i11 %zext_ln42_325"   --->   Operation 2042 'add' 'add_ln712_1499' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2043 [1/1] (1.36ns)   --->   "%add_ln712_1516 = add i10 %sext_ln717_137, i10 %sext_ln717_141"   --->   Operation 2043 'add' 'add_ln712_1516' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2044 [1/1] (1.48ns)   --->   "%add_ln712_1532 = add i11 %zext_ln42_363, i11 %trunc_ln42_274"   --->   Operation 2044 'add' 'add_ln712_1532' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2045 [1/1] (1.41ns)   --->   "%add_ln712_1564 = add i11 %sext_ln1171_193, i11 %sext_ln717_125"   --->   Operation 2045 'add' 'add_ln712_1564' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2046 [1/1] (1.41ns)   --->   "%add_ln712_1578 = add i11 %zext_ln42_472, i11 %zext_ln42_509"   --->   Operation 2046 'add' 'add_ln712_1578' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln712_633 = zext i10 %add_ln712_1615"   --->   Operation 2047 'zext' 'zext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln712_634 = zext i6 %add_ln712_1616"   --->   Operation 2048 'zext' 'zext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2049 [1/1] (1.36ns)   --->   "%add_ln712_1617 = add i9 %zext_ln712_634, i9 %trunc_ln42_315"   --->   Operation 2049 'add' 'add_ln712_1617' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln712_635 = zext i9 %add_ln712_1617"   --->   Operation 2050 'zext' 'zext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2051 [1/1] (1.41ns)   --->   "%add_ln712_1618 = add i11 %zext_ln712_635, i11 %zext_ln712_633"   --->   Operation 2051 'add' 'add_ln712_1618' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2052 [1/1] (1.41ns)   --->   "%add_ln712_1639 = add i11 %trunc_ln717_407_cast, i11 %sext_ln1171_189"   --->   Operation 2052 'add' 'add_ln712_1639' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2053 [1/1] (1.30ns)   --->   "%add_ln712_1643 = add i9 %sext_ln717_144, i9 %sext_ln717_153"   --->   Operation 2053 'add' 'add_ln712_1643' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2054 [1/1] (1.41ns)   --->   "%add_ln712_1658 = add i11 %zext_ln42_297, i11 %zext_ln42_310"   --->   Operation 2054 'add' 'add_ln712_1658' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2055 [1/1] (1.41ns)   --->   "%add_ln712_1659 = add i11 %zext_ln42_317, i11 %zext_ln42_321"   --->   Operation 2055 'add' 'add_ln712_1659' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2056 [1/1] (1.48ns)   --->   "%add_ln712_1672 = add i11 %trunc_ln42_364, i11 %zext_ln42_499"   --->   Operation 2056 'add' 'add_ln712_1672' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.28>
ST_15 : Operation 2057 [1/1] (0.00ns)   --->   "%p_read_126 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read60"   --->   Operation 2057 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2058 [1/1] (0.00ns)   --->   "%p_read_127 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read59"   --->   Operation 2058 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2059 [1/1] (0.00ns)   --->   "%p_read_147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 2059 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln1171_259 = zext i8 %p_read963"   --->   Operation 2060 'zext' 'zext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln1171_261 = zext i10 %shl_ln"   --->   Operation 2061 'zext' 'zext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i9 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2062 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i9 %trunc_ln"   --->   Operation 2063 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln42_72 = sext i9 %trunc_ln717_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2064 'sext' 'sext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2065 [1/1] (1.30ns)   --->   "%sub_ln1171_163 = sub i9 0, i9 %zext_ln1171_259"   --->   Operation 2065 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_163, i32 3, i32 8"   --->   Operation 2066 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i6 %trunc_ln717_351"   --->   Operation 2067 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i6 %mult_V_8"   --->   Operation 2068 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i13 %sub_ln1171_164"   --->   Operation 2069 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2070 [1/1] (1.53ns)   --->   "%sub_ln1171_165 = sub i14 %sext_ln1171_45, i14 %zext_ln1171_261"   --->   Operation 2070 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2071 [1/1] (0.00ns)   --->   "%trunc_ln717_355 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_165, i32 3, i32 13"   --->   Operation 2071 'partselect' 'trunc_ln717_355' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2072 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read963, i1 0"   --->   Operation 2072 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln1171_267 = zext i9 %shl_ln1171_s"   --->   Operation 2073 'zext' 'zext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2074 [1/1] (1.36ns)   --->   "%sub_ln1171_166 = sub i10 0, i10 %zext_ln1171_267"   --->   Operation 2074 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln717_356 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_166, i32 3, i32 9"   --->   Operation 2075 'partselect' 'trunc_ln717_356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i7 %trunc_ln717_356"   --->   Operation 2076 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2077 [1/1] (1.53ns)   --->   "%sub_ln1171_167 = sub i14 %sext_ln1171_45, i14 %zext_ln1171"   --->   Operation 2077 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_167, i32 3, i32 13"   --->   Operation 2078 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln42_254 = zext i10 %trunc_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2079 'zext' 'zext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln42_256 = zext i9 %mult_V_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2080 'zext' 'zext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln42_258 = zext i9 %trunc_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2081 'zext' 'zext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i9 %trunc_ln717_360"   --->   Operation 2082 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i10 %trunc_ln717_362"   --->   Operation 2083 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2084 [1/1] (0.00ns)   --->   "%mult_V_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_183, i1 0"   --->   Operation 2084 'bitconcatenate' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln717_108 = zext i9 %mult_V_68"   --->   Operation 2085 'zext' 'zext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln42_259 = zext i9 %mult_V_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2086 'zext' 'zext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln42_261 = zext i5 %mult_V_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2087 'zext' 'zext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln42_75 = sext i11 %trunc_ln717_364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2088 'sext' 'sext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2089 [1/1] (0.00ns)   --->   "%shl_ln1171_76 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_183, i6 0"   --->   Operation 2089 'bitconcatenate' 'shl_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln1171_276 = zext i14 %shl_ln1171_76"   --->   Operation 2090 'zext' 'zext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2091 [1/1] (1.52ns)   --->   "%sub_ln1171_174 = sub i15 0, i15 %zext_ln1171_276"   --->   Operation 2091 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_174, i32 3, i32 14"   --->   Operation 2092 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2093 [1/1] (0.00ns)   --->   "%shl_ln1171_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_183, i4 0"   --->   Operation 2093 'bitconcatenate' 'shl_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln1171_277 = zext i12 %shl_ln1171_77"   --->   Operation 2094 'zext' 'zext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln1171_278 = zext i12 %shl_ln1171_77"   --->   Operation 2095 'zext' 'zext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2096 [1/1] (1.52ns)   --->   "%sub_ln1171_175 = sub i15 %zext_ln1171_278, i15 %zext_ln1171_276"   --->   Operation 2096 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln717_368 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_175, i32 3, i32 14"   --->   Operation 2097 'partselect' 'trunc_ln717_368' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2098 [1/1] (1.48ns)   --->   "%add_ln717_42 = add i12 %zext_ln1171_274, i12 %zext_ln717_108"   --->   Operation 2098 'add' 'add_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_42, i32 3, i32 11"   --->   Operation 2099 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2100 [1/1] (1.54ns)   --->   "%sub_ln1171_176 = sub i13 0, i13 %zext_ln1171_277"   --->   Operation 2100 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_176, i32 3, i32 12"   --->   Operation 2101 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln1171_282 = zext i8 %p_read_182"   --->   Operation 2102 'zext' 'zext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln42_263 = zext i10 %trunc_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2103 'zext' 'zext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i10 %trunc_ln717_370"   --->   Operation 2104 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i10 %trunc_ln717_370"   --->   Operation 2105 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i10 %trunc_ln717_372"   --->   Operation 2106 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2107 [1/1] (0.00ns)   --->   "%shl_ln1171_78 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_182, i6 0"   --->   Operation 2107 'bitconcatenate' 'shl_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln1171_288 = zext i14 %shl_ln1171_78"   --->   Operation 2108 'zext' 'zext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2109 [1/1] (1.52ns)   --->   "%sub_ln1171_177 = sub i15 %zext_ln1171_288, i15 %zext_ln1171_282"   --->   Operation 2109 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_177, i32 3, i32 14"   --->   Operation 2110 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln42_79 = sext i9 %trunc_ln717_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2111 'sext' 'sext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln42_266 = zext i10 %sext_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2112 'zext' 'zext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln42_80 = sext i9 %trunc_ln717_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2113 'sext' 'sext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln42_81 = sext i9 %trunc_ln717_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2114 'sext' 'sext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2115 [1/1] (0.00ns)   --->   "%shl_ln717_59 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_182, i1 0"   --->   Operation 2115 'bitconcatenate' 'shl_ln717_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln717_112 = zext i9 %shl_ln717_59"   --->   Operation 2116 'zext' 'zext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2117 [1/1] (1.54ns)   --->   "%add_ln717_45 = add i13 %zext_ln717_109, i13 %zext_ln717_112"   --->   Operation 2117 'add' 'add_ln717_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2118 [1/1] (0.00ns)   --->   "%trunc_ln42_207 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_45, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2118 'partselect' 'trunc_ln42_207' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i13 %sub_ln1171_181"   --->   Operation 2119 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2120 [1/1] (1.53ns)   --->   "%sub_ln1171_182 = sub i14 %sext_ln1171_47, i14 %zext_ln1171_283"   --->   Operation 2120 'sub' 'sub_ln1171_182' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_182, i32 3, i32 13"   --->   Operation 2121 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2122 [1/1] (1.54ns)   --->   "%sub_ln717_61 = sub i13 %zext_ln717_109, i13 %zext_ln717_112"   --->   Operation 2122 'sub' 'sub_ln717_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2123 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_61, i32 3, i32 12"   --->   Operation 2123 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i14 %sub_ln1171_183"   --->   Operation 2124 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln1171_290 = zext i9 %shl_ln717_59"   --->   Operation 2125 'zext' 'zext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2126 [1/1] (1.52ns)   --->   "%sub_ln1171_184 = sub i15 %sext_ln1171_48, i15 %zext_ln1171_290"   --->   Operation 2126 'sub' 'sub_ln1171_184' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln717_379 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_184, i32 3, i32 14"   --->   Operation 2127 'partselect' 'trunc_ln717_379' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2128 [1/1] (1.54ns)   --->   "%sub_ln717_62 = sub i13 %zext_ln717_109, i13 %zext_ln1171_285"   --->   Operation 2128 'sub' 'sub_ln717_62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2129 [1/1] (0.00ns)   --->   "%trunc_ln42_209 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_62, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2129 'partselect' 'trunc_ln42_209' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln42_273 = zext i9 %trunc_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2130 'zext' 'zext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln717_79 = sext i9 %trunc_ln717_380"   --->   Operation 2131 'sext' 'sext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln42_275 = zext i5 %mult_V_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2132 'zext' 'zext_ln42_275' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln42_276 = zext i5 %mult_V_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2133 'zext' 'zext_ln42_276' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln42_82 = sext i9 %trunc_ln717_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2134 'sext' 'sext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln42_281 = zext i10 %sext_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2135 'zext' 'zext_ln42_281' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln717_81 = sext i9 %trunc_ln717_383"   --->   Operation 2136 'sext' 'sext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln717_118 = zext i8 %mult_V_157"   --->   Operation 2137 'zext' 'zext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln42_282 = zext i5 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2138 'zext' 'zext_ln42_282' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln42_284 = zext i5 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2139 'zext' 'zext_ln42_284' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln42_285 = zext i5 %mult_V_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2140 'zext' 'zext_ln42_285' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln717_84 = sext i6 %trunc_ln717_386"   --->   Operation 2141 'sext' 'sext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln42_286 = zext i9 %mult_V_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2142 'zext' 'zext_ln42_286' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln42_287 = zext i10 %trunc_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2143 'zext' 'zext_ln42_287' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln42_288 = zext i9 %trunc_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2144 'zext' 'zext_ln42_288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i12 %sub_ln1171_188"   --->   Operation 2145 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2146 [1/1] (1.54ns)   --->   "%sub_ln1171_189 = sub i13 %sext_ln1171_49, i13 %zext_ln717_119"   --->   Operation 2146 'sub' 'sub_ln1171_189' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_189, i32 3, i32 12"   --->   Operation 2147 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln717_86 = sext i7 %trunc_ln717_389"   --->   Operation 2148 'sext' 'sext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln42_83 = sext i9 %trunc_ln717_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2149 'sext' 'sext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln42_291 = zext i10 %sext_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2150 'zext' 'zext_ln42_291' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln42_292 = zext i10 %trunc_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2151 'zext' 'zext_ln42_292' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln717_87 = sext i11 %trunc_ln717_391"   --->   Operation 2152 'sext' 'sext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i12 %sub_ln1171_191"   --->   Operation 2153 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln1171_305 = zext i9 %shl_ln1171_80"   --->   Operation 2154 'zext' 'zext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln1171_307 = zext i9 %shl_ln1171_80"   --->   Operation 2155 'zext' 'zext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2156 [1/1] (1.54ns)   --->   "%sub_ln1171_192 = sub i13 %sext_ln1171_50, i13 %zext_ln1171_307"   --->   Operation 2156 'sub' 'sub_ln1171_192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln717_393 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_192, i32 3, i32 12"   --->   Operation 2157 'partselect' 'trunc_ln717_393' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln42_85 = sext i9 %trunc_ln717_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2158 'sext' 'sext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2159 [1/1] (1.36ns)   --->   "%sub_ln1171_194 = sub i10 0, i10 %zext_ln1171_305"   --->   Operation 2159 'sub' 'sub_ln1171_194' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln717_395 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_194, i32 3, i32 9"   --->   Operation 2160 'partselect' 'trunc_ln717_395' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i7 %trunc_ln717_395"   --->   Operation 2161 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i6 %trunc_ln717_396"   --->   Operation 2162 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln42_86 = sext i10 %trunc_ln717_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2163 'sext' 'sext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln42_296 = zext i10 %trunc_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2164 'zext' 'zext_ln42_296' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln1171_315 = zext i9 %shl_ln1171_82"   --->   Operation 2165 'zext' 'zext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln42_298 = zext i10 %trunc_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2166 'zext' 'zext_ln42_298' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln42_299 = zext i10 %trunc_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2167 'zext' 'zext_ln42_299' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln42_300 = zext i10 %trunc_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2168 'zext' 'zext_ln42_300' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln42_301 = zext i10 %trunc_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2169 'zext' 'zext_ln42_301' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i11 %trunc_ln717_403"   --->   Operation 2170 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln717_90 = sext i11 %trunc_ln717_404"   --->   Operation 2171 'sext' 'sext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln717_134 = zext i6 %mult_V_245"   --->   Operation 2172 'zext' 'zext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i14 %sub_ln1171_200"   --->   Operation 2173 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2174 [1/1] (1.52ns)   --->   "%sub_ln1171_201 = sub i15 %sext_ln1171_52, i15 %zext_ln1171_315"   --->   Operation 2174 'sub' 'sub_ln1171_201' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2175 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_201, i32 3, i32 14"   --->   Operation 2175 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln717_91 = sext i10 %trunc_ln717_406"   --->   Operation 2176 'sext' 'sext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln42_305 = zext i10 %trunc_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2177 'zext' 'zext_ln42_305' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln1171_323 = zext i8 %p_read_177"   --->   Operation 2178 'zext' 'zext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln42_90 = sext i13 %mult_V_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2179 'sext' 'sext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i13 %sub_ln1171_207"   --->   Operation 2180 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2181 [1/1] (1.53ns)   --->   "%sub_ln1171_208 = sub i14 %sext_ln1171_54, i14 %zext_ln1171_323"   --->   Operation 2181 'sub' 'sub_ln1171_208' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_208, i32 3, i32 13"   --->   Operation 2182 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i9 %trunc_ln717_413"   --->   Operation 2183 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln717_94 = sext i10 %trunc_ln717_414"   --->   Operation 2184 'sext' 'sext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln42_311 = zext i10 %trunc_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2185 'zext' 'zext_ln42_311' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln42_312 = zext i9 %trunc_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2186 'zext' 'zext_ln42_312' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln42_313 = zext i11 %trunc_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2187 'zext' 'zext_ln42_313' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln717_96 = sext i9 %trunc_ln717_415"   --->   Operation 2188 'sext' 'sext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln42_314 = zext i10 %trunc_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2189 'zext' 'zext_ln42_314' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i6 %trunc_ln717_416"   --->   Operation 2190 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln717_97 = sext i11 %trunc_ln717_418"   --->   Operation 2191 'sext' 'sext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln717_144 = zext i8 %mult_V_320"   --->   Operation 2192 'zext' 'zext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln42_318 = zext i8 %mult_V_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2193 'zext' 'zext_ln42_318' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln717_99 = sext i10 %trunc_ln717_421"   --->   Operation 2194 'sext' 'sext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i11 %trunc_ln717_423"   --->   Operation 2195 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln717_101 = sext i6 %trunc_ln717_424"   --->   Operation 2196 'sext' 'sext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln42_322 = zext i6 %mult_V_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2197 'zext' 'zext_ln42_322' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln42_95 = sext i9 %trunc_ln717_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2198 'sext' 'sext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln1171_342 = zext i8 %p_read_174"   --->   Operation 2199 'zext' 'zext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln42_96 = sext i9 %trunc_ln717_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2200 'sext' 'sext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln42_327 = zext i9 %trunc_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2201 'zext' 'zext_ln42_327' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln42_328 = zext i9 %trunc_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2202 'zext' 'zext_ln42_328' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln717_104 = sext i12 %trunc_ln717_428"   --->   Operation 2203 'sext' 'sext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln717_149 = zext i8 %mult_V_360"   --->   Operation 2204 'zext' 'zext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln42_330 = zext i10 %trunc_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2205 'zext' 'zext_ln42_330' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln42_97 = sext i8 %trunc_ln717_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2206 'sext' 'sext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln42_98 = sext i8 %trunc_ln717_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2207 'sext' 'sext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln42_99 = sext i8 %trunc_ln717_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2208 'sext' 'sext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln42_331 = zext i10 %trunc_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2209 'zext' 'zext_ln42_331' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln42_100 = sext i9 %trunc_ln717_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2210 'sext' 'sext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln42_332 = zext i10 %sext_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2211 'zext' 'zext_ln42_332' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln1171_348 = zext i8 %p_read_173"   --->   Operation 2212 'zext' 'zext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln42_335 = zext i10 %trunc_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2213 'zext' 'zext_ln42_335' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln42_336 = zext i9 %trunc_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2214 'zext' 'zext_ln42_336' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i12 %sub_ln1171_223"   --->   Operation 2215 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln717_106 = sext i9 %trunc_ln717_436"   --->   Operation 2216 'sext' 'sext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln42_337 = zext i10 %trunc_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2217 'zext' 'zext_ln42_337' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln42_103 = sext i8 %trunc_ln717_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2218 'sext' 'sext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln42_338 = zext i10 %sext_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2219 'zext' 'zext_ln42_338' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2220 [1/1] (1.54ns)   --->   "%sub_ln1171_224 = sub i13 %sext_ln717_42, i13 %zext_ln1171_348"   --->   Operation 2220 'sub' 'sub_ln1171_224' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_224, i32 3, i32 12"   --->   Operation 2221 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln42_339 = zext i11 %trunc_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2222 'zext' 'zext_ln42_339' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln1171_354 = zext i8 %p_read_172"   --->   Operation 2223 'zext' 'zext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln42_343 = zext i10 %trunc_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2224 'zext' 'zext_ln42_343' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln42_345 = zext i10 %trunc_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2225 'zext' 'zext_ln42_345' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln42_346 = zext i10 %trunc_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'zext' 'zext_ln42_346' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln42_347 = zext i11 %trunc_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2227 'zext' 'zext_ln42_347' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2228 [1/1] (0.00ns)   --->   "%shl_ln1171_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_172, i1 0"   --->   Operation 2228 'bitconcatenate' 'shl_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln1171_360 = zext i9 %shl_ln1171_92"   --->   Operation 2229 'zext' 'zext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2230 [1/1] (1.36ns)   --->   "%sub_ln1171_225 = sub i10 0, i10 %zext_ln1171_360"   --->   Operation 2230 'sub' 'sub_ln1171_225' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln717_440 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_225, i32 3, i32 9"   --->   Operation 2231 'partselect' 'trunc_ln717_440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i11 %trunc_ln717_443"   --->   Operation 2232 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i9 %trunc_ln717_444"   --->   Operation 2233 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln42_348 = zext i9 %trunc_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2234 'zext' 'zext_ln42_348' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i8 %trunc_ln717_448"   --->   Operation 2235 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i8 %trunc_ln717_448"   --->   Operation 2236 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i9 %trunc_ln717_449"   --->   Operation 2237 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i10 %trunc_ln717_450"   --->   Operation 2238 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln42_349 = zext i10 %trunc_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2239 'zext' 'zext_ln42_349' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln42_350 = zext i10 %trunc_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2240 'zext' 'zext_ln42_350' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln42_105 = sext i9 %trunc_ln717_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2241 'sext' 'sext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln42_352 = zext i10 %sext_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2242 'zext' 'zext_ln42_352' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln42_353 = zext i11 %trunc_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2243 'zext' 'zext_ln42_353' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln1171_376 = zext i8 %p_read_170"   --->   Operation 2244 'zext' 'zext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln717_110 = sext i11 %trunc_ln717_452"   --->   Operation 2245 'sext' 'sext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln42_354 = zext i10 %mult_V_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2246 'zext' 'zext_ln42_354' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln1171_380 = zext i10 %mult_V_513"   --->   Operation 2247 'zext' 'zext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2248 [1/1] (1.30ns)   --->   "%sub_ln1171_239 = sub i9 0, i9 %zext_ln1171_376"   --->   Operation 2248 'sub' 'sub_ln1171_239' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_239, i32 3, i32 8"   --->   Operation 2249 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i6 %trunc_ln717_453"   --->   Operation 2250 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i12 %trunc_ln717_456"   --->   Operation 2251 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2252 [1/1] (0.00ns)   --->   "%shl_ln1171_99 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_170, i1 0"   --->   Operation 2252 'bitconcatenate' 'shl_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln1171_381 = zext i9 %shl_ln1171_99"   --->   Operation 2253 'zext' 'zext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2254 [1/1] (1.36ns)   --->   "%sub_ln1171_240 = sub i10 0, i10 %zext_ln1171_381"   --->   Operation 2254 'sub' 'sub_ln1171_240' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln717_457 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_240, i32 3, i32 9"   --->   Operation 2255 'partselect' 'trunc_ln717_457' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln717_112 = sext i7 %trunc_ln717_457"   --->   Operation 2256 'sext' 'sext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i11 %trunc_ln717_458"   --->   Operation 2257 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln1171_205 = sext i10 %trunc_ln717_460"   --->   Operation 2258 'sext' 'sext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln717_113 = sext i10 %trunc_ln717_461"   --->   Operation 2259 'sext' 'sext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln42_357 = zext i9 %trunc_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2260 'zext' 'zext_ln42_357' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln42_358 = zext i10 %trunc_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2261 'zext' 'zext_ln42_358' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln42_359 = zext i5 %mult_V_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2262 'zext' 'zext_ln42_359' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln42_360 = zext i5 %mult_V_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2263 'zext' 'zext_ln42_360' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln42_107 = sext i6 %trunc_ln717_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2264 'sext' 'sext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln717_114 = sext i6 %trunc_ln717_462"   --->   Operation 2265 'sext' 'sext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln42_361 = zext i6 %mult_V_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2266 'zext' 'zext_ln42_361' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i7 %trunc_ln717_463"   --->   Operation 2267 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln717_116 = sext i8 %trunc_ln717_465"   --->   Operation 2268 'sext' 'sext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln717_173 = zext i9 %mult_V_562"   --->   Operation 2269 'zext' 'zext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln42_364 = zext i9 %trunc_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2270 'zext' 'zext_ln42_364' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2271 [1/1] (0.00ns)   --->   "%zext_ln42_365 = zext i11 %trunc_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2271 'zext' 'zext_ln42_365' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln42_366 = zext i5 %mult_V_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2272 'zext' 'zext_ln42_366' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i11 %trunc_ln717_467"   --->   Operation 2273 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln717_117 = sext i10 %trunc_ln717_468"   --->   Operation 2274 'sext' 'sext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln717_118 = sext i10 %trunc_ln717_468"   --->   Operation 2275 'sext' 'sext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i12 %trunc_ln717_470"   --->   Operation 2276 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln42_369 = zext i10 %trunc_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2277 'zext' 'zext_ln42_369' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln1171_388 = zext i8 %p_read_167"   --->   Operation 2278 'zext' 'zext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln1171_391 = zext i8 %p_read_167"   --->   Operation 2279 'zext' 'zext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln42_371 = zext i10 %trunc_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2280 'zext' 'zext_ln42_371' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln717_182 = zext i10 %shl_ln717_101"   --->   Operation 2281 'zext' 'zext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2282 [1/1] (1.41ns)   --->   "%sub_ln717_95 = sub i11 %zext_ln717_182, i11 %zext_ln1171_391"   --->   Operation 2282 'sub' 'sub_ln717_95' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2283 [1/1] (0.00ns)   --->   "%trunc_ln717_472 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_95, i32 3, i32 10"   --->   Operation 2283 'partselect' 'trunc_ln717_472' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2284 [1/1] (1.41ns)   --->   "%add_ln717_68 = add i11 %zext_ln717_182, i11 %zext_ln1171_391"   --->   Operation 2284 'add' 'add_ln717_68' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2285 [1/1] (0.00ns)   --->   "%mult_V_614 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_68, i32 3, i32 10"   --->   Operation 2285 'partselect' 'mult_V_614' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln42_373 = zext i9 %trunc_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2286 'zext' 'zext_ln42_373' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i10 %trunc_ln717_474"   --->   Operation 2287 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln42_375 = zext i10 %trunc_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2288 'zext' 'zext_ln42_375' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln42_113 = sext i12 %trunc_ln717_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2289 'sext' 'sext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2290 [1/1] (0.00ns)   --->   "%zext_ln42_377 = zext i13 %sext_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2290 'zext' 'zext_ln42_377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln42_378 = zext i10 %trunc_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2291 'zext' 'zext_ln42_378' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln42_384 = zext i7 %mult_V_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2292 'zext' 'zext_ln42_384' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln42_386 = zext i11 %trunc_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2293 'zext' 'zext_ln42_386' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i11 %trunc_ln717_478"   --->   Operation 2294 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_660 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_166, i1 0"   --->   Operation 2295 'bitconcatenate' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln42_387 = zext i9 %mult_V_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2296 'zext' 'zext_ln42_387' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln1171_103 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_166, i5 0"   --->   Operation 2297 'bitconcatenate' 'shl_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln1171_402 = zext i13 %shl_ln1171_103"   --->   Operation 2298 'zext' 'zext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln1171_403 = zext i9 %mult_V_660"   --->   Operation 2299 'zext' 'zext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2300 [1/1] (1.53ns)   --->   "%add_ln1171_24 = add i14 %zext_ln1171_402, i14 %zext_ln1171_403"   --->   Operation 2300 'add' 'add_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2301 [1/1] (0.00ns)   --->   "%trunc_ln42_290 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_24, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2301 'partselect' 'trunc_ln42_290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i9 %trunc_ln717_484"   --->   Operation 2302 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln717_123 = sext i9 %trunc_ln717_487"   --->   Operation 2303 'sext' 'sext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln42_115 = sext i8 %trunc_ln717_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2304 'sext' 'sext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln42_391 = zext i10 %sext_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2305 'zext' 'zext_ln42_391' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i11 %trunc_ln717_489"   --->   Operation 2306 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln717_124 = sext i10 %trunc_ln717_490"   --->   Operation 2307 'sext' 'sext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln42_392 = zext i10 %trunc_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2308 'zext' 'zext_ln42_392' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln42_396 = zext i5 %mult_V_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2309 'zext' 'zext_ln42_396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln717_127 = sext i10 %trunc_ln717_497"   --->   Operation 2310 'sext' 'sext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln42_399 = zext i10 %trunc_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2311 'zext' 'zext_ln42_399' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln42_117 = sext i8 %trunc_ln717_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2312 'sext' 'sext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln42_400 = zext i10 %sext_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2313 'zext' 'zext_ln42_400' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln42_401 = zext i10 %trunc_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2314 'zext' 'zext_ln42_401' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln42_119 = sext i9 %trunc_ln717_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2315 'sext' 'sext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln42_402 = zext i10 %sext_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2316 'zext' 'zext_ln42_402' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln42_120 = sext i6 %trunc_ln717_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2317 'sext' 'sext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i13 %sub_ln1171_263"   --->   Operation 2318 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln1171_426 = zext i9 %shl_ln717_110"   --->   Operation 2319 'zext' 'zext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2320 [1/1] (1.53ns)   --->   "%sub_ln1171_264 = sub i14 %sext_ln1171_68, i14 %zext_ln1171_426"   --->   Operation 2320 'sub' 'sub_ln1171_264' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2321 [1/1] (0.00ns)   --->   "%trunc_ln717_504 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_264, i32 3, i32 13"   --->   Operation 2321 'partselect' 'trunc_ln717_504' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln42_405 = zext i10 %trunc_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2322 'zext' 'zext_ln42_405' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i8 %trunc_ln717_506"   --->   Operation 2323 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln717_131 = sext i11 %trunc_ln717_507"   --->   Operation 2324 'sext' 'sext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2325 [1/1] (0.00ns)   --->   "%trunc_ln717_510_cast = sext i9 %trunc_ln717_510"   --->   Operation 2325 'sext' 'trunc_ln717_510_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln1171_431 = zext i8 %p_read_162"   --->   Operation 2326 'zext' 'zext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln42_121 = sext i13 %mult_V_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2327 'sext' 'sext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_162, i4 0"   --->   Operation 2328 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln1171_435 = zext i12 %tmp_14"   --->   Operation 2329 'zext' 'zext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2330 [1/1] (1.54ns)   --->   "%sub_ln1171_477 = sub i13 %zext_ln1171_431, i13 %zext_ln1171_435"   --->   Operation 2330 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln717_512 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_477, i32 3, i32 12"   --->   Operation 2331 'partselect' 'trunc_ln717_512' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2332 [1/1] (1.54ns)   --->   "%add_ln717_77 = add i13 %zext_ln1171_435, i13 %zext_ln1171_431"   --->   Operation 2332 'add' 'add_ln717_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2333 [1/1] (0.00ns)   --->   "%trunc_ln42_302 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_77, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2333 'partselect' 'trunc_ln42_302' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln717_133 = sext i8 %trunc_ln717_513"   --->   Operation 2334 'sext' 'sext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln42_412 = zext i7 %mult_V_789" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2335 'zext' 'zext_ln42_412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2336 [1/1] (1.54ns)   --->   "%sub_ln1171_267 = sub i13 0, i13 %zext_ln1171_435"   --->   Operation 2336 'sub' 'sub_ln1171_267' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2337 [1/1] (0.00ns)   --->   "%trunc_ln717_515 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_267, i32 3, i32 12"   --->   Operation 2337 'partselect' 'trunc_ln717_515' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i12 %sub_ln1171_268"   --->   Operation 2338 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2339 [1/1] (1.54ns)   --->   "%sub_ln1171_269 = sub i13 %sext_ln1171_69, i13 %zext_ln1171_431"   --->   Operation 2339 'sub' 'sub_ln1171_269' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2340 [1/1] (0.00ns)   --->   "%trunc_ln717_516 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_269, i32 3, i32 12"   --->   Operation 2340 'partselect' 'trunc_ln717_516' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln1171_438 = zext i8 %p_read_161"   --->   Operation 2341 'zext' 'zext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_161, i3 0"   --->   Operation 2342 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln1171_439 = zext i11 %tmp_15"   --->   Operation 2343 'zext' 'zext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2344 [1/1] (1.48ns)   --->   "%sub_ln1171_480 = sub i12 %zext_ln1171_438, i12 %zext_ln1171_439"   --->   Operation 2344 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln717_517 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_480, i32 3, i32 11"   --->   Operation 2345 'partselect' 'trunc_ln717_517' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i9 %trunc_ln717_517"   --->   Operation 2346 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln42_123 = sext i6 %trunc_ln717_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2347 'sext' 'sext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i6 %trunc_ln717_518"   --->   Operation 2348 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i6 %trunc_ln717_518"   --->   Operation 2349 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i8 %trunc_ln717_519"   --->   Operation 2350 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2351 [1/1] (0.00ns)   --->   "%zext_ln717_202 = zext i8 %mult_V_812"   --->   Operation 2351 'zext' 'zext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2352 [1/1] (0.00ns)   --->   "%shl_ln717_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_161, i1 0"   --->   Operation 2352 'bitconcatenate' 'shl_ln717_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln717_203 = zext i9 %shl_ln717_112"   --->   Operation 2353 'zext' 'zext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2354 [1/1] (1.48ns)   --->   "%add_ln717_80 = add i12 %zext_ln1171_439, i12 %zext_ln717_203"   --->   Operation 2354 'add' 'add_ln717_80' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln42_306 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_80, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2355 'partselect' 'trunc_ln42_306' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln42_414 = zext i9 %trunc_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2356 'zext' 'zext_ln42_414' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2357 [1/1] (1.48ns)   --->   "%sub_ln717_107 = sub i12 %zext_ln1171_439, i12 %zext_ln1171_438"   --->   Operation 2357 'sub' 'sub_ln717_107' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln717_521 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_107, i32 3, i32 11"   --->   Operation 2358 'partselect' 'trunc_ln717_521' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln42_124 = sext i9 %trunc_ln717_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2359 'sext' 'sext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln42_416 = zext i10 %sext_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2360 'zext' 'zext_ln42_416' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2361 [1/1] (0.00ns)   --->   "%zext_ln1171_447 = zext i8 %p_read_160"   --->   Operation 2361 'zext' 'zext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2362 [1/1] (1.30ns)   --->   "%sub_ln1171_272 = sub i9 0, i9 %zext_ln1171_447"   --->   Operation 2362 'sub' 'sub_ln1171_272' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2363 [1/1] (0.00ns)   --->   "%trunc_ln717_522 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_272, i32 3, i32 8"   --->   Operation 2363 'partselect' 'trunc_ln717_522' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln717_135 = sext i6 %trunc_ln717_522"   --->   Operation 2364 'sext' 'sext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln42_418 = zext i11 %trunc_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2365 'zext' 'zext_ln42_418' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1171_233 = sext i12 %trunc_ln717_523"   --->   Operation 2366 'sext' 'sext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln717_136 = sext i10 %trunc_ln717_524"   --->   Operation 2367 'sext' 'sext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln42_421 = zext i10 %trunc_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2368 'zext' 'zext_ln42_421' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln42_422 = zext i7 %mult_V_862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2369 'zext' 'zext_ln42_422' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln42_424 = zext i11 %trunc_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2370 'zext' 'zext_ln42_424' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln42_426 = zext i10 %trunc_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2371 'zext' 'zext_ln42_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln717_139 = sext i11 %trunc_ln717_528"   --->   Operation 2372 'sext' 'sext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln42_428 = zext i10 %trunc_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2373 'zext' 'zext_ln42_428' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln42_430 = zext i7 %mult_V_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2374 'zext' 'zext_ln42_430' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln42_431 = zext i7 %mult_V_884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2375 'zext' 'zext_ln42_431' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln42_432 = zext i6 %mult_V_887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2376 'zext' 'zext_ln42_432' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln42_433 = zext i10 %trunc_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2377 'zext' 'zext_ln42_433' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i12 %sub_ln1171_283"   --->   Operation 2378 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2379 [1/1] (1.54ns)   --->   "%sub_ln1171_284 = sub i13 %sext_ln1171_73, i13 %zext_ln1171_455"   --->   Operation 2379 'sub' 'sub_ln1171_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln717_534 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_284, i32 3, i32 12"   --->   Operation 2380 'partselect' 'trunc_ln717_534' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln42_434 = zext i10 %trunc_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2381 'zext' 'zext_ln42_434' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln42_126 = sext i9 %trunc_ln717_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2382 'sext' 'sext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln42_435 = zext i10 %sext_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2383 'zext' 'zext_ln42_435' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln42_436 = zext i10 %sext_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2384 'zext' 'zext_ln42_436' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i12 %sub_ln1171_285"   --->   Operation 2385 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_903 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_158, i1 0"   --->   Operation 2386 'bitconcatenate' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln1171_462 = zext i9 %mult_V_903"   --->   Operation 2387 'zext' 'zext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2388 [1/1] (1.54ns)   --->   "%sub_ln1171_286 = sub i13 %sext_ln1171_74, i13 %zext_ln1171_462"   --->   Operation 2388 'sub' 'sub_ln1171_286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln717_536 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_286, i32 3, i32 12"   --->   Operation 2389 'partselect' 'trunc_ln717_536' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln42_437 = zext i9 %mult_V_903" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2390 'zext' 'zext_ln42_437' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln42_440 = zext i9 %trunc_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2391 'zext' 'zext_ln42_440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln42_443 = zext i10 %trunc_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2392 'zext' 'zext_ln42_443' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln42_444 = zext i10 %trunc_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2393 'zext' 'zext_ln42_444' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln1171_466 = zext i8 %p_read_157"   --->   Operation 2394 'zext' 'zext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln1171_467 = zext i8 %p_read_157"   --->   Operation 2395 'zext' 'zext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln1171_469 = zext i9 %mult_V_956"   --->   Operation 2396 'zext' 'zext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln1171_470 = zext i9 %mult_V_956"   --->   Operation 2397 'zext' 'zext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i11 %trunc_ln717_539"   --->   Operation 2398 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i14 %sub_ln1171_289"   --->   Operation 2399 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln1171_474 = zext i11 %shl_ln1171_119"   --->   Operation 2400 'zext' 'zext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2401 [1/1] (1.52ns)   --->   "%sub_ln1171_290 = sub i15 %sext_ln1171_75, i15 %zext_ln1171_474"   --->   Operation 2401 'sub' 'sub_ln1171_290' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln717_540 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_290, i32 3, i32 14"   --->   Operation 2402 'partselect' 'trunc_ln717_540' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln1171_475 = zext i10 %shl_ln717_120"   --->   Operation 2403 'zext' 'zext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2404 [1/1] (1.52ns)   --->   "%sub_ln1171_291 = sub i15 %sext_ln1171_75, i15 %zext_ln1171_475"   --->   Operation 2404 'sub' 'sub_ln1171_291' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2405 [1/1] (0.00ns)   --->   "%trunc_ln717_543 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_291, i32 3, i32 14"   --->   Operation 2405 'partselect' 'trunc_ln717_543' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln42_447 = zext i11 %trunc_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2406 'zext' 'zext_ln42_447' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i8 %trunc_ln717_544"   --->   Operation 2407 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln42_448 = zext i11 %trunc_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2408 'zext' 'zext_ln42_448' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i12 %sub_ln1171_294"   --->   Operation 2409 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2410 [1/1] (1.54ns)   --->   "%sub_ln1171_295 = sub i13 %sext_ln1171_76, i13 %zext_ln1171_470"   --->   Operation 2410 'sub' 'sub_ln1171_295' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln717_546 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_295, i32 3, i32 12"   --->   Operation 2411 'partselect' 'trunc_ln717_546' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2412 [1/1] (0.00ns)   --->   "%shl_ln1171_120 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_157, i6 0"   --->   Operation 2412 'bitconcatenate' 'shl_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln1171_476 = zext i14 %shl_ln1171_120"   --->   Operation 2413 'zext' 'zext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2414 [1/1] (1.52ns)   --->   "%sub_ln1171_296 = sub i15 %zext_ln1171_469, i15 %zext_ln1171_476"   --->   Operation 2414 'sub' 'sub_ln1171_296' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2415 [1/1] (0.00ns)   --->   "%trunc_ln717_547 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_296, i32 3, i32 14"   --->   Operation 2415 'partselect' 'trunc_ln717_547' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2416 [1/1] (1.30ns)   --->   "%sub_ln1171_297 = sub i9 0, i9 %zext_ln1171_466"   --->   Operation 2416 'sub' 'sub_ln1171_297' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2417 [1/1] (0.00ns)   --->   "%trunc_ln717_548 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_297, i32 3, i32 8"   --->   Operation 2417 'partselect' 'trunc_ln717_548' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i6 %trunc_ln717_548"   --->   Operation 2418 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2419 [1/1] (0.00ns)   --->   "%shl_ln1171_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_157, i4 0"   --->   Operation 2419 'bitconcatenate' 'shl_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2420 [1/1] (0.00ns)   --->   "%zext_ln1171_477 = zext i12 %shl_ln1171_121"   --->   Operation 2420 'zext' 'zext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2421 [1/1] (1.54ns)   --->   "%sub_ln1171_298 = sub i13 %zext_ln1171_470, i13 %zext_ln1171_477"   --->   Operation 2421 'sub' 'sub_ln1171_298' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln717_549 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_298, i32 3, i32 12"   --->   Operation 2422 'partselect' 'trunc_ln717_549' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2423 [1/1] (1.54ns)   --->   "%sub_ln1171_299 = sub i13 %sext_ln1171_76, i13 %zext_ln1171_467"   --->   Operation 2423 'sub' 'sub_ln1171_299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2424 [1/1] (0.00ns)   --->   "%trunc_ln717_550 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_299, i32 3, i32 12"   --->   Operation 2424 'partselect' 'trunc_ln717_550' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln42_450 = zext i11 %trunc_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2425 'zext' 'zext_ln42_450' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln42_451 = zext i6 %mult_V_955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2426 'zext' 'zext_ln42_451' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln42_452 = zext i9 %mult_V_956" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2427 'zext' 'zext_ln42_452' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln42_454 = zext i10 %trunc_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2428 'zext' 'zext_ln42_454' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln42_455 = zext i10 %trunc_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2429 'zext' 'zext_ln42_455' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln42_130 = sext i9 %trunc_ln717_552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2430 'sext' 'sext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln42_457 = zext i10 %sext_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2431 'zext' 'zext_ln42_457' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln42_458 = zext i9 %trunc_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2432 'zext' 'zext_ln42_458' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i11 %trunc_ln717_554"   --->   Operation 2433 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln717_221 = zext i8 %p_read_155"   --->   Operation 2434 'zext' 'zext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln42_462 = zext i11 %trunc_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2435 'zext' 'zext_ln42_462' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln717_228 = zext i10 %shl_ln717_124"   --->   Operation 2436 'zext' 'zext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln42_463 = zext i10 %trunc_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2437 'zext' 'zext_ln42_463' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln42_465 = zext i10 %trunc_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2438 'zext' 'zext_ln42_465' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2439 [1/1] (1.41ns)   --->   "%add_ln717_87 = add i11 %zext_ln717_228, i11 %zext_ln717_221"   --->   Operation 2439 'add' 'add_ln717_87' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2440 [1/1] (0.00ns)   --->   "%trunc_ln42_343 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_87, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2440 'partselect' 'trunc_ln42_343' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln42_466 = zext i8 %trunc_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2441 'zext' 'zext_ln42_466' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2442 [1/1] (1.41ns)   --->   "%sub_ln1171_301 = sub i11 0, i11 %zext_ln717_228"   --->   Operation 2442 'sub' 'sub_ln1171_301' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln717_555 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_301, i32 3, i32 10"   --->   Operation 2443 'partselect' 'trunc_ln717_555' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln717_147 = sext i11 %trunc_ln717_557"   --->   Operation 2444 'sext' 'sext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln42_131 = sext i9 %trunc_ln717_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2445 'sext' 'sext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln42_467 = zext i10 %sext_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2446 'zext' 'zext_ln42_467' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i10 %trunc_ln717_560"   --->   Operation 2447 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln717_148 = sext i11 %trunc_ln717_561"   --->   Operation 2448 'sext' 'sext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i9 %trunc_ln717_562"   --->   Operation 2449 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln42_471 = zext i9 %trunc_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2450 'zext' 'zext_ln42_471' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln717_149 = sext i11 %trunc_ln717_563"   --->   Operation 2451 'sext' 'sext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln42_473 = zext i5 %mult_V_1022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2452 'zext' 'zext_ln42_473' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln42_474 = zext i10 %trunc_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2453 'zext' 'zext_ln42_474' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i11 %trunc_ln717_564"   --->   Operation 2454 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln42_475 = zext i11 %trunc_ln42_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2455 'zext' 'zext_ln42_475' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln42_132 = sext i8 %trunc_ln717_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2456 'sext' 'sext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln42_479 = zext i10 %sext_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2457 'zext' 'zext_ln42_479' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2458 [1/1] (5.28ns)   --->   "%mul_ln717_113 = mul i13 %zext_ln1171_487, i13 21"   --->   Operation 2458 'mul' 'mul_ln717_113' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln42_353 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_113, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2459 'partselect' 'trunc_ln42_353' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln717_150 = sext i8 %trunc_ln717_566"   --->   Operation 2460 'sext' 'sext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2461 [1/1] (5.28ns)   --->   "%mul_ln717_114 = mul i13 %zext_ln1171_487, i13 19"   --->   Operation 2461 'mul' 'mul_ln717_114' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln42_354 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_114, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2462 'partselect' 'trunc_ln42_354' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln717_151 = sext i9 %trunc_ln717_567"   --->   Operation 2463 'sext' 'sext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln42_482 = zext i10 %trunc_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2464 'zext' 'zext_ln42_482' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2465 [1/1] (5.28ns)   --->   "%mul_ln1171_220 = mul i14 %zext_ln1171_485, i14 37"   --->   Operation 2465 'mul' 'mul_ln1171_220' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2466 [1/1] (0.00ns)   --->   "%trunc_ln42_356 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_220, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2466 'partselect' 'trunc_ln42_356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2467 [1/1] (5.28ns)   --->   "%mul_ln1171_221 = mul i14 %zext_ln1171_485, i14 16365"   --->   Operation 2467 'mul' 'mul_ln1171_221' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln717_568 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_221, i32 3, i32 13"   --->   Operation 2468 'partselect' 'trunc_ln717_568' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln42_484 = zext i10 %trunc_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2469 'zext' 'zext_ln42_484' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln717_235 = zext i8 %mult_V_1047"   --->   Operation 2470 'zext' 'zext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln42_489 = zext i7 %mult_V_1065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2471 'zext' 'zext_ln42_489' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln42_490 = zext i7 %mult_V_1065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2472 'zext' 'zext_ln42_490' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln42_491 = zext i10 %trunc_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2473 'zext' 'zext_ln42_491' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln1171_493 = zext i9 %shl_ln1171_127"   --->   Operation 2474 'zext' 'zext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln1171_494 = zext i9 %shl_ln1171_127"   --->   Operation 2475 'zext' 'zext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2476 [1/1] (1.36ns)   --->   "%sub_ln1171_310 = sub i10 0, i10 %zext_ln1171_494"   --->   Operation 2476 'sub' 'sub_ln1171_310' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln717_572 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_310, i32 3, i32 9"   --->   Operation 2477 'partselect' 'trunc_ln717_572' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i7 %trunc_ln717_572"   --->   Operation 2478 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i7 %trunc_ln717_572"   --->   Operation 2479 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln717_154 = sext i9 %trunc_ln717_573"   --->   Operation 2480 'sext' 'sext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i13 %sub_ln1171_311"   --->   Operation 2481 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2482 [1/1] (1.53ns)   --->   "%sub_ln1171_312 = sub i14 %sext_ln1171_77, i14 %zext_ln1171_493"   --->   Operation 2482 'sub' 'sub_ln1171_312' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2483 [1/1] (0.00ns)   --->   "%trunc_ln717_574 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_312, i32 3, i32 13"   --->   Operation 2483 'partselect' 'trunc_ln717_574' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln42_493 = zext i9 %trunc_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2484 'zext' 'zext_ln42_493' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i10 %trunc_ln717_575"   --->   Operation 2485 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2486 [1/1] (0.00ns)   --->   "%zext_ln1171_500 = zext i8 %p_read_152"   --->   Operation 2486 'zext' 'zext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2487 [1/1] (5.28ns)   --->   "%mul_ln1171_222 = mul i13 %zext_ln1171_501, i13 8179"   --->   Operation 2487 'mul' 'mul_ln1171_222' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln717_576 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_222, i32 3, i32 12"   --->   Operation 2488 'partselect' 'trunc_ln717_576' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2489 [1/1] (0.00ns)   --->   "%shl_ln1171_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_152, i2 0"   --->   Operation 2489 'bitconcatenate' 'shl_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln1171_502 = zext i10 %shl_ln1171_130"   --->   Operation 2490 'zext' 'zext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2491 [1/1] (1.41ns)   --->   "%sub_ln1171_313 = sub i11 0, i11 %zext_ln1171_502"   --->   Operation 2491 'sub' 'sub_ln1171_313' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i11 %sub_ln1171_313"   --->   Operation 2492 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln717_577 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_313, i32 3, i32 10"   --->   Operation 2493 'partselect' 'trunc_ln717_577' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2494 [1/1] (5.28ns)   --->   "%mul_ln1171_223 = mul i13 %zext_ln1171_501, i13 8181"   --->   Operation 2494 'mul' 'mul_ln1171_223' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln717_578 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_223, i32 3, i32 12"   --->   Operation 2495 'partselect' 'trunc_ln717_578' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln42_134 = sext i9 %trunc_ln717_579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2496 'sext' 'sext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2497 [1/1] (0.00ns)   --->   "%zext_ln42_495 = zext i10 %sext_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2497 'zext' 'zext_ln42_495' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln1171_503 = zext i9 %mult_V_1104"   --->   Operation 2498 'zext' 'zext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2499 [1/1] (1.36ns)   --->   "%sub_ln1171_314 = sub i10 0, i10 %zext_ln1171_503"   --->   Operation 2499 'sub' 'sub_ln1171_314' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln717_580 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_314, i32 3, i32 9"   --->   Operation 2500 'partselect' 'trunc_ln717_580' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln717_160 = sext i7 %trunc_ln717_580"   --->   Operation 2501 'sext' 'sext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2502 [1/1] (0.00ns)   --->   "%zext_ln42_496 = zext i10 %trunc_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2502 'zext' 'zext_ln42_496' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i12 %sub_ln1171_315"   --->   Operation 2503 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2504 [1/1] (1.54ns)   --->   "%sub_ln1171_316 = sub i13 %sext_ln1171_78, i13 %zext_ln717_243"   --->   Operation 2504 'sub' 'sub_ln1171_316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2505 [1/1] (0.00ns)   --->   "%trunc_ln717_581 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_316, i32 3, i32 12"   --->   Operation 2505 'partselect' 'trunc_ln717_581' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2506 [1/1] (1.48ns)   --->   "%sub_ln1171_317 = sub i12 %sext_ln717_64, i12 %zext_ln1171_499"   --->   Operation 2506 'sub' 'sub_ln1171_317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln717_582 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_317, i32 3, i32 11"   --->   Operation 2507 'partselect' 'trunc_ln717_582' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i11 %trunc_ln717_583"   --->   Operation 2508 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2509 [1/1] (1.41ns)   --->   "%sub_ln1171_486 = sub i11 %zext_ln1171_500, i11 %zext_ln1171_502"   --->   Operation 2509 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln717_584 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_486, i32 3, i32 10"   --->   Operation 2510 'partselect' 'trunc_ln717_584' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2511 [1/1] (1.41ns)   --->   "%sub_ln717_125 = sub i11 %zext_ln1171_502, i11 %zext_ln1171_500"   --->   Operation 2511 'sub' 'sub_ln717_125' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln717_585 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_125, i32 3, i32 10"   --->   Operation 2512 'partselect' 'trunc_ln717_585' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln42_137 = sext i8 %trunc_ln717_585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2513 'sext' 'sext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln42_498 = zext i10 %sext_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2514 'zext' 'zext_ln42_498' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln42_502 = zext i8 %p_read_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2515 'zext' 'zext_ln42_502' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2516 [1/1] (5.28ns)   --->   "%mul_ln717_118 = mul i13 %zext_ln42_502, i13 26"   --->   Operation 2516 'mul' 'mul_ln717_118' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2517 [1/1] (0.00ns)   --->   "%trunc_ln42_369 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_118, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2517 'partselect' 'trunc_ln42_369' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln717_162 = sext i11 %trunc_ln717_587"   --->   Operation 2518 'sext' 'sext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i10 %trunc_ln717_588"   --->   Operation 2519 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i10 %trunc_ln717_588"   --->   Operation 2520 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2521 [1/1] (5.28ns)   --->   "%mul_ln1171_227 = mul i14 %zext_ln42_503, i14 58"   --->   Operation 2521 'mul' 'mul_ln1171_227' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln42_372 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_227, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2522 'partselect' 'trunc_ln42_372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln717_249 = zext i8 %mult_V_1137"   --->   Operation 2523 'zext' 'zext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2524 [1/1] (5.28ns)   --->   "%mul_ln1171_228 = mul i14 %zext_ln42_503, i14 47"   --->   Operation 2524 'mul' 'mul_ln1171_228' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln42_373 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_228, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2525 'partselect' 'trunc_ln42_373' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i9 %trunc_ln717_590"   --->   Operation 2526 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2527 [1/1] (5.28ns)   --->   "%mul_ln1171_229 = mul i14 %zext_ln42_503, i14 16359"   --->   Operation 2527 'mul' 'mul_ln1171_229' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln717_593 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_229, i32 3, i32 13"   --->   Operation 2528 'partselect' 'trunc_ln717_593' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln1171_507 = zext i8 %p_read_150"   --->   Operation 2529 'zext' 'zext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln1171_508 = zext i8 %p_read_150"   --->   Operation 2530 'zext' 'zext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln1171_509 = zext i8 %p_read_150"   --->   Operation 2531 'zext' 'zext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2532 [1/1] (5.28ns)   --->   "%mul_ln1171_230 = mul i14 %zext_ln1171_510, i14 16355"   --->   Operation 2532 'mul' 'mul_ln1171_230' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2533 [1/1] (0.00ns)   --->   "%trunc_ln717_594 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_230, i32 3, i32 13"   --->   Operation 2533 'partselect' 'trunc_ln717_594' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln1171_54 = zext i8 %p_read_150"   --->   Operation 2534 'zext' 'zext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2535 [1/1] (0.00ns)   --->   "%shl_ln717_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_150, i1 0"   --->   Operation 2535 'bitconcatenate' 'shl_ln717_136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln717_252 = zext i9 %shl_ln717_136"   --->   Operation 2536 'zext' 'zext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2537 [1/1] (1.54ns)   --->   "%add_ln717_95 = add i13 %zext_ln717_251, i13 %zext_ln717_252"   --->   Operation 2537 'add' 'add_ln717_95' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln42_374 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_95, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2538 'partselect' 'trunc_ln42_374' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2539 [1/1] (0.00ns)   --->   "%shl_ln717_137 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_150, i5 0"   --->   Operation 2539 'bitconcatenate' 'shl_ln717_137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2540 [1/1] (1.53ns)   --->   "%sub_ln717_127 = sub i13 %shl_ln717_137, i13 %zext_ln1171_54"   --->   Operation 2540 'sub' 'sub_ln717_127' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln42_375 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_127, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2541 'partselect' 'trunc_ln42_375' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i11 %trunc_ln717_595"   --->   Operation 2542 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2543 [1/1] (0.00ns)   --->   "%shl_ln717_138 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_150, i3 0"   --->   Operation 2543 'bitconcatenate' 'shl_ln717_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln717_253 = zext i11 %shl_ln717_138"   --->   Operation 2544 'zext' 'zext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln717_254 = zext i11 %shl_ln717_138"   --->   Operation 2545 'zext' 'zext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2546 [1/1] (1.53ns)   --->   "%sub_ln717_128 = sub i13 %shl_ln717_137, i13 %zext_ln717_253"   --->   Operation 2546 'sub' 'sub_ln717_128' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln42_377 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_128, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2547 'partselect' 'trunc_ln42_377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2548 [1/1] (0.00ns)   --->   "%zext_ln42_514 = zext i7 %mult_V_1169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2548 'zext' 'zext_ln42_514' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2549 [1/1] (1.54ns)   --->   "%sub_ln717_129 = sub i13 %zext_ln717_251, i13 %zext_ln1171_54"   --->   Operation 2549 'sub' 'sub_ln717_129' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln42_378 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_129, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2550 'partselect' 'trunc_ln42_378' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2551 [1/1] (1.54ns)   --->   "%add_ln717_96 = add i13 %zext_ln717_251, i13 %zext_ln1171_54"   --->   Operation 2551 'add' 'add_ln717_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln42_379 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_96, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2552 'partselect' 'trunc_ln42_379' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2553 [1/1] (0.00ns)   --->   "%shl_ln717_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_150, i2 0"   --->   Operation 2553 'bitconcatenate' 'shl_ln717_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln717_255 = zext i10 %shl_ln717_139"   --->   Operation 2554 'zext' 'zext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln717_256 = zext i10 %shl_ln717_139"   --->   Operation 2555 'zext' 'zext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2556 [1/1] (1.54ns)   --->   "%add_ln717_97 = add i13 %zext_ln717_251, i13 %zext_ln717_255"   --->   Operation 2556 'add' 'add_ln717_97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2557 [1/1] (0.00ns)   --->   "%trunc_ln42_380 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_97, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2557 'partselect' 'trunc_ln42_380' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2558 [1/1] (1.48ns)   --->   "%sub_ln717_130 = sub i12 %zext_ln717_254, i12 %zext_ln1171_509"   --->   Operation 2558 'sub' 'sub_ln717_130' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2559 [1/1] (0.00ns)   --->   "%trunc_ln717_596 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_130, i32 3, i32 11"   --->   Operation 2559 'partselect' 'trunc_ln717_596' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln42_140 = sext i9 %trunc_ln717_596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2560 'sext' 'sext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln42_518 = zext i10 %sext_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2561 'zext' 'zext_ln42_518' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2562 [1/1] (1.41ns)   --->   "%sub_ln717_131 = sub i11 %zext_ln717_256, i11 %zext_ln1171_507"   --->   Operation 2562 'sub' 'sub_ln717_131' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2563 [1/1] (0.00ns)   --->   "%trunc_ln717_597 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_131, i32 3, i32 10"   --->   Operation 2563 'partselect' 'trunc_ln717_597' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln1171_511 = zext i9 %shl_ln717_136"   --->   Operation 2564 'zext' 'zext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln1171_512 = zext i9 %shl_ln717_136"   --->   Operation 2565 'zext' 'zext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2566 [1/1] (1.54ns)   --->   "%sub_ln1171_321 = sub i13 %zext_ln717_252, i13 %zext_ln717_251"   --->   Operation 2566 'sub' 'sub_ln1171_321' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln717_598 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_321, i32 3, i32 12"   --->   Operation 2567 'partselect' 'trunc_ln717_598' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i13 %sub_ln1171_322"   --->   Operation 2568 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2569 [1/1] (1.53ns)   --->   "%sub_ln1171_323 = sub i14 %sext_ln1171_80, i14 %zext_ln1171_512"   --->   Operation 2569 'sub' 'sub_ln1171_323' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2570 [1/1] (0.00ns)   --->   "%trunc_ln717_599 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_323, i32 3, i32 13"   --->   Operation 2570 'partselect' 'trunc_ln717_599' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2571 [1/1] (1.48ns)   --->   "%sub_ln1171_324 = sub i12 %zext_ln1171_511, i12 %zext_ln717_254"   --->   Operation 2571 'sub' 'sub_ln1171_324' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln717_600 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_324, i32 3, i32 11"   --->   Operation 2572 'partselect' 'trunc_ln717_600' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i9 %trunc_ln717_600"   --->   Operation 2573 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln1171_518 = zext i8 %p_read_149"   --->   Operation 2574 'zext' 'zext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2575 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_149, i2 0"   --->   Operation 2575 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln1171_519 = zext i10 %tmp_18"   --->   Operation 2576 'zext' 'zext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2577 [1/1] (1.41ns)   --->   "%sub_ln1171_490 = sub i11 %zext_ln1171_518, i11 %zext_ln1171_519"   --->   Operation 2577 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln717_601 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_490, i32 3, i32 10"   --->   Operation 2578 'partselect' 'trunc_ln717_601' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln717_164 = sext i8 %trunc_ln717_601"   --->   Operation 2579 'sext' 'sext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2580 [1/1] (0.00ns)   --->   "%zext_ln42_520 = zext i9 %trunc_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2580 'zext' 'zext_ln42_520' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2581 [1/1] (1.41ns)   --->   "%sub_ln1171_325 = sub i11 0, i11 %zext_ln1171_519"   --->   Operation 2581 'sub' 'sub_ln1171_325' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i11 %sub_ln1171_325"   --->   Operation 2582 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2583 [1/1] (1.48ns)   --->   "%sub_ln1171_326 = sub i12 %sext_ln1171_81, i12 %zext_ln1171_516"   --->   Operation 2583 'sub' 'sub_ln1171_326' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2584 [1/1] (0.00ns)   --->   "%trunc_ln717_602 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_326, i32 3, i32 11"   --->   Operation 2584 'partselect' 'trunc_ln717_602' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2585 [1/1] (5.28ns)   --->   "%mul_ln717_120 = mul i12 %zext_ln1171_516, i12 13"   --->   Operation 2585 'mul' 'mul_ln717_120' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln42_382 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_120, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2586 'partselect' 'trunc_ln42_382' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln42_523 = zext i10 %trunc_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2587 'zext' 'zext_ln42_523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i11 %trunc_ln717_604"   --->   Operation 2588 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln1171_523 = zext i8 %p_read_148"   --->   Operation 2589 'zext' 'zext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i10 %trunc_ln717_609"   --->   Operation 2590 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i12 %sub_ln1171_332"   --->   Operation 2591 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2592 [1/1] (1.54ns)   --->   "%sub_ln1171_333 = sub i13 %sext_ln1171_83, i13 %zext_ln1171_523"   --->   Operation 2592 'sub' 'sub_ln1171_333' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln717_611 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_333, i32 3, i32 12"   --->   Operation 2593 'partselect' 'trunc_ln717_611' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2594 [1/1] (0.00ns)   --->   "%shl_ln1171_138 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_148, i5 0"   --->   Operation 2594 'bitconcatenate' 'shl_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln1171_534 = zext i13 %shl_ln1171_138"   --->   Operation 2595 'zext' 'zext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2596 [1/1] (1.53ns)   --->   "%sub_ln1171_335 = sub i14 0, i14 %zext_ln1171_534"   --->   Operation 2596 'sub' 'sub_ln1171_335' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln42_530 = zext i9 %trunc_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2597 'zext' 'zext_ln42_530' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln42_531 = zext i9 %trunc_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2598 'zext' 'zext_ln42_531' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2599 [1/1] (1.54ns)   --->   "%sub_ln717_135 = sub i13 %zext_ln1171_527, i13 %zext_ln1171_523"   --->   Operation 2599 'sub' 'sub_ln717_135' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln42_392 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_135, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2600 'partselect' 'trunc_ln42_392' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2601 [1/1] (1.54ns)   --->   "%sub_ln1171_338 = sub i13 0, i13 %zext_ln1171_527"   --->   Operation 2601 'sub' 'sub_ln1171_338' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln42_145 = sext i9 %trunc_ln717_620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2602 'sext' 'sext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln42_535 = zext i10 %sext_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2603 'zext' 'zext_ln42_535' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln1171_536 = zext i8 %p_read_147"   --->   Operation 2604 'zext' 'zext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2605 [1/1] (0.00ns)   --->   "%mult_V_1249 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_147, i32 3, i32 7"   --->   Operation 2605 'partselect' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2606 [1/1] (0.00ns)   --->   "%zext_ln42_538 = zext i5 %mult_V_1249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2606 'zext' 'zext_ln42_538' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln42_539 = zext i5 %mult_V_1249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2607 'zext' 'zext_ln42_539' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2608 [1/1] (0.00ns)   --->   "%shl_ln717_141 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_147, i4 0"   --->   Operation 2608 'bitconcatenate' 'shl_ln717_141' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln717_261 = zext i12 %shl_ln717_141"   --->   Operation 2609 'zext' 'zext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2610 [1/1] (0.00ns)   --->   "%shl_ln717_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_147, i1 0"   --->   Operation 2610 'bitconcatenate' 'shl_ln717_142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln717_262 = zext i9 %shl_ln717_142"   --->   Operation 2611 'zext' 'zext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln717_263 = zext i9 %shl_ln717_142"   --->   Operation 2612 'zext' 'zext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2613 [1/1] (1.54ns)   --->   "%add_ln717_100 = add i13 %zext_ln717_261, i13 %zext_ln717_262"   --->   Operation 2613 'add' 'add_ln717_100' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln42_398 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_100, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2614 'partselect' 'trunc_ln42_398' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2615 [1/1] (0.00ns)   --->   "%shl_ln717_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_147, i3 0"   --->   Operation 2615 'bitconcatenate' 'shl_ln717_143' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2616 [1/1] (0.00ns)   --->   "%zext_ln717_264 = zext i11 %shl_ln717_143"   --->   Operation 2616 'zext' 'zext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2617 [1/1] (1.48ns)   --->   "%sub_ln717_137 = sub i12 %zext_ln717_264, i12 %zext_ln1171_536"   --->   Operation 2617 'sub' 'sub_ln717_137' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln717_622 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_137, i32 3, i32 11"   --->   Operation 2618 'partselect' 'trunc_ln717_622' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2619 [1/1] (1.54ns)   --->   "%sub_ln1171_341 = sub i13 0, i13 %zext_ln717_261"   --->   Operation 2619 'sub' 'sub_ln1171_341' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln717_623 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_341, i32 3, i32 12"   --->   Operation 2620 'partselect' 'trunc_ln717_623' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2621 [1/1] (1.48ns)   --->   "%add_ln717_101 = add i12 %zext_ln717_264, i12 %zext_ln717_263"   --->   Operation 2621 'add' 'add_ln717_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2622 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_101, i32 3, i32 11"   --->   Operation 2622 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2623 [1/1] (0.00ns)   --->   "%zext_ln1171_545 = zext i11 %shl_ln1171_140"   --->   Operation 2623 'zext' 'zext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln1171_547 = zext i13 %shl_ln1171_141"   --->   Operation 2624 'zext' 'zext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2625 [1/1] (1.53ns)   --->   "%add_ln1171_30 = add i14 %zext_ln1171_547, i14 %zext_ln1171_542"   --->   Operation 2625 'add' 'add_ln1171_30' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln42_402 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_30, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2626 'partselect' 'trunc_ln42_402' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2627 [1/1] (0.00ns)   --->   "%zext_ln42_547 = zext i11 %trunc_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2627 'zext' 'zext_ln42_547' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln717_266 = zext i8 %p_read_146"   --->   Operation 2628 'zext' 'zext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2629 [1/1] (1.48ns)   --->   "%add_ln717_102 = add i12 %zext_ln1171_545, i12 %zext_ln717_266"   --->   Operation 2629 'add' 'add_ln717_102' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln42_405 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_102, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2630 'partselect' 'trunc_ln42_405' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i8 %trunc_ln717_627"   --->   Operation 2631 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2632 [1/1] (0.00ns)   --->   "%shl_ln717_145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_146, i1 0"   --->   Operation 2632 'bitconcatenate' 'shl_ln717_145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln1171_549 = zext i9 %shl_ln717_145"   --->   Operation 2633 'zext' 'zext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln1171_550 = zext i9 %shl_ln717_145"   --->   Operation 2634 'zext' 'zext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2635 [1/1] (1.48ns)   --->   "%sub_ln1171_343 = sub i12 %zext_ln1171_550, i12 %zext_ln1171_545"   --->   Operation 2635 'sub' 'sub_ln1171_343' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln717_628 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_343, i32 3, i32 11"   --->   Operation 2636 'partselect' 'trunc_ln717_628' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln42_552 = zext i10 %trunc_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2637 'zext' 'zext_ln42_552' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2638 [1/1] (1.53ns)   --->   "%add_ln1171_31 = add i14 %zext_ln1171_547, i14 %zext_ln1171_549"   --->   Operation 2638 'add' 'add_ln1171_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2639 [1/1] (0.00ns)   --->   "%trunc_ln42_410 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_31, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2639 'partselect' 'trunc_ln42_410' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln717_271 = zext i8 %p_read_145"   --->   Operation 2640 'zext' 'zext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln717_272 = zext i8 %p_read_145"   --->   Operation 2641 'zext' 'zext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln717_273 = zext i8 %p_read_145"   --->   Operation 2642 'zext' 'zext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln42_554 = zext i7 %mult_V_1312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2643 'zext' 'zext_ln42_554' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2644 [1/1] (0.00ns)   --->   "%shl_ln717_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_145, i2 0"   --->   Operation 2644 'bitconcatenate' 'shl_ln717_146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln717_276 = zext i10 %shl_ln717_146"   --->   Operation 2645 'zext' 'zext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2646 [1/1] (1.41ns)   --->   "%add_ln717_105 = add i11 %zext_ln717_276, i11 %zext_ln717_272"   --->   Operation 2646 'add' 'add_ln717_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln42_411 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_105, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2647 'partselect' 'trunc_ln42_411' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2648 [1/1] (0.00ns)   --->   "%shl_ln1171_142 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_145, i4 0"   --->   Operation 2648 'bitconcatenate' 'shl_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln1171_551 = zext i12 %shl_ln1171_142"   --->   Operation 2649 'zext' 'zext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln1171_552 = zext i10 %shl_ln717_146"   --->   Operation 2650 'zext' 'zext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2651 [1/1] (1.54ns)   --->   "%sub_ln1171_344 = sub i13 %zext_ln1171_552, i13 %zext_ln1171_551"   --->   Operation 2651 'sub' 'sub_ln1171_344' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln717_631 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_344, i32 3, i32 12"   --->   Operation 2652 'partselect' 'trunc_ln717_631' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2653 [1/1] (0.00ns)   --->   "%shl_ln717_147 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_145, i5 0"   --->   Operation 2653 'bitconcatenate' 'shl_ln717_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2654 [1/1] (0.00ns)   --->   "%shl_ln717_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_145, i1 0"   --->   Operation 2654 'bitconcatenate' 'shl_ln717_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln717_277 = zext i9 %shl_ln717_148"   --->   Operation 2655 'zext' 'zext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2656 [1/1] (1.53ns)   --->   "%sub_ln717_139 = sub i13 %shl_ln717_147, i13 %zext_ln717_277"   --->   Operation 2656 'sub' 'sub_ln717_139' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2657 [1/1] (0.00ns)   --->   "%trunc_ln42_412 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_139, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2657 'partselect' 'trunc_ln42_412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln42_558 = zext i5 %mult_V_1326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2658 'zext' 'zext_ln42_558' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_145, i3 0"   --->   Operation 2659 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln1171_553 = zext i11 %tmp_20"   --->   Operation 2660 'zext' 'zext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2661 [1/1] (1.48ns)   --->   "%sub_ln1171_495 = sub i12 %zext_ln717_273, i12 %zext_ln1171_553"   --->   Operation 2661 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2662 [1/1] (0.00ns)   --->   "%trunc_ln717_632 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_495, i32 3, i32 11"   --->   Operation 2662 'partselect' 'trunc_ln717_632' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i9 %trunc_ln717_632"   --->   Operation 2663 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln1171_554 = zext i9 %shl_ln717_148"   --->   Operation 2664 'zext' 'zext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2665 [1/1] (1.48ns)   --->   "%sub_ln1171_345 = sub i12 %zext_ln1171_554, i12 %zext_ln1171_553"   --->   Operation 2665 'sub' 'sub_ln1171_345' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2666 [1/1] (0.00ns)   --->   "%trunc_ln717_634 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_345, i32 3, i32 11"   --->   Operation 2666 'partselect' 'trunc_ln717_634' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2667 [1/1] (1.54ns)   --->   "%sub_ln1171_496 = sub i13 %zext_ln717_271, i13 %zext_ln1171_551"   --->   Operation 2667 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2668 [1/1] (0.00ns)   --->   "%trunc_ln717_635 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_496, i32 3, i32 12"   --->   Operation 2668 'partselect' 'trunc_ln717_635' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2669 [1/1] (1.54ns)   --->   "%sub_ln1171_346 = sub i13 %zext_ln717_277, i13 %zext_ln1171_551"   --->   Operation 2669 'sub' 'sub_ln1171_346' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2670 [1/1] (0.00ns)   --->   "%trunc_ln717_636 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_346, i32 3, i32 12"   --->   Operation 2670 'partselect' 'trunc_ln717_636' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln1171_556 = zext i8 %p_read_144"   --->   Operation 2671 'zext' 'zext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2672 [1/1] (0.00ns)   --->   "%shl_ln1171_143 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_144, i2 0"   --->   Operation 2672 'bitconcatenate' 'shl_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln1171_559 = zext i10 %shl_ln1171_143"   --->   Operation 2673 'zext' 'zext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2674 [1/1] (1.41ns)   --->   "%sub_ln1171_347 = sub i11 0, i11 %zext_ln1171_559"   --->   Operation 2674 'sub' 'sub_ln1171_347' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2675 [1/1] (0.00ns)   --->   "%trunc_ln717_637 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_347, i32 3, i32 10"   --->   Operation 2675 'partselect' 'trunc_ln717_637' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2676 [1/1] (0.00ns)   --->   "%shl_ln717_149 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_144, i3 0"   --->   Operation 2676 'bitconcatenate' 'shl_ln717_149' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln717_279 = zext i11 %shl_ln717_149"   --->   Operation 2677 'zext' 'zext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln717_281 = zext i9 %mult_V_1364"   --->   Operation 2678 'zext' 'zext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2679 [1/1] (1.48ns)   --->   "%add_ln717_106 = add i12 %zext_ln717_279, i12 %zext_ln717_281"   --->   Operation 2679 'add' 'add_ln717_106' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln42_414 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_106, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2680 'partselect' 'trunc_ln42_414' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln717_283 = zext i10 %shl_ln1171_143"   --->   Operation 2681 'zext' 'zext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2682 [1/1] (1.54ns)   --->   "%add_ln717_107 = add i13 %zext_ln717_282, i13 %zext_ln717_283"   --->   Operation 2682 'add' 'add_ln717_107' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2683 [1/1] (0.00ns)   --->   "%trunc_ln42_416 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_107, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2683 'partselect' 'trunc_ln42_416' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln42_564 = zext i6 %mult_V_1349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2684 'zext' 'zext_ln42_564' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln42_565 = zext i6 %mult_V_1349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2685 'zext' 'zext_ln42_565' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln717_284 = zext i9 %mult_V_1351"   --->   Operation 2686 'zext' 'zext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln717_186 = sext i6 %trunc_ln717_638"   --->   Operation 2687 'sext' 'sext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2688 [1/1] (1.48ns)   --->   "%sub_ln717_140 = sub i12 %zext_ln717_279, i12 %zext_ln717_281"   --->   Operation 2688 'sub' 'sub_ln717_140' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln717_639 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_140, i32 3, i32 11"   --->   Operation 2689 'partselect' 'trunc_ln717_639' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2690 [1/1] (1.54ns)   --->   "%sub_ln1171_497 = sub i13 %zext_ln1171_557, i13 %zext_ln717_282"   --->   Operation 2690 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln717_640 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_497, i32 3, i32 12"   --->   Operation 2691 'partselect' 'trunc_ln717_640' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2692 [1/1] (1.41ns)   --->   "%sub_ln1171_498 = sub i11 %zext_ln1171_556, i11 %zext_ln1171_559"   --->   Operation 2692 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2693 [1/1] (0.00ns)   --->   "%trunc_ln717_642 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_498, i32 3, i32 10"   --->   Operation 2693 'partselect' 'trunc_ln717_642' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2694 [1/1] (1.54ns)   --->   "%sub_ln717_141 = sub i13 %zext_ln717_282, i13 %zext_ln717_283"   --->   Operation 2694 'sub' 'sub_ln717_141' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln42_420 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_141, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2695 'partselect' 'trunc_ln42_420' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln42_571 = zext i10 %trunc_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2696 'zext' 'zext_ln42_571' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2697 [1/1] (1.48ns)   --->   "%add_ln717_109 = add i12 %zext_ln717_279, i12 %zext_ln717_278"   --->   Operation 2697 'add' 'add_ln717_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln42_423 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_109, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2698 'partselect' 'trunc_ln42_423' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln1171_562 = zext i8 %p_read_143"   --->   Operation 2699 'zext' 'zext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln717_285 = zext i8 %p_read_143"   --->   Operation 2700 'zext' 'zext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i12 %sub_ln1171_349"   --->   Operation 2701 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2702 [1/1] (1.54ns)   --->   "%sub_ln1171_350 = sub i13 %sext_ln1171_86, i13 %zext_ln1171_562"   --->   Operation 2702 'sub' 'sub_ln1171_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln717_643 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_350, i32 3, i32 12"   --->   Operation 2703 'partselect' 'trunc_ln717_643' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2704 [1/1] (0.00ns)   --->   "%shl_ln1171_145 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_143, i2 0"   --->   Operation 2704 'bitconcatenate' 'shl_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln717_286 = zext i10 %shl_ln1171_145"   --->   Operation 2705 'zext' 'zext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2706 [1/1] (0.00ns)   --->   "%shl_ln717_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_143, i1 0"   --->   Operation 2706 'bitconcatenate' 'shl_ln717_151' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln717_288 = zext i9 %shl_ln717_151"   --->   Operation 2707 'zext' 'zext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln717_289 = zext i9 %shl_ln717_151"   --->   Operation 2708 'zext' 'zext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2709 [1/1] (1.48ns)   --->   "%sub_ln717_144 = sub i12 %zext_ln1171_564, i12 %zext_ln717_289"   --->   Operation 2709 'sub' 'sub_ln717_144' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln717_646 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_144, i32 3, i32 11"   --->   Operation 2710 'partselect' 'trunc_ln717_646' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2711 [1/1] (1.54ns)   --->   "%sub_ln1171_352 = sub i13 %sext_ln1171_86, i13 %zext_ln717_288"   --->   Operation 2711 'sub' 'sub_ln1171_352' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln717_647 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_352, i32 3, i32 12"   --->   Operation 2712 'partselect' 'trunc_ln717_647' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln42_575 = zext i5 %mult_V_1386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2713 'zext' 'zext_ln42_575' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2714 [1/1] (1.48ns)   --->   "%sub_ln717_145 = sub i12 %zext_ln1171_564, i12 %zext_ln717_285"   --->   Operation 2714 'sub' 'sub_ln717_145' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2715 [1/1] (0.00ns)   --->   "%trunc_ln717_648 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_145, i32 3, i32 11"   --->   Operation 2715 'partselect' 'trunc_ln717_648' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2716 [1/1] (0.00ns)   --->   "%shl_ln717_152 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_143, i4 0"   --->   Operation 2716 'bitconcatenate' 'shl_ln717_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln717_290 = zext i12 %shl_ln717_152"   --->   Operation 2717 'zext' 'zext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2718 [1/1] (1.54ns)   --->   "%add_ln717_110 = add i13 %zext_ln717_290, i13 %zext_ln1171_562"   --->   Operation 2718 'add' 'add_ln717_110' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2719 [1/1] (0.00ns)   --->   "%trunc_ln42_424 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_110, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2719 'partselect' 'trunc_ln42_424' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2720 [1/1] (1.54ns)   --->   "%sub_ln1171_499 = sub i13 %zext_ln1171_562, i13 %zext_ln717_290"   --->   Operation 2720 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln717_649 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_499, i32 3, i32 12"   --->   Operation 2721 'partselect' 'trunc_ln717_649' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2722 [1/1] (1.54ns)   --->   "%add_ln717_111 = add i13 %zext_ln717_290, i13 %zext_ln717_288"   --->   Operation 2722 'add' 'add_ln717_111' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln42_426 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_111, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2723 'partselect' 'trunc_ln42_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2724 [1/1] (0.00ns)   --->   "%shl_ln717_153 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_143, i5 0"   --->   Operation 2724 'bitconcatenate' 'shl_ln717_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2725 [1/1] (1.53ns)   --->   "%sub_ln717_146 = sub i13 %shl_ln717_153, i13 %zext_ln717_286"   --->   Operation 2725 'sub' 'sub_ln717_146' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2726 [1/1] (0.00ns)   --->   "%trunc_ln42_427 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_146, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2726 'partselect' 'trunc_ln42_427' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2727 [1/1] (1.53ns)   --->   "%sub_ln717_147 = sub i13 %shl_ln717_153, i13 %zext_ln717_288"   --->   Operation 2727 'sub' 'sub_ln717_147' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln42_428 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_147, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2728 'partselect' 'trunc_ln42_428' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln1171_567 = zext i8 %p_read_142"   --->   Operation 2729 'zext' 'zext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln1171_148 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_142, i4 0"   --->   Operation 2730 'bitconcatenate' 'shl_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln1171_572 = zext i12 %shl_ln1171_148"   --->   Operation 2731 'zext' 'zext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2732 [1/1] (1.54ns)   --->   "%sub_ln1171_354 = sub i13 0, i13 %zext_ln1171_572"   --->   Operation 2732 'sub' 'sub_ln1171_354' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2733 [1/1] (0.00ns)   --->   "%shl_ln717_154 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_142, i2 0"   --->   Operation 2733 'bitconcatenate' 'shl_ln717_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2734 [1/1] (0.00ns)   --->   "%zext_ln717_291 = zext i10 %shl_ln717_154"   --->   Operation 2734 'zext' 'zext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2735 [1/1] (1.54ns)   --->   "%sub_ln717_148 = sub i13 %zext_ln1171_572, i13 %zext_ln717_291"   --->   Operation 2735 'sub' 'sub_ln717_148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2736 [1/1] (0.00ns)   --->   "%trunc_ln42_429 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_148, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2736 'partselect' 'trunc_ln42_429' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2737 [1/1] (1.54ns)   --->   "%sub_ln1171_356 = sub i13 %zext_ln717_291, i13 %zext_ln1171_572"   --->   Operation 2737 'sub' 'sub_ln1171_356' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2738 [1/1] (0.00ns)   --->   "%trunc_ln717_655 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_356, i32 3, i32 12"   --->   Operation 2738 'partselect' 'trunc_ln717_655' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln42_587 = zext i6 %mult_V_1429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2739 'zext' 'zext_ln42_587' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln1171_577 = zext i8 %p_read_141"   --->   Operation 2740 'zext' 'zext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2741 [1/1] (0.00ns)   --->   "%shl_ln1171_150 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_141, i6 0"   --->   Operation 2741 'bitconcatenate' 'shl_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln1171_578 = zext i14 %shl_ln1171_150"   --->   Operation 2742 'zext' 'zext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_141, i2 0"   --->   Operation 2743 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln1171_580 = zext i10 %tmp_21"   --->   Operation 2744 'zext' 'zext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2745 [1/1] (1.41ns)   --->   "%sub_ln1171_500 = sub i11 %zext_ln1171_577, i11 %zext_ln1171_580"   --->   Operation 2745 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln717_658 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_500, i32 3, i32 10"   --->   Operation 2746 'partselect' 'trunc_ln717_658' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2747 [1/1] (0.00ns)   --->   "%shl_ln1171_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_141, i1 0"   --->   Operation 2747 'bitconcatenate' 'shl_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln1171_581 = zext i9 %shl_ln1171_152"   --->   Operation 2748 'zext' 'zext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln1171_582 = zext i9 %shl_ln1171_152"   --->   Operation 2749 'zext' 'zext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln1171_583 = zext i9 %shl_ln1171_152"   --->   Operation 2750 'zext' 'zext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2751 [1/1] (1.36ns)   --->   "%sub_ln1171_359 = sub i10 0, i10 %zext_ln1171_583"   --->   Operation 2751 'sub' 'sub_ln1171_359' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2752 [1/1] (0.00ns)   --->   "%trunc_ln717_659 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_359, i32 3, i32 9"   --->   Operation 2752 'partselect' 'trunc_ln717_659' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2753 [1/1] (1.52ns)   --->   "%add_ln1171_32 = add i15 %zext_ln1171_578, i15 %zext_ln1171_582"   --->   Operation 2753 'add' 'add_ln1171_32' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2754 [1/1] (0.00ns)   --->   "%trunc_ln42_432 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_32, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2754 'partselect' 'trunc_ln42_432' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln42_593 = zext i10 %trunc_ln42_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2755 'zext' 'zext_ln42_593' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2756 [1/1] (1.41ns)   --->   "%sub_ln717_150 = sub i11 %zext_ln1171_580, i11 %zext_ln1171_577"   --->   Operation 2756 'sub' 'sub_ln717_150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln717_661 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_150, i32 3, i32 10"   --->   Operation 2757 'partselect' 'trunc_ln717_661' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2758 [1/1] (0.00ns)   --->   "%shl_ln1171_153 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_141, i5 0"   --->   Operation 2758 'bitconcatenate' 'shl_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln1171_584 = zext i13 %shl_ln1171_153"   --->   Operation 2759 'zext' 'zext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2760 [1/1] (1.53ns)   --->   "%sub_ln1171_361 = sub i14 %zext_ln1171_581, i14 %zext_ln1171_584"   --->   Operation 2760 'sub' 'sub_ln1171_361' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2761 [1/1] (0.00ns)   --->   "%trunc_ln717_663 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_361, i32 3, i32 13"   --->   Operation 2761 'partselect' 'trunc_ln717_663' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i13 %sub_ln1171_362"   --->   Operation 2762 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln1171_585 = zext i10 %tmp_21"   --->   Operation 2763 'zext' 'zext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2764 [1/1] (1.53ns)   --->   "%sub_ln1171_363 = sub i14 %sext_ln1171_88, i14 %zext_ln1171_585"   --->   Operation 2764 'sub' 'sub_ln1171_363' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln717_664 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_363, i32 3, i32 13"   --->   Operation 2765 'partselect' 'trunc_ln717_664' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln42_598 = zext i9 %trunc_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2766 'zext' 'zext_ln42_598' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2767 [1/1] (1.53ns)   --->   "%sub_ln1171_364 = sub i14 0, i14 %zext_ln1171_584"   --->   Operation 2767 'sub' 'sub_ln1171_364' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln717_295 = zext i9 %shl_ln1171_152"   --->   Operation 2768 'zext' 'zext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2769 [1/1] (1.53ns)   --->   "%sub_ln717_152 = sub i13 %shl_ln1171_153, i13 %zext_ln717_295"   --->   Operation 2769 'sub' 'sub_ln717_152' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2770 [1/1] (0.00ns)   --->   "%trunc_ln42_438 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_152, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2770 'partselect' 'trunc_ln42_438' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln1171_586 = zext i8 %p_read_140"   --->   Operation 2771 'zext' 'zext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2772 [1/1] (0.00ns)   --->   "%shl_ln717_157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_140, i2 0"   --->   Operation 2772 'bitconcatenate' 'shl_ln717_157' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2773 [1/1] (0.00ns)   --->   "%zext_ln717_297 = zext i10 %shl_ln717_157"   --->   Operation 2773 'zext' 'zext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2774 [1/1] (1.41ns)   --->   "%add_ln717_113 = add i11 %zext_ln717_297, i11 %zext_ln1171_586"   --->   Operation 2774 'add' 'add_ln717_113' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2775 [1/1] (0.00ns)   --->   "%trunc_ln42_439 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_113, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2775 'partselect' 'trunc_ln42_439' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln42_601 = zext i5 %mult_V_1481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2776 'zext' 'zext_ln42_601' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2777 [1/1] (0.00ns)   --->   "%shl_ln717_158 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_140, i5 0"   --->   Operation 2777 'bitconcatenate' 'shl_ln717_158' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2778 [1/1] (0.00ns)   --->   "%shl_ln717_159 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_140, i3 0"   --->   Operation 2778 'bitconcatenate' 'shl_ln717_159' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln717_298 = zext i11 %shl_ln717_159"   --->   Operation 2779 'zext' 'zext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2780 [1/1] (1.53ns)   --->   "%sub_ln717_153 = sub i13 %shl_ln717_158, i13 %zext_ln717_298"   --->   Operation 2780 'sub' 'sub_ln717_153' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln42_440 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_153, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2781 'partselect' 'trunc_ln42_440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln42_603 = zext i9 %trunc_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2782 'zext' 'zext_ln42_603' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln1171_588 = zext i11 %shl_ln717_159"   --->   Operation 2783 'zext' 'zext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2784 [1/1] (0.00ns)   --->   "%mult_V_1499 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_140, i1 0"   --->   Operation 2784 'bitconcatenate' 'mult_V_1499' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln1171_589 = zext i9 %mult_V_1499"   --->   Operation 2785 'zext' 'zext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln1171_590 = zext i9 %mult_V_1499"   --->   Operation 2786 'zext' 'zext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2787 [1/1] (1.48ns)   --->   "%sub_ln1171_366 = sub i12 %zext_ln1171_590, i12 %zext_ln1171_588"   --->   Operation 2787 'sub' 'sub_ln1171_366' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln717_669 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_366, i32 3, i32 11"   --->   Operation 2788 'partselect' 'trunc_ln717_669' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2789 [1/1] (1.36ns)   --->   "%sub_ln1171_367 = sub i10 0, i10 %zext_ln1171_589"   --->   Operation 2789 'sub' 'sub_ln1171_367' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln717_670 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_367, i32 3, i32 9"   --->   Operation 2790 'partselect' 'trunc_ln717_670' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln1171_591 = zext i8 %p_read_139"   --->   Operation 2791 'zext' 'zext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln1171_592 = zext i8 %p_read_139"   --->   Operation 2792 'zext' 'zext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln1171_154 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_139, i4 0"   --->   Operation 2793 'bitconcatenate' 'shl_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln1171_596 = zext i12 %shl_ln1171_154"   --->   Operation 2794 'zext' 'zext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2795 [1/1] (1.54ns)   --->   "%sub_ln1171_368 = sub i13 0, i13 %zext_ln1171_596"   --->   Operation 2795 'sub' 'sub_ln1171_368' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln42_610 = zext i9 %trunc_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2796 'zext' 'zext_ln42_610' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i12 %sub_ln1171_370"   --->   Operation 2797 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2798 [1/1] (1.54ns)   --->   "%sub_ln1171_371 = sub i13 %sext_ln1171_91, i13 %zext_ln1171_592"   --->   Operation 2798 'sub' 'sub_ln1171_371' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln717_675 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_371, i32 3, i32 12"   --->   Operation 2799 'partselect' 'trunc_ln717_675' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2800 [1/1] (1.30ns)   --->   "%sub_ln1171_372 = sub i9 0, i9 %zext_ln1171_591"   --->   Operation 2800 'sub' 'sub_ln1171_372' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2801 [1/1] (0.00ns)   --->   "%trunc_ln717_676 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_372, i32 3, i32 8"   --->   Operation 2801 'partselect' 'trunc_ln717_676' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i6 %trunc_ln717_676"   --->   Operation 2802 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln1171_598 = zext i8 %p_read_138"   --->   Operation 2803 'zext' 'zext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln42_612 = zext i5 %mult_V_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2804 'zext' 'zext_ln42_612' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln42_613 = zext i5 %mult_V_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2805 'zext' 'zext_ln42_613' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2806 [1/1] (0.00ns)   --->   "%shl_ln717_164 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_138, i4 0"   --->   Operation 2806 'bitconcatenate' 'shl_ln717_164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln717_303 = zext i12 %shl_ln717_164"   --->   Operation 2807 'zext' 'zext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2808 [1/1] (1.54ns)   --->   "%sub_ln717_157 = sub i13 %zext_ln717_303, i13 %zext_ln1171_599"   --->   Operation 2808 'sub' 'sub_ln717_157' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2809 [1/1] (0.00ns)   --->   "%trunc_ln42_447 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_157, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2809 'partselect' 'trunc_ln42_447' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2810 [1/1] (1.48ns)   --->   "%sub_ln717_158 = sub i12 %zext_ln717_304, i12 %zext_ln1171_598"   --->   Operation 2810 'sub' 'sub_ln717_158' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2811 [1/1] (0.00ns)   --->   "%trunc_ln717_681 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_158, i32 3, i32 11"   --->   Operation 2811 'partselect' 'trunc_ln717_681' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln42_163 = sext i9 %trunc_ln717_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2812 'sext' 'sext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln42_615 = zext i10 %sext_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2813 'zext' 'zext_ln42_615' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln717_203 = sext i11 %trunc_ln717_682"   --->   Operation 2814 'sext' 'sext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln42_617 = zext i10 %trunc_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2815 'zext' 'zext_ln42_617' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2816 [1/1] (0.00ns)   --->   "%zext_ln1171_603 = zext i11 %shl_ln717_165"   --->   Operation 2816 'zext' 'zext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i12 %sub_ln1171_374"   --->   Operation 2817 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2818 [1/1] (0.00ns)   --->   "%shl_ln1171_155 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_138, i1 0"   --->   Operation 2818 'bitconcatenate' 'shl_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln1171_604 = zext i9 %shl_ln1171_155"   --->   Operation 2819 'zext' 'zext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln1171_605 = zext i9 %shl_ln1171_155"   --->   Operation 2820 'zext' 'zext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2821 [1/1] (1.54ns)   --->   "%sub_ln1171_375 = sub i13 %sext_ln1171_92, i13 %zext_ln1171_605"   --->   Operation 2821 'sub' 'sub_ln1171_375' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2822 [1/1] (0.00ns)   --->   "%trunc_ln717_683 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_375, i32 3, i32 12"   --->   Operation 2822 'partselect' 'trunc_ln717_683' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2823 [1/1] (1.54ns)   --->   "%sub_ln1171_376 = sub i13 %sext_ln1171_92, i13 %zext_ln1171_599"   --->   Operation 2823 'sub' 'sub_ln1171_376' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln717_684 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_376, i32 3, i32 12"   --->   Operation 2824 'partselect' 'trunc_ln717_684' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2825 [1/1] (1.48ns)   --->   "%sub_ln1171_377 = sub i12 %zext_ln1171_604, i12 %zext_ln717_304"   --->   Operation 2825 'sub' 'sub_ln1171_377' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln717_685 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_377, i32 3, i32 11"   --->   Operation 2826 'partselect' 'trunc_ln717_685' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln42_164 = sext i9 %trunc_ln717_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2827 'sext' 'sext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2828 [1/1] (0.00ns)   --->   "%shl_ln717_166 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_138, i5 0"   --->   Operation 2828 'bitconcatenate' 'shl_ln717_166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2829 [1/1] (1.53ns)   --->   "%sub_ln717_159 = sub i13 %shl_ln717_166, i13 %zext_ln1171_599"   --->   Operation 2829 'sub' 'sub_ln717_159' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln42_450 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_159, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2830 'partselect' 'trunc_ln42_450' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2831 [1/1] (1.54ns)   --->   "%sub_ln1171_378 = sub i13 0, i13 %zext_ln717_303"   --->   Operation 2831 'sub' 'sub_ln1171_378' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln1171_607 = zext i13 %shl_ln717_166"   --->   Operation 2832 'zext' 'zext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2833 [1/1] (1.53ns)   --->   "%sub_ln1171_380 = sub i14 %zext_ln1171_603, i14 %zext_ln1171_607"   --->   Operation 2833 'sub' 'sub_ln1171_380' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2834 [1/1] (0.00ns)   --->   "%trunc_ln717_687 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_380, i32 3, i32 13"   --->   Operation 2834 'partselect' 'trunc_ln717_687' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln717_305 = zext i8 %p_read_137"   --->   Operation 2835 'zext' 'zext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln717_307 = zext i8 %p_read_137"   --->   Operation 2836 'zext' 'zext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln717_309 = zext i8 %p_read_137"   --->   Operation 2837 'zext' 'zext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_137, i4 0"   --->   Operation 2838 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln1171_608 = zext i12 %tmp_22"   --->   Operation 2839 'zext' 'zext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2840 [1/1] (1.54ns)   --->   "%sub_ln1171_502 = sub i13 %zext_ln717_309, i13 %zext_ln1171_608"   --->   Operation 2840 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln717_688 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_502, i32 3, i32 12"   --->   Operation 2841 'partselect' 'trunc_ln717_688' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2842 [1/1] (1.54ns)   --->   "%add_ln717_116 = add i13 %zext_ln1171_608, i13 %zext_ln717_309"   --->   Operation 2842 'add' 'add_ln717_116' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln42_453 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_116, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2843 'partselect' 'trunc_ln42_453' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2844 [1/1] (0.00ns)   --->   "%shl_ln717_167 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_137, i3 0"   --->   Operation 2844 'bitconcatenate' 'shl_ln717_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln717_310 = zext i11 %shl_ln717_167"   --->   Operation 2845 'zext' 'zext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln717_311 = zext i11 %shl_ln717_167"   --->   Operation 2846 'zext' 'zext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2847 [1/1] (1.48ns)   --->   "%add_ln717_117 = add i12 %zext_ln717_311, i12 %zext_ln717_307"   --->   Operation 2847 'add' 'add_ln717_117' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln42_454 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_117, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2848 'partselect' 'trunc_ln42_454' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2849 [1/1] (0.00ns)   --->   "%shl_ln717_168 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_137, i5 0"   --->   Operation 2849 'bitconcatenate' 'shl_ln717_168' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2850 [1/1] (1.53ns)   --->   "%sub_ln717_160 = sub i13 %shl_ln717_168, i13 %zext_ln717_310"   --->   Operation 2850 'sub' 'sub_ln717_160' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln42_455 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_160, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2851 'partselect' 'trunc_ln42_455' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2852 [1/1] (1.48ns)   --->   "%sub_ln1171_503 = sub i12 %zext_ln717_307, i12 %zext_ln717_311"   --->   Operation 2852 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln717_691 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_503, i32 3, i32 11"   --->   Operation 2853 'partselect' 'trunc_ln717_691' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2854 [1/1] (1.30ns)   --->   "%sub_ln1171_382 = sub i9 0, i9 %zext_ln717_305"   --->   Operation 2854 'sub' 'sub_ln1171_382' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln717_692 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_382, i32 3, i32 8"   --->   Operation 2855 'partselect' 'trunc_ln717_692' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln1171_614 = zext i8 %p_read_136"   --->   Operation 2856 'zext' 'zext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2857 [1/1] (0.00ns)   --->   "%shl_ln717_169 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_136, i3 0"   --->   Operation 2857 'bitconcatenate' 'shl_ln717_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln717_312 = zext i11 %shl_ln717_169"   --->   Operation 2858 'zext' 'zext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i13 %sub_ln1171_385"   --->   Operation 2859 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2860 [1/1] (1.53ns)   --->   "%sub_ln1171_386 = sub i14 %sext_ln1171_95, i14 %zext_ln1171_614"   --->   Operation 2860 'sub' 'sub_ln1171_386' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln717_695 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_386, i32 3, i32 13"   --->   Operation 2861 'partselect' 'trunc_ln717_695' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2862 [1/1] (1.53ns)   --->   "%sub_ln717_162 = sub i13 %shl_ln717_170, i13 %zext_ln717_312"   --->   Operation 2862 'sub' 'sub_ln717_162' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2863 [1/1] (0.00ns)   --->   "%trunc_ln42_461 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_162, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2863 'partselect' 'trunc_ln42_461' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln42_169 = sext i6 %trunc_ln717_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2864 'sext' 'sext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln42_630 = zext i10 %trunc_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2865 'zext' 'zext_ln42_630' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln42_632 = zext i10 %trunc_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2866 'zext' 'zext_ln42_632' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2867 [1/1] (0.00ns)   --->   "%zext_ln1171_621 = zext i8 %p_read_135"   --->   Operation 2867 'zext' 'zext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln1171_622 = zext i8 %p_read_135"   --->   Operation 2868 'zext' 'zext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2869 [1/1] (0.00ns)   --->   "%shl_ln1171_160 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_135, i4 0"   --->   Operation 2869 'bitconcatenate' 'shl_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2870 [1/1] (0.00ns)   --->   "%zext_ln1171_624 = zext i12 %shl_ln1171_160"   --->   Operation 2870 'zext' 'zext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2871 [1/1] (1.54ns)   --->   "%sub_ln1171_504 = sub i13 %zext_ln1171_623, i13 %zext_ln1171_624"   --->   Operation 2871 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln717_699 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_504, i32 3, i32 12"   --->   Operation 2872 'partselect' 'trunc_ln717_699' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_135, i5 0"   --->   Operation 2873 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln1171_626 = zext i13 %tmp_23"   --->   Operation 2874 'zext' 'zext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2875 [1/1] (1.53ns)   --->   "%sub_ln1171_505 = sub i14 %zext_ln1171_622, i14 %zext_ln1171_626"   --->   Operation 2875 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2876 [1/1] (0.00ns)   --->   "%trunc_ln717_700 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_505, i32 3, i32 13"   --->   Operation 2876 'partselect' 'trunc_ln717_700' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2877 [1/1] (0.00ns)   --->   "%shl_ln717_171 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_135, i3 0"   --->   Operation 2877 'bitconcatenate' 'shl_ln717_171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln717_318 = zext i11 %shl_ln717_171"   --->   Operation 2878 'zext' 'zext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2879 [1/1] (1.53ns)   --->   "%sub_ln717_166 = sub i13 %tmp_23, i13 %zext_ln717_318"   --->   Operation 2879 'sub' 'sub_ln717_166' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2880 [1/1] (0.00ns)   --->   "%trunc_ln42_469 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_166, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2880 'partselect' 'trunc_ln42_469' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2881 [1/1] (1.30ns)   --->   "%sub_ln1171_391 = sub i9 0, i9 %zext_ln1171_621"   --->   Operation 2881 'sub' 'sub_ln1171_391' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln717_703 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_391, i32 3, i32 8"   --->   Operation 2882 'partselect' 'trunc_ln717_703' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln42_170 = sext i6 %trunc_ln717_703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2883 'sext' 'sext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln1171_631 = zext i8 %p_read_134"   --->   Operation 2884 'zext' 'zext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln1171_632 = zext i8 %p_read_134"   --->   Operation 2885 'zext' 'zext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2886 [1/1] (1.30ns)   --->   "%sub_ln1171_392 = sub i9 0, i9 %zext_ln1171_632"   --->   Operation 2886 'sub' 'sub_ln1171_392' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln717_704 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_392, i32 3, i32 8"   --->   Operation 2887 'partselect' 'trunc_ln717_704' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2888 [1/1] (0.00ns)   --->   "%shl_ln717_172 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_134, i3 0"   --->   Operation 2888 'bitconcatenate' 'shl_ln717_172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln717_319 = zext i11 %shl_ln717_172"   --->   Operation 2889 'zext' 'zext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln717_320 = zext i11 %shl_ln717_172"   --->   Operation 2890 'zext' 'zext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2891 [1/1] (0.00ns)   --->   "%shl_ln717_173 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_134, i1 0"   --->   Operation 2891 'bitconcatenate' 'shl_ln717_173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln717_321 = zext i9 %shl_ln717_173"   --->   Operation 2892 'zext' 'zext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln717_322 = zext i9 %shl_ln717_173"   --->   Operation 2893 'zext' 'zext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2894 [1/1] (1.48ns)   --->   "%sub_ln717_167 = sub i12 %zext_ln717_320, i12 %zext_ln717_322"   --->   Operation 2894 'sub' 'sub_ln717_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln717_705 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_167, i32 3, i32 11"   --->   Operation 2895 'partselect' 'trunc_ln717_705' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_134, i2 0"   --->   Operation 2896 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln1171_633 = zext i10 %tmp_24"   --->   Operation 2897 'zext' 'zext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2898 [1/1] (1.41ns)   --->   "%sub_ln1171_506 = sub i11 %zext_ln1171_631, i11 %zext_ln1171_633"   --->   Operation 2898 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2899 [1/1] (0.00ns)   --->   "%trunc_ln717_706 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_506, i32 3, i32 10"   --->   Operation 2899 'partselect' 'trunc_ln717_706' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2900 [1/1] (0.00ns)   --->   "%shl_ln1171_162 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_134, i4 0"   --->   Operation 2900 'bitconcatenate' 'shl_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2901 [1/1] (0.00ns)   --->   "%zext_ln1171_634 = zext i12 %shl_ln1171_162"   --->   Operation 2901 'zext' 'zext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2902 [1/1] (1.54ns)   --->   "%sub_ln1171_393 = sub i13 0, i13 %zext_ln1171_634"   --->   Operation 2902 'sub' 'sub_ln1171_393' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2903 [1/1] (1.41ns)   --->   "%sub_ln717_168 = sub i11 %zext_ln1171_633, i11 %zext_ln1171_631"   --->   Operation 2903 'sub' 'sub_ln717_168' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln717_710 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_168, i32 3, i32 10"   --->   Operation 2904 'partselect' 'trunc_ln717_710' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln42_645 = zext i7 %mult_V_1687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2905 'zext' 'zext_ln42_645' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2906 [1/1] (1.54ns)   --->   "%sub_ln717_169 = sub i13 %zext_ln1171_634, i13 %zext_ln717_321"   --->   Operation 2906 'sub' 'sub_ln717_169' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2907 [1/1] (0.00ns)   --->   "%trunc_ln42_472 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_169, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2907 'partselect' 'trunc_ln42_472' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2908 [1/1] (0.00ns)   --->   "%shl_ln717_174 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_134, i5 0"   --->   Operation 2908 'bitconcatenate' 'shl_ln717_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2909 [1/1] (1.53ns)   --->   "%sub_ln717_170 = sub i13 %shl_ln717_174, i13 %zext_ln717_319"   --->   Operation 2909 'sub' 'sub_ln717_170' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln42_473 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_170, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2910 'partselect' 'trunc_ln42_473' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln1171_636 = zext i8 %p_read_133"   --->   Operation 2911 'zext' 'zext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln1171_638 = zext i8 %p_read_133"   --->   Operation 2912 'zext' 'zext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln42_176 = sext i8 %trunc_ln717_712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2913 'sext' 'sext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2914 [1/1] (1.30ns)   --->   "%sub_ln1171_396 = sub i9 0, i9 %zext_ln1171_638"   --->   Operation 2914 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln717_713 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_396, i32 3, i32 8"   --->   Operation 2915 'partselect' 'trunc_ln717_713' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i6 %trunc_ln717_713"   --->   Operation 2916 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln42_651 = zext i7 %mult_V_1705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2917 'zext' 'zext_ln42_651' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln717_221 = sext i10 %trunc_ln717_714"   --->   Operation 2918 'sext' 'sext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i13 %sub_ln1171_398"   --->   Operation 2919 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2920 [1/1] (1.53ns)   --->   "%sub_ln1171_399 = sub i14 %sext_ln1171_97, i14 %zext_ln1171_636"   --->   Operation 2920 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2921 [1/1] (0.00ns)   --->   "%trunc_ln717_715 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_399, i32 3, i32 13"   --->   Operation 2921 'partselect' 'trunc_ln717_715' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln1171_640 = zext i8 %p_read_132"   --->   Operation 2922 'zext' 'zext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln717_334 = zext i10 %shl_ln717_178"   --->   Operation 2923 'zext' 'zext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2924 [1/1] (1.41ns)   --->   "%sub_ln717_173 = sub i11 %zext_ln717_334, i11 %zext_ln1171_640"   --->   Operation 2924 'sub' 'sub_ln717_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln717_718 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_173, i32 3, i32 10"   --->   Operation 2925 'partselect' 'trunc_ln717_718' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln42_177 = sext i8 %trunc_ln717_718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2926 'sext' 'sext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln42_655 = zext i10 %sext_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2927 'zext' 'zext_ln42_655' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2928 [1/1] (1.41ns)   --->   "%add_ln717_123 = add i11 %zext_ln717_334, i11 %zext_ln1171_640"   --->   Operation 2928 'add' 'add_ln717_123' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_123, i32 3, i32 10"   --->   Operation 2929 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln717_179 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_132, i3 0"   --->   Operation 2930 'bitconcatenate' 'shl_ln717_179' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln717_337 = zext i11 %shl_ln717_179"   --->   Operation 2931 'zext' 'zext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2932 [1/1] (0.00ns)   --->   "%shl_ln717_180 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_132, i1 0"   --->   Operation 2932 'bitconcatenate' 'shl_ln717_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2933 [1/1] (0.00ns)   --->   "%zext_ln717_338 = zext i9 %shl_ln717_180"   --->   Operation 2933 'zext' 'zext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2934 [1/1] (1.48ns)   --->   "%sub_ln717_174 = sub i12 %zext_ln717_337, i12 %zext_ln717_338"   --->   Operation 2934 'sub' 'sub_ln717_174' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln717_719 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_174, i32 3, i32 11"   --->   Operation 2935 'partselect' 'trunc_ln717_719' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2936 [1/1] (1.48ns)   --->   "%add_ln717_124 = add i12 %zext_ln717_337, i12 %zext_ln717_332"   --->   Operation 2936 'add' 'add_ln717_124' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2937 [1/1] (0.00ns)   --->   "%trunc_ln42_480 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_124, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2937 'partselect' 'trunc_ln42_480' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln42_661 = zext i9 %trunc_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2938 'zext' 'zext_ln42_661' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln1171_642 = zext i9 %shl_ln717_180"   --->   Operation 2939 'zext' 'zext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2940 [1/1] (1.48ns)   --->   "%sub_ln1171_401 = sub i12 %zext_ln717_338, i12 %zext_ln717_337"   --->   Operation 2940 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2941 [1/1] (0.00ns)   --->   "%trunc_ln717_721 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_401, i32 3, i32 11"   --->   Operation 2941 'partselect' 'trunc_ln717_721' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2942 [1/1] (1.36ns)   --->   "%sub_ln1171_402 = sub i10 0, i10 %zext_ln1171_642"   --->   Operation 2942 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2943 [1/1] (0.00ns)   --->   "%trunc_ln717_722 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_402, i32 3, i32 9"   --->   Operation 2943 'partselect' 'trunc_ln717_722' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln717_223 = sext i7 %trunc_ln717_722"   --->   Operation 2944 'sext' 'sext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2945 [1/1] (0.00ns)   --->   "%zext_ln42_664 = zext i7 %mult_V_1759" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2945 'zext' 'zext_ln42_664' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln1171_643 = zext i8 %p_read_131"   --->   Operation 2946 'zext' 'zext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln42_180 = sext i10 %trunc_ln717_724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2947 'sext' 'sext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2948 [1/1] (0.00ns)   --->   "%shl_ln717_182 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_131, i5 0"   --->   Operation 2948 'bitconcatenate' 'shl_ln717_182' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2949 [1/1] (0.00ns)   --->   "%shl_ln717_183 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_131, i3 0"   --->   Operation 2949 'bitconcatenate' 'shl_ln717_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln717_340 = zext i11 %shl_ln717_183"   --->   Operation 2950 'zext' 'zext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2951 [1/1] (1.53ns)   --->   "%sub_ln717_176 = sub i13 %shl_ln717_182, i13 %zext_ln717_340"   --->   Operation 2951 'sub' 'sub_ln717_176' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2952 [1/1] (0.00ns)   --->   "%trunc_ln42_487 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_176, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2952 'partselect' 'trunc_ln42_487' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln42_669 = zext i10 %trunc_ln42_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2953 'zext' 'zext_ln42_669' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i11 %trunc_ln717_725"   --->   Operation 2954 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2955 [1/1] (0.00ns)   --->   "%zext_ln1171_648 = zext i13 %shl_ln717_182"   --->   Operation 2955 'zext' 'zext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2956 [1/1] (0.00ns)   --->   "%shl_ln1171_165 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_131, i1 0"   --->   Operation 2956 'bitconcatenate' 'shl_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln1171_650 = zext i9 %shl_ln1171_165"   --->   Operation 2957 'zext' 'zext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2958 [1/1] (1.53ns)   --->   "%add_ln1171_34 = add i14 %zext_ln1171_648, i14 %zext_ln1171_650"   --->   Operation 2958 'add' 'add_ln1171_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2959 [1/1] (0.00ns)   --->   "%trunc_ln42_490 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_34, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2959 'partselect' 'trunc_ln42_490' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2960 [1/1] (0.00ns)   --->   "%zext_ln42_670 = zext i10 %trunc_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2960 'zext' 'zext_ln42_670' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i13 %sub_ln1171_404"   --->   Operation 2961 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2962 [1/1] (1.53ns)   --->   "%sub_ln1171_405 = sub i14 %sext_ln1171_98, i14 %zext_ln1171_650"   --->   Operation 2962 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2963 [1/1] (0.00ns)   --->   "%trunc_ln717_726 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_405, i32 3, i32 13"   --->   Operation 2963 'partselect' 'trunc_ln717_726' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln717_225 = sext i8 %trunc_ln717_727"   --->   Operation 2964 'sext' 'sext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln42_671 = zext i7 %mult_V_1787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2965 'zext' 'zext_ln42_671' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2966 [1/1] (0.00ns)   --->   "%zext_ln1171_651 = zext i11 %shl_ln717_183"   --->   Operation 2966 'zext' 'zext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2967 [1/1] (1.48ns)   --->   "%sub_ln1171_407 = sub i12 0, i12 %zext_ln1171_651"   --->   Operation 2967 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln1171_653 = zext i8 %p_read_130"   --->   Operation 2968 'zext' 'zext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln1171_656 = zext i8 %p_read_130"   --->   Operation 2969 'zext' 'zext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2970 [1/1] (1.30ns)   --->   "%sub_ln1171_409 = sub i9 0, i9 %zext_ln1171_656"   --->   Operation 2970 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2971 [1/1] (0.00ns)   --->   "%trunc_ln717_729 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_409, i32 3, i32 8"   --->   Operation 2971 'partselect' 'trunc_ln717_729' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2972 [1/1] (0.00ns)   --->   "%shl_ln1171_167 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_130, i2 0"   --->   Operation 2972 'bitconcatenate' 'shl_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln1171_658 = zext i10 %shl_ln1171_167"   --->   Operation 2973 'zext' 'zext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln42_675 = zext i5 %mult_V_1802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2974 'zext' 'zext_ln42_675' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2975 [1/1] (1.54ns)   --->   "%sub_ln1171_410 = sub i13 0, i13 %zext_ln1171_660"   --->   Operation 2975 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2976 [1/1] (1.54ns)   --->   "%sub_ln1171_412 = sub i13 %zext_ln1171_658, i13 %zext_ln1171_660"   --->   Operation 2976 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2977 [1/1] (0.00ns)   --->   "%trunc_ln717_732 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_412, i32 3, i32 12"   --->   Operation 2977 'partselect' 'trunc_ln717_732' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2978 [1/1] (0.00ns)   --->   "%zext_ln717_343 = zext i10 %shl_ln1171_167"   --->   Operation 2978 'zext' 'zext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2979 [1/1] (1.41ns)   --->   "%sub_ln717_179 = sub i11 %zext_ln717_343, i11 %zext_ln1171_653"   --->   Operation 2979 'sub' 'sub_ln717_179' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln717_736 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_179, i32 3, i32 10"   --->   Operation 2980 'partselect' 'trunc_ln717_736' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2981 [1/1] (0.00ns)   --->   "%zext_ln1171_663 = zext i8 %p_read_129"   --->   Operation 2981 'zext' 'zext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2982 [1/1] (0.00ns)   --->   "%shl_ln717_185 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_129, i4 0"   --->   Operation 2982 'bitconcatenate' 'shl_ln717_185' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2983 [1/1] (0.00ns)   --->   "%zext_ln717_344 = zext i12 %shl_ln717_185"   --->   Operation 2983 'zext' 'zext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2984 [1/1] (1.54ns)   --->   "%sub_ln717_180 = sub i13 %zext_ln717_344, i13 %zext_ln1171_664"   --->   Operation 2984 'sub' 'sub_ln717_180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln42_497 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_180, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2985 'partselect' 'trunc_ln42_497' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_129, i3 0"   --->   Operation 2986 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln1171_667 = zext i11 %tmp_25"   --->   Operation 2987 'zext' 'zext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2988 [1/1] (1.48ns)   --->   "%sub_ln1171_507 = sub i12 %zext_ln1171_666, i12 %zext_ln1171_667"   --->   Operation 2988 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln717_738 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_507, i32 3, i32 11"   --->   Operation 2989 'partselect' 'trunc_ln717_738' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2990 [1/1] (1.48ns)   --->   "%add_ln717_129 = add i12 %zext_ln1171_667, i12 %zext_ln1171_666"   --->   Operation 2990 'add' 'add_ln717_129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2991 [1/1] (0.00ns)   --->   "%trunc_ln42_498 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_129, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2991 'partselect' 'trunc_ln42_498' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln1171_668 = zext i11 %tmp_25"   --->   Operation 2992 'zext' 'zext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2993 [1/1] (1.48ns)   --->   "%sub_ln1171_416 = sub i12 0, i12 %zext_ln1171_667"   --->   Operation 2993 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2994 [1/1] (0.00ns)   --->   "%trunc_ln717_739 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_416, i32 3, i32 11"   --->   Operation 2994 'partselect' 'trunc_ln717_739' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2995 [1/1] (0.00ns)   --->   "%shl_ln1171_169 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_129, i5 0"   --->   Operation 2995 'bitconcatenate' 'shl_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln1171_669 = zext i13 %shl_ln1171_169"   --->   Operation 2996 'zext' 'zext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2997 [1/1] (1.53ns)   --->   "%sub_ln1171_417 = sub i14 %zext_ln1171_668, i14 %zext_ln1171_669"   --->   Operation 2997 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2998 [1/1] (0.00ns)   --->   "%trunc_ln717_740 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_417, i32 3, i32 13"   --->   Operation 2998 'partselect' 'trunc_ln717_740' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2999 [1/1] (0.00ns)   --->   "%shl_ln1171_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_129, i2 0"   --->   Operation 2999 'bitconcatenate' 'shl_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln1171_670 = zext i10 %shl_ln1171_170"   --->   Operation 3000 'zext' 'zext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3001 [1/1] (1.54ns)   --->   "%sub_ln1171_418 = sub i13 %zext_ln1171_670, i13 %zext_ln717_344"   --->   Operation 3001 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3002 [1/1] (0.00ns)   --->   "%trunc_ln717_741 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_418, i32 3, i32 12"   --->   Operation 3002 'partselect' 'trunc_ln717_741' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3003 [1/1] (1.30ns)   --->   "%sub_ln1171_420 = sub i9 0, i9 %zext_ln1171_663"   --->   Operation 3003 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln717_743 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_420, i32 3, i32 8"   --->   Operation 3004 'partselect' 'trunc_ln717_743' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3005 [1/1] (0.00ns)   --->   "%shl_ln717_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_129, i1 0"   --->   Operation 3005 'bitconcatenate' 'shl_ln717_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln717_345 = zext i9 %shl_ln717_186"   --->   Operation 3006 'zext' 'zext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3007 [1/1] (1.54ns)   --->   "%add_ln717_130 = add i13 %zext_ln717_344, i13 %zext_ln717_345"   --->   Operation 3007 'add' 'add_ln717_130' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln42_504 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_130, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3008 'partselect' 'trunc_ln42_504' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln42_688 = zext i10 %trunc_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3009 'zext' 'zext_ln42_688' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln1171_673 = zext i8 %p_read_128"   --->   Operation 3010 'zext' 'zext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3011 [1/1] (0.00ns)   --->   "%shl_ln1171_172 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_128, i4 0"   --->   Operation 3011 'bitconcatenate' 'shl_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3012 [1/1] (1.48ns)   --->   "%sub_ln1171_508 = sub i12 %zext_ln1171_673, i12 %zext_ln1171_678"   --->   Operation 3012 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3013 [1/1] (0.00ns)   --->   "%trunc_ln717_745 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_508, i32 3, i32 11"   --->   Operation 3013 'partselect' 'trunc_ln717_745' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3014 [1/1] (0.00ns)   --->   "%shl_ln1171_174 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_128, i1 0"   --->   Operation 3014 'bitconcatenate' 'shl_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln1171_680 = zext i9 %shl_ln1171_174"   --->   Operation 3015 'zext' 'zext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3016 [1/1] (1.48ns)   --->   "%sub_ln717_181 = sub i12 %zext_ln1171_678, i12 %zext_ln1171_673"   --->   Operation 3016 'sub' 'sub_ln717_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3017 [1/1] (0.00ns)   --->   "%trunc_ln717_747 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_181, i32 3, i32 11"   --->   Operation 3017 'partselect' 'trunc_ln717_747' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln42_186 = sext i9 %trunc_ln717_747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3018 'sext' 'sext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln42_691 = zext i10 %sext_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3019 'zext' 'zext_ln42_691' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln717_346 = zext i12 %shl_ln1171_172"   --->   Operation 3020 'zext' 'zext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3021 [1/1] (1.54ns)   --->   "%sub_ln717_182 = sub i13 %zext_ln717_346, i13 %zext_ln1171_680"   --->   Operation 3021 'sub' 'sub_ln717_182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln42_508 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_182, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3022 'partselect' 'trunc_ln42_508' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i12 %sub_ln1171_425"   --->   Operation 3023 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3024 [1/1] (1.54ns)   --->   "%sub_ln1171_426 = sub i13 %sext_ln1171_102, i13 %zext_ln1171_680"   --->   Operation 3024 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3025 [1/1] (0.00ns)   --->   "%trunc_ln717_751 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_426, i32 3, i32 12"   --->   Operation 3025 'partselect' 'trunc_ln717_751' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln1171_684 = zext i8 %p_read_127"   --->   Operation 3026 'zext' 'zext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3027 [1/1] (0.00ns)   --->   "%shl_ln1171_176 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_127, i5 0"   --->   Operation 3027 'bitconcatenate' 'shl_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln1171_688 = zext i13 %shl_ln1171_176"   --->   Operation 3028 'zext' 'zext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3029 [1/1] (1.53ns)   --->   "%sub_ln1171_428 = sub i14 0, i14 %zext_ln1171_688"   --->   Operation 3029 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3030 [1/1] (0.00ns)   --->   "%trunc_ln717_755 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_428, i32 3, i32 13"   --->   Operation 3030 'partselect' 'trunc_ln717_755' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3031 [1/1] (0.00ns)   --->   "%mult_V_1898 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_127, i32 1, i32 7"   --->   Operation 3031 'partselect' 'mult_V_1898' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln42_696 = zext i7 %mult_V_1898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3032 'zext' 'zext_ln42_696' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3033 [1/1] (0.00ns)   --->   "%shl_ln717_187 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_127, i2 0"   --->   Operation 3033 'bitconcatenate' 'shl_ln717_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln717_347 = zext i10 %shl_ln717_187"   --->   Operation 3034 'zext' 'zext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3035 [1/1] (1.53ns)   --->   "%sub_ln717_184 = sub i13 %shl_ln1171_176, i13 %zext_ln717_347"   --->   Operation 3035 'sub' 'sub_ln717_184' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln42_512 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_184, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3036 'partselect' 'trunc_ln42_512' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3037 [1/1] (0.00ns)   --->   "%zext_ln1171_691 = zext i10 %shl_ln717_187"   --->   Operation 3037 'zext' 'zext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3038 [1/1] (1.41ns)   --->   "%sub_ln1171_509 = sub i11 %zext_ln1171_684, i11 %zext_ln1171_691"   --->   Operation 3038 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3039 [1/1] (0.00ns)   --->   "%trunc_ln717_759 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_509, i32 3, i32 10"   --->   Operation 3039 'partselect' 'trunc_ln717_759' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3040 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_127, i32 3, i32 7"   --->   Operation 3040 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln42_701 = zext i5 %mult_V_1915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3041 'zext' 'zext_ln42_701' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln717_350 = zext i8 %p_read_126"   --->   Operation 3042 'zext' 'zext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln717_352 = zext i8 %p_read_126"   --->   Operation 3043 'zext' 'zext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3044 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_126, i32 1, i32 7"   --->   Operation 3044 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3045 [1/1] (0.00ns)   --->   "%shl_ln1171_179 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_126, i1 0"   --->   Operation 3045 'bitconcatenate' 'shl_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln1171_693 = zext i9 %shl_ln1171_179"   --->   Operation 3046 'zext' 'zext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3047 [1/1] (1.36ns)   --->   "%sub_ln1171_433 = sub i10 0, i10 %zext_ln1171_693"   --->   Operation 3047 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3048 [1/1] (0.00ns)   --->   "%trunc_ln717_761 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_433, i32 3, i32 9"   --->   Operation 3048 'partselect' 'trunc_ln717_761' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3049 [1/1] (0.00ns)   --->   "%shl_ln717_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_126, i2 0"   --->   Operation 3049 'bitconcatenate' 'shl_ln717_188' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln717_353 = zext i10 %shl_ln717_188"   --->   Operation 3050 'zext' 'zext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3051 [1/1] (1.41ns)   --->   "%sub_ln717_185 = sub i11 %zext_ln717_353, i11 %zext_ln717_352"   --->   Operation 3051 'sub' 'sub_ln717_185' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3052 [1/1] (0.00ns)   --->   "%trunc_ln717_762 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_185, i32 3, i32 10"   --->   Operation 3052 'partselect' 'trunc_ln717_762' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3053 [1/1] (1.41ns)   --->   "%add_ln717_133 = add i11 %zext_ln717_353, i11 %zext_ln717_352"   --->   Operation 3053 'add' 'add_ln717_133' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3054 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_133, i32 3, i32 10"   --->   Operation 3054 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3055 [1/1] (1.41ns)   --->   "%sub_ln1171_435 = sub i11 0, i11 %zext_ln717_353"   --->   Operation 3055 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln717_764 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_435, i32 3, i32 10"   --->   Operation 3056 'partselect' 'trunc_ln717_764' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3057 [1/1] (0.00ns)   --->   "%shl_ln717_189 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_126, i3 0"   --->   Operation 3057 'bitconcatenate' 'shl_ln717_189' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln717_355 = zext i11 %shl_ln717_189"   --->   Operation 3058 'zext' 'zext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3059 [1/1] (1.48ns)   --->   "%sub_ln717_186 = sub i12 %zext_ln717_355, i12 %zext_ln717_350"   --->   Operation 3059 'sub' 'sub_ln717_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3060 [1/1] (0.00ns)   --->   "%trunc_ln717_765 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_186, i32 3, i32 11"   --->   Operation 3060 'partselect' 'trunc_ln717_765' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3061 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_126, i32 3, i32 7"   --->   Operation 3061 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3062 [1/1] (0.00ns)   --->   "%zext_ln717_356 = zext i9 %shl_ln1171_179"   --->   Operation 3062 'zext' 'zext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3063 [1/1] (1.48ns)   --->   "%sub_ln717_187 = sub i12 %zext_ln717_355, i12 %zext_ln717_356"   --->   Operation 3063 'sub' 'sub_ln717_187' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln717_766 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_187, i32 3, i32 11"   --->   Operation 3064 'partselect' 'trunc_ln717_766' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln42_192 = sext i9 %trunc_ln717_766" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3065 'sext' 'sext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln42_709 = zext i10 %sext_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3066 'zext' 'zext_ln42_709' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3067 [1/1] (0.00ns)   --->   "%mult_V_1948 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_126, i32 2, i32 7"   --->   Operation 3067 'partselect' 'mult_V_1948' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln42_710 = zext i6 %mult_V_1948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3068 'zext' 'zext_ln42_710' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln42_195 = sext i9 %trunc_ln717_774" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3069 'sext' 'sext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln42_718 = zext i10 %trunc_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3070 'zext' 'zext_ln42_718' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln42_719 = zext i10 %trunc_ln42_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3071 'zext' 'zext_ln42_719' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln1171_704 = zext i8 %p_read_124"   --->   Operation 3072 'zext' 'zext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln42_721 = zext i5 %mult_V_1987" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3073 'zext' 'zext_ln42_721' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln42_723 = zext i5 %mult_V_1987" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3074 'zext' 'zext_ln42_723' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3075 [1/1] (1.48ns)   --->   "%sub_ln717_192 = sub i12 %zext_ln717_360, i12 %zext_ln1171_703"   --->   Operation 3075 'sub' 'sub_ln717_192' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln717_781 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_192, i32 3, i32 11"   --->   Operation 3076 'partselect' 'trunc_ln717_781' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln717_247 = sext i11 %trunc_ln717_783"   --->   Operation 3077 'sext' 'sext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3078 [1/1] (0.00ns)   --->   "%shl_ln717_191 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_124, i2 0"   --->   Operation 3078 'bitconcatenate' 'shl_ln717_191' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln717_361 = zext i10 %shl_ln717_191"   --->   Operation 3079 'zext' 'zext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3080 [1/1] (1.41ns)   --->   "%add_ln717_136 = add i11 %zext_ln717_361, i11 %zext_ln1171_704"   --->   Operation 3080 'add' 'add_ln717_136' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln42_527 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_136, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3081 'partselect' 'trunc_ln42_527' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3082 [1/1] (1.48ns)   --->   "%sub_ln1171_448 = sub i12 0, i12 %zext_ln717_360"   --->   Operation 3082 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln717_784 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_448, i32 3, i32 11"   --->   Operation 3083 'partselect' 'trunc_ln717_784' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3084 [1/1] (1.41ns)   --->   "%sub_ln1171_449 = sub i11 0, i11 %zext_ln717_361"   --->   Operation 3084 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i11 %sub_ln1171_449"   --->   Operation 3085 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3086 [1/1] (1.48ns)   --->   "%sub_ln1171_450 = sub i12 %sext_ln1171_107, i12 %zext_ln1171_703"   --->   Operation 3086 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln717_785 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_450, i32 3, i32 11"   --->   Operation 3087 'partselect' 'trunc_ln717_785' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln42_198 = sext i9 %trunc_ln717_786" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3088 'sext' 'sext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln42_730 = zext i10 %sext_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3089 'zext' 'zext_ln42_730' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln1171_708 = zext i8 %p_read_123"   --->   Operation 3090 'zext' 'zext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln1171_710 = zext i8 %p_read_123"   --->   Operation 3091 'zext' 'zext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln717_103 = sext i12 %sub_ln1171_451"   --->   Operation 3092 'sext' 'sext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3093 [1/1] (1.54ns)   --->   "%sub_ln1171_452 = sub i13 %sext_ln717_103, i13 %zext_ln1171_710"   --->   Operation 3093 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3094 [1/1] (0.00ns)   --->   "%trunc_ln717_791 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_452, i32 3, i32 12"   --->   Operation 3094 'partselect' 'trunc_ln717_791' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln42_734 = zext i7 %mult_V_2030" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3095 'zext' 'zext_ln42_734' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln42_735 = zext i7 %mult_V_2030" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3096 'zext' 'zext_ln42_735' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln42_737 = zext i9 %trunc_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3097 'zext' 'zext_ln42_737' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3098 [1/1] (0.00ns)   --->   "%or_ln712_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %mult_V_8"   --->   Operation 3098 'bitconcatenate' 'or_ln712_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln712_228 = sext i8 %or_ln712_1"   --->   Operation 3099 'sext' 'sext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln712_213 = zext i9 %sext_ln712_228"   --->   Operation 3100 'zext' 'zext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3101 [1/1] (1.36ns)   --->   "%add_ln712 = add i10 %sext_ln42_81, i10 %sext_ln1171_255"   --->   Operation 3101 'add' 'add_ln712' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln712_230 = sext i10 %add_ln712"   --->   Operation 3102 'sext' 'sext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3103 [1/1] (1.48ns)   --->   "%add_ln712_584 = add i12 %sext_ln712_230, i12 %sext_ln42_75"   --->   Operation 3103 'add' 'add_ln712_584' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_585 = add i12 %sext_ln1171_266, i12 %zext_ln1171_380"   --->   Operation 3104 'add' 'add_ln712_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3105 [1/1] (0.00ns)   --->   "%or_ln712_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %mult_V_1240"   --->   Operation 3105 'bitconcatenate' 'or_ln712_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln712_214 = zext i9 %or_ln712_3"   --->   Operation 3106 'zext' 'zext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3107 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_586 = add i12 %zext_ln712_214, i12 %add_ln712_585"   --->   Operation 3107 'add' 'add_ln712_586' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3108 [1/1] (1.41ns)   --->   "%add_ln712_588 = add i11 %sext_ln1171_160, i11 %sext_ln1171_173"   --->   Operation 3108 'add' 'add_ln712_588' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3109 [1/1] (1.48ns)   --->   "%add_ln712_596 = add i11 %trunc_ln42_308, i11 %zext_ln42_426"   --->   Operation 3109 'add' 'add_ln712_596' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln712_216 = zext i11 %add_ln712_597"   --->   Operation 3110 'zext' 'zext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3111 [1/1] (1.48ns)   --->   "%add_ln712_598 = add i12 %zext_ln712_216, i12 %zext_ln42_465"   --->   Operation 3111 'add' 'add_ln712_598' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln712_247 = sext i11 %add_ln712_609"   --->   Operation 3112 'sext' 'sext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln712_248 = sext i10 %add_ln712_610"   --->   Operation 3113 'sext' 'sext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3114 [1/1] (1.48ns)   --->   "%add_ln712_611 = add i12 %sext_ln712_248, i12 %sext_ln712_247"   --->   Operation 3114 'add' 'add_ln712_611' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3115 [1/1] (1.48ns)   --->   "%add_ln712_625 = add i11 %zext_ln42_396, i11 %trunc_ln42_314"   --->   Operation 3115 'add' 'add_ln712_625' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3116 [1/1] (1.54ns)   --->   "%add_ln712_628 = add i12 %trunc_ln42_321, i12 %zext_ln42_450"   --->   Operation 3116 'add' 'add_ln712_628' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln712_262 = sext i10 %add_ln712_638"   --->   Operation 3117 'sext' 'sext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3118 [1/1] (1.41ns)   --->   "%add_ln712_639 = add i11 %sext_ln712_262, i11 %zext_ln712_213"   --->   Operation 3118 'add' 'add_ln712_639' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln712_231 = zext i7 %add_ln712_644"   --->   Operation 3119 'zext' 'zext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3120 [1/1] (0.00ns)   --->   "%zext_ln712_232 = zext i10 %add_ln712_645"   --->   Operation 3120 'zext' 'zext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_646 = add i11 %zext_ln712_232, i11 %zext_ln42_301"   --->   Operation 3121 'add' 'add_ln712_646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3122 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_647 = add i11 %add_ln712_646, i11 %zext_ln712_231"   --->   Operation 3122 'add' 'add_ln712_647' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_649 = add i11 %zext_ln42_373, i11 %zext_ln42_391"   --->   Operation 3123 'add' 'add_ln712_649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3124 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_650 = add i11 %add_ln712_649, i11 %zext_ln42_336"   --->   Operation 3124 'add' 'add_ln712_650' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln712_273 = sext i12 %add_ln712_662"   --->   Operation 3125 'sext' 'sext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3126 [1/1] (1.54ns)   --->   "%add_ln712_663 = add i13 %sext_ln712_273, i13 %sext_ln42_99"   --->   Operation 3126 'add' 'add_ln712_663' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3127 [1/1] (1.48ns)   --->   "%add_ln712_665 = add i12 %sext_ln1171_247, i12 %sext_ln717_148"   --->   Operation 3127 'add' 'add_ln712_665' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_666 = add i12 %sext_ln1171_262, i12 %sext_ln1171_264"   --->   Operation 3128 'add' 'add_ln712_666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3129 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_667 = add i12 %add_ln712_666, i12 %sext_ln717_154"   --->   Operation 3129 'add' 'add_ln712_667' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3130 [1/1] (1.41ns)   --->   "%add_ln712_681 = add i11 %zext_ln42_276, i11 %zext_ln42_291"   --->   Operation 3130 'add' 'add_ln712_681' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3131 [1/1] (1.41ns)   --->   "%add_ln712_682 = add i11 %zext_ln42_338, i11 %zext_ln42_349"   --->   Operation 3131 'add' 'add_ln712_682' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3132 [1/1] (0.00ns)   --->   "%zext_ln712_246 = zext i11 %add_ln712_685"   --->   Operation 3132 'zext' 'zext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3133 [1/1] (1.48ns)   --->   "%add_ln712_686 = add i12 %zext_ln712_246, i12 %zext_ln717_173"   --->   Operation 3133 'add' 'add_ln712_686' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln712_254 = zext i10 %add_ln712_695"   --->   Operation 3134 'zext' 'zext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3135 [1/1] (1.41ns)   --->   "%add_ln712_696 = add i11 %zext_ln712_254, i11 %zext_ln42_669"   --->   Operation 3135 'add' 'add_ln712_696' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln712_255 = zext i11 %add_ln712_696"   --->   Operation 3136 'zext' 'zext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln712_257 = zext i10 %add_ln712_698"   --->   Operation 3137 'zext' 'zext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3138 [1/1] (1.48ns)   --->   "%add_ln712_699 = add i12 %zext_ln712_257, i12 %zext_ln712_255"   --->   Operation 3138 'add' 'add_ln712_699' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3139 [1/1] (1.41ns)   --->   "%add_ln712_714 = add i10 %trunc_ln42_197, i10 %zext_ln42_258"   --->   Operation 3139 'add' 'add_ln712_714' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln712_261 = zext i10 %add_ln712_714"   --->   Operation 3140 'zext' 'zext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln712_262 = zext i10 %add_ln712_716"   --->   Operation 3141 'zext' 'zext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3142 [1/1] (1.41ns)   --->   "%add_ln712_717 = add i11 %zext_ln712_262, i11 %zext_ln712_261"   --->   Operation 3142 'add' 'add_ln712_717' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln712_264 = zext i10 %add_ln712_720"   --->   Operation 3143 'zext' 'zext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln712_265 = zext i11 %add_ln712_721"   --->   Operation 3144 'zext' 'zext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_722 = add i12 %zext_ln712_265, i12 %zext_ln712_264"   --->   Operation 3145 'add' 'add_ln712_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln712_267 = zext i11 %add_ln712_726"   --->   Operation 3146 'zext' 'zext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3147 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_727 = add i12 %zext_ln712_267, i12 %add_ln712_722"   --->   Operation 3147 'add' 'add_ln712_727' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3148 [1/1] (1.31ns)   --->   "%add_ln712_738 = add i8 %sext_ln1171_163, i8 %sext_ln1171_177"   --->   Operation 3148 'add' 'add_ln712_738' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3149 [1/1] (1.30ns)   --->   "%add_ln712_742 = add i8 %zext_ln717_134, i8 %mult_V_320"   --->   Operation 3149 'add' 'add_ln712_742' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3150 [1/1] (1.41ns)   --->   "%add_ln712_745 = add i11 %zext_ln42_392, i11 %zext_ln42_412"   --->   Operation 3150 'add' 'add_ln712_745' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3151 [1/1] (1.41ns)   --->   "%add_ln712_752 = add i11 %sext_ln1171_260, i11 %sext_ln1171_270"   --->   Operation 3151 'add' 'add_ln712_752' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3152 [1/1] (1.41ns)   --->   "%add_ln712_757 = add i11 %zext_ln42_369, i11 %zext_ln42_416"   --->   Operation 3152 'add' 'add_ln712_757' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_761 = add i11 %zext_ln42_431, i11 %zext_ln42_474"   --->   Operation 3153 'add' 'add_ln712_761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln712_286 = zext i9 %add_ln712_763"   --->   Operation 3154 'zext' 'zext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3155 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_764 = add i11 %zext_ln712_286, i11 %add_ln712_761"   --->   Operation 3155 'add' 'add_ln712_764' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_765 = add i11 %zext_ln42_664, i11 %zext_ln42_730"   --->   Operation 3156 'add' 'add_ln712_765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3157 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_766 = add i11 %add_ln712_765, i11 %zext_ln42_565"   --->   Operation 3157 'add' 'add_ln712_766' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3158 [1/1] (1.30ns)   --->   "%add_ln712_767 = add i9 %zext_ln1171_447, i9 %zext_ln717_305"   --->   Operation 3158 'add' 'add_ln712_767' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_772 = add i12 %sext_ln1171_166, i12 %sext_ln717_87"   --->   Operation 3159 'add' 'add_ln712_772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3160 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_773 = add i12 %add_ln712_772, i12 %sext_ln717"   --->   Operation 3160 'add' 'add_ln712_773' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3161 [1/1] (1.53ns)   --->   "%add_ln712_774 = add i14 %sext_ln42_90, i14 %sext_ln42_96"   --->   Operation 3161 'add' 'add_ln712_774' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3162 [1/1] (1.48ns)   --->   "%add_ln712_775 = add i12 %sext_ln1171_195, i12 %sext_ln717_110"   --->   Operation 3162 'add' 'add_ln712_775' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3163 [1/1] (1.36ns)   --->   "%add_ln712_780 = add i10 %sext_ln1171_229, i10 %sext_ln717_135"   --->   Operation 3163 'add' 'add_ln712_780' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3164 [1/1] (1.48ns)   --->   "%add_ln712_781 = add i12 %sext_ln1171_239, i12 %sext_ln1171_256"   --->   Operation 3164 'add' 'add_ln712_781' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3165 [1/1] (1.41ns)   --->   "%add_ln712_785 = add i11 %sext_ln717_164, i11 %sext_ln1171_273"   --->   Operation 3165 'add' 'add_ln712_785' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln712_334 = sext i10 %add_ln712_794"   --->   Operation 3166 'sext' 'sext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3167 [1/1] (1.41ns)   --->   "%add_ln712_795 = add i11 %zext_ln42_263, i11 %zext_ln42_273"   --->   Operation 3167 'add' 'add_ln712_795' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln712_290 = zext i11 %add_ln712_795"   --->   Operation 3168 'zext' 'zext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3169 [1/1] (1.48ns)   --->   "%add_ln712_796 = add i12 %zext_ln712_290, i12 %sext_ln712_334"   --->   Operation 3169 'add' 'add_ln712_796' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_800 = add i11 %trunc_ln42_220, i11 %zext_ln42_311"   --->   Operation 3170 'add' 'add_ln712_800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3171 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_801 = add i11 %add_ln712_800, i11 %zext_ln42_285"   --->   Operation 3171 'add' 'add_ln712_801' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3172 [1/1] (1.41ns)   --->   "%add_ln712_802 = add i10 %zext_ln42_318, i10 %trunc_ln42_256"   --->   Operation 3172 'add' 'add_ln712_802' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln712_292 = zext i10 %add_ln712_802"   --->   Operation 3173 'zext' 'zext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3174 [1/1] (1.41ns)   --->   "%add_ln712_803 = add i10 %zext_ln42_360, i10 %trunc_ln42_272"   --->   Operation 3174 'add' 'add_ln712_803' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln712_293 = zext i10 %add_ln712_803"   --->   Operation 3175 'zext' 'zext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3176 [1/1] (1.41ns)   --->   "%add_ln712_804 = add i11 %zext_ln712_293, i11 %zext_ln712_292"   --->   Operation 3176 'add' 'add_ln712_804' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_808 = add i11 %zext_ln42_434, i11 %zext_ln42_455"   --->   Operation 3177 'add' 'add_ln712_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln712_297 = zext i9 %add_ln712_809"   --->   Operation 3178 'zext' 'zext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3179 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_810 = add i11 %zext_ln712_297, i11 %add_ln712_808"   --->   Operation 3179 'add' 'add_ln712_810' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln712_308 = zext i10 %add_ln712_837"   --->   Operation 3180 'zext' 'zext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3181 [1/1] (1.36ns)   --->   "%add_ln712_838 = add i9 %zext_ln42_284, i9 %trunc_ln42_221"   --->   Operation 3181 'add' 'add_ln712_838' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln712_309 = zext i9 %add_ln712_838"   --->   Operation 3182 'zext' 'zext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3183 [1/1] (1.41ns)   --->   "%add_ln712_839 = add i11 %zext_ln712_309, i11 %zext_ln712_308"   --->   Operation 3183 'add' 'add_ln712_839' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3184 [1/1] (1.41ns)   --->   "%add_ln712_842 = add i11 %zext_ln42_354, i11 %zext_ln42_366"   --->   Operation 3184 'add' 'add_ln712_842' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3185 [1/1] (0.00ns)   --->   "%zext_ln712_312 = zext i7 %add_ln712_844"   --->   Operation 3185 'zext' 'zext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_845 = add i10 %trunc_ln42_365, i10 %zext_ln42_520"   --->   Operation 3186 'add' 'add_ln712_845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3187 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_846 = add i10 %add_ln712_845, i10 %zext_ln712_312"   --->   Operation 3187 'add' 'add_ln712_846' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3188 [1/1] (1.02ns)   --->   "%add_ln712_848 = add i6 %zext_ln42_539, i6 %zext_ln42_613"   --->   Operation 3188 'add' 'add_ln712_848' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_857 = add i10 %sext_ln42_72, i10 %sext_ln717_84"   --->   Operation 3189 'add' 'add_ln712_857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln712_348 = sext i9 %add_ln712_858"   --->   Operation 3190 'sext' 'sext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3191 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_859 = add i10 %sext_ln712_348, i10 %add_ln712_857"   --->   Operation 3191 'add' 'add_ln712_859' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3192 [1/1] (1.28ns)   --->   "%add_ln712_861 = add i7 %sext_ln717_114, i7 %sext_ln1171_231"   --->   Operation 3192 'add' 'add_ln712_861' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln712_350 = sext i7 %add_ln712_861"   --->   Operation 3193 'sext' 'sext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3194 [1/1] (1.31ns)   --->   "%add_ln712_862 = add i8 %sext_ln712_350, i8 %sext_ln1171_201"   --->   Operation 3194 'add' 'add_ln712_862' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln712_321 = zext i11 %add_ln712_875"   --->   Operation 3195 'zext' 'zext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3196 [1/1] (1.41ns)   --->   "%add_ln712_876 = add i11 %zext_ln42_328, i11 %zext_ln42_343"   --->   Operation 3196 'add' 'add_ln712_876' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln712_322 = zext i11 %add_ln712_876"   --->   Operation 3197 'zext' 'zext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3198 [1/1] (1.48ns)   --->   "%add_ln712_877 = add i12 %zext_ln712_322, i12 %zext_ln712_321"   --->   Operation 3198 'add' 'add_ln712_877' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln712_324 = zext i10 %add_ln712_878"   --->   Operation 3199 'zext' 'zext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln712_325 = zext i11 %add_ln712_879"   --->   Operation 3200 'zext' 'zext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_880 = add i12 %zext_ln712_325, i12 %zext_ln42_402"   --->   Operation 3201 'add' 'add_ln712_880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3202 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_881 = add i12 %add_ln712_880, i12 %zext_ln712_324"   --->   Operation 3202 'add' 'add_ln712_881' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3203 [1/1] (1.48ns)   --->   "%add_ln712_883 = add i12 %zext_ln42_436, i12 %zext_ln42_462"   --->   Operation 3203 'add' 'add_ln712_883' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3204 [1/1] (1.48ns)   --->   "%add_ln712_888 = add i11 %zext_ln42_655, i11 1344"   --->   Operation 3204 'add' 'add_ln712_888' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln712_363 = sext i11 %add_ln712_896"   --->   Operation 3205 'sext' 'sext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3206 [1/1] (1.54ns)   --->   "%add_ln712_897 = add i13 %sext_ln712_363, i13 %sext_ln717_104"   --->   Operation 3206 'add' 'add_ln712_897' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_899 = add i14 %sext_ln42_120, i14 %sext_ln42_121"   --->   Operation 3207 'add' 'add_ln712_899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3208 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_900 = add i14 %add_ln712_899, i14 %sext_ln1171_207"   --->   Operation 3208 'add' 'add_ln712_900' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3209 [1/1] (1.48ns)   --->   "%add_ln712_914 = add i11 %trunc_ln42_220, i11 %zext_ln42_312"   --->   Operation 3209 'add' 'add_ln712_914' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_921 = add i11 %zext_ln42_371, i11 %zext_ln42_382"   --->   Operation 3210 'add' 'add_ln712_921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3211 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_922 = add i11 %add_ln712_921, i11 %zext_ln42_361"   --->   Operation 3211 'add' 'add_ln712_922' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_924 = add i12 %zext_ln42_424, i12 %zext_ln42_454"   --->   Operation 3212 'add' 'add_ln712_924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3213 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_925 = add i12 %add_ln712_924, i12 %zext_ln42_418"   --->   Operation 3213 'add' 'add_ln712_925' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3214 [1/1] (1.48ns)   --->   "%add_ln712_926 = add i12 %zext_ln42_463, i12 %zext_ln42_475"   --->   Operation 3214 'add' 'add_ln712_926' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3215 [1/1] (1.36ns)   --->   "%add_ln712_939 = add i9 %trunc_ln42_498, i9 %zext_ln42_723"   --->   Operation 3215 'add' 'add_ln712_939' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3216 [1/1] (1.41ns)   --->   "%add_ln712_945 = add i11 %sext_ln1171_171, i11 %sext_ln717_79"   --->   Operation 3216 'add' 'add_ln712_945' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3217 [1/1] (1.41ns)   --->   "%add_ln712_946 = add i11 %sext_ln717_99, i11 %sext_ln717_122"   --->   Operation 3217 'add' 'add_ln712_946' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3218 [1/1] (1.41ns)   --->   "%add_ln712_958 = add i11 %zext_ln42_254, i11 %zext_ln42_259"   --->   Operation 3218 'add' 'add_ln712_958' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3219 [1/1] (0.00ns)   --->   "%zext_ln712_352 = zext i11 %add_ln712_958"   --->   Operation 3219 'zext' 'zext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln712_353 = zext i10 %add_ln712_960"   --->   Operation 3220 'zext' 'zext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3221 [1/1] (1.48ns)   --->   "%add_ln712_961 = add i12 %zext_ln712_353, i12 %zext_ln712_352"   --->   Operation 3221 'add' 'add_ln712_961' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln712_358 = zext i11 %add_ln712_968"   --->   Operation 3222 'zext' 'zext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln712_359 = zext i11 %add_ln712_970"   --->   Operation 3223 'zext' 'zext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3224 [1/1] (1.48ns)   --->   "%add_ln712_971 = add i12 %zext_ln712_359, i12 %zext_ln712_358"   --->   Operation 3224 'add' 'add_ln712_971' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3225 [1/1] (1.36ns)   --->   "%add_ln712_996 = add i9 %zext_ln42_564, i9 %trunc_ln42_454"   --->   Operation 3225 'add' 'add_ln712_996' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3226 [1/1] (1.54ns)   --->   "%add_ln712_1003 = add i13 %sext_ln1171_202, i13 %sext_ln717_118"   --->   Operation 3226 'add' 'add_ln712_1003' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3227 [1/1] (1.41ns)   --->   "%add_ln712_1017 = add i11 %zext_ln42_276, i11 %zext_ln42_298"   --->   Operation 3227 'add' 'add_ln712_1017' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln712_376 = zext i11 %add_ln712_1019"   --->   Operation 3228 'zext' 'zext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3229 [1/1] (1.48ns)   --->   "%add_ln712_1020 = add i12 %zext_ln712_376, i12 %zext_ln42_313"   --->   Operation 3229 'add' 'add_ln712_1020' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1024 = add i11 %zext_ln42_359, i11 %trunc_ln42_280"   --->   Operation 3230 'add' 'add_ln712_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3231 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1025 = add i11 %add_ln712_1024, i11 %zext_ln42_348"   --->   Operation 3231 'add' 'add_ln712_1025' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1026 = add i11 %zext_ln42_389, i11 %zext_ln42_437"   --->   Operation 3232 'add' 'add_ln712_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3233 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1027 = add i11 %add_ln712_1026, i11 %zext_ln42_384"   --->   Operation 3233 'add' 'add_ln712_1027' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3234 [1/1] (1.48ns)   --->   "%add_ln712_1035 = add i12 %zext_ln42_547, i12 %zext_ln717_284"   --->   Operation 3234 'add' 'add_ln712_1035' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3235 [1/1] (1.28ns)   --->   "%add_ln712_1049 = add i8 %sext_ln717_220, i8 %zext_ln717"   --->   Operation 3235 'add' 'add_ln712_1049' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3236 [1/1] (1.41ns)   --->   "%add_ln712_1050 = add i11 %zext_ln42_266, i11 %zext_ln42_287"   --->   Operation 3236 'add' 'add_ln712_1050' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln712_397 = zext i11 %add_ln712_1050"   --->   Operation 3237 'zext' 'zext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3238 [1/1] (1.48ns)   --->   "%add_ln712_1051 = add i12 %zext_ln712_397, i12 %zext_ln42_261"   --->   Operation 3238 'add' 'add_ln712_1051' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1053 = add i11 %zext_ln42_335, i11 %zext_ln42_396"   --->   Operation 3239 'add' 'add_ln712_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3240 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1054 = add i11 %add_ln712_1053, i11 %zext_ln717_149"   --->   Operation 3240 'add' 'add_ln712_1054' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3241 [1/1] (1.41ns)   --->   "%add_ln712_1055 = add i11 %zext_ln42_479, i11 %zext_ln42_495"   --->   Operation 3241 'add' 'add_ln712_1055' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln712_400 = zext i11 %add_ln712_1055"   --->   Operation 3242 'zext' 'zext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3243 [1/1] (1.48ns)   --->   "%add_ln712_1056 = add i12 %zext_ln712_400, i12 %zext_ln42_447"   --->   Operation 3243 'add' 'add_ln712_1056' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3244 [1/1] (1.30ns)   --->   "%add_ln712_1070 = add i9 %sext_ln1171_199, i9 %sext_ln717_112"   --->   Operation 3244 'add' 'add_ln712_1070' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln712_411 = zext i10 %add_ln712_1078"   --->   Operation 3245 'zext' 'zext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3246 [1/1] (1.36ns)   --->   "%add_ln712_1079 = add i10 %zext_ln42_288, i10 %zext_ln42_327"   --->   Operation 3246 'add' 'add_ln712_1079' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln712_412 = zext i10 %add_ln712_1079"   --->   Operation 3247 'zext' 'zext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3248 [1/1] (1.41ns)   --->   "%add_ln712_1080 = add i11 %zext_ln712_412, i11 %zext_ln712_411"   --->   Operation 3248 'add' 'add_ln712_1080' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln712_414 = zext i11 %add_ln712_1083"   --->   Operation 3249 'zext' 'zext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3250 [1/1] (1.48ns)   --->   "%add_ln712_1084 = add i12 %zext_ln712_414, i12 %zext_ln42_346"   --->   Operation 3250 'add' 'add_ln712_1084' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3251 [1/1] (1.30ns)   --->   "%add_ln712_1085 = add i9 %zext_ln42_466, i9 %zext_ln42_490"   --->   Operation 3251 'add' 'add_ln712_1085' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3252 [1/1] (1.41ns)   --->   "%add_ln712_1090 = add i11 %zext_ln42_601, i11 %zext_ln42_615"   --->   Operation 3252 'add' 'add_ln712_1090' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3253 [1/1] (1.36ns)   --->   "%add_ln712_1099 = add i10 %sext_ln1171_200, i10 %sext_ln717_115"   --->   Operation 3253 'add' 'add_ln712_1099' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3254 [1/1] (1.30ns)   --->   "%add_ln712_1102 = add i9 %sext_ln1171_232, i9 %sext_ln1171_242"   --->   Operation 3254 'add' 'add_ln712_1102' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln712_433 = sext i9 %add_ln712_1102"   --->   Operation 3255 'sext' 'sext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3256 [1/1] (1.36ns)   --->   "%add_ln712_1103 = add i10 %sext_ln712_433, i10 %sext_ln717_123"   --->   Operation 3256 'add' 'add_ln712_1103' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3257 [1/1] (1.48ns)   --->   "%add_ln712_1104 = add i12 %sext_ln717_160, i12 %sext_ln1171_268"   --->   Operation 3257 'add' 'add_ln712_1104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3258 [1/1] (1.41ns)   --->   "%add_ln712_1112 = add i11 %zext_ln717_144, i11 %zext_ln42_330"   --->   Operation 3258 'add' 'add_ln712_1112' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln712_426 = zext i11 %add_ln712_1112"   --->   Operation 3259 'zext' 'zext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3260 [1/1] (1.48ns)   --->   "%add_ln712_1113 = add i12 %zext_ln712_426, i12 %zext_ln42_299"   --->   Operation 3260 'add' 'add_ln712_1113' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln712_428 = zext i11 %add_ln712_1114"   --->   Operation 3261 'zext' 'zext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3262 [1/1] (1.48ns)   --->   "%add_ln712_1115 = add i12 %zext_ln712_428, i12 %zext_ln42_347"   --->   Operation 3262 'add' 'add_ln712_1115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3263 [1/1] (1.41ns)   --->   "%add_ln712_1134 = add i11 %zext_ln42_675, i11 %zext_ln42_691"   --->   Operation 3263 'add' 'add_ln712_1134' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1136 = add i10 %zext_ln1171_708, i10 576"   --->   Operation 3264 'add' 'add_ln712_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3265 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1137 = add i10 %add_ln712_1136, i10 %zext_ln42_696"   --->   Operation 3265 'add' 'add_ln712_1137' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3266 [1/1] (1.48ns)   --->   "%add_ln712_1142 = add i12 %sext_ln42_75, i12 %sext_ln42_80"   --->   Operation 3266 'add' 'add_ln712_1142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln712_444 = sext i10 %add_ln712_1145"   --->   Operation 3267 'sext' 'sext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln712_445 = sext i12 %add_ln712_1147"   --->   Operation 3268 'sext' 'sext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3269 [1/1] (1.54ns)   --->   "%add_ln712_1148 = add i13 %sext_ln712_445, i13 %sext_ln712_444"   --->   Operation 3269 'add' 'add_ln712_1148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3270 [1/1] (1.30ns)   --->   "%add_ln712_1151 = add i9 %sext_ln717_180, i9 %sext_ln717_186"   --->   Operation 3270 'add' 'add_ln712_1151' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln712_449 = sext i9 %add_ln712_1151"   --->   Operation 3271 'sext' 'sext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3272 [1/1] (1.48ns)   --->   "%add_ln712_1152 = add i12 %sext_ln712_449, i12 %sext_ln717_162"   --->   Operation 3272 'add' 'add_ln712_1152' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3273 [1/1] (1.48ns)   --->   "%add_ln712_1154 = add i12 %sext_ln717_203, i12 %sext_ln42_169"   --->   Operation 3273 'add' 'add_ln712_1154' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln712_453 = sext i11 %add_ln712_1155"   --->   Operation 3274 'sext' 'sext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3275 [1/1] (1.48ns)   --->   "%add_ln712_1156 = add i12 %sext_ln712_453, i12 %sext_ln717_221"   --->   Operation 3275 'add' 'add_ln712_1156' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln712_443 = zext i11 %add_ln712_1160"   --->   Operation 3276 'zext' 'zext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln712_444 = zext i11 %add_ln712_1161"   --->   Operation 3277 'zext' 'zext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1162 = add i12 %zext_ln712_444, i12 %zext_ln42_300"   --->   Operation 3278 'add' 'add_ln712_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3279 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1163 = add i12 %add_ln712_1162, i12 %zext_ln712_443"   --->   Operation 3279 'add' 'add_ln712_1163' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1165 = add i11 %zext_ln42_496, i11 %zext_ln42_523"   --->   Operation 3280 'add' 'add_ln712_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3281 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1166 = add i11 %add_ln712_1165, i11 %zext_ln717_202"   --->   Operation 3281 'add' 'add_ln712_1166' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3282 [1/1] (1.48ns)   --->   "%add_ln712_1182 = add i12 %sext_ln1171_181, i12 %sext_ln717_96"   --->   Operation 3282 'add' 'add_ln712_1182' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3283 [1/1] (1.36ns)   --->   "%add_ln712_1185 = add i10 %sext_ln42_98, i10 %sext_ln717_106"   --->   Operation 3283 'add' 'add_ln712_1185' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i10 %add_ln712_1185"   --->   Operation 3284 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3285 [1/1] (1.48ns)   --->   "%add_ln712_1186 = add i12 %sext_ln712_466, i12 %sext_ln1171_187"   --->   Operation 3285 'add' 'add_ln712_1186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3286 [1/1] (1.48ns)   --->   "%add_ln712_1187 = add i12 %sext_ln1171_203, i12 %sext_ln1171_210"   --->   Operation 3286 'add' 'add_ln712_1187' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3287 [1/1] (1.48ns)   --->   "%add_ln712_1188 = add i12 %sext_ln1171_217, i12 %sext_ln717_127"   --->   Operation 3287 'add' 'add_ln712_1188' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1192 = add i13 %sext_ln1171_233, i13 %sext_ln717_139"   --->   Operation 3288 'add' 'add_ln712_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3289 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1193 = add i13 %add_ln712_1192, i13 %sext_ln42_123"   --->   Operation 3289 'add' 'add_ln712_1193' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3290 [1/1] (1.41ns)   --->   "%add_ln712_1194 = add i11 %sext_ln717_150, i11 %sext_ln1171_263"   --->   Operation 3290 'add' 'add_ln712_1194' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i11 %add_ln712_1194"   --->   Operation 3291 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3292 [1/1] (1.48ns)   --->   "%add_ln712_1195 = add i12 %sext_ln712_473, i12 %sext_ln717_147"   --->   Operation 3292 'add' 'add_ln712_1195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3293 [1/1] (1.41ns)   --->   "%add_ln712_1197 = add i11 %sext_ln42_180, i11 %zext_ln42_256"   --->   Operation 3293 'add' 'add_ln712_1197' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i11 %add_ln712_1197"   --->   Operation 3294 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3295 [1/1] (1.48ns)   --->   "%add_ln712_1198 = add i12 %sext_ln712_476, i12 %sext_ln1171_271"   --->   Operation 3295 'add' 'add_ln712_1198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3296 [1/1] (0.00ns)   --->   "%zext_ln712_458 = zext i11 %add_ln712_1199"   --->   Operation 3296 'zext' 'zext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1200 = add i12 %zext_ln42_386, i12 %zext_ln42_405"   --->   Operation 3297 'add' 'add_ln712_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3298 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1201 = add i12 %add_ln712_1200, i12 %zext_ln712_458"   --->   Operation 3298 'add' 'add_ln712_1201' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3299 [1/1] (1.48ns)   --->   "%add_ln712_1205 = add i12 %zext_ln42_448, i12 %zext_ln42_457"   --->   Operation 3299 'add' 'add_ln712_1205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3300 [1/1] (1.41ns)   --->   "%add_ln712_1207 = add i10 %trunc_ln42_388, i10 %zext_ln42_558"   --->   Operation 3300 'add' 'add_ln712_1207' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln712_460 = zext i10 %add_ln712_1207"   --->   Operation 3301 'zext' 'zext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3302 [1/1] (1.41ns)   --->   "%add_ln712_1208 = add i11 %zext_ln712_460, i11 %zext_ln42_491"   --->   Operation 3302 'add' 'add_ln712_1208' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3303 [1/1] (1.41ns)   --->   "%add_ln712_1213 = add i11 %zext_ln42_617, i11 %zext_ln42_630"   --->   Operation 3303 'add' 'add_ln712_1213' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3304 [1/1] (1.30ns)   --->   "%add_ln712_1224 = add i9 %zext_ln42_735, i9 %zext_ln1171_354"   --->   Operation 3304 'add' 'add_ln712_1224' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3305 [1/1] (1.36ns)   --->   "%add_ln712_1231 = add i10 %sext_ln42, i10 %sext_ln717_84"   --->   Operation 3305 'add' 'add_ln712_1231' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln712_480 = sext i10 %add_ln712_1231"   --->   Operation 3306 'sext' 'sext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3307 [1/1] (1.36ns)   --->   "%add_ln712_1232 = add i10 %sext_ln1171_184, i10 %sext_ln717_101"   --->   Operation 3307 'add' 'add_ln712_1232' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i10 %add_ln712_1232"   --->   Operation 3308 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3309 [1/1] (1.41ns)   --->   "%add_ln712_1233 = add i11 %sext_ln712_481, i11 %sext_ln712_480"   --->   Operation 3309 'add' 'add_ln712_1233' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3310 [1/1] (1.48ns)   --->   "%add_ln712_1234 = add i12 %sext_ln1171_198, i12 %sext_ln717_110"   --->   Operation 3310 'add' 'add_ln712_1234' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1235 = add i9 %sext_ln1171_223, i9 %sext_ln1171_230"   --->   Operation 3311 'add' 'add_ln712_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3312 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln712_1236 = add i9 %add_ln712_1235, i9 %sext_ln42_107"   --->   Operation 3312 'add' 'add_ln712_1236' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1252 = add i11 %zext_ln42_440, i11 %zext_ln42_467"   --->   Operation 3313 'add' 'add_ln712_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3314 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1253 = add i11 %add_ln712_1252, i11 %zext_ln42_428"   --->   Operation 3314 'add' 'add_ln712_1253' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3315 [1/1] (1.48ns)   --->   "%add_ln712_1257 = add i11 %zext_ln42_538, i11 %trunc_ln42_403"   --->   Operation 3315 'add' 'add_ln712_1257' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3316 [1/1] (1.41ns)   --->   "%add_ln712_1260 = add i10 %trunc_ln42_418, i10 %zext_ln42_661"   --->   Operation 3316 'add' 'add_ln712_1260' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3317 [1/1] (1.30ns)   --->   "%add_ln712_1261 = add i9 %zext_ln717_305, i9 %zext_ln1171_643"   --->   Operation 3317 'add' 'add_ln712_1261' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3318 [1/1] (1.36ns)   --->   "%add_ln712_1273 = add i10 %sext_ln717_151, i10 %sext_ln1171_279"   --->   Operation 3318 'add' 'add_ln712_1273' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1296 = add i11 %sext_ln42_85, i11 %sext_ln717_94"   --->   Operation 3319 'add' 'add_ln712_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3320 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1297 = add i11 %add_ln712_1296, i11 %sext_ln717_86"   --->   Operation 3320 'add' 'add_ln712_1297' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3321 [1/1] (1.41ns)   --->   "%add_ln712_1298 = add i11 %sext_ln717_109, i11 %sext_ln1171_205"   --->   Operation 3321 'add' 'add_ln712_1298' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1301 = add i12 %sext_ln1171_212, i12 %sext_ln717_124"   --->   Operation 3322 'add' 'add_ln712_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3323 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1302 = add i12 %add_ln712_1301, i12 %sext_ln717_116"   --->   Operation 3323 'add' 'add_ln712_1302' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1303 = add i12 %sext_ln717_131, i12 %sext_ln717_133"   --->   Operation 3324 'add' 'add_ln712_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln712_506 = sext i11 %add_ln712_1304"   --->   Operation 3325 'sext' 'sext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3326 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1305 = add i12 %sext_ln712_506, i12 %add_ln712_1303"   --->   Operation 3326 'add' 'add_ln712_1305' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3327 [1/1] (1.41ns)   --->   "%add_ln712_1308 = add i11 %sext_ln1171_254, i11 %sext_ln1171_259"   --->   Operation 3327 'add' 'add_ln712_1308' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3328 [1/1] (1.41ns)   --->   "%add_ln712_1324 = add i11 %zext_ln42_314, i11 %zext_ln42_322"   --->   Operation 3328 'add' 'add_ln712_1324' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3329 [1/1] (1.41ns)   --->   "%add_ln712_1327 = add i11 %zext_ln42_375, i11 %zext_ln42_399"   --->   Operation 3329 'add' 'add_ln712_1327' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln712_503 = zext i11 %add_ln712_1327"   --->   Operation 3330 'zext' 'zext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3331 [1/1] (1.48ns)   --->   "%add_ln712_1328 = add i12 %zext_ln712_503, i12 %zext_ln42_337"   --->   Operation 3331 'add' 'add_ln712_1328' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3332 [1/1] (1.41ns)   --->   "%add_ln712_1329 = add i11 %zext_ln42_435, i11 %zext_ln42_458"   --->   Operation 3332 'add' 'add_ln712_1329' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3333 [1/1] (0.00ns)   --->   "%zext_ln712_505 = zext i11 %add_ln712_1329"   --->   Operation 3333 'zext' 'zext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3334 [1/1] (1.41ns)   --->   "%add_ln712_1330 = add i11 %zext_ln42_482, i11 %zext_ln717_249"   --->   Operation 3334 'add' 'add_ln712_1330' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3335 [1/1] (0.00ns)   --->   "%zext_ln712_506 = zext i11 %add_ln712_1330"   --->   Operation 3335 'zext' 'zext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3336 [1/1] (1.48ns)   --->   "%add_ln712_1331 = add i12 %zext_ln712_506, i12 %zext_ln712_505"   --->   Operation 3336 'add' 'add_ln712_1331' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1334 = add i10 %zext_ln42_520, i10 %zext_ln42_531"   --->   Operation 3337 'add' 'add_ln712_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3338 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1335 = add i10 %add_ln712_1334, i10 %zext_ln42_514"   --->   Operation 3338 'add' 'add_ln712_1335' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3339 [1/1] (1.48ns)   --->   "%add_ln712_1337 = add i11 %zext_ln42_593, i11 %trunc_ln42_463"   --->   Operation 3339 'add' 'add_ln712_1337' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3340 [1/1] (1.36ns)   --->   "%add_ln712_1343 = add i9 %zext_ln1171_342, i9 128"   --->   Operation 3340 'add' 'add_ln712_1343' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3341 [1/1] (1.48ns)   --->   "%add_ln712_1349 = add i12 %sext_ln1171_170, i12 %sext_ln717_90"   --->   Operation 3341 'add' 'add_ln712_1349' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1351 = add i13 %sext_ln42_95, i13 %sext_ln1171_208"   --->   Operation 3342 'add' 'add_ln712_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3343 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1352 = add i13 %add_ln712_1351, i13 %sext_ln1171_185"   --->   Operation 3343 'add' 'add_ln712_1352' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3344 [1/1] (1.48ns)   --->   "%add_ln712_1354 = add i12 %sext_ln717_136, i12 %sext_ln717_146"   --->   Operation 3344 'add' 'add_ln712_1354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1360 = add i12 %sext_ln42_176, i12 %sext_ln1171_307"   --->   Operation 3345 'add' 'add_ln712_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3346 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1361 = add i12 %add_ln712_1360, i12 %sext_ln42_169"   --->   Operation 3346 'add' 'add_ln712_1361' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1362 = add i12 %sext_ln717_247, i12 %zext_ln717_108"   --->   Operation 3347 'add' 'add_ln712_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3348 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1363 = add i12 %add_ln712_1362, i12 %sext_ln42_195"   --->   Operation 3348 'add' 'add_ln712_1363' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3349 [1/1] (1.41ns)   --->   "%add_ln712_1365 = add i11 %zext_ln42_331, i11 %zext_ln42_345"   --->   Operation 3349 'add' 'add_ln712_1365' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3350 [1/1] (0.00ns)   --->   "%zext_ln712_521 = zext i11 %add_ln712_1365"   --->   Operation 3350 'zext' 'zext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3351 [1/1] (1.48ns)   --->   "%add_ln712_1366 = add i12 %zext_ln712_521, i12 %zext_ln42_281"   --->   Operation 3351 'add' 'add_ln712_1366' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1367 = add i11 %zext_ln42_387, i11 %zext_ln42_391"   --->   Operation 3352 'add' 'add_ln712_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln712_523 = zext i9 %add_ln712_1368"   --->   Operation 3353 'zext' 'zext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3354 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1369 = add i11 %zext_ln712_523, i11 %add_ln712_1367"   --->   Operation 3354 'add' 'add_ln712_1369' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3355 [1/1] (1.36ns)   --->   "%add_ln712_1373 = add i9 %trunc_ln42_306, i9 %zext_ln42_430"   --->   Operation 3355 'add' 'add_ln712_1373' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1399 = add i11 %sext_ln42_97, i11 %sext_ln717_113"   --->   Operation 3356 'add' 'add_ln712_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3357 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1400 = add i11 %add_ln712_1399, i11 %sext_ln1171_178"   --->   Operation 3357 'add' 'add_ln712_1400' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3358 [1/1] (0.00ns)   --->   "%zext_ln712_541 = zext i11 %add_ln712_1411"   --->   Operation 3358 'zext' 'zext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3359 [1/1] (0.00ns)   --->   "%zext_ln712_542 = zext i10 %add_ln712_1412"   --->   Operation 3359 'zext' 'zext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1413 = add i14 %zext_ln712_542, i14 %zext_ln42_377"   --->   Operation 3360 'add' 'add_ln712_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3361 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1414 = add i14 %add_ln712_1413, i14 %zext_ln712_541"   --->   Operation 3361 'add' 'add_ln712_1414' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3362 [1/1] (1.41ns)   --->   "%add_ln712_1418 = add i11 %zext_ln42_484, i11 %zext_ln42_498"   --->   Operation 3362 'add' 'add_ln712_1418' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1438 = add i11 %sext_ln717_81, i11 %sext_ln42_86"   --->   Operation 3363 'add' 'add_ln712_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3364 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1439 = add i11 %add_ln712_1438, i11 %sext_ln1171_165"   --->   Operation 3364 'add' 'add_ln712_1439' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln712_562 = zext i11 %add_ln712_1458"   --->   Operation 3365 'zext' 'zext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1459 = add i12 %zext_ln42_332, i12 %zext_ln42_339"   --->   Operation 3366 'add' 'add_ln712_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3367 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1460 = add i12 %add_ln712_1459, i12 %zext_ln712_562"   --->   Operation 3367 'add' 'add_ln712_1460' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1464 = add i11 %trunc_ln42_268, i11 %zext_ln42_366"   --->   Operation 3368 'add' 'add_ln712_1464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3369 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1465 = add i11 %add_ln712_1464, i11 %zext_ln42_350"   --->   Operation 3369 'add' 'add_ln712_1465' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3370 [1/1] (1.48ns)   --->   "%add_ln712_1466 = add i11 %zext_ln42_378, i11 %trunc_ln42_292"   --->   Operation 3370 'add' 'add_ln712_1466' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3371 [1/1] (1.41ns)   --->   "%add_ln712_1467 = add i11 %zext_ln42_400, i11 %zext_ln42_414"   --->   Operation 3371 'add' 'add_ln712_1467' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3372 [1/1] (1.41ns)   --->   "%add_ln712_1470 = add i10 %zext_ln42_432, i10 %trunc_ln42_337"   --->   Operation 3372 'add' 'add_ln712_1470' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln712_570 = zext i10 %add_ln712_1470"   --->   Operation 3373 'zext' 'zext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3374 [1/1] (1.41ns)   --->   "%add_ln712_1471 = add i11 %zext_ln712_570, i11 %zext_ln42_421"   --->   Operation 3374 'add' 'add_ln712_1471' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3375 [1/1] (1.41ns)   --->   "%add_ln712_1472 = add i11 %zext_ln717_235, i11 %zext_ln42_518"   --->   Operation 3375 'add' 'add_ln712_1472' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3376 [1/1] (1.28ns)   --->   "%add_ln712_1477 = add i7 %zext_ln42_575, i7 %zext_ln42_587"   --->   Operation 3376 'add' 'add_ln712_1477' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1479 = add i10 %zext_ln42_603, i10 %zext_ln42_610"   --->   Operation 3377 'add' 'add_ln712_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3378 [1/1] (0.00ns)   --->   "%zext_ln712_576 = zext i7 %add_ln712_1480"   --->   Operation 3378 'zext' 'zext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3379 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1481 = add i10 %zext_ln712_576, i10 %add_ln712_1479"   --->   Operation 3379 'add' 'add_ln712_1481' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1483 = add i11 %zext_ln42_651, i11 %zext_ln42_670"   --->   Operation 3380 'add' 'add_ln712_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3381 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1484 = add i11 %add_ln712_1483, i11 %zext_ln42_645"   --->   Operation 3381 'add' 'add_ln712_1484' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3382 [1/1] (1.30ns)   --->   "%add_ln712_1493 = add i9 %sext_ln717_223, i9 %sext_ln717_225"   --->   Operation 3382 'add' 'add_ln712_1493' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3383 [1/1] (1.41ns)   --->   "%add_ln712_1502 = add i10 %trunc_ln42_347, i10 %zext_ln42_493"   --->   Operation 3383 'add' 'add_ln712_1502' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln712_587 = zext i10 %add_ln712_1502"   --->   Operation 3384 'zext' 'zext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3385 [1/1] (1.41ns)   --->   "%add_ln712_1503 = add i11 %zext_ln712_587, i11 %zext_ln42_401"   --->   Operation 3385 'add' 'add_ln712_1503' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3386 [1/1] (1.30ns)   --->   "%add_ln712_1509 = add i9 %zext_ln1171_388, i9 416"   --->   Operation 3386 'add' 'add_ln712_1509' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln712_426 = sext i9 %add_ln712_1509"   --->   Operation 3387 'sext' 'sext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3388 [1/1] (1.41ns)   --->   "%add_ln712_1510 = add i12 %sext_ln712_426, i12 %zext_ln42_709"   --->   Operation 3388 'add' 'add_ln712_1510' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln712_569 = sext i10 %add_ln712_1516"   --->   Operation 3389 'sext' 'sext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3390 [1/1] (1.41ns)   --->   "%add_ln712_1517 = add i11 %sext_ln712_569, i11 %trunc_ln717_510_cast"   --->   Operation 3390 'add' 'add_ln712_1517' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3391 [1/1] (1.02ns)   --->   "%add_ln712_1527 = add i6 %zext_ln42_275, i6 %zext_ln42_282"   --->   Operation 3391 'add' 'add_ln712_1527' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3392 [1/1] (0.00ns)   --->   "%zext_ln712_593 = zext i6 %add_ln712_1527"   --->   Operation 3392 'zext' 'zext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3393 [1/1] (1.28ns)   --->   "%add_ln712_1528 = add i7 %zext_ln712_593, i7 %zext_ln42_268"   --->   Operation 3393 'add' 'add_ln712_1528' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln712_596 = zext i7 %add_ln712_1531"   --->   Operation 3394 'zext' 'zext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln712_597 = zext i11 %add_ln712_1532"   --->   Operation 3395 'zext' 'zext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1533 = add i12 %zext_ln712_597, i12 %zext_ln42_352"   --->   Operation 3396 'add' 'add_ln712_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3397 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1534 = add i12 %add_ln712_1533, i12 %zext_ln712_596"   --->   Operation 3397 'add' 'add_ln712_1534' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1539 = add i11 %zext_ln42_451, i11 %zext_ln42_455"   --->   Operation 3398 'add' 'add_ln712_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3399 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1540 = add i11 %add_ln712_1539, i11 %zext_ln42_443"   --->   Operation 3399 'add' 'add_ln712_1540' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3400 [1/1] (1.41ns)   --->   "%add_ln712_1542 = add i10 %trunc_ln42_358, i10 %zext_ln42_489"   --->   Operation 3400 'add' 'add_ln712_1542' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln712_602 = zext i10 %add_ln712_1542"   --->   Operation 3401 'zext' 'zext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3402 [1/1] (1.41ns)   --->   "%add_ln712_1543 = add i11 %zext_ln712_602, i11 %zext_ln42_471"   --->   Operation 3402 'add' 'add_ln712_1543' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1544 = add i11 %zext_ln42_552, i11 %zext_ln42_554"   --->   Operation 3403 'add' 'add_ln712_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3404 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1545 = add i11 %add_ln712_1544, i11 %zext_ln42_538"   --->   Operation 3404 'add' 'add_ln712_1545' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1548 = add i10 %zext_ln1171_589, i10 %zext_ln42_612"   --->   Operation 3405 'add' 'add_ln712_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3406 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1549 = add i10 %add_ln712_1548, i10 %zext_ln42_598"   --->   Operation 3406 'add' 'add_ln712_1549' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3407 [1/1] (1.41ns)   --->   "%add_ln712_1550 = add i10 %trunc_ln42_482, i10 %zext_ln42_671"   --->   Operation 3407 'add' 'add_ln712_1550' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln712_608 = zext i10 %add_ln712_1550"   --->   Operation 3408 'zext' 'zext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3409 [1/1] (1.41ns)   --->   "%add_ln712_1551 = add i11 %zext_ln712_608, i11 %zext_ln42_632"   --->   Operation 3409 'add' 'add_ln712_1551' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3410 [1/1] (1.41ns)   --->   "%add_ln712_1553 = add i11 %zext_ln42_701, i11 %zext_ln42_718"   --->   Operation 3410 'add' 'add_ln712_1553' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1555 = add i10 %zext_ln42_737, i10 192"   --->   Operation 3411 'add' 'add_ln712_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3412 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1556 = add i10 %add_ln712_1555, i10 %zext_ln42_721"   --->   Operation 3412 'add' 'add_ln712_1556' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3413 [1/1] (1.48ns)   --->   "%add_ln712_1562 = add i12 %sext_ln717_91, i12 %sext_ln717_97"   --->   Operation 3413 'add' 'add_ln712_1562' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3414 [1/1] (1.28ns)   --->   "%add_ln712_1571 = add i8 %sext_ln42_170, i8 %zext_ln717"   --->   Operation 3414 'add' 'add_ln712_1571' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1572 = add i11 %zext_ln42_296, i11 %zext_ln42_357"   --->   Operation 3415 'add' 'add_ln712_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3416 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1573 = add i11 %add_ln712_1572, i11 %zext_ln42_286"   --->   Operation 3416 'add' 'add_ln712_1573' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3417 [1/1] (1.41ns)   --->   "%add_ln712_1577 = add i11 %zext_ln42_433, i11 %zext_ln42_452"   --->   Operation 3417 'add' 'add_ln712_1577' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln712_616 = zext i11 %add_ln712_1577"   --->   Operation 3418 'zext' 'zext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln712_617 = zext i11 %add_ln712_1578"   --->   Operation 3419 'zext' 'zext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3420 [1/1] (1.48ns)   --->   "%add_ln712_1579 = add i12 %zext_ln712_617, i12 %zext_ln712_616"   --->   Operation 3420 'add' 'add_ln712_1579' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3421 [1/1] (1.41ns)   --->   "%add_ln712_1580 = add i11 %zext_ln42_530, i11 %zext_ln42_571"   --->   Operation 3421 'add' 'add_ln712_1580' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3422 [1/1] (1.48ns)   --->   "%add_ln712_1588 = add i11 %trunc_ln42_509, i11 %zext_ln42_710"   --->   Operation 3422 'add' 'add_ln712_1588' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1589 = add i11 %zext_ln42_734, i11 992"   --->   Operation 3423 'add' 'add_ln712_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3424 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1590 = add i11 %add_ln712_1589, i11 %zext_ln42_719"   --->   Operation 3424 'add' 'add_ln712_1590' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3425 [1/1] (1.48ns)   --->   "%add_ln712_1599 = add i12 %sext_ln717_149, i12 %sext_ln1171_258"   --->   Operation 3425 'add' 'add_ln712_1599' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1608 = add i11 %zext_ln42_292, i11 %zext_ln42_305"   --->   Operation 3426 'add' 'add_ln712_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3427 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1609 = add i11 %add_ln712_1608, i11 %zext_ln717_118"   --->   Operation 3427 'add' 'add_ln712_1609' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 3428 [1/1] (1.41ns)   --->   "%add_ln712_1610 = add i11 %zext_ln42_358, i11 %zext_ln42_364"   --->   Operation 3428 'add' 'add_ln712_1610' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3429 [1/1] (1.41ns)   --->   "%add_ln712_1626 = add i11 %zext_ln42_669, i11 %zext_ln42_688"   --->   Operation 3429 'add' 'add_ln712_1626' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3430 [1/1] (1.48ns)   --->   "%add_ln712_1640 = add i12 %sext_ln1171_194, i12 %sext_ln717_117"   --->   Operation 3430 'add' 'add_ln712_1640' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3431 [1/1] (1.36ns)   --->   "%add_ln712_1646 = add i10 %sext_ln1171_294, i10 %sext_ln42_164"   --->   Operation 3431 'add' 'add_ln712_1646' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln712_649 = zext i11 %add_ln712_1658"   --->   Operation 3432 'zext' 'zext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln712_650 = zext i11 %add_ln712_1659"   --->   Operation 3433 'zext' 'zext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3434 [1/1] (1.48ns)   --->   "%add_ln712_1660 = add i12 %zext_ln712_650, i12 %zext_ln712_649"   --->   Operation 3434 'add' 'add_ln712_1660' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3435 [1/1] (1.48ns)   --->   "%add_ln712_1664 = add i12 %zext_ln42_353, i12 %zext_ln42_365"   --->   Operation 3435 'add' 'add_ln712_1664' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3436 [1/1] (1.41ns)   --->   "%add_ln712_1667 = add i10 %trunc_ln42_294, i10 %zext_ln42_422"   --->   Operation 3436 'add' 'add_ln712_1667' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3437 [1/1] (1.36ns)   --->   "%add_ln712_1670 = add i9 %trunc_ln42_334, i9 %zext_ln42_473"   --->   Operation 3437 'add' 'add_ln712_1670' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3438 [1/1] (0.00ns)   --->   "%zext_ln712_656 = zext i9 %add_ln712_1670"   --->   Operation 3438 'zext' 'zext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3439 [1/1] (1.41ns)   --->   "%add_ln712_1671 = add i11 %zext_ln712_656, i11 %zext_ln42_444"   --->   Operation 3439 'add' 'add_ln712_1671' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln712_658 = zext i11 %add_ln712_1672"   --->   Operation 3440 'zext' 'zext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3441 [1/1] (1.41ns)   --->   "%add_ln712_1673 = add i11 %zext_ln717_249, i11 %zext_ln42_535"   --->   Operation 3441 'add' 'add_ln712_1673' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3442 [1/1] (0.00ns)   --->   "%zext_ln712_659 = zext i11 %add_ln712_1673"   --->   Operation 3442 'zext' 'zext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3443 [1/1] (1.48ns)   --->   "%add_ln712_1674 = add i12 %zext_ln712_659, i12 %zext_ln712_658"   --->   Operation 3443 'add' 'add_ln712_1674' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3444 [1/1] (0.00ns)   --->   "%or_ln712_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_164"   --->   Operation 3444 'bitconcatenate' 'or_ln712_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln712_460 = sext i9 %or_ln712_8"   --->   Operation 3445 'sext' 'sext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3446 [1/1] (1.30ns)   --->   "%add_ln712_1685 = add i9 %zext_ln1171_508, i9 %zext_ln1171_567"   --->   Operation 3446 'add' 'add_ln712_1685' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln712_670 = zext i9 %add_ln712_1685"   --->   Operation 3447 'zext' 'zext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 3448 [1/1] (1.36ns)   --->   "%add_ln712_1686 = add i11 %zext_ln712_670, i11 %sext_ln712_460"   --->   Operation 3448 'add' 'add_ln712_1686' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.28>
ST_16 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i9 %trunc_ln717_350"   --->   Operation 3449 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3450 [1/1] (0.00ns)   --->   "%zext_ln1171_264 = zext i10 %sext_ln1171_159"   --->   Operation 3450 'zext' 'zext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln717_71 = sext i10 %trunc_ln717_352"   --->   Operation 3451 'sext' 'sext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln717_72 = sext i11 %trunc_ln717_354"   --->   Operation 3452 'sext' 'sext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i11 %trunc_ln717_355"   --->   Operation 3453 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln717_73 = sext i11 %trunc_ln717_357"   --->   Operation 3454 'sext' 'sext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln1171_268 = zext i7 %mult_V_27"   --->   Operation 3455 'zext' 'zext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln42_257 = zext i10 %trunc_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3456 'zext' 'zext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln717_74 = sext i8 %trunc_ln717_363"   --->   Operation 3457 'sext' 'sext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln717_75 = sext i8 %trunc_ln717_363"   --->   Operation 3458 'sext' 'sext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln42_76 = sext i12 %trunc_ln717_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3459 'sext' 'sext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln717_76 = sext i12 %trunc_ln717_368"   --->   Operation 3460 'sext' 'sext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i10 %trunc_ln717_369"   --->   Operation 3461 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3462 [1/1] (0.00ns)   --->   "%zext_ln42_262 = zext i9 %trunc_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3462 'zext' 'zext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln42_78 = sext i12 %trunc_ln717_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3463 'sext' 'sext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln42_265 = zext i13 %sext_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3464 'zext' 'zext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i10 %trunc_ln717_375"   --->   Operation 3465 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln42_270 = zext i10 %trunc_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3466 'zext' 'zext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln717_77 = sext i11 %trunc_ln717_378"   --->   Operation 3467 'sext' 'sext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln717_78 = sext i12 %trunc_ln717_379"   --->   Operation 3468 'sext' 'sext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln42_272 = zext i10 %trunc_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3469 'zext' 'zext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3470 [1/1] (0.00ns)   --->   "%zext_ln42_279 = zext i9 %mult_V_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3470 'zext' 'zext_ln42_279' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln717_82 = sext i12 %trunc_ln717_384"   --->   Operation 3471 'sext' 'sext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln717_125 = zext i9 %mult_V_165"   --->   Operation 3472 'zext' 'zext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln717_85 = sext i10 %trunc_ln717_387"   --->   Operation 3473 'sext' 'sext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln1171_298 = zext i10 %mult_V_172"   --->   Operation 3474 'zext' 'zext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln1171_301 = zext i8 %p_read_179"   --->   Operation 3475 'zext' 'zext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln717_88 = sext i10 %trunc_ln717_393"   --->   Operation 3476 'sext' 'sext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i10 %trunc_ln717_401"   --->   Operation 3477 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln717_89 = sext i11 %trunc_ln717_402"   --->   Operation 3478 'sext' 'sext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln42_303 = zext i11 %trunc_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3479 'zext' 'zext_ln42_303' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln42_89 = sext i12 %trunc_ln717_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3480 'sext' 'sext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln42_91 = sext i9 %trunc_ln717_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3481 'sext' 'sext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln42_306 = zext i10 %sext_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3482 'zext' 'zext_ln42_306' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln717_92 = sext i11 %trunc_ln717_412"   --->   Operation 3483 'sext' 'sext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i12 %trunc_ln717_417"   --->   Operation 3484 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln42_316 = zext i10 %trunc_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3485 'zext' 'zext_ln42_316' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln42_324 = zext i10 %trunc_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3486 'zext' 'zext_ln42_324' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i10 %trunc_ln717_438"   --->   Operation 3487 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln42_342 = zext i7 %mult_V_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3488 'zext' 'zext_ln42_342' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i7 %trunc_ln717_440"   --->   Operation 3489 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i9 %trunc_ln717_441"   --->   Operation 3490 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln42_106 = sext i9 %trunc_ln717_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3491 'sext' 'sext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln42_355 = zext i10 %sext_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3492 'zext' 'zext_ln42_355' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln1171_206 = sext i8 %trunc_ln717_466"   --->   Operation 3493 'sext' 'sext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln42_111 = sext i8 %trunc_ln717_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3494 'sext' 'sext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln42_372 = zext i10 %sext_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3495 'zext' 'zext_ln42_372' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln1171_393 = zext i8 %mult_V_614"   --->   Operation 3496 'zext' 'zext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3497 [1/1] (0.00ns)   --->   "%zext_ln42_380 = zext i10 %trunc_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3497 'zext' 'zext_ln42_380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln42_388 = zext i11 %trunc_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3498 'zext' 'zext_ln42_388' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i10 %trunc_ln717_486"   --->   Operation 3499 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln42_390 = zext i7 %mult_V_684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3500 'zext' 'zext_ln42_390' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i8 %trunc_ln717_503"   --->   Operation 3501 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln717_129 = sext i11 %trunc_ln717_504"   --->   Operation 3502 'sext' 'sext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln1171_429 = zext i8 %p_read_162"   --->   Operation 3503 'zext' 'zext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3504 [1/1] (0.00ns)   --->   "%shl_ln1171_111 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_162, i1 0"   --->   Operation 3504 'bitconcatenate' 'shl_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3505 [1/1] (0.00ns)   --->   "%zext_ln1171_434 = zext i9 %shl_ln1171_111"   --->   Operation 3505 'zext' 'zext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3506 [1/1] (1.48ns)   --->   "%sub_ln1171_266 = sub i12 %zext_ln1171_434, i12 %zext_ln1171_433"   --->   Operation 3506 'sub' 'sub_ln1171_266' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln717_511 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_266, i32 3, i32 11"   --->   Operation 3507 'partselect' 'trunc_ln717_511' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln42_122 = sext i9 %trunc_ln717_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3508 'sext' 'sext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i10 %trunc_ln717_512"   --->   Operation 3509 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3510 [1/1] (0.00ns)   --->   "%zext_ln42_407 = zext i6 %mult_V_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3510 'zext' 'zext_ln42_407' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3511 [1/1] (0.00ns)   --->   "%zext_ln42_408 = zext i6 %mult_V_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3511 'zext' 'zext_ln42_408' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3512 [1/1] (1.48ns)   --->   "%add_ln717_78 = add i12 %zext_ln1171_433, i12 %zext_ln1171_429"   --->   Operation 3512 'add' 'add_ln717_78' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3513 [1/1] (0.00ns)   --->   "%trunc_ln42_303 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_78, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3513 'partselect' 'trunc_ln42_303' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3514 [1/1] (0.00ns)   --->   "%zext_ln42_409 = zext i9 %trunc_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3514 'zext' 'zext_ln42_409' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3515 [1/1] (1.48ns)   --->   "%sub_ln1171_479 = sub i12 %zext_ln1171_429, i12 %zext_ln1171_433"   --->   Operation 3515 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln717_514 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_479, i32 3, i32 11"   --->   Operation 3516 'partselect' 'trunc_ln717_514' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i9 %trunc_ln717_514"   --->   Operation 3517 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i10 %trunc_ln717_516"   --->   Operation 3518 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln42_413 = zext i10 %trunc_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3519 'zext' 'zext_ln42_413' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i11 %trunc_ln717_533"   --->   Operation 3520 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i10 %trunc_ln717_534"   --->   Operation 3521 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln42_127 = sext i10 %trunc_ln717_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3522 'sext' 'sext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i12 %trunc_ln717_540"   --->   Operation 3523 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i12 %trunc_ln717_543"   --->   Operation 3524 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i8 %trunc_ln717_544"   --->   Operation 3525 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i10 %trunc_ln717_546"   --->   Operation 3526 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i12 %trunc_ln717_547"   --->   Operation 3527 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln1171_248 = sext i10 %trunc_ln717_549"   --->   Operation 3528 'sext' 'sext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i10 %trunc_ln717_550"   --->   Operation 3529 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3530 [1/1] (0.00ns)   --->   "%zext_ln42_456 = zext i7 %mult_V_967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3530 'zext' 'zext_ln42_456' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i11 %trunc_ln717_553"   --->   Operation 3531 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i8 %trunc_ln717_555"   --->   Operation 3532 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln42_478 = zext i6 %mult_V_1031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3533 'zext' 'zext_ln42_478' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3534 [1/1] (0.00ns)   --->   "%zext_ln42_480 = zext i10 %trunc_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3534 'zext' 'zext_ln42_480' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln42_481 = zext i10 %trunc_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3535 'zext' 'zext_ln42_481' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln42_483 = zext i11 %trunc_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3536 'zext' 'zext_ln42_483' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i11 %trunc_ln717_568"   --->   Operation 3537 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln42_133 = sext i8 %trunc_ln717_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3538 'sext' 'sext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln42_488 = zext i10 %sext_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3539 'zext' 'zext_ln42_488' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln717_155 = sext i11 %trunc_ln717_574"   --->   Operation 3540 'sext' 'sext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln717_156 = sext i10 %trunc_ln717_576"   --->   Operation 3541 'sext' 'sext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln717_157 = sext i8 %trunc_ln717_577"   --->   Operation 3542 'sext' 'sext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln717_159 = sext i10 %trunc_ln717_578"   --->   Operation 3543 'sext' 'sext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln42_135 = sext i10 %trunc_ln717_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3544 'sext' 'sext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i9 %trunc_ln717_582"   --->   Operation 3545 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln42_136 = sext i8 %trunc_ln717_584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3546 'sext' 'sext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln42_504 = zext i10 %trunc_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3547 'zext' 'zext_ln42_504' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3548 [1/1] (0.00ns)   --->   "%zext_ln42_506 = zext i5 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3548 'zext' 'zext_ln42_506' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln42_507 = zext i11 %trunc_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3549 'zext' 'zext_ln42_507' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i8 %trunc_ln717_589"   --->   Operation 3550 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln42_508 = zext i11 %trunc_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3551 'zext' 'zext_ln42_508' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln717_163 = sext i9 %trunc_ln717_591"   --->   Operation 3552 'sext' 'sext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln42_139 = sext i11 %trunc_ln717_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3553 'sext' 'sext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i11 %trunc_ln717_594"   --->   Operation 3554 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3555 [1/1] (0.00ns)   --->   "%zext_ln42_511 = zext i10 %trunc_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3555 'zext' 'zext_ln42_511' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3556 [1/1] (0.00ns)   --->   "%zext_ln42_513 = zext i10 %trunc_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3556 'zext' 'zext_ln42_513' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln42_515 = zext i10 %trunc_ln42_378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3557 'zext' 'zext_ln42_515' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3558 [1/1] (0.00ns)   --->   "%zext_ln42_516 = zext i10 %trunc_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3558 'zext' 'zext_ln42_516' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln42_517 = zext i10 %trunc_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3559 'zext' 'zext_ln42_517' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i10 %trunc_ln717_598"   --->   Operation 3560 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln42_142 = sext i11 %trunc_ln717_599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3561 'sext' 'sext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln1171_513 = zext i8 %p_read_149"   --->   Operation 3562 'zext' 'zext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3563 [1/1] (0.00ns)   --->   "%zext_ln1171_517 = zext i8 %p_read_149"   --->   Operation 3563 'zext' 'zext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln42_521 = zext i9 %trunc_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3564 'zext' 'zext_ln42_521' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln717_167 = sext i11 %trunc_ln717_603"   --->   Operation 3565 'sext' 'sext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln717_168 = sext i11 %trunc_ln717_603"   --->   Operation 3566 'sext' 'sext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3567 [1/1] (0.00ns)   --->   "%zext_ln42_522 = zext i5 %mult_V_1194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3567 'zext' 'zext_ln42_522' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3568 [1/1] (0.00ns)   --->   "%zext_ln42_525 = zext i9 %trunc_ln42_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3568 'zext' 'zext_ln42_525' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3569 [1/1] (5.28ns)   --->   "%mul_ln717_122 = mul i13 %zext_ln1171_514, i13 27"   --->   Operation 3569 'mul' 'mul_ln717_122' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3570 [1/1] (0.00ns)   --->   "%trunc_ln42_385 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_122, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3570 'partselect' 'trunc_ln42_385' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3571 [1/1] (5.28ns)   --->   "%mul_ln1171_235 = mul i15 %zext_ln1171_513, i15 32723"   --->   Operation 3571 'mul' 'mul_ln1171_235' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3572 [1/1] (0.00ns)   --->   "%trunc_ln717_608 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_235, i32 3, i32 14"   --->   Operation 3572 'partselect' 'trunc_ln717_608' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln1171_522 = zext i8 %p_read_148"   --->   Operation 3573 'zext' 'zext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3574 [1/1] (0.00ns)   --->   "%zext_ln1171_524 = zext i8 %p_read_148"   --->   Operation 3574 'zext' 'zext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3575 [1/1] (0.00ns)   --->   "%zext_ln1171_525 = zext i8 %p_read_148"   --->   Operation 3575 'zext' 'zext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3576 [1/1] (0.00ns)   --->   "%shl_ln1171_136 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_148, i2 0"   --->   Operation 3576 'bitconcatenate' 'shl_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln1171_530 = zext i10 %shl_ln1171_136"   --->   Operation 3577 'zext' 'zext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3578 [1/1] (0.00ns)   --->   "%zext_ln1171_531 = zext i10 %shl_ln1171_136"   --->   Operation 3578 'zext' 'zext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3579 [1/1] (1.54ns)   --->   "%sub_ln1171_331 = sub i13 %zext_ln1171_531, i13 %zext_ln1171_527"   --->   Operation 3579 'sub' 'sub_ln1171_331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3580 [1/1] (0.00ns)   --->   "%trunc_ln717_610 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_331, i32 3, i32 12"   --->   Operation 3580 'partselect' 'trunc_ln717_610' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3581 [1/1] (0.00ns)   --->   "%zext_ln1171_532 = zext i11 %shl_ln1171_137"   --->   Operation 3581 'zext' 'zext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i10 %trunc_ln717_611"   --->   Operation 3582 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3583 [1/1] (5.28ns)   --->   "%mul_ln1171_236 = mul i14 %zext_ln1171_522, i14 16357"   --->   Operation 3583 'mul' 'mul_ln1171_236' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3584 [1/1] (0.00ns)   --->   "%trunc_ln717_612 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_236, i32 3, i32 13"   --->   Operation 3584 'partselect' 'trunc_ln717_612' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3585 [1/1] (0.00ns)   --->   "%zext_ln42_527 = zext i9 %trunc_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3585 'zext' 'zext_ln42_527' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln717_172 = sext i7 %trunc_ln717_613"   --->   Operation 3586 'sext' 'sext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3587 [1/1] (1.54ns)   --->   "%sub_ln717_133 = sub i13 %zext_ln1171_527, i13 %zext_ln1171_531"   --->   Operation 3587 'sub' 'sub_ln717_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3588 [1/1] (0.00ns)   --->   "%trunc_ln42_387 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_133, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3588 'partselect' 'trunc_ln42_387' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i14 %sub_ln1171_335"   --->   Operation 3589 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3590 [1/1] (1.52ns)   --->   "%sub_ln1171_336 = sub i15 %sext_ln1171_84, i15 %zext_ln1171_532"   --->   Operation 3590 'sub' 'sub_ln1171_336' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln717_614 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_336, i32 3, i32 14"   --->   Operation 3591 'partselect' 'trunc_ln717_614' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3592 [1/1] (5.28ns)   --->   "%mul_ln717_124 = mul i13 %zext_ln1171_523, i13 26"   --->   Operation 3592 'mul' 'mul_ln717_124' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3593 [1/1] (0.00ns)   --->   "%trunc_ln42_389 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_124, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3593 'partselect' 'trunc_ln42_389' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3594 [1/1] (5.28ns)   --->   "%mul_ln717_126 = mul i13 %zext_ln1171_523, i13 22"   --->   Operation 3594 'mul' 'mul_ln717_126' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3595 [1/1] (0.00ns)   --->   "%trunc_ln42_391 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_126, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3595 'partselect' 'trunc_ln42_391' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3596 [1/1] (1.54ns)   --->   "%sub_ln1171_491 = sub i13 %zext_ln1171_523, i13 %zext_ln1171_527"   --->   Operation 3596 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3597 [1/1] (0.00ns)   --->   "%trunc_ln717_615 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_491, i32 3, i32 12"   --->   Operation 3597 'partselect' 'trunc_ln717_615' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3598 [1/1] (1.41ns)   --->   "%sub_ln1171_492 = sub i11 %zext_ln1171_524, i11 %zext_ln1171_530"   --->   Operation 3598 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3599 [1/1] (0.00ns)   --->   "%trunc_ln717_616 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_492, i32 3, i32 10"   --->   Operation 3599 'partselect' 'trunc_ln717_616' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln717_174 = sext i8 %trunc_ln717_616"   --->   Operation 3600 'sext' 'sext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3601 [1/1] (1.41ns)   --->   "%sub_ln717_134 = sub i11 %zext_ln1171_530, i11 %zext_ln1171_524"   --->   Operation 3601 'sub' 'sub_ln717_134' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3602 [1/1] (0.00ns)   --->   "%trunc_ln717_617 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_134, i32 3, i32 10"   --->   Operation 3602 'partselect' 'trunc_ln717_617' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln42_144 = sext i8 %trunc_ln717_617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3603 'sext' 'sext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3604 [1/1] (0.00ns)   --->   "%zext_ln42_533 = zext i10 %sext_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3604 'zext' 'zext_ln42_533' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3605 [1/1] (1.41ns)   --->   "%sub_ln1171_337 = sub i11 0, i11 %zext_ln1171_530"   --->   Operation 3605 'sub' 'sub_ln1171_337' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3606 [1/1] (0.00ns)   --->   "%trunc_ln717_618 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_337, i32 3, i32 10"   --->   Operation 3606 'partselect' 'trunc_ln717_618' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3607 [1/1] (0.00ns)   --->   "%zext_ln42_534 = zext i10 %trunc_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3607 'zext' 'zext_ln42_534' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i13 %sub_ln1171_338"   --->   Operation 3608 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3609 [1/1] (1.53ns)   --->   "%sub_ln1171_339 = sub i14 %sext_ln1171_85, i14 %zext_ln1171_522"   --->   Operation 3609 'sub' 'sub_ln1171_339' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln717_619 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_339, i32 3, i32 13"   --->   Operation 3610 'partselect' 'trunc_ln717_619' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3611 [1/1] (5.28ns)   --->   "%mul_ln717_127 = mul i13 %zext_ln1171_523, i13 21"   --->   Operation 3611 'mul' 'mul_ln717_127' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3612 [1/1] (0.00ns)   --->   "%trunc_ln42_393 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_127, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3612 'partselect' 'trunc_ln42_393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln1171_535 = zext i8 %p_read_147"   --->   Operation 3613 'zext' 'zext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln1171_537 = zext i8 %p_read_147"   --->   Operation 3614 'zext' 'zext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3615 [1/1] (0.00ns)   --->   "%zext_ln1171_538 = zext i8 %p_read_147"   --->   Operation 3615 'zext' 'zext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3616 [1/1] (0.00ns)   --->   "%zext_ln1171_539 = zext i8 %p_read_147"   --->   Operation 3616 'zext' 'zext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3617 [1/1] (5.28ns)   --->   "%mul_ln1171_237 = mul i15 %zext_ln1171_539, i15 83"   --->   Operation 3617 'mul' 'mul_ln1171_237' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3618 [1/1] (0.00ns)   --->   "%trunc_ln42_394 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_237, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3618 'partselect' 'trunc_ln42_394' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3619 [1/1] (5.28ns)   --->   "%mul_ln1171_238 = mul i14 %zext_ln1171_538, i14 35"   --->   Operation 3619 'mul' 'mul_ln1171_238' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3620 [1/1] (0.00ns)   --->   "%mult_V_1250 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_238, i32 3, i32 13"   --->   Operation 3620 'partselect' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3621 [1/1] (5.28ns)   --->   "%mul_ln717_128 = mul i13 %zext_ln1171_535, i13 21"   --->   Operation 3621 'mul' 'mul_ln717_128' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3622 [1/1] (0.00ns)   --->   "%trunc_ln42_395 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_128, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3622 'partselect' 'trunc_ln42_395' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3623 [1/1] (5.28ns)   --->   "%mul_ln1171_239 = mul i14 %zext_ln1171_538, i14 61"   --->   Operation 3623 'mul' 'mul_ln1171_239' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3624 [1/1] (0.00ns)   --->   "%trunc_ln42_396 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_239, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3624 'partselect' 'trunc_ln42_396' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3625 [1/1] (5.28ns)   --->   "%mul_ln717_129 = mul i13 %zext_ln1171_535, i13 22"   --->   Operation 3625 'mul' 'mul_ln717_129' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3626 [1/1] (0.00ns)   --->   "%trunc_ln42_397 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_129, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3626 'partselect' 'trunc_ln42_397' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3627 [1/1] (1.30ns)   --->   "%sub_ln1171_340 = sub i9 0, i9 %zext_ln1171_537"   --->   Operation 3627 'sub' 'sub_ln1171_340' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3628 [1/1] (0.00ns)   --->   "%trunc_ln717_621 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_340, i32 3, i32 8"   --->   Operation 3628 'partselect' 'trunc_ln717_621' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln42_146 = sext i9 %trunc_ln717_622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3629 'sext' 'sext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln42_543 = zext i10 %sext_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3630 'zext' 'zext_ln42_543' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3631 [1/1] (5.28ns)   --->   "%mul_ln717_130 = mul i13 %zext_ln1171_535, i13 26"   --->   Operation 3631 'mul' 'mul_ln717_130' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3632 [1/1] (0.00ns)   --->   "%trunc_ln42_399 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_130, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3632 'partselect' 'trunc_ln42_399' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i10 %trunc_ln717_623"   --->   Operation 3633 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3634 [1/1] (1.54ns)   --->   "%sub_ln1171_493 = sub i13 %zext_ln1171_535, i13 %zext_ln717_261"   --->   Operation 3634 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3635 [1/1] (0.00ns)   --->   "%trunc_ln717_624 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_493, i32 3, i32 12"   --->   Operation 3635 'partselect' 'trunc_ln717_624' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3636 [1/1] (0.00ns)   --->   "%zext_ln717_265 = zext i9 %mult_V_1278"   --->   Operation 3636 'zext' 'zext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3637 [1/1] (0.00ns)   --->   "%shl_ln1171_139 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_146, i6 0"   --->   Operation 3637 'bitconcatenate' 'shl_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3638 [1/1] (0.00ns)   --->   "%zext_ln1171_544 = zext i14 %shl_ln1171_139"   --->   Operation 3638 'zext' 'zext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln1171_546 = zext i11 %shl_ln1171_140"   --->   Operation 3639 'zext' 'zext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3640 [1/1] (1.52ns)   --->   "%sub_ln1171_342 = sub i15 %zext_ln1171_544, i15 %zext_ln1171_546"   --->   Operation 3640 'sub' 'sub_ln1171_342' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3641 [1/1] (0.00ns)   --->   "%trunc_ln717_626 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_342, i32 3, i32 14"   --->   Operation 3641 'partselect' 'trunc_ln717_626' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln42_549 = zext i9 %trunc_ln42_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3642 'zext' 'zext_ln42_549' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i8 %trunc_ln717_627"   --->   Operation 3643 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3644 [1/1] (0.00ns)   --->   "%shl_ln717_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_146, i4 0"   --->   Operation 3644 'bitconcatenate' 'shl_ln717_144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln717_268 = zext i12 %shl_ln717_144"   --->   Operation 3645 'zext' 'zext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln717_269 = zext i9 %shl_ln717_145"   --->   Operation 3646 'zext' 'zext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3647 [1/1] (1.54ns)   --->   "%add_ln717_103 = add i13 %zext_ln717_268, i13 %zext_ln717_269"   --->   Operation 3647 'add' 'add_ln717_103' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3648 [1/1] (0.00ns)   --->   "%trunc_ln42_406 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_103, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3648 'partselect' 'trunc_ln42_406' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i9 %trunc_ln717_628"   --->   Operation 3649 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3650 [1/1] (0.00ns)   --->   "%zext_ln42_551 = zext i5 %mult_V_1300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3650 'zext' 'zext_ln42_551' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3651 [1/1] (0.00ns)   --->   "%zext_ln42_553 = zext i11 %trunc_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3651 'zext' 'zext_ln42_553' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3652 [1/1] (0.00ns)   --->   "%zext_ln42_557 = zext i10 %trunc_ln42_412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3652 'zext' 'zext_ln42_557' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i11 %trunc_ln717_633"   --->   Operation 3653 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i9 %trunc_ln717_634"   --->   Operation 3654 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i10 %trunc_ln717_635"   --->   Operation 3655 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln42_149 = sext i10 %trunc_ln717_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3656 'sext' 'sext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln42_562 = zext i9 %trunc_ln42_414" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3657 'zext' 'zext_ln42_562' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3658 [1/1] (0.00ns)   --->   "%zext_ln42_566 = zext i5 %mult_V_1354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3658 'zext' 'zext_ln42_566' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln42_150 = sext i9 %trunc_ln717_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3659 'sext' 'sext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln42_567 = zext i10 %sext_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3660 'zext' 'zext_ln42_567' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i10 %trunc_ln717_640"   --->   Operation 3661 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i10 %trunc_ln717_641"   --->   Operation 3662 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln42_151 = sext i8 %trunc_ln717_642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3663 'sext' 'sext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3664 [1/1] (0.00ns)   --->   "%zext_ln42_568 = zext i9 %mult_V_1364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3664 'zext' 'zext_ln42_568' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln42_570 = zext i10 %trunc_ln42_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3665 'zext' 'zext_ln42_570' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3666 [1/1] (0.00ns)   --->   "%zext_ln1171_563 = zext i8 %p_read_143"   --->   Operation 3666 'zext' 'zext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i10 %trunc_ln717_643"   --->   Operation 3667 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3668 [1/1] (0.00ns)   --->   "%zext_ln1171_565 = zext i10 %shl_ln1171_145"   --->   Operation 3668 'zext' 'zext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3669 [1/1] (1.41ns)   --->   "%sub_ln1171_351 = sub i11 0, i11 %zext_ln1171_565"   --->   Operation 3669 'sub' 'sub_ln1171_351' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3670 [1/1] (0.00ns)   --->   "%trunc_ln717_644 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_351, i32 3, i32 10"   --->   Operation 3670 'partselect' 'trunc_ln717_644' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3671 [1/1] (1.41ns)   --->   "%sub_ln717_143 = sub i11 %zext_ln1171_565, i11 %zext_ln1171_563"   --->   Operation 3671 'sub' 'sub_ln717_143' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3672 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_143, i32 3, i32 10"   --->   Operation 3672 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln42_153 = sext i9 %trunc_ln717_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3673 'sext' 'sext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3674 [1/1] (0.00ns)   --->   "%zext_ln42_574 = zext i10 %sext_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3674 'zext' 'zext_ln42_574' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln717_189 = sext i10 %trunc_ln717_647"   --->   Operation 3675 'sext' 'sext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln42_579 = zext i10 %trunc_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3676 'zext' 'zext_ln42_579' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i10 %trunc_ln717_649"   --->   Operation 3677 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3678 [1/1] (0.00ns)   --->   "%zext_ln42_582 = zext i10 %trunc_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3678 'zext' 'zext_ln42_582' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3679 [1/1] (0.00ns)   --->   "%zext_ln42_583 = zext i10 %trunc_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3679 'zext' 'zext_ln42_583' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3680 [1/1] (0.00ns)   --->   "%zext_ln1171_566 = zext i8 %p_read_142"   --->   Operation 3680 'zext' 'zext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3681 [1/1] (0.00ns)   --->   "%shl_ln1171_146 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_142, i5 0"   --->   Operation 3681 'bitconcatenate' 'shl_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3682 [1/1] (0.00ns)   --->   "%zext_ln1171_569 = zext i13 %shl_ln1171_146"   --->   Operation 3682 'zext' 'zext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3683 [1/1] (0.00ns)   --->   "%shl_ln1171_147 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_142, i1 0"   --->   Operation 3683 'bitconcatenate' 'shl_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3684 [1/1] (0.00ns)   --->   "%zext_ln1171_570 = zext i9 %shl_ln1171_147"   --->   Operation 3684 'zext' 'zext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3685 [1/1] (1.53ns)   --->   "%sub_ln1171_353 = sub i14 %zext_ln1171_570, i14 %zext_ln1171_569"   --->   Operation 3685 'sub' 'sub_ln1171_353' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3686 [1/1] (0.00ns)   --->   "%trunc_ln717_652 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_353, i32 3, i32 13"   --->   Operation 3686 'partselect' 'trunc_ln717_652' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln717_191 = sext i10 %trunc_ln717_653"   --->   Operation 3687 'sext' 'sext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3688 [1/1] (0.00ns)   --->   "%zext_ln42_584 = zext i5 %mult_V_1416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3688 'zext' 'zext_ln42_584' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3689 [1/1] (0.00ns)   --->   "%zext_ln1171_571 = zext i12 %shl_ln1171_148"   --->   Operation 3689 'zext' 'zext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i13 %sub_ln1171_354"   --->   Operation 3690 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3691 [1/1] (1.53ns)   --->   "%sub_ln1171_355 = sub i14 %sext_ln1171_87, i14 %zext_ln1171_566"   --->   Operation 3691 'sub' 'sub_ln1171_355' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3692 [1/1] (0.00ns)   --->   "%trunc_ln717_654 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_355, i32 3, i32 13"   --->   Operation 3692 'partselect' 'trunc_ln717_654' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3693 [1/1] (0.00ns)   --->   "%zext_ln42_585 = zext i10 %trunc_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3693 'zext' 'zext_ln42_585' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i10 %trunc_ln717_655"   --->   Operation 3694 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3695 [1/1] (0.00ns)   --->   "%shl_ln1171_149 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_142, i6 0"   --->   Operation 3695 'bitconcatenate' 'shl_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3696 [1/1] (0.00ns)   --->   "%zext_ln1171_573 = zext i14 %shl_ln1171_149"   --->   Operation 3696 'zext' 'zext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3697 [1/1] (1.52ns)   --->   "%sub_ln1171_357 = sub i15 %zext_ln1171_571, i15 %zext_ln1171_573"   --->   Operation 3697 'sub' 'sub_ln1171_357' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3698 [1/1] (0.00ns)   --->   "%trunc_ln717_656 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_357, i32 3, i32 14"   --->   Operation 3698 'partselect' 'trunc_ln717_656' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3699 [1/1] (0.00ns)   --->   "%shl_ln717_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_142, i3 0"   --->   Operation 3699 'bitconcatenate' 'shl_ln717_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3700 [1/1] (0.00ns)   --->   "%zext_ln717_292 = zext i11 %shl_ln717_155"   --->   Operation 3700 'zext' 'zext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3701 [1/1] (1.53ns)   --->   "%sub_ln717_149 = sub i13 %shl_ln1171_146, i13 %zext_ln717_292"   --->   Operation 3701 'sub' 'sub_ln717_149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3702 [1/1] (0.00ns)   --->   "%trunc_ln42_430 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_149, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3702 'partselect' 'trunc_ln42_430' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln42_588 = zext i6 %mult_V_1429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3703 'zext' 'zext_ln42_588' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln1171_576 = zext i8 %p_read_141"   --->   Operation 3704 'zext' 'zext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3705 [1/1] (0.00ns)   --->   "%shl_ln1171_151 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_141, i3 0"   --->   Operation 3705 'bitconcatenate' 'shl_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln1171_579 = zext i11 %shl_ln1171_151"   --->   Operation 3706 'zext' 'zext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3707 [1/1] (1.52ns)   --->   "%sub_ln1171_358 = sub i15 %zext_ln1171_578, i15 %zext_ln1171_579"   --->   Operation 3707 'sub' 'sub_ln1171_358' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3708 [1/1] (0.00ns)   --->   "%trunc_ln717_657 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_358, i32 3, i32 14"   --->   Operation 3708 'partselect' 'trunc_ln717_657' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln717_194 = sext i8 %trunc_ln717_658"   --->   Operation 3709 'sext' 'sext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i7 %trunc_ln717_659"   --->   Operation 3710 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3711 [1/1] (0.00ns)   --->   "%zext_ln42_591 = zext i10 %trunc_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3711 'zext' 'zext_ln42_591' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3712 [1/1] (0.00ns)   --->   "%zext_ln42_592 = zext i10 %trunc_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3712 'zext' 'zext_ln42_592' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3713 [1/1] (1.30ns)   --->   "%sub_ln1171_360 = sub i9 0, i9 %zext_ln1171_576"   --->   Operation 3713 'sub' 'sub_ln1171_360' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3714 [1/1] (0.00ns)   --->   "%trunc_ln717_660 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_360, i32 3, i32 8"   --->   Operation 3714 'partselect' 'trunc_ln717_660' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln717_195 = sext i6 %trunc_ln717_660"   --->   Operation 3715 'sext' 'sext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln42_157 = sext i8 %trunc_ln717_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3716 'sext' 'sext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3717 [1/1] (0.00ns)   --->   "%zext_ln42_595 = zext i10 %sext_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3717 'zext' 'zext_ln42_595' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3718 [1/1] (0.00ns)   --->   "%zext_ln717_293 = zext i11 %shl_ln1171_151"   --->   Operation 3718 'zext' 'zext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3719 [1/1] (1.48ns)   --->   "%sub_ln717_151 = sub i12 %zext_ln717_293, i12 %zext_ln1171_574"   --->   Operation 3719 'sub' 'sub_ln717_151' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3720 [1/1] (0.00ns)   --->   "%trunc_ln717_662 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_151, i32 3, i32 11"   --->   Operation 3720 'partselect' 'trunc_ln717_662' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln42_158 = sext i9 %trunc_ln717_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3721 'sext' 'sext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3722 [1/1] (0.00ns)   --->   "%zext_ln42_596 = zext i10 %sext_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3722 'zext' 'zext_ln42_596' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i11 %trunc_ln717_663"   --->   Operation 3723 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3724 [1/1] (0.00ns)   --->   "%sext_ln717_196 = sext i11 %trunc_ln717_664"   --->   Operation 3724 'sext' 'sext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3725 [1/1] (0.00ns)   --->   "%zext_ln42_597 = zext i6 %mult_V_1466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3725 'zext' 'zext_ln42_597' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i14 %sub_ln1171_364"   --->   Operation 3726 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3727 [1/1] (1.52ns)   --->   "%sub_ln1171_365 = sub i15 %sext_ln1171_89, i15 %zext_ln1171_579"   --->   Operation 3727 'sub' 'sub_ln1171_365' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3728 [1/1] (0.00ns)   --->   "%trunc_ln717_665 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_365, i32 3, i32 14"   --->   Operation 3728 'partselect' 'trunc_ln717_665' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3729 [1/1] (0.00ns)   --->   "%zext_ln42_599 = zext i10 %trunc_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3729 'zext' 'zext_ln42_599' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln42_600 = zext i8 %trunc_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3730 'zext' 'zext_ln42_600' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3731 [1/1] (0.00ns)   --->   "%zext_ln42_602 = zext i10 %trunc_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3731 'zext' 'zext_ln42_602' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln42_159 = sext i9 %trunc_ln717_669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3732 'sext' 'sext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i7 %trunc_ln717_670"   --->   Operation 3733 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln1171_593 = zext i8 %p_read_139"   --->   Operation 3734 'zext' 'zext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3735 [1/1] (0.00ns)   --->   "%zext_ln1171_595 = zext i8 %p_read_139"   --->   Operation 3735 'zext' 'zext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3736 [1/1] (0.00ns)   --->   "%shl_ln717_161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_139, i2 0"   --->   Operation 3736 'bitconcatenate' 'shl_ln717_161' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3737 [1/1] (0.00ns)   --->   "%zext_ln717_300 = zext i10 %shl_ln717_161"   --->   Operation 3737 'zext' 'zext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3738 [1/1] (1.41ns)   --->   "%sub_ln717_155 = sub i11 %zext_ln717_300, i11 %zext_ln1171_595"   --->   Operation 3738 'sub' 'sub_ln717_155' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln717_671 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_155, i32 3, i32 10"   --->   Operation 3739 'partselect' 'trunc_ln717_671' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln42_160 = sext i8 %trunc_ln717_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3740 'sext' 'sext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3741 [1/1] (0.00ns)   --->   "%zext_ln42_606 = zext i10 %sext_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3741 'zext' 'zext_ln42_606' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3742 [1/1] (1.41ns)   --->   "%sub_ln1171_501 = sub i11 %zext_ln1171_595, i11 %zext_ln717_300"   --->   Operation 3742 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3743 [1/1] (0.00ns)   --->   "%trunc_ln717_672 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_501, i32 3, i32 10"   --->   Operation 3743 'partselect' 'trunc_ln717_672' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i13 %sub_ln1171_368"   --->   Operation 3744 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3745 [1/1] (1.53ns)   --->   "%sub_ln1171_369 = sub i14 %sext_ln1171_90, i14 %zext_ln1171_593"   --->   Operation 3745 'sub' 'sub_ln1171_369' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3746 [1/1] (0.00ns)   --->   "%trunc_ln717_673 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_369, i32 3, i32 13"   --->   Operation 3746 'partselect' 'trunc_ln717_673' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3747 [1/1] (0.00ns)   --->   "%shl_ln717_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_139, i1 0"   --->   Operation 3747 'bitconcatenate' 'shl_ln717_163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln717_302 = zext i9 %shl_ln717_163"   --->   Operation 3748 'zext' 'zext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3749 [1/1] (1.48ns)   --->   "%add_ln717_114 = add i12 %zext_ln717_301, i12 %zext_ln717_302"   --->   Operation 3749 'add' 'add_ln717_114' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3750 [1/1] (0.00ns)   --->   "%trunc_ln42_445 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_114, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3750 'partselect' 'trunc_ln42_445' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3751 [1/1] (1.48ns)   --->   "%sub_ln717_156 = sub i12 %zext_ln717_301, i12 %zext_ln717_302"   --->   Operation 3751 'sub' 'sub_ln717_156' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3752 [1/1] (0.00ns)   --->   "%trunc_ln717_674 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_156, i32 3, i32 11"   --->   Operation 3752 'partselect' 'trunc_ln717_674' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln42_162 = sext i9 %trunc_ln717_674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3753 'sext' 'sext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln42_609 = zext i10 %sext_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3754 'zext' 'zext_ln42_609' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln717_199 = sext i10 %trunc_ln717_675"   --->   Operation 3755 'sext' 'sext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln42_611 = zext i5 %mult_V_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3756 'zext' 'zext_ln42_611' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3757 [1/1] (0.00ns)   --->   "%zext_ln1171_597 = zext i9 %shl_ln717_163"   --->   Operation 3757 'zext' 'zext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3758 [1/1] (1.36ns)   --->   "%sub_ln1171_373 = sub i10 0, i10 %zext_ln1171_597"   --->   Operation 3758 'sub' 'sub_ln1171_373' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3759 [1/1] (0.00ns)   --->   "%trunc_ln717_677 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_373, i32 3, i32 9"   --->   Operation 3759 'partselect' 'trunc_ln717_677' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3760 [1/1] (0.00ns)   --->   "%zext_ln1171_600 = zext i8 %p_read_138"   --->   Operation 3760 'zext' 'zext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln42_614 = zext i10 %trunc_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3761 'zext' 'zext_ln42_614' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln42_616 = zext i11 %trunc_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3762 'zext' 'zext_ln42_616' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i10 %trunc_ln717_683"   --->   Operation 3763 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i10 %trunc_ln717_684"   --->   Operation 3764 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3765 [1/1] (0.00ns)   --->   "%zext_ln42_618 = zext i10 %trunc_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3765 'zext' 'zext_ln42_618' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i13 %sub_ln1171_378"   --->   Operation 3766 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3767 [1/1] (0.00ns)   --->   "%shl_ln1171_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_138, i2 0"   --->   Operation 3767 'bitconcatenate' 'shl_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3768 [1/1] (0.00ns)   --->   "%zext_ln1171_606 = zext i10 %shl_ln1171_156"   --->   Operation 3768 'zext' 'zext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3769 [1/1] (1.53ns)   --->   "%sub_ln1171_379 = sub i14 %sext_ln1171_93, i14 %zext_ln1171_606"   --->   Operation 3769 'sub' 'sub_ln1171_379' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3770 [1/1] (0.00ns)   --->   "%trunc_ln717_686 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_379, i32 3, i32 13"   --->   Operation 3770 'partselect' 'trunc_ln717_686' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i11 %trunc_ln717_687"   --->   Operation 3771 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3772 [1/1] (0.00ns)   --->   "%zext_ln42_620 = zext i6 %mult_V_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3772 'zext' 'zext_ln42_620' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln717_204 = sext i10 %trunc_ln717_688"   --->   Operation 3773 'sext' 'sext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln42_624 = zext i10 %trunc_ln42_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3774 'zext' 'zext_ln42_624' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i9 %trunc_ln717_691"   --->   Operation 3775 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i6 %trunc_ln717_692"   --->   Operation 3776 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3777 [1/1] (0.00ns)   --->   "%zext_ln717_313 = zext i11 %shl_ln717_169"   --->   Operation 3777 'zext' 'zext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln717_207 = sext i11 %trunc_ln717_695"   --->   Operation 3778 'sext' 'sext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3779 [1/1] (0.00ns)   --->   "%zext_ln42_629 = zext i10 %trunc_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3779 'zext' 'zext_ln42_629' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3780 [1/1] (0.00ns)   --->   "%zext_ln717_314 = zext i5 %mult_V_1610"   --->   Operation 3780 'zext' 'zext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3781 [1/1] (0.00ns)   --->   "%zext_ln717_316 = zext i9 %mult_V_1630"   --->   Operation 3781 'zext' 'zext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3782 [1/1] (1.48ns)   --->   "%add_ln717_119 = add i12 %zext_ln717_313, i12 %zext_ln717_316"   --->   Operation 3782 'add' 'add_ln717_119' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3783 [1/1] (0.00ns)   --->   "%trunc_ln42_464 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_119, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3783 'partselect' 'trunc_ln42_464' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln42_631 = zext i9 %trunc_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3784 'zext' 'zext_ln42_631' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln42_633 = zext i9 %mult_V_1630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3785 'zext' 'zext_ln42_633' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3786 [1/1] (0.00ns)   --->   "%zext_ln1171_619 = zext i8 %p_read_135"   --->   Operation 3786 'zext' 'zext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3787 [1/1] (0.00ns)   --->   "%mult_V_1662 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_135, i2 0"   --->   Operation 3787 'bitconcatenate' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3788 [1/1] (0.00ns)   --->   "%zext_ln1171_625 = zext i10 %mult_V_1662"   --->   Operation 3788 'zext' 'zext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3789 [1/1] (1.54ns)   --->   "%sub_ln1171_389 = sub i13 %zext_ln1171_625, i13 %zext_ln1171_624"   --->   Operation 3789 'sub' 'sub_ln1171_389' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3790 [1/1] (0.00ns)   --->   "%trunc_ln717_698 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_389, i32 3, i32 12"   --->   Operation 3790 'partselect' 'trunc_ln717_698' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3791 [1/1] (0.00ns)   --->   "%zext_ln42_635 = zext i5 %mult_V_1635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3791 'zext' 'zext_ln42_635' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln717_211 = sext i10 %trunc_ln717_699"   --->   Operation 3792 'sext' 'sext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i11 %trunc_ln717_700"   --->   Operation 3793 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln717_317 = zext i10 %mult_V_1662"   --->   Operation 3794 'zext' 'zext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3795 [1/1] (1.41ns)   --->   "%add_ln717_120 = add i11 %zext_ln717_317, i11 %zext_ln1171_619"   --->   Operation 3795 'add' 'add_ln717_120' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3796 [1/1] (0.00ns)   --->   "%trunc_ln42_467 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_120, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3796 'partselect' 'trunc_ln42_467' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3797 [1/1] (0.00ns)   --->   "%zext_ln42_638 = zext i8 %trunc_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3797 'zext' 'zext_ln42_638' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3798 [1/1] (1.54ns)   --->   "%sub_ln717_165 = sub i13 %zext_ln1171_624, i13 %zext_ln1171_625"   --->   Operation 3798 'sub' 'sub_ln717_165' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3799 [1/1] (0.00ns)   --->   "%trunc_ln42_468 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_165, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3799 'partselect' 'trunc_ln42_468' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln42_640 = zext i10 %trunc_ln42_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3800 'zext' 'zext_ln42_640' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i6 %trunc_ln717_704"   --->   Operation 3801 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln717_216 = sext i6 %trunc_ln717_704"   --->   Operation 3802 'sext' 'sext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln42_172 = sext i9 %trunc_ln717_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3803 'sext' 'sext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln42_642 = zext i10 %sext_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3804 'zext' 'zext_ln42_642' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i13 %sub_ln1171_393"   --->   Operation 3805 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln1171_635 = zext i10 %tmp_24"   --->   Operation 3806 'zext' 'zext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3807 [1/1] (1.53ns)   --->   "%sub_ln1171_394 = sub i14 %sext_ln1171_96, i14 %zext_ln1171_635"   --->   Operation 3807 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3808 [1/1] (0.00ns)   --->   "%trunc_ln717_709 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_394, i32 3, i32 13"   --->   Operation 3808 'partselect' 'trunc_ln717_709' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln42_174 = sext i8 %trunc_ln717_710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3809 'sext' 'sext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln42_644 = zext i10 %sext_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3810 'zext' 'zext_ln42_644' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln42_646 = zext i10 %trunc_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3811 'zext' 'zext_ln42_646' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln42_647 = zext i10 %trunc_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3812 'zext' 'zext_ln42_647' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln42_175 = sext i8 %trunc_ln717_711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3813 'sext' 'sext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln42_649 = zext i10 %sext_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3814 'zext' 'zext_ln42_649' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln42_650 = zext i10 %sext_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3815 'zext' 'zext_ln42_650' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3816 [1/1] (0.00ns)   --->   "%zext_ln717_329 = zext i7 %mult_V_1705"   --->   Operation 3816 'zext' 'zext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln717_222 = sext i11 %trunc_ln717_715"   --->   Operation 3817 'sext' 'sext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln717_331 = zext i9 %mult_V_1713"   --->   Operation 3818 'zext' 'zext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln42_654 = zext i10 %trunc_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3819 'zext' 'zext_ln42_654' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln717_335 = zext i5 %mult_V_1729"   --->   Operation 3820 'zext' 'zext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln717_336 = zext i8 %mult_V_1731"   --->   Operation 3821 'zext' 'zext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln42_178 = sext i9 %trunc_ln717_719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3822 'sext' 'sext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln42_658 = zext i10 %sext_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3823 'zext' 'zext_ln42_658' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3824 [1/1] (0.00ns)   --->   "%zext_ln42_659 = zext i10 %trunc_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3824 'zext' 'zext_ln42_659' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln42_662 = zext i10 %trunc_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3825 'zext' 'zext_ln42_662' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3826 [1/1] (0.00ns)   --->   "%zext_ln42_667 = zext i10 %trunc_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3826 'zext' 'zext_ln42_667' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3827 [1/1] (0.00ns)   --->   "%zext_ln42_668 = zext i11 %trunc_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3827 'zext' 'zext_ln42_668' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3828 [1/1] (0.00ns)   --->   "%zext_ln1171_649 = zext i9 %shl_ln1171_165"   --->   Operation 3828 'zext' 'zext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i11 %trunc_ln717_726"   --->   Operation 3829 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i12 %sub_ln1171_407"   --->   Operation 3830 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3831 [1/1] (1.54ns)   --->   "%sub_ln1171_408 = sub i13 %sext_ln1171_99, i13 %zext_ln1171_649"   --->   Operation 3831 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3832 [1/1] (0.00ns)   --->   "%trunc_ln717_728 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_408, i32 3, i32 12"   --->   Operation 3832 'partselect' 'trunc_ln717_728' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3833 [1/1] (0.00ns)   --->   "%zext_ln1171_652 = zext i8 %p_read_130"   --->   Operation 3833 'zext' 'zext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln1171_654 = zext i8 %p_read_130"   --->   Operation 3834 'zext' 'zext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln717_226 = sext i6 %trunc_ln717_729"   --->   Operation 3835 'sext' 'sext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3836 [1/1] (0.00ns)   --->   "%shl_ln717_184 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_130, i3 0"   --->   Operation 3836 'bitconcatenate' 'shl_ln717_184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln717_341 = zext i11 %shl_ln717_184"   --->   Operation 3837 'zext' 'zext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3838 [1/1] (0.00ns)   --->   "%mult_V_1814 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_130, i1 0"   --->   Operation 3838 'bitconcatenate' 'mult_V_1814' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln717_342 = zext i9 %mult_V_1814"   --->   Operation 3839 'zext' 'zext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3840 [1/1] (1.48ns)   --->   "%sub_ln717_178 = sub i12 %zext_ln717_341, i12 %zext_ln717_342"   --->   Operation 3840 'sub' 'sub_ln717_178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3841 [1/1] (0.00ns)   --->   "%trunc_ln717_730 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_178, i32 3, i32 11"   --->   Operation 3841 'partselect' 'trunc_ln717_730' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln42_673 = zext i7 %mult_V_1795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3842 'zext' 'zext_ln42_673' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3843 [1/1] (0.00ns)   --->   "%shl_ln1171_166 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_130, i5 0"   --->   Operation 3843 'bitconcatenate' 'shl_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3844 [1/1] (0.00ns)   --->   "%zext_ln1171_657 = zext i13 %shl_ln1171_166"   --->   Operation 3844 'zext' 'zext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln1171_659 = zext i10 %shl_ln1171_167"   --->   Operation 3845 'zext' 'zext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3846 [1/1] (1.53ns)   --->   "%add_ln1171_35 = add i14 %zext_ln1171_657, i14 %zext_ln1171_659"   --->   Operation 3846 'add' 'add_ln1171_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3847 [1/1] (0.00ns)   --->   "%trunc_ln42_493 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_35, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3847 'partselect' 'trunc_ln42_493' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i13 %sub_ln1171_410"   --->   Operation 3848 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3849 [1/1] (0.00ns)   --->   "%zext_ln1171_661 = zext i9 %mult_V_1814"   --->   Operation 3849 'zext' 'zext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln1171_662 = zext i9 %mult_V_1814"   --->   Operation 3850 'zext' 'zext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3851 [1/1] (1.53ns)   --->   "%sub_ln1171_411 = sub i14 %sext_ln1171_100, i14 %zext_ln1171_662"   --->   Operation 3851 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3852 [1/1] (0.00ns)   --->   "%trunc_ln717_731 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_411, i32 3, i32 13"   --->   Operation 3852 'partselect' 'trunc_ln717_731' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3853 [1/1] (1.48ns)   --->   "%add_ln717_128 = add i12 %zext_ln717_341, i12 %zext_ln1171_654"   --->   Operation 3853 'add' 'add_ln717_128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3854 [1/1] (0.00ns)   --->   "%trunc_ln42_495 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_128, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3854 'partselect' 'trunc_ln42_495' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3855 [1/1] (0.00ns)   --->   "%zext_ln42_677 = zext i9 %trunc_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3855 'zext' 'zext_ln42_677' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln42_183 = sext i10 %trunc_ln717_732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3856 'sext' 'sext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3857 [1/1] (1.36ns)   --->   "%sub_ln1171_413 = sub i10 0, i10 %zext_ln1171_661"   --->   Operation 3857 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3858 [1/1] (0.00ns)   --->   "%trunc_ln717_734 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_413, i32 3, i32 9"   --->   Operation 3858 'partselect' 'trunc_ln717_734' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i7 %trunc_ln717_734"   --->   Operation 3859 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3860 [1/1] (1.48ns)   --->   "%sub_ln1171_414 = sub i12 0, i12 %zext_ln717_341"   --->   Operation 3860 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3861 [1/1] (0.00ns)   --->   "%trunc_ln717_735 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_414, i32 3, i32 11"   --->   Operation 3861 'partselect' 'trunc_ln717_735' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln42_184 = sext i8 %trunc_ln717_736" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3862 'sext' 'sext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3863 [1/1] (0.00ns)   --->   "%zext_ln42_678 = zext i10 %sext_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3863 'zext' 'zext_ln42_678' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3864 [1/1] (1.53ns)   --->   "%sub_ln1171_415 = sub i14 %sext_ln1171_100, i14 %zext_ln1171_652"   --->   Operation 3864 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3865 [1/1] (0.00ns)   --->   "%trunc_ln717_737 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_415, i32 3, i32 13"   --->   Operation 3865 'partselect' 'trunc_ln717_737' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln717_230 = sext i9 %trunc_ln717_738"   --->   Operation 3866 'sext' 'sext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln717_93 = sext i12 %sub_ln1171_416"   --->   Operation 3867 'sext' 'sext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i9 %trunc_ln717_739"   --->   Operation 3868 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i11 %trunc_ln717_740"   --->   Operation 3869 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i10 %trunc_ln717_741"   --->   Operation 3870 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3871 [1/1] (1.54ns)   --->   "%sub_ln1171_419 = sub i13 %sext_ln717_93, i13 %zext_ln1171_664"   --->   Operation 3871 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3872 [1/1] (0.00ns)   --->   "%trunc_ln717_742 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_419, i32 3, i32 12"   --->   Operation 3872 'partselect' 'trunc_ln717_742' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3873 [1/1] (0.00ns)   --->   "%zext_ln42_684 = zext i9 %trunc_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3873 'zext' 'zext_ln42_684' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i6 %trunc_ln717_743"   --->   Operation 3874 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3875 [1/1] (0.00ns)   --->   "%zext_ln42_686 = zext i5 %mult_V_1851" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3875 'zext' 'zext_ln42_686' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln42_687 = zext i10 %trunc_ln42_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3876 'zext' 'zext_ln42_687' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln42_689 = zext i7 %mult_V_1854" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3877 'zext' 'zext_ln42_689' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i9 %trunc_ln717_745"   --->   Operation 3878 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i9 %trunc_ln717_745"   --->   Operation 3879 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln42_693 = zext i10 %trunc_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3880 'zext' 'zext_ln42_693' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i10 %trunc_ln717_751"   --->   Operation 3881 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3882 [1/1] (0.00ns)   --->   "%zext_ln1171_682 = zext i8 %p_read_127"   --->   Operation 3882 'zext' 'zext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3883 [1/1] (0.00ns)   --->   "%shl_ln1171_175 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_127, i3 0"   --->   Operation 3883 'bitconcatenate' 'shl_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln1171_687 = zext i11 %shl_ln1171_175"   --->   Operation 3884 'zext' 'zext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3885 [1/1] (1.48ns)   --->   "%sub_ln1171_427 = sub i12 0, i12 %zext_ln1171_687"   --->   Operation 3885 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3886 [1/1] (0.00ns)   --->   "%trunc_ln717_754 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_427, i32 3, i32 11"   --->   Operation 3886 'partselect' 'trunc_ln717_754' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i9 %trunc_ln717_754"   --->   Operation 3887 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i11 %trunc_ln717_755"   --->   Operation 3888 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3889 [1/1] (0.00ns)   --->   "%zext_ln42_697 = zext i10 %trunc_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3889 'zext' 'zext_ln42_697' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3890 [1/1] (1.48ns)   --->   "%add_ln717_131 = add i12 %zext_ln1171_687, i12 %zext_ln1171_682"   --->   Operation 3890 'add' 'add_ln717_131' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3891 [1/1] (0.00ns)   --->   "%trunc_ln42_513 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_131, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3891 'partselect' 'trunc_ln42_513' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3892 [1/1] (0.00ns)   --->   "%zext_ln42_698 = zext i9 %trunc_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3892 'zext' 'zext_ln42_698' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3893 [1/1] (0.00ns)   --->   "%mult_V_1905 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_127, i1 0"   --->   Operation 3893 'bitconcatenate' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3894 [1/1] (0.00ns)   --->   "%zext_ln717_348 = zext i9 %mult_V_1905"   --->   Operation 3894 'zext' 'zext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3895 [1/1] (1.48ns)   --->   "%add_ln717_132 = add i12 %zext_ln1171_687, i12 %zext_ln717_348"   --->   Operation 3895 'add' 'add_ln717_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3896 [1/1] (0.00ns)   --->   "%trunc_ln42_514 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_132, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3896 'partselect' 'trunc_ln42_514' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3897 [1/1] (0.00ns)   --->   "%zext_ln42_699 = zext i9 %trunc_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3897 'zext' 'zext_ln42_699' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln717_237 = sext i8 %trunc_ln717_759"   --->   Operation 3898 'sext' 'sext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln717_238 = sext i7 %trunc_ln717_761"   --->   Operation 3899 'sext' 'sext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln717_354 = zext i8 %mult_V_1937"   --->   Operation 3900 'zext' 'zext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln42_191 = sext i9 %trunc_ln717_765" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3901 'sext' 'sext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3902 [1/1] (0.00ns)   --->   "%zext_ln42_707 = zext i10 %sext_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3902 'zext' 'zext_ln42_707' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3903 [1/1] (0.00ns)   --->   "%zext_ln42_708 = zext i5 %mult_V_1942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3903 'zext' 'zext_ln42_708' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln1171_694 = zext i8 %p_read_125"   --->   Operation 3904 'zext' 'zext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3905 [1/1] (0.00ns)   --->   "%mult_V_1953 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_125, i1 0"   --->   Operation 3905 'bitconcatenate' 'mult_V_1953' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3906 [1/1] (0.00ns)   --->   "%zext_ln717_358 = zext i9 %mult_V_1953"   --->   Operation 3906 'zext' 'zext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3907 [1/1] (0.00ns)   --->   "%shl_ln1171_182 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_125, i3 0"   --->   Operation 3907 'bitconcatenate' 'shl_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln1171_701 = zext i11 %shl_ln1171_182"   --->   Operation 3908 'zext' 'zext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3909 [1/1] (1.48ns)   --->   "%sub_ln1171_437 = sub i12 0, i12 %zext_ln1171_701"   --->   Operation 3909 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3910 [1/1] (1.54ns)   --->   "%sub_ln1171_439 = sub i13 0, i13 %zext_ln1171_697"   --->   Operation 3910 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3911 [1/1] (1.48ns)   --->   "%add_ln717_135 = add i12 %zext_ln1171_701, i12 %zext_ln717_358"   --->   Operation 3911 'add' 'add_ln717_135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3912 [1/1] (0.00ns)   --->   "%trunc_ln42_522 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_135, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3912 'partselect' 'trunc_ln42_522' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3913 [1/1] (0.00ns)   --->   "%zext_ln42_716 = zext i9 %trunc_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3913 'zext' 'zext_ln42_716' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3914 [1/1] (1.48ns)   --->   "%sub_ln1171_441 = sub i12 %zext_ln717_358, i12 %zext_ln1171_701"   --->   Operation 3914 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3915 [1/1] (0.00ns)   --->   "%trunc_ln717_772 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_441, i32 3, i32 11"   --->   Operation 3915 'partselect' 'trunc_ln717_772' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln717_244 = sext i9 %trunc_ln717_772"   --->   Operation 3916 'sext' 'sext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3917 [1/1] (1.48ns)   --->   "%sub_ln717_189 = sub i12 %zext_ln1171_701, i12 %zext_ln1171_695"   --->   Operation 3917 'sub' 'sub_ln717_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3918 [1/1] (0.00ns)   --->   "%trunc_ln717_773 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_189, i32 3, i32 11"   --->   Operation 3918 'partselect' 'trunc_ln717_773' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3919 [1/1] (1.30ns)   --->   "%sub_ln1171_444 = sub i9 0, i9 %zext_ln1171_694"   --->   Operation 3919 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3920 [1/1] (0.00ns)   --->   "%trunc_ln717_775 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_444, i32 3, i32 8"   --->   Operation 3920 'partselect' 'trunc_ln717_775' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i6 %trunc_ln717_775"   --->   Operation 3921 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3922 [1/1] (1.48ns)   --->   "%sub_ln717_191 = sub i12 %zext_ln1171_701, i12 %zext_ln717_358"   --->   Operation 3922 'sub' 'sub_ln717_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3923 [1/1] (0.00ns)   --->   "%trunc_ln717_778 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_191, i32 3, i32 11"   --->   Operation 3923 'partselect' 'trunc_ln717_778' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln42_197 = sext i9 %trunc_ln717_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3924 'sext' 'sext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3925 [1/1] (0.00ns)   --->   "%zext_ln42_725 = zext i10 %sext_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3925 'zext' 'zext_ln42_725' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln42_727 = zext i8 %trunc_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3926 'zext' 'zext_ln42_727' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln717_248 = sext i9 %trunc_ln717_785"   --->   Operation 3927 'sext' 'sext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln1171_712 = zext i8 %p_read_123"   --->   Operation 3928 'zext' 'zext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3929 [1/1] (0.00ns)   --->   "%shl_ln717_192 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_123, i2 0"   --->   Operation 3929 'bitconcatenate' 'shl_ln717_192' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3930 [1/1] (0.00ns)   --->   "%zext_ln717_363 = zext i10 %shl_ln717_192"   --->   Operation 3930 'zext' 'zext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3931 [1/1] (1.41ns)   --->   "%sub_ln717_194 = sub i11 %zext_ln717_363, i11 %zext_ln1171_712"   --->   Operation 3931 'sub' 'sub_ln717_194' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3932 [1/1] (0.00ns)   --->   "%trunc_ln717_788 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_194, i32 3, i32 10"   --->   Operation 3932 'partselect' 'trunc_ln717_788' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln42_199 = sext i8 %trunc_ln717_788" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3933 'sext' 'sext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3934 [1/1] (0.00ns)   --->   "%zext_ln42_731 = zext i10 %sext_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3934 'zext' 'zext_ln42_731' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3935 [1/1] (1.41ns)   --->   "%sub_ln1171_510 = sub i11 %zext_ln1171_712, i11 %zext_ln717_363"   --->   Operation 3935 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3936 [1/1] (0.00ns)   --->   "%trunc_ln717_790 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_510, i32 3, i32 10"   --->   Operation 3936 'partselect' 'trunc_ln717_790' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i10 %trunc_ln717_791"   --->   Operation 3937 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3938 [1/1] (0.00ns)   --->   "%shl_ln717_193 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_123, i4 0"   --->   Operation 3938 'bitconcatenate' 'shl_ln717_193' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln717_364 = zext i12 %shl_ln717_193"   --->   Operation 3939 'zext' 'zext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3940 [1/1] (1.54ns)   --->   "%sub_ln717_195 = sub i13 %zext_ln717_364, i13 %zext_ln1171_710"   --->   Operation 3940 'sub' 'sub_ln717_195' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3941 [1/1] (0.00ns)   --->   "%trunc_ln42_530 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_195, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3941 'partselect' 'trunc_ln42_530' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3942 [1/1] (1.48ns)   --->   "%add_ln717_137 = add i12 %zext_ln1171_713, i12 %zext_ln1171_709"   --->   Operation 3942 'add' 'add_ln717_137' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3943 [1/1] (0.00ns)   --->   "%trunc_ln42_531 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_137, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3943 'partselect' 'trunc_ln42_531' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3944 [1/1] (0.00ns)   --->   "%mult_V_2036 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_123, i1 0"   --->   Operation 3944 'bitconcatenate' 'mult_V_2036' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln717_365 = zext i9 %mult_V_2036"   --->   Operation 3945 'zext' 'zext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3946 [1/1] (1.48ns)   --->   "%sub_ln717_196 = sub i12 %zext_ln1171_713, i12 %zext_ln717_365"   --->   Operation 3946 'sub' 'sub_ln717_196' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3947 [1/1] (0.00ns)   --->   "%trunc_ln717_792 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_196, i32 3, i32 11"   --->   Operation 3947 'partselect' 'trunc_ln717_792' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3948 [1/1] (1.48ns)   --->   "%sub_ln1171_453 = sub i12 %zext_ln717_365, i12 %zext_ln1171_713"   --->   Operation 3948 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3949 [1/1] (0.00ns)   --->   "%trunc_ln717_793 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_453, i32 3, i32 11"   --->   Operation 3949 'partselect' 'trunc_ln717_793' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln717_251 = sext i9 %trunc_ln717_793"   --->   Operation 3950 'sext' 'sext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3951 [1/1] (1.54ns)   --->   "%sub_ln1171_454 = sub i13 0, i13 %zext_ln717_364"   --->   Operation 3951 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3952 [1/1] (0.00ns)   --->   "%zext_ln42_736 = zext i9 %mult_V_2036" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3952 'zext' 'zext_ln42_736' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3953 [1/1] (1.41ns)   --->   "%sub_ln1171_456 = sub i11 0, i11 %zext_ln717_363"   --->   Operation 3953 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i11 %sub_ln1171_456"   --->   Operation 3954 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3955 [1/1] (1.48ns)   --->   "%sub_ln1171_457 = sub i12 %sext_ln1171_109, i12 %zext_ln1171_709"   --->   Operation 3955 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3956 [1/1] (0.00ns)   --->   "%trunc_ln717_795 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_457, i32 3, i32 11"   --->   Operation 3956 'partselect' 'trunc_ln717_795' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3957 [1/1] (1.48ns)   --->   "%add_ln717_138 = add i12 %zext_ln1171_713, i12 %zext_ln717_365"   --->   Operation 3957 'add' 'add_ln717_138' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3958 [1/1] (0.00ns)   --->   "%trunc_ln42_533 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_138, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3958 'partselect' 'trunc_ln42_533' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3959 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %tmp_s"   --->   Operation 3959 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln712_227 = sext i7 %or_ln"   --->   Operation 3960 'sext' 'sext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %sext_ln712_227"   --->   Operation 3961 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3962 [1/1] (0.00ns)   --->   "%or_ln712_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %tmp_s"   --->   Operation 3962 'bitconcatenate' 'or_ln712_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln712_229 = sext i6 %or_ln712_2"   --->   Operation 3963 'sext' 'sext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln712_231 = sext i12 %add_ln712_584"   --->   Operation 3964 'sext' 'sext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln712_234 = sext i12 %add_ln712_586"   --->   Operation 3965 'sext' 'sext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3966 [1/1] (1.54ns)   --->   "%add_ln712_587 = add i13 %sext_ln712_234, i13 %sext_ln712_231"   --->   Operation 3966 'add' 'add_ln712_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3967 [1/1] (1.48ns)   --->   "%add_ln712_589 = add i12 %sext_ln717_89, i12 %sext_ln717_159"   --->   Operation 3967 'add' 'add_ln712_589' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_592 = add i12 %sext_ln1171_323, i12 %zext_ln1171_393"   --->   Operation 3968 'add' 'add_ln712_592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3969 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_593 = add i12 %add_ln712_592, i12 %sext_ln1171_313"   --->   Operation 3969 'add' 'add_ln712_593' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3970 [1/1] (0.00ns)   --->   "%zext_ln712_215 = zext i11 %add_ln712_596"   --->   Operation 3970 'zext' 'zext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln712_217 = zext i12 %add_ln712_598"   --->   Operation 3971 'zext' 'zext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3972 [1/1] (1.54ns)   --->   "%add_ln712_599 = add i13 %zext_ln712_217, i13 %zext_ln712_215"   --->   Operation 3972 'add' 'add_ln712_599' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3973 [1/1] (1.54ns)   --->   "%add_ln712_606 = add i13 %sext_ln712_229, i13 %sext_ln717_78"   --->   Operation 3973 'add' 'add_ln712_606' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3974 [1/1] (1.54ns)   --->   "%add_ln712_607 = add i13 %sext_ln42_89, i13 %sext_ln1171_186"   --->   Operation 3974 'add' 'add_ln712_607' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3975 [1/1] (1.48ns)   --->   "%add_ln712_616 = add i12 %sext_ln717_196, i12 %sext_ln1171_308"   --->   Operation 3975 'add' 'add_ln712_616' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3976 [1/1] (1.31ns)   --->   "%add_ln712_617 = add i8 %sext_ln1171_311, i8 %sext_ln717_233"   --->   Operation 3976 'add' 'add_ln712_617' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_621 = add i12 %sext_ln717_237, i12 %zext_ln1171_298"   --->   Operation 3977 'add' 'add_ln712_621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3978 [1/1] (0.00ns)   --->   "%zext_ln712_220 = zext i7 %add_ln712_622"   --->   Operation 3978 'zext' 'zext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3979 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_623 = add i12 %zext_ln712_220, i12 %add_ln712_621"   --->   Operation 3979 'add' 'add_ln712_623' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_651 = add i11 %zext_ln42_480, i11 %zext_ln42_495"   --->   Operation 3980 'add' 'add_ln712_651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3981 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_652 = add i11 %add_ln712_651, i11 %zext_ln42_408"   --->   Operation 3981 'add' 'add_ln712_652' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3982 [1/1] (1.30ns)   --->   "%add_ln712_656 = add i9 %zext_ln1171_525, i9 %zext_ln1171_591"   --->   Operation 3982 'add' 'add_ln712_656' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3983 [1/1] (0.00ns)   --->   "%zext_ln712_238 = zext i9 %add_ln712_656"   --->   Operation 3983 'zext' 'zext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3984 [1/1] (1.36ns)   --->   "%add_ln712_657 = add i10 %zext_ln712_238, i10 %zext_ln1171_517"   --->   Operation 3984 'add' 'add_ln712_657' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3985 [1/1] (1.54ns)   --->   "%add_ln712_661 = add i13 %sext_ln717_72, i13 %sext_ln42_76"   --->   Operation 3985 'add' 'add_ln712_661' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3986 [1/1] (0.00ns)   --->   "%sext_ln712_275 = sext i12 %add_ln712_665"   --->   Operation 3986 'sext' 'sext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln712_276 = sext i12 %add_ln712_667"   --->   Operation 3987 'sext' 'sext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3988 [1/1] (1.54ns)   --->   "%add_ln712_668 = add i13 %sext_ln712_276, i13 %sext_ln712_275"   --->   Operation 3988 'add' 'add_ln712_668' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_671 = add i11 %sext_ln42_151, i11 %sext_ln717_190"   --->   Operation 3989 'add' 'add_ln712_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3990 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_672 = add i11 %add_ln712_671, i11 %sext_ln717_181"   --->   Operation 3990 'add' 'add_ln712_672' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_674 = add i11 %sext_ln42_183, i11 %sext_ln1171_317"   --->   Operation 3991 'add' 'add_ln712_674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3992 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_675 = add i11 %add_ln712_674, i11 %sext_ln1171_300"   --->   Operation 3992 'add' 'add_ln712_675' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3993 [1/1] (1.41ns)   --->   "%add_ln712_676 = add i11 %zext_ln42_257, i11 %zext_ln42_270"   --->   Operation 3993 'add' 'add_ln712_676' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3994 [1/1] (0.00ns)   --->   "%zext_ln712_243 = zext i11 %add_ln712_681"   --->   Operation 3994 'zext' 'zext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3995 [1/1] (0.00ns)   --->   "%zext_ln712_244 = zext i11 %add_ln712_682"   --->   Operation 3995 'zext' 'zext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 3996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_683 = add i12 %zext_ln712_244, i12 %zext_ln42_324"   --->   Operation 3996 'add' 'add_ln712_683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3997 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_684 = add i12 %add_ln712_683, i12 %zext_ln712_243"   --->   Operation 3997 'add' 'add_ln712_684' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_687 = add i12 %zext_ln42_483, i12 %zext_ln42_515"   --->   Operation 3998 'add' 'add_ln712_687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3999 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_688 = add i12 %add_ln712_687, i12 %zext_ln42_413"   --->   Operation 3999 'add' 'add_ln712_688' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4000 [1/1] (1.36ns)   --->   "%add_ln712_692 = add i9 %zext_ln42_638, i9 %mult_V_1713"   --->   Operation 4000 'add' 'add_ln712_692' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4001 [1/1] (1.48ns)   --->   "%add_ln712_703 = add i12 %sext_ln717_77, i12 %sext_ln1171_190"   --->   Operation 4001 'add' 'add_ln712_703' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4002 [1/1] (1.41ns)   --->   "%add_ln712_704 = add i11 %sext_ln1171_206, i11 %sext_ln1171_248"   --->   Operation 4002 'add' 'add_ln712_704' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4003 [1/1] (1.48ns)   --->   "%add_ln712_706 = add i12 %sext_ln1171_250, i12 %sext_ln1171_257"   --->   Operation 4003 'add' 'add_ln712_706' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4004 [1/1] (1.41ns)   --->   "%add_ln712_729 = add i11 %zext_ln42_595, i11 %zext_ln42_609"   --->   Operation 4004 'add' 'add_ln712_729' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4005 [1/1] (1.30ns)   --->   "%add_ln712_732 = add i9 %zext_ln1171_600, i9 96"   --->   Operation 4005 'add' 'add_ln712_732' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4006 [1/1] (0.00ns)   --->   "%zext_ln712_273 = zext i9 %add_ln712_732"   --->   Operation 4006 'zext' 'zext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4007 [1/1] (1.36ns)   --->   "%add_ln712_733 = add i10 %zext_ln712_273, i10 %zext_ln42_699"   --->   Operation 4007 'add' 'add_ln712_733' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4008 [1/1] (1.41ns)   --->   "%add_ln712_746 = add i11 %zext_ln42_533, i11 %zext_ln42_583"   --->   Operation 4008 'add' 'add_ln712_746' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4009 [1/1] (1.41ns)   --->   "%add_ln712_748 = add i11 %zext_ln42_588, i11 %zext_ln42_640"   --->   Operation 4009 'add' 'add_ln712_748' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4010 [1/1] (0.00ns)   --->   "%zext_ln712_283 = zext i11 %add_ln712_757"   --->   Operation 4010 'zext' 'zext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4011 [1/1] (1.48ns)   --->   "%add_ln712_758 = add i12 %zext_ln712_283, i12 %zext_ln42_342"   --->   Operation 4011 'add' 'add_ln712_758' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln712_288 = zext i11 %add_ln712_766"   --->   Operation 4012 'zext' 'zext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln712_289 = zext i9 %add_ln712_767"   --->   Operation 4013 'zext' 'zext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4014 [1/1] (1.36ns)   --->   "%add_ln712_768 = add i10 %zext_ln712_289, i10 928"   --->   Operation 4014 'add' 'add_ln712_768' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln712_232 = sext i10 %add_ln712_768"   --->   Operation 4015 'sext' 'sext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4016 [1/1] (1.48ns)   --->   "%add_ln712_769 = add i12 %sext_ln712_232, i12 %zext_ln712_288"   --->   Operation 4016 'add' 'add_ln712_769' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln712_314 = sext i12 %add_ln712_773"   --->   Operation 4017 'sext' 'sext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln712_315 = sext i12 %add_ln712_775"   --->   Operation 4018 'sext' 'sext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_776 = add i14 %sext_ln712_315, i14 %add_ln712_774"   --->   Operation 4019 'add' 'add_ln712_776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4020 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_777 = add i14 %add_ln712_776, i14 %sext_ln712_314"   --->   Operation 4020 'add' 'add_ln712_777' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln712_318 = sext i10 %add_ln712_780"   --->   Operation 4021 'sext' 'sext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln712_319 = sext i12 %add_ln712_781"   --->   Operation 4022 'sext' 'sext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4023 [1/1] (1.54ns)   --->   "%add_ln712_782 = add i13 %sext_ln712_319, i13 %sext_ln712_318"   --->   Operation 4023 'add' 'add_ln712_782' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln712_323 = sext i11 %add_ln712_785"   --->   Operation 4024 'sext' 'sext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4025 [1/1] (1.48ns)   --->   "%add_ln712_786 = add i12 %sext_ln712_323, i12 %sext_ln717_156"   --->   Operation 4025 'add' 'add_ln712_786' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4026 [1/1] (0.00ns)   --->   "%zext_ln712_291 = zext i11 %add_ln712_801"   --->   Operation 4026 'zext' 'zext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln712_294 = zext i11 %add_ln712_804"   --->   Operation 4027 'zext' 'zext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4028 [1/1] (1.48ns)   --->   "%add_ln712_805 = add i12 %zext_ln712_294, i12 %zext_ln712_291"   --->   Operation 4028 'add' 'add_ln712_805' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4029 [1/1] (0.00ns)   --->   "%zext_ln712_296 = zext i11 %add_ln712_807"   --->   Operation 4029 'zext' 'zext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln712_298 = zext i11 %add_ln712_810"   --->   Operation 4030 'zext' 'zext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4031 [1/1] (1.48ns)   --->   "%add_ln712_811 = add i12 %zext_ln712_298, i12 %zext_ln712_296"   --->   Operation 4031 'add' 'add_ln712_811' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4032 [1/1] (1.54ns)   --->   "%add_ln712_831 = add i13 %sext_ln1171_240, i13 %sext_ln1171_267"   --->   Operation 4032 'add' 'add_ln712_831' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4033 [1/1] (1.41ns)   --->   "%add_ln712_834 = add i11 %sext_ln1171_284, i11 %sext_ln717_194"   --->   Operation 4033 'add' 'add_ln712_834' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4034 [1/1] (0.00ns)   --->   "%sext_ln712_343 = sext i11 %add_ln712_834"   --->   Operation 4034 'sext' 'sext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4035 [1/1] (1.41ns)   --->   "%add_ln712_835 = add i11 %sext_ln717_204, i11 %sext_ln1171_317"   --->   Operation 4035 'add' 'add_ln712_835' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln712_344 = sext i11 %add_ln712_835"   --->   Operation 4036 'sext' 'sext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4037 [1/1] (1.48ns)   --->   "%add_ln712_836 = add i12 %sext_ln712_344, i12 %sext_ln712_343"   --->   Operation 4037 'add' 'add_ln712_836' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4038 [1/1] (0.00ns)   --->   "%zext_ln712_311 = zext i11 %add_ln712_842"   --->   Operation 4038 'zext' 'zext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_843 = add i12 %zext_ln712_311, i12 %zext_ln42_306"   --->   Operation 4039 'add' 'add_ln712_843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4040 [1/1] (0.00ns)   --->   "%zext_ln712_313 = zext i10 %add_ln712_846"   --->   Operation 4040 'zext' 'zext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4041 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_847 = add i12 %zext_ln712_313, i12 %add_ln712_843"   --->   Operation 4041 'add' 'add_ln712_847' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4042 [1/1] (1.48ns)   --->   "%add_ln712_852 = add i11 %zext_ln42_731, i11 864"   --->   Operation 4042 'add' 'add_ln712_852' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln712_349 = sext i10 %add_ln712_859"   --->   Operation 4043 'sext' 'sext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln712_351 = sext i8 %add_ln712_862"   --->   Operation 4044 'sext' 'sext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_863 = add i12 %sext_ln712_351, i12 %add_ln712_860"   --->   Operation 4045 'add' 'add_ln712_863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4046 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_864 = add i12 %add_ln712_863, i12 %sext_ln712_349"   --->   Operation 4046 'add' 'add_ln712_864' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_866 = add i10 %sext_ln717_226, i10 %sext_ln717_230"   --->   Operation 4047 'add' 'add_ln712_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4048 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_867 = add i10 %add_ln712_866, i10 %sext_ln717_216"   --->   Operation 4048 'add' 'add_ln712_867' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4049 [1/1] (0.00ns)   --->   "%zext_ln712_323 = zext i12 %add_ln712_877"   --->   Operation 4049 'zext' 'zext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4050 [1/1] (0.00ns)   --->   "%zext_ln712_326 = zext i12 %add_ln712_881"   --->   Operation 4050 'zext' 'zext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4051 [1/1] (1.54ns)   --->   "%add_ln712_882 = add i13 %zext_ln712_326, i13 %zext_ln712_323"   --->   Operation 4051 'add' 'add_ln712_882' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4052 [1/1] (1.41ns)   --->   "%add_ln712_887 = add i10 %zext_ln42_562, i10 %trunc_ln42_453"   --->   Operation 4052 'add' 'add_ln712_887' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln712_266 = sext i11 %add_ln712_888"   --->   Operation 4053 'sext' 'sext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4054 [1/1] (1.48ns)   --->   "%add_ln712_889 = add i12 %sext_ln712_266, i12 %zext_ln42_650"   --->   Operation 4054 'add' 'add_ln712_889' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_895 = add i14 %add_ln712_894, i14 %zext_ln712"   --->   Operation 4055 'add' 'add_ln712_895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln712_364 = sext i13 %add_ln712_897"   --->   Operation 4056 'sext' 'sext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4057 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_898 = add i14 %sext_ln712_364, i14 %add_ln712_895"   --->   Operation 4057 'add' 'add_ln712_898' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4058 [1/1] (0.00ns)   --->   "%zext_ln712_331 = zext i10 %add_ln712_913"   --->   Operation 4058 'zext' 'zext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln712_332 = zext i11 %add_ln712_914"   --->   Operation 4059 'zext' 'zext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4060 [1/1] (1.48ns)   --->   "%add_ln712_915 = add i12 %zext_ln712_332, i12 %zext_ln712_331"   --->   Operation 4060 'add' 'add_ln712_915' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4061 [1/1] (0.00ns)   --->   "%zext_ln712_335 = zext i11 %add_ln712_920"   --->   Operation 4061 'zext' 'zext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4062 [1/1] (0.00ns)   --->   "%zext_ln712_336 = zext i11 %add_ln712_922"   --->   Operation 4062 'zext' 'zext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4063 [1/1] (1.48ns)   --->   "%add_ln712_923 = add i12 %zext_ln712_336, i12 %zext_ln712_335"   --->   Operation 4063 'add' 'add_ln712_923' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln712_338 = zext i12 %add_ln712_925"   --->   Operation 4064 'zext' 'zext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4065 [1/1] (0.00ns)   --->   "%zext_ln712_339 = zext i12 %add_ln712_926"   --->   Operation 4065 'zext' 'zext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4066 [1/1] (0.00ns)   --->   "%zext_ln712_340 = zext i11 %add_ln712_927"   --->   Operation 4066 'zext' 'zext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_928 = add i13 %zext_ln712_340, i13 %zext_ln712_339"   --->   Operation 4067 'add' 'add_ln712_928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4068 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_929 = add i13 %add_ln712_928, i13 %zext_ln712_338"   --->   Operation 4068 'add' 'add_ln712_929' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_936 = add i11 %zext_ln42_642, i11 %zext_ln717_336"   --->   Operation 4069 'add' 'add_ln712_936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4070 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_937 = add i11 %add_ln712_936, i11 %zext_ln42_635"   --->   Operation 4070 'add' 'add_ln712_937' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_938 = add i11 %trunc_ln42_485, i11 %zext_ln42_673"   --->   Operation 4071 'add' 'add_ln712_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln712_347 = zext i9 %add_ln712_939"   --->   Operation 4072 'zext' 'zext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4073 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_940 = add i11 %zext_ln712_347, i11 %add_ln712_938"   --->   Operation 4073 'add' 'add_ln712_940' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln712_380 = sext i11 %add_ln712_945"   --->   Operation 4074 'sext' 'sext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln712_381 = sext i11 %add_ln712_946"   --->   Operation 4075 'sext' 'sext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_947 = add i12 %sext_ln712_381, i12 %sext_ln1171_180"   --->   Operation 4076 'add' 'add_ln712_947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4077 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_948 = add i12 %add_ln712_947, i12 %sext_ln712_380"   --->   Operation 4077 'add' 'add_ln712_948' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4078 [1/1] (1.41ns)   --->   "%add_ln712_949 = add i11 %sext_ln42_122, i11 %sext_ln1171_275"   --->   Operation 4078 'add' 'add_ln712_949' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4079 [1/1] (1.41ns)   --->   "%add_ln712_950 = add i11 %sext_ln717_191, i11 %sext_ln717_211"   --->   Operation 4079 'add' 'add_ln712_950' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4080 [1/1] (1.36ns)   --->   "%add_ln712_954 = add i10 %sext_ln717_230, i10 %sext_ln1171_322"   --->   Operation 4080 'add' 'add_ln712_954' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_955 = add i12 %sext_ln717_250, i12 %zext_ln1171_264"   --->   Operation 4081 'add' 'add_ln712_955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4082 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_956 = add i12 %add_ln712_955, i12 %sext_ln717_238"   --->   Operation 4082 'add' 'add_ln712_956' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4083 [1/1] (1.41ns)   --->   "%add_ln712_964 = add i11 %zext_ln42_355, i11 %zext_ln42_372"   --->   Operation 4083 'add' 'add_ln712_964' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4084 [1/1] (0.00ns)   --->   "%zext_ln712_355 = zext i11 %add_ln712_964"   --->   Operation 4084 'zext' 'zext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4085 [1/1] (0.00ns)   --->   "%zext_ln712_356 = zext i11 %add_ln712_966"   --->   Operation 4085 'zext' 'zext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4086 [1/1] (1.48ns)   --->   "%add_ln712_967 = add i12 %zext_ln712_356, i12 %zext_ln712_355"   --->   Operation 4086 'add' 'add_ln712_967' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4087 [1/1] (1.41ns)   --->   "%add_ln712_973 = add i11 %zext_ln42_504, i11 %zext_ln42_521"   --->   Operation 4087 'add' 'add_ln712_973' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4088 [1/1] (1.41ns)   --->   "%add_ln712_974 = add i10 %trunc_ln42_416, i10 %zext_ln42_600"   --->   Operation 4088 'add' 'add_ln712_974' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln712_363 = zext i10 %add_ln712_974"   --->   Operation 4089 'zext' 'zext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4090 [1/1] (1.48ns)   --->   "%add_ln712_975 = add i11 %zext_ln712_363, i11 %trunc_ln42_402"   --->   Operation 4090 'add' 'add_ln712_975' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4091 [1/1] (1.41ns)   --->   "%add_ln712_977 = add i11 %zext_ln42_614, i11 %zext_ln42_649"   --->   Operation 4091 'add' 'add_ln712_977' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln712_366 = zext i11 %add_ln712_977"   --->   Operation 4092 'zext' 'zext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4093 [1/1] (1.48ns)   --->   "%add_ln712_978 = add i12 %zext_ln712_366, i12 %zext_ln42_606"   --->   Operation 4093 'add' 'add_ln712_978' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln712_392 = sext i10 %add_ln712_985"   --->   Operation 4094 'sext' 'sext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4095 [1/1] (1.41ns)   --->   "%add_ln712_986 = add i11 %sext_ln1171_222, i11 %sext_ln42_127"   --->   Operation 4095 'add' 'add_ln712_986' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln712_393 = sext i11 %add_ln712_986"   --->   Operation 4096 'sext' 'sext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4097 [1/1] (1.48ns)   --->   "%add_ln712_987 = add i12 %sext_ln712_393, i12 %sext_ln712_392"   --->   Operation 4097 'add' 'add_ln712_987' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4098 [1/1] (1.30ns)   --->   "%add_ln712_988 = add i9 %sext_ln717_157, i9 %sext_ln1171_288"   --->   Operation 4098 'add' 'add_ln712_988' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4099 [1/1] (1.48ns)   --->   "%add_ln712_989 = add i12 %sext_ln717_207, i12 %zext_ln717_125"   --->   Operation 4099 'add' 'add_ln712_989' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4100 [1/1] (0.00ns)   --->   "%zext_ln712_371 = zext i9 %add_ln712_996"   --->   Operation 4100 'zext' 'zext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4101 [1/1] (0.00ns)   --->   "%or_ln712_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %mult_V_2021"   --->   Operation 4101 'bitconcatenate' 'or_ln712_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4102 [1/1] (0.00ns)   --->   "%zext_ln712_372 = zext i8 %or_ln712_6"   --->   Operation 4102 'zext' 'zext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_997 = add i11 %zext_ln712_372, i11 %zext_ln42_658"   --->   Operation 4103 'add' 'add_ln712_997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4104 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_998 = add i11 %add_ln712_997, i11 %zext_ln712_371"   --->   Operation 4104 'add' 'add_ln712_998' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4105 [1/1] (1.41ns)   --->   "%add_ln712_1001 = add i11 %sext_ln717_75, i11 %sext_ln717_88"   --->   Operation 4105 'add' 'add_ln712_1001' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln712_403 = sext i11 %add_ln712_1001"   --->   Operation 4106 'sext' 'sext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4107 [1/1] (1.48ns)   --->   "%add_ln712_1002 = add i12 %sext_ln712_403, i12 %sext_ln717_71"   --->   Operation 4107 'add' 'add_ln712_1002' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1006 = add i13 %sext_ln1171_241, i13 %sext_ln717_168"   --->   Operation 4108 'add' 'add_ln712_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4109 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1007 = add i13 %add_ln712_1006, i13 %sext_ln717_129"   --->   Operation 4109 'add' 'add_ln712_1007' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln712_375 = zext i11 %add_ln712_1017"   --->   Operation 4110 'zext' 'zext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1018 = add i14 %zext_ln712_375, i14 %zext_ln42_265"   --->   Operation 4111 'add' 'add_ln712_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln712_377 = zext i12 %add_ln712_1020"   --->   Operation 4112 'zext' 'zext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4113 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1021 = add i14 %zext_ln712_377, i14 %add_ln712_1018"   --->   Operation 4113 'add' 'add_ln712_1021' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4114 [1/1] (0.00ns)   --->   "%zext_ln712_379 = zext i11 %add_ln712_1025"   --->   Operation 4114 'zext' 'zext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4115 [1/1] (0.00ns)   --->   "%zext_ln712_380 = zext i11 %add_ln712_1027"   --->   Operation 4115 'zext' 'zext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4116 [1/1] (1.48ns)   --->   "%add_ln712_1028 = add i12 %zext_ln712_380, i12 %zext_ln712_379"   --->   Operation 4116 'add' 'add_ln712_1028' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1029 = add i11 %zext_ln42_478, i11 %zext_ln42_488"   --->   Operation 4117 'add' 'add_ln712_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4118 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1030 = add i11 %add_ln712_1029, i11 %zext_ln42_456"   --->   Operation 4118 'add' 'add_ln712_1030' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1031 = add i11 %zext_ln42_511, i11 %zext_ln42_527"   --->   Operation 4119 'add' 'add_ln712_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4120 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1032 = add i11 %add_ln712_1031, i11 %zext_ln42_506"   --->   Operation 4120 'add' 'add_ln712_1032' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4121 [1/1] (1.54ns)   --->   "%add_ln712_1037 = add i12 %trunc_ln42_432, i12 %zext_ln42_629"   --->   Operation 4121 'add' 'add_ln712_1037' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln712_414 = sext i8 %add_ln712_1049"   --->   Operation 4122 'sext' 'sext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4123 [1/1] (0.00ns)   --->   "%zext_ln712_398 = zext i12 %add_ln712_1051"   --->   Operation 4123 'zext' 'zext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4124 [1/1] (1.54ns)   --->   "%add_ln712_1052 = add i13 %zext_ln712_398, i13 %sext_ln712_414"   --->   Operation 4124 'add' 'add_ln712_1052' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4125 [1/1] (0.00ns)   --->   "%zext_ln712_399 = zext i11 %add_ln712_1054"   --->   Operation 4125 'zext' 'zext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln712_401 = zext i12 %add_ln712_1056"   --->   Operation 4126 'zext' 'zext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4127 [1/1] (1.54ns)   --->   "%add_ln712_1057 = add i13 %zext_ln712_401, i13 %zext_ln712_399"   --->   Operation 4127 'add' 'add_ln712_1057' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4128 [1/1] (1.41ns)   --->   "%add_ln712_1059 = add i11 %zext_ln42_574, i11 %zext_ln42_584"   --->   Operation 4128 'add' 'add_ln712_1059' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4129 [1/1] (0.00ns)   --->   "%sext_ln712_415 = sext i9 %add_ln712_1070"   --->   Operation 4129 'sext' 'sext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4130 [1/1] (1.48ns)   --->   "%add_ln712_1071 = add i12 %sext_ln712_415, i12 %sext_ln717_92"   --->   Operation 4130 'add' 'add_ln712_1071' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4131 [1/1] (1.41ns)   --->   "%add_ln712_1072 = add i11 %sext_ln1171_216, i11 %sext_ln717_132"   --->   Operation 4131 'add' 'add_ln712_1072' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln712_417 = sext i11 %add_ln712_1072"   --->   Operation 4132 'sext' 'sext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4133 [1/1] (1.41ns)   --->   "%add_ln712_1073 = add i11 %sext_ln1171_243, i11 %sext_ln717_189"   --->   Operation 4133 'add' 'add_ln712_1073' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln712_418 = sext i11 %add_ln712_1073"   --->   Operation 4134 'sext' 'sext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4135 [1/1] (1.48ns)   --->   "%add_ln712_1074 = add i12 %sext_ln712_418, i12 %sext_ln712_417"   --->   Operation 4135 'add' 'add_ln712_1074' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4136 [1/1] (1.31ns)   --->   "%add_ln712_1092 = add i8 %zext_ln717_329, i8 %zext_ln717_335"   --->   Operation 4136 'add' 'add_ln712_1092' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4137 [1/1] (1.41ns)   --->   "%add_ln712_1098 = add i11 %sext_ln717_75, i11 %sext_ln1171_174"   --->   Operation 4137 'add' 'add_ln712_1098' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln712_429 = sext i11 %add_ln712_1098"   --->   Operation 4138 'sext' 'sext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln712_430 = sext i10 %add_ln712_1099"   --->   Operation 4139 'sext' 'sext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4140 [1/1] (1.41ns)   --->   "%add_ln712_1100 = add i11 %sext_ln712_430, i11 %sext_ln717_85"   --->   Operation 4140 'add' 'add_ln712_1100' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln712_431 = sext i11 %add_ln712_1100"   --->   Operation 4141 'sext' 'sext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4142 [1/1] (1.48ns)   --->   "%add_ln712_1101 = add i12 %sext_ln712_431, i12 %sext_ln712_429"   --->   Operation 4142 'add' 'add_ln712_1101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln712_434 = sext i10 %add_ln712_1103"   --->   Operation 4143 'sext' 'sext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1105 = add i12 %add_ln712_1104, i12 %sext_ln1171_251"   --->   Operation 4144 'add' 'add_ln712_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4145 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1106 = add i12 %add_ln712_1105, i12 %sext_ln712_434"   --->   Operation 4145 'add' 'add_ln712_1106' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4146 [1/1] (1.48ns)   --->   "%add_ln712_1108 = add i12 %sext_ln717_172, i12 %sext_ln717_212"   --->   Operation 4146 'add' 'add_ln712_1108' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1109 = add i12 %sext_ln717_231, i12 %zext_ln42_279"   --->   Operation 4147 'add' 'add_ln712_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4148 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1110 = add i12 %add_ln712_1109, i12 %sext_ln717_215"   --->   Operation 4148 'add' 'add_ln712_1110' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4149 [1/1] (0.00ns)   --->   "%zext_ln712_427 = zext i12 %add_ln712_1113"   --->   Operation 4149 'zext' 'zext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln712_429 = zext i12 %add_ln712_1115"   --->   Operation 4150 'zext' 'zext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4151 [1/1] (1.54ns)   --->   "%add_ln712_1116 = add i13 %zext_ln712_429, i13 %zext_ln712_427"   --->   Operation 4151 'add' 'add_ln712_1116' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1123 = add i10 %zext_ln42_522, i10 %trunc_ln42_398"   --->   Operation 4152 'add' 'add_ln712_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4153 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1124 = add i10 %add_ln712_1123, i10 %zext_ln42_489"   --->   Operation 4153 'add' 'add_ln712_1124' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1125 = add i11 %zext_ln42_557, i11 %zext_ln42_566"   --->   Operation 4154 'add' 'add_ln712_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4155 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1126 = add i11 %add_ln712_1125, i11 %zext_ln42_549"   --->   Operation 4155 'add' 'add_ln712_1126' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4156 [1/1] (1.48ns)   --->   "%add_ln712_1129 = add i12 %zext_ln42_592, i12 %zext_ln42_616"   --->   Operation 4156 'add' 'add_ln712_1129' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4157 [1/1] (1.31ns)   --->   "%add_ln712_1131 = add i8 %zext_ln717_314, i8 %zext_ln717_329"   --->   Operation 4157 'add' 'add_ln712_1131' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln712_439 = zext i8 %add_ln712_1131"   --->   Operation 4158 'zext' 'zext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4159 [1/1] (1.41ns)   --->   "%add_ln712_1132 = add i11 %zext_ln712_439, i11 %zext_ln42_624"   --->   Operation 4159 'add' 'add_ln712_1132' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4160 [1/1] (0.00ns)   --->   "%zext_ln712_442 = zext i11 %add_ln712_1134"   --->   Operation 4160 'zext' 'zext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1135 = add i12 %zext_ln712_442, i12 %zext_ln42_659"   --->   Operation 4161 'add' 'add_ln712_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln712_327 = sext i10 %add_ln712_1137"   --->   Operation 4162 'sext' 'sext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4163 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1138 = add i12 %sext_ln712_327, i12 %add_ln712_1135"   --->   Operation 4163 'add' 'add_ln712_1138' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln712_441 = sext i12 %add_ln712_1142"   --->   Operation 4164 'sext' 'sext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln712_442 = sext i12 %add_ln712_1143"   --->   Operation 4165 'sext' 'sext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4166 [1/1] (1.54ns)   --->   "%add_ln712_1144 = add i13 %sext_ln712_442, i13 %sext_ln712_441"   --->   Operation 4166 'add' 'add_ln712_1144' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln712_448 = sext i12 %add_ln712_1150"   --->   Operation 4167 'sext' 'sext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln712_450 = sext i12 %add_ln712_1152"   --->   Operation 4168 'sext' 'sext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4169 [1/1] (1.54ns)   --->   "%add_ln712_1153 = add i13 %sext_ln712_450, i13 %sext_ln712_448"   --->   Operation 4169 'add' 'add_ln712_1153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4170 [1/1] (0.00ns)   --->   "%sext_ln712_452 = sext i12 %add_ln712_1154"   --->   Operation 4170 'sext' 'sext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln712_454 = sext i12 %add_ln712_1156"   --->   Operation 4171 'sext' 'sext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4172 [1/1] (1.54ns)   --->   "%add_ln712_1157 = add i13 %sext_ln712_454, i13 %sext_ln712_452"   --->   Operation 4172 'add' 'add_ln712_1157' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4173 [1/1] (1.41ns)   --->   "%add_ln712_1164 = add i10 %zext_ln42_390, i10 %trunc_ln42_302"   --->   Operation 4173 'add' 'add_ln712_1164' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4174 [1/1] (0.00ns)   --->   "%zext_ln712_446 = zext i10 %add_ln712_1164"   --->   Operation 4174 'zext' 'zext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4175 [1/1] (0.00ns)   --->   "%zext_ln712_447 = zext i11 %add_ln712_1166"   --->   Operation 4175 'zext' 'zext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4176 [1/1] (1.48ns)   --->   "%add_ln712_1167 = add i12 %zext_ln712_447, i12 %zext_ln712_446"   --->   Operation 4176 'add' 'add_ln712_1167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1170 = add i11 %zext_ln42_675, i11 %zext_ln42_697"   --->   Operation 4177 'add' 'add_ln712_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4178 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1171 = add i11 %add_ln712_1170, i11 %zext_ln42_584"   --->   Operation 4178 'add' 'add_ln712_1171' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i12 %add_ln712_1187"   --->   Operation 4179 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i12 %add_ln712_1188"   --->   Operation 4180 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4181 [1/1] (1.54ns)   --->   "%add_ln712_1189 = add i13 %sext_ln712_469, i13 %sext_ln712_468"   --->   Operation 4181 'add' 'add_ln712_1189' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i13 %add_ln712_1193"   --->   Operation 4182 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i12 %add_ln712_1195"   --->   Operation 4183 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4184 [1/1] (1.53ns)   --->   "%add_ln712_1196 = add i14 %sext_ln712_474, i14 %sext_ln712_472"   --->   Operation 4184 'add' 'add_ln712_1196' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i12 %add_ln712_1198"   --->   Operation 4185 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4186 [1/1] (0.00ns)   --->   "%zext_ln712_459 = zext i12 %add_ln712_1201"   --->   Operation 4186 'zext' 'zext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4187 [1/1] (1.54ns)   --->   "%add_ln712_1202 = add i14 %zext_ln712_459, i14 %sext_ln712_477"   --->   Operation 4187 'add' 'add_ln712_1202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1206 = add i12 %add_ln712_1205, i12 %zext_ln42_407"   --->   Operation 4188 'add' 'add_ln712_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln712_461 = zext i11 %add_ln712_1208"   --->   Operation 4189 'zext' 'zext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4190 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1209 = add i12 %zext_ln712_461, i12 %add_ln712_1206"   --->   Operation 4190 'add' 'add_ln712_1209' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4191 [1/1] (1.41ns)   --->   "%add_ln712_1210 = add i11 %zext_ln42_579, i11 %zext_ln42_585"   --->   Operation 4191 'add' 'add_ln712_1210' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4192 [1/1] (0.00ns)   --->   "%zext_ln712_463 = zext i11 %add_ln712_1210"   --->   Operation 4192 'zext' 'zext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4193 [1/1] (1.48ns)   --->   "%add_ln712_1211 = add i12 %zext_ln712_463, i12 %zext_ln42_567"   --->   Operation 4193 'add' 'add_ln712_1211' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4194 [1/1] (1.41ns)   --->   "%add_ln712_1212 = add i11 %zext_ln42_591, i11 %zext_ln42_602"   --->   Operation 4194 'add' 'add_ln712_1212' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln712_465 = zext i11 %add_ln712_1212"   --->   Operation 4195 'zext' 'zext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4196 [1/1] (0.00ns)   --->   "%zext_ln712_466 = zext i11 %add_ln712_1213"   --->   Operation 4196 'zext' 'zext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4197 [1/1] (1.48ns)   --->   "%add_ln712_1214 = add i12 %zext_ln712_466, i12 %zext_ln712_465"   --->   Operation 4197 'add' 'add_ln712_1214' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4198 [1/1] (1.36ns)   --->   "%add_ln712_1222 = add i10 %zext_ln42_698, i10 %zext_ln42_716"   --->   Operation 4198 'add' 'add_ln712_1222' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4199 [1/1] (0.00ns)   --->   "%zext_ln712_475 = zext i9 %add_ln712_1224"   --->   Operation 4199 'zext' 'zext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4200 [1/1] (1.30ns)   --->   "%add_ln712_1225 = add i9 %zext_ln1171_591, i9 480"   --->   Operation 4200 'add' 'add_ln712_1225' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln712_352 = sext i9 %add_ln712_1225"   --->   Operation 4201 'sext' 'sext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4202 [1/1] (1.36ns)   --->   "%add_ln712_1226 = add i11 %sext_ln712_352, i11 %zext_ln712_475"   --->   Operation 4202 'add' 'add_ln712_1226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i11 %add_ln712_1233"   --->   Operation 4203 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i9 %add_ln712_1236"   --->   Operation 4204 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1237 = add i12 %sext_ln712_483, i12 %add_ln712_1234"   --->   Operation 4205 'add' 'add_ln712_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4206 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1238 = add i12 %add_ln712_1237, i12 %sext_ln712_482"   --->   Operation 4206 'add' 'add_ln712_1238' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4207 [1/1] (1.41ns)   --->   "%add_ln712_1239 = add i11 %sext_ln1171_245, i11 %sext_ln42_135"   --->   Operation 4207 'add' 'add_ln712_1239' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4208 [1/1] (1.41ns)   --->   "%add_ln712_1242 = add i11 %sext_ln717_195, i11 %sext_ln1171_296"   --->   Operation 4208 'add' 'add_ln712_1242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1243 = add i12 %sext_ln717_222, i12 %sext_ln1171_314"   --->   Operation 4209 'add' 'add_ln712_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4210 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1244 = add i12 %add_ln712_1243, i12 %sext_ln717_215"   --->   Operation 4210 'add' 'add_ln712_1244' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4211 [1/1] (1.36ns)   --->   "%add_ln712_1249 = add i10 %sext_ln717_244, i10 %sext_ln717_251"   --->   Operation 4211 'add' 'add_ln712_1249' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4212 [1/1] (0.00ns)   --->   "%zext_ln712_476 = zext i12 %add_ln712_1251"   --->   Operation 4212 'zext' 'zext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4213 [1/1] (0.00ns)   --->   "%zext_ln712_477 = zext i11 %add_ln712_1253"   --->   Operation 4213 'zext' 'zext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4214 [1/1] (1.54ns)   --->   "%add_ln712_1254 = add i13 %zext_ln712_477, i13 %zext_ln712_476"   --->   Operation 4214 'add' 'add_ln712_1254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4215 [1/1] (1.48ns)   --->   "%add_ln712_1256 = add i12 %zext_ln42_481, i12 %zext_ln42_507"   --->   Operation 4215 'add' 'add_ln712_1256' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4216 [1/1] (0.00ns)   --->   "%zext_ln712_480 = zext i11 %add_ln712_1257"   --->   Operation 4216 'zext' 'zext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4217 [1/1] (1.48ns)   --->   "%add_ln712_1258 = add i12 %zext_ln712_480, i12 %zext_ln42_513"   --->   Operation 4217 'add' 'add_ln712_1258' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln712_483 = zext i10 %add_ln712_1260"   --->   Operation 4218 'zext' 'zext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln712_484 = zext i9 %add_ln712_1261"   --->   Operation 4219 'zext' 'zext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1262 = add i12 %zext_ln712_484, i12 2880"   --->   Operation 4220 'add' 'add_ln712_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4221 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1263 = add i12 %add_ln712_1262, i12 %zext_ln712_483"   --->   Operation 4221 'add' 'add_ln712_1263' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4222 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i10 %add_ln712_1273"   --->   Operation 4222 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4223 [1/1] (1.41ns)   --->   "%add_ln712_1274 = add i11 %sext_ln1171_282, i11 %sext_ln1171_297"   --->   Operation 4223 'add' 'add_ln712_1274' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i11 %add_ln712_1274"   --->   Operation 4224 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4225 [1/1] (1.48ns)   --->   "%add_ln712_1275 = add i12 %sext_ln712_497, i12 %sext_ln712_496"   --->   Operation 4225 'add' 'add_ln712_1275' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4226 [1/1] (1.41ns)   --->   "%add_ln712_1282 = add i11 %zext_ln42_372, i11 %zext_ln42_409"   --->   Operation 4226 'add' 'add_ln712_1282' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4227 [1/1] (1.41ns)   --->   "%add_ln712_1289 = add i11 %zext_ln42_667, i11 %zext_ln42_677"   --->   Operation 4227 'add' 'add_ln712_1289' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln712_502 = sext i11 %add_ln712_1297"   --->   Operation 4228 'sext' 'sext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i11 %add_ln712_1298"   --->   Operation 4229 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1299 = add i12 %sext_ln712_503, i12 %sext_ln1171_191"   --->   Operation 4230 'add' 'add_ln712_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4231 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1300 = add i12 %add_ln712_1299, i12 %sext_ln712_502"   --->   Operation 4231 'add' 'add_ln712_1300' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln712_505 = sext i12 %add_ln712_1302"   --->   Operation 4232 'sext' 'sext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i12 %add_ln712_1305"   --->   Operation 4233 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4234 [1/1] (1.54ns)   --->   "%add_ln712_1306 = add i13 %sext_ln712_507, i13 %sext_ln712_505"   --->   Operation 4234 'add' 'add_ln712_1306' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i11 %add_ln712_1308"   --->   Operation 4235 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4236 [1/1] (1.54ns)   --->   "%add_ln712_1309 = add i13 %sext_ln712_510, i13 %sext_ln1171_246"   --->   Operation 4236 'add' 'add_ln712_1309' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4237 [1/1] (1.48ns)   --->   "%add_ln712_1310 = add i12 %sext_ln1171_261, i12 %sext_ln1171_280"   --->   Operation 4237 'add' 'add_ln712_1310' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4238 [1/1] (1.41ns)   --->   "%add_ln712_1311 = add i11 %sext_ln1171_283, i11 %sext_ln1171_287"   --->   Operation 4238 'add' 'add_ln712_1311' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln712_500 = zext i11 %add_ln712_1323"   --->   Operation 4239 'zext' 'zext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4240 [1/1] (0.00ns)   --->   "%zext_ln712_501 = zext i11 %add_ln712_1324"   --->   Operation 4240 'zext' 'zext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1325 = add i12 %zext_ln712_501, i12 %zext_ln42_303"   --->   Operation 4241 'add' 'add_ln712_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4242 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1326 = add i12 %add_ln712_1325, i12 %zext_ln712_500"   --->   Operation 4242 'add' 'add_ln712_1326' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln712_504 = zext i12 %add_ln712_1328"   --->   Operation 4243 'zext' 'zext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4244 [1/1] (0.00ns)   --->   "%zext_ln712_507 = zext i12 %add_ln712_1331"   --->   Operation 4244 'zext' 'zext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4245 [1/1] (1.54ns)   --->   "%add_ln712_1332 = add i13 %zext_ln712_507, i13 %zext_ln712_504"   --->   Operation 4245 'add' 'add_ln712_1332' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4246 [1/1] (0.00ns)   --->   "%zext_ln712_511 = zext i11 %add_ln712_1336"   --->   Operation 4246 'zext' 'zext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4247 [1/1] (0.00ns)   --->   "%zext_ln712_512 = zext i11 %add_ln712_1337"   --->   Operation 4247 'zext' 'zext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4248 [1/1] (1.48ns)   --->   "%add_ln712_1338 = add i12 %zext_ln712_512, i12 %zext_ln712_511"   --->   Operation 4248 'add' 'add_ln712_1338' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1340 = add i12 %zext_ln42_668, i12 %zext_ln717_348"   --->   Operation 4249 'add' 'add_ln712_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4250 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1341 = add i12 %add_ln712_1340, i12 %zext_ln717_331"   --->   Operation 4250 'add' 'add_ln712_1341' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1342 = add i11 %zext_ln717_354, i11 %zext_ln42_725"   --->   Operation 4251 'add' 'add_ln712_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4252 [1/1] (0.00ns)   --->   "%zext_ln712_516 = zext i9 %add_ln712_1343"   --->   Operation 4252 'zext' 'zext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4253 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1344 = add i11 %zext_ln712_516, i11 %add_ln712_1342"   --->   Operation 4253 'add' 'add_ln712_1344' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4254 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i12 %add_ln712_1349"   --->   Operation 4254 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4255 [1/1] (1.54ns)   --->   "%add_ln712_1350 = add i13 %sext_ln712_520, i13 %sext_ln1171_162"   --->   Operation 4255 'add' 'add_ln712_1350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4256 [1/1] (1.30ns)   --->   "%add_ln712_1356 = add i9 %sext_ln1171_265, i9 %sext_ln717_174"   --->   Operation 4256 'add' 'add_ln712_1356' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4257 [1/1] (0.00ns)   --->   "%sext_ln712_528 = sext i12 %add_ln712_1361"   --->   Operation 4257 'sext' 'sext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4258 [1/1] (0.00ns)   --->   "%sext_ln712_529 = sext i12 %add_ln712_1363"   --->   Operation 4258 'sext' 'sext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4259 [1/1] (1.54ns)   --->   "%add_ln712_1364 = add i13 %sext_ln712_529, i13 %sext_ln712_528"   --->   Operation 4259 'add' 'add_ln712_1364' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4260 [1/1] (0.00ns)   --->   "%zext_ln712_522 = zext i12 %add_ln712_1366"   --->   Operation 4260 'zext' 'zext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4261 [1/1] (0.00ns)   --->   "%zext_ln712_524 = zext i11 %add_ln712_1369"   --->   Operation 4261 'zext' 'zext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4262 [1/1] (1.54ns)   --->   "%add_ln712_1370 = add i13 %zext_ln712_524, i13 %zext_ln712_522"   --->   Operation 4262 'add' 'add_ln712_1370' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1378 = add i11 %zext_ln42_525, i11 %zext_ln42_543"   --->   Operation 4263 'add' 'add_ln712_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4264 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1379 = add i11 %add_ln712_1378, i11 %zext_ln42_516"   --->   Operation 4264 'add' 'add_ln712_1379' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1380 = add i11 %zext_ln42_568, i11 %zext_ln42_582"   --->   Operation 4265 'add' 'add_ln712_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4266 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1381 = add i11 %add_ln712_1380, i11 %zext_ln42_551"   --->   Operation 4266 'add' 'add_ln712_1381' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4267 [1/1] (1.41ns)   --->   "%add_ln712_1384 = add i11 %zext_ln42_596, i11 %zext_ln42_618"   --->   Operation 4267 'add' 'add_ln712_1384' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4268 [1/1] (1.41ns)   --->   "%add_ln712_1391 = add i11 %zext_ln42_707, i11 %zext_ln42_736"   --->   Operation 4268 'add' 'add_ln712_1391' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln712_540 = zext i11 %add_ln712_1391"   --->   Operation 4269 'zext' 'zext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4270 [1/1] (1.41ns)   --->   "%add_ln712_1392 = add i10 %zext_ln1171_301, i10 544"   --->   Operation 4270 'add' 'add_ln712_1392' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln712_399 = sext i10 %add_ln712_1392"   --->   Operation 4271 'sext' 'sext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4272 [1/1] (1.48ns)   --->   "%add_ln712_1393 = add i12 %sext_ln712_399, i12 %zext_ln712_540"   --->   Operation 4272 'add' 'add_ln712_1393' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1398 = add i13 %sext_ln717_73, i13 %sext_ln717_76"   --->   Operation 4273 'add' 'add_ln712_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i11 %add_ln712_1400"   --->   Operation 4274 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4275 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1401 = add i13 %sext_ln712_533, i13 %add_ln712_1398"   --->   Operation 4275 'add' 'add_ln712_1401' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4276 [1/1] (1.41ns)   --->   "%add_ln712_1402 = add i11 %sext_ln1171_226, i11 %sext_ln1171_249"   --->   Operation 4276 'add' 'add_ln712_1402' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4277 [1/1] (1.48ns)   --->   "%add_ln712_1421 = add i12 %zext_ln42_508, i12 %zext_ln42_517"   --->   Operation 4277 'add' 'add_ln712_1421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4278 [1/1] (1.41ns)   --->   "%add_ln712_1426 = add i10 %trunc_ln42_436, i10 %zext_ln42_631"   --->   Operation 4278 'add' 'add_ln712_1426' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1427 = add i11 %zext_ln42_644, i11 %zext_ln42_662"   --->   Operation 4279 'add' 'add_ln712_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4280 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1428 = add i11 %add_ln712_1427, i11 %zext_ln42_635"   --->   Operation 4280 'add' 'add_ln712_1428' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4281 [1/1] (1.36ns)   --->   "%add_ln712_1430 = add i10 %zext_ln1171_661, i10 %zext_ln42_684"   --->   Operation 4281 'add' 'add_ln712_1430' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4282 [1/1] (0.00ns)   --->   "%zext_ln712_553 = zext i10 %add_ln712_1430"   --->   Operation 4282 'zext' 'zext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4283 [1/1] (1.48ns)   --->   "%add_ln712_1431 = add i11 %zext_ln712_553, i11 %trunc_ln42_490"   --->   Operation 4283 'add' 'add_ln712_1431' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4284 [1/1] (1.36ns)   --->   "%add_ln712_1432 = add i9 %zext_ln42_727, i9 352"   --->   Operation 4284 'add' 'add_ln712_1432' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4285 [1/1] (0.00ns)   --->   "%zext_ln712_555 = zext i9 %add_ln712_1432"   --->   Operation 4285 'zext' 'zext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4286 [1/1] (1.36ns)   --->   "%add_ln712_1433 = add i10 %zext_ln712_555, i10 %zext_ln42_708"   --->   Operation 4286 'add' 'add_ln712_1433' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i11 %add_ln712_1439"   --->   Operation 4287 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4288 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i12 %add_ln712_1440"   --->   Operation 4288 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1441 = add i13 %sext_ln712_543, i13 %sext_ln1171_192"   --->   Operation 4289 'add' 'add_ln712_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4290 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1442 = add i13 %add_ln712_1441, i13 %sext_ln712_542"   --->   Operation 4290 'add' 'add_ln712_1442' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4291 [1/1] (1.48ns)   --->   "%add_ln712_1443 = add i12 %sext_ln717_155, i12 %sext_ln717_167"   --->   Operation 4291 'add' 'add_ln712_1443' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4292 [1/1] (1.41ns)   --->   "%add_ln712_1445 = add i11 %sext_ln1171_277, i11 %sext_ln717_184"   --->   Operation 4292 'add' 'add_ln712_1445' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4293 [1/1] (1.48ns)   --->   "%add_ln712_1446 = add i12 %sext_ln1171_289, i12 %sext_ln1171_299"   --->   Operation 4293 'add' 'add_ln712_1446' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4294 [1/1] (0.00ns)   --->   "%zext_ln712_561 = zext i11 %add_ln712_1457"   --->   Operation 4294 'zext' 'zext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4295 [1/1] (0.00ns)   --->   "%zext_ln712_563 = zext i12 %add_ln712_1460"   --->   Operation 4295 'zext' 'zext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4296 [1/1] (1.54ns)   --->   "%add_ln712_1461 = add i13 %zext_ln712_563, i13 %zext_ln712_561"   --->   Operation 4296 'add' 'add_ln712_1461' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4297 [1/1] (0.00ns)   --->   "%zext_ln712_566 = zext i11 %add_ln712_1466"   --->   Operation 4297 'zext' 'zext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4298 [1/1] (0.00ns)   --->   "%zext_ln712_567 = zext i11 %add_ln712_1467"   --->   Operation 4298 'zext' 'zext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4299 [1/1] (1.48ns)   --->   "%add_ln712_1468 = add i12 %zext_ln712_567, i12 %zext_ln712_566"   --->   Operation 4299 'add' 'add_ln712_1468' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4300 [1/1] (1.41ns)   --->   "%add_ln712_1473 = add i11 %zext_ln42_534, i11 %zext_ln42_551"   --->   Operation 4300 'add' 'add_ln712_1473' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4301 [1/1] (0.00ns)   --->   "%zext_ln712_575 = zext i7 %add_ln712_1477"   --->   Operation 4301 'zext' 'zext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1478 = add i11 %zext_ln712_575, i11 %zext_ln42_570"   --->   Operation 4302 'add' 'add_ln712_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4303 [1/1] (0.00ns)   --->   "%zext_ln712_577 = zext i10 %add_ln712_1481"   --->   Operation 4303 'zext' 'zext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4304 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1482 = add i11 %zext_ln712_577, i11 %add_ln712_1478"   --->   Operation 4304 'add' 'add_ln712_1482' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4305 [1/1] (0.00ns)   --->   "%zext_ln712_579 = zext i11 %add_ln712_1484"   --->   Operation 4305 'zext' 'zext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4306 [1/1] (0.00ns)   --->   "%zext_ln712_581 = zext i11 %add_ln712_1487"   --->   Operation 4306 'zext' 'zext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4307 [1/1] (1.48ns)   --->   "%add_ln712_1488 = add i12 %zext_ln712_581, i12 %zext_ln712_579"   --->   Operation 4307 'add' 'add_ln712_1488' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln712_559 = sext i9 %add_ln712_1493"   --->   Operation 4308 'sext' 'sext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4309 [1/1] (1.36ns)   --->   "%add_ln712_1494 = add i10 %sext_ln712_559, i10 %sext_ln42_159"   --->   Operation 4309 'add' 'add_ln712_1494' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1507 = add i11 %zext_ln42_620, i11 %zext_ln42_693"   --->   Operation 4310 'add' 'add_ln712_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4311 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1508 = add i11 %add_ln712_1507, i11 %zext_ln42_597"   --->   Operation 4311 'add' 'add_ln712_1508' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln712_567 = sext i11 %add_ln712_1514"   --->   Operation 4312 'sext' 'sext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4313 [1/1] (1.48ns)   --->   "%add_ln712_1515 = add i12 %sext_ln712_567, i12 %sext_ln1171_169"   --->   Operation 4313 'add' 'add_ln712_1515' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1519 = add i11 %sext_ln717_163, i11 %sext_ln1171_269"   --->   Operation 4314 'add' 'add_ln712_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4315 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1520 = add i11 %add_ln712_1519, i11 %sext_ln42_136"   --->   Operation 4315 'add' 'add_ln712_1520' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4316 [1/1] (1.41ns)   --->   "%add_ln712_1521 = add i11 %sext_ln717_199, i11 %sext_ln1171_301"   --->   Operation 4316 'add' 'add_ln712_1521' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4317 [1/1] (1.41ns)   --->   "%add_ln712_1525 = add i11 %sext_ln1171_319, i11 %zext_ln1171_268"   --->   Operation 4317 'add' 'add_ln712_1525' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4318 [1/1] (0.00ns)   --->   "%zext_ln712_599 = zext i10 %add_ln712_1538"   --->   Operation 4318 'zext' 'zext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4319 [1/1] (0.00ns)   --->   "%zext_ln712_600 = zext i11 %add_ln712_1540"   --->   Operation 4319 'zext' 'zext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4320 [1/1] (1.48ns)   --->   "%add_ln712_1541 = add i12 %zext_ln712_600, i12 %zext_ln712_599"   --->   Operation 4320 'add' 'add_ln712_1541' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4321 [1/1] (0.00ns)   --->   "%zext_ln712_603 = zext i11 %add_ln712_1543"   --->   Operation 4321 'zext' 'zext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln712_604 = zext i11 %add_ln712_1545"   --->   Operation 4322 'zext' 'zext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4323 [1/1] (1.48ns)   --->   "%add_ln712_1546 = add i12 %zext_ln712_604, i12 %zext_ln712_603"   --->   Operation 4323 'add' 'add_ln712_1546' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln712_607 = zext i10 %add_ln712_1549"   --->   Operation 4324 'zext' 'zext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4325 [1/1] (0.00ns)   --->   "%zext_ln712_609 = zext i11 %add_ln712_1551"   --->   Operation 4325 'zext' 'zext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4326 [1/1] (1.48ns)   --->   "%add_ln712_1552 = add i12 %zext_ln712_609, i12 %zext_ln712_607"   --->   Operation 4326 'add' 'add_ln712_1552' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1554 = add i11 %add_ln712_1553, i11 %zext_ln42_686"   --->   Operation 4327 'add' 'add_ln712_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4328 [1/1] (0.00ns)   --->   "%zext_ln712_611 = zext i10 %add_ln712_1556"   --->   Operation 4328 'zext' 'zext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4329 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1557 = add i11 %zext_ln712_611, i11 %add_ln712_1554"   --->   Operation 4329 'add' 'add_ln712_1557' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1561 = add i13 %sext_ln717_74, i13 %sext_ln717_82"   --->   Operation 4330 'add' 'add_ln712_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln712_579 = sext i12 %add_ln712_1562"   --->   Operation 4331 'sext' 'sext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4332 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1563 = add i13 %sext_ln712_579, i13 %add_ln712_1561"   --->   Operation 4332 'add' 'add_ln712_1563' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4333 [1/1] (1.41ns)   --->   "%add_ln712_1568 = add i11 %sext_ln717_179, i11 %sext_ln1171_281"   --->   Operation 4333 'add' 'add_ln712_1568' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln712_586 = sext i8 %add_ln712_1571"   --->   Operation 4334 'sext' 'sext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln712_615 = zext i11 %add_ln712_1573"   --->   Operation 4335 'zext' 'zext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4336 [1/1] (1.48ns)   --->   "%add_ln712_1574 = add i13 %zext_ln712_615, i13 %sext_ln712_586"   --->   Operation 4336 'add' 'add_ln712_1574' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln712_619 = zext i11 %add_ln712_1580"   --->   Operation 4337 'zext' 'zext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1582 = add i12 %add_ln712_1581, i12 %zext_ln42_611"   --->   Operation 4338 'add' 'add_ln712_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4339 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1583 = add i12 %add_ln712_1582, i12 %zext_ln712_619"   --->   Operation 4339 'add' 'add_ln712_1583' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4340 [1/1] (1.41ns)   --->   "%add_ln712_1585 = add i11 %zext_ln42_646, i11 %zext_ln42_654"   --->   Operation 4340 'add' 'add_ln712_1585' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4341 [1/1] (0.00ns)   --->   "%zext_ln712_622 = zext i11 %add_ln712_1585"   --->   Operation 4341 'zext' 'zext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4342 [1/1] (1.41ns)   --->   "%add_ln712_1586 = add i11 %zext_ln42_678, i11 %zext_ln42_687"   --->   Operation 4342 'add' 'add_ln712_1586' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4343 [1/1] (0.00ns)   --->   "%zext_ln712_623 = zext i11 %add_ln712_1586"   --->   Operation 4343 'zext' 'zext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4344 [1/1] (1.48ns)   --->   "%add_ln712_1587 = add i12 %zext_ln712_623, i12 %zext_ln712_622"   --->   Operation 4344 'add' 'add_ln712_1587' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln712_625 = zext i11 %add_ln712_1588"   --->   Operation 4345 'zext' 'zext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln712_626 = zext i11 %add_ln712_1590"   --->   Operation 4346 'zext' 'zext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4347 [1/1] (1.48ns)   --->   "%add_ln712_1591 = add i12 %zext_ln712_626, i12 %zext_ln712_625"   --->   Operation 4347 'add' 'add_ln712_1591' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4348 [1/1] (1.48ns)   --->   "%add_ln712_1596 = add i12 %sext_ln1171_228, i12 %sext_ln1171_237"   --->   Operation 4348 'add' 'add_ln712_1596' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4349 [1/1] (1.48ns)   --->   "%add_ln712_1600 = add i12 %sext_ln42_139, i12 %sext_ln42_142"   --->   Operation 4349 'add' 'add_ln712_1600' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4350 [1/1] (1.36ns)   --->   "%add_ln712_1605 = add i10 %sext_ln1171_316, i10 %sext_ln1171_322"   --->   Operation 4350 'add' 'add_ln712_1605' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4351 [1/1] (0.00ns)   --->   "%zext_ln712_630 = zext i11 %add_ln712_1609"   --->   Operation 4351 'zext' 'zext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4352 [1/1] (0.00ns)   --->   "%zext_ln712_631 = zext i11 %add_ln712_1610"   --->   Operation 4352 'zext' 'zext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1611 = add i12 %zext_ln712_631, i12 %zext_ln42_316"   --->   Operation 4353 'add' 'add_ln712_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4354 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1612 = add i12 %add_ln712_1611, i12 %zext_ln712_630"   --->   Operation 4354 'add' 'add_ln712_1612' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4355 [1/1] (1.41ns)   --->   "%add_ln712_1625 = add i11 %zext_ln42_644, i11 %zext_ln42_652"   --->   Operation 4355 'add' 'add_ln712_1625' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln712_602 = sext i12 %add_ln712_1638"   --->   Operation 4356 'sext' 'sext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln712_603 = sext i11 %add_ln712_1639"   --->   Operation 4357 'sext' 'sext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln712_604 = sext i12 %add_ln712_1640"   --->   Operation 4358 'sext' 'sext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1641 = add i13 %sext_ln712_604, i13 %sext_ln712_603"   --->   Operation 4359 'add' 'add_ln712_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4360 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1642 = add i13 %add_ln712_1641, i13 %sext_ln712_602"   --->   Operation 4360 'add' 'add_ln712_1642' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln712_606 = sext i9 %add_ln712_1643"   --->   Operation 4361 'sext' 'sext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4362 [1/1] (1.41ns)   --->   "%add_ln712_1644 = add i11 %sext_ln712_606, i11 %sext_ln1171_238"   --->   Operation 4362 'add' 'add_ln712_1644' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1645 = add i11 %sext_ln42_149, i11 %sext_ln1171_292"   --->   Operation 4363 'add' 'add_ln712_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln712_608 = sext i10 %add_ln712_1646"   --->   Operation 4364 'sext' 'sext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4365 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1647 = add i11 %sext_ln712_608, i11 %add_ln712_1645"   --->   Operation 4365 'add' 'add_ln712_1647' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4366 [1/1] (1.36ns)   --->   "%add_ln712_1653 = add i10 %sext_ln1171_329, i10 %sext_ln717_248"   --->   Operation 4366 'add' 'add_ln712_1653' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4367 [1/1] (1.41ns)   --->   "%add_ln712_1656 = add i11 %zext_ln42_262, i11 %zext_ln42_272"   --->   Operation 4367 'add' 'add_ln712_1656' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1666 = add i12 %zext_ln42_380, i12 %zext_ln42_388"   --->   Operation 4368 'add' 'add_ln712_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4369 [1/1] (0.00ns)   --->   "%zext_ln712_653 = zext i10 %add_ln712_1667"   --->   Operation 4369 'zext' 'zext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4370 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1668 = add i12 %zext_ln712_653, i12 %add_ln712_1666"   --->   Operation 4370 'add' 'add_ln712_1668' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4371 [1/1] (0.00ns)   --->   "%zext_ln712_657 = zext i11 %add_ln712_1671"   --->   Operation 4371 'zext' 'zext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4372 [1/1] (0.00ns)   --->   "%zext_ln712_660 = zext i12 %add_ln712_1674"   --->   Operation 4372 'zext' 'zext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4373 [1/1] (1.54ns)   --->   "%add_ln712_1675 = add i13 %zext_ln712_660, i13 %zext_ln712_657"   --->   Operation 4373 'add' 'add_ln712_1675' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1677 = add i12 %zext_ln42_553, i12 %zext_ln42_599"   --->   Operation 4374 'add' 'add_ln712_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4375 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1678 = add i12 %add_ln712_1677, i12 %zext_ln717_265"   --->   Operation 4375 'add' 'add_ln712_1678' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4376 [1/1] (1.41ns)   --->   "%add_ln712_1679 = add i11 %zext_ln42_633, i11 %zext_ln717_317"   --->   Operation 4376 'add' 'add_ln712_1679' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln712_664 = zext i11 %add_ln712_1679"   --->   Operation 4377 'zext' 'zext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4378 [1/1] (1.41ns)   --->   "%add_ln712_1680 = add i11 %zext_ln42_647, i11 %zext_ln42_689"   --->   Operation 4378 'add' 'add_ln712_1680' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln712_665 = zext i11 %add_ln712_1680"   --->   Operation 4379 'zext' 'zext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4380 [1/1] (1.48ns)   --->   "%add_ln712_1681 = add i12 %zext_ln712_665, i12 %zext_ln712_664"   --->   Operation 4380 'add' 'add_ln712_1681' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.28>
ST_17 : Operation 4381 [1/1] (0.00ns)   --->   "%zext_ln1171_279 = zext i9 %mult_V_87"   --->   Operation 4381 'zext' 'zext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4382 [1/1] (0.00ns)   --->   "%zext_ln717_114 = zext i10 %mult_V_118"   --->   Operation 4382 'zext' 'zext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i12 %trunc_ln717_481"   --->   Operation 4383 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i10 %trunc_ln717_515"   --->   Operation 4384 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4385 [1/1] (0.00ns)   --->   "%zext_ln42_460 = zext i11 %trunc_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4385 'zext' 'zext_ln42_460' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln717_152 = sext i10 %trunc_ln717_569"   --->   Operation 4386 'sext' 'sext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4387 [1/1] (0.00ns)   --->   "%zext_ln42_485 = zext i10 %trunc_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4387 'zext' 'zext_ln42_485' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln717_158 = sext i8 %trunc_ln717_577"   --->   Operation 4388 'sext' 'sext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln42_497 = zext i9 %mult_V_1104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4389 'zext' 'zext_ln42_497' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i9 %trunc_ln717_586"   --->   Operation 4390 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln42_141 = sext i8 %trunc_ln717_597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4391 'sext' 'sext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln42_519 = zext i10 %sext_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4392 'zext' 'zext_ln42_519' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln717_166 = sext i9 %trunc_ln717_602"   --->   Operation 4393 'sext' 'sext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln717_169 = sext i11 %trunc_ln717_605"   --->   Operation 4394 'sext' 'sext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln42_526 = zext i10 %trunc_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4395 'zext' 'zext_ln42_526' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i12 %trunc_ln717_608"   --->   Operation 4396 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i10 %trunc_ln717_610"   --->   Operation 4397 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln717_171 = sext i11 %trunc_ln717_612"   --->   Operation 4398 'sext' 'sext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4399 [1/1] (0.00ns)   --->   "%zext_ln42_528 = zext i10 %trunc_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4399 'zext' 'zext_ln42_528' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln717_173 = sext i12 %trunc_ln717_614"   --->   Operation 4400 'sext' 'sext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4401 [1/1] (0.00ns)   --->   "%zext_ln42_529 = zext i10 %trunc_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4401 'zext' 'zext_ln42_529' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln717_176 = sext i11 %trunc_ln717_619"   --->   Operation 4402 'sext' 'sext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln42_536 = zext i10 %trunc_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4403 'zext' 'zext_ln42_536' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln42_537 = zext i12 %trunc_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4404 'zext' 'zext_ln42_537' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln717_260 = zext i11 %mult_V_1250"   --->   Operation 4405 'zext' 'zext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4406 [1/1] (0.00ns)   --->   "%zext_ln42_541 = zext i11 %trunc_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4406 'zext' 'zext_ln42_541' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4407 [1/1] (0.00ns)   --->   "%zext_ln42_542 = zext i10 %trunc_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4407 'zext' 'zext_ln42_542' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i6 %trunc_ln717_621"   --->   Operation 4408 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i10 %trunc_ln717_624"   --->   Operation 4409 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4410 [1/1] (5.28ns)   --->   "%mul_ln1171_240 = mul i15 %zext_ln1171_539, i15 32725"   --->   Operation 4410 'mul' 'mul_ln1171_240' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4411 [1/1] (0.00ns)   --->   "%trunc_ln717_625 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_240, i32 3, i32 14"   --->   Operation 4411 'partselect' 'trunc_ln717_625' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln1171_540 = zext i8 %p_read_146"   --->   Operation 4412 'zext' 'zext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln42_147 = sext i12 %trunc_ln717_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4413 'sext' 'sext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln42_545 = zext i13 %sext_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4414 'zext' 'zext_ln42_545' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4415 [1/1] (5.28ns)   --->   "%mul_ln1171_242 = mul i14 %zext_ln1171_542, i14 45"   --->   Operation 4415 'mul' 'mul_ln1171_242' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4416 [1/1] (0.00ns)   --->   "%trunc_ln42_401 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_242, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4416 'partselect' 'trunc_ln42_401' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4417 [1/1] (5.28ns)   --->   "%mul_ln1171_244 = mul i14 %zext_ln1171_542, i14 47"   --->   Operation 4417 'mul' 'mul_ln1171_244' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4418 [1/1] (0.00ns)   --->   "%trunc_ln42_404 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_244, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4418 'partselect' 'trunc_ln42_404' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4419 [1/1] (5.28ns)   --->   "%mul_ln717_131 = mul i13 %zext_ln1171_540, i13 22"   --->   Operation 4419 'mul' 'mul_ln717_131' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4420 [1/1] (0.00ns)   --->   "%trunc_ln42_408 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_131, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4420 'partselect' 'trunc_ln42_408' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4421 [1/1] (5.28ns)   --->   "%mul_ln1171_246 = mul i15 %zext_ln1171_543, i15 32717"   --->   Operation 4421 'mul' 'mul_ln1171_246' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4422 [1/1] (0.00ns)   --->   "%trunc_ln717_629 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_246, i32 3, i32 14"   --->   Operation 4422 'partselect' 'trunc_ln717_629' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4423 [1/1] (5.28ns)   --->   "%mul_ln1171_247 = mul i14 %zext_ln717_274, i14 16357"   --->   Operation 4423 'mul' 'mul_ln1171_247' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4424 [1/1] (0.00ns)   --->   "%trunc_ln717_630 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_247, i32 3, i32 13"   --->   Operation 4424 'partselect' 'trunc_ln717_630' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4425 [1/1] (5.28ns)   --->   "%mul_ln717_132 = mul i13 %zext_ln717_271, i13 19"   --->   Operation 4425 'mul' 'mul_ln717_132' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4426 [1/1] (0.00ns)   --->   "%trunc_ln42_413 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_132, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4426 'partselect' 'trunc_ln42_413' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4427 [1/1] (0.00ns)   --->   "%zext_ln1171_555 = zext i8 %p_read_144"   --->   Operation 4427 'zext' 'zext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln717_185 = sext i8 %trunc_ln717_637"   --->   Operation 4428 'sext' 'sext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4429 [1/1] (5.28ns)   --->   "%mul_ln717_133 = mul i13 %zext_ln1171_557, i13 27"   --->   Operation 4429 'mul' 'mul_ln717_133' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4430 [1/1] (0.00ns)   --->   "%trunc_ln42_415 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_133, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4430 'partselect' 'trunc_ln42_415' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4431 [1/1] (5.28ns)   --->   "%mul_ln717_134 = mul i13 %zext_ln1171_557, i13 23"   --->   Operation 4431 'mul' 'mul_ln717_134' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4432 [1/1] (0.00ns)   --->   "%trunc_ln42_417 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_134, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4432 'partselect' 'trunc_ln42_417' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4433 [1/1] (5.28ns)   --->   "%mul_ln717_136 = mul i13 %zext_ln1171_557, i13 22"   --->   Operation 4433 'mul' 'mul_ln717_136' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4434 [1/1] (0.00ns)   --->   "%trunc_ln42_419 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_136, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4434 'partselect' 'trunc_ln42_419' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4435 [1/1] (5.28ns)   --->   "%mul_ln1171_250 = mul i14 %zext_ln1171_555, i14 35"   --->   Operation 4435 'mul' 'mul_ln1171_250' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4436 [1/1] (0.00ns)   --->   "%trunc_ln42_421 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_250, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4436 'partselect' 'trunc_ln42_421' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4437 [1/1] (5.28ns)   --->   "%mul_ln717_137 = mul i13 %zext_ln1171_562, i13 23"   --->   Operation 4437 'mul' 'mul_ln717_137' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4438 [1/1] (0.00ns)   --->   "%mult_V_1376 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_137, i32 3, i32 12"   --->   Operation 4438 'partselect' 'mult_V_1376' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i8 %trunc_ln717_644"   --->   Operation 4439 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln717_188 = sext i8 %mult_V_1383"   --->   Operation 4440 'sext' 'sext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4441 [1/1] (0.00ns)   --->   "%zext_ln717_287 = zext i10 %sext_ln717_188"   --->   Operation 4441 'zext' 'zext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4442 [1/1] (0.00ns)   --->   "%zext_ln42_576 = zext i5 %mult_V_1386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4442 'zext' 'zext_ln42_576' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln42_577 = zext i5 %mult_V_1386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4443 'zext' 'zext_ln42_577' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln42_154 = sext i9 %trunc_ln717_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4444 'sext' 'sext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4445 [1/1] (0.00ns)   --->   "%zext_ln42_578 = zext i10 %sext_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4445 'zext' 'zext_ln42_578' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i11 %trunc_ln717_652"   --->   Operation 4446 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4447 [1/1] (0.00ns)   --->   "%zext_ln42_586 = zext i10 %trunc_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4447 'zext' 'zext_ln42_586' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln717_197 = sext i12 %trunc_ln717_665"   --->   Operation 4448 'sext' 'sext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4449 [1/1] (0.00ns)   --->   "%zext_ln1171_61 = zext i8 %p_read_140"   --->   Operation 4449 'zext' 'zext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4450 [1/1] (0.00ns)   --->   "%shl_ln717_160 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_140, i4 0"   --->   Operation 4450 'bitconcatenate' 'shl_ln717_160' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4451 [1/1] (0.00ns)   --->   "%zext_ln717_299 = zext i12 %shl_ln717_160"   --->   Operation 4451 'zext' 'zext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4452 [1/1] (1.54ns)   --->   "%sub_ln717_154 = sub i13 %zext_ln717_299, i13 %zext_ln1171_61"   --->   Operation 4452 'sub' 'sub_ln717_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4453 [1/1] (0.00ns)   --->   "%trunc_ln42_443 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_154, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4453 'partselect' 'trunc_ln42_443' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4454 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i8 %trunc_ln717_672"   --->   Operation 4454 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln42_161 = sext i11 %trunc_ln717_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4455 'sext' 'sext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln42_608 = zext i9 %trunc_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4456 'zext' 'zext_ln42_608' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4457 [1/1] (0.00ns)   --->   "%zext_ln1171_611 = zext i13 %shl_ln717_168"   --->   Operation 4457 'zext' 'zext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4458 [1/1] (1.53ns)   --->   "%sub_ln1171_383 = sub i14 0, i14 %zext_ln1171_611"   --->   Operation 4458 'sub' 'sub_ln1171_383' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln717_208 = sext i6 %trunc_ln717_696"   --->   Operation 4459 'sext' 'sext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4460 [1/1] (0.00ns)   --->   "%zext_ln42_639 = zext i10 %trunc_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4460 'zext' 'zext_ln42_639' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4461 [1/1] (0.00ns)   --->   "%zext_ln42_641 = zext i9 %trunc_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4461 'zext' 'zext_ln42_641' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i11 %trunc_ln717_709"   --->   Operation 4462 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4463 [1/1] (0.00ns)   --->   "%zext_ln42_648 = zext i10 %trunc_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4463 'zext' 'zext_ln42_648' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4464 [1/1] (0.00ns)   --->   "%zext_ln42_657 = zext i5 %mult_V_1729" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4464 'zext' 'zext_ln42_657' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4465 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i10 %trunc_ln717_728"   --->   Operation 4465 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln42_181 = sext i9 %trunc_ln717_730" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4466 'sext' 'sext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln42_672 = zext i10 %sext_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4467 'zext' 'zext_ln42_672' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln717_229 = sext i9 %trunc_ln717_735"   --->   Operation 4468 'sext' 'sext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i11 %trunc_ln717_737"   --->   Operation 4469 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln42_680 = zext i10 %trunc_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4470 'zext' 'zext_ln42_680' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln717_232 = sext i10 %trunc_ln717_742"   --->   Operation 4471 'sext' 'sext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln717_95 = sext i12 %sub_ln1171_427"   --->   Operation 4472 'sext' 'sext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4473 [1/1] (0.00ns)   --->   "%zext_ln1171_690 = zext i9 %mult_V_1905"   --->   Operation 4473 'zext' 'zext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4474 [1/1] (1.54ns)   --->   "%sub_ln1171_431 = sub i13 %sext_ln717_95, i13 %zext_ln1171_690"   --->   Operation 4474 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4475 [1/1] (0.00ns)   --->   "%trunc_ln717_758 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_431, i32 3, i32 12"   --->   Operation 4475 'partselect' 'trunc_ln717_758' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4476 [1/1] (0.00ns)   --->   "%zext_ln717_357 = zext i9 %mult_V_1953"   --->   Operation 4476 'zext' 'zext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4477 [1/1] (0.00ns)   --->   "%zext_ln42_712 = zext i9 %mult_V_1953" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4477 'zext' 'zext_ln42_712' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln1171_699 = zext i10 %shl_ln1171_181"   --->   Operation 4478 'zext' 'zext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4479 [1/1] (0.00ns)   --->   "%zext_ln1171_700 = zext i10 %shl_ln1171_181"   --->   Operation 4479 'zext' 'zext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4480 [1/1] (1.54ns)   --->   "%sub_ln1171_436 = sub i13 %zext_ln1171_700, i13 %zext_ln1171_697"   --->   Operation 4480 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4481 [1/1] (0.00ns)   --->   "%trunc_ln717_768 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_436, i32 3, i32 12"   --->   Operation 4481 'partselect' 'trunc_ln717_768' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i12 %sub_ln1171_437"   --->   Operation 4482 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4483 [1/1] (0.00ns)   --->   "%zext_ln1171_702 = zext i9 %mult_V_1953"   --->   Operation 4483 'zext' 'zext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4484 [1/1] (1.54ns)   --->   "%sub_ln1171_438 = sub i13 %sext_ln1171_104, i13 %zext_ln717_357"   --->   Operation 4484 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4485 [1/1] (0.00ns)   --->   "%trunc_ln717_769 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_438, i32 3, i32 12"   --->   Operation 4485 'partselect' 'trunc_ln717_769' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4486 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i13 %sub_ln1171_439"   --->   Operation 4486 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4487 [1/1] (1.53ns)   --->   "%sub_ln1171_440 = sub i14 %sext_ln1171_105, i14 %zext_ln1171_699"   --->   Operation 4487 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4488 [1/1] (0.00ns)   --->   "%trunc_ln717_770 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_440, i32 3, i32 13"   --->   Operation 4488 'partselect' 'trunc_ln717_770' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4489 [1/1] (1.54ns)   --->   "%add_ln717_134 = add i13 %zext_ln1171_697, i13 %zext_ln717_357"   --->   Operation 4489 'add' 'add_ln717_134' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4490 [1/1] (0.00ns)   --->   "%trunc_ln42_521 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_134, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4490 'partselect' 'trunc_ln42_521' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i6 %trunc_ln717_775"   --->   Operation 4491 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4492 [1/1] (1.53ns)   --->   "%sub_ln1171_445 = sub i14 %sext_ln1171_105, i14 %zext_ln1171_702"   --->   Operation 4492 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4493 [1/1] (0.00ns)   --->   "%trunc_ln717_776 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_445, i32 3, i32 13"   --->   Operation 4493 'partselect' 'trunc_ln717_776' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4494 [1/1] (1.54ns)   --->   "%sub_ln1171_446 = sub i13 %zext_ln717_357, i13 %zext_ln1171_697"   --->   Operation 4494 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4495 [1/1] (0.00ns)   --->   "%trunc_ln717_777 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_446, i32 3, i32 12"   --->   Operation 4495 'partselect' 'trunc_ln717_777' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4496 [1/1] (0.00ns)   --->   "%zext_ln42_722 = zext i5 %mult_V_1987" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4496 'zext' 'zext_ln42_722' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i11 %trunc_ln717_789"   --->   Operation 4497 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln42_200 = sext i9 %trunc_ln717_792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4498 'sext' 'sext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln42_733 = zext i10 %sext_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4499 'zext' 'zext_ln42_733' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i13 %sub_ln1171_454"   --->   Operation 4500 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4501 [1/1] (0.00ns)   --->   "%zext_ln1171_714 = zext i10 %shl_ln717_192"   --->   Operation 4501 'zext' 'zext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4502 [1/1] (1.53ns)   --->   "%sub_ln1171_455 = sub i14 %sext_ln1171_108, i14 %zext_ln1171_714"   --->   Operation 4502 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4503 [1/1] (0.00ns)   --->   "%trunc_ln717_794 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_455, i32 3, i32 13"   --->   Operation 4503 'partselect' 'trunc_ln717_794' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i9 %trunc_ln717_795"   --->   Operation 4504 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4505 [1/1] (0.00ns)   --->   "%zext_ln42_738 = zext i9 %trunc_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4505 'zext' 'zext_ln42_738' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln712_236 = sext i11 %add_ln712_588"   --->   Operation 4506 'sext' 'sext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln712_237 = sext i12 %add_ln712_589"   --->   Operation 4507 'sext' 'sext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4508 [1/1] (1.54ns)   --->   "%add_ln712_590 = add i13 %sext_ln712_237, i13 %sext_ln712_236"   --->   Operation 4508 'add' 'add_ln712_590' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4509 [1/1] (1.48ns)   --->   "%add_ln712_591 = add i12 %sext_ln717_171, i12 %sext_ln42_161"   --->   Operation 4509 'add' 'add_ln712_591' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln712_245 = sext i13 %add_ln712_606"   --->   Operation 4510 'sext' 'sext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln712_246 = sext i13 %add_ln712_607"   --->   Operation 4511 'sext' 'sext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_608 = add i14 %sext_ln712_246, i14 %sext_ln712_245"   --->   Operation 4512 'add' 'add_ln712_608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln712_252 = sext i12 %add_ln712_611"   --->   Operation 4513 'sext' 'sext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4514 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_612 = add i14 %sext_ln712_252, i14 %add_ln712_608"   --->   Operation 4514 'add' 'add_ln712_612' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4515 [1/1] (1.48ns)   --->   "%add_ln712_613 = add i12 %sext_ln717_176, i12 %sext_ln1171_278"   --->   Operation 4515 'add' 'add_ln712_613' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln712_256 = sext i12 %add_ln712_616"   --->   Operation 4516 'sext' 'sext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln712_257 = sext i8 %add_ln712_617"   --->   Operation 4517 'sext' 'sext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4518 [1/1] (1.54ns)   --->   "%add_ln712_618 = add i13 %sext_ln712_257, i13 %sext_ln712_256"   --->   Operation 4518 'add' 'add_ln712_618' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4519 [1/1] (0.00ns)   --->   "%zext_ln712_234 = zext i11 %add_ln712_650"   --->   Operation 4519 'zext' 'zext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4520 [1/1] (0.00ns)   --->   "%zext_ln712_235 = zext i11 %add_ln712_652"   --->   Operation 4520 'zext' 'zext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4521 [1/1] (1.48ns)   --->   "%add_ln712_653 = add i12 %zext_ln712_235, i12 %zext_ln712_234"   --->   Operation 4521 'add' 'add_ln712_653' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4522 [1/1] (1.41ns)   --->   "%add_ln712_654 = add i10 %trunc_ln42_406, i10 %zext_ln42_577"   --->   Operation 4522 'add' 'add_ln712_654' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln712_272 = sext i13 %add_ln712_661"   --->   Operation 4523 'sext' 'sext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4524 [1/1] (0.00ns)   --->   "%sext_ln712_274 = sext i13 %add_ln712_663"   --->   Operation 4524 'sext' 'sext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_664 = add i14 %sext_ln712_274, i14 %sext_ln712_272"   --->   Operation 4525 'add' 'add_ln712_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln712_277 = sext i13 %add_ln712_668"   --->   Operation 4526 'sext' 'sext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4527 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_669 = add i14 %sext_ln712_277, i14 %add_ln712_664"   --->   Operation 4527 'add' 'add_ln712_669' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4528 [1/1] (1.36ns)   --->   "%add_ln712_670 = add i10 %sext_ln717_166, i10 %sext_ln717_177"   --->   Operation 4528 'add' 'add_ln712_670' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln712_279 = sext i10 %add_ln712_670"   --->   Operation 4529 'sext' 'sext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln712_280 = sext i11 %add_ln712_672"   --->   Operation 4530 'sext' 'sext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4531 [1/1] (1.48ns)   --->   "%add_ln712_673 = add i12 %sext_ln712_280, i12 %sext_ln712_279"   --->   Operation 4531 'add' 'add_ln712_673' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln712_282 = sext i11 %add_ln712_675"   --->   Operation 4532 'sext' 'sext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4533 [1/1] (0.00ns)   --->   "%zext_ln712_242 = zext i11 %add_ln712_676"   --->   Operation 4533 'zext' 'zext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_677 = add i13 %zext_ln712_242, i13 %sext_ln1171_330"   --->   Operation 4534 'add' 'add_ln712_677' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4535 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_678 = add i13 %add_ln712_677, i13 %sext_ln712_282"   --->   Operation 4535 'add' 'add_ln712_678' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4536 [1/1] (0.00ns)   --->   "%zext_ln712_247 = zext i12 %add_ln712_686"   --->   Operation 4536 'zext' 'zext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln712_248 = zext i12 %add_ln712_688"   --->   Operation 4537 'zext' 'zext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4538 [1/1] (1.54ns)   --->   "%add_ln712_689 = add i13 %zext_ln712_248, i13 %zext_ln712_247"   --->   Operation 4538 'add' 'add_ln712_689' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4539 [1/1] (0.00ns)   --->   "%zext_ln712_251 = zext i9 %add_ln712_692"   --->   Operation 4539 'zext' 'zext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4540 [1/1] (1.36ns)   --->   "%add_ln712_693 = add i10 %zext_ln712_251, i10 %zext_ln42_608"   --->   Operation 4540 'add' 'add_ln712_693' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln712_286 = sext i12 %add_ln712_703"   --->   Operation 4541 'sext' 'sext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4542 [1/1] (0.00ns)   --->   "%sext_ln712_287 = sext i11 %add_ln712_704"   --->   Operation 4542 'sext' 'sext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4543 [1/1] (1.54ns)   --->   "%add_ln712_705 = add i13 %sext_ln712_287, i13 %sext_ln712_286"   --->   Operation 4543 'add' 'add_ln712_705' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4544 [1/1] (1.48ns)   --->   "%add_ln712_711 = add i12 %sext_ln717_218, i12 %sext_ln717_232"   --->   Operation 4544 'add' 'add_ln712_711' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4545 [1/1] (1.41ns)   --->   "%add_ln712_731 = add i11 %zext_ln42_648, i11 %zext_ln42_672"   --->   Operation 4545 'add' 'add_ln712_731' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4546 [1/1] (0.00ns)   --->   "%zext_ln712_272 = zext i11 %add_ln712_731"   --->   Operation 4546 'zext' 'zext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4547 [1/1] (0.00ns)   --->   "%zext_ln712_274 = zext i10 %add_ln712_733"   --->   Operation 4547 'zext' 'zext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4548 [1/1] (1.48ns)   --->   "%add_ln712_734 = add i12 %zext_ln712_274, i12 %zext_ln712_272"   --->   Operation 4548 'add' 'add_ln712_734' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4549 [1/1] (0.00ns)   --->   "%zext_ln712_279 = zext i11 %add_ln712_745"   --->   Operation 4549 'zext' 'zext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4550 [1/1] (0.00ns)   --->   "%zext_ln712_280 = zext i11 %add_ln712_746"   --->   Operation 4550 'zext' 'zext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4551 [1/1] (1.48ns)   --->   "%add_ln712_747 = add i12 %zext_ln712_280, i12 %zext_ln712_279"   --->   Operation 4551 'add' 'add_ln712_747' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4552 [1/1] (0.00ns)   --->   "%zext_ln712_282 = zext i11 %add_ln712_748"   --->   Operation 4552 'zext' 'zext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4553 [1/1] (0.00ns)   --->   "%or_ln712_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %mult_V_1987"   --->   Operation 4553 'bitconcatenate' 'or_ln712_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i9 %or_ln712_4"   --->   Operation 4554 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4555 [1/1] (1.48ns)   --->   "%add_ln712_749 = add i12 %sext_ln712_225, i12 %zext_ln712_282"   --->   Operation 4555 'add' 'add_ln712_749' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4556 [1/1] (0.00ns)   --->   "%zext_ln712_287 = zext i11 %add_ln712_764"   --->   Operation 4556 'zext' 'zext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln712_233 = sext i12 %add_ln712_769"   --->   Operation 4557 'sext' 'sext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4558 [1/1] (1.54ns)   --->   "%add_ln712_770 = add i13 %sext_ln712_233, i13 %zext_ln712_287"   --->   Operation 4558 'add' 'add_ln712_770' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln712_317 = sext i13 %add_ln712_779"   --->   Operation 4559 'sext' 'sext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln712_320 = sext i13 %add_ln712_782"   --->   Operation 4560 'sext' 'sext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4561 [1/1] (1.53ns)   --->   "%add_ln712_783 = add i14 %sext_ln712_320, i14 %sext_ln712_317"   --->   Operation 4561 'add' 'add_ln712_783' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4562 [1/1] (1.48ns)   --->   "%add_ln712_787 = add i12 %sext_ln717_185, i12 %sext_ln1171_286"   --->   Operation 4562 'add' 'add_ln712_787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4563 [1/1] (0.00ns)   --->   "%zext_ln712_295 = zext i12 %add_ln712_805"   --->   Operation 4563 'zext' 'zext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4564 [1/1] (0.00ns)   --->   "%zext_ln712_299 = zext i12 %add_ln712_811"   --->   Operation 4564 'zext' 'zext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4565 [1/1] (1.54ns)   --->   "%add_ln712_812 = add i13 %zext_ln712_299, i13 %zext_ln712_295"   --->   Operation 4565 'add' 'add_ln712_812' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4566 [1/1] (0.00ns)   --->   "%zext_ln712_301 = zext i12 %add_ln712_813"   --->   Operation 4566 'zext' 'zext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4567 [1/1] (1.54ns)   --->   "%add_ln712_814 = add i13 %zext_ln712_301, i13 %zext_ln42_537"   --->   Operation 4567 'add' 'add_ln712_814' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4568 [1/1] (1.41ns)   --->   "%add_ln712_819 = add i11 %zext_ln42_641, i11 %zext_ln42_648"   --->   Operation 4568 'add' 'add_ln712_819' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln712_339 = sext i13 %add_ln712_829"   --->   Operation 4569 'sext' 'sext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln712_340 = sext i13 %add_ln712_830"   --->   Operation 4570 'sext' 'sext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln712_341 = sext i13 %add_ln712_831"   --->   Operation 4571 'sext' 'sext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_832 = add i14 %sext_ln712_341, i14 %sext_ln712_340"   --->   Operation 4572 'add' 'add_ln712_832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4573 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_833 = add i14 %add_ln712_832, i14 %sext_ln712_339"   --->   Operation 4573 'add' 'add_ln712_833' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln712_345 = sext i12 %add_ln712_836"   --->   Operation 4574 'sext' 'sext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4575 [1/1] (0.00ns)   --->   "%zext_ln712_310 = zext i11 %add_ln712_839"   --->   Operation 4575 'zext' 'zext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4576 [1/1] (1.54ns)   --->   "%add_ln712_840 = add i13 %zext_ln712_310, i13 %sext_ln712_345"   --->   Operation 4576 'add' 'add_ln712_840' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4577 [1/1] (0.00ns)   --->   "%zext_ln712_315 = zext i6 %add_ln712_848"   --->   Operation 4577 'zext' 'zext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_849 = add i11 %zext_ln42_657, i11 %zext_ln42_672"   --->   Operation 4578 'add' 'add_ln712_849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4579 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_850 = add i11 %add_ln712_849, i11 %zext_ln712_315"   --->   Operation 4579 'add' 'add_ln712_850' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4580 [1/1] (1.41ns)   --->   "%add_ln712_851 = add i11 %zext_ln42_680, i11 %zext_ln42_712"   --->   Operation 4580 'add' 'add_ln712_851' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4581 [1/1] (0.00ns)   --->   "%zext_ln712_317 = zext i11 %add_ln712_851"   --->   Operation 4581 'zext' 'zext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4582 [1/1] (0.00ns)   --->   "%zext_ln712_318 = zext i11 %add_ln712_852"   --->   Operation 4582 'zext' 'zext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4583 [1/1] (1.48ns)   --->   "%add_ln712_853 = add i12 %zext_ln712_318, i12 %zext_ln712_317"   --->   Operation 4583 'add' 'add_ln712_853' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_865 = add i11 %sext_ln717_158, i11 %sext_ln1171_274"   --->   Operation 4584 'add' 'add_ln712_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln712_357 = sext i10 %add_ln712_867"   --->   Operation 4585 'sext' 'sext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4586 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_868 = add i11 %sext_ln712_357, i11 %add_ln712_865"   --->   Operation 4586 'add' 'add_ln712_868' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4587 [1/1] (1.53ns)   --->   "%add_ln712_884 = add i14 %zext_ln717_260, i14 %zext_ln42_545"   --->   Operation 4587 'add' 'add_ln712_884' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4588 [1/1] (0.00ns)   --->   "%zext_ln712_330 = zext i10 %add_ln712_887"   --->   Operation 4588 'zext' 'zext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln712_267 = sext i12 %add_ln712_889"   --->   Operation 4589 'sext' 'sext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4590 [1/1] (1.54ns)   --->   "%add_ln712_890 = add i13 %sext_ln712_267, i13 %zext_ln712_330"   --->   Operation 4590 'add' 'add_ln712_890' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4591 [1/1] (0.00ns)   --->   "%zext_ln712_337 = zext i12 %add_ln712_923"   --->   Operation 4591 'zext' 'zext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4592 [1/1] (0.00ns)   --->   "%zext_ln712_341 = zext i13 %add_ln712_929"   --->   Operation 4592 'zext' 'zext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4593 [1/1] (1.53ns)   --->   "%add_ln712_930 = add i14 %zext_ln712_341, i14 %zext_ln712_337"   --->   Operation 4593 'add' 'add_ln712_930' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4594 [1/1] (0.00ns)   --->   "%zext_ln712_346 = zext i11 %add_ln712_937"   --->   Operation 4594 'zext' 'zext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4595 [1/1] (0.00ns)   --->   "%zext_ln712_348 = zext i11 %add_ln712_940"   --->   Operation 4595 'zext' 'zext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4596 [1/1] (1.48ns)   --->   "%add_ln712_941 = add i12 %zext_ln712_348, i12 %zext_ln712_346"   --->   Operation 4596 'add' 'add_ln712_941' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln712_383 = sext i11 %add_ln712_949"   --->   Operation 4597 'sext' 'sext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln712_384 = sext i11 %add_ln712_950"   --->   Operation 4598 'sext' 'sext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_951 = add i12 %sext_ln712_384, i12 %sext_ln717_187"   --->   Operation 4599 'add' 'add_ln712_951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4600 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_952 = add i12 %add_ln712_951, i12 %sext_ln712_383"   --->   Operation 4600 'add' 'add_ln712_952' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln712_387 = sext i10 %add_ln712_954"   --->   Operation 4601 'sext' 'sext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln712_388 = sext i12 %add_ln712_956"   --->   Operation 4602 'sext' 'sext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4603 [1/1] (1.54ns)   --->   "%add_ln712_957 = add i13 %sext_ln712_388, i13 %sext_ln712_387"   --->   Operation 4603 'add' 'add_ln712_957' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4604 [1/1] (0.00ns)   --->   "%zext_ln712_357 = zext i12 %add_ln712_967"   --->   Operation 4604 'zext' 'zext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4605 [1/1] (0.00ns)   --->   "%zext_ln712_360 = zext i12 %add_ln712_971"   --->   Operation 4605 'zext' 'zext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4606 [1/1] (1.54ns)   --->   "%add_ln712_972 = add i13 %zext_ln712_360, i13 %zext_ln712_357"   --->   Operation 4606 'add' 'add_ln712_972' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4607 [1/1] (0.00ns)   --->   "%zext_ln712_362 = zext i11 %add_ln712_973"   --->   Operation 4607 'zext' 'zext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4608 [1/1] (0.00ns)   --->   "%zext_ln712_364 = zext i11 %add_ln712_975"   --->   Operation 4608 'zext' 'zext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4609 [1/1] (1.48ns)   --->   "%add_ln712_976 = add i12 %zext_ln712_364, i12 %zext_ln712_362"   --->   Operation 4609 'add' 'add_ln712_976' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln712_367 = zext i12 %add_ln712_978"   --->   Operation 4610 'zext' 'zext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln712_293 = sext i10 %add_ln712_980"   --->   Operation 4611 'sext' 'sext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4612 [1/1] (1.54ns)   --->   "%add_ln712_981 = add i13 %sext_ln712_293, i13 %zext_ln712_367"   --->   Operation 4612 'add' 'add_ln712_981' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln712_395 = sext i9 %add_ln712_988"   --->   Operation 4613 'sext' 'sext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_990 = add i12 %add_ln712_989, i12 %sext_ln1171_293"   --->   Operation 4614 'add' 'add_ln712_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4615 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_991 = add i12 %add_ln712_990, i12 %sext_ln712_395"   --->   Operation 4615 'add' 'add_ln712_991' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4616 [1/1] (0.00ns)   --->   "%zext_ln712_382 = zext i11 %add_ln712_1030"   --->   Operation 4616 'zext' 'zext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4617 [1/1] (0.00ns)   --->   "%zext_ln712_383 = zext i11 %add_ln712_1032"   --->   Operation 4617 'zext' 'zext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4618 [1/1] (1.48ns)   --->   "%add_ln712_1033 = add i12 %zext_ln712_383, i12 %zext_ln712_382"   --->   Operation 4618 'add' 'add_ln712_1033' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4619 [1/1] (0.00ns)   --->   "%zext_ln712_386 = zext i12 %add_ln712_1035"   --->   Operation 4619 'zext' 'zext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4620 [1/1] (1.54ns)   --->   "%add_ln712_1036 = add i13 %zext_ln712_386, i13 %zext_ln42_541"   --->   Operation 4620 'add' 'add_ln712_1036' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4621 [1/1] (0.00ns)   --->   "%zext_ln712_388 = zext i12 %add_ln712_1037"   --->   Operation 4621 'zext' 'zext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4622 [1/1] (1.54ns)   --->   "%add_ln712_1038 = add i13 %zext_ln712_388, i13 %zext_ln717_287"   --->   Operation 4622 'add' 'add_ln712_1038' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln712_311 = sext i13 %add_ln712_1052"   --->   Operation 4623 'sext' 'sext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln712_402 = zext i13 %add_ln712_1057"   --->   Operation 4624 'zext' 'zext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4625 [1/1] (1.53ns)   --->   "%add_ln712_1058 = add i15 %zext_ln712_402, i15 %sext_ln712_311"   --->   Operation 4625 'add' 'add_ln712_1058' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln712_416 = sext i12 %add_ln712_1071"   --->   Operation 4626 'sext' 'sext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4627 [1/1] (0.00ns)   --->   "%sext_ln712_419 = sext i12 %add_ln712_1074"   --->   Operation 4627 'sext' 'sext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4628 [1/1] (1.54ns)   --->   "%add_ln712_1075 = add i13 %sext_ln712_419, i13 %sext_ln712_416"   --->   Operation 4628 'add' 'add_ln712_1075' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4629 [1/1] (1.48ns)   --->   "%add_ln712_1086 = add i11 %trunc_ln42_371, i11 %zext_ln42_542"   --->   Operation 4629 'add' 'add_ln712_1086' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4630 [1/1] (0.00ns)   --->   "%zext_ln712_421 = zext i8 %add_ln712_1092"   --->   Operation 4630 'zext' 'zext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4631 [1/1] (1.36ns)   --->   "%add_ln712_1093 = add i9 %trunc_ln42_531, i9 96"   --->   Operation 4631 'add' 'add_ln712_1093' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln712_422 = zext i9 %add_ln712_1093"   --->   Operation 4632 'zext' 'zext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4633 [1/1] (1.36ns)   --->   "%add_ln712_1094 = add i10 %zext_ln712_422, i10 %zext_ln712_421"   --->   Operation 4633 'add' 'add_ln712_1094' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln712_432 = sext i12 %add_ln712_1101"   --->   Operation 4634 'sext' 'sext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln712_435 = sext i12 %add_ln712_1106"   --->   Operation 4635 'sext' 'sext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4636 [1/1] (1.54ns)   --->   "%add_ln712_1107 = add i13 %sext_ln712_435, i13 %sext_ln712_432"   --->   Operation 4636 'add' 'add_ln712_1107' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln712_437 = sext i12 %add_ln712_1108"   --->   Operation 4637 'sext' 'sext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4638 [1/1] (0.00ns)   --->   "%sext_ln712_438 = sext i12 %add_ln712_1110"   --->   Operation 4638 'sext' 'sext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4639 [1/1] (1.54ns)   --->   "%add_ln712_1111 = add i13 %sext_ln712_438, i13 %sext_ln712_437"   --->   Operation 4639 'add' 'add_ln712_1111' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4640 [1/1] (0.00ns)   --->   "%zext_ln712_435 = zext i10 %add_ln712_1124"   --->   Operation 4640 'zext' 'zext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4641 [1/1] (0.00ns)   --->   "%zext_ln712_436 = zext i11 %add_ln712_1126"   --->   Operation 4641 'zext' 'zext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4642 [1/1] (1.48ns)   --->   "%add_ln712_1127 = add i12 %zext_ln712_436, i12 %zext_ln712_435"   --->   Operation 4642 'add' 'add_ln712_1127' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1130 = add i12 %add_ln712_1129, i12 %zext_ln42_576"   --->   Operation 4643 'add' 'add_ln712_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4644 [1/1] (0.00ns)   --->   "%zext_ln712_440 = zext i11 %add_ln712_1132"   --->   Operation 4644 'zext' 'zext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4645 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1133 = add i12 %zext_ln712_440, i12 %add_ln712_1130"   --->   Operation 4645 'add' 'add_ln712_1133' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln712_443 = sext i13 %add_ln712_1144"   --->   Operation 4646 'sext' 'sext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln712_446 = sext i13 %add_ln712_1148"   --->   Operation 4647 'sext' 'sext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4648 [1/1] (1.53ns)   --->   "%add_ln712_1149 = add i14 %sext_ln712_446, i14 %sext_ln712_443"   --->   Operation 4648 'add' 'add_ln712_1149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln712_451 = sext i13 %add_ln712_1153"   --->   Operation 4649 'sext' 'sext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln712_455 = sext i13 %add_ln712_1157"   --->   Operation 4650 'sext' 'sext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4651 [1/1] (1.53ns)   --->   "%add_ln712_1158 = add i14 %sext_ln712_455, i14 %sext_ln712_451"   --->   Operation 4651 'add' 'add_ln712_1158' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4652 [1/1] (0.00ns)   --->   "%zext_ln712_445 = zext i12 %add_ln712_1163"   --->   Operation 4652 'zext' 'zext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4653 [1/1] (0.00ns)   --->   "%zext_ln712_448 = zext i12 %add_ln712_1167"   --->   Operation 4653 'zext' 'zext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4654 [1/1] (1.54ns)   --->   "%add_ln712_1168 = add i13 %zext_ln712_448, i13 %zext_ln712_445"   --->   Operation 4654 'add' 'add_ln712_1168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4655 [1/1] (1.41ns)   --->   "%add_ln712_1169 = add i11 %zext_ln42_528, i11 %zext_ln42_578"   --->   Operation 4655 'add' 'add_ln712_1169' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln712_450 = zext i11 %add_ln712_1169"   --->   Operation 4656 'zext' 'zext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4657 [1/1] (0.00ns)   --->   "%zext_ln712_451 = zext i11 %add_ln712_1171"   --->   Operation 4657 'zext' 'zext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4658 [1/1] (1.48ns)   --->   "%add_ln712_1172 = add i12 %zext_ln712_451, i12 %zext_ln712_450"   --->   Operation 4658 'add' 'add_ln712_1172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1174 = add i11 %zext_ln42_733, i11 352"   --->   Operation 4659 'add' 'add_ln712_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4660 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1175 = add i11 %add_ln712_1174, i11 %zext_ln42_722"   --->   Operation 4660 'add' 'add_ln712_1175' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4661 [1/1] (0.00ns)   --->   "%sext_ln712_475 = sext i14 %add_ln712_1196"   --->   Operation 4661 'sext' 'sext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1202"   --->   Operation 4662 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4663 [1/1] (1.52ns)   --->   "%add_ln712_1203 = add i15 %sext_ln712_478, i15 %sext_ln712_475"   --->   Operation 4663 'add' 'add_ln712_1203' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln712_464 = zext i12 %add_ln712_1211"   --->   Operation 4664 'zext' 'zext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln712_467 = zext i12 %add_ln712_1214"   --->   Operation 4665 'zext' 'zext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4666 [1/1] (1.54ns)   --->   "%add_ln712_1215 = add i13 %zext_ln712_467, i13 %zext_ln712_464"   --->   Operation 4666 'add' 'add_ln712_1215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln712_473 = zext i10 %add_ln712_1222"   --->   Operation 4667 'zext' 'zext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4668 [1/1] (1.54ns)   --->   "%add_ln712_1223 = add i12 %zext_ln712_473, i12 %trunc_ln42_506"   --->   Operation 4668 'add' 'add_ln712_1223' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i11 %add_ln712_1239"   --->   Operation 4669 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1240 = add i13 %sext_ln717_169, i13 %sext_ln717_173"   --->   Operation 4670 'add' 'add_ln712_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4671 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1241 = add i13 %add_ln712_1240, i13 %sext_ln712_485"   --->   Operation 4671 'add' 'add_ln712_1241' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4672 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i11 %add_ln712_1242"   --->   Operation 4672 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i12 %add_ln712_1244"   --->   Operation 4673 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4674 [1/1] (1.54ns)   --->   "%add_ln712_1245 = add i13 %sext_ln712_488, i13 %sext_ln712_487"   --->   Operation 4674 'add' 'add_ln712_1245' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4675 [1/1] (0.00ns)   --->   "%zext_ln712_479 = zext i12 %add_ln712_1256"   --->   Operation 4675 'zext' 'zext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln712_481 = zext i12 %add_ln712_1258"   --->   Operation 4676 'zext' 'zext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4677 [1/1] (1.54ns)   --->   "%add_ln712_1259 = add i13 %zext_ln712_481, i13 %zext_ln712_479"   --->   Operation 4677 'add' 'add_ln712_1259' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4678 [1/1] (1.41ns)   --->   "%add_ln712_1284 = add i11 %zext_ln42_497, i11 %zext_ln42_529"   --->   Operation 4678 'add' 'add_ln712_1284' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4679 [1/1] (0.00ns)   --->   "%zext_ln712_487 = zext i11 %add_ln712_1284"   --->   Operation 4679 'zext' 'zext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4680 [1/1] (0.00ns)   --->   "%zext_ln712_488 = zext i11 %add_ln712_1285"   --->   Operation 4680 'zext' 'zext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4681 [1/1] (1.48ns)   --->   "%add_ln712_1286 = add i12 %zext_ln712_488, i12 %zext_ln712_487"   --->   Operation 4681 'add' 'add_ln712_1286' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i12 %add_ln712_1300"   --->   Operation 4682 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i13 %add_ln712_1306"   --->   Operation 4683 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4684 [1/1] (1.53ns)   --->   "%add_ln712_1307 = add i14 %sext_ln712_508, i14 %sext_ln712_504"   --->   Operation 4684 'add' 'add_ln712_1307' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4685 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i12 %add_ln712_1310"   --->   Operation 4685 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i11 %add_ln712_1311"   --->   Operation 4686 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4687 [1/1] (1.54ns)   --->   "%add_ln712_1312 = add i13 %sext_ln712_513, i13 %sext_ln712_512"   --->   Operation 4687 'add' 'add_ln712_1312' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln712_502 = zext i12 %add_ln712_1326"   --->   Operation 4688 'zext' 'zext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4689 [1/1] (0.00ns)   --->   "%zext_ln712_508 = zext i13 %add_ln712_1332"   --->   Operation 4689 'zext' 'zext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4690 [1/1] (1.53ns)   --->   "%add_ln712_1333 = add i14 %zext_ln712_508, i14 %zext_ln712_502"   --->   Operation 4690 'add' 'add_ln712_1333' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4691 [1/1] (0.00ns)   --->   "%zext_ln712_510 = zext i10 %add_ln712_1335"   --->   Operation 4691 'zext' 'zext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4692 [1/1] (0.00ns)   --->   "%zext_ln712_513 = zext i12 %add_ln712_1338"   --->   Operation 4692 'zext' 'zext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4693 [1/1] (1.54ns)   --->   "%add_ln712_1339 = add i13 %zext_ln712_513, i13 %zext_ln712_510"   --->   Operation 4693 'add' 'add_ln712_1339' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4694 [1/1] (0.00ns)   --->   "%zext_ln712_515 = zext i12 %add_ln712_1341"   --->   Operation 4694 'zext' 'zext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln712_517 = zext i11 %add_ln712_1344"   --->   Operation 4695 'zext' 'zext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4696 [1/1] (1.54ns)   --->   "%add_ln712_1345 = add i13 %zext_ln712_517, i13 %zext_ln712_515"   --->   Operation 4696 'add' 'add_ln712_1345' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i13 %add_ln712_1350"   --->   Operation 4697 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i13 %add_ln712_1352"   --->   Operation 4698 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4699 [1/1] (1.53ns)   --->   "%add_ln712_1353 = add i14 %sext_ln712_522, i14 %sext_ln712_521"   --->   Operation 4699 'add' 'add_ln712_1353' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln712_525 = sext i9 %add_ln712_1356"   --->   Operation 4700 'sext' 'sext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4701 [1/1] (1.41ns)   --->   "%add_ln712_1357 = add i11 %sext_ln712_525, i11 %sext_ln717_152"   --->   Operation 4701 'add' 'add_ln712_1357' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln712_530 = sext i13 %add_ln712_1364"   --->   Operation 4702 'sext' 'sext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln712_525 = zext i13 %add_ln712_1370"   --->   Operation 4703 'zext' 'zext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4704 [1/1] (1.53ns)   --->   "%add_ln712_1371 = add i14 %zext_ln712_525, i14 %sext_ln712_530"   --->   Operation 4704 'add' 'add_ln712_1371' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4705 [1/1] (0.00ns)   --->   "%zext_ln712_530 = zext i11 %add_ln712_1379"   --->   Operation 4705 'zext' 'zext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4706 [1/1] (0.00ns)   --->   "%zext_ln712_531 = zext i11 %add_ln712_1381"   --->   Operation 4706 'zext' 'zext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4707 [1/1] (1.48ns)   --->   "%add_ln712_1382 = add i12 %zext_ln712_531, i12 %zext_ln712_530"   --->   Operation 4707 'add' 'add_ln712_1382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4708 [1/1] (0.00ns)   --->   "%zext_ln712_534 = zext i11 %add_ln712_1384"   --->   Operation 4708 'zext' 'zext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4709 [1/1] (1.48ns)   --->   "%add_ln712_1385 = add i12 %zext_ln712_534, i12 %zext_ln42_586"   --->   Operation 4709 'add' 'add_ln712_1385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4710 [1/1] (1.41ns)   --->   "%add_ln712_1386 = add i11 %zext_ln42_639, i11 %zext_ln42_643"   --->   Operation 4710 'add' 'add_ln712_1386' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4711 [1/1] (1.48ns)   --->   "%add_ln712_1408 = add i12 %sext_ln1171_335, i12 %zext_ln717_114"   --->   Operation 4711 'add' 'add_ln712_1408' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4712 [1/1] (0.00ns)   --->   "%zext_ln712_550 = zext i10 %add_ln712_1426"   --->   Operation 4712 'zext' 'zext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4713 [1/1] (0.00ns)   --->   "%zext_ln712_551 = zext i11 %add_ln712_1428"   --->   Operation 4713 'zext' 'zext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4714 [1/1] (1.48ns)   --->   "%add_ln712_1429 = add i12 %zext_ln712_551, i12 %zext_ln712_550"   --->   Operation 4714 'add' 'add_ln712_1429' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4715 [1/1] (0.00ns)   --->   "%zext_ln712_554 = zext i11 %add_ln712_1431"   --->   Operation 4715 'zext' 'zext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4716 [1/1] (0.00ns)   --->   "%zext_ln712_556 = zext i10 %add_ln712_1433"   --->   Operation 4716 'zext' 'zext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4717 [1/1] (1.48ns)   --->   "%add_ln712_1434 = add i12 %zext_ln712_556, i12 %zext_ln712_554"   --->   Operation 4717 'add' 'add_ln712_1434' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i12 %add_ln712_1443"   --->   Operation 4718 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4719 [1/1] (1.54ns)   --->   "%add_ln712_1444 = add i13 %sext_ln712_545, i13 %sext_ln1171_227"   --->   Operation 4719 'add' 'add_ln712_1444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i11 %add_ln712_1445"   --->   Operation 4720 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln712_548 = sext i12 %add_ln712_1446"   --->   Operation 4721 'sext' 'sext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4722 [1/1] (1.54ns)   --->   "%add_ln712_1447 = add i13 %sext_ln712_548, i13 %sext_ln712_547"   --->   Operation 4722 'add' 'add_ln712_1447' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4723 [1/1] (1.36ns)   --->   "%add_ln712_1453 = add i11 %sext_ln1171_337, i11 %zext_ln1171_279"   --->   Operation 4723 'add' 'add_ln712_1453' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4724 [1/1] (0.00ns)   --->   "%zext_ln712_565 = zext i11 %add_ln712_1465"   --->   Operation 4724 'zext' 'zext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4725 [1/1] (0.00ns)   --->   "%zext_ln712_568 = zext i12 %add_ln712_1468"   --->   Operation 4725 'zext' 'zext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4726 [1/1] (1.54ns)   --->   "%add_ln712_1469 = add i13 %zext_ln712_568, i13 %zext_ln712_565"   --->   Operation 4726 'add' 'add_ln712_1469' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4727 [1/1] (0.00ns)   --->   "%zext_ln712_571 = zext i11 %add_ln712_1471"   --->   Operation 4727 'zext' 'zext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4728 [1/1] (0.00ns)   --->   "%zext_ln712_572 = zext i11 %add_ln712_1472"   --->   Operation 4728 'zext' 'zext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4729 [1/1] (0.00ns)   --->   "%zext_ln712_573 = zext i11 %add_ln712_1473"   --->   Operation 4729 'zext' 'zext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1474 = add i12 %zext_ln712_573, i12 %zext_ln712_572"   --->   Operation 4730 'add' 'add_ln712_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4731 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1475 = add i12 %add_ln712_1474, i12 %zext_ln712_571"   --->   Operation 4731 'add' 'add_ln712_1475' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4732 [1/1] (0.00ns)   --->   "%zext_ln712_578 = zext i11 %add_ln712_1482"   --->   Operation 4732 'zext' 'zext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4733 [1/1] (0.00ns)   --->   "%zext_ln712_582 = zext i12 %add_ln712_1488"   --->   Operation 4733 'zext' 'zext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4734 [1/1] (1.54ns)   --->   "%add_ln712_1489 = add i13 %zext_ln712_582, i13 %zext_ln712_578"   --->   Operation 4734 'add' 'add_ln712_1489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4735 [1/1] (1.41ns)   --->   "%add_ln712_1504 = add i11 %zext_ln42_526, i11 %zext_ln42_535"   --->   Operation 4735 'add' 'add_ln712_1504' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4736 [1/1] (0.00ns)   --->   "%zext_ln712_589 = zext i11 %add_ln712_1504"   --->   Operation 4736 'zext' 'zext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4737 [1/1] (1.48ns)   --->   "%add_ln712_1505 = add i12 %zext_ln712_589, i12 %zext_ln42_519"   --->   Operation 4737 'add' 'add_ln712_1505' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4738 [1/1] (0.00ns)   --->   "%zext_ln712_592 = zext i11 %add_ln712_1508"   --->   Operation 4738 'zext' 'zext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln712_427 = sext i12 %add_ln712_1510"   --->   Operation 4739 'sext' 'sext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4740 [1/1] (1.54ns)   --->   "%add_ln712_1511 = add i13 %sext_ln712_427, i13 %zext_ln712_592"   --->   Operation 4740 'add' 'add_ln712_1511' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln712_568 = sext i12 %add_ln712_1515"   --->   Operation 4741 'sext' 'sext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln712_570 = sext i11 %add_ln712_1517"   --->   Operation 4742 'sext' 'sext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4743 [1/1] (1.54ns)   --->   "%add_ln712_1518 = add i13 %sext_ln712_570, i13 %sext_ln712_568"   --->   Operation 4743 'add' 'add_ln712_1518' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln712_572 = sext i11 %add_ln712_1520"   --->   Operation 4744 'sext' 'sext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln712_573 = sext i11 %add_ln712_1521"   --->   Operation 4745 'sext' 'sext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1522 = add i13 %sext_ln712_573, i13 %sext_ln1171_272"   --->   Operation 4746 'add' 'add_ln712_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4747 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1523 = add i13 %add_ln712_1522, i13 %sext_ln712_572"   --->   Operation 4747 'add' 'add_ln712_1523' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1526 = add i11 %add_ln712_1525, i11 %sext_ln717_229"   --->   Operation 4748 'add' 'add_ln712_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln712_594 = zext i7 %add_ln712_1528"   --->   Operation 4749 'zext' 'zext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4750 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1529 = add i11 %zext_ln712_594, i11 %add_ln712_1526"   --->   Operation 4750 'add' 'add_ln712_1529' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4751 [1/1] (0.00ns)   --->   "%zext_ln712_601 = zext i12 %add_ln712_1541"   --->   Operation 4751 'zext' 'zext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln712_605 = zext i12 %add_ln712_1546"   --->   Operation 4752 'zext' 'zext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4753 [1/1] (1.54ns)   --->   "%add_ln712_1547 = add i13 %zext_ln712_605, i13 %zext_ln712_601"   --->   Operation 4753 'add' 'add_ln712_1547' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4754 [1/1] (0.00ns)   --->   "%zext_ln712_610 = zext i12 %add_ln712_1552"   --->   Operation 4754 'zext' 'zext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4755 [1/1] (0.00ns)   --->   "%zext_ln712_612 = zext i11 %add_ln712_1557"   --->   Operation 4755 'zext' 'zext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4756 [1/1] (1.54ns)   --->   "%add_ln712_1558 = add i13 %zext_ln712_612, i13 %zext_ln712_610"   --->   Operation 4756 'add' 'add_ln712_1558' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln712_584 = sext i11 %add_ln712_1568"   --->   Operation 4757 'sext' 'sext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1569 = add i13 %sext_ln717_197, i13 %sext_ln717_208"   --->   Operation 4758 'add' 'add_ln712_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4759 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1570 = add i13 %add_ln712_1569, i13 %sext_ln712_584"   --->   Operation 4759 'add' 'add_ln712_1570' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4760 [1/1] (0.00ns)   --->   "%zext_ln712_618 = zext i12 %add_ln712_1579"   --->   Operation 4760 'zext' 'zext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4761 [1/1] (0.00ns)   --->   "%zext_ln712_620 = zext i12 %add_ln712_1583"   --->   Operation 4761 'zext' 'zext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4762 [1/1] (1.54ns)   --->   "%add_ln712_1584 = add i13 %zext_ln712_620, i13 %zext_ln712_618"   --->   Operation 4762 'add' 'add_ln712_1584' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4763 [1/1] (0.00ns)   --->   "%zext_ln712_624 = zext i12 %add_ln712_1587"   --->   Operation 4763 'zext' 'zext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4764 [1/1] (0.00ns)   --->   "%zext_ln712_627 = zext i12 %add_ln712_1591"   --->   Operation 4764 'zext' 'zext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4765 [1/1] (1.54ns)   --->   "%add_ln712_1592 = add i13 %zext_ln712_627, i13 %zext_ln712_624"   --->   Operation 4765 'add' 'add_ln712_1592' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4766 [1/1] (0.00ns)   --->   "%sext_ln712_590 = sext i12 %add_ln712_1596"   --->   Operation 4766 'sext' 'sext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4767 [1/1] (1.54ns)   --->   "%add_ln712_1597 = add i13 %sext_ln712_590, i13 %sext_ln1171_213"   --->   Operation 4767 'add' 'add_ln712_1597' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln712_593 = sext i12 %add_ln712_1599"   --->   Operation 4768 'sext' 'sext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln712_594 = sext i12 %add_ln712_1600"   --->   Operation 4769 'sext' 'sext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1601 = add i13 %sext_ln712_594, i13 %sext_ln717_161"   --->   Operation 4770 'add' 'add_ln712_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4771 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1602 = add i13 %add_ln712_1601, i13 %sext_ln712_593"   --->   Operation 4771 'add' 'add_ln712_1602' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln712_597 = sext i10 %add_ln712_1605"   --->   Operation 4772 'sext' 'sext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4773 [1/1] (1.41ns)   --->   "%add_ln712_1606 = add i11 %sext_ln712_597, i11 %sext_ln42_183"   --->   Operation 4773 'add' 'add_ln712_1606' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4774 [1/1] (1.41ns)   --->   "%add_ln712_1619 = add i11 %zext_ln42_485, i11 %zext_ln42_536"   --->   Operation 4774 'add' 'add_ln712_1619' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln712_637 = zext i11 %add_ln712_1619"   --->   Operation 4775 'zext' 'zext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4776 [1/1] (1.48ns)   --->   "%add_ln712_1620 = add i12 %zext_ln712_637, i12 %zext_ln42_460"   --->   Operation 4776 'add' 'add_ln712_1620' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1631 = add i11 %zext_ln1171_619, i11 800"   --->   Operation 4777 'add' 'add_ln712_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4778 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1632 = add i11 %add_ln712_1631, i11 %zext_ln42_738"   --->   Operation 4778 'add' 'add_ln712_1632' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln712_607 = sext i11 %add_ln712_1644"   --->   Operation 4779 'sext' 'sext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln712_609 = sext i11 %add_ln712_1647"   --->   Operation 4780 'sext' 'sext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4781 [1/1] (1.48ns)   --->   "%add_ln712_1648 = add i12 %sext_ln712_609, i12 %sext_ln712_607"   --->   Operation 4781 'add' 'add_ln712_1648' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 4782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1652 = add i12 %sext_ln1171_309, i12 %sext_ln1171_312"   --->   Operation 4782 'add' 'add_ln712_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln712_613 = sext i10 %add_ln712_1653"   --->   Operation 4783 'sext' 'sext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4784 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1654 = add i12 %sext_ln712_613, i12 %add_ln712_1652"   --->   Operation 4784 'add' 'add_ln712_1654' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4785 [1/1] (0.00ns)   --->   "%zext_ln712_663 = zext i12 %add_ln712_1678"   --->   Operation 4785 'zext' 'zext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4786 [1/1] (0.00ns)   --->   "%zext_ln712_666 = zext i12 %add_ln712_1681"   --->   Operation 4786 'zext' 'zext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4787 [1/1] (1.54ns)   --->   "%add_ln712_1682 = add i13 %zext_ln712_666, i13 %zext_ln712_663"   --->   Operation 4787 'add' 'add_ln712_1682' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.28>
ST_18 : Operation 4788 [1/1] (0.00ns)   --->   "%zext_ln1171_286 = zext i10 %mult_V_99"   --->   Operation 4788 'zext' 'zext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln42_118 = sext i10 %trunc_ln717_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4789 'sext' 'sext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln717_143 = sext i11 %trunc_ln717_541"   --->   Operation 4790 'sext' 'sext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln42_470 = zext i11 %trunc_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4791 'zext' 'zext_ln42_470' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln42_510 = zext i10 %trunc_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4792 'zext' 'zext_ln42_510' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4793 [1/1] (0.00ns)   --->   "%sext_ln717_165 = sext i9 %trunc_ln717_602"   --->   Operation 4793 'sext' 'sext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln42_540 = zext i10 %trunc_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4794 'zext' 'zext_ln42_540' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln42_544 = zext i10 %trunc_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4795 'zext' 'zext_ln42_544' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln717_178 = sext i12 %trunc_ln717_625"   --->   Operation 4796 'sext' 'sext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4797 [1/1] (0.00ns)   --->   "%zext_ln42_546 = zext i11 %trunc_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4797 'zext' 'zext_ln42_546' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln42_548 = zext i11 %trunc_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4798 'zext' 'zext_ln42_548' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4799 [1/1] (0.00ns)   --->   "%zext_ln42_550 = zext i10 %trunc_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4799 'zext' 'zext_ln42_550' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4800 [1/1] (0.00ns)   --->   "%zext_ln42_556 = zext i8 %trunc_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4800 'zext' 'zext_ln42_556' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4801 [1/1] (0.00ns)   --->   "%zext_ln42_559 = zext i10 %trunc_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4801 'zext' 'zext_ln42_559' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4802 [1/1] (0.00ns)   --->   "%zext_ln42_560 = zext i10 %trunc_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4802 'zext' 'zext_ln42_560' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4803 [1/1] (0.00ns)   --->   "%zext_ln42_561 = zext i9 %trunc_ln42_414" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4803 'zext' 'zext_ln42_561' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4804 [1/1] (0.00ns)   --->   "%zext_ln42_569 = zext i10 %trunc_ln42_419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4804 'zext' 'zext_ln42_569' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4805 [1/1] (0.00ns)   --->   "%zext_ln42_572 = zext i9 %trunc_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4805 'zext' 'zext_ln42_572' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4806 [1/1] (0.00ns)   --->   "%r_V_43 = zext i8 %p_read_143"   --->   Operation 4806 'zext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln1171_560 = zext i8 %p_read_143"   --->   Operation 4807 'zext' 'zext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4808 [1/1] (0.00ns)   --->   "%zext_ln42_573 = zext i10 %mult_V_1376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4808 'zext' 'zext_ln42_573' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4809 [1/1] (5.28ns)   --->   "%mul_ln1171_251 = mul i16 %r_V_43, i16 65451"   --->   Operation 4809 'mul' 'mul_ln1171_251' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4810 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_251, i32 3, i32 15"   --->   Operation 4810 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4811 [1/1] (0.00ns)   --->   "%zext_ln42_581 = zext i10 %trunc_ln42_426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4811 'zext' 'zext_ln42_581' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4812 [1/1] (5.28ns)   --->   "%mul_ln1171_253 = mul i15 %zext_ln1171_560, i15 32725"   --->   Operation 4812 'mul' 'mul_ln1171_253' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4813 [1/1] (0.00ns)   --->   "%trunc_ln717_650 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_253, i32 3, i32 14"   --->   Operation 4813 'partselect' 'trunc_ln717_650' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4814 [1/1] (5.28ns)   --->   "%mul_ln1171_254 = mul i15 %zext_ln1171_560, i15 32727"   --->   Operation 4814 'mul' 'mul_ln1171_254' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4815 [1/1] (0.00ns)   --->   "%trunc_ln717_651 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_254, i32 3, i32 14"   --->   Operation 4815 'partselect' 'trunc_ln717_651' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln42_156 = sext i12 %trunc_ln717_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4816 'sext' 'sext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln42_589 = zext i13 %sext_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4817 'zext' 'zext_ln42_589' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4818 [1/1] (5.28ns)   --->   "%mul_ln717_138 = mul i12 %zext_ln1171_574, i12 11"   --->   Operation 4818 'mul' 'mul_ln717_138' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4819 [1/1] (0.00ns)   --->   "%trunc_ln42_431 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_138, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4819 'partselect' 'trunc_ln42_431' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4820 [1/1] (5.28ns)   --->   "%mul_ln717_141 = mul i13 %zext_ln1171_575, i13 25"   --->   Operation 4820 'mul' 'mul_ln717_141' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln42_435 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_141, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4821 'partselect' 'trunc_ln42_435' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4822 [1/1] (0.00ns)   --->   "%zext_ln1171_587 = zext i8 %p_read_140"   --->   Operation 4822 'zext' 'zext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4823 [1/1] (5.28ns)   --->   "%mul_ln1171_256 = mul i15 %zext_ln1171_587, i15 32726"   --->   Operation 4823 'mul' 'mul_ln1171_256' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4824 [1/1] (0.00ns)   --->   "%trunc_ln717_666 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_256, i32 3, i32 14"   --->   Operation 4824 'partselect' 'trunc_ln717_666' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4825 [1/1] (5.28ns)   --->   "%mul_ln1171_258 = mul i15 %zext_ln1171_587, i15 32725"   --->   Operation 4825 'mul' 'mul_ln1171_258' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4826 [1/1] (0.00ns)   --->   "%trunc_ln717_668 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_258, i32 3, i32 14"   --->   Operation 4826 'partselect' 'trunc_ln717_668' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4827 [1/1] (5.28ns)   --->   "%mul_ln717_144 = mul i13 %zext_ln1171_61, i13 29"   --->   Operation 4827 'mul' 'mul_ln717_144' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4828 [1/1] (0.00ns)   --->   "%trunc_ln42_442 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_144, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4828 'partselect' 'trunc_ln42_442' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4829 [1/1] (0.00ns)   --->   "%zext_ln42_605 = zext i10 %trunc_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4829 'zext' 'zext_ln42_605' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4830 [1/1] (5.28ns)   --->   "%mul_ln717_145 = mul i13 %zext_ln1171_592, i13 19"   --->   Operation 4830 'mul' 'mul_ln717_145' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4831 [1/1] (0.00ns)   --->   "%trunc_ln42_444 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_145, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4831 'partselect' 'trunc_ln42_444' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln1171_602 = zext i8 %p_read_138"   --->   Operation 4832 'zext' 'zext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4833 [1/1] (5.28ns)   --->   "%mul_ln1171_259 = mul i15 %zext_ln1171_602, i15 32725"   --->   Operation 4833 'mul' 'mul_ln1171_259' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4834 [1/1] (0.00ns)   --->   "%trunc_ln717_678 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_259, i32 3, i32 14"   --->   Operation 4834 'partselect' 'trunc_ln717_678' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4835 [1/1] (5.28ns)   --->   "%mul_ln1171_260 = mul i15 %zext_ln1171_602, i15 32723"   --->   Operation 4835 'mul' 'mul_ln1171_260' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4836 [1/1] (0.00ns)   --->   "%trunc_ln717_679 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_260, i32 3, i32 14"   --->   Operation 4836 'partselect' 'trunc_ln717_679' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4837 [1/1] (5.28ns)   --->   "%mul_ln1171_261 = mul i15 %zext_ln1171_602, i15 32722"   --->   Operation 4837 'mul' 'mul_ln1171_261' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4838 [1/1] (0.00ns)   --->   "%trunc_ln717_680 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_261, i32 3, i32 14"   --->   Operation 4838 'partselect' 'trunc_ln717_680' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4839 [1/1] (0.00ns)   --->   "%zext_ln42_622 = zext i5 %mult_V_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4839 'zext' 'zext_ln42_622' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4840 [1/1] (0.00ns)   --->   "%shl_ln1171_157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_137, i2 0"   --->   Operation 4840 'bitconcatenate' 'shl_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4841 [1/1] (0.00ns)   --->   "%zext_ln1171_609 = zext i10 %shl_ln1171_157"   --->   Operation 4841 'zext' 'zext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4842 [1/1] (0.00ns)   --->   "%zext_ln1171_610 = zext i10 %shl_ln1171_157"   --->   Operation 4842 'zext' 'zext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4843 [1/1] (1.41ns)   --->   "%sub_ln1171_381 = sub i11 0, i11 %zext_ln1171_610"   --->   Operation 4843 'sub' 'sub_ln1171_381' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4844 [1/1] (0.00ns)   --->   "%trunc_ln717_690 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_381, i32 3, i32 10"   --->   Operation 4844 'partselect' 'trunc_ln717_690' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4845 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i14 %sub_ln1171_383"   --->   Operation 4845 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4846 [1/1] (1.52ns)   --->   "%sub_ln1171_384 = sub i15 %sext_ln1171_94, i15 %zext_ln1171_609"   --->   Operation 4846 'sub' 'sub_ln1171_384' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4847 [1/1] (0.00ns)   --->   "%trunc_ln717_693 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_384, i32 3, i32 14"   --->   Operation 4847 'partselect' 'trunc_ln717_693' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln1171_615 = zext i8 %p_read_136"   --->   Operation 4848 'zext' 'zext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4849 [1/1] (1.48ns)   --->   "%add_ln717_118 = add i12 %zext_ln717_313, i12 %zext_ln1171_615"   --->   Operation 4849 'add' 'add_ln717_118' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4850 [1/1] (0.00ns)   --->   "%trunc_ln42_460 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_118, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4850 'partselect' 'trunc_ln42_460' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4851 [1/1] (1.48ns)   --->   "%sub_ln717_161 = sub i12 %zext_ln717_313, i12 %zext_ln1171_615"   --->   Operation 4851 'sub' 'sub_ln717_161' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln717_694 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_161, i32 3, i32 11"   --->   Operation 4852 'partselect' 'trunc_ln717_694' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4853 [1/1] (1.48ns)   --->   "%sub_ln1171_388 = sub i12 0, i12 %zext_ln717_313"   --->   Operation 4853 'sub' 'sub_ln1171_388' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4854 [1/1] (0.00ns)   --->   "%trunc_ln717_697 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_388, i32 3, i32 11"   --->   Operation 4854 'partselect' 'trunc_ln717_697' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i10 %trunc_ln717_758"   --->   Operation 4855 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln717_241 = sext i10 %trunc_ln717_769"   --->   Operation 4856 'sext' 'sext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i11 %trunc_ln717_776"   --->   Operation 4857 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln717_245 = sext i10 %trunc_ln717_777"   --->   Operation 4858 'sext' 'sext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i8 %trunc_ln717_790"   --->   Operation 4859 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln42_201 = sext i11 %trunc_ln717_794" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4860 'sext' 'sext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4861 [1/1] (0.00ns)   --->   "%sext_ln712_239 = sext i12 %add_ln712_591"   --->   Operation 4861 'sext' 'sext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln712_240 = sext i12 %add_ln712_593"   --->   Operation 4862 'sext' 'sext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4863 [1/1] (1.54ns)   --->   "%add_ln712_594 = add i13 %sext_ln712_240, i13 %sext_ln712_239"   --->   Operation 4863 'add' 'add_ln712_594' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4864 [1/1] (1.41ns)   --->   "%add_ln712_600 = add i10 %zext_ln42_556, i10 %trunc_ln42_417"   --->   Operation 4864 'add' 'add_ln712_600' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4865 [1/1] (1.54ns)   --->   "%add_ln712_601 = add i12 %zext_ln1171_509, i12 3040"   --->   Operation 4865 'add' 'add_ln712_601' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4866 [1/1] (1.48ns)   --->   "%add_ln712_629 = add i12 %zext_ln42_470, i12 %zext_ln42_560"   --->   Operation 4866 'add' 'add_ln712_629' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4867 [1/1] (0.00ns)   --->   "%sext_ln712_281 = sext i12 %add_ln712_673"   --->   Operation 4867 'sext' 'sext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln712_283 = sext i13 %add_ln712_678"   --->   Operation 4868 'sext' 'sext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4869 [1/1] (1.53ns)   --->   "%add_ln712_679 = add i14 %sext_ln712_283, i14 %sext_ln712_281"   --->   Operation 4869 'add' 'add_ln712_679' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4870 [1/1] (1.41ns)   --->   "%add_ln712_728 = add i11 %zext_ln42_550, i11 %zext_ln42_581"   --->   Operation 4870 'add' 'add_ln712_728' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4871 [1/1] (0.00ns)   --->   "%zext_ln712_269 = zext i11 %add_ln712_728"   --->   Operation 4871 'zext' 'zext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4872 [1/1] (0.00ns)   --->   "%zext_ln712_270 = zext i11 %add_ln712_729"   --->   Operation 4872 'zext' 'zext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4873 [1/1] (1.48ns)   --->   "%add_ln712_730 = add i12 %zext_ln712_270, i12 %zext_ln712_269"   --->   Operation 4873 'add' 'add_ln712_730' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln712_316 = sext i14 %add_ln712_777"   --->   Operation 4874 'sext' 'sext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln712_321 = sext i14 %add_ln712_783"   --->   Operation 4875 'sext' 'sext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4876 [1/1] (1.52ns)   --->   "%add_ln712_784 = add i15 %sext_ln712_321, i15 %sext_ln712_316"   --->   Operation 4876 'add' 'add_ln712_784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4877 [1/1] (1.53ns)   --->   "%add_ln712_815 = add i14 %zext_ln42_573, i14 %zext_ln42_589"   --->   Operation 4877 'add' 'add_ln712_815' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4878 [1/1] (1.36ns)   --->   "%add_ln712_816 = add i9 %zext_ln42_622, i9 %trunc_ln42_460"   --->   Operation 4878 'add' 'add_ln712_816' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln712_342 = sext i14 %add_ln712_833"   --->   Operation 4879 'sext' 'sext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln712_346 = sext i13 %add_ln712_840"   --->   Operation 4880 'sext' 'sext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4881 [1/1] (1.52ns)   --->   "%add_ln712_841 = add i15 %sext_ln712_346, i15 %sext_ln712_342"   --->   Operation 4881 'add' 'add_ln712_841' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4882 [1/1] (0.00ns)   --->   "%zext_ln712_314 = zext i12 %add_ln712_847"   --->   Operation 4882 'zext' 'zext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4883 [1/1] (0.00ns)   --->   "%zext_ln712_316 = zext i11 %add_ln712_850"   --->   Operation 4883 'zext' 'zext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4884 [1/1] (0.00ns)   --->   "%zext_ln712_319 = zext i12 %add_ln712_853"   --->   Operation 4884 'zext' 'zext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_854 = add i13 %zext_ln712_319, i13 %zext_ln712_316"   --->   Operation 4885 'add' 'add_ln712_854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4886 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_855 = add i13 %add_ln712_854, i13 %zext_ln712_314"   --->   Operation 4886 'add' 'add_ln712_855' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4887 [1/1] (1.48ns)   --->   "%add_ln712_901 = add i12 %sext_ln717_143, i12 %sext_ln717_165"   --->   Operation 4887 'add' 'add_ln712_901' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_911 = add i12 %sext_ln1171_336, i12 %zext_ln1171_286"   --->   Operation 4888 'add' 'add_ln712_911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4889 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_912 = add i12 %add_ln712_911, i12 %sext_ln717_241"   --->   Operation 4889 'add' 'add_ln712_912' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_931 = add i12 %zext_ln42_540, i12 %zext_ln42_546"   --->   Operation 4890 'add' 'add_ln712_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4891 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_932 = add i12 %add_ln712_931, i12 %zext_ln42_510"   --->   Operation 4891 'add' 'add_ln712_932' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln712_382 = sext i12 %add_ln712_948"   --->   Operation 4892 'sext' 'sext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln712_385 = sext i12 %add_ln712_952"   --->   Operation 4893 'sext' 'sext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4894 [1/1] (1.54ns)   --->   "%add_ln712_953 = add i13 %sext_ln712_385, i13 %sext_ln712_382"   --->   Operation 4894 'add' 'add_ln712_953' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln712_389 = sext i13 %add_ln712_957"   --->   Operation 4895 'sext' 'sext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4896 [1/1] (0.00ns)   --->   "%zext_ln712_354 = zext i12 %add_ln712_961"   --->   Operation 4896 'zext' 'zext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4897 [1/1] (1.53ns)   --->   "%add_ln712_962 = add i14 %zext_ln712_354, i14 %sext_ln712_389"   --->   Operation 4897 'add' 'add_ln712_962' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln712_365 = zext i12 %add_ln712_976"   --->   Operation 4898 'zext' 'zext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4899 [1/1] (0.00ns)   --->   "%sext_ln712_294 = sext i13 %add_ln712_981"   --->   Operation 4899 'sext' 'sext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4900 [1/1] (1.53ns)   --->   "%add_ln712_982 = add i14 %sext_ln712_294, i14 %zext_ln712_365"   --->   Operation 4900 'add' 'add_ln712_982' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4901 [1/1] (0.00ns)   --->   "%sext_ln712_394 = sext i12 %add_ln712_987"   --->   Operation 4901 'sext' 'sext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln712_396 = sext i12 %add_ln712_991"   --->   Operation 4902 'sext' 'sext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4903 [1/1] (1.54ns)   --->   "%add_ln712_992 = add i13 %sext_ln712_396, i13 %sext_ln712_394"   --->   Operation 4903 'add' 'add_ln712_992' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4904 [1/1] (0.00ns)   --->   "%zext_ln712_381 = zext i12 %add_ln712_1028"   --->   Operation 4904 'zext' 'zext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4905 [1/1] (0.00ns)   --->   "%zext_ln712_384 = zext i12 %add_ln712_1033"   --->   Operation 4905 'zext' 'zext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4906 [1/1] (1.54ns)   --->   "%add_ln712_1034 = add i13 %zext_ln712_384, i13 %zext_ln712_381"   --->   Operation 4906 'add' 'add_ln712_1034' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4907 [1/1] (0.00ns)   --->   "%zext_ln712_387 = zext i13 %add_ln712_1036"   --->   Operation 4907 'zext' 'zext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4908 [1/1] (0.00ns)   --->   "%zext_ln712_389 = zext i13 %add_ln712_1038"   --->   Operation 4908 'zext' 'zext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1039 = add i14 %zext_ln712_389, i14 %zext_ln712_387"   --->   Operation 4909 'add' 'add_ln712_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4910 [1/1] (0.00ns)   --->   "%zext_ln712_394 = zext i13 %add_ln712_1045"   --->   Operation 4910 'zext' 'zext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4911 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1046 = add i14 %zext_ln712_394, i14 %add_ln712_1039"   --->   Operation 4911 'add' 'add_ln712_1046' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4912 [1/1] (0.00ns)   --->   "%zext_ln712_416 = zext i9 %add_ln712_1085"   --->   Operation 4912 'zext' 'zext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4913 [1/1] (0.00ns)   --->   "%zext_ln712_417 = zext i11 %add_ln712_1086"   --->   Operation 4913 'zext' 'zext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4914 [1/1] (1.48ns)   --->   "%add_ln712_1087 = add i12 %zext_ln712_417, i12 %zext_ln712_416"   --->   Operation 4914 'add' 'add_ln712_1087' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4915 [1/1] (1.48ns)   --->   "%add_ln712_1089 = add i11 %trunc_ln42_404, i11 %zext_ln42_561"   --->   Operation 4915 'add' 'add_ln712_1089' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln712_436 = sext i13 %add_ln712_1107"   --->   Operation 4916 'sext' 'sext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln712_439 = sext i13 %add_ln712_1111"   --->   Operation 4917 'sext' 'sext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4918 [1/1] (0.00ns)   --->   "%zext_ln712_430 = zext i13 %add_ln712_1116"   --->   Operation 4918 'zext' 'zext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1117 = add i15 %zext_ln712_430, i15 %sext_ln712_439"   --->   Operation 4919 'add' 'add_ln712_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4920 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1118 = add i15 %add_ln712_1117, i15 %sext_ln712_436"   --->   Operation 4920 'add' 'add_ln712_1118' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4921 [1/1] (0.00ns)   --->   "%zext_ln712_434 = zext i12 %add_ln712_1122"   --->   Operation 4921 'zext' 'zext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4922 [1/1] (0.00ns)   --->   "%zext_ln712_437 = zext i12 %add_ln712_1127"   --->   Operation 4922 'zext' 'zext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4923 [1/1] (1.54ns)   --->   "%add_ln712_1128 = add i13 %zext_ln712_437, i13 %zext_ln712_434"   --->   Operation 4923 'add' 'add_ln712_1128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4924 [1/1] (0.00ns)   --->   "%zext_ln712_441 = zext i12 %add_ln712_1133"   --->   Operation 4924 'zext' 'zext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln712_328 = sext i12 %add_ln712_1138"   --->   Operation 4925 'sext' 'sext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4926 [1/1] (1.54ns)   --->   "%add_ln712_1139 = add i14 %sext_ln712_328, i14 %zext_ln712_441"   --->   Operation 4926 'add' 'add_ln712_1139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln712_447 = sext i14 %add_ln712_1149"   --->   Operation 4927 'sext' 'sext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln712_456 = sext i14 %add_ln712_1158"   --->   Operation 4928 'sext' 'sext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4929 [1/1] (1.52ns)   --->   "%add_ln712_1159 = add i15 %sext_ln712_456, i15 %sext_ln712_447"   --->   Operation 4929 'add' 'add_ln712_1159' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4930 [1/1] (0.00ns)   --->   "%zext_ln712_462 = zext i12 %add_ln712_1209"   --->   Operation 4930 'zext' 'zext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln712_468 = zext i13 %add_ln712_1215"   --->   Operation 4931 'zext' 'zext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4932 [1/1] (1.53ns)   --->   "%add_ln712_1216 = add i14 %zext_ln712_468, i14 %zext_ln712_462"   --->   Operation 4932 'add' 'add_ln712_1216' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4933 [1/1] (0.00ns)   --->   "%zext_ln712_474 = zext i12 %add_ln712_1223"   --->   Operation 4933 'zext' 'zext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln712_353 = sext i11 %add_ln712_1226"   --->   Operation 4934 'sext' 'sext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4935 [1/1] (1.54ns)   --->   "%add_ln712_1227 = add i13 %sext_ln712_353, i13 %zext_ln712_474"   --->   Operation 4935 'add' 'add_ln712_1227' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i12 %add_ln712_1238"   --->   Operation 4936 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i13 %add_ln712_1241"   --->   Operation 4937 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4938 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i13 %add_ln712_1245"   --->   Operation 4938 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1246 = add i14 %sext_ln712_489, i14 %sext_ln712_486"   --->   Operation 4939 'add' 'add_ln712_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4940 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1247 = add i14 %add_ln712_1246, i14 %sext_ln712_484"   --->   Operation 4940 'add' 'add_ln712_1247' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4941 [1/1] (0.00ns)   --->   "%zext_ln712_482 = zext i13 %add_ln712_1259"   --->   Operation 4941 'zext' 'zext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln712_367 = sext i12 %add_ln712_1263"   --->   Operation 4942 'sext' 'sext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4943 [1/1] (1.53ns)   --->   "%add_ln712_1264 = add i14 %sext_ln712_367, i14 %zext_ln712_482"   --->   Operation 4943 'add' 'add_ln712_1264' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln712_485 = zext i12 %add_ln712_1281"   --->   Operation 4944 'zext' 'zext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4945 [1/1] (0.00ns)   --->   "%zext_ln712_486 = zext i11 %add_ln712_1282"   --->   Operation 4945 'zext' 'zext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1283 = add i13 %zext_ln712_486, i13 %zext_ln712_485"   --->   Operation 4946 'add' 'add_ln712_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4947 [1/1] (0.00ns)   --->   "%zext_ln712_489 = zext i12 %add_ln712_1286"   --->   Operation 4947 'zext' 'zext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4948 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1287 = add i13 %zext_ln712_489, i13 %add_ln712_1283"   --->   Operation 4948 'add' 'add_ln712_1287' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i13 %add_ln712_1309"   --->   Operation 4949 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln712_514 = sext i13 %add_ln712_1312"   --->   Operation 4950 'sext' 'sext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4951 [1/1] (1.53ns)   --->   "%add_ln712_1313 = add i14 %sext_ln712_514, i14 %sext_ln712_511"   --->   Operation 4951 'add' 'add_ln712_1313' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4952 [1/1] (1.48ns)   --->   "%add_ln712_1317 = add i12 %sext_ln42_195, i12 %sext_ln42_201"   --->   Operation 4952 'add' 'add_ln712_1317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4953 [1/1] (0.00ns)   --->   "%zext_ln712_514 = zext i13 %add_ln712_1339"   --->   Operation 4953 'zext' 'zext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln712_518 = zext i13 %add_ln712_1345"   --->   Operation 4954 'zext' 'zext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4955 [1/1] (1.53ns)   --->   "%add_ln712_1346 = add i14 %zext_ln712_518, i14 %zext_ln712_514"   --->   Operation 4955 'add' 'add_ln712_1346' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln712_539 = sext i12 %add_ln712_1408"   --->   Operation 4956 'sext' 'sext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4957 [1/1] (1.54ns)   --->   "%add_ln712_1409 = add i13 %sext_ln712_539, i13 %sext_ln1171_331"   --->   Operation 4957 'add' 'add_ln712_1409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1422 = add i12 %zext_ln42_548, i12 %zext_ln42_569"   --->   Operation 4958 'add' 'add_ln712_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4959 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1423 = add i12 %add_ln712_1422, i12 %zext_ln42_544"   --->   Operation 4959 'add' 'add_ln712_1423' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln712_552 = zext i12 %add_ln712_1429"   --->   Operation 4960 'zext' 'zext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4961 [1/1] (0.00ns)   --->   "%zext_ln712_557 = zext i12 %add_ln712_1434"   --->   Operation 4961 'zext' 'zext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4962 [1/1] (1.54ns)   --->   "%add_ln712_1435 = add i13 %zext_ln712_557, i13 %zext_ln712_552"   --->   Operation 4962 'add' 'add_ln712_1435' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4963 [1/1] (0.00ns)   --->   "%sext_ln712_546 = sext i13 %add_ln712_1444"   --->   Operation 4963 'sext' 'sext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4964 [1/1] (0.00ns)   --->   "%sext_ln712_549 = sext i13 %add_ln712_1447"   --->   Operation 4964 'sext' 'sext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4965 [1/1] (1.53ns)   --->   "%add_ln712_1448 = add i14 %sext_ln712_549, i14 %sext_ln712_546"   --->   Operation 4965 'add' 'add_ln712_1448' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4966 [1/1] (1.41ns)   --->   "%add_ln712_1452 = add i11 %sext_ln1171_325, i11 %sext_ln717_245"   --->   Operation 4966 'add' 'add_ln712_1452' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4967 [1/1] (0.00ns)   --->   "%sext_ln712_553 = sext i11 %add_ln712_1452"   --->   Operation 4967 'sext' 'sext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4968 [1/1] (0.00ns)   --->   "%sext_ln712_554 = sext i11 %add_ln712_1453"   --->   Operation 4968 'sext' 'sext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4969 [1/1] (1.48ns)   --->   "%add_ln712_1454 = add i12 %sext_ln712_554, i12 %sext_ln712_553"   --->   Operation 4969 'add' 'add_ln712_1454' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4970 [1/1] (0.00ns)   --->   "%zext_ln712_569 = zext i13 %add_ln712_1469"   --->   Operation 4970 'zext' 'zext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4971 [1/1] (0.00ns)   --->   "%zext_ln712_574 = zext i12 %add_ln712_1475"   --->   Operation 4971 'zext' 'zext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1476 = add i14 %zext_ln712_574, i14 %zext_ln712_569"   --->   Operation 4972 'add' 'add_ln712_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4973 [1/1] (0.00ns)   --->   "%zext_ln712_583 = zext i13 %add_ln712_1489"   --->   Operation 4973 'zext' 'zext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4974 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1490 = add i14 %zext_ln712_583, i14 %add_ln712_1476"   --->   Operation 4974 'add' 'add_ln712_1490' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4975 [1/1] (0.00ns)   --->   "%zext_ln712_588 = zext i11 %add_ln712_1503"   --->   Operation 4975 'zext' 'zext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4976 [1/1] (0.00ns)   --->   "%zext_ln712_590 = zext i12 %add_ln712_1505"   --->   Operation 4976 'zext' 'zext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4977 [1/1] (1.54ns)   --->   "%add_ln712_1506 = add i13 %zext_ln712_590, i13 %zext_ln712_588"   --->   Operation 4977 'add' 'add_ln712_1506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4978 [1/1] (0.00ns)   --->   "%sext_ln712_571 = sext i13 %add_ln712_1518"   --->   Operation 4978 'sext' 'sext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln712_574 = sext i13 %add_ln712_1523"   --->   Operation 4979 'sext' 'sext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4980 [1/1] (1.53ns)   --->   "%add_ln712_1524 = add i14 %sext_ln712_574, i14 %sext_ln712_571"   --->   Operation 4980 'add' 'add_ln712_1524' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4981 [1/1] (0.00ns)   --->   "%sext_ln712_576 = sext i11 %add_ln712_1529"   --->   Operation 4981 'sext' 'sext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4982 [1/1] (0.00ns)   --->   "%zext_ln712_598 = zext i12 %add_ln712_1534"   --->   Operation 4982 'zext' 'zext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4983 [1/1] (1.54ns)   --->   "%add_ln712_1535 = add i14 %zext_ln712_598, i14 %sext_ln712_576"   --->   Operation 4983 'add' 'add_ln712_1535' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4984 [1/1] (0.00ns)   --->   "%zext_ln712_606 = zext i13 %add_ln712_1547"   --->   Operation 4984 'zext' 'zext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4985 [1/1] (0.00ns)   --->   "%zext_ln712_613 = zext i13 %add_ln712_1558"   --->   Operation 4985 'zext' 'zext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4986 [1/1] (1.53ns)   --->   "%add_ln712_1559 = add i14 %zext_ln712_613, i14 %zext_ln712_606"   --->   Operation 4986 'add' 'add_ln712_1559' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln712_581 = sext i11 %add_ln712_1564"   --->   Operation 4987 'sext' 'sext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1565 = add i13 %sext_ln42_118, i13 %sext_ln717_178"   --->   Operation 4988 'add' 'add_ln712_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4989 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1566 = add i13 %add_ln712_1565, i13 %sext_ln712_581"   --->   Operation 4989 'add' 'add_ln712_1566' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln712_585 = sext i13 %add_ln712_1570"   --->   Operation 4990 'sext' 'sext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4991 [1/1] (0.00ns)   --->   "%sext_ln712_587 = sext i13 %add_ln712_1574"   --->   Operation 4991 'sext' 'sext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4992 [1/1] (1.53ns)   --->   "%add_ln712_1575 = add i14 %sext_ln712_587, i14 %sext_ln712_585"   --->   Operation 4992 'add' 'add_ln712_1575' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4993 [1/1] (0.00ns)   --->   "%zext_ln712_621 = zext i13 %add_ln712_1584"   --->   Operation 4993 'zext' 'zext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4994 [1/1] (0.00ns)   --->   "%zext_ln712_628 = zext i13 %add_ln712_1592"   --->   Operation 4994 'zext' 'zext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4995 [1/1] (1.53ns)   --->   "%add_ln712_1593 = add i14 %zext_ln712_628, i14 %zext_ln712_621"   --->   Operation 4995 'add' 'add_ln712_1593' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 4996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1621 = add i11 %zext_ln42_572, i11 %zext_ln42_605"   --->   Operation 4996 'add' 'add_ln712_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4997 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1622 = add i11 %add_ln712_1621, i11 %zext_ln42_559"   --->   Operation 4997 'add' 'add_ln712_1622' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln712_605 = sext i13 %add_ln712_1642"   --->   Operation 4998 'sext' 'sext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln712_610 = sext i12 %add_ln712_1648"   --->   Operation 4999 'sext' 'sext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5000 [1/1] (1.53ns)   --->   "%add_ln712_1649 = add i14 %sext_ln712_610, i14 %sext_ln712_605"   --->   Operation 5000 'add' 'add_ln712_1649' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.28>
ST_19 : Operation 5001 [1/1] (0.00ns)   --->   "%zext_ln42_532 = zext i10 %trunc_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5001 'zext' 'zext_ln42_532' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln717_175 = sext i8 %trunc_ln717_618"   --->   Operation 5002 'sext' 'sext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i12 %trunc_ln717_629"   --->   Operation 5003 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5004 [1/1] (0.00ns)   --->   "%sext_ln42_148 = sext i11 %trunc_ln717_630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5004 'sext' 'sext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5005 [1/1] (0.00ns)   --->   "%zext_ln42_563 = zext i10 %trunc_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5005 'zext' 'zext_ln42_563' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln42_152 = sext i13 %mult_V_1379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5006 'sext' 'sext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i12 %trunc_ln717_650"   --->   Operation 5007 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln42_155 = sext i12 %trunc_ln717_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5008 'sext' 'sext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5009 [1/1] (0.00ns)   --->   "%zext_ln42_590 = zext i9 %trunc_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5009 'zext' 'zext_ln42_590' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln42_594 = zext i10 %trunc_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5010 'zext' 'zext_ln42_594' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i12 %trunc_ln717_666"   --->   Operation 5011 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5012 [1/1] (0.00ns)   --->   "%sext_ln717_198 = sext i12 %trunc_ln717_668"   --->   Operation 5012 'sext' 'sext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5013 [1/1] (0.00ns)   --->   "%zext_ln42_604 = zext i10 %trunc_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5013 'zext' 'zext_ln42_604' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5014 [1/1] (0.00ns)   --->   "%zext_ln42_607 = zext i10 %trunc_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5014 'zext' 'zext_ln42_607' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln717_200 = sext i12 %trunc_ln717_678"   --->   Operation 5015 'sext' 'sext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln717_202 = sext i12 %trunc_ln717_680"   --->   Operation 5016 'sext' 'sext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5017 [1/1] (0.00ns)   --->   "%zext_ln717_308 = zext i8 %p_read_137"   --->   Operation 5017 'zext' 'zext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5018 [1/1] (0.00ns)   --->   "%zext_ln42_623 = zext i5 %mult_V_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5018 'zext' 'zext_ln42_623' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5019 [1/1] (5.28ns)   --->   "%mul_ln1171_265 = mul i15 %zext_ln717_308, i15 32716"   --->   Operation 5019 'mul' 'mul_ln1171_265' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5020 [1/1] (0.00ns)   --->   "%trunc_ln717_689 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_265, i32 3, i32 14"   --->   Operation 5020 'partselect' 'trunc_ln717_689' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5021 [1/1] (5.28ns)   --->   "%mul_ln1171_266 = mul i14 %zext_ln717_306, i14 51"   --->   Operation 5021 'mul' 'mul_ln1171_266' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5022 [1/1] (0.00ns)   --->   "%trunc_ln42_456 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_266, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5022 'partselect' 'trunc_ln42_456' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5023 [1/1] (5.28ns)   --->   "%mul_ln1171_267 = mul i15 %zext_ln717_308, i15 74"   --->   Operation 5023 'mul' 'mul_ln1171_267' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5024 [1/1] (0.00ns)   --->   "%trunc_ln42_458 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_267, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5024 'partselect' 'trunc_ln42_458' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln42_167 = sext i12 %trunc_ln717_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5025 'sext' 'sext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln42_168 = sext i9 %trunc_ln717_694" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5026 'sext' 'sext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5027 [1/1] (0.00ns)   --->   "%zext_ln42_628 = zext i10 %sext_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5027 'zext' 'zext_ln42_628' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5028 [1/1] (0.00ns)   --->   "%zext_ln1171_620 = zext i8 %p_read_135"   --->   Operation 5028 'zext' 'zext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5029 [1/1] (0.00ns)   --->   "%shl_ln1171_161 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_135, i1 0"   --->   Operation 5029 'bitconcatenate' 'shl_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5030 [1/1] (0.00ns)   --->   "%zext_ln1171_627 = zext i9 %shl_ln1171_161"   --->   Operation 5030 'zext' 'zext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5031 [1/1] (1.36ns)   --->   "%sub_ln1171_390 = sub i10 0, i10 %zext_ln1171_627"   --->   Operation 5031 'sub' 'sub_ln1171_390' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5032 [1/1] (0.00ns)   --->   "%trunc_ln717_701 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_390, i32 3, i32 9"   --->   Operation 5032 'partselect' 'trunc_ln717_701' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5033 [1/1] (5.28ns)   --->   "%mul_ln1171_269 = mul i15 %zext_ln1171_620, i15 32733"   --->   Operation 5033 'mul' 'mul_ln1171_269' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5034 [1/1] (0.00ns)   --->   "%trunc_ln717_702 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_269, i32 3, i32 14"   --->   Operation 5034 'partselect' 'trunc_ln717_702' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5035 [1/1] (0.00ns)   --->   "%zext_ln1171_629 = zext i8 %p_read_134"   --->   Operation 5035 'zext' 'zext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5036 [1/1] (5.28ns)   --->   "%mul_ln1171_270 = mul i13 %zext_ln1171_630, i13 8181"   --->   Operation 5036 'mul' 'mul_ln1171_270' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5037 [1/1] (0.00ns)   --->   "%trunc_ln717_707 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_270, i32 3, i32 12"   --->   Operation 5037 'partselect' 'trunc_ln717_707' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5038 [1/1] (5.28ns)   --->   "%mul_ln1171_271 = mul i14 %zext_ln1171_629, i14 16363"   --->   Operation 5038 'mul' 'mul_ln1171_271' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5039 [1/1] (0.00ns)   --->   "%trunc_ln717_708 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_271, i32 3, i32 13"   --->   Operation 5039 'partselect' 'trunc_ln717_708' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5040 [1/1] (0.00ns)   --->   "%zext_ln1171_65 = zext i8 %p_read_133"   --->   Operation 5040 'zext' 'zext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5041 [1/1] (5.28ns)   --->   "%mul_ln717_152 = mul i13 %zext_ln1171_65, i13 27"   --->   Operation 5041 'mul' 'mul_ln717_152' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5042 [1/1] (0.00ns)   --->   "%trunc_ln42_476 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_152, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5042 'partselect' 'trunc_ln42_476' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5043 [1/1] (5.28ns)   --->   "%mul_ln1171_272 = mul i14 %zext_ln1171_636, i14 16359"   --->   Operation 5043 'mul' 'mul_ln1171_272' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5044 [1/1] (0.00ns)   --->   "%trunc_ln717_717 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_272, i32 3, i32 13"   --->   Operation 5044 'partselect' 'trunc_ln717_717' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5045 [1/1] (0.00ns)   --->   "%zext_ln1171_639 = zext i8 %p_read_132"   --->   Operation 5045 'zext' 'zext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln1171_641 = zext i8 %p_read_132"   --->   Operation 5046 'zext' 'zext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5047 [1/1] (1.30ns)   --->   "%sub_ln1171_400 = sub i9 0, i9 %zext_ln1171_641"   --->   Operation 5047 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5048 [1/1] (0.00ns)   --->   "%trunc_ln717_720 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_400, i32 3, i32 8"   --->   Operation 5048 'partselect' 'trunc_ln717_720' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5049 [1/1] (5.28ns)   --->   "%mul_ln717_155 = mul i13 %zext_ln1171_66, i13 21"   --->   Operation 5049 'mul' 'mul_ln717_155' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5050 [1/1] (0.00ns)   --->   "%trunc_ln42_483 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_155, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5050 'partselect' 'trunc_ln42_483' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5051 [1/1] (5.28ns)   --->   "%mul_ln1171_273 = mul i14 %zext_ln1171_639, i14 16358"   --->   Operation 5051 'mul' 'mul_ln1171_273' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5052 [1/1] (0.00ns)   --->   "%trunc_ln717_723 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_273, i32 3, i32 13"   --->   Operation 5052 'partselect' 'trunc_ln717_723' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5053 [1/1] (5.28ns)   --->   "%mul_ln1171_274 = mul i14 %zext_ln1171_644, i14 45"   --->   Operation 5053 'mul' 'mul_ln1171_274' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5054 [1/1] (0.00ns)   --->   "%trunc_ln42_484 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_274, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5054 'partselect' 'trunc_ln42_484' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5055 [1/1] (5.28ns)   --->   "%mul_ln1171_279 = mul i13 %zext_ln1171_655, i13 8181"   --->   Operation 5055 'mul' 'mul_ln1171_279' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln717_733 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_279, i32 3, i32 12"   --->   Operation 5056 'partselect' 'trunc_ln717_733' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5057 [1/1] (0.00ns)   --->   "%shl_ln1171_171 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_128, i6 0"   --->   Operation 5057 'bitconcatenate' 'shl_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5058 [1/1] (0.00ns)   --->   "%zext_ln1171_675 = zext i14 %shl_ln1171_171"   --->   Operation 5058 'zext' 'zext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5059 [1/1] (0.00ns)   --->   "%zext_ln1171_677 = zext i12 %shl_ln1171_172"   --->   Operation 5059 'zext' 'zext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5060 [1/1] (1.52ns)   --->   "%sub_ln1171_421 = sub i15 %zext_ln1171_677, i15 %zext_ln1171_675"   --->   Operation 5060 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5061 [1/1] (0.00ns)   --->   "%trunc_ln717_744 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_421, i32 3, i32 14"   --->   Operation 5061 'partselect' 'trunc_ln717_744' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5062 [1/1] (1.52ns)   --->   "%sub_ln1171_423 = sub i15 0, i15 %zext_ln1171_675"   --->   Operation 5062 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5063 [1/1] (0.00ns)   --->   "%shl_ln1171_177 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_127, i4 0"   --->   Operation 5063 'bitconcatenate' 'shl_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln1171_689 = zext i12 %shl_ln1171_177"   --->   Operation 5064 'zext' 'zext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5065 [1/1] (1.54ns)   --->   "%sub_ln1171_429 = sub i13 0, i13 %zext_ln1171_689"   --->   Operation 5065 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln712_238 = sext i13 %add_ln712_590"   --->   Operation 5066 'sext' 'sext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln712_241 = sext i13 %add_ln712_594"   --->   Operation 5067 'sext' 'sext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5068 [1/1] (1.53ns)   --->   "%add_ln712_595 = add i14 %sext_ln712_241, i14 %sext_ln712_238"   --->   Operation 5068 'add' 'add_ln712_595' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5069 [1/1] (0.00ns)   --->   "%zext_ln712_219 = zext i10 %add_ln712_600"   --->   Operation 5069 'zext' 'zext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_602 = add i12 %add_ln712_601, i12 %zext_ln42_623"   --->   Operation 5070 'add' 'add_ln712_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5071 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_603 = add i12 %add_ln712_602, i12 %zext_ln712_219"   --->   Operation 5071 'add' 'add_ln712_603' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5072 [1/1] (1.54ns)   --->   "%add_ln712_614 = add i13 %sext_ln717_182, i13 %sext_ln42_155"   --->   Operation 5072 'add' 'add_ln712_614' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5073 [1/1] (0.00ns)   --->   "%zext_ln712_224 = zext i12 %add_ln712_628"   --->   Operation 5073 'zext' 'zext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5074 [1/1] (0.00ns)   --->   "%zext_ln712_225 = zext i12 %add_ln712_629"   --->   Operation 5074 'zext' 'zext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5075 [1/1] (1.54ns)   --->   "%add_ln712_630 = add i13 %zext_ln712_225, i13 %zext_ln712_224"   --->   Operation 5075 'add' 'add_ln712_630' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5076 [1/1] (1.48ns)   --->   "%add_ln712_631 = add i11 %trunc_ln42_421, i11 %zext_ln42_604"   --->   Operation 5076 'add' 'add_ln712_631' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5077 [1/1] (0.00ns)   --->   "%sext_ln712_278 = sext i14 %add_ln712_669"   --->   Operation 5077 'sext' 'sext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln712_284 = sext i14 %add_ln712_679"   --->   Operation 5078 'sext' 'sext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5079 [1/1] (1.52ns)   --->   "%add_ln712_680 = add i15 %sext_ln712_284, i15 %sext_ln712_278"   --->   Operation 5079 'add' 'add_ln712_680' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5080 [1/1] (1.41ns)   --->   "%add_ln712_691 = add i11 %zext_ln42_532, i11 %zext_ln42_594"   --->   Operation 5080 'add' 'add_ln712_691' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5081 [1/1] (0.00ns)   --->   "%zext_ln712_250 = zext i11 %add_ln712_691"   --->   Operation 5081 'zext' 'zext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5082 [1/1] (0.00ns)   --->   "%zext_ln712_252 = zext i10 %add_ln712_693"   --->   Operation 5082 'zext' 'zext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5083 [1/1] (1.48ns)   --->   "%add_ln712_694 = add i12 %zext_ln712_252, i12 %zext_ln712_250"   --->   Operation 5083 'add' 'add_ln712_694' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5084 [1/1] (0.00ns)   --->   "%zext_ln712_271 = zext i12 %add_ln712_730"   --->   Operation 5084 'zext' 'zext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5085 [1/1] (0.00ns)   --->   "%zext_ln712_275 = zext i12 %add_ln712_734"   --->   Operation 5085 'zext' 'zext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5086 [1/1] (1.54ns)   --->   "%add_ln712_735 = add i13 %zext_ln712_275, i13 %zext_ln712_271"   --->   Operation 5086 'add' 'add_ln712_735' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5087 [1/1] (1.54ns)   --->   "%add_ln712_788 = add i13 %sext_ln1171_290, i13 %sext_ln717_200"   --->   Operation 5087 'add' 'add_ln712_788' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5088 [1/1] (0.00ns)   --->   "%zext_ln712_302 = zext i13 %add_ln712_814"   --->   Operation 5088 'zext' 'zext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5089 [1/1] (0.00ns)   --->   "%zext_ln712_303 = zext i9 %add_ln712_816"   --->   Operation 5089 'zext' 'zext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_817 = add i14 %zext_ln712_303, i14 %add_ln712_815"   --->   Operation 5090 'add' 'add_ln712_817' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5091 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_818 = add i14 %add_ln712_817, i14 %zext_ln712_302"   --->   Operation 5091 'add' 'add_ln712_818' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5092 [1/1] (0.00ns)   --->   "%sext_ln712_347 = sext i15 %add_ln712_841"   --->   Operation 5092 'sext' 'sext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5093 [1/1] (0.00ns)   --->   "%zext_ln712_320 = zext i13 %add_ln712_855"   --->   Operation 5093 'zext' 'zext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5094 [1/1] (1.53ns)   --->   "%add_ln712_856 = add i16 %zext_ln712_320, i16 %sext_ln712_347"   --->   Operation 5094 'add' 'add_ln712_856' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln712_369 = sext i12 %add_ln712_901"   --->   Operation 5095 'sext' 'sext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_902 = add i14 %sext_ln42_148, i14 %sext_ln42_152"   --->   Operation 5096 'add' 'add_ln712_902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5097 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_903 = add i14 %add_ln712_902, i14 %sext_ln712_369"   --->   Operation 5097 'add' 'add_ln712_903' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln712_377 = sext i12 %add_ln712_912"   --->   Operation 5098 'sext' 'sext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5099 [1/1] (0.00ns)   --->   "%zext_ln712_333 = zext i12 %add_ln712_915"   --->   Operation 5099 'zext' 'zext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5100 [1/1] (1.54ns)   --->   "%add_ln712_916 = add i14 %zext_ln712_333, i14 %sext_ln712_377"   --->   Operation 5100 'add' 'add_ln712_916' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5101 [1/1] (1.41ns)   --->   "%add_ln712_933 = add i11 %zext_ln42_590, i11 %zext_ln42_628"   --->   Operation 5101 'add' 'add_ln712_933' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5102 [1/1] (0.00ns)   --->   "%zext_ln712_344 = zext i11 %add_ln712_933"   --->   Operation 5102 'zext' 'zext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5103 [1/1] (1.48ns)   --->   "%add_ln712_934 = add i12 %zext_ln712_344, i12 %zext_ln42_563"   --->   Operation 5103 'add' 'add_ln712_934' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln712_386 = sext i13 %add_ln712_953"   --->   Operation 5104 'sext' 'sext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5105 [1/1] (0.00ns)   --->   "%sext_ln712_390 = sext i14 %add_ln712_962"   --->   Operation 5105 'sext' 'sext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5106 [1/1] (1.52ns)   --->   "%add_ln712_963 = add i15 %sext_ln712_390, i15 %sext_ln712_386"   --->   Operation 5106 'add' 'add_ln712_963' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5107 [1/1] (0.00ns)   --->   "%zext_ln712_361 = zext i13 %add_ln712_972"   --->   Operation 5107 'zext' 'zext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5108 [1/1] (0.00ns)   --->   "%sext_ln712_295 = sext i14 %add_ln712_982"   --->   Operation 5108 'sext' 'sext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5109 [1/1] (1.52ns)   --->   "%add_ln712_983 = add i15 %sext_ln712_295, i15 %zext_ln712_361"   --->   Operation 5109 'add' 'add_ln712_983' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5110 [1/1] (1.54ns)   --->   "%add_ln712_1008 = add i13 %sext_ln717_198, i13 %sext_ln717_202"   --->   Operation 5110 'add' 'add_ln712_1008' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5111 [1/1] (0.00ns)   --->   "%zext_ln712_385 = zext i13 %add_ln712_1034"   --->   Operation 5111 'zext' 'zext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5112 [1/1] (0.00ns)   --->   "%zext_ln712_395 = zext i14 %add_ln712_1046"   --->   Operation 5112 'zext' 'zext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5113 [1/1] (1.52ns)   --->   "%add_ln712_1047 = add i15 %zext_ln712_395, i15 %zext_ln712_385"   --->   Operation 5113 'add' 'add_ln712_1047' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5114 [1/1] (0.00ns)   --->   "%zext_ln712_419 = zext i11 %add_ln712_1089"   --->   Operation 5114 'zext' 'zext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5115 [1/1] (0.00ns)   --->   "%zext_ln712_420 = zext i11 %add_ln712_1090"   --->   Operation 5115 'zext' 'zext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1091 = add i12 %zext_ln712_420, i12 %zext_ln712_419"   --->   Operation 5116 'add' 'add_ln712_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5117 [1/1] (0.00ns)   --->   "%zext_ln712_423 = zext i10 %add_ln712_1094"   --->   Operation 5117 'zext' 'zext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5118 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1095 = add i12 %zext_ln712_423, i12 %add_ln712_1091"   --->   Operation 5118 'add' 'add_ln712_1095' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5119 [1/1] (0.00ns)   --->   "%zext_ln712_438 = zext i13 %add_ln712_1128"   --->   Operation 5119 'zext' 'zext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln712_329 = sext i14 %add_ln712_1139"   --->   Operation 5120 'sext' 'sext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5121 [1/1] (1.52ns)   --->   "%add_ln712_1140 = add i15 %sext_ln712_329, i15 %zext_ln712_438"   --->   Operation 5121 'add' 'add_ln712_1140' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5122 [1/1] (0.00ns)   --->   "%zext_ln712_472 = zext i12 %add_ln712_1221"   --->   Operation 5122 'zext' 'zext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5123 [1/1] (0.00ns)   --->   "%sext_ln712_354 = sext i13 %add_ln712_1227"   --->   Operation 5123 'sext' 'sext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5124 [1/1] (1.53ns)   --->   "%add_ln712_1228 = add i14 %sext_ln712_354, i14 %zext_ln712_472"   --->   Operation 5124 'add' 'add_ln712_1228' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5125 [1/1] (1.41ns)   --->   "%add_ln712_1288 = add i11 %zext_ln42_607, i11 %zext_ln42_649"   --->   Operation 5125 'add' 'add_ln712_1288' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5126 [1/1] (0.00ns)   --->   "%zext_ln712_491 = zext i11 %add_ln712_1288"   --->   Operation 5126 'zext' 'zext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln712_492 = zext i11 %add_ln712_1289"   --->   Operation 5127 'zext' 'zext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5128 [1/1] (1.48ns)   --->   "%add_ln712_1290 = add i12 %zext_ln712_492, i12 %zext_ln712_491"   --->   Operation 5128 'add' 'add_ln712_1290' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln712_509 = zext i14 %add_ln712_1333"   --->   Operation 5129 'zext' 'zext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5130 [1/1] (0.00ns)   --->   "%zext_ln712_519 = zext i14 %add_ln712_1346"   --->   Operation 5130 'zext' 'zext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5131 [1/1] (1.52ns)   --->   "%add_ln712_1347 = add i15 %zext_ln712_519, i15 %zext_ln712_509"   --->   Operation 5131 'add' 'add_ln712_1347' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5132 [1/1] (1.54ns)   --->   "%add_ln712_1403 = add i13 %sext_ln717_175, i13 %sext_ln1171_285"   --->   Operation 5132 'add' 'add_ln712_1403' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5133 [1/1] (0.00ns)   --->   "%zext_ln712_547 = zext i12 %add_ln712_1421"   --->   Operation 5133 'zext' 'zext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5134 [1/1] (0.00ns)   --->   "%zext_ln712_548 = zext i12 %add_ln712_1423"   --->   Operation 5134 'zext' 'zext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5135 [1/1] (1.54ns)   --->   "%add_ln712_1424 = add i13 %zext_ln712_548, i13 %zext_ln712_547"   --->   Operation 5135 'add' 'add_ln712_1424' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln712_544 = sext i13 %add_ln712_1442"   --->   Operation 5136 'sext' 'sext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln712_550 = sext i14 %add_ln712_1448"   --->   Operation 5137 'sext' 'sext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5138 [1/1] (1.52ns)   --->   "%add_ln712_1449 = add i15 %sext_ln712_550, i15 %sext_ln712_544"   --->   Operation 5138 'add' 'add_ln712_1449' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5139 [1/1] (0.00ns)   --->   "%zext_ln712_591 = zext i13 %add_ln712_1506"   --->   Operation 5139 'zext' 'zext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5140 [1/1] (0.00ns)   --->   "%sext_ln712_428 = sext i13 %add_ln712_1511"   --->   Operation 5140 'sext' 'sext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5141 [1/1] (1.53ns)   --->   "%add_ln712_1512 = add i14 %sext_ln712_428, i14 %zext_ln712_591"   --->   Operation 5141 'add' 'add_ln712_1512' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln712_575 = sext i14 %add_ln712_1524"   --->   Operation 5142 'sext' 'sext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln712_577 = sext i14 %add_ln712_1535"   --->   Operation 5143 'sext' 'sext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5144 [1/1] (1.52ns)   --->   "%add_ln712_1536 = add i15 %sext_ln712_577, i15 %sext_ln712_575"   --->   Operation 5144 'add' 'add_ln712_1536' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5145 [1/1] (0.00ns)   --->   "%sext_ln712_580 = sext i13 %add_ln712_1563"   --->   Operation 5145 'sext' 'sext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln712_582 = sext i13 %add_ln712_1566"   --->   Operation 5146 'sext' 'sext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5147 [1/1] (1.53ns)   --->   "%add_ln712_1567 = add i14 %sext_ln712_582, i14 %sext_ln712_580"   --->   Operation 5147 'add' 'add_ln712_1567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1604 = add i14 %sext_ln42_152, i14 %sext_ln42_167"   --->   Operation 5148 'add' 'add_ln712_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln712_598 = sext i11 %add_ln712_1606"   --->   Operation 5149 'sext' 'sext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5150 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1607 = add i14 %sext_ln712_598, i14 %add_ln712_1604"   --->   Operation 5150 'add' 'add_ln712_1607' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5151 [1/1] (0.00ns)   --->   "%zext_ln712_636 = zext i11 %add_ln712_1618"   --->   Operation 5151 'zext' 'zext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5152 [1/1] (0.00ns)   --->   "%zext_ln712_638 = zext i12 %add_ln712_1620"   --->   Operation 5152 'zext' 'zext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5153 [1/1] (0.00ns)   --->   "%zext_ln712_639 = zext i11 %add_ln712_1622"   --->   Operation 5153 'zext' 'zext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1623 = add i13 %zext_ln712_639, i13 %zext_ln712_638"   --->   Operation 5154 'add' 'add_ln712_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 5155 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1624 = add i13 %add_ln712_1623, i13 %zext_ln712_636"   --->   Operation 5155 'add' 'add_ln712_1624' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i10 %trunc_ln717_631"   --->   Operation 5156 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5157 [1/1] (0.00ns)   --->   "%sext_ln717_192 = sext i11 %trunc_ln717_654"   --->   Operation 5157 'sext' 'sext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln717_193 = sext i12 %trunc_ln717_656"   --->   Operation 5158 'sext' 'sext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i7 %trunc_ln717_677"   --->   Operation 5159 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln717_201 = sext i12 %trunc_ln717_679"   --->   Operation 5160 'sext' 'sext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln42_165 = sext i9 %trunc_ln717_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5161 'sext' 'sext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln42_166 = sext i10 %trunc_ln717_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5162 'sext' 'sext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln717_205 = sext i12 %trunc_ln717_689"   --->   Operation 5163 'sext' 'sext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5164 [1/1] (0.00ns)   --->   "%zext_ln42_625 = zext i11 %trunc_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5164 'zext' 'zext_ln42_625' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i9 %trunc_ln717_697"   --->   Operation 5165 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5166 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i10 %trunc_ln717_698"   --->   Operation 5166 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5167 [1/1] (0.00ns)   --->   "%sext_ln717_210 = sext i10 %trunc_ln717_698"   --->   Operation 5167 'sext' 'sext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5168 [1/1] (0.00ns)   --->   "%sext_ln717_213 = sext i7 %trunc_ln717_701"   --->   Operation 5168 'sext' 'sext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5169 [1/1] (0.00ns)   --->   "%sext_ln717_214 = sext i12 %trunc_ln717_702"   --->   Operation 5169 'sext' 'sext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5170 [1/1] (0.00ns)   --->   "%sext_ln717_217 = sext i10 %trunc_ln717_707"   --->   Operation 5170 'sext' 'sext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i11 %trunc_ln717_708"   --->   Operation 5171 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5172 [1/1] (0.00ns)   --->   "%zext_ln42_653 = zext i10 %trunc_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5172 'zext' 'zext_ln42_653' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i10 %trunc_ln717_716"   --->   Operation 5173 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i11 %trunc_ln717_717"   --->   Operation 5174 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5175 [1/1] (0.00ns)   --->   "%zext_ln42_656 = zext i10 %sext_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5175 'zext' 'zext_ln42_656' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5176 [1/1] (0.00ns)   --->   "%zext_ln42_663 = zext i10 %trunc_ln42_483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5176 'zext' 'zext_ln42_663' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln717_224 = sext i11 %trunc_ln717_723"   --->   Operation 5177 'sext' 'sext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5178 [1/1] (0.00ns)   --->   "%zext_ln42_665 = zext i11 %trunc_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5178 'zext' 'zext_ln42_665' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln717_227 = sext i6 %trunc_ln717_729"   --->   Operation 5179 'sext' 'sext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5180 [1/1] (5.28ns)   --->   "%mul_ln717_157 = mul i13 %zext_ln1171_664, i13 27"   --->   Operation 5180 'mul' 'mul_ln717_157' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5181 [1/1] (0.00ns)   --->   "%trunc_ln42_496 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_157, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5181 'partselect' 'trunc_ln42_496' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5182 [1/1] (5.28ns)   --->   "%mul_ln717_158 = mul i13 %zext_ln1171_664, i13 21"   --->   Operation 5182 'mul' 'mul_ln717_158' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5183 [1/1] (0.00ns)   --->   "%trunc_ln42_500 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_158, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5183 'partselect' 'trunc_ln42_500' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5184 [1/1] (0.00ns)   --->   "%r_V_58 = zext i8 %p_read_128"   --->   Operation 5184 'zext' 'r_V_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5185 [1/1] (0.00ns)   --->   "%zext_ln1171_676 = zext i12 %shl_ln1171_172"   --->   Operation 5185 'zext' 'zext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5186 [1/1] (0.00ns)   --->   "%shl_ln1171_173 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_128, i5 0"   --->   Operation 5186 'bitconcatenate' 'shl_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5187 [1/1] (0.00ns)   --->   "%zext_ln1171_679 = zext i13 %shl_ln1171_173"   --->   Operation 5187 'zext' 'zext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5188 [1/1] (0.00ns)   --->   "%zext_ln1171_681 = zext i9 %shl_ln1171_174"   --->   Operation 5188 'zext' 'zext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5189 [1/1] (1.53ns)   --->   "%sub_ln1171_422 = sub i14 %zext_ln1171_681, i14 %zext_ln1171_679"   --->   Operation 5189 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5190 [1/1] (0.00ns)   --->   "%trunc_ln717_746 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_422, i32 3, i32 13"   --->   Operation 5190 'partselect' 'trunc_ln717_746' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i15 %sub_ln1171_423"   --->   Operation 5191 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5192 [1/1] (1.53ns)   --->   "%sub_ln1171_424 = sub i16 %sext_ln1171_101, i16 %zext_ln1171_676"   --->   Operation 5192 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5193 [1/1] (0.00ns)   --->   "%mult_V_1863 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_424, i32 3, i32 15"   --->   Operation 5193 'partselect' 'mult_V_1863' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5194 [1/1] (5.28ns)   --->   "%mul_ln1171_284 = mul i16 %r_V_58, i16 65459"   --->   Operation 5194 'mul' 'mul_ln1171_284' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5195 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_284, i32 3, i32 15"   --->   Operation 5195 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5196 [1/1] (5.28ns)   --->   "%mul_ln1171_285 = mul i14 %zext_ln1171_674, i14 44"   --->   Operation 5196 'mul' 'mul_ln1171_285' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5197 [1/1] (0.00ns)   --->   "%trunc_ln42_507 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_285, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5197 'partselect' 'trunc_ln42_507' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5198 [1/1] (5.28ns)   --->   "%mul_ln1171_286 = mul i15 %zext_ln1171_671, i15 32726"   --->   Operation 5198 'mul' 'mul_ln1171_286' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5199 [1/1] (0.00ns)   --->   "%trunc_ln717_750 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_286, i32 3, i32 14"   --->   Operation 5199 'partselect' 'trunc_ln717_750' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5200 [1/1] (5.28ns)   --->   "%mul_ln717_163 = mul i13 %zext_ln1171_672, i13 25"   --->   Operation 5200 'mul' 'mul_ln717_163' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5201 [1/1] (0.00ns)   --->   "%trunc_ln42_510 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_163, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5201 'partselect' 'trunc_ln42_510' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5202 [1/1] (0.00ns)   --->   "%zext_ln1171_683 = zext i8 %p_read_127"   --->   Operation 5202 'zext' 'zext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5203 [1/1] (0.00ns)   --->   "%zext_ln1171_686 = zext i8 %p_read_127"   --->   Operation 5203 'zext' 'zext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5204 [1/1] (5.28ns)   --->   "%mul_ln1171_288 = mul i14 %zext_ln1171_686, i14 16357"   --->   Operation 5204 'mul' 'mul_ln1171_288' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5205 [1/1] (0.00ns)   --->   "%trunc_ln717_752 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_288, i32 3, i32 13"   --->   Operation 5205 'partselect' 'trunc_ln717_752' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i13 %sub_ln1171_429"   --->   Operation 5206 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5207 [1/1] (1.53ns)   --->   "%sub_ln1171_430 = sub i14 %sext_ln1171_103, i14 %zext_ln1171_686"   --->   Operation 5207 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5208 [1/1] (0.00ns)   --->   "%trunc_ln717_756 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_430, i32 3, i32 13"   --->   Operation 5208 'partselect' 'trunc_ln717_756' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5209 [1/1] (1.54ns)   --->   "%sub_ln717_183 = sub i13 %zext_ln1171_689, i13 %zext_ln1171_683"   --->   Operation 5209 'sub' 'sub_ln717_183' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5210 [1/1] (0.00ns)   --->   "%trunc_ln42_511 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_183, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5210 'partselect' 'trunc_ln42_511' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5211 [1/1] (5.28ns)   --->   "%mul_ln717_164 = mul i13 %zext_ln1171_683, i13 23"   --->   Operation 5211 'mul' 'mul_ln717_164' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5212 [1/1] (0.00ns)   --->   "%trunc_ln42_515 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_164, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5212 'partselect' 'trunc_ln42_515' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5213 [1/1] (5.28ns)   --->   "%mul_ln1171_291 = mul i14 %zext_ln1171_686, i14 16358"   --->   Operation 5213 'mul' 'mul_ln1171_291' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5214 [1/1] (0.00ns)   --->   "%trunc_ln717_757 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_291, i32 3, i32 13"   --->   Operation 5214 'partselect' 'trunc_ln717_757' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5215 [1/1] (5.28ns)   --->   "%mul_ln717_165 = mul i12 %zext_ln1171_682, i12 11"   --->   Operation 5215 'mul' 'mul_ln717_165' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5216 [1/1] (0.00ns)   --->   "%trunc_ln42_516 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_165, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5216 'partselect' 'trunc_ln42_516' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5217 [1/1] (0.00ns)   --->   "%zext_ln717_349 = zext i8 %p_read_126"   --->   Operation 5217 'zext' 'zext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5218 [1/1] (0.00ns)   --->   "%zext_ln717_351 = zext i8 %p_read_126"   --->   Operation 5218 'zext' 'zext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5219 [1/1] (0.00ns)   --->   "%shl_ln1171_178 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_126, i4 0"   --->   Operation 5219 'bitconcatenate' 'shl_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5220 [1/1] (0.00ns)   --->   "%zext_ln1171_692 = zext i12 %shl_ln1171_178"   --->   Operation 5220 'zext' 'zext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5221 [1/1] (1.54ns)   --->   "%sub_ln1171_432 = sub i13 0, i13 %zext_ln1171_692"   --->   Operation 5221 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5222 [1/1] (0.00ns)   --->   "%trunc_ln717_760 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_432, i32 3, i32 12"   --->   Operation 5222 'partselect' 'trunc_ln717_760' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5223 [1/1] (5.28ns)   --->   "%mul_ln717_166 = mul i13 %zext_ln717_351, i13 25"   --->   Operation 5223 'mul' 'mul_ln717_166' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5224 [1/1] (0.00ns)   --->   "%trunc_ln42_517 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_166, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5224 'partselect' 'trunc_ln42_517' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5225 [1/1] (1.30ns)   --->   "%sub_ln1171_434 = sub i9 0, i9 %zext_ln717_349"   --->   Operation 5225 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5226 [1/1] (0.00ns)   --->   "%trunc_ln717_763 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_434, i32 3, i32 8"   --->   Operation 5226 'partselect' 'trunc_ln717_763' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5227 [1/1] (1.54ns)   --->   "%sub_ln717_188 = sub i13 %zext_ln1171_692, i13 %zext_ln717_351"   --->   Operation 5227 'sub' 'sub_ln717_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5228 [1/1] (0.00ns)   --->   "%trunc_ln42_518 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_188, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5228 'partselect' 'trunc_ln42_518' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5229 [1/1] (0.00ns)   --->   "%zext_ln1171_696 = zext i8 %p_read_125"   --->   Operation 5229 'zext' 'zext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5230 [1/1] (5.28ns)   --->   "%mul_ln1171_292 = mul i14 %zext_ln1171_696, i14 16358"   --->   Operation 5230 'mul' 'mul_ln1171_292' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5231 [1/1] (0.00ns)   --->   "%trunc_ln717_767 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_292, i32 3, i32 13"   --->   Operation 5231 'partselect' 'trunc_ln717_767' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5232 [1/1] (0.00ns)   --->   "%sext_ln42_193 = sext i10 %trunc_ln717_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5232 'sext' 'sext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln717_242 = sext i11 %trunc_ln717_770"   --->   Operation 5233 'sext' 'sext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5234 [1/1] (0.00ns)   --->   "%zext_ln712_218 = zext i13 %add_ln712_599"   --->   Operation 5234 'zext' 'zext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5235 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i12 %add_ln712_603"   --->   Operation 5235 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5236 [1/1] (1.53ns)   --->   "%add_ln712_604 = add i14 %sext_ln712_197, i14 %zext_ln712_218"   --->   Operation 5236 'add' 'add_ln712_604' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5237 [1/1] (0.00ns)   --->   "%sext_ln712_254 = sext i12 %add_ln712_613"   --->   Operation 5237 'sext' 'sext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln712_255 = sext i13 %add_ln712_614"   --->   Operation 5238 'sext' 'sext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_615 = add i14 %sext_ln712_255, i14 %sext_ln712_254"   --->   Operation 5239 'add' 'add_ln712_615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5240 [1/1] (0.00ns)   --->   "%sext_ln712_258 = sext i13 %add_ln712_618"   --->   Operation 5240 'sext' 'sext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5241 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_619 = add i14 %sext_ln712_258, i14 %add_ln712_615"   --->   Operation 5241 'add' 'add_ln712_619' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5242 [1/1] (1.54ns)   --->   "%add_ln712_632 = add i12 %trunc_ln42_458, i12 %zext_ln42_653"   --->   Operation 5242 'add' 'add_ln712_632' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5243 [1/1] (0.00ns)   --->   "%zext_ln712_253 = zext i12 %add_ln712_694"   --->   Operation 5243 'zext' 'zext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5244 [1/1] (0.00ns)   --->   "%zext_ln712_258 = zext i12 %add_ln712_699"   --->   Operation 5244 'zext' 'zext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5245 [1/1] (1.54ns)   --->   "%add_ln712_700 = add i13 %zext_ln712_258, i13 %zext_ln712_253"   --->   Operation 5245 'add' 'add_ln712_700' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5246 [1/1] (1.54ns)   --->   "%add_ln712_707 = add i13 %sext_ln717_193, i13 %sext_ln717_214"   --->   Operation 5246 'add' 'add_ln712_707' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5247 [1/1] (0.00ns)   --->   "%zext_ln712_268 = zext i12 %add_ln712_727"   --->   Operation 5247 'zext' 'zext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5248 [1/1] (0.00ns)   --->   "%zext_ln712_276 = zext i13 %add_ln712_735"   --->   Operation 5248 'zext' 'zext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5249 [1/1] (1.53ns)   --->   "%add_ln712_736 = add i14 %zext_ln712_276, i14 %zext_ln712_268"   --->   Operation 5249 'add' 'add_ln712_736' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_753 = add i12 %sext_ln1171_302, i12 %sext_ln1171_305"   --->   Operation 5250 'add' 'add_ln712_753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5251 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_754 = add i12 %add_ln712_753, i12 %sext_ln1171_295"   --->   Operation 5251 'add' 'add_ln712_754' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln712_324 = sext i12 %add_ln712_786"   --->   Operation 5252 'sext' 'sext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5253 [1/1] (0.00ns)   --->   "%sext_ln712_325 = sext i12 %add_ln712_787"   --->   Operation 5253 'sext' 'sext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln712_326 = sext i13 %add_ln712_788"   --->   Operation 5254 'sext' 'sext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_789 = add i14 %sext_ln712_326, i14 %sext_ln712_325"   --->   Operation 5255 'add' 'add_ln712_789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5256 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_790 = add i14 %add_ln712_789, i14 %sext_ln712_324"   --->   Operation 5256 'add' 'add_ln712_790' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5257 [1/1] (1.41ns)   --->   "%add_ln712_791 = add i11 %sext_ln717_210, i11 %sext_ln717_227"   --->   Operation 5257 'add' 'add_ln712_791' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln712_305 = zext i11 %add_ln712_819"   --->   Operation 5258 'zext' 'zext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_820 = add i12 %zext_ln42_656, i12 %zext_ln42_665"   --->   Operation 5259 'add' 'add_ln712_820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5260 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_821 = add i12 %add_ln712_820, i12 %zext_ln712_305"   --->   Operation 5260 'add' 'add_ln712_821' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5261 [1/1] (0.00ns)   --->   "%sext_ln712_366 = sext i14 %add_ln712_900"   --->   Operation 5261 'sext' 'sext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln712_370 = sext i14 %add_ln712_903"   --->   Operation 5262 'sext' 'sext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5263 [1/1] (1.52ns)   --->   "%add_ln712_904 = add i15 %sext_ln712_370, i15 %sext_ln712_366"   --->   Operation 5263 'add' 'add_ln712_904' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5264 [1/1] (1.54ns)   --->   "%add_ln712_906 = add i13 %sext_ln717_201, i13 %sext_ln717_205"   --->   Operation 5264 'add' 'add_ln712_906' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5265 [1/1] (0.00ns)   --->   "%zext_ln712_343 = zext i12 %add_ln712_932"   --->   Operation 5265 'zext' 'zext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5266 [1/1] (0.00ns)   --->   "%zext_ln712_345 = zext i12 %add_ln712_934"   --->   Operation 5266 'zext' 'zext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_935 = add i13 %zext_ln712_345, i13 %zext_ln712_343"   --->   Operation 5267 'add' 'add_ln712_935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5268 [1/1] (0.00ns)   --->   "%zext_ln712_349 = zext i12 %add_ln712_941"   --->   Operation 5268 'zext' 'zext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5269 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_942 = add i13 %zext_ln712_349, i13 %add_ln712_935"   --->   Operation 5269 'add' 'add_ln712_942' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5270 [1/1] (0.00ns)   --->   "%sext_ln712_391 = sext i15 %add_ln712_963"   --->   Operation 5270 'sext' 'sext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5271 [1/1] (0.00ns)   --->   "%sext_ln712_296 = sext i15 %add_ln712_983"   --->   Operation 5271 'sext' 'sext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5272 [1/1] (1.53ns)   --->   "%add_ln712_984 = add i16 %sext_ln712_296, i16 %sext_ln712_391"   --->   Operation 5272 'add' 'add_ln712_984' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5273 [1/1] (0.00ns)   --->   "%sext_ln712_408 = sext i13 %add_ln712_1008"   --->   Operation 5273 'sext' 'sext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5274 [1/1] (1.53ns)   --->   "%add_ln712_1009 = add i14 %sext_ln712_408, i14 %sext_ln717_183"   --->   Operation 5274 'add' 'add_ln712_1009' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5275 [1/1] (1.48ns)   --->   "%add_ln712_1014 = add i12 %sext_ln717_242, i12 %sext_ln1171_335"   --->   Operation 5275 'add' 'add_ln712_1014' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5276 [1/1] (1.41ns)   --->   "%add_ln712_1076 = add i11 %sext_ln717_217, i11 %sext_ln42_193"   --->   Operation 5276 'add' 'add_ln712_1076' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln712_421 = sext i11 %add_ln712_1076"   --->   Operation 5277 'sext' 'sext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5278 [1/1] (1.48ns)   --->   "%add_ln712_1077 = add i12 %sext_ln712_421, i12 %sext_ln717_192"   --->   Operation 5278 'add' 'add_ln712_1077' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5279 [1/1] (0.00ns)   --->   "%zext_ln712_415 = zext i12 %add_ln712_1084"   --->   Operation 5279 'zext' 'zext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5280 [1/1] (0.00ns)   --->   "%zext_ln712_418 = zext i12 %add_ln712_1087"   --->   Operation 5280 'zext' 'zext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1088 = add i13 %zext_ln712_418, i13 %zext_ln712_415"   --->   Operation 5281 'add' 'add_ln712_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5282 [1/1] (0.00ns)   --->   "%zext_ln712_424 = zext i12 %add_ln712_1095"   --->   Operation 5282 'zext' 'zext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5283 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1096 = add i13 %zext_ln712_424, i13 %add_ln712_1088"   --->   Operation 5283 'add' 'add_ln712_1096' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln712_440 = sext i15 %add_ln712_1118"   --->   Operation 5284 'sext' 'sext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5285 [1/1] (0.00ns)   --->   "%sext_ln712_330 = sext i15 %add_ln712_1140"   --->   Operation 5285 'sext' 'sext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5286 [1/1] (1.53ns)   --->   "%add_ln712_1141 = add i16 %sext_ln712_330, i16 %sext_ln712_440"   --->   Operation 5286 'add' 'add_ln712_1141' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5287 [1/1] (0.00ns)   --->   "%zext_ln712_469 = zext i14 %add_ln712_1216"   --->   Operation 5287 'zext' 'zext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5288 [1/1] (0.00ns)   --->   "%sext_ln712_355 = sext i14 %add_ln712_1228"   --->   Operation 5288 'sext' 'sext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5289 [1/1] (1.52ns)   --->   "%add_ln712_1229 = add i16 %sext_ln712_355, i16 %zext_ln712_469"   --->   Operation 5289 'add' 'add_ln712_1229' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5290 [1/1] (1.54ns)   --->   "%add_ln712_1276 = add i13 %sext_ln717_205, i13 %sext_ln717_209"   --->   Operation 5290 'add' 'add_ln712_1276' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1314 = add i12 %sext_ln717_213, i12 %sext_ln1171_303"   --->   Operation 5291 'add' 'add_ln712_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5292 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1315 = add i12 %add_ln712_1314, i12 %sext_ln42_165"   --->   Operation 5292 'add' 'add_ln712_1315' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln712_536 = zext i11 %add_ln712_1386"   --->   Operation 5293 'zext' 'zext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5294 [1/1] (1.48ns)   --->   "%add_ln712_1387 = add i12 %zext_ln712_536, i12 %zext_ln42_625"   --->   Operation 5294 'add' 'add_ln712_1387' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln712_578 = sext i15 %add_ln712_1536"   --->   Operation 5295 'sext' 'sext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5296 [1/1] (0.00ns)   --->   "%zext_ln712_614 = zext i14 %add_ln712_1559"   --->   Operation 5296 'zext' 'zext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5297 [1/1] (1.53ns)   --->   "%add_ln712_1560 = add i16 %zext_ln712_614, i16 %sext_ln712_578"   --->   Operation 5297 'add' 'add_ln712_1560' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln712_583 = sext i14 %add_ln712_1567"   --->   Operation 5298 'sext' 'sext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5299 [1/1] (0.00ns)   --->   "%sext_ln712_588 = sext i14 %add_ln712_1575"   --->   Operation 5299 'sext' 'sext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5300 [1/1] (1.52ns)   --->   "%add_ln712_1576 = add i15 %sext_ln712_588, i15 %sext_ln712_583"   --->   Operation 5300 'add' 'add_ln712_1576' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln712_599 = sext i14 %add_ln712_1607"   --->   Operation 5301 'sext' 'sext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5302 [1/1] (0.00ns)   --->   "%zext_ln712_632 = zext i12 %add_ln712_1612"   --->   Operation 5302 'zext' 'zext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5303 [1/1] (1.52ns)   --->   "%add_ln712_1613 = add i15 %zext_ln712_632, i15 %sext_ln712_599"   --->   Operation 5303 'add' 'add_ln712_1613' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5304 [1/1] (0.00ns)   --->   "%zext_ln712_641 = zext i11 %add_ln712_1625"   --->   Operation 5304 'zext' 'zext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5305 [1/1] (0.00ns)   --->   "%zext_ln712_642 = zext i11 %add_ln712_1626"   --->   Operation 5305 'zext' 'zext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1627 = add i12 %zext_ln712_642, i12 %zext_ln42_663"   --->   Operation 5306 'add' 'add_ln712_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5307 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1628 = add i12 %add_ln712_1627, i12 %zext_ln712_641"   --->   Operation 5307 'add' 'add_ln712_1628' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1650 = add i12 %sext_ln1171_304, i12 %sext_ln717_224"   --->   Operation 5308 'add' 'add_ln712_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 5309 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1651 = add i12 %add_ln712_1650, i12 %sext_ln42_166"   --->   Operation 5309 'add' 'add_ln712_1651' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.28>
ST_21 : Operation 5310 [1/1] (5.28ns)   --->   "%mul_ln1171_143 = mul i14 %zext_ln1171, i14 39"   --->   Operation 5310 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5311 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_143, i32 3, i32 13"   --->   Operation 5311 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5312 [1/1] (5.28ns)   --->   "%mul_ln1171_148 = mul i16 %r_V_2, i16 65444"   --->   Operation 5312 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5313 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_148, i32 3, i32 15"   --->   Operation 5313 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5314 [1/1] (5.28ns)   --->   "%mul_ln717_64 = mul i13 %zext_ln1171_285, i13 21"   --->   Operation 5314 'mul' 'mul_ln717_64' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5315 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_64, i32 3, i32 12"   --->   Operation 5315 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5316 [1/1] (0.00ns)   --->   "%zext_ln1171_293 = zext i8 %p_read_181"   --->   Operation 5316 'zext' 'zext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5317 [1/1] (5.28ns)   --->   "%mul_ln1171_151 = mul i14 %zext_ln1171_293, i14 16357"   --->   Operation 5317 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5318 [1/1] (0.00ns)   --->   "%trunc_ln717_381 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_151, i32 3, i32 13"   --->   Operation 5318 'partselect' 'trunc_ln717_381' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5319 [1/1] (5.28ns)   --->   "%mul_ln1171_154 = mul i13 %zext_ln717_119, i13 8181"   --->   Operation 5319 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5320 [1/1] (0.00ns)   --->   "%trunc_ln717_388 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_154, i32 3, i32 12"   --->   Operation 5320 'partselect' 'trunc_ln717_388' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5321 [1/1] (0.00ns)   --->   "%zext_ln42_290 = zext i10 %sext_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5321 'zext' 'zext_ln42_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln1171_321 = zext i8 %p_read_177"   --->   Operation 5322 'zext' 'zext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5323 [1/1] (5.28ns)   --->   "%mul_ln1171_161 = mul i15 %zext_ln1171_321, i15 32733"   --->   Operation 5323 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5324 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_161, i32 3, i32 14"   --->   Operation 5324 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5325 [1/1] (0.00ns)   --->   "%shl_ln1171_114 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_160, i6 0"   --->   Operation 5325 'bitconcatenate' 'shl_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5326 [1/1] (0.00ns)   --->   "%zext_ln1171_449 = zext i14 %shl_ln1171_114"   --->   Operation 5326 'zext' 'zext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5327 [1/1] (1.52ns)   --->   "%sub_ln1171_275 = sub i15 0, i15 %zext_ln1171_449"   --->   Operation 5327 'sub' 'sub_ln1171_275' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i10 %trunc_ln717_615"   --->   Operation 5328 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i11 %trunc_ln717_686"   --->   Operation 5329 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5330 [1/1] (0.00ns)   --->   "%zext_ln42_636 = zext i6 %mult_V_1640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5330 'zext' 'zext_ln42_636' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln42_173 = sext i8 %trunc_ln717_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5331 'sext' 'sext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5332 [1/1] (0.00ns)   --->   "%sext_ln42_179 = sext i6 %trunc_ln717_720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5332 'sext' 'sext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln1171_306 = sext i9 %trunc_ln717_721"   --->   Operation 5333 'sext' 'sext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln42_182 = sext i11 %trunc_ln717_731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5334 'sext' 'sext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5335 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i10 %trunc_ln717_733"   --->   Operation 5335 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5336 [1/1] (0.00ns)   --->   "%zext_ln42_679 = zext i10 %trunc_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5336 'zext' 'zext_ln42_679' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5337 [1/1] (0.00ns)   --->   "%zext_ln42_681 = zext i10 %trunc_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5337 'zext' 'zext_ln42_681' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5338 [1/1] (0.00ns)   --->   "%zext_ln42_683 = zext i6 %mult_V_1844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5338 'zext' 'zext_ln42_683' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i12 %trunc_ln717_744"   --->   Operation 5339 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln42_185 = sext i13 %mult_V_1863" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5340 'sext' 'sext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5341 [1/1] (0.00ns)   --->   "%sext_ln42_188 = sext i13 %mult_V_1873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5341 'sext' 'sext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5342 [1/1] (0.00ns)   --->   "%zext_ln42_692 = zext i11 %trunc_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5342 'zext' 'zext_ln42_692' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5343 [1/1] (0.00ns)   --->   "%sext_ln717_235 = sext i12 %trunc_ln717_750"   --->   Operation 5343 'sext' 'sext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5344 [1/1] (0.00ns)   --->   "%zext_ln42_694 = zext i10 %trunc_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5344 'zext' 'zext_ln42_694' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i11 %trunc_ln717_752"   --->   Operation 5345 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5346 [1/1] (0.00ns)   --->   "%sext_ln717_236 = sext i11 %trunc_ln717_756"   --->   Operation 5346 'sext' 'sext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5347 [1/1] (0.00ns)   --->   "%zext_ln42_700 = zext i10 %trunc_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5347 'zext' 'zext_ln42_700' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5348 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i11 %trunc_ln717_757"   --->   Operation 5348 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5349 [1/1] (0.00ns)   --->   "%zext_ln42_702 = zext i9 %trunc_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5349 'zext' 'zext_ln42_702' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5350 [1/1] (0.00ns)   --->   "%zext_ln42_703 = zext i7 %mult_V_1920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5350 'zext' 'zext_ln42_703' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i10 %trunc_ln717_760"   --->   Operation 5351 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln42_705 = zext i10 %trunc_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5352 'zext' 'zext_ln42_705' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5353 [1/1] (0.00ns)   --->   "%zext_ln42_711 = zext i10 %trunc_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5353 'zext' 'zext_ln42_711' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5354 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i11 %trunc_ln717_767"   --->   Operation 5354 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5355 [1/1] (0.00ns)   --->   "%zext_ln42_715 = zext i10 %trunc_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5355 'zext' 'zext_ln42_715' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5356 [1/1] (5.28ns)   --->   "%mul_ln1171_293 = mul i14 %zext_ln1171_696, i14 16365"   --->   Operation 5356 'mul' 'mul_ln1171_293' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5357 [1/1] (0.00ns)   --->   "%trunc_ln717_771 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_293, i32 3, i32 13"   --->   Operation 5357 'partselect' 'trunc_ln717_771' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5358 [1/1] (0.00ns)   --->   "%sext_ln42_194 = sext i9 %trunc_ln717_773" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5358 'sext' 'sext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln42_717 = zext i10 %sext_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5359 'zext' 'zext_ln42_717' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5360 [1/1] (0.00ns)   --->   "%zext_ln1171_705 = zext i8 %p_read_124"   --->   Operation 5360 'zext' 'zext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5361 [1/1] (5.28ns)   --->   "%mul_ln1171_294 = mul i14 %zext_ln1171_706, i14 16365"   --->   Operation 5361 'mul' 'mul_ln1171_294' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5362 [1/1] (0.00ns)   --->   "%trunc_ln717_780 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_294, i32 3, i32 13"   --->   Operation 5362 'partselect' 'trunc_ln717_780' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5363 [1/1] (5.28ns)   --->   "%mul_ln1171_295 = mul i15 %zext_ln1171_705, i15 32727"   --->   Operation 5363 'mul' 'mul_ln1171_295' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5364 [1/1] (0.00ns)   --->   "%trunc_ln717_782 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_295, i32 3, i32 14"   --->   Operation 5364 'partselect' 'trunc_ln717_782' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5365 [1/1] (5.28ns)   --->   "%mul_ln1171_297 = mul i14 %zext_ln1171_706, i14 54"   --->   Operation 5365 'mul' 'mul_ln1171_297' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5366 [1/1] (0.00ns)   --->   "%trunc_ln42_529 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_297, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5366 'partselect' 'trunc_ln42_529' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5367 [1/1] (5.28ns)   --->   "%mul_ln1171_299 = mul i13 %zext_ln1171_710, i13 8179"   --->   Operation 5367 'mul' 'mul_ln1171_299' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5368 [1/1] (0.00ns)   --->   "%trunc_ln717_796 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_299, i32 3, i32 12"   --->   Operation 5368 'partselect' 'trunc_ln717_796' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5369 [1/1] (5.28ns)   --->   "%mul_ln1171_300 = mul i14 %zext_ln1171_711, i14 16357"   --->   Operation 5369 'mul' 'mul_ln1171_300' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5370 [1/1] (0.00ns)   --->   "%trunc_ln717_797 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_300, i32 3, i32 13"   --->   Operation 5370 'partselect' 'trunc_ln717_797' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln712_242 = sext i14 %add_ln712_595"   --->   Operation 5371 'sext' 'sext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln712_243 = sext i14 %add_ln712_604"   --->   Operation 5372 'sext' 'sext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5373 [1/1] (1.52ns)   --->   "%add_ln712_605 = add i15 %sext_ln712_243, i15 %sext_ln712_242"   --->   Operation 5373 'add' 'add_ln712_605' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5374 [1/1] (0.00ns)   --->   "%sext_ln712_253 = sext i14 %add_ln712_612"   --->   Operation 5374 'sext' 'sext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln712_259 = sext i14 %add_ln712_619"   --->   Operation 5375 'sext' 'sext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5376 [1/1] (1.52ns)   --->   "%add_ln712_620 = add i15 %sext_ln712_259, i15 %sext_ln712_253"   --->   Operation 5376 'add' 'add_ln712_620' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5377 [1/1] (0.00ns)   --->   "%zext_ln712_245 = zext i12 %add_ln712_684"   --->   Operation 5377 'zext' 'zext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln712_249 = zext i13 %add_ln712_689"   --->   Operation 5378 'zext' 'zext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_690 = add i14 %zext_ln712_249, i14 %zext_ln712_245"   --->   Operation 5379 'add' 'add_ln712_690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5380 [1/1] (0.00ns)   --->   "%zext_ln712_259 = zext i13 %add_ln712_700"   --->   Operation 5380 'zext' 'zext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5381 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_701 = add i14 %zext_ln712_259, i14 %add_ln712_690"   --->   Operation 5381 'add' 'add_ln712_701' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln712_289 = sext i12 %add_ln712_706"   --->   Operation 5382 'sext' 'sext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5383 [1/1] (0.00ns)   --->   "%sext_ln712_290 = sext i13 %add_ln712_707"   --->   Operation 5383 'sext' 'sext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_708 = add i14 %sext_ln712_290, i14 %sext_ln1171_276"   --->   Operation 5384 'add' 'add_ln712_708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5385 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_709 = add i14 %add_ln712_708, i14 %sext_ln712_289"   --->   Operation 5385 'add' 'add_ln712_709' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln712_305 = sext i11 %add_ln712_752"   --->   Operation 5386 'sext' 'sext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln712_306 = sext i12 %add_ln712_754"   --->   Operation 5387 'sext' 'sext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5388 [1/1] (1.54ns)   --->   "%add_ln712_755 = add i13 %sext_ln712_306, i13 %sext_ln712_305"   --->   Operation 5388 'add' 'add_ln712_755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5389 [1/1] (1.48ns)   --->   "%add_ln712_756 = add i12 %sext_ln42_182, i12 %zext_ln42_290"   --->   Operation 5389 'add' 'add_ln712_756' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln712_332 = sext i11 %add_ln712_791"   --->   Operation 5390 'sext' 'sext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_792 = add i13 %sext_ln1171_315, i13 %sext_ln1171_327"   --->   Operation 5391 'add' 'add_ln712_792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5392 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_793 = add i13 %add_ln712_792, i13 %sext_ln712_332"   --->   Operation 5392 'add' 'add_ln712_793' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5393 [1/1] (1.41ns)   --->   "%add_ln712_822 = add i10 %trunc_ln42_496, i10 %zext_ln42_703"   --->   Operation 5393 'add' 'add_ln712_822' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5394 [1/1] (0.00ns)   --->   "%zext_ln712_307 = zext i10 %add_ln712_822"   --->   Operation 5394 'zext' 'zext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5395 [1/1] (0.00ns)   --->   "%or_ln712_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %p_read_151"   --->   Operation 5395 'bitconcatenate' 'or_ln712_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5396 [1/1] (0.00ns)   --->   "%sext_ln712_249 = sext i10 %or_ln712_5"   --->   Operation 5396 'sext' 'sext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5397 [1/1] (1.41ns)   --->   "%add_ln712_823 = add i12 %sext_ln712_249, i12 %zext_ln712_307"   --->   Operation 5397 'add' 'add_ln712_823' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5398 [1/1] (1.48ns)   --->   "%add_ln712_869 = add i12 %sext_ln1171_320, i12 %sext_ln1171_326"   --->   Operation 5398 'add' 'add_ln712_869' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln712_365 = sext i14 %add_ln712_898"   --->   Operation 5399 'sext' 'sext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln712_373 = sext i15 %add_ln712_904"   --->   Operation 5400 'sext' 'sext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5401 [1/1] (1.53ns)   --->   "%add_ln712_905 = add i16 %sext_ln712_373, i16 %sext_ln712_365"   --->   Operation 5401 'add' 'add_ln712_905' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5402 [1/1] (0.00ns)   --->   "%zext_ln712_342 = zext i14 %add_ln712_930"   --->   Operation 5402 'zext' 'zext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5403 [1/1] (0.00ns)   --->   "%zext_ln712_350 = zext i13 %add_ln712_942"   --->   Operation 5403 'zext' 'zext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5404 [1/1] (1.52ns)   --->   "%add_ln712_943 = add i15 %zext_ln712_350, i15 %zext_ln712_342"   --->   Operation 5404 'add' 'add_ln712_943' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5405 [1/1] (1.53ns)   --->   "%add_ln712_1012 = add i14 %sext_ln42_173, i14 %sext_ln42_185"   --->   Operation 5405 'add' 'add_ln712_1012' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5406 [1/1] (0.00ns)   --->   "%sext_ln712_411 = sext i12 %add_ln712_1014"   --->   Operation 5406 'sext' 'sext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5407 [1/1] (1.54ns)   --->   "%add_ln712_1015 = add i13 %sext_ln712_411, i13 %sext_ln717_236"   --->   Operation 5407 'add' 'add_ln712_1015' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1060 = add i11 %trunc_ln42_493, i11 %zext_ln42_681"   --->   Operation 5408 'add' 'add_ln712_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5409 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1061 = add i11 %add_ln712_1060, i11 %zext_ln42_636"   --->   Operation 5409 'add' 'add_ln712_1061' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln712_422 = sext i12 %add_ln712_1077"   --->   Operation 5410 'sext' 'sext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5411 [1/1] (0.00ns)   --->   "%zext_ln712_413 = zext i11 %add_ln712_1080"   --->   Operation 5411 'zext' 'zext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5412 [1/1] (1.54ns)   --->   "%add_ln712_1081 = add i13 %zext_ln712_413, i13 %sext_ln712_422"   --->   Operation 5412 'add' 'add_ln712_1081' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5413 [1/1] (1.41ns)   --->   "%add_ln712_1173 = add i11 %zext_ln42_705, i11 %zext_ln42_715"   --->   Operation 5413 'add' 'add_ln712_1173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln712_453 = zext i11 %add_ln712_1173"   --->   Operation 5414 'zext' 'zext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5415 [1/1] (0.00ns)   --->   "%zext_ln712_454 = zext i11 %add_ln712_1175"   --->   Operation 5415 'zext' 'zext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5416 [1/1] (1.48ns)   --->   "%add_ln712_1176 = add i12 %zext_ln712_454, i12 %zext_ln712_453"   --->   Operation 5416 'add' 'add_ln712_1176' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5417 [1/1] (1.41ns)   --->   "%add_ln712_1291 = add i11 %zext_ln42_679, i11 %zext_ln42_717"   --->   Operation 5417 'add' 'add_ln712_1291' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5418 [1/1] (0.00ns)   --->   "%zext_ln712_494 = zext i11 %add_ln712_1291"   --->   Operation 5418 'zext' 'zext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5419 [1/1] (0.00ns)   --->   "%or_ln712_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %mult_V_2032"   --->   Operation 5419 'bitconcatenate' 'or_ln712_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5420 [1/1] (0.00ns)   --->   "%zext_ln712_495 = zext i11 %or_ln712_7"   --->   Operation 5420 'zext' 'zext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5421 [1/1] (1.48ns)   --->   "%add_ln712_1292 = add i12 %zext_ln712_495, i12 %zext_ln712_494"   --->   Operation 5421 'add' 'add_ln712_1292' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5422 [1/1] (1.53ns)   --->   "%add_ln712_1316 = add i14 %sext_ln42_179, i14 %sext_ln42_188"   --->   Operation 5422 'add' 'add_ln712_1316' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5423 [1/1] (0.00ns)   --->   "%zext_ln712_535 = zext i12 %add_ln712_1385"   --->   Operation 5423 'zext' 'zext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5424 [1/1] (0.00ns)   --->   "%zext_ln712_537 = zext i12 %add_ln712_1387"   --->   Operation 5424 'zext' 'zext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5425 [1/1] (1.54ns)   --->   "%add_ln712_1388 = add i13 %zext_ln712_537, i13 %zext_ln712_535"   --->   Operation 5425 'add' 'add_ln712_1388' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1389 = add i12 %zext_ln42_692, i12 %zext_ln42_700"   --->   Operation 5426 'add' 'add_ln712_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5427 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1390 = add i12 %add_ln712_1389, i12 %zext_ln42_683"   --->   Operation 5427 'add' 'add_ln712_1390' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5428 [1/1] (1.48ns)   --->   "%add_ln712_1407 = add i12 %sext_ln1171_298, i12 %sext_ln1171_324"   --->   Operation 5428 'add' 'add_ln712_1407' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1450 = add i13 %sext_ln1171_310, i13 %sext_ln717_235"   --->   Operation 5429 'add' 'add_ln712_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5430 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1451 = add i13 %add_ln712_1450, i13 %sext_ln1171_306"   --->   Operation 5430 'add' 'add_ln712_1451' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 5431 [1/1] (0.00ns)   --->   "%sext_ln712_589 = sext i15 %add_ln712_1576"   --->   Operation 5431 'sext' 'sext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5432 [1/1] (0.00ns)   --->   "%zext_ln712_629 = zext i14 %add_ln712_1593"   --->   Operation 5432 'zext' 'zext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5433 [1/1] (1.53ns)   --->   "%add_ln712_1594 = add i16 %zext_ln712_629, i16 %sext_ln712_589"   --->   Operation 5433 'add' 'add_ln712_1594' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln712_612 = sext i12 %add_ln712_1651"   --->   Operation 5434 'sext' 'sext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5435 [1/1] (0.00ns)   --->   "%sext_ln712_614 = sext i12 %add_ln712_1654"   --->   Operation 5435 'sext' 'sext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5436 [1/1] (1.54ns)   --->   "%add_ln712_1655 = add i13 %sext_ln712_614, i13 %sext_ln712_612"   --->   Operation 5436 'add' 'add_ln712_1655' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5437 [1/1] (1.41ns)   --->   "%add_ln712_1683 = add i11 %zext_ln42_702, i11 %zext_ln42_711"   --->   Operation 5437 'add' 'add_ln712_1683' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 5438 [1/1] (0.00ns)   --->   "%zext_ln712_668 = zext i11 %add_ln712_1683"   --->   Operation 5438 'zext' 'zext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 5439 [1/1] (1.48ns)   --->   "%add_ln712_1684 = add i12 %zext_ln712_668, i12 %zext_ln42_694"   --->   Operation 5439 'add' 'add_ln712_1684' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.28>
ST_22 : Operation 5440 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5440 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln42_77 = sext i13 %mult_V_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5441 'sext' 'sext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5442 [1/1] (0.00ns)   --->   "%zext_ln717_113 = zext i10 %mult_V_117"   --->   Operation 5442 'zext' 'zext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln717_80 = sext i11 %trunc_ln717_381"   --->   Operation 5443 'sext' 'sext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln1171_297 = zext i10 %mult_V_154"   --->   Operation 5444 'zext' 'zext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln42_87 = sext i9 %trunc_ln717_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5445 'sext' 'sext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i12 %trunc_ln717_411"   --->   Operation 5446 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5447 [1/1] (5.28ns)   --->   "%mul_ln1171_169 = mul i14 %zext_ln1171_350, i14 42"   --->   Operation 5447 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5448 [1/1] (0.00ns)   --->   "%trunc_ln42_255 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_169, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5448 'partselect' 'trunc_ln42_255' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5449 [1/1] (5.28ns)   --->   "%mul_ln1171_174 = mul i15 %zext_ln1171_374, i15 32731"   --->   Operation 5449 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5450 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_174, i32 3, i32 14"   --->   Operation 5450 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5451 [1/1] (5.28ns)   --->   "%mul_ln717_81 = mul i13 %zext_ln1171_375, i13 29"   --->   Operation 5451 'mul' 'mul_ln717_81' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5452 [1/1] (0.00ns)   --->   "%trunc_ln42_265 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_81, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5452 'partselect' 'trunc_ln42_265' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5453 [1/1] (5.28ns)   --->   "%mul_ln1171_180 = mul i13 %zext_ln1171_384, i13 8179"   --->   Operation 5453 'mul' 'mul_ln1171_180' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5454 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_180, i32 3, i32 12"   --->   Operation 5454 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5455 [1/1] (5.28ns)   --->   "%mul_ln1171_183 = mul i14 %zext_ln1171_390, i14 16358"   --->   Operation 5455 'mul' 'mul_ln1171_183' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5456 [1/1] (0.00ns)   --->   "%trunc_ln717_476 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_183, i32 3, i32 13"   --->   Operation 5456 'partselect' 'trunc_ln717_476' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5457 [1/1] (5.28ns)   --->   "%mul_ln1171_195 = mul i13 %zext_ln1171_420, i13 8179"   --->   Operation 5457 'mul' 'mul_ln1171_195' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5458 [1/1] (0.00ns)   --->   "%trunc_ln717_508 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_195, i32 3, i32 12"   --->   Operation 5458 'partselect' 'trunc_ln717_508' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5459 [1/1] (0.00ns)   --->   "%zext_ln1171_428 = zext i8 %p_read_162"   --->   Operation 5459 'zext' 'zext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5460 [1/1] (0.00ns)   --->   "%zext_ln1171_430 = zext i8 %p_read_162"   --->   Operation 5460 'zext' 'zext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5461 [1/1] (5.28ns)   --->   "%mul_ln1171_198 = mul i14 %zext_ln1171_430, i14 35"   --->   Operation 5461 'mul' 'mul_ln1171_198' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5462 [1/1] (0.00ns)   --->   "%trunc_ln42_304 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_198, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5462 'partselect' 'trunc_ln42_304' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5463 [1/1] (0.00ns)   --->   "%zext_ln1171_443 = zext i8 %p_read_160"   --->   Operation 5463 'zext' 'zext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5464 [1/1] (0.00ns)   --->   "%shl_ln717_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_160, i2 0"   --->   Operation 5464 'bitconcatenate' 'shl_ln717_113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5465 [1/1] (0.00ns)   --->   "%zext_ln717_205 = zext i10 %shl_ln717_113"   --->   Operation 5465 'zext' 'zext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5466 [1/1] (1.41ns)   --->   "%add_ln717_81 = add i11 %zext_ln717_205, i11 %zext_ln1171_443"   --->   Operation 5466 'add' 'add_ln717_81' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5467 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_81, i32 3, i32 10"   --->   Operation 5467 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln717_206 = zext i8 %mult_V_837"   --->   Operation 5468 'zext' 'zext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i15 %sub_ln1171_275"   --->   Operation 5469 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5470 [1/1] (0.00ns)   --->   "%zext_ln1171_450 = zext i10 %shl_ln717_113"   --->   Operation 5470 'zext' 'zext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5471 [1/1] (1.53ns)   --->   "%sub_ln1171_276 = sub i16 %sext_ln1171_71, i16 %zext_ln1171_450"   --->   Operation 5471 'sub' 'sub_ln1171_276' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5472 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_276, i32 3, i32 15"   --->   Operation 5472 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5473 [1/1] (5.28ns)   --->   "%mul_ln717_100 = mul i13 %zext_ln1171_455, i13 26"   --->   Operation 5473 'mul' 'mul_ln717_100' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5474 [1/1] (0.00ns)   --->   "%trunc_ln42_317 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_100, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5474 'partselect' 'trunc_ln42_317' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5475 [1/1] (5.28ns)   --->   "%mul_ln1171_205 = mul i15 %zext_ln1171_453, i15 32714"   --->   Operation 5475 'mul' 'mul_ln1171_205' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5476 [1/1] (0.00ns)   --->   "%trunc_ln717_529 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_205, i32 3, i32 14"   --->   Operation 5476 'partselect' 'trunc_ln717_529' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5477 [1/1] (5.28ns)   --->   "%mul_ln717_104 = mul i13 %zext_ln1171_467, i13 21"   --->   Operation 5477 'mul' 'mul_ln717_104' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5478 [1/1] (0.00ns)   --->   "%trunc_ln42_328 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_104, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5478 'partselect' 'trunc_ln42_328' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5479 [1/1] (5.28ns)   --->   "%mul_ln1171_209 = mul i14 %zext_ln1171_464, i14 46"   --->   Operation 5479 'mul' 'mul_ln1171_209' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5480 [1/1] (0.00ns)   --->   "%trunc_ln42_331 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_209, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5480 'partselect' 'trunc_ln42_331' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5481 [1/1] (0.00ns)   --->   "%zext_ln717_223 = zext i8 %p_read_155"   --->   Operation 5481 'zext' 'zext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5482 [1/1] (5.28ns)   --->   "%mul_ln1171_215 = mul i15 %zext_ln717_223, i15 32727"   --->   Operation 5482 'mul' 'mul_ln1171_215' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5483 [1/1] (0.00ns)   --->   "%trunc_ln717_559 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_215, i32 3, i32 14"   --->   Operation 5483 'partselect' 'trunc_ln717_559' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5484 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i8 %trunc_ln717_690"   --->   Operation 5484 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5485 [1/1] (0.00ns)   --->   "%sext_ln42_171 = sext i6 %trunc_ln717_704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5485 'sext' 'sext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5486 [1/1] (0.00ns)   --->   "%sext_ln717_239 = sext i6 %trunc_ln717_763"   --->   Operation 5486 'sext' 'sext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5487 [1/1] (0.00ns)   --->   "%zext_ln42_706 = zext i8 %mult_V_1937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5487 'zext' 'zext_ln42_706' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln717_240 = sext i8 %trunc_ln717_764"   --->   Operation 5488 'sext' 'sext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln717_243 = sext i11 %trunc_ln717_771"   --->   Operation 5489 'sext' 'sext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln42_196 = sext i9 %trunc_ln717_778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5490 'sext' 'sext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5491 [1/1] (0.00ns)   --->   "%zext_ln42_720 = zext i10 %sext_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5491 'zext' 'zext_ln42_720' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln717_246 = sext i11 %trunc_ln717_780"   --->   Operation 5492 'sext' 'sext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i12 %trunc_ln717_782"   --->   Operation 5493 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i9 %trunc_ln717_784"   --->   Operation 5494 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5495 [1/1] (0.00ns)   --->   "%zext_ln42_729 = zext i11 %trunc_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5495 'zext' 'zext_ln42_729' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5496 [1/1] (0.00ns)   --->   "%zext_ln42_732 = zext i10 %trunc_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5496 'zext' 'zext_ln42_732' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i10 %trunc_ln717_796"   --->   Operation 5497 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln717_797"   --->   Operation 5498 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5499 [1/1] (1.48ns)   --->   "%add_ln712_640 = add i12 %sext_ln717_239, i12 %sext_ln717_243"   --->   Operation 5499 'add' 'add_ln712_640' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln712_285 = sext i15 %add_ln712_680"   --->   Operation 5500 'sext' 'sext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5501 [1/1] (0.00ns)   --->   "%zext_ln712_260 = zext i14 %add_ln712_701"   --->   Operation 5501 'zext' 'zext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5502 [1/1] (1.53ns)   --->   "%add_ln712_702 = add i16 %zext_ln712_260, i16 %sext_ln712_285"   --->   Operation 5502 'add' 'add_ln712_702' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5503 [1/1] (0.00ns)   --->   "%sext_ln712_292 = sext i12 %add_ln712_711"   --->   Operation 5503 'sext' 'sext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_712 = add i13 %sext_ln717_240, i13 %sext_ln1171_333"   --->   Operation 5504 'add' 'add_ln712_712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5505 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_713 = add i13 %add_ln712_712, i13 %sext_ln712_292"   --->   Operation 5505 'add' 'add_ln712_713' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_741 = add i12 %sext_ln717_165, i12 %zext_ln717_113"   --->   Operation 5506 'add' 'add_ln712_741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5507 [1/1] (0.00ns)   --->   "%zext_ln712_278 = zext i8 %add_ln712_742"   --->   Operation 5507 'zext' 'zext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5508 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_743 = add i12 %zext_ln712_278, i12 %add_ln712_741"   --->   Operation 5508 'add' 'add_ln712_743' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln712_307 = sext i13 %add_ln712_755"   --->   Operation 5509 'sext' 'sext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln712_308 = sext i12 %add_ln712_756"   --->   Operation 5510 'sext' 'sext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5511 [1/1] (0.00ns)   --->   "%zext_ln712_284 = zext i12 %add_ln712_758"   --->   Operation 5511 'zext' 'zext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_759 = add i14 %zext_ln712_284, i14 %sext_ln712_308"   --->   Operation 5512 'add' 'add_ln712_759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5513 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_760 = add i14 %add_ln712_759, i14 %sext_ln712_307"   --->   Operation 5513 'add' 'add_ln712_760' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln712_333 = sext i13 %add_ln712_793"   --->   Operation 5514 'sext' 'sext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln712_335 = sext i12 %add_ln712_796"   --->   Operation 5515 'sext' 'sext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5516 [1/1] (1.53ns)   --->   "%add_ln712_797 = add i14 %sext_ln712_335, i14 %sext_ln712_333"   --->   Operation 5516 'add' 'add_ln712_797' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5517 [1/1] (0.00ns)   --->   "%zext_ln712_306 = zext i12 %add_ln712_821"   --->   Operation 5517 'zext' 'zext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln712_250 = sext i12 %add_ln712_823"   --->   Operation 5518 'sext' 'sext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5519 [1/1] (1.54ns)   --->   "%add_ln712_824 = add i14 %sext_ln712_250, i14 %zext_ln712_306"   --->   Operation 5519 'add' 'add_ln712_824' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5520 [1/1] (1.48ns)   --->   "%add_ln712_870 = add i12 %sext_ln717_246, i12 %sext_ln1171_335"   --->   Operation 5520 'add' 'add_ln712_870' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5521 [1/1] (1.41ns)   --->   "%add_ln712_993 = add i11 %zext_ln42_355, i11 %zext_ln717_206"   --->   Operation 5521 'add' 'add_ln712_993' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln712_404 = sext i12 %add_ln712_1002"   --->   Operation 5522 'sext' 'sext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln712_405 = sext i13 %add_ln712_1003"   --->   Operation 5523 'sext' 'sext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1004 = add i14 %sext_ln712_405, i14 %sext_ln1171_183"   --->   Operation 5524 'add' 'add_ln712_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5525 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1005 = add i14 %add_ln712_1004, i14 %sext_ln712_404"   --->   Operation 5525 'add' 'add_ln712_1005' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1013 = add i14 %add_ln712_1012, i14 %sext_ln717_206"   --->   Operation 5526 'add' 'add_ln712_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5527 [1/1] (0.00ns)   --->   "%sext_ln712_412 = sext i13 %add_ln712_1015"   --->   Operation 5527 'sext' 'sext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5528 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1016 = add i14 %sext_ln712_412, i14 %add_ln712_1013"   --->   Operation 5528 'add' 'add_ln712_1016' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5529 [1/1] (0.00ns)   --->   "%zext_ln712_403 = zext i11 %add_ln712_1059"   --->   Operation 5529 'zext' 'zext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5530 [1/1] (0.00ns)   --->   "%zext_ln712_404 = zext i11 %add_ln712_1061"   --->   Operation 5530 'zext' 'zext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5531 [1/1] (1.48ns)   --->   "%add_ln712_1062 = add i12 %zext_ln712_404, i12 %zext_ln712_403"   --->   Operation 5531 'add' 'add_ln712_1062' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5532 [1/1] (1.41ns)   --->   "%add_ln712_1065 = add i10 %zext_ln1171_428, i10 672"   --->   Operation 5532 'add' 'add_ln712_1065' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5533 [1/1] (0.00ns)   --->   "%zext_ln712_408 = zext i10 %add_ln712_1065"   --->   Operation 5533 'zext' 'zext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5534 [1/1] (1.41ns)   --->   "%add_ln712_1066 = add i11 %zext_ln712_408, i11 %zext_ln42_732"   --->   Operation 5534 'add' 'add_ln712_1066' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5535 [1/1] (0.00ns)   --->   "%sext_ln712_420 = sext i13 %add_ln712_1075"   --->   Operation 5535 'sext' 'sext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln712_423 = sext i13 %add_ln712_1081"   --->   Operation 5536 'sext' 'sext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5537 [1/1] (1.53ns)   --->   "%add_ln712_1082 = add i14 %sext_ln712_423, i14 %sext_ln712_420"   --->   Operation 5537 'add' 'add_ln712_1082' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5538 [1/1] (0.00ns)   --->   "%zext_ln712_452 = zext i12 %add_ln712_1172"   --->   Operation 5538 'zext' 'zext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5539 [1/1] (0.00ns)   --->   "%zext_ln712_455 = zext i12 %add_ln712_1176"   --->   Operation 5539 'zext' 'zext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5540 [1/1] (1.54ns)   --->   "%add_ln712_1177 = add i13 %zext_ln712_455, i13 %zext_ln712_452"   --->   Operation 5540 'add' 'add_ln712_1177' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln712_459 = sext i12 %add_ln712_1181"   --->   Operation 5541 'sext' 'sext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln712_464 = sext i12 %add_ln712_1182"   --->   Operation 5542 'sext' 'sext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1183 = add i13 %sext_ln712_464, i13 %sext_ln717_80"   --->   Operation 5543 'add' 'add_ln712_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5544 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1184 = add i13 %add_ln712_1183, i13 %sext_ln712_459"   --->   Operation 5544 'add' 'add_ln712_1184' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5545 [1/1] (1.48ns)   --->   "%add_ln712_1277 = add i13 %sext_ln42_171, i13 %zext_ln42"   --->   Operation 5545 'add' 'add_ln712_1277' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5546 [1/1] (0.00ns)   --->   "%zext_ln712_493 = zext i12 %add_ln712_1290"   --->   Operation 5546 'zext' 'zext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5547 [1/1] (0.00ns)   --->   "%zext_ln712_496 = zext i12 %add_ln712_1292"   --->   Operation 5547 'zext' 'zext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5548 [1/1] (1.54ns)   --->   "%add_ln712_1293 = add i13 %zext_ln712_496, i13 %zext_ln712_493"   --->   Operation 5548 'add' 'add_ln712_1293' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i12 %add_ln712_1315"   --->   Operation 5549 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5550 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i12 %add_ln712_1317"   --->   Operation 5550 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1318 = add i14 %sext_ln712_517, i14 %add_ln712_1316"   --->   Operation 5551 'add' 'add_ln712_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5552 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1319 = add i14 %add_ln712_1318, i14 %sext_ln712_516"   --->   Operation 5552 'add' 'add_ln712_1319' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5553 [1/1] (0.00ns)   --->   "%zext_ln712_539 = zext i12 %add_ln712_1390"   --->   Operation 5553 'zext' 'zext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln712_400 = sext i12 %add_ln712_1393"   --->   Operation 5554 'sext' 'sext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5555 [1/1] (1.54ns)   --->   "%add_ln712_1394 = add i13 %sext_ln712_400, i13 %zext_ln712_539"   --->   Operation 5555 'add' 'add_ln712_1394' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln712_538 = sext i12 %add_ln712_1407"   --->   Operation 5556 'sext' 'sext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i13 %add_ln712_1409"   --->   Operation 5557 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5558 [1/1] (1.53ns)   --->   "%add_ln712_1410 = add i14 %sext_ln712_540, i14 %sext_ln712_538"   --->   Operation 5558 'add' 'add_ln712_1410' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln712_552 = sext i13 %add_ln712_1451"   --->   Operation 5559 'sext' 'sext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln712_555 = sext i12 %add_ln712_1454"   --->   Operation 5560 'sext' 'sext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5561 [1/1] (1.53ns)   --->   "%add_ln712_1455 = add i14 %sext_ln712_555, i14 %sext_ln712_552"   --->   Operation 5561 'add' 'add_ln712_1455' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1496 = add i12 %sext_ln717_252, i12 %zext_ln1171_297"   --->   Operation 5562 'add' 'add_ln712_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5563 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1497 = add i12 %add_ln712_1496, i12 %sext_ln1171_334"   --->   Operation 5563 'add' 'add_ln712_1497' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1595 = add i14 %sext_ln42_77, i14 %sext_ln42_87"   --->   Operation 5564 'add' 'add_ln712_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln712_591 = sext i13 %add_ln712_1597"   --->   Operation 5565 'sext' 'sext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5566 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1598 = add i14 %sext_ln712_591, i14 %add_ln712_1595"   --->   Operation 5566 'add' 'add_ln712_1598' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1629 = add i12 %zext_ln42_720, i12 %zext_ln42_729"   --->   Operation 5567 'add' 'add_ln712_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5568 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1630 = add i12 %add_ln712_1629, i12 %zext_ln42_706"   --->   Operation 5568 'add' 'add_ln712_1630' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 5569 [1/1] (0.00ns)   --->   "%zext_ln712_648 = zext i11 %add_ln712_1656"   --->   Operation 5569 'zext' 'zext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5570 [1/1] (1.48ns)   --->   "%add_ln712_1657 = add i13 %zext_ln712_648, i13 %sext_ln712"   --->   Operation 5570 'add' 'add_ln712_1657' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5571 [1/1] (0.00ns)   --->   "%zext_ln712_669 = zext i12 %add_ln712_1684"   --->   Operation 5571 'zext' 'zext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln712_461 = sext i11 %add_ln712_1686"   --->   Operation 5572 'sext' 'sext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5573 [1/1] (1.54ns)   --->   "%add_ln712_1687 = add i13 %sext_ln712_461, i13 %zext_ln712_669"   --->   Operation 5573 'add' 'add_ln712_1687' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.28>
ST_23 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln42_71 = sext i9 %trunc_ln717_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5574 'sext' 'sext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i10 %trunc_ln717_388"   --->   Operation 5575 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln717_100 = sext i6 %trunc_ln717_424"   --->   Operation 5576 'sext' 'sext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5577 [1/1] (0.00ns)   --->   "%zext_ln42_341 = zext i11 %trunc_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5577 'zext' 'zext_ln42_341' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i12 %trunc_ln717_459"   --->   Operation 5578 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln42_108 = sext i6 %trunc_ln717_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5579 'sext' 'sext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i10 %trunc_ln717_471"   --->   Operation 5580 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i11 %trunc_ln717_476"   --->   Operation 5581 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5582 [1/1] (0.00ns)   --->   "%zext_ln42_393 = zext i6 %mult_V_697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5582 'zext' 'zext_ln42_393' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i10 %trunc_ln717_508"   --->   Operation 5583 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln42_125 = sext i13 %mult_V_848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5584 'sext' 'sext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5585 [1/1] (0.00ns)   --->   "%zext_ln42_425 = zext i10 %trunc_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5585 'zext' 'zext_ln42_425' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i12 %trunc_ln717_529"   --->   Operation 5586 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5587 [1/1] (0.00ns)   --->   "%zext_ln42_446 = zext i10 %trunc_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5587 'zext' 'zext_ln42_446' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5588 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i12 %trunc_ln717_559"   --->   Operation 5588 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5589 [1/1] (5.28ns)   --->   "%mul_ln717_108 = mul i13 %zext_ln717_226, i13 21"   --->   Operation 5589 'mul' 'mul_ln717_108' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5590 [1/1] (0.00ns)   --->   "%trunc_ln42_344 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_108, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5590 'partselect' 'trunc_ln42_344' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5591 [1/1] (5.28ns)   --->   "%mul_ln717_109 = mul i13 %zext_ln717_226, i13 25"   --->   Operation 5591 'mul' 'mul_ln717_109' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5592 [1/1] (0.00ns)   --->   "%trunc_ln42_345 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_109, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5592 'partselect' 'trunc_ln42_345' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5593 [1/1] (5.28ns)   --->   "%mul_ln1171_225 = mul i14 %zext_ln42_503, i14 43"   --->   Operation 5593 'mul' 'mul_ln1171_225' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5594 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_225, i32 3, i32 13"   --->   Operation 5594 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5595 [1/1] (5.28ns)   --->   "%mul_ln1171_232 = mul i14 %zext_ln1171_510, i14 54"   --->   Operation 5595 'mul' 'mul_ln1171_232' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5596 [1/1] (0.00ns)   --->   "%trunc_ln42_376 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_232, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5596 'partselect' 'trunc_ln42_376' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5597 [1/1] (5.28ns)   --->   "%mul_ln1171_234 = mul i13 %zext_ln1171_514, i13 8179"   --->   Operation 5597 'mul' 'mul_ln1171_234' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5598 [1/1] (0.00ns)   --->   "%trunc_ln717_607 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_234, i32 3, i32 12"   --->   Operation 5598 'partselect' 'trunc_ln717_607' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5599 [1/1] (5.28ns)   --->   "%mul_ln1171_257 = mul i15 %zext_ln1171_587, i15 32711"   --->   Operation 5599 'mul' 'mul_ln1171_257' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5600 [1/1] (0.00ns)   --->   "%trunc_ln717_667 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_257, i32 3, i32 14"   --->   Operation 5600 'partselect' 'trunc_ln717_667' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5601 [1/1] (5.28ns)   --->   "%mul_ln1171_264 = mul i14 %zext_ln1171_601, i14 38"   --->   Operation 5601 'mul' 'mul_ln1171_264' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5602 [1/1] (0.00ns)   --->   "%trunc_ln42_451 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_264, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5602 'partselect' 'trunc_ln42_451' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5603 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i11 %trunc_ln717_731"   --->   Operation 5603 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5604 [1/1] (5.28ns)   --->   "%mul_ln1171_283 = mul i14 %zext_ln1171_674, i14 16363"   --->   Operation 5604 'mul' 'mul_ln1171_283' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5605 [1/1] (0.00ns)   --->   "%trunc_ln717_749 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_283, i32 3, i32 13"   --->   Operation 5605 'partselect' 'trunc_ln717_749' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5606 [1/1] (0.00ns)   --->   "%r_V_59 = zext i8 %p_read_127"   --->   Operation 5606 'zext' 'r_V_59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5607 [1/1] (0.00ns)   --->   "%zext_ln1171_685 = zext i8 %p_read_127"   --->   Operation 5607 'zext' 'zext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5608 [1/1] (5.28ns)   --->   "%mul_ln1171_289 = mul i15 %zext_ln1171_685, i15 32726"   --->   Operation 5608 'mul' 'mul_ln1171_289' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5609 [1/1] (0.00ns)   --->   "%trunc_ln717_753 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_289, i32 3, i32 14"   --->   Operation 5609 'partselect' 'trunc_ln717_753' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5610 [1/1] (5.28ns)   --->   "%mul_ln1171_290 = mul i16 %r_V_59, i16 65465"   --->   Operation 5610 'mul' 'mul_ln1171_290' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5611 [1/1] (0.00ns)   --->   "%mult_V_1903 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_290, i32 3, i32 15"   --->   Operation 5611 'partselect' 'mult_V_1903' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i10 %trunc_ln717_768"   --->   Operation 5612 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5613 [1/1] (5.28ns)   --->   "%mul_ln717_168 = mul i13 %zext_ln1171_71, i13 29"   --->   Operation 5613 'mul' 'mul_ln717_168' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5614 [1/1] (0.00ns)   --->   "%trunc_ln42_520 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_168, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5614 'partselect' 'trunc_ln42_520' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5615 [1/1] (1.41ns)   --->   "%add_ln712_624 = add i10 %trunc_ln42_265, i10 %zext_ln42_393"   --->   Operation 5615 'add' 'add_ln712_624' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5616 [1/1] (0.00ns)   --->   "%zext_ln712_221 = zext i10 %add_ln712_624"   --->   Operation 5616 'zext' 'zext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5617 [1/1] (0.00ns)   --->   "%zext_ln712_222 = zext i11 %add_ln712_625"   --->   Operation 5617 'zext' 'zext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5618 [1/1] (1.48ns)   --->   "%add_ln712_626 = add i12 %zext_ln712_222, i12 %zext_ln712_221"   --->   Operation 5618 'add' 'add_ln712_626' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5619 [1/1] (0.00ns)   --->   "%sext_ln712_263 = sext i11 %add_ln712_639"   --->   Operation 5619 'sext' 'sext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5620 [1/1] (0.00ns)   --->   "%sext_ln712_264 = sext i12 %add_ln712_640"   --->   Operation 5620 'sext' 'sext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_641 = add i13 %sext_ln712_264, i13 %sext_ln717_228"   --->   Operation 5621 'add' 'add_ln712_641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5622 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_642 = add i13 %add_ln712_641, i13 %sext_ln712_263"   --->   Operation 5622 'add' 'add_ln712_642' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5623 [1/1] (0.00ns)   --->   "%sext_ln712_297 = sext i13 %add_ln712_713"   --->   Operation 5623 'sext' 'sext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5624 [1/1] (0.00ns)   --->   "%zext_ln712_263 = zext i11 %add_ln712_717"   --->   Operation 5624 'zext' 'zext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5625 [1/1] (1.53ns)   --->   "%add_ln712_718 = add i14 %zext_ln712_263, i14 %sext_ln712_297"   --->   Operation 5625 'add' 'add_ln712_718' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln712_300 = sext i8 %add_ln712_738"   --->   Operation 5626 'sext' 'sext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_739 = add i11 %sext_ln1171_224, i11 %sext_ln42_136"   --->   Operation 5627 'add' 'add_ln712_739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5628 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_740 = add i11 %add_ln712_739, i11 %sext_ln712_300"   --->   Operation 5628 'add' 'add_ln712_740' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln712_309 = sext i14 %add_ln712_760"   --->   Operation 5629 'sext' 'sext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5630 [1/1] (0.00ns)   --->   "%sext_ln712_310 = sext i13 %add_ln712_770"   --->   Operation 5630 'sext' 'sext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5631 [1/1] (1.52ns)   --->   "%add_ln712_771 = add i15 %sext_ln712_310, i15 %sext_ln712_309"   --->   Operation 5631 'add' 'add_ln712_771' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5632 [1/1] (0.00ns)   --->   "%sext_ln712_331 = sext i14 %add_ln712_790"   --->   Operation 5632 'sext' 'sext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln712_336 = sext i14 %add_ln712_797"   --->   Operation 5633 'sext' 'sext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5634 [1/1] (1.52ns)   --->   "%add_ln712_798 = add i15 %sext_ln712_336, i15 %sext_ln712_331"   --->   Operation 5634 'add' 'add_ln712_798' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln712_300 = zext i13 %add_ln712_812"   --->   Operation 5635 'zext' 'zext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5636 [1/1] (0.00ns)   --->   "%zext_ln712_304 = zext i14 %add_ln712_818"   --->   Operation 5636 'zext' 'zext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln712_251 = sext i14 %add_ln712_824"   --->   Operation 5637 'sext' 'sext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_825 = add i16 %sext_ln712_251, i16 %zext_ln712_304"   --->   Operation 5638 'add' 'add_ln712_825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5639 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_826 = add i16 %add_ln712_825, i16 %zext_ln712_300"   --->   Operation 5639 'add' 'add_ln712_826' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln712_359 = sext i12 %add_ln712_869"   --->   Operation 5640 'sext' 'sext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln712_360 = sext i12 %add_ln712_870"   --->   Operation 5641 'sext' 'sext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_871 = add i13 %sext_ln712_360, i13 %sext_ln1171_328"   --->   Operation 5642 'add' 'add_ln712_871' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5643 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_872 = add i13 %add_ln712_871, i13 %sext_ln712_359"   --->   Operation 5643 'add' 'add_ln712_872' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5644 [1/1] (0.00ns)   --->   "%zext_ln712_368 = zext i11 %add_ln712_993"   --->   Operation 5644 'zext' 'zext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5645 [1/1] (1.41ns)   --->   "%add_ln712_994 = add i11 %zext_ln42_425, i11 %zext_ln42_446"   --->   Operation 5645 'add' 'add_ln712_994' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5646 [1/1] (0.00ns)   --->   "%zext_ln712_369 = zext i11 %add_ln712_994"   --->   Operation 5646 'zext' 'zext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5647 [1/1] (1.48ns)   --->   "%add_ln712_995 = add i12 %zext_ln712_369, i12 %zext_ln712_368"   --->   Operation 5647 'add' 'add_ln712_995' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5648 [1/1] (0.00ns)   --->   "%sext_ln712_406 = sext i14 %add_ln712_1005"   --->   Operation 5648 'sext' 'sext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln712_407 = sext i13 %add_ln712_1007"   --->   Operation 5649 'sext' 'sext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5650 [1/1] (0.00ns)   --->   "%sext_ln712_409 = sext i14 %add_ln712_1009"   --->   Operation 5650 'sext' 'sext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1010 = add i15 %sext_ln712_409, i15 %sext_ln712_407"   --->   Operation 5651 'add' 'add_ln712_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5652 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1011 = add i15 %add_ln712_1010, i15 %sext_ln712_406"   --->   Operation 5652 'add' 'add_ln712_1011' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln712_413 = sext i14 %add_ln712_1016"   --->   Operation 5653 'sext' 'sext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5654 [1/1] (0.00ns)   --->   "%zext_ln712_378 = zext i14 %add_ln712_1021"   --->   Operation 5654 'zext' 'zext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5655 [1/1] (1.52ns)   --->   "%add_ln712_1022 = add i16 %zext_ln712_378, i16 %sext_ln712_413"   --->   Operation 5655 'add' 'add_ln712_1022' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln712_424 = sext i14 %add_ln712_1082"   --->   Operation 5656 'sext' 'sext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5657 [1/1] (0.00ns)   --->   "%zext_ln712_425 = zext i13 %add_ln712_1096"   --->   Operation 5657 'zext' 'zext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5658 [1/1] (1.52ns)   --->   "%add_ln712_1097 = add i15 %zext_ln712_425, i15 %sext_ln712_424"   --->   Operation 5658 'add' 'add_ln712_1097' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5659 [1/1] (0.00ns)   --->   "%zext_ln712_449 = zext i13 %add_ln712_1168"   --->   Operation 5659 'zext' 'zext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln712_456 = zext i13 %add_ln712_1177"   --->   Operation 5660 'zext' 'zext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5661 [1/1] (1.53ns)   --->   "%add_ln712_1178 = add i14 %zext_ln712_456, i14 %zext_ln712_449"   --->   Operation 5661 'add' 'add_ln712_1178' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i13 %add_ln712_1184"   --->   Operation 5662 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i12 %add_ln712_1186"   --->   Operation 5663 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i13 %add_ln712_1189"   --->   Operation 5664 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1190 = add i14 %sext_ln712_470, i14 %sext_ln712_467"   --->   Operation 5665 'add' 'add_ln712_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5666 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1191 = add i14 %add_ln712_1190, i14 %sext_ln712_465"   --->   Operation 5666 'add' 'add_ln712_1191' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1267 = add i13 %sext_ln717_100, i13 %sext_ln1171_204"   --->   Operation 5667 'add' 'add_ln712_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5668 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1268 = add i13 %add_ln712_1267, i13 %sext_ln1171_176"   --->   Operation 5668 'add' 'add_ln712_1268' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5669 [1/1] (1.53ns)   --->   "%add_ln712_1269 = add i14 %sext_ln42_108, i14 %sext_ln42_125"   --->   Operation 5669 'add' 'add_ln712_1269' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5670 [1/1] (1.54ns)   --->   "%add_ln712_1270 = add i13 %sext_ln1171_235, i13 %sext_ln1171_253"   --->   Operation 5670 'add' 'add_ln712_1270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5671 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i12 %add_ln712_1275"   --->   Operation 5671 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5672 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i13 %add_ln712_1276"   --->   Operation 5672 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i13 %add_ln712_1277"   --->   Operation 5673 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1278 = add i14 %sext_ln712_500, i14 %sext_ln712_499"   --->   Operation 5674 'add' 'add_ln712_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5675 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1279 = add i14 %add_ln712_1278, i14 %sext_ln712_498"   --->   Operation 5675 'add' 'add_ln712_1279' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5676 [1/1] (0.00ns)   --->   "%zext_ln712_490 = zext i13 %add_ln712_1287"   --->   Operation 5676 'zext' 'zext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5677 [1/1] (0.00ns)   --->   "%zext_ln712_497 = zext i13 %add_ln712_1293"   --->   Operation 5677 'zext' 'zext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5678 [1/1] (1.53ns)   --->   "%add_ln712_1294 = add i14 %zext_ln712_497, i14 %zext_ln712_490"   --->   Operation 5678 'add' 'add_ln712_1294' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5679 [1/1] (0.00ns)   --->   "%sext_ln712_515 = sext i14 %add_ln712_1313"   --->   Operation 5679 'sext' 'sext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5680 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i14 %add_ln712_1319"   --->   Operation 5680 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5681 [1/1] (1.52ns)   --->   "%add_ln712_1320 = add i15 %sext_ln712_518, i15 %sext_ln712_515"   --->   Operation 5681 'add' 'add_ln712_1320' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln712_524 = sext i12 %add_ln712_1354"   --->   Operation 5682 'sext' 'sext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1355 = add i13 %sext_ln712_524, i13 %sext_ln1171_211"   --->   Operation 5683 'add' 'add_ln712_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5684 [1/1] (0.00ns)   --->   "%sext_ln712_526 = sext i11 %add_ln712_1357"   --->   Operation 5684 'sext' 'sext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5685 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1358 = add i13 %sext_ln712_526, i13 %add_ln712_1355"   --->   Operation 5685 'add' 'add_ln712_1358' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5686 [1/1] (0.00ns)   --->   "%zext_ln712_526 = zext i9 %add_ln712_1373"   --->   Operation 5686 'zext' 'zext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5687 [1/1] (1.48ns)   --->   "%add_ln712_1374 = add i11 %zext_ln712_526, i11 %trunc_ln42_304"   --->   Operation 5687 'add' 'add_ln712_1374' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5688 [1/1] (0.00ns)   --->   "%zext_ln712_538 = zext i13 %add_ln712_1388"   --->   Operation 5688 'zext' 'zext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln712_401 = sext i13 %add_ln712_1394"   --->   Operation 5689 'sext' 'sext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5690 [1/1] (1.53ns)   --->   "%add_ln712_1395 = add i15 %sext_ln712_401, i15 %zext_ln712_538"   --->   Operation 5690 'add' 'add_ln712_1395' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i14 %add_ln712_1410"   --->   Operation 5691 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5692 [1/1] (0.00ns)   --->   "%zext_ln712_543 = zext i14 %add_ln712_1414"   --->   Operation 5692 'zext' 'zext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5693 [1/1] (1.52ns)   --->   "%add_ln712_1415 = add i16 %zext_ln712_543, i16 %sext_ln712_541"   --->   Operation 5693 'add' 'add_ln712_1415' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln712_556 = sext i14 %add_ln712_1455"   --->   Operation 5694 'sext' 'sext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5695 [1/1] (0.00ns)   --->   "%zext_ln712_564 = zext i13 %add_ln712_1461"   --->   Operation 5695 'zext' 'zext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5696 [1/1] (1.52ns)   --->   "%add_ln712_1462 = add i15 %zext_ln712_564, i15 %sext_ln712_556"   --->   Operation 5696 'add' 'add_ln712_1462' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5697 [1/1] (1.41ns)   --->   "%add_ln712_1492 = add i11 %sext_ln42_71, i11 %sext_ln1171_209"   --->   Operation 5697 'add' 'add_ln712_1492' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln712_558 = sext i11 %add_ln712_1492"   --->   Operation 5698 'sext' 'sext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5699 [1/1] (0.00ns)   --->   "%sext_ln712_560 = sext i10 %add_ln712_1494"   --->   Operation 5699 'sext' 'sext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5700 [1/1] (1.48ns)   --->   "%add_ln712_1495 = add i12 %sext_ln712_560, i12 %sext_ln712_558"   --->   Operation 5700 'add' 'add_ln712_1495' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln712_562 = sext i12 %add_ln712_1497"   --->   Operation 5701 'sext' 'sext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln712_586 = zext i11 %add_ln712_1499"   --->   Operation 5702 'zext' 'zext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5703 [1/1] (1.54ns)   --->   "%add_ln712_1500 = add i13 %zext_ln712_586, i13 %sext_ln712_562"   --->   Operation 5703 'add' 'add_ln712_1500' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln712_592 = sext i14 %add_ln712_1598"   --->   Operation 5704 'sext' 'sext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln712_595 = sext i13 %add_ln712_1602"   --->   Operation 5705 'sext' 'sext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5706 [1/1] (1.52ns)   --->   "%add_ln712_1603 = add i15 %sext_ln712_595, i15 %sext_ln712_592"   --->   Operation 5706 'add' 'add_ln712_1603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5707 [1/1] (0.00ns)   --->   "%zext_ln712_643 = zext i12 %add_ln712_1628"   --->   Operation 5707 'zext' 'zext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5708 [1/1] (0.00ns)   --->   "%zext_ln712_644 = zext i12 %add_ln712_1630"   --->   Operation 5708 'zext' 'zext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5709 [1/1] (0.00ns)   --->   "%zext_ln712_645 = zext i11 %add_ln712_1632"   --->   Operation 5709 'zext' 'zext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1633 = add i13 %zext_ln712_645, i13 %zext_ln712_644"   --->   Operation 5710 'add' 'add_ln712_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5711 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1634 = add i13 %add_ln712_1633, i13 %zext_ln712_643"   --->   Operation 5711 'add' 'add_ln712_1634' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln712_616 = sext i13 %add_ln712_1657"   --->   Operation 5712 'sext' 'sext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5713 [1/1] (0.00ns)   --->   "%zext_ln712_651 = zext i12 %add_ln712_1660"   --->   Operation 5713 'zext' 'zext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5714 [1/1] (1.53ns)   --->   "%add_ln712_1661 = add i14 %zext_ln712_651, i14 %sext_ln712_616"   --->   Operation 5714 'add' 'add_ln712_1661' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 5715 [1/1] (0.00ns)   --->   "%zext_ln712_652 = zext i12 %add_ln712_1664"   --->   Operation 5715 'zext' 'zext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1665 = add i13 %zext_ln712_652, i13 %zext_ln42_341"   --->   Operation 5716 'add' 'add_ln712_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5717 [1/1] (0.00ns)   --->   "%zext_ln712_654 = zext i12 %add_ln712_1668"   --->   Operation 5717 'zext' 'zext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5718 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1669 = add i13 %zext_ln712_654, i13 %add_ln712_1665"   --->   Operation 5718 'add' 'add_ln712_1669' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 5719 [1/1] (0.00ns)   --->   "%zext_ln712_667 = zext i13 %add_ln712_1682"   --->   Operation 5719 'zext' 'zext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln712_462 = sext i13 %add_ln712_1687"   --->   Operation 5720 'sext' 'sext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 5721 [1/1] (1.53ns)   --->   "%add_ln712_1688 = add i15 %sext_ln712_462, i15 %zext_ln712_667"   --->   Operation 5721 'add' 'add_ln712_1688' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.18>
ST_24 : Operation 5722 [1/1] (0.00ns)   --->   "%zext_ln42_449 = zext i11 %trunc_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5722 'zext' 'zext_ln42_449' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5723 [1/1] (0.00ns)   --->   "%zext_ln42_468 = zext i10 %trunc_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5723 'zext' 'zext_ln42_468' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5724 [1/1] (0.00ns)   --->   "%zext_ln42_469 = zext i10 %trunc_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5724 'zext' 'zext_ln42_469' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5725 [1/1] (0.00ns)   --->   "%zext_ln717_245 = zext i11 %mult_V_1122"   --->   Operation 5725 'zext' 'zext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5726 [1/1] (0.00ns)   --->   "%zext_ln42_512 = zext i11 %trunc_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5726 'zext' 'zext_ln42_512' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5727 [1/1] (0.00ns)   --->   "%sext_ln717_170 = sext i10 %trunc_ln717_607"   --->   Operation 5727 'sext' 'sext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5728 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i12 %trunc_ln717_667"   --->   Operation 5728 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5729 [1/1] (0.00ns)   --->   "%zext_ln42_619 = zext i11 %trunc_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5729 'zext' 'zext_ln42_619' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i8 %trunc_ln717_712"   --->   Operation 5730 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5731 [1/1] (0.00ns)   --->   "%sext_ln717_234 = sext i11 %trunc_ln717_746"   --->   Operation 5731 'sext' 'sext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln42_187 = sext i11 %trunc_ln717_749" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5732 'sext' 'sext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5733 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i12 %trunc_ln717_753"   --->   Operation 5733 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5734 [1/1] (0.00ns)   --->   "%zext_ln42_695 = zext i10 %trunc_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5734 'zext' 'zext_ln42_695' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5735 [1/1] (0.00ns)   --->   "%sext_ln42_189 = sext i13 %mult_V_1903" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5735 'sext' 'sext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln42_190 = sext i8 %trunc_ln717_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5736 'sext' 'sext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5737 [1/1] (0.00ns)   --->   "%zext_ln42_704 = zext i10 %sext_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5737 'zext' 'zext_ln42_704' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5738 [1/1] (0.00ns)   --->   "%zext_ln42_714 = zext i10 %trunc_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5738 'zext' 'zext_ln42_714' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln712_261 = sext i12 %add_ln712_623"   --->   Operation 5739 'sext' 'sext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5740 [1/1] (0.00ns)   --->   "%zext_ln712_223 = zext i12 %add_ln712_626"   --->   Operation 5740 'zext' 'zext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5741 [1/1] (1.54ns)   --->   "%add_ln712_627 = add i14 %zext_ln712_223, i14 %sext_ln712_261"   --->   Operation 5741 'add' 'add_ln712_627' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5742 [1/1] (0.00ns)   --->   "%zext_ln712_227 = zext i11 %add_ln712_631"   --->   Operation 5742 'zext' 'zext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5743 [1/1] (0.00ns)   --->   "%zext_ln712_228 = zext i12 %add_ln712_632"   --->   Operation 5743 'zext' 'zext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_633 = add i13 %zext_ln712_228, i13 %zext_ln42_619"   --->   Operation 5744 'add' 'add_ln712_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5745 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_634 = add i13 %add_ln712_633, i13 %zext_ln712_227"   --->   Operation 5745 'add' 'add_ln712_634' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5746 [1/1] (0.00ns)   --->   "%sext_ln712_265 = sext i13 %add_ln712_642"   --->   Operation 5746 'sext' 'sext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5747 [1/1] (0.00ns)   --->   "%zext_ln712_233 = zext i11 %add_ln712_647"   --->   Operation 5747 'zext' 'zext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5748 [1/1] (1.53ns)   --->   "%add_ln712_648 = add i14 %zext_ln712_233, i14 %sext_ln712_265"   --->   Operation 5748 'add' 'add_ln712_648' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5749 [1/1] (0.00ns)   --->   "%zext_ln712_237 = zext i10 %add_ln712_654"   --->   Operation 5749 'zext' 'zext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_655 = add i12 %zext_ln712_237, i12 %zext_ln42_512"   --->   Operation 5750 'add' 'add_ln712_655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5751 [1/1] (0.00ns)   --->   "%zext_ln712_239 = zext i10 %add_ln712_657"   --->   Operation 5751 'zext' 'zext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5752 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_658 = add i12 %zext_ln712_239, i12 %add_ln712_655"   --->   Operation 5752 'add' 'add_ln712_658' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5753 [1/1] (0.00ns)   --->   "%sext_ln712_288 = sext i13 %add_ln712_705"   --->   Operation 5753 'sext' 'sext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5754 [1/1] (0.00ns)   --->   "%sext_ln712_291 = sext i14 %add_ln712_709"   --->   Operation 5754 'sext' 'sext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_710 = add i15 %sext_ln712_291, i15 %sext_ln712_288"   --->   Operation 5755 'add' 'add_ln712_710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5756 [1/1] (0.00ns)   --->   "%sext_ln712_298 = sext i14 %add_ln712_718"   --->   Operation 5756 'sext' 'sext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5757 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_719 = add i15 %sext_ln712_298, i15 %add_ln712_710"   --->   Operation 5757 'add' 'add_ln712_719' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln712_301 = sext i11 %add_ln712_740"   --->   Operation 5758 'sext' 'sext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln712_302 = sext i12 %add_ln712_743"   --->   Operation 5759 'sext' 'sext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5760 [1/1] (1.54ns)   --->   "%add_ln712_744 = add i13 %sext_ln712_302, i13 %sext_ln712_301"   --->   Operation 5760 'add' 'add_ln712_744' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln712_322 = sext i15 %add_ln712_784"   --->   Operation 5761 'sext' 'sext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln712_337 = sext i15 %add_ln712_798"   --->   Operation 5762 'sext' 'sext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_799 = add i16 %sext_ln712_337, i16 %sext_ln712_322"   --->   Operation 5763 'add' 'add_ln712_799' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5764 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_827 = add i16 %add_ln712_826, i16 %add_ln712_799"   --->   Operation 5764 'add' 'add_ln712_827' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5765 [1/1] (0.00ns)   --->   "%sext_ln712_356 = sext i12 %add_ln712_864"   --->   Operation 5765 'sext' 'sext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln712_358 = sext i11 %add_ln712_868"   --->   Operation 5766 'sext' 'sext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5767 [1/1] (0.00ns)   --->   "%sext_ln712_361 = sext i13 %add_ln712_872"   --->   Operation 5767 'sext' 'sext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_873 = add i14 %sext_ln712_361, i14 %sext_ln712_358"   --->   Operation 5768 'add' 'add_ln712_873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5769 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_874 = add i14 %add_ln712_873, i14 %sext_ln712_356"   --->   Operation 5769 'add' 'add_ln712_874' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5770 [1/1] (0.00ns)   --->   "%zext_ln712_328 = zext i12 %add_ln712_883"   --->   Operation 5770 'zext' 'zext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_885 = add i14 %add_ln712_884, i14 %zext_ln717_245"   --->   Operation 5771 'add' 'add_ln712_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5772 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_886 = add i14 %add_ln712_885, i14 %zext_ln712_328"   --->   Operation 5772 'add' 'add_ln712_886' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5773 [1/1] (0.00ns)   --->   "%sext_ln712_374 = sext i13 %add_ln712_906"   --->   Operation 5773 'sext' 'sext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5774 [1/1] (1.53ns)   --->   "%add_ln712_907 = add i14 %sext_ln712_374, i14 %sext_ln1171_291"   --->   Operation 5774 'add' 'add_ln712_907' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_908 = add i13 %sext_ln717_234, i13 %sext_ln1171_321"   --->   Operation 5775 'add' 'add_ln712_908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5776 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_909 = add i13 %add_ln712_908, i13 %sext_ln717_219"   --->   Operation 5776 'add' 'add_ln712_909' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5777 [1/1] (0.00ns)   --->   "%zext_ln712_370 = zext i12 %add_ln712_995"   --->   Operation 5777 'zext' 'zext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5778 [1/1] (0.00ns)   --->   "%zext_ln712_373 = zext i11 %add_ln712_998"   --->   Operation 5778 'zext' 'zext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5779 [1/1] (1.54ns)   --->   "%add_ln712_999 = add i13 %zext_ln712_373, i13 %zext_ln712_370"   --->   Operation 5779 'add' 'add_ln712_999' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5780 [1/1] (0.00ns)   --->   "%sext_ln712_410 = sext i15 %add_ln712_1011"   --->   Operation 5780 'sext' 'sext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1023 = add i16 %add_ln712_1022, i16 %sext_ln712_410"   --->   Operation 5781 'add' 'add_ln712_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5782 [1/1] (0.00ns)   --->   "%zext_ln712_396 = zext i15 %add_ln712_1047"   --->   Operation 5782 'zext' 'zext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5783 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1048 = add i16 %zext_ln712_396, i16 %add_ln712_1023"   --->   Operation 5783 'add' 'add_ln712_1048' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5784 [1/1] (1.41ns)   --->   "%add_ln712_1063 = add i11 %zext_ln42_704, i11 %zext_ln42_714"   --->   Operation 5784 'add' 'add_ln712_1063' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5785 [1/1] (0.00ns)   --->   "%zext_ln712_406 = zext i11 %add_ln712_1063"   --->   Operation 5785 'zext' 'zext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5786 [1/1] (1.48ns)   --->   "%add_ln712_1064 = add i12 %zext_ln712_406, i12 %zext_ln42_695"   --->   Operation 5786 'add' 'add_ln712_1064' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5787 [1/1] (0.00ns)   --->   "%sext_ln712_457 = sext i15 %add_ln712_1159"   --->   Operation 5787 'sext' 'sext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5788 [1/1] (0.00ns)   --->   "%zext_ln712_457 = zext i14 %add_ln712_1178"   --->   Operation 5788 'zext' 'zext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5789 [1/1] (1.53ns)   --->   "%add_ln712_1179 = add i16 %zext_ln712_457, i16 %sext_ln712_457"   --->   Operation 5789 'add' 'add_ln712_1179' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1191"   --->   Operation 5790 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5791 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1203"   --->   Operation 5791 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1204 = add i16 %sext_ln712_479, i16 %sext_ln712_471"   --->   Operation 5792 'add' 'add_ln712_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5793 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1230 = add i16 %add_ln712_1229, i16 %add_ln712_1204"   --->   Operation 5793 'add' 'add_ln712_1230' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1248 = add i14 %sext_ln42_187, i14 %sext_ln42_189"   --->   Operation 5794 'add' 'add_ln712_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln712_491 = sext i10 %add_ln712_1249"   --->   Operation 5795 'sext' 'sext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5796 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1250 = add i14 %sext_ln712_491, i14 %add_ln712_1248"   --->   Operation 5796 'add' 'add_ln712_1250' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5797 [1/1] (0.00ns)   --->   "%sext_ln712_494 = sext i13 %add_ln712_1268"   --->   Operation 5797 'sext' 'sext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5798 [1/1] (0.00ns)   --->   "%sext_ln712_371 = sext i14 %add_ln712_1269"   --->   Operation 5798 'sext' 'sext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln712_372 = sext i13 %add_ln712_1270"   --->   Operation 5799 'sext' 'sext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1271 = add i15 %sext_ln712_372, i15 %sext_ln712_371"   --->   Operation 5800 'add' 'add_ln712_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5801 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1272 = add i15 %add_ln712_1271, i15 %sext_ln712_494"   --->   Operation 5801 'add' 'add_ln712_1272' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5802 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i14 %add_ln712_1307"   --->   Operation 5802 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i15 %add_ln712_1320"   --->   Operation 5803 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1321 = add i16 %sext_ln712_519, i16 %sext_ln712_509"   --->   Operation 5804 'add' 'add_ln712_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5805 [1/1] (0.00ns)   --->   "%zext_ln712_520 = zext i15 %add_ln712_1347"   --->   Operation 5805 'zext' 'zext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5806 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1348 = add i16 %zext_ln712_520, i16 %add_ln712_1321"   --->   Operation 5806 'add' 'add_ln712_1348' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln712_523 = sext i14 %add_ln712_1353"   --->   Operation 5807 'sext' 'sext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i13 %add_ln712_1358"   --->   Operation 5808 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1359 = add i15 %sext_ln712_527, i15 %sext_ln712_523"   --->   Operation 5809 'add' 'add_ln712_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5810 [1/1] (0.00ns)   --->   "%sext_ln712_531 = sext i14 %add_ln712_1371"   --->   Operation 5810 'sext' 'sext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5811 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1372 = add i15 %sext_ln712_531, i15 %add_ln712_1359"   --->   Operation 5811 'add' 'add_ln712_1372' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5812 [1/1] (1.41ns)   --->   "%add_ln712_1375 = add i11 %zext_ln42_468, i11 %zext_ln42_488"   --->   Operation 5812 'add' 'add_ln712_1375' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5813 [1/1] (0.00ns)   --->   "%zext_ln712_528 = zext i11 %add_ln712_1375"   --->   Operation 5813 'zext' 'zext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5814 [1/1] (1.48ns)   --->   "%add_ln712_1376 = add i12 %zext_ln712_528, i12 %zext_ln42_449"   --->   Operation 5814 'add' 'add_ln712_1376' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5815 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i11 %add_ln712_1402"   --->   Operation 5815 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1404 = add i13 %add_ln712_1403, i13 %sext_ln717_170"   --->   Operation 5816 'add' 'add_ln712_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5817 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1405 = add i13 %add_ln712_1404, i13 %sext_ln712_535"   --->   Operation 5817 'add' 'add_ln712_1405' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5818 [1/1] (0.00ns)   --->   "%zext_ln712_544 = zext i11 %add_ln712_1417"   --->   Operation 5818 'zext' 'zext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5819 [1/1] (0.00ns)   --->   "%zext_ln712_545 = zext i11 %add_ln712_1418"   --->   Operation 5819 'zext' 'zext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1419 = add i12 %zext_ln712_545, i12 %zext_ln42_469"   --->   Operation 5820 'add' 'add_ln712_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5821 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1420 = add i12 %add_ln712_1419, i12 %zext_ln712_544"   --->   Operation 5821 'add' 'add_ln712_1420' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5822 [1/1] (0.00ns)   --->   "%sext_ln712_551 = sext i15 %add_ln712_1449"   --->   Operation 5822 'sext' 'sext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5823 [1/1] (0.00ns)   --->   "%sext_ln712_557 = sext i15 %add_ln712_1462"   --->   Operation 5823 'sext' 'sext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1463 = add i16 %sext_ln712_557, i16 %sext_ln712_551"   --->   Operation 5824 'add' 'add_ln712_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5825 [1/1] (0.00ns)   --->   "%zext_ln712_584 = zext i14 %add_ln712_1490"   --->   Operation 5825 'zext' 'zext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5826 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1491 = add i16 %zext_ln712_584, i16 %add_ln712_1463"   --->   Operation 5826 'add' 'add_ln712_1491' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5827 [1/1] (0.00ns)   --->   "%sext_ln712_561 = sext i12 %add_ln712_1495"   --->   Operation 5827 'sext' 'sext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln712_563 = sext i13 %add_ln712_1500"   --->   Operation 5828 'sext' 'sext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5829 [1/1] (1.53ns)   --->   "%add_ln712_1501 = add i14 %sext_ln712_563, i14 %sext_ln712_561"   --->   Operation 5829 'add' 'add_ln712_1501' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5830 [1/1] (0.00ns)   --->   "%zext_ln712_640 = zext i13 %add_ln712_1624"   --->   Operation 5830 'zext' 'zext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5831 [1/1] (0.00ns)   --->   "%zext_ln712_646 = zext i13 %add_ln712_1634"   --->   Operation 5831 'zext' 'zext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5832 [1/1] (1.53ns)   --->   "%add_ln712_1635 = add i14 %zext_ln712_646, i14 %zext_ln712_640"   --->   Operation 5832 'add' 'add_ln712_1635' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5833 [1/1] (0.00ns)   --->   "%sext_ln712_611 = sext i14 %add_ln712_1649"   --->   Operation 5833 'sext' 'sext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5834 [1/1] (0.00ns)   --->   "%sext_ln712_615 = sext i13 %add_ln712_1655"   --->   Operation 5834 'sext' 'sext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5835 [1/1] (0.00ns)   --->   "%sext_ln712_617 = sext i14 %add_ln712_1661"   --->   Operation 5835 'sext' 'sext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1662 = add i15 %sext_ln712_617, i15 %sext_ln712_615"   --->   Operation 5836 'add' 'add_ln712_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5837 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1663 = add i15 %add_ln712_1662, i15 %sext_ln712_611"   --->   Operation 5837 'add' 'add_ln712_1663' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 5838 [1/1] (0.00ns)   --->   "%zext_ln712_655 = zext i13 %add_ln712_1669"   --->   Operation 5838 'zext' 'zext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5839 [1/1] (0.00ns)   --->   "%zext_ln712_661 = zext i13 %add_ln712_1675"   --->   Operation 5839 'zext' 'zext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5840 [1/1] (1.53ns)   --->   "%add_ln712_1676 = add i14 %zext_ln712_661, i14 %zext_ln712_655"   --->   Operation 5840 'add' 'add_ln712_1676' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.18>
ST_25 : Operation 5841 [1/1] (0.00ns)   --->   "%zext_ln712_226 = zext i13 %add_ln712_630"   --->   Operation 5841 'zext' 'zext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5842 [1/1] (0.00ns)   --->   "%zext_ln712_229 = zext i13 %add_ln712_634"   --->   Operation 5842 'zext' 'zext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5843 [1/1] (1.53ns)   --->   "%add_ln712_635 = add i14 %zext_ln712_229, i14 %zext_ln712_226"   --->   Operation 5843 'add' 'add_ln712_635' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5844 [1/1] (0.00ns)   --->   "%zext_ln712_236 = zext i12 %add_ln712_653"   --->   Operation 5844 'zext' 'zext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5845 [1/1] (0.00ns)   --->   "%zext_ln712_240 = zext i12 %add_ln712_658"   --->   Operation 5845 'zext' 'zext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5846 [1/1] (1.54ns)   --->   "%add_ln712_659 = add i13 %zext_ln712_240, i13 %zext_ln712_236"   --->   Operation 5846 'add' 'add_ln712_659' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln712_299 = sext i15 %add_ln712_719"   --->   Operation 5847 'sext' 'sext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5848 [1/1] (0.00ns)   --->   "%zext_ln712_277 = zext i14 %add_ln712_736"   --->   Operation 5848 'zext' 'zext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5849 [1/1] (1.53ns)   --->   "%add_ln712_737 = add i16 %zext_ln712_277, i16 %sext_ln712_299"   --->   Operation 5849 'add' 'add_ln712_737' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5850 [1/1] (0.00ns)   --->   "%sext_ln712_303 = sext i13 %add_ln712_744"   --->   Operation 5850 'sext' 'sext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5851 [1/1] (0.00ns)   --->   "%zext_ln712_281 = zext i12 %add_ln712_747"   --->   Operation 5851 'zext' 'zext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln712_226 = sext i12 %add_ln712_749"   --->   Operation 5852 'sext' 'sext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_750 = add i14 %sext_ln712_226, i14 %zext_ln712_281"   --->   Operation 5853 'add' 'add_ln712_750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5854 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_751 = add i14 %add_ln712_750, i14 %sext_ln712_303"   --->   Operation 5854 'add' 'add_ln712_751' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5855 [1/1] (0.00ns)   --->   "%zext_ln712_329 = zext i14 %add_ln712_886"   --->   Operation 5855 'zext' 'zext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5856 [1/1] (0.00ns)   --->   "%sext_ln712_268 = sext i13 %add_ln712_890"   --->   Operation 5856 'sext' 'sext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5857 [1/1] (1.52ns)   --->   "%add_ln712_891 = add i15 %sext_ln712_268, i15 %zext_ln712_329"   --->   Operation 5857 'add' 'add_ln712_891' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5858 [1/1] (0.00ns)   --->   "%sext_ln712_375 = sext i14 %add_ln712_907"   --->   Operation 5858 'sext' 'sext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5859 [1/1] (0.00ns)   --->   "%sext_ln712_376 = sext i13 %add_ln712_909"   --->   Operation 5859 'sext' 'sext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_910 = add i15 %sext_ln712_376, i15 %sext_ln712_375"   --->   Operation 5860 'add' 'add_ln712_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5861 [1/1] (0.00ns)   --->   "%sext_ln712_378 = sext i14 %add_ln712_916"   --->   Operation 5861 'sext' 'sext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5862 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_917 = add i15 %sext_ln712_378, i15 %add_ln712_910"   --->   Operation 5862 'add' 'add_ln712_917' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5863 [1/1] (0.00ns)   --->   "%sext_ln712_397 = sext i13 %add_ln712_992"   --->   Operation 5863 'sext' 'sext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5864 [1/1] (0.00ns)   --->   "%zext_ln712_374 = zext i13 %add_ln712_999"   --->   Operation 5864 'zext' 'zext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5865 [1/1] (1.53ns)   --->   "%add_ln712_1000 = add i15 %zext_ln712_374, i15 %sext_ln712_397"   --->   Operation 5865 'add' 'add_ln712_1000' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5866 [1/1] (0.00ns)   --->   "%zext_ln712_405 = zext i12 %add_ln712_1062"   --->   Operation 5866 'zext' 'zext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5867 [1/1] (0.00ns)   --->   "%zext_ln712_407 = zext i12 %add_ln712_1064"   --->   Operation 5867 'zext' 'zext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5868 [1/1] (0.00ns)   --->   "%zext_ln712_409 = zext i11 %add_ln712_1066"   --->   Operation 5868 'zext' 'zext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1067 = add i13 %zext_ln712_409, i13 %zext_ln712_407"   --->   Operation 5869 'add' 'add_ln712_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5870 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1068 = add i13 %add_ln712_1067, i13 %zext_ln712_405"   --->   Operation 5870 'add' 'add_ln712_1068' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5871 [1/1] (0.00ns)   --->   "%sext_ln712_492 = sext i14 %add_ln712_1250"   --->   Operation 5871 'sext' 'sext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5872 [1/1] (0.00ns)   --->   "%zext_ln712_478 = zext i13 %add_ln712_1254"   --->   Operation 5872 'zext' 'zext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5873 [1/1] (1.52ns)   --->   "%add_ln712_1255 = add i15 %zext_ln712_478, i15 %sext_ln712_492"   --->   Operation 5873 'add' 'add_ln712_1255' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5874 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i15 %add_ln712_1272"   --->   Operation 5874 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln712_501 = sext i14 %add_ln712_1279"   --->   Operation 5875 'sext' 'sext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1280 = add i16 %sext_ln712_501, i16 %sext_ln712_495"   --->   Operation 5876 'add' 'add_ln712_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5877 [1/1] (0.00ns)   --->   "%zext_ln712_498 = zext i14 %add_ln712_1294"   --->   Operation 5877 'zext' 'zext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5878 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1295 = add i16 %zext_ln712_498, i16 %add_ln712_1280"   --->   Operation 5878 'add' 'add_ln712_1295' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5879 [1/1] (0.00ns)   --->   "%zext_ln712_527 = zext i11 %add_ln712_1374"   --->   Operation 5879 'zext' 'zext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5880 [1/1] (0.00ns)   --->   "%zext_ln712_529 = zext i12 %add_ln712_1376"   --->   Operation 5880 'zext' 'zext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1377 = add i13 %zext_ln712_529, i13 %zext_ln712_527"   --->   Operation 5881 'add' 'add_ln712_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5882 [1/1] (0.00ns)   --->   "%zext_ln712_532 = zext i12 %add_ln712_1382"   --->   Operation 5882 'zext' 'zext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5883 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1383 = add i13 %zext_ln712_532, i13 %add_ln712_1377"   --->   Operation 5883 'add' 'add_ln712_1383' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5884 [1/1] (0.00ns)   --->   "%sext_ln712_534 = sext i13 %add_ln712_1401"   --->   Operation 5884 'sext' 'sext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i13 %add_ln712_1405"   --->   Operation 5885 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5886 [1/1] (1.53ns)   --->   "%add_ln712_1406 = add i14 %sext_ln712_536, i14 %sext_ln712_534"   --->   Operation 5886 'add' 'add_ln712_1406' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5887 [1/1] (0.00ns)   --->   "%zext_ln712_546 = zext i12 %add_ln712_1420"   --->   Operation 5887 'zext' 'zext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5888 [1/1] (0.00ns)   --->   "%zext_ln712_549 = zext i13 %add_ln712_1424"   --->   Operation 5888 'zext' 'zext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1425 = add i14 %zext_ln712_549, i14 %zext_ln712_546"   --->   Operation 5889 'add' 'add_ln712_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5890 [1/1] (0.00ns)   --->   "%zext_ln712_558 = zext i13 %add_ln712_1435"   --->   Operation 5890 'zext' 'zext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5891 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1436 = add i14 %zext_ln712_558, i14 %add_ln712_1425"   --->   Operation 5891 'add' 'add_ln712_1436' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5892 [1/1] (0.00ns)   --->   "%sext_ln712_564 = sext i14 %add_ln712_1501"   --->   Operation 5892 'sext' 'sext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln712_565 = sext i14 %add_ln712_1512"   --->   Operation 5893 'sext' 'sext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5894 [1/1] (1.52ns)   --->   "%add_ln712_1513 = add i15 %sext_ln712_565, i15 %sext_ln712_564"   --->   Operation 5894 'add' 'add_ln712_1513' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 5895 [1/1] (0.00ns)   --->   "%sext_ln712_596 = sext i15 %add_ln712_1603"   --->   Operation 5895 'sext' 'sext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln712_600 = sext i15 %add_ln712_1613"   --->   Operation 5896 'sext' 'sext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1614 = add i16 %sext_ln712_600, i16 %sext_ln712_596"   --->   Operation 5897 'add' 'add_ln712_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5898 [1/1] (0.00ns)   --->   "%zext_ln712_647 = zext i14 %add_ln712_1635"   --->   Operation 5898 'zext' 'zext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5899 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1636 = add i16 %zext_ln712_647, i16 %add_ln712_1614"   --->   Operation 5899 'add' 'add_ln712_1636' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5900 [1/1] (0.00ns)   --->   "%sext_ln712_618 = sext i15 %add_ln712_1663"   --->   Operation 5900 'sext' 'sext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5901 [1/1] (0.00ns)   --->   "%zext_ln712_662 = zext i14 %add_ln712_1676"   --->   Operation 5901 'zext' 'zext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5902 [1/1] (0.00ns)   --->   "%sext_ln712_463 = sext i15 %add_ln712_1688"   --->   Operation 5902 'sext' 'sext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 5903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1689 = add i16 %sext_ln712_463, i16 %zext_ln712_662"   --->   Operation 5903 'add' 'add_ln712_1689' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 5904 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1690 = add i16 %add_ln712_1689, i16 %sext_ln712_618"   --->   Operation 5904 'add' 'add_ln712_1690' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.18>
ST_26 : Operation 5905 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 5905 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5906 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 5906 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5907 [1/1] (0.00ns)   --->   "%sext_ln712_235 = sext i13 %add_ln712_587"   --->   Operation 5907 'sext' 'sext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5908 [1/1] (0.00ns)   --->   "%sext_ln712_244 = sext i15 %add_ln712_605"   --->   Operation 5908 'sext' 'sext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln712_260 = sext i15 %add_ln712_620"   --->   Operation 5909 'sext' 'sext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5910 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i14 %add_ln712_627"   --->   Operation 5910 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5911 [1/1] (0.00ns)   --->   "%zext_ln712_230 = zext i14 %add_ln712_635"   --->   Operation 5911 'zext' 'zext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_636 = add i16 %zext_ln712_230, i16 %sext_ln712_203"   --->   Operation 5912 'add' 'add_ln712_636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5913 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_637 = add i16 %add_ln712_636, i16 %sext_ln712_260"   --->   Operation 5913 'add' 'add_ln712_637' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5914 [1/1] (0.00ns)   --->   "%sext_ln712_270 = sext i14 %add_ln712_648"   --->   Operation 5914 'sext' 'sext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5915 [1/1] (0.00ns)   --->   "%zext_ln712_241 = zext i13 %add_ln712_659"   --->   Operation 5915 'zext' 'zext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5916 [1/1] (1.52ns)   --->   "%add_ln712_660 = add i15 %zext_ln712_241, i15 %sext_ln712_270"   --->   Operation 5916 'add' 'add_ln712_660' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5917 [1/1] (0.00ns)   --->   "%sext_ln712_271 = sext i15 %add_ln712_660"   --->   Operation 5917 'sext' 'sext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5918 [1/1] (0.00ns)   --->   "%sext_ln712_304 = sext i14 %add_ln712_751"   --->   Operation 5918 'sext' 'sext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5919 [1/1] (0.00ns)   --->   "%sext_ln712_313 = sext i15 %add_ln712_771"   --->   Operation 5919 'sext' 'sext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5920 [1/1] (0.00ns)   --->   "%sext_ln712_362 = sext i14 %add_ln712_874"   --->   Operation 5920 'sext' 'sext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5921 [1/1] (0.00ns)   --->   "%zext_ln712_327 = zext i13 %add_ln712_882"   --->   Operation 5921 'zext' 'zext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5922 [1/1] (0.00ns)   --->   "%sext_ln712_269 = sext i15 %add_ln712_891"   --->   Operation 5922 'sext' 'sext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_892 = add i16 %sext_ln712_269, i16 %zext_ln712_327"   --->   Operation 5923 'add' 'add_ln712_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5924 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_893 = add i16 %add_ln712_892, i16 %sext_ln712_362"   --->   Operation 5924 'add' 'add_ln712_893' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5925 [1/1] (0.00ns)   --->   "%sext_ln712_379 = sext i15 %add_ln712_917"   --->   Operation 5925 'sext' 'sext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_918 = add i16 %sext_ln712_379, i16 %add_ln712_905"   --->   Operation 5926 'add' 'add_ln712_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5927 [1/1] (0.00ns)   --->   "%zext_ln712_351 = zext i15 %add_ln712_943"   --->   Operation 5927 'zext' 'zext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5928 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_944 = add i16 %zext_ln712_351, i16 %add_ln712_918"   --->   Operation 5928 'add' 'add_ln712_944' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5929 [1/1] (0.00ns)   --->   "%sext_ln712_398 = sext i15 %add_ln712_1000"   --->   Operation 5929 'sext' 'sext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5930 [1/1] (0.00ns)   --->   "%sext_ln712_312 = sext i15 %add_ln712_1058"   --->   Operation 5930 'sext' 'sext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5931 [1/1] (0.00ns)   --->   "%zext_ln712_410 = zext i13 %add_ln712_1068"   --->   Operation 5931 'zext' 'zext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5932 [1/1] (1.53ns)   --->   "%add_ln712_1069 = add i16 %zext_ln712_410, i16 %sext_ln712_312"   --->   Operation 5932 'add' 'add_ln712_1069' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5933 [1/1] (0.00ns)   --->   "%sext_ln712_425 = sext i15 %add_ln712_1097"   --->   Operation 5933 'sext' 'sext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i14 %add_ln712_1247"   --->   Operation 5934 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5935 [1/1] (0.00ns)   --->   "%sext_ln712_493 = sext i15 %add_ln712_1255"   --->   Operation 5935 'sext' 'sext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5936 [1/1] (0.00ns)   --->   "%sext_ln712_368 = sext i14 %add_ln712_1264"   --->   Operation 5936 'sext' 'sext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1265 = add i16 %sext_ln712_368, i16 %sext_ln712_493"   --->   Operation 5937 'add' 'add_ln712_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5938 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1266 = add i16 %add_ln712_1265, i16 %sext_ln712_490"   --->   Operation 5938 'add' 'add_ln712_1266' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5939 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i15 %add_ln712_1372"   --->   Operation 5939 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5940 [1/1] (0.00ns)   --->   "%zext_ln712_533 = zext i13 %add_ln712_1383"   --->   Operation 5940 'zext' 'zext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln712_402 = sext i15 %add_ln712_1395"   --->   Operation 5941 'sext' 'sext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1396 = add i16 %sext_ln712_402, i16 %zext_ln712_533"   --->   Operation 5942 'add' 'add_ln712_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5943 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1397 = add i16 %add_ln712_1396, i16 %sext_ln712_532"   --->   Operation 5943 'add' 'add_ln712_1397' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5944 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i14 %add_ln712_1406"   --->   Operation 5944 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1416 = add i16 %add_ln712_1415, i16 %sext_ln712_537"   --->   Operation 5945 'add' 'add_ln712_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5946 [1/1] (0.00ns)   --->   "%zext_ln712_559 = zext i14 %add_ln712_1436"   --->   Operation 5946 'zext' 'zext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5947 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1437 = add i16 %zext_ln712_559, i16 %add_ln712_1416"   --->   Operation 5947 'add' 'add_ln712_1437' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 5948 [1/1] (0.00ns)   --->   "%sext_ln712_566 = sext i15 %add_ln712_1513"   --->   Operation 5948 'sext' 'sext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5949 [1/1] (0.00ns)   --->   "%newret = insertvalue i496 <undef>, i16 %add_ln712_827"   --->   Operation 5949 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5950 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i496 %newret, i16 %add_ln712_856"   --->   Operation 5950 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5951 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i496 %newret2, i16 %add_ln712_893"   --->   Operation 5951 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5952 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i496 %newret4, i16 %add_ln712_944"   --->   Operation 5952 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5953 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i496 %newret6, i16 %add_ln712_984"   --->   Operation 5953 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5954 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i496 %newret8, i16 %sext_ln712_398"   --->   Operation 5954 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5955 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i496 %newret10, i16 %sext_ln712_244"   --->   Operation 5955 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5956 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i496 %newret12, i16 %add_ln712_1048"   --->   Operation 5956 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5957 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i496 %newret14, i16 %add_ln712_1069"   --->   Operation 5957 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5958 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i496 %newret16, i16 %sext_ln712_425"   --->   Operation 5958 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5959 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i496 %newret18, i16 %add_ln712_1141"   --->   Operation 5959 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5960 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i496 %newret20, i16 %add_ln712_1179"   --->   Operation 5960 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5961 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i496 %newret22, i16 %sext_ln712_271"   --->   Operation 5961 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5962 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i496 %newret24, i16 %add_ln712_1230"   --->   Operation 5962 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5963 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i496 %newret26, i16 %add_ln712_1266"   --->   Operation 5963 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5964 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i496 %newret28, i16 %add_ln712_1295"   --->   Operation 5964 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5965 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i496 %newret30, i16 %add_ln712_1348"   --->   Operation 5965 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5966 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i496 %newret32, i16 %add_ln712_702"   --->   Operation 5966 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5967 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i496 %newret34, i16 %add_ln712_737"   --->   Operation 5967 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5968 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i496 %newret36, i16 %add_ln712_1397"   --->   Operation 5968 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5969 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i496 %newret38, i16 %sext_ln712_304"   --->   Operation 5969 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5970 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i496 %newret40, i16 %add_ln712_1437"   --->   Operation 5970 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5971 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i496 %newret42, i16 %add_ln712_1491"   --->   Operation 5971 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5972 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i496 %newret44, i16 %sext_ln712_235"   --->   Operation 5972 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5973 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i496 %newret46, i16 %add_ln712_637"   --->   Operation 5973 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5974 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i496 %newret48, i16 %sext_ln712_566"   --->   Operation 5974 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5975 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i496 %newret50, i16 %add_ln712_1560"   --->   Operation 5975 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5976 [1/1] (0.00ns)   --->   "%newret53 = insertvalue i496 %newret52, i16 %add_ln712_1594"   --->   Operation 5976 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5977 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i496 %newret53, i16 %add_ln712_1636"   --->   Operation 5977 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5978 [1/1] (0.00ns)   --->   "%newret55 = insertvalue i496 %newret54, i16 %add_ln712_1690"   --->   Operation 5978 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5979 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i496 %newret55, i16 %sext_ln712_313"   --->   Operation 5979 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5980 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i496 %newret56"   --->   Operation 5980 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read963') on port 'p_read' [128]  (0 ns)
	'mul' operation ('mul_ln717_59') [165]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_178') on port 'p_read7' [121]  (0 ns)
	'mul' operation ('mul_ln717_72') [603]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_185') [1285]  (5.28 ns)

 <State 4>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_154') on port 'p_read32' [97]  (0 ns)
	'mul' operation ('mul_ln1171_218') [2002]  (5.28 ns)

 <State 5>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_148') on port 'p_read38' [91]  (0 ns)
	'mul' operation ('mul_ln717_123') [2405]  (5.28 ns)

 <State 6>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_138') on port 'p_read48' [81]  (0 ns)
	'mul' operation ('mul_ln1171_262') [3034]  (5.28 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_276') [3425]  (5.28 ns)

 <State 8>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717') [142]  (5.28 ns)

 <State 9>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_182') on port 'p_read3' [125]  (0 ns)
	'mul' operation ('mul_ln1171_149') [320]  (5.28 ns)

 <State 10>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_158') [597]  (5.28 ns)

 <State 11>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_171') on port 'p_read14' [114]  (0 ns)
	'mul' operation ('mul_ln1171_171') [980]  (5.28 ns)

 <State 12>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_184') [1277]  (5.28 ns)

 <State 13>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_161') on port 'p_read25' [104]  (0 ns)
	'mul' operation ('mul_ln717_94') [1579]  (5.28 ns)

 <State 14>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_207') [1710]  (5.28 ns)

 <State 15>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_113') [2020]  (5.28 ns)

 <State 16>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_122') [2369]  (5.28 ns)

 <State 17>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_240') [2511]  (5.28 ns)

 <State 18>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_251') [2724]  (5.28 ns)

 <State 19>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_265') [3098]  (5.28 ns)

 <State 20>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_157') [3547]  (5.28 ns)

 <State 21>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_143') [171]  (5.28 ns)

 <State 22>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_169') [911]  (5.28 ns)

 <State 23>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_108') [1964]  (5.28 ns)

 <State 24>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_799') [4412]  (0 ns)
	'add' operation ('add_ln712_827') [4461]  (3.19 ns)

 <State 25>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1280') [5259]  (0 ns)
	'add' operation ('add_ln712_1295') [5289]  (3.19 ns)

 <State 26>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_637') [4123]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
