<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>UART1_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>Serial Communication Interface (UART1)</name>
      <registers>
        <register>
          <name>UART1_BDH</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_BDH.xml</register-details-file-name>
          <offset>0</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_BDL</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_BDL.xml</register-details-file-name>
          <offset>0x1</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C1</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C1.xml</register-details-file-name>
          <offset>0x2</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C2</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C2.xml</register-details-file-name>
          <offset>0x3</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_S1</name>
          <access>R</access>
          <register-details-file-name>UART1/UART1_S1.xml</register-details-file-name>
          <offset>0x4</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_S2</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_S2.xml</register-details-file-name>
          <offset>0x5</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C3</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C3.xml</register-details-file-name>
          <offset>0x6</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_D</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_D.xml</register-details-file-name>
          <offset>0x7</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_MA1</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_MA1.xml</register-details-file-name>
          <offset>0x8</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_MA2</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_MA2.xml</register-details-file-name>
          <offset>0x9</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C4</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C4.xml</register-details-file-name>
          <offset>0xA</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C5</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C5.xml</register-details-file-name>
          <offset>0xB</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_ED</name>
          <access>R</access>
          <register-details-file-name>UART1/UART1_ED.xml</register-details-file-name>
          <offset>0xC</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_MODEM</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_MODEM.xml</register-details-file-name>
          <offset>0xD</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_PFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_PFIFO.xml</register-details-file-name>
          <offset>0x10</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_CFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_CFIFO.xml</register-details-file-name>
          <offset>0x11</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_SFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_SFIFO.xml</register-details-file-name>
          <offset>0x12</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_TWFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_TWFIFO.xml</register-details-file-name>
          <offset>0x13</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_TCFIFO</name>
          <access>R</access>
          <register-details-file-name>UART1/UART1_TCFIFO.xml</register-details-file-name>
          <offset>0x14</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_RWFIFO</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_RWFIFO.xml</register-details-file-name>
          <offset>0x15</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_RCFIFO</name>
          <access>R</access>
          <register-details-file-name>UART1/UART1_RCFIFO.xml</register-details-file-name>
          <offset>0x16</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_C7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_C7816.xml</register-details-file-name>
          <offset>0x18</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_IE7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_IE7816.xml</register-details-file-name>
          <offset>0x19</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_IS7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_IS7816.xml</register-details-file-name>
          <offset>0x1A</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_WP7816T0</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_WP7816T0.xml</register-details-file-name>
          <offset>0x1B</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_WP7816T1</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_WP7816T1.xml</register-details-file-name>
          <offset>0x1B</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_WN7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_WN7816.xml</register-details-file-name>
          <offset>0x1C</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_WF7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_WF7816.xml</register-details-file-name>
          <offset>0x1D</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_ET7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_ET7816.xml</register-details-file-name>
          <offset>0x1E</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>UART1_TL7816</name>
          <access>RW</access>
          <register-details-file-name>UART1/UART1_TL7816.xml</register-details-file-name>
          <offset>0x1F</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x4006B000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
