;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <602, 0
	SUB #72, @200
	MOV -7, <-20
	MOV -7, <-20
	SPL <103, 10
	MOV -1, <-20
	SUB #3, -20
	ADD 30, 9
	ADD 30, 9
	SUB #3, -23
	SUB -207, <-124
	SUB #72, @200
	ADD 30, 9
	ADD 30, 9
	SUB @103, 10
	SUB #3, -20
	SUB -0, 2
	SPL 0, <402
	SUB @121, 106
	SPL @300, 90
	SUB #3, -20
	MOV -1, <-20
	SPL 0, <402
	SUB #0, -40
	JMZ -1, @-20
	ADD 30, 9
	SPL 0, <402
	ADD 30, 9
	SUB @103, 10
	SUB 12, @10
	SUB -7, <-120
	SUB #3, -20
	MOV -1, <-20
	DJN -1, @-20
	SUB @103, 10
	DJN <602, 0
	SUB @-127, 100
	ADD 30, 100
	DJN <602, 0
	DJN <602, 0
	SPL 0, <402
	SUB #72, @200
	SPL 0, <402
	DJN <602, 0
	JMN @12, #200
	MOV #-4, @-20
	ADD 30, 9
