
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  00000a76  00000b0a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a76  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000088  00800108  00800108  00000b12  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b12  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000b44  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000268  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001f18  00000000  00000000  00000de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000120b  00000000  00000000  00002d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001348  00000000  00000000  00003f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004e8  00000000  00000000  00005254  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a5a  00000000  00000000  0000573c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f13  00000000  00000000  00006196  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  000070a9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 4e 01 	jmp	0x29c	; 0x29c <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__vector_9>
  28:	0c 94 c4 04 	jmp	0x988	; 0x988 <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 ea 02 	jmp	0x5d4	; 0x5d4 <__vector_12>
  34:	0c 94 7d 03 	jmp	0x6fa	; 0x6fa <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	e6 e7       	ldi	r30, 0x76	; 118
  64:	fa e0       	ldi	r31, 0x0A	; 10
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	a8 30       	cpi	r26, 0x08	; 8
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	a8 e0       	ldi	r26, 0x08	; 8
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a0 39       	cpi	r26, 0x90	; 144
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 4a 02 	call	0x494	; 0x494 <main>
  86:	0c 94 39 05 	jmp	0xa72	; 0xa72 <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
  8e:	ec e7       	ldi	r30, 0x7C	; 124
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	8f 7b       	andi	r24, 0xBF	; 191
  96:	80 83       	st	Z, r24
  98:	a7 e7       	ldi	r26, 0x77	; 119
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	8c 91       	ld	r24, X
  9e:	8b 7f       	andi	r24, 0xFB	; 251
  a0:	8c 93       	st	X, r24
  a2:	80 81       	ld	r24, Z
  a4:	88 60       	ori	r24, 0x08	; 8
  a6:	80 83       	st	Z, r24
  a8:	80 81       	ld	r24, Z
  aa:	88 7f       	andi	r24, 0xF8	; 248
  ac:	80 83       	st	Z, r24
  ae:	ea e7       	ldi	r30, 0x7A	; 122
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 81       	ld	r24, Z
  b4:	88 68       	ori	r24, 0x88	; 136
  b6:	80 83       	st	Z, r24
  b8:	80 81       	ld	r24, Z
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	80 83       	st	Z, r24
  be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	2f 93       	push	r18
  cc:	8f 93       	push	r24
  ce:	9f 93       	push	r25
  d0:	ef 93       	push	r30
  d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
  d4:	ea e7       	ldi	r30, 0x7A	; 122
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
  de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
  e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
  e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	98 2f       	mov	r25, r24
  ee:	88 27       	eor	r24, r24
  f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
  f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
  f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
  fc:	82 2b       	or	r24, r18
  fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 106:	ff 91       	pop	r31
 108:	ef 91       	pop	r30
 10a:	9f 91       	pop	r25
 10c:	8f 91       	pop	r24
 10e:	2f 91       	pop	r18
 110:	0f 90       	pop	r0
 112:	0f be       	out	0x3f, r0	; 63
 114:	0f 90       	pop	r0
 116:	1f 90       	pop	r1
 118:	18 95       	reti

0000011a <stop_signal>:
        else
        {
            return true;
        }
    }
}
 11a:	60 e0       	ldi	r22, 0x00	; 0
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	0e 94 bb 03 	call	0x776	; 0x776 <Set_PWM_Duty_Cycle>
 122:	08 95       	ret

00000124 <Init_Analog_Servo_Driver>:
 124:	60 e0       	ldi	r22, 0x00	; 0
 126:	70 e0       	ldi	r23, 0x00	; 0
 128:	cb 01       	movw	r24, r22
 12a:	0e 94 8d 00 	call	0x11a	; 0x11a <stop_signal>
 12e:	e3 e8       	ldi	r30, 0x83	; 131
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	8f 7d       	andi	r24, 0xDF	; 223
 136:	80 83       	st	Z, r24
 138:	2b 98       	cbi	0x05, 3	; 5
 13a:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <__data_end>
 13e:	ef e6       	ldi	r30, 0x6F	; 111
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	81 60       	ori	r24, 0x01	; 1
 146:	80 83       	st	Z, r24
 148:	6d e8       	ldi	r22, 0x8D	; 141
 14a:	70 e0       	ldi	r23, 0x00	; 0
 14c:	89 e0       	ldi	r24, 0x09	; 9
 14e:	91 e0       	ldi	r25, 0x01	; 1
 150:	0e 94 36 04 	call	0x86c	; 0x86c <Register_Timer>
 154:	68 e2       	ldi	r22, 0x28	; 40
 156:	81 e0       	ldi	r24, 0x01	; 1
 158:	0e 94 bb 03 	call	0x776	; 0x776 <Set_PWM_Duty_Cycle>
 15c:	08 95       	ret

0000015e <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
 15e:	1f 92       	push	r1
 160:	0f 92       	push	r0
 162:	0f b6       	in	r0, 0x3f	; 63
 164:	0f 92       	push	r0
 166:	11 24       	eor	r1, r1
 168:	8f 93       	push	r24
 16a:	ef 93       	push	r30
 16c:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
 16e:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <__data_end>
 172:	88 23       	and	r24, r24
 174:	19 f0       	breq	.+6      	; 0x17c <__vector_9+0x1e>
 176:	81 30       	cpi	r24, 0x01	; 1
 178:	39 f0       	breq	.+14     	; 0x188 <__vector_9+0x2a>
 17a:	0c c0       	rjmp	.+24     	; 0x194 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
 17c:	e3 e8       	ldi	r30, 0x83	; 131
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	80 81       	ld	r24, Z
 182:	80 62       	ori	r24, 0x20	; 32
 184:	80 83       	st	Z, r24
            break;
 186:	06 c0       	rjmp	.+12     	; 0x194 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
 188:	e3 e8       	ldi	r30, 0x83	; 131
 18a:	f0 e0       	ldi	r31, 0x00	; 0
 18c:	80 81       	ld	r24, Z
 18e:	8f 7d       	andi	r24, 0xDF	; 223
 190:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
 192:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
 194:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <__data_end>
 198:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
 19a:	83 70       	andi	r24, 0x03	; 3
 19c:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <__data_end>
}
 1a0:	ff 91       	pop	r31
 1a2:	ef 91       	pop	r30
 1a4:	8f 91       	pop	r24
 1a6:	0f 90       	pop	r0
 1a8:	0f be       	out	0x3f, r0	; 63
 1aa:	0f 90       	pop	r0
 1ac:	1f 90       	pop	r1
 1ae:	18 95       	reti

000001b0 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 1b0:	0f 93       	push	r16
 1b2:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
 1b4:	00 91 0d 01 	lds	r16, 0x010D	; 0x80010d <Pending_Events>
 1b8:	10 91 0e 01 	lds	r17, 0x010E	; 0x80010e <Pending_Events+0x1>
 1bc:	20 91 0f 01 	lds	r18, 0x010F	; 0x80010f <Pending_Events+0x2>
 1c0:	30 91 10 01 	lds	r19, 0x0110	; 0x800110 <Pending_Events+0x3>
 1c4:	dc 01       	movw	r26, r24
 1c6:	cb 01       	movw	r24, r22
 1c8:	80 2b       	or	r24, r16
 1ca:	91 2b       	or	r25, r17
 1cc:	a2 2b       	or	r26, r18
 1ce:	b3 2b       	or	r27, r19
 1d0:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <Pending_Events>
 1d4:	90 93 0e 01 	sts	0x010E, r25	; 0x80010e <Pending_Events+0x1>
 1d8:	a0 93 0f 01 	sts	0x010F, r26	; 0x80010f <Pending_Events+0x2>
 1dc:	b0 93 10 01 	sts	0x0110, r27	; 0x800110 <Pending_Events+0x3>
}
 1e0:	1f 91       	pop	r17
 1e2:	0f 91       	pop	r16
 1e4:	08 95       	ret

000001e6 <Run_Events>:
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 1e6:	a1 2c       	mov	r10, r1
 1e8:	b1 2c       	mov	r11, r1
        {
            if (is_event_pending((0x01 << event)))
 1ea:	01 e0       	ldi	r16, 0x01	; 1
 1ec:	10 e0       	ldi	r17, 0x00	; 0
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 1ee:	ca 2d       	mov	r28, r10
 1f0:	db 2d       	mov	r29, r11
        {
            if (is_event_pending((0x01 << event)))
 1f2:	b8 01       	movw	r22, r16
 1f4:	0c 2e       	mov	r0, r28
 1f6:	02 c0       	rjmp	.+4      	; 0x1fc <Run_Events+0x16>
 1f8:	66 0f       	add	r22, r22
 1fa:	77 1f       	adc	r23, r23
 1fc:	0a 94       	dec	r0
 1fe:	e2 f7       	brpl	.-8      	; 0x1f8 <Run_Events+0x12>
 200:	07 2e       	mov	r0, r23
 202:	00 0c       	add	r0, r0
 204:	88 0b       	sbc	r24, r24
 206:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
 208:	c0 90 0d 01 	lds	r12, 0x010D	; 0x80010d <Pending_Events>
 20c:	d0 90 0e 01 	lds	r13, 0x010E	; 0x80010e <Pending_Events+0x1>
 210:	e0 90 0f 01 	lds	r14, 0x010F	; 0x80010f <Pending_Events+0x2>
 214:	f0 90 10 01 	lds	r15, 0x0110	; 0x800110 <Pending_Events+0x3>
 218:	2b 01       	movw	r4, r22
 21a:	3c 01       	movw	r6, r24
 21c:	4c 20       	and	r4, r12
 21e:	5d 20       	and	r5, r13
 220:	6e 20       	and	r6, r14
 222:	7f 20       	and	r7, r15
 224:	64 15       	cp	r22, r4
 226:	75 05       	cpc	r23, r5
 228:	86 05       	cpc	r24, r6
 22a:	97 05       	cpc	r25, r7
 22c:	a1 f4       	brne	.+40     	; 0x256 <Run_Events+0x70>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
 22e:	2b 01       	movw	r4, r22
 230:	3c 01       	movw	r6, r24
 232:	40 94       	com	r4
 234:	50 94       	com	r5
 236:	60 94       	com	r6
 238:	70 94       	com	r7
 23a:	c4 20       	and	r12, r4
 23c:	d5 20       	and	r13, r5
 23e:	e6 20       	and	r14, r6
 240:	f7 20       	and	r15, r7
 242:	c0 92 0d 01 	sts	0x010D, r12	; 0x80010d <Pending_Events>
 246:	d0 92 0e 01 	sts	0x010E, r13	; 0x80010e <Pending_Events+0x1>
 24a:	e0 92 0f 01 	sts	0x010F, r14	; 0x80010f <Pending_Events+0x2>
 24e:	f0 92 10 01 	sts	0x0110, r15	; 0x800110 <Pending_Events+0x3>
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
        {
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
 252:	0e 94 3f 01 	call	0x27e	; 0x27e <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
 256:	21 96       	adiw	r28, 0x01	; 1
 258:	c7 30       	cpi	r28, 0x07	; 7
 25a:	d1 05       	cpc	r29, r1
 25c:	51 f6       	brne	.-108    	; 0x1f2 <Run_Events+0xc>
 25e:	c7 cf       	rjmp	.-114    	; 0x1ee <Run_Events+0x8>

00000260 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
 260:	0e 94 10 04 	call	0x820	; 0x820 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
 264:	0e 94 39 02 	call	0x472	; 0x472 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
 268:	0e 94 93 03 	call	0x726	; 0x726 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
 26c:	0e 94 42 01 	call	0x284	; 0x284 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
 270:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
 274:	0e 94 92 00 	call	0x124	; 0x124 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
 278:	0e 94 70 02 	call	0x4e0	; 0x4e0 <Init_Master_Service>
 27c:	08 95       	ret

0000027e <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
 27e:	0e 94 97 02 	call	0x52e	; 0x52e <Run_Master_Service>
 282:	08 95       	ret

00000284 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
 284:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
 286:	e9 e6       	ldi	r30, 0x69	; 105
 288:	f0 e0       	ldi	r31, 0x00	; 0
 28a:	80 81       	ld	r24, Z
 28c:	8d 7f       	andi	r24, 0xFD	; 253
 28e:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
 290:	80 81       	ld	r24, Z
 292:	81 60       	ori	r24, 0x01	; 1
 294:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
 296:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 298:	e0 9a       	sbi	0x1c, 0	; 28
 29a:	08 95       	ret

0000029c <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 29c:	1f 92       	push	r1
 29e:	0f 92       	push	r0
 2a0:	0f b6       	in	r0, 0x3f	; 63
 2a2:	0f 92       	push	r0
 2a4:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 2a6:	e0 9a       	sbi	0x1c, 0	; 28
}
 2a8:	0f 90       	pop	r0
 2aa:	0f be       	out	0x3f, r0	; 63
 2ac:	0f 90       	pop	r0
 2ae:	1f 90       	pop	r1
 2b0:	18 95       	reti

000002b2 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 2b2:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 2b4:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 2b6:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 2b8:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 2ba:	90 e8       	ldi	r25, 0x80	; 128
 2bc:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 2c0:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 2c4:	ed ec       	ldi	r30, 0xCD	; 205
 2c6:	f0 e0       	ldi	r31, 0x00	; 0
 2c8:	10 82       	st	Z, r1
 2ca:	ae ec       	ldi	r26, 0xCE	; 206
 2cc:	b0 e0       	ldi	r27, 0x00	; 0
 2ce:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 2d0:	25 2f       	mov	r18, r21
 2d2:	33 27       	eor	r19, r19
 2d4:	2c 93       	st	X, r18
 2d6:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 2d8:	80 34       	cpi	r24, 0x40	; 64
 2da:	21 f4       	brne	.+8      	; 0x2e4 <lin_init+0x32>
    			Lin_1x_enable();
 2dc:	88 e4       	ldi	r24, 0x48	; 72
 2de:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 2e2:	05 c0       	rjmp	.+10     	; 0x2ee <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 2e4:	81 11       	cpse	r24, r1
 2e6:	0d c0       	rjmp	.+26     	; 0x302 <__stack+0x3>
    			Lin_2x_enable();
 2e8:	88 e0       	ldi	r24, 0x08	; 8
 2ea:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 2ee:	8f e0       	ldi	r24, 0x0F	; 15
 2f0:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 2f4:	ec ec       	ldi	r30, 0xCC	; 204
 2f6:	f0 e0       	ldi	r31, 0x00	; 0
 2f8:	80 81       	ld	r24, Z
 2fa:	80 68       	ori	r24, 0x80	; 128
 2fc:	80 83       	st	Z, r24
    }
    
    return 1;
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 302:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 304:	08 95       	ret

00000306 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 306:	e8 ec       	ldi	r30, 0xC8	; 200
 308:	f0 e0       	ldi	r31, 0x00	; 0
 30a:	90 81       	ld	r25, Z
 30c:	9c 7f       	andi	r25, 0xFC	; 252
 30e:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 310:	80 34       	cpi	r24, 0x40	; 64
 312:	c1 f4       	brne	.+48     	; 0x344 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 314:	e0 ed       	ldi	r30, 0xD0	; 208
 316:	f0 e0       	ldi	r31, 0x00	; 0
 318:	80 81       	ld	r24, Z
 31a:	80 7f       	andi	r24, 0xF0	; 240
 31c:	80 83       	st	Z, r24
 31e:	80 81       	ld	r24, Z
 320:	6f 70       	andi	r22, 0x0F	; 15
 322:	68 2b       	or	r22, r24
 324:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 326:	80 81       	ld	r24, Z
 328:	8f 7c       	andi	r24, 0xCF	; 207
 32a:	80 83       	st	Z, r24
 32c:	80 81       	ld	r24, Z
 32e:	50 e0       	ldi	r21, 0x00	; 0
 330:	4c 5f       	subi	r20, 0xFC	; 252
 332:	5f 4f       	sbci	r21, 0xFF	; 255
 334:	44 0f       	add	r20, r20
 336:	55 1f       	adc	r21, r21
 338:	44 0f       	add	r20, r20
 33a:	55 1f       	adc	r21, r21
 33c:	40 73       	andi	r20, 0x30	; 48
 33e:	48 2b       	or	r20, r24
 340:	40 83       	st	Z, r20
 342:	0b c0       	rjmp	.+22     	; 0x35a <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 344:	81 11       	cpse	r24, r1
 346:	13 c0       	rjmp	.+38     	; 0x36e <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 348:	e0 ed       	ldi	r30, 0xD0	; 208
 34a:	f0 e0       	ldi	r31, 0x00	; 0
 34c:	80 81       	ld	r24, Z
 34e:	80 7c       	andi	r24, 0xC0	; 192
 350:	80 83       	st	Z, r24
 352:	80 81       	ld	r24, Z
 354:	6f 73       	andi	r22, 0x3F	; 63
 356:	68 2b       	or	r22, r24
 358:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 35a:	e8 ec       	ldi	r30, 0xC8	; 200
 35c:	f0 e0       	ldi	r31, 0x00	; 0
 35e:	80 81       	ld	r24, Z
 360:	8c 7f       	andi	r24, 0xFC	; 252
 362:	80 83       	st	Z, r24
 364:	80 81       	ld	r24, Z
 366:	81 60       	ori	r24, 0x01	; 1
 368:	80 83       	st	Z, r24
    return 1;
 36a:	81 e0       	ldi	r24, 0x01	; 1
 36c:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 36e:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 370:	08 95       	ret

00000372 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 372:	80 34       	cpi	r24, 0x40	; 64
 374:	31 f4       	brne	.+12     	; 0x382 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 376:	e8 ec       	ldi	r30, 0xC8	; 200
 378:	f0 e0       	ldi	r31, 0x00	; 0
 37a:	80 81       	ld	r24, Z
 37c:	80 64       	ori	r24, 0x40	; 64
 37e:	80 83       	st	Z, r24
 380:	09 c0       	rjmp	.+18     	; 0x394 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 382:	81 11       	cpse	r24, r1
 384:	11 c0       	rjmp	.+34     	; 0x3a8 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 386:	e8 ec       	ldi	r30, 0xC8	; 200
 388:	f0 e0       	ldi	r31, 0x00	; 0
 38a:	80 81       	ld	r24, Z
 38c:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 38e:	6f 70       	andi	r22, 0x0F	; 15
 390:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 394:	e8 ec       	ldi	r30, 0xC8	; 200
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	80 81       	ld	r24, Z
 39a:	8c 7f       	andi	r24, 0xFC	; 252
 39c:	80 83       	st	Z, r24
 39e:	80 81       	ld	r24, Z
 3a0:	82 60       	ori	r24, 0x02	; 2
 3a2:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 3a4:	81 e0       	ldi	r24, 0x01	; 1
 3a6:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 3a8:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 3aa:	08 95       	ret

000003ac <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 3ac:	80 34       	cpi	r24, 0x40	; 64
 3ae:	31 f4       	brne	.+12     	; 0x3bc <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 3b0:	e8 ec       	ldi	r30, 0xC8	; 200
 3b2:	f0 e0       	ldi	r31, 0x00	; 0
 3b4:	80 81       	ld	r24, Z
 3b6:	80 64       	ori	r24, 0x40	; 64
 3b8:	80 83       	st	Z, r24
 3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 3bc:	81 11       	cpse	r24, r1
 3be:	25 c0       	rjmp	.+74     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
        Lin_2x_set_type();				// Change is necessary                                           
 3c0:	e8 ec       	ldi	r30, 0xC8	; 200
 3c2:	f0 e0       	ldi	r31, 0x00	; 0
 3c4:	80 81       	ld	r24, Z
 3c6:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 3c8:	84 2f       	mov	r24, r20
 3ca:	82 95       	swap	r24
 3cc:	80 7f       	andi	r24, 0xF0	; 240
 3ce:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 3d2:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 3d6:	44 23       	and	r20, r20
 3d8:	71 f0       	breq	.+28     	; 0x3f6 <lin_tx_response+0x4a>
 3da:	fb 01       	movw	r30, r22
 3dc:	41 50       	subi	r20, 0x01	; 1
 3de:	50 e0       	ldi	r21, 0x00	; 0
 3e0:	4f 5f       	subi	r20, 0xFF	; 255
 3e2:	5f 4f       	sbci	r21, 0xFF	; 255
 3e4:	64 0f       	add	r22, r20
 3e6:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 3e8:	a2 ed       	ldi	r26, 0xD2	; 210
 3ea:	b0 e0       	ldi	r27, 0x00	; 0
 3ec:	81 91       	ld	r24, Z+
 3ee:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 3f0:	e6 17       	cp	r30, r22
 3f2:	f7 07       	cpc	r31, r23
 3f4:	d9 f7       	brne	.-10     	; 0x3ec <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 3f6:	e8 ec       	ldi	r30, 0xC8	; 200
 3f8:	f0 e0       	ldi	r31, 0x00	; 0
 3fa:	80 81       	ld	r24, Z
 3fc:	8c 7f       	andi	r24, 0xFC	; 252
 3fe:	80 83       	st	Z, r24
 400:	80 81       	ld	r24, Z
 402:	83 60       	ori	r24, 0x03	; 3
 404:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 406:	81 e0       	ldi	r24, 0x01	; 1
 408:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 40a:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 40c:	08 95       	ret

0000040e <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 40e:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 412:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 414:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 418:	22 23       	and	r18, r18
 41a:	71 f0       	breq	.+28     	; 0x438 <lin_get_response+0x2a>
 41c:	fc 01       	movw	r30, r24
 41e:	21 50       	subi	r18, 0x01	; 1
 420:	30 e0       	ldi	r19, 0x00	; 0
 422:	2f 5f       	subi	r18, 0xFF	; 255
 424:	3f 4f       	sbci	r19, 0xFF	; 255
 426:	82 0f       	add	r24, r18
 428:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 42a:	a2 ed       	ldi	r26, 0xD2	; 210
 42c:	b0 e0       	ldi	r27, 0x00	; 0
 42e:	2c 91       	ld	r18, X
 430:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 432:	e8 17       	cp	r30, r24
 434:	f9 07       	cpc	r31, r25
 436:	d9 f7       	brne	.-10     	; 0x42e <lin_get_response+0x20>
 438:	08 95       	ret

0000043a <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
 43a:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <Parity>
 43e:	81 e0       	ldi	r24, 0x01	; 1
 440:	89 27       	eor	r24, r25
 442:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
 446:	81 11       	cpse	r24, r1
 448:	0a c0       	rjmp	.+20     	; 0x45e <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
 44a:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 44c:	42 e0       	ldi	r20, 0x02	; 2
 44e:	50 e0       	ldi	r21, 0x00	; 0
 450:	60 e0       	ldi	r22, 0x00	; 0
 452:	70 e0       	ldi	r23, 0x00	; 0
 454:	82 e1       	ldi	r24, 0x12	; 18
 456:	91 e0       	ldi	r25, 0x01	; 1
 458:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
 45c:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
 45e:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 460:	43 e2       	ldi	r20, 0x23	; 35
 462:	50 e0       	ldi	r21, 0x00	; 0
 464:	60 e0       	ldi	r22, 0x00	; 0
 466:	70 e0       	ldi	r23, 0x00	; 0
 468:	82 e1       	ldi	r24, 0x12	; 18
 46a:	91 e0       	ldi	r25, 0x01	; 1
 46c:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
 470:	08 95       	ret

00000472 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
 472:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
 474:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 476:	6d e1       	ldi	r22, 0x1D	; 29
 478:	72 e0       	ldi	r23, 0x02	; 2
 47a:	82 e1       	ldi	r24, 0x12	; 18
 47c:	91 e0       	ldi	r25, 0x01	; 1
 47e:	0e 94 36 04 	call	0x86c	; 0x86c <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 482:	43 e2       	ldi	r20, 0x23	; 35
 484:	50 e0       	ldi	r21, 0x00	; 0
 486:	60 e0       	ldi	r22, 0x00	; 0
 488:	70 e0       	ldi	r23, 0x00	; 0
 48a:	82 e1       	ldi	r24, 0x12	; 18
 48c:	91 e0       	ldi	r25, 0x01	; 1
 48e:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
 492:	08 95       	ret

00000494 <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
 494:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
 496:	e1 e6       	ldi	r30, 0x61	; 97
 498:	f0 e0       	ldi	r31, 0x00	; 0
 49a:	80 e8       	ldi	r24, 0x80	; 128
 49c:	80 83       	st	Z, r24
    CLKPR = 0;
 49e:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
 4a0:	0e 94 30 01 	call	0x260	; 0x260 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
 4a4:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
 4a6:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
 4aa:	80 e0       	ldi	r24, 0x00	; 0
 4ac:	90 e0       	ldi	r25, 0x00	; 0
 4ae:	08 95       	ret

000004b0 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 4b0:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Curr_Schedule_ID>
 4b4:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
 4b8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Curr_Schedule_ID>
 4bc:	83 30       	cpi	r24, 0x03	; 3
 4be:	21 f4       	brne	.+8      	; 0x4c8 <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
 4c0:	82 e0       	ldi	r24, 0x02	; 2
 4c2:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Curr_Schedule_ID>
 4c6:	03 c0       	rjmp	.+6      	; 0x4ce <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
 4c8:	8f 5f       	subi	r24, 0xFF	; 255
 4ca:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 4ce:	44 e0       	ldi	r20, 0x04	; 4
 4d0:	50 e0       	ldi	r21, 0x00	; 0
 4d2:	60 e0       	ldi	r22, 0x00	; 0
 4d4:	70 e0       	ldi	r23, 0x00	; 0
 4d6:	88 e1       	ldi	r24, 0x18	; 24
 4d8:	91 e0       	ldi	r25, 0x01	; 1
 4da:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
 4de:	08 95       	ret

000004e0 <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
 4e0:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <My_Node_ID>

****************************************************************************/
static void clear_cmds(void)
{
    // Clear all of our commands
    memset(&My_Command_Data, NON_COMMAND, MASTER_DATA_LENGTH);
 4e4:	8f ef       	ldi	r24, 0xFF	; 255
 4e6:	9f ef       	ldi	r25, 0xFF	; 255
 4e8:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <My_Command_Data+0x1>
 4ec:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <My_Command_Data>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 4f0:	4c e1       	ldi	r20, 0x1C	; 28
 4f2:	51 e0       	ldi	r21, 0x01	; 1
 4f4:	6e e1       	ldi	r22, 0x1E	; 30
 4f6:	71 e0       	ldi	r23, 0x01	; 1
 4f8:	80 e2       	ldi	r24, 0x20	; 32
 4fa:	91 e0       	ldi	r25, 0x01	; 1
 4fc:	0e 94 bf 02 	call	0x57e	; 0x57e <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
 500:	68 e5       	ldi	r22, 0x58	; 88
 502:	72 e0       	ldi	r23, 0x02	; 2
 504:	88 e1       	ldi	r24, 0x18	; 24
 506:	91 e0       	ldi	r25, 0x01	; 1
 508:	0e 94 36 04 	call	0x86c	; 0x86c <Register_Timer>

    // Kick off scheduling timer
/*    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);*/

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
 50c:	68 ed       	ldi	r22, 0xD8	; 216
 50e:	70 e0       	ldi	r23, 0x00	; 0
 510:	82 e0       	ldi	r24, 0x02	; 2
 512:	91 e0       	ldi	r25, 0x01	; 1
 514:	0e 94 36 04 	call	0x86c	; 0x86c <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
 518:	48 e8       	ldi	r20, 0x88	; 136
 51a:	53 e1       	ldi	r21, 0x13	; 19
 51c:	60 e0       	ldi	r22, 0x00	; 0
 51e:	70 e0       	ldi	r23, 0x00	; 0
 520:	82 e0       	ldi	r24, 0x02	; 2
 522:	91 e0       	ldi	r25, 0x01	; 1
 524:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
    PORTB &= ~(1<<PINB6);
 528:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
 52a:	26 9a       	sbi	0x04, 6	; 4
 52c:	08 95       	ret

0000052e <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
 52e:	60 34       	cpi	r22, 0x40	; 64
 530:	71 05       	cpc	r23, r1
 532:	81 05       	cpc	r24, r1
 534:	91 05       	cpc	r25, r1
 536:	11 f5       	brne	.+68     	; 0x57c <Run_Master_Service+0x4e>
                //My_Command_Data[temp_index] = test_counter;
                //My_Command_Data[temp_index+1] = 0xFF;
            //}
//
            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, test_counter);
 538:	60 91 17 01 	lds	r22, 0x0117	; 0x800117 <test_counter>
 53c:	80 e0       	ldi	r24, 0x00	; 0
 53e:	0e 94 bb 03 	call	0x776	; 0x776 <Set_PWM_Duty_Cycle>
            test_counter++;
 542:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <test_counter>
 546:	8f 5f       	subi	r24, 0xFF	; 255
            if (100 < test_counter) {test_counter = 0;};
 548:	85 36       	cpi	r24, 0x65	; 101
 54a:	18 f4       	brcc	.+6      	; 0x552 <Run_Master_Service+0x24>
                //My_Command_Data[temp_index+1] = 0xFF;
            //}
//
            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, test_counter);
            test_counter++;
 54c:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <test_counter>
 550:	02 c0       	rjmp	.+4      	; 0x556 <Run_Master_Service+0x28>
            if (100 < test_counter) {test_counter = 0;};
 552:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <test_counter>
            //Start_Timer(&Testing_Timer, 500);

            // Hold_Analog_Servo_Position(10);
            #if 1
            parity ^= 1;
 556:	90 91 16 01 	lds	r25, 0x0116	; 0x800116 <parity>
 55a:	81 e0       	ldi	r24, 0x01	; 1
 55c:	89 27       	eor	r24, r25
 55e:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <parity>
            if (parity)
 562:	88 23       	and	r24, r24
 564:	11 f0       	breq	.+4      	; 0x56a <Run_Master_Service+0x3c>
            {
                PORTB |= (1<<PINB6);
 566:	2e 9a       	sbi	0x05, 6	; 5
 568:	01 c0       	rjmp	.+2      	; 0x56c <Run_Master_Service+0x3e>
            }
            else
            {
                PORTB &= ~(1<<PINB6);
 56a:	2e 98       	cbi	0x05, 6	; 5
            }
            Start_Timer(&Testing_Timer, 50);
 56c:	42 e3       	ldi	r20, 0x32	; 50
 56e:	50 e0       	ldi	r21, 0x00	; 0
 570:	60 e0       	ldi	r22, 0x00	; 0
 572:	70 e0       	ldi	r23, 0x00	; 0
 574:	82 e0       	ldi	r24, 0x02	; 2
 576:	91 e0       	ldi	r25, 0x01	; 1
 578:	0e 94 83 04 	call	0x906	; 0x906 <Start_Timer>
 57c:	08 95       	ret

0000057e <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
 57e:	ef 92       	push	r14
 580:	ff 92       	push	r15
 582:	0f 93       	push	r16
 584:	1f 93       	push	r17
 586:	cf 93       	push	r28
 588:	df 93       	push	r29
 58a:	7c 01       	movw	r14, r24
 58c:	8b 01       	movw	r16, r22
 58e:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
 590:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
 592:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 594:	4c e0       	ldi	r20, 0x0C	; 12
 596:	50 e0       	ldi	r21, 0x00	; 0
 598:	60 e0       	ldi	r22, 0x00	; 0
 59a:	70 e0       	ldi	r23, 0x00	; 0
 59c:	80 e0       	ldi	r24, 0x00	; 0
 59e:	0e 94 59 01 	call	0x2b2	; 0x2b2 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
 5a2:	f0 92 27 01 	sts	0x0127, r15	; 0x800127 <p_My_Node_ID+0x1>
 5a6:	e0 92 26 01 	sts	0x0126, r14	; 0x800126 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
 5aa:	10 93 25 01 	sts	0x0125, r17	; 0x800125 <p_My_Command_Data+0x1>
 5ae:	00 93 24 01 	sts	0x0124, r16	; 0x800124 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
 5b2:	d0 93 23 01 	sts	0x0123, r29	; 0x800123 <p_My_Status_Data+0x1>
 5b6:	c0 93 22 01 	sts	0x0122, r28	; 0x800122 <p_My_Status_Data>
}
 5ba:	df 91       	pop	r29
 5bc:	cf 91       	pop	r28
 5be:	1f 91       	pop	r17
 5c0:	0f 91       	pop	r16
 5c2:	ff 90       	pop	r15
 5c4:	ef 90       	pop	r14
 5c6:	08 95       	ret

000005c8 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 5c8:	40 e0       	ldi	r20, 0x00	; 0
 5ca:	68 2f       	mov	r22, r24
 5cc:	80 e0       	ldi	r24, 0x00	; 0
 5ce:	0e 94 83 01 	call	0x306	; 0x306 <lin_tx_header>
 5d2:	08 95       	ret

000005d4 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 5d4:	1f 92       	push	r1
 5d6:	0f 92       	push	r0
 5d8:	0f b6       	in	r0, 0x3f	; 63
 5da:	0f 92       	push	r0
 5dc:	11 24       	eor	r1, r1
 5de:	2f 93       	push	r18
 5e0:	3f 93       	push	r19
 5e2:	4f 93       	push	r20
 5e4:	5f 93       	push	r21
 5e6:	6f 93       	push	r22
 5e8:	7f 93       	push	r23
 5ea:	8f 93       	push	r24
 5ec:	9f 93       	push	r25
 5ee:	af 93       	push	r26
 5f0:	bf 93       	push	r27
 5f2:	ef 93       	push	r30
 5f4:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
 5f6:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 5fa:	8f 70       	andi	r24, 0x0F	; 15
 5fc:	82 30       	cpi	r24, 0x02	; 2
 5fe:	09 f4       	brne	.+2      	; 0x602 <__vector_12+0x2e>
 600:	68 c0       	rjmp	.+208    	; 0x6d2 <__vector_12+0xfe>
 602:	84 30       	cpi	r24, 0x04	; 4
 604:	21 f0       	breq	.+8      	; 0x60e <__vector_12+0x3a>
 606:	81 30       	cpi	r24, 0x01	; 1
 608:	09 f0       	breq	.+2      	; 0x60c <__vector_12+0x38>
 60a:	66 c0       	rjmp	.+204    	; 0x6d8 <__vector_12+0x104>
 60c:	37 c0       	rjmp	.+110    	; 0x67c <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
 60e:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 612:	69 2f       	mov	r22, r25
 614:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
 616:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <p_My_Node_ID>
 61a:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <p_My_Node_ID+0x1>
 61e:	80 81       	ld	r24, Z
 620:	68 13       	cpse	r22, r24
 622:	05 c0       	rjmp	.+10     	; 0x62e <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 624:	62 e0       	ldi	r22, 0x02	; 2
 626:	80 e0       	ldi	r24, 0x00	; 0
 628:	0e 94 b9 01 	call	0x372	; 0x372 <lin_rx_response>
 62c:	23 c0       	rjmp	.+70     	; 0x674 <__vector_12+0xa0>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 62e:	28 2f       	mov	r18, r24
 630:	21 60       	ori	r18, 0x01	; 1
 632:	62 13       	cpse	r22, r18
 634:	09 c0       	rjmp	.+18     	; 0x648 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 636:	60 91 22 01 	lds	r22, 0x0122	; 0x800122 <p_My_Status_Data>
 63a:	70 91 23 01 	lds	r23, 0x0123	; 0x800123 <p_My_Status_Data+0x1>
 63e:	42 e0       	ldi	r20, 0x02	; 2
 640:	80 e0       	ldi	r24, 0x00	; 0
 642:	0e 94 d6 01 	call	0x3ac	; 0x3ac <lin_tx_response>
 646:	16 c0       	rjmp	.+44     	; 0x674 <__vector_12+0xa0>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
 648:	81 11       	cpse	r24, r1
 64a:	14 c0       	rjmp	.+40     	; 0x674 <__vector_12+0xa0>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
 64c:	90 fd       	sbrc	r25, 0
 64e:	0e c0       	rjmp	.+28     	; 0x66c <__vector_12+0x98>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 650:	70 e0       	ldi	r23, 0x00	; 0
 652:	62 50       	subi	r22, 0x02	; 2
 654:	71 09       	sbc	r23, r1
 656:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <p_My_Command_Data>
 65a:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <p_My_Command_Data+0x1>
 65e:	68 0f       	add	r22, r24
 660:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 662:	42 e0       	ldi	r20, 0x02	; 2
 664:	80 e0       	ldi	r24, 0x00	; 0
 666:	0e 94 d6 01 	call	0x3ac	; 0x3ac <lin_tx_response>
 66a:	04 c0       	rjmp	.+8      	; 0x674 <__vector_12+0xa0>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 66c:	62 e0       	ldi	r22, 0x02	; 2
 66e:	80 e0       	ldi	r24, 0x00	; 0
 670:	0e 94 b9 01 	call	0x372	; 0x372 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
 674:	84 e0       	ldi	r24, 0x04	; 4
 676:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 67a:	2e c0       	rjmp	.+92     	; 0x6d8 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
 67c:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <p_My_Node_ID>
 680:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <p_My_Node_ID+0x1>
 684:	80 81       	ld	r24, Z
 686:	81 11       	cpse	r24, r1
 688:	14 c0       	rjmp	.+40     	; 0x6b2 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
 68a:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 68e:	8e 73       	andi	r24, 0x3E	; 62
 690:	90 e0       	ldi	r25, 0x00	; 0
 692:	02 97       	sbiw	r24, 0x02	; 2
 694:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <p_My_Status_Data>
 698:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <p_My_Status_Data+0x1>
 69c:	82 0f       	add	r24, r18
 69e:	93 1f       	adc	r25, r19
 6a0:	0e 94 07 02 	call	0x40e	; 0x40e <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
 6a4:	60 e1       	ldi	r22, 0x10	; 16
 6a6:	70 e0       	ldi	r23, 0x00	; 0
 6a8:	80 e0       	ldi	r24, 0x00	; 0
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <Post_Event>
 6b0:	0c c0       	rjmp	.+24     	; 0x6ca <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
 6b2:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <p_My_Command_Data>
 6b6:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <p_My_Command_Data+0x1>
 6ba:	0e 94 07 02 	call	0x40e	; 0x40e <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
 6be:	62 e0       	ldi	r22, 0x02	; 2
 6c0:	70 e0       	ldi	r23, 0x00	; 0
 6c2:	80 e0       	ldi	r24, 0x00	; 0
 6c4:	90 e0       	ldi	r25, 0x00	; 0
 6c6:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
 6ca:	81 e0       	ldi	r24, 0x01	; 1
 6cc:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 6d0:	03 c0       	rjmp	.+6      	; 0x6d8 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
 6d2:	82 e0       	ldi	r24, 0x02	; 2
 6d4:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
 6d8:	ff 91       	pop	r31
 6da:	ef 91       	pop	r30
 6dc:	bf 91       	pop	r27
 6de:	af 91       	pop	r26
 6e0:	9f 91       	pop	r25
 6e2:	8f 91       	pop	r24
 6e4:	7f 91       	pop	r23
 6e6:	6f 91       	pop	r22
 6e8:	5f 91       	pop	r21
 6ea:	4f 91       	pop	r20
 6ec:	3f 91       	pop	r19
 6ee:	2f 91       	pop	r18
 6f0:	0f 90       	pop	r0
 6f2:	0f be       	out	0x3f, r0	; 63
 6f4:	0f 90       	pop	r0
 6f6:	1f 90       	pop	r1
 6f8:	18 95       	reti

000006fa <__vector_13>:

ISR(LIN_ERR_vect)
{
 6fa:	1f 92       	push	r1
 6fc:	0f 92       	push	r0
 6fe:	0f b6       	in	r0, 0x3f	; 63
 700:	0f 92       	push	r0
 702:	11 24       	eor	r1, r1
 704:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
 706:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
 70a:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <My_LIN_Error_Count>
 70e:	8f 5f       	subi	r24, 0xFF	; 255
 710:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
 714:	88 e0       	ldi	r24, 0x08	; 8
 716:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 71a:	8f 91       	pop	r24
 71c:	0f 90       	pop	r0
 71e:	0f be       	out	0x3f, r0	; 63
 720:	0f 90       	pop	r0
 722:	1f 90       	pop	r1
 724:	18 95       	reti

00000726 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 726:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 728:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
 72a:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
 72e:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 732:	84 e2       	ldi	r24, 0x24	; 36
 734:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 738:	84 b1       	in	r24, 0x04	; 4
 73a:	88 61       	ori	r24, 0x18	; 24
 73c:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
 73e:	87 e8       	ldi	r24, 0x87	; 135
 740:	93 e1       	ldi	r25, 0x13	; 19
 742:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 746:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
 74a:	8f ef       	ldi	r24, 0xFF	; 255
 74c:	9f ef       	ldi	r25, 0xFF	; 255
 74e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 752:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
 756:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 75a:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 75e:	82 ef       	ldi	r24, 0xF2	; 242
 760:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
 764:	e1 e8       	ldi	r30, 0x81	; 129
 766:	f0 e0       	ldi	r31, 0x00	; 0
 768:	88 e1       	ldi	r24, 0x18	; 24
 76a:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
 76c:	80 81       	ld	r24, Z
 76e:	82 60       	ori	r24, 0x02	; 2
 770:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 772:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 774:	08 95       	ret

00000776 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
 776:	88 23       	and	r24, r24
 778:	19 f0       	breq	.+6      	; 0x780 <Set_PWM_Duty_Cycle+0xa>
 77a:	81 30       	cpi	r24, 0x01	; 1
 77c:	49 f1       	breq	.+82     	; 0x7d0 <Set_PWM_Duty_Cycle+0x5a>
 77e:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
 780:	64 36       	cpi	r22, 0x64	; 100
 782:	e0 f4       	brcc	.+56     	; 0x7bc <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
 784:	8f ef       	ldi	r24, 0xFF	; 255
 786:	86 0f       	add	r24, r22
 788:	83 36       	cpi	r24, 0x63	; 99
 78a:	d8 f4       	brcc	.+54     	; 0x7c2 <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 78c:	70 e0       	ldi	r23, 0x00	; 0
 78e:	cb 01       	movw	r24, r22
 790:	88 0f       	add	r24, r24
 792:	99 1f       	adc	r25, r25
 794:	88 0f       	add	r24, r24
 796:	99 1f       	adc	r25, r25
 798:	68 0f       	add	r22, r24
 79a:	79 1f       	adc	r23, r25
 79c:	cb 01       	movw	r24, r22
 79e:	88 0f       	add	r24, r24
 7a0:	99 1f       	adc	r25, r25
 7a2:	88 0f       	add	r24, r24
 7a4:	99 1f       	adc	r25, r25
 7a6:	68 0f       	add	r22, r24
 7a8:	79 1f       	adc	r23, r25
 7aa:	66 0f       	add	r22, r22
 7ac:	77 1f       	adc	r23, r23
 7ae:	88 27       	eor	r24, r24
 7b0:	99 27       	eor	r25, r25
 7b2:	86 1b       	sub	r24, r22
 7b4:	97 0b       	sbc	r25, r23
 7b6:	88 57       	subi	r24, 0x78	; 120
 7b8:	9c 4e       	sbci	r25, 0xEC	; 236
 7ba:	05 c0       	rjmp	.+10     	; 0x7c6 <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
 7bc:	80 e0       	ldi	r24, 0x00	; 0
 7be:	90 e0       	ldi	r25, 0x00	; 0
 7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
 7c2:	8f ef       	ldi	r24, 0xFF	; 255
 7c4:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
 7c6:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 7ca:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
 7ce:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
 7d0:	64 36       	cpi	r22, 0x64	; 100
 7d2:	e0 f4       	brcc	.+56     	; 0x80c <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
 7d4:	8f ef       	ldi	r24, 0xFF	; 255
 7d6:	86 0f       	add	r24, r22
 7d8:	83 36       	cpi	r24, 0x63	; 99
 7da:	d8 f4       	brcc	.+54     	; 0x812 <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 7dc:	70 e0       	ldi	r23, 0x00	; 0
 7de:	cb 01       	movw	r24, r22
 7e0:	88 0f       	add	r24, r24
 7e2:	99 1f       	adc	r25, r25
 7e4:	88 0f       	add	r24, r24
 7e6:	99 1f       	adc	r25, r25
 7e8:	68 0f       	add	r22, r24
 7ea:	79 1f       	adc	r23, r25
 7ec:	cb 01       	movw	r24, r22
 7ee:	88 0f       	add	r24, r24
 7f0:	99 1f       	adc	r25, r25
 7f2:	88 0f       	add	r24, r24
 7f4:	99 1f       	adc	r25, r25
 7f6:	68 0f       	add	r22, r24
 7f8:	79 1f       	adc	r23, r25
 7fa:	66 0f       	add	r22, r22
 7fc:	77 1f       	adc	r23, r23
 7fe:	88 27       	eor	r24, r24
 800:	99 27       	eor	r25, r25
 802:	86 1b       	sub	r24, r22
 804:	97 0b       	sbc	r25, r23
 806:	88 57       	subi	r24, 0x78	; 120
 808:	9c 4e       	sbci	r25, 0xEC	; 236
 80a:	05 c0       	rjmp	.+10     	; 0x816 <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
 80c:	80 e0       	ldi	r24, 0x00	; 0
 80e:	90 e0       	ldi	r25, 0x00	; 0
 810:	02 c0       	rjmp	.+4      	; 0x816 <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
 812:	8f ef       	ldi	r24, 0xFF	; 255
 814:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
 816:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 81a:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 81e:	08 95       	ret

00000820 <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 820:	e8 e2       	ldi	r30, 0x28	; 40
 822:	f1 e0       	ldi	r31, 0x01	; 1
 824:	ac e2       	ldi	r26, 0x2C	; 44
 826:	b1 e0       	ldi	r27, 0x01	; 1
 828:	80 e9       	ldi	r24, 0x90	; 144
 82a:	91 e0       	ldi	r25, 0x01	; 1
 82c:	11 82       	std	Z+1, r1	; 0x01
 82e:	10 82       	st	Z, r1
 830:	13 82       	std	Z+3, r1	; 0x03
 832:	12 82       	std	Z+2, r1	; 0x02
 834:	1c 92       	st	X, r1
 836:	15 82       	std	Z+5, r1	; 0x05
 838:	16 82       	std	Z+6, r1	; 0x06
 83a:	17 82       	std	Z+7, r1	; 0x07
 83c:	10 86       	std	Z+8, r1	; 0x08
 83e:	11 86       	std	Z+9, r1	; 0x09
 840:	12 86       	std	Z+10, r1	; 0x0a
 842:	13 86       	std	Z+11, r1	; 0x0b
 844:	14 86       	std	Z+12, r1	; 0x0c
 846:	3d 96       	adiw	r30, 0x0d	; 13
 848:	1d 96       	adiw	r26, 0x0d	; 13
 84a:	e8 17       	cp	r30, r24
 84c:	f9 07       	cpc	r31, r25
 84e:	71 f7       	brne	.-36     	; 0x82c <Init_Timer_Module+0xc>
 850:	15 bc       	out	0x25, r1	; 37
 852:	16 bc       	out	0x26, r1	; 38
 854:	18 bc       	out	0x28, r1	; 40
 856:	88 b5       	in	r24, 0x28	; 40
 858:	83 58       	subi	r24, 0x83	; 131
 85a:	88 bd       	out	0x28, r24	; 40
 85c:	82 e0       	ldi	r24, 0x02	; 2
 85e:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 862:	16 bc       	out	0x26, r1	; 38
 864:	86 b5       	in	r24, 0x26	; 38
 866:	83 60       	ori	r24, 0x03	; 3
 868:	86 bd       	out	0x26, r24	; 38
 86a:	08 95       	ret

0000086c <Register_Timer>:
 86c:	cf 93       	push	r28
 86e:	df 93       	push	r29
 870:	c0 91 28 01 	lds	r28, 0x0128	; 0x800128 <Timers>
 874:	d0 91 29 01 	lds	r29, 0x0129	; 0x800129 <Timers+0x1>
 878:	c8 17       	cp	r28, r24
 87a:	d9 07       	cpc	r29, r25
 87c:	09 f4       	brne	.+2      	; 0x880 <Register_Timer+0x14>
 87e:	40 c0       	rjmp	.+128    	; 0x900 <Register_Timer+0x94>
 880:	a8 e2       	ldi	r26, 0x28	; 40
 882:	b1 e0       	ldi	r27, 0x01	; 1
 884:	43 e8       	ldi	r20, 0x83	; 131
 886:	51 e0       	ldi	r21, 0x01	; 1
 888:	fd 01       	movw	r30, r26
 88a:	25 85       	ldd	r18, Z+13	; 0x0d
 88c:	36 85       	ldd	r19, Z+14	; 0x0e
 88e:	28 17       	cp	r18, r24
 890:	39 07       	cpc	r19, r25
 892:	b1 f1       	breq	.+108    	; 0x900 <Register_Timer+0x94>
 894:	3d 96       	adiw	r30, 0x0d	; 13
 896:	e4 17       	cp	r30, r20
 898:	f5 07       	cpc	r31, r21
 89a:	b9 f7       	brne	.-18     	; 0x88a <Register_Timer+0x1e>
 89c:	2c c0       	rjmp	.+88     	; 0x8f6 <Register_Timer+0x8a>
 89e:	1d 96       	adiw	r26, 0x0d	; 13
 8a0:	4d 91       	ld	r20, X+
 8a2:	5c 91       	ld	r21, X
 8a4:	1e 97       	sbiw	r26, 0x0e	; 14
 8a6:	45 2b       	or	r20, r21
 8a8:	f9 f4       	brne	.+62     	; 0x8e8 <Register_Timer+0x7c>
 8aa:	02 c0       	rjmp	.+4      	; 0x8b0 <Register_Timer+0x44>
 8ac:	20 e0       	ldi	r18, 0x00	; 0
 8ae:	30 e0       	ldi	r19, 0x00	; 0
 8b0:	f9 01       	movw	r30, r18
 8b2:	ee 0f       	add	r30, r30
 8b4:	ff 1f       	adc	r31, r31
 8b6:	e2 0f       	add	r30, r18
 8b8:	f3 1f       	adc	r31, r19
 8ba:	ee 0f       	add	r30, r30
 8bc:	ff 1f       	adc	r31, r31
 8be:	ee 0f       	add	r30, r30
 8c0:	ff 1f       	adc	r31, r31
 8c2:	2e 0f       	add	r18, r30
 8c4:	3f 1f       	adc	r19, r31
 8c6:	f9 01       	movw	r30, r18
 8c8:	e8 5d       	subi	r30, 0xD8	; 216
 8ca:	fe 4f       	sbci	r31, 0xFE	; 254
 8cc:	91 83       	std	Z+1, r25	; 0x01
 8ce:	80 83       	st	Z, r24
 8d0:	73 83       	std	Z+3, r23	; 0x03
 8d2:	62 83       	std	Z+2, r22	; 0x02
 8d4:	14 82       	std	Z+4, r1	; 0x04
 8d6:	15 82       	std	Z+5, r1	; 0x05
 8d8:	16 82       	std	Z+6, r1	; 0x06
 8da:	17 82       	std	Z+7, r1	; 0x07
 8dc:	10 86       	std	Z+8, r1	; 0x08
 8de:	11 86       	std	Z+9, r1	; 0x09
 8e0:	12 86       	std	Z+10, r1	; 0x0a
 8e2:	13 86       	std	Z+11, r1	; 0x0b
 8e4:	14 86       	std	Z+12, r1	; 0x0c
 8e6:	0c c0       	rjmp	.+24     	; 0x900 <Register_Timer+0x94>
 8e8:	2f 5f       	subi	r18, 0xFF	; 255
 8ea:	3f 4f       	sbci	r19, 0xFF	; 255
 8ec:	1d 96       	adiw	r26, 0x0d	; 13
 8ee:	28 30       	cpi	r18, 0x08	; 8
 8f0:	31 05       	cpc	r19, r1
 8f2:	a9 f6       	brne	.-86     	; 0x89e <Register_Timer+0x32>
 8f4:	05 c0       	rjmp	.+10     	; 0x900 <Register_Timer+0x94>
 8f6:	cd 2b       	or	r28, r29
 8f8:	c9 f2       	breq	.-78     	; 0x8ac <Register_Timer+0x40>
 8fa:	21 e0       	ldi	r18, 0x01	; 1
 8fc:	30 e0       	ldi	r19, 0x00	; 0
 8fe:	cf cf       	rjmp	.-98     	; 0x89e <Register_Timer+0x32>
 900:	df 91       	pop	r29
 902:	cf 91       	pop	r28
 904:	08 95       	ret

00000906 <Start_Timer>:
 906:	cf 92       	push	r12
 908:	df 92       	push	r13
 90a:	ef 92       	push	r14
 90c:	ff 92       	push	r15
 90e:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <Timers>
 912:	30 91 29 01 	lds	r19, 0x0129	; 0x800129 <Timers+0x1>
 916:	28 17       	cp	r18, r24
 918:	39 07       	cpc	r19, r25
 91a:	51 f0       	breq	.+20     	; 0x930 <Start_Timer+0x2a>
 91c:	e8 e2       	ldi	r30, 0x28	; 40
 91e:	f1 e0       	ldi	r31, 0x01	; 1
 920:	21 e0       	ldi	r18, 0x01	; 1
 922:	30 e0       	ldi	r19, 0x00	; 0
 924:	a5 85       	ldd	r26, Z+13	; 0x0d
 926:	b6 85       	ldd	r27, Z+14	; 0x0e
 928:	a8 17       	cp	r26, r24
 92a:	b9 07       	cpc	r27, r25
 92c:	11 f5       	brne	.+68     	; 0x972 <Start_Timer+0x6c>
 92e:	02 c0       	rjmp	.+4      	; 0x934 <Start_Timer+0x2e>
 930:	20 e0       	ldi	r18, 0x00	; 0
 932:	30 e0       	ldi	r19, 0x00	; 0
 934:	f9 01       	movw	r30, r18
 936:	ee 0f       	add	r30, r30
 938:	ff 1f       	adc	r31, r31
 93a:	e2 0f       	add	r30, r18
 93c:	f3 1f       	adc	r31, r19
 93e:	ee 0f       	add	r30, r30
 940:	ff 1f       	adc	r31, r31
 942:	ee 0f       	add	r30, r30
 944:	ff 1f       	adc	r31, r31
 946:	2e 0f       	add	r18, r30
 948:	3f 1f       	adc	r19, r31
 94a:	f9 01       	movw	r30, r18
 94c:	e8 5d       	subi	r30, 0xD8	; 216
 94e:	fe 4f       	sbci	r31, 0xFE	; 254
 950:	81 e0       	ldi	r24, 0x01	; 1
 952:	84 83       	std	Z+4, r24	; 0x04
 954:	15 82       	std	Z+5, r1	; 0x05
 956:	16 82       	std	Z+6, r1	; 0x06
 958:	17 82       	std	Z+7, r1	; 0x07
 95a:	10 86       	std	Z+8, r1	; 0x08
 95c:	6a 01       	movw	r12, r20
 95e:	7b 01       	movw	r14, r22
 960:	cc 0c       	add	r12, r12
 962:	dd 1c       	adc	r13, r13
 964:	ee 1c       	adc	r14, r14
 966:	ff 1c       	adc	r15, r15
 968:	c1 86       	std	Z+9, r12	; 0x09
 96a:	d2 86       	std	Z+10, r13	; 0x0a
 96c:	e3 86       	std	Z+11, r14	; 0x0b
 96e:	f4 86       	std	Z+12, r15	; 0x0c
 970:	06 c0       	rjmp	.+12     	; 0x97e <Start_Timer+0x78>
 972:	2f 5f       	subi	r18, 0xFF	; 255
 974:	3f 4f       	sbci	r19, 0xFF	; 255
 976:	3d 96       	adiw	r30, 0x0d	; 13
 978:	28 30       	cpi	r18, 0x08	; 8
 97a:	31 05       	cpc	r19, r1
 97c:	99 f6       	brne	.-90     	; 0x924 <Start_Timer+0x1e>
 97e:	ff 90       	pop	r15
 980:	ef 90       	pop	r14
 982:	df 90       	pop	r13
 984:	cf 90       	pop	r12
 986:	08 95       	ret

00000988 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 988:	1f 92       	push	r1
 98a:	0f 92       	push	r0
 98c:	0f b6       	in	r0, 0x3f	; 63
 98e:	0f 92       	push	r0
 990:	11 24       	eor	r1, r1
 992:	ef 92       	push	r14
 994:	ff 92       	push	r15
 996:	0f 93       	push	r16
 998:	1f 93       	push	r17
 99a:	2f 93       	push	r18
 99c:	3f 93       	push	r19
 99e:	4f 93       	push	r20
 9a0:	5f 93       	push	r21
 9a2:	6f 93       	push	r22
 9a4:	7f 93       	push	r23
 9a6:	8f 93       	push	r24
 9a8:	9f 93       	push	r25
 9aa:	af 93       	push	r26
 9ac:	bf 93       	push	r27
 9ae:	cf 93       	push	r28
 9b0:	df 93       	push	r29
 9b2:	ef 93       	push	r30
 9b4:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
 9b6:	88 b5       	in	r24, 0x28	; 40
 9b8:	83 58       	subi	r24, 0x83	; 131
 9ba:	88 bd       	out	0x28, r24	; 40
 9bc:	0c e2       	ldi	r16, 0x2C	; 44
 9be:	11 e0       	ldi	r17, 0x01	; 1
 9c0:	c8 e2       	ldi	r28, 0x28	; 40
 9c2:	d1 e0       	ldi	r29, 0x01	; 1
 9c4:	0f 2e       	mov	r0, r31
 9c6:	f0 e9       	ldi	r31, 0x90	; 144
 9c8:	ef 2e       	mov	r14, r31
 9ca:	f1 e0       	ldi	r31, 0x01	; 1
 9cc:	ff 2e       	mov	r15, r31
 9ce:	f0 2d       	mov	r31, r0
 9d0:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
 9d2:	80 81       	ld	r24, Z
 9d4:	88 23       	and	r24, r24
 9d6:	81 f1       	breq	.+96     	; 0xa38 <__vector_10+0xb0>
 9d8:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
 9da:	89 85       	ldd	r24, Y+9	; 0x09
 9dc:	9a 85       	ldd	r25, Y+10	; 0x0a
 9de:	ab 85       	ldd	r26, Y+11	; 0x0b
 9e0:	bc 85       	ldd	r27, Y+12	; 0x0c
 9e2:	00 97       	sbiw	r24, 0x00	; 0
 9e4:	a1 05       	cpc	r26, r1
 9e6:	b1 05       	cpc	r27, r1
 9e8:	b9 f0       	breq	.+46     	; 0xa18 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
 9ea:	4d 81       	ldd	r20, Y+5	; 0x05
 9ec:	5e 81       	ldd	r21, Y+6	; 0x06
 9ee:	6f 81       	ldd	r22, Y+7	; 0x07
 9f0:	78 85       	ldd	r23, Y+8	; 0x08
 9f2:	4f 5f       	subi	r20, 0xFF	; 255
 9f4:	5f 4f       	sbci	r21, 0xFF	; 255
 9f6:	6f 4f       	sbci	r22, 0xFF	; 255
 9f8:	7f 4f       	sbci	r23, 0xFF	; 255
 9fa:	4d 83       	std	Y+5, r20	; 0x05
 9fc:	5e 83       	std	Y+6, r21	; 0x06
 9fe:	6f 83       	std	Y+7, r22	; 0x07
 a00:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
 a02:	01 97       	sbiw	r24, 0x01	; 1
 a04:	a1 09       	sbc	r26, r1
 a06:	b1 09       	sbc	r27, r1
 a08:	89 87       	std	Y+9, r24	; 0x09
 a0a:	9a 87       	std	Y+10, r25	; 0x0a
 a0c:	ab 87       	std	Y+11, r26	; 0x0b
 a0e:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
 a10:	89 2b       	or	r24, r25
 a12:	8a 2b       	or	r24, r26
 a14:	8b 2b       	or	r24, r27
 a16:	81 f4       	brne	.+32     	; 0xa38 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
 a18:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
 a1a:	d9 01       	movw	r26, r18
 a1c:	12 96       	adiw	r26, 0x02	; 2
 a1e:	ed 91       	ld	r30, X+
 a20:	fc 91       	ld	r31, X
 a22:	13 97       	sbiw	r26, 0x03	; 3
 a24:	30 97       	sbiw	r30, 0x00	; 0
 a26:	41 f0       	breq	.+16     	; 0xa38 <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 a28:	8d 91       	ld	r24, X+
 a2a:	9c 91       	ld	r25, X
 a2c:	dc 01       	movw	r26, r24
 a2e:	6d 91       	ld	r22, X+
 a30:	7d 91       	ld	r23, X+
 a32:	8d 91       	ld	r24, X+
 a34:	9c 91       	ld	r25, X
 a36:	09 95       	icall
 a38:	03 5f       	subi	r16, 0xF3	; 243
 a3a:	1f 4f       	sbci	r17, 0xFF	; 255
 a3c:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
 a3e:	ce 15       	cp	r28, r14
 a40:	df 05       	cpc	r29, r15
 a42:	31 f6       	brne	.-116    	; 0x9d0 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
 a44:	ff 91       	pop	r31
 a46:	ef 91       	pop	r30
 a48:	df 91       	pop	r29
 a4a:	cf 91       	pop	r28
 a4c:	bf 91       	pop	r27
 a4e:	af 91       	pop	r26
 a50:	9f 91       	pop	r25
 a52:	8f 91       	pop	r24
 a54:	7f 91       	pop	r23
 a56:	6f 91       	pop	r22
 a58:	5f 91       	pop	r21
 a5a:	4f 91       	pop	r20
 a5c:	3f 91       	pop	r19
 a5e:	2f 91       	pop	r18
 a60:	1f 91       	pop	r17
 a62:	0f 91       	pop	r16
 a64:	ff 90       	pop	r15
 a66:	ef 90       	pop	r14
 a68:	0f 90       	pop	r0
 a6a:	0f be       	out	0x3f, r0	; 63
 a6c:	0f 90       	pop	r0
 a6e:	1f 90       	pop	r1
 a70:	18 95       	reti

00000a72 <_exit>:
 a72:	f8 94       	cli

00000a74 <__stop_program>:
 a74:	ff cf       	rjmp	.-2      	; 0xa74 <__stop_program>
