$date
	Wed Oct 30 15:29:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IG_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 25 " Imm [24:0] $end
$var reg 3 # ImmSrc [2:0] $end
$scope module ig $end
$var wire 25 $ Imm [24:0] $end
$var wire 3 % ImmSrc [2:0] $end
$var reg 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 &
b0 %
b1111111111111111111111111 $
b0 #
b1111111111111111111111111 "
b11111111111111111111111111111111 !
$end
#10
b11111111111111111111111111100000 !
b11111111111111111111111111100000 &
b1 #
b1 %
b1111111111111111000000000 "
b1111111111111111000000000 $
#20
b11111111111111111111011111100000 !
b11111111111111111111011111100000 &
b101 #
b101 %
b1111111111110000000000000 "
b1111111111110000000000000 $
#30
b11111000 !
b11111000 &
b10 #
b10 %
b1111100000000 "
b1111100000000 $
#40
b11111000000000000000 !
b11111000000000000000 &
b110 #
b110 %
#50
b0 !
b0 &
b111 #
b111 %
b1010101010101010101010101 "
b1010101010101010101010101 $
#60
