//
// Verilog Module signed_sequential_multiplier_lib.mulr_reg
//
// Created:
//          by - ahmed.UNKNOWN (WES-HPOMEN)
//          at - 18:11:20 04/30/2023
//
// using Mentor Graphics HDL Designer(TM) 2023.1 Built on 19 Jan 2023 at 15:19:29
//

`resetall
`timescale 1ns/10ps
module mulr_reg( 
   input   wire           clk, 
   input   wire           multiplier_load, 
   input   wire    [7:0]  selected_load, 
   input   wire           shift_left_mcand, 
   input   wire           shift_right_mcand, 
   output  wire    [7:0]  shifted_multiplicand
);


// Internal Declarations
endmodule
