{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/twosComplementOverflowFlag"},"abstract":[{"text":"Two’s Complement Overflow Flag","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"text":"V is bit 3 on SREG.","type":"text"}],"variants":[{"paths":["\/documentation\/coreavr\/avrcpucore\/twoscomplementoverflowflag"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"roleHeading":"Type Property","extendedModule":"CoreAVR","symbolKind":"property","modules":[{"name":"CoreAVR"}],"title":"twosComplementOverflowFlag","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"twosComplementOverflowFlag"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"externalID":"s:7CoreAVR10AVRCPUCorePAAE26twosComplementOverflowFlagSbvpZ","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore"]]},"kind":"symbol","sections":[],"schemaVersion":{"major":0,"minor":3,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"twosComplementOverflowFlag","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}],"platforms":["macOS"],"languages":["swift"]}]},{"kind":"content","content":[{"anchor":"discussion","level":2,"text":"Discussion","type":"heading"},{"type":"paragraph","inlineContent":[{"text":"The Two’s Complement Overflow Flag V supports two’s complement arithmetic. See the “Instruction Set Description” for detailed information.","type":"text"}]}]}],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/twosComplementOverflowFlag":{"role":"symbol","abstract":[{"type":"text","text":"Two’s Complement Overflow Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"type":"text","text":"V is bit 3 on SREG."}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"twosComplementOverflowFlag"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"twosComplementOverflowFlag","type":"topic","url":"\/documentation\/coreavr\/avrcpucore\/twoscomplementoverflowflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/twosComplementOverflowFlag"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore":{"url":"\/documentation\/coreavr\/avrcpucore","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}],"type":"topic","role":"symbol","title":"AVRCPUCore","kind":"symbol","abstract":[],"navigatorTitle":[{"text":"AVRCPUCore","kind":"identifier"}]}}}