<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="pll_synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/pll_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mig_7series_0_synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/mig_7series_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rd_ddr3_fifo_synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/rd_ddr3_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="wr_ddr3_fifo_synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/wr_ddr3_fifo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="image_buffer_synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/image_buffer_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/Xilink_FPGA/Project/ov5640x2_ddr3_tft/ov5640x2_ddr3_tft.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="pll_synth_1"/>
		<Parent Id="mig_7series_0_synth_1"/>
		<Parent Id="rd_ddr3_fifo_synth_1"/>
		<Parent Id="wr_ddr3_fifo_synth_1"/>
		<Parent Id="image_buffer_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

