_057_ 2 AND2X1:_172_ twfeed1 436 48 2 -1 1
_057_ 1 AND2X1:_172_ twfeed1 436 -199 1 1 1
_057_ 2 NOR2X1:_177_ A 486 47 2 1 1
_057_ 1 AND2X1:_172_ A 443 -199 1 1 1
_057_ 2 INVX1:_161_ A 443 47 2 1 1
_040_ 5 INVX1:_161_ twfeed1 434 294 3 -1 1
_040_ 3 INVX1:_161_ twfeed1 434 47 2 1 1
_040_ 5 AND2X1:_192_ twfeed1 568 294 3 -1 1
_040_ 4 AND2X1:_192_ twfeed1 568 47 2 1 1
_040_ 5 AND2X1:_192_ A 561 294 3 -1 1
_040_ 4 OR2X1:_178_ A 578 48 2 -1 1
_040_ 4 NAND2X1:_167_ A 668 48 2 -1 1
_040_ 5 AND2X1:_166_ A 386 294 3 -1 1
_040_ 3 INVX1:_161_ Y 426 47 2 1 1
_054_ 0 INVX1:_162_ A -104 -199 1 0 1
_041_ 7 INVX1:_162_ twfeed2 -78 48 2 -1 1
_041_ 6 INVX1:_162_ twfeed2 -78 -199 1 1 1
_041_ 6 AND2X1:_175_ A 67 -199 1 1 1
_041_ 6 AND2X1:_174_ A -146 -199 1 1 1
_041_ 6 AND2X1:_173_ B -27 -199 1 1 1
_041_ 7 INVX1:_162_ Y -87 48 2 -1 1
_026_ 8 NAND3X1:_181_ B 996 47 2 1 1
_026_ 8 XOR2X1:_180_ B 744 47 2 1 1
_026_ 8 NAND2X1:_179_ B 907 47 2 1 1
_026_ 8 INVX1:_163_ A 690 47 2 1 1
_007_ 0 INVX1:_163_ Y 673 47 2 0 1
_029_ 9 XNOR2X1:_184_ A 1160 47 2 1 1
_029_ 9 INVX1:_164_ A 1146 48 2 -1 1
_042_ 10 NOR3X1:_185_ A 1238 47 2 1 1
_042_ 10 NOR2X1:_183_ A 1056 48 2 -1 1
_042_ 10 INVX1:_164_ Y 1129 48 2 -1 1
_030_ 0 INVX1:_165_ A 1355 47 2 0 1
_043_ 11 XNOR2X1:_186_ A 1274 48 2 -1 1
_043_ 11 NOR3X1:_185_ B 1265 47 2 1 1
_043_ 11 INVX1:_165_ Y 1338 47 2 1 1
_056_ 14 NOR2X1:_177_ twfeed1 492 294 3 -1 1
_056_ 12 NOR2X1:_177_ twfeed1 492 47 2 1 1
_056_ 15 AND2X1:_192_ twfeed2 587 294 3 -1 1
_056_ 12 AND2X1:_192_ twfeed2 587 47 2 1 1
_056_ 15 XOR2X1:_180_ twfeed2 758 294 3 -1 1
_056_ 13 XOR2X1:_180_ twfeed2 758 47 2 1 1
_056_ 15 AND2X1:_192_ B 581 294 3 -1 1
_056_ 12 NOR2X1:_177_ B 518 47 2 1 1
_056_ 12 NOR2X1:_171_ B 486 48 2 -1 1
_056_ 13 NOR2X1:_169_ A 752 48 2 -1 1
_056_ 14 AND2X1:_166_ B 366 294 3 -1 1
_018_ 18 AND2X1:_166_ twfeed5 303 294 3 -1 1
_018_ 16 AND2X1:_166_ twfeed5 303 47 2 1 1
_018_ 16 NOR2X1:_176_ twfeed1 302 48 2 -1 1
_018_ 17 NOR2X1:_176_ twfeed1 302 -199 1 1 1
_018_ 16 NOR2X1:_176_ A 296 48 2 -1 1
_018_ 17 AND2X1:_168_ B 233 -199 1 1 1
_018_ 18 AND2X1:_166_ Y 312 294 3 -1 1
_055_ 20 AND2X1:_168_ twfeed1 246 48 2 -1 1
_055_ 19 AND2X1:_168_ twfeed1 246 -199 1 1 1
_055_ 20 NOR2X1:_171_ A 518 48 2 -1 1
_055_ 19 AND2X1:_168_ A 253 -199 1 1 1
_055_ 20 NAND2X1:_167_ B 705 48 2 -1 1
_044_ 21 NOR2X1:_169_ B 784 48 2 -1 1
_044_ 21 NAND2X1:_167_ Y 711 48 2 -1 1
_015_ 0 AND2X1:_168_ Y 179 -199 1 0 1
_039_ 22 INVX1:_170_ A 827 48 2 -1 1
_039_ 22 NOR2X1:_169_ Y 787 48 2 -1 1
_019_ 0 INVX1:_170_ Y 844 -199 1 0 1
_034_ 24 NOR2X1:_171_ twfeed3 474 48 2 -1 1
_034_ 23 NOR2X1:_171_ twfeed3 474 -199 1 1 1
_034_ 24 OR2X1:_178_ B 595 48 2 -1 1
_034_ 23 AND2X1:_172_ B 423 -199 1 1 1
_034_ 24 NOR2X1:_171_ Y 483 48 2 -1 1
_035_ 26 AND2X1:_172_ twfeed5 360 48 2 -1 1
_035_ 25 AND2X1:_172_ twfeed5 360 -199 1 1 1
_035_ 26 NOR2X1:_176_ B 328 48 2 -1 1
_035_ 25 AND2X1:_172_ Y 369 -199 1 1 1
_051_ 0 AND2X1:_173_ A -47 -199 1 0 1
_020_ 0 AND2X1:_173_ Y 27 -199 1 0 1
_052_ 0 AND2X1:_174_ B -166 -199 1 0 1
_021_ 0 AND2X1:_174_ Y -220 -199 1 0 1
_053_ 0 AND2X1:_175_ B 87 -199 1 0 1
_022_ 0 AND2X1:_175_ Y 141 -199 1 0 1
_016_ 0 NOR2X1:_176_ Y 331 -199 1 0 1
_036_ 0 NOR2X1:_177_ Y 521 47 2 0 1
_038_ 0 OR2X1:_178_ Y 634 -199 1 0 1
_027_ 28 NAND2X1:_179_ twfeed1 930 294 3 -1 1
_027_ 27 NAND2X1:_179_ twfeed1 930 47 2 1 1
_027_ 27 NAND3X1:_181_ A 970 47 2 1 1
_027_ 28 XOR2X1:_180_ A 846 294 3 -1 1
_027_ 27 NAND2X1:_179_ A 944 47 2 1 1
_045_ 29 XNOR2X1:_182_ B 907 48 2 -1 1
_045_ 29 NAND2X1:_179_ Y 901 47 2 1 1
_008_ 0 XOR2X1:_180_ Y 790 47 2 0 1
_028_ 30 XNOR2X1:_182_ A 970 48 2 -1 1
_028_ 30 NAND3X1:_181_ C 1017 47 2 1 1
_046_ 31 NOR3X1:_185_ C 1284 47 2 1 1
_046_ 31 XNOR2X1:_184_ B 1097 47 2 1 1
_046_ 31 NOR2X1:_183_ B 1088 48 2 -1 1
_046_ 31 NAND3X1:_181_ Y 1034 47 2 1 1
_009_ 0 XNOR2X1:_182_ Y 940 -199 1 0 1
_047_ 32 XNOR2X1:_186_ B 1211 48 2 -1 1
_047_ 32 NOR2X1:_183_ Y 1091 48 2 -1 1
_010_ 0 XNOR2X1:_184_ Y 1130 47 2 0 1
_048_ 34 XOR2X1:_188_ twfeed4 1308 541 4 -1 1
_048_ 33 XOR2X1:_188_ twfeed4 1308 294 3 1 1
_048_ 34 NAND3X1:_189_ C 1089 541 4 -1 1
_048_ 34 XOR2X1:_188_ B 1362 541 4 -1 1
_048_ 34 NAND2X1:_187_ B 1173 541 4 -1 1
_048_ 33 NOR3X1:_185_ Y 1300 294 3 -1 1
_011_ 0 XNOR2X1:_186_ Y 1244 -199 1 0 1
_031_ 36 XOR2X1:_188_ twfeed7 1251 541 4 -1 1
_031_ 35 XOR2X1:_188_ twfeed7 1251 294 3 1 1
_031_ 36 NAND3X1:_189_ A 1136 541 4 -1 1
_031_ 35 XOR2X1:_188_ A 1260 294 3 1 1
_031_ 36 NAND2X1:_187_ A 1210 541 4 -1 1
_049_ 37 XNOR2X1:_190_ B 1009 541 4 -1 1
_049_ 37 NAND2X1:_187_ Y 1167 541 4 -1 1
_012_ 0 XOR2X1:_188_ Y 1316 294 3 0 1
_032_ 38 XNOR2X1:_190_ A 946 541 4 -1 1
_032_ 38 NAND3X1:_189_ B 1110 541 4 -1 1
_050_ 39 XNOR2X1:_191_ B 838 541 4 -1 1
_050_ 39 NAND3X1:_189_ Y 1072 541 4 -1 1
_013_ 0 XNOR2X1:_190_ Y 976 294 3 0 1
_033_ 0 XNOR2X1:_191_ A 775 294 3 0 1
_014_ 0 XNOR2X1:_191_ Y 805 294 3 0 1
_037_ 0 AND2X1:_192_ Y 635 47 2 0 1
clk 41 DFFPOSX1:_195_ twfeed13 17 541 4 -1 1
clk 40 DFFPOSX1:_195_ twfeed13 17 294 3 1 1
clk 41 twpin_clk clk 17 760 -4 1 1
clk 41 PSEUDO_CELL PSEUDO_PIN 17 542 4 1 0
clk 41 PSEUDO_CELL PSEUDO_PIN 17 542 -4 -1 0
clk 40 DFFPOSX1:_195_ CLK -87 294 3 1 1
clk 40 DFFPOSX1:_194_ CLK -87 294 3 -1 1
clk 40 DFFPOSX1:_193_ CLK 141 294 3 -1 1
_004_[0] 0 DFFPOSX1:_193_ D 45 47 2 0 1
state[0] 0 DFFPOSX1:_193_ Q 268 47 2 0 1
_004_[1] 0 DFFPOSX1:_194_ D 9 47 2 0 1
state[1] 0 DFFPOSX1:_194_ Q -214 47 2 0 1
_004_[2] 0 DFFPOSX1:_195_ D 9 294 3 0 1
state[2] 0 DFFPOSX1:_195_ Q -214 294 3 0 1
_068_ 42 LATCH:_198_ CLK 1415 48 2 -1 1
_068_ 42 LATCH:_197_ CLK 1774 48 2 -1 1
_068_ 42 LATCH:_196_ CLK 1603 48 2 -1 1
data[2] 45 LATCH:_211_ twfeed4 1631 294 3 -1 1
data[2] 43 LATCH:_211_ twfeed4 1631 47 2 1 1
data[2] 43 LATCH:_196_ twfeed2 1631 48 2 -1 1
data[2] 44 LATCH:_196_ twfeed2 1631 -199 1 1 1
data[2] 44 twpin_data[2] data[2] 1631 -418 -3 -1 1
data[2] 44 PSEUDO_CELL PSEUDO_PIN 1631 -200 1 -1 0
data[2] 44 PSEUDO_CELL PSEUDO_PIN 1631 -200 -3 1 0
data[2] 45 LATCH:_213_ Q 1729 294 3 -1 1
data[2] 43 LATCH:_196_ D 1625 48 2 -1 1
IR[2] 0 LATCH:_196_ Q 1520 -199 1 0 1
data[1] 47 LATCH:_212_ twfeed8 1859 48 2 -1 1
data[1] 46 LATCH:_212_ twfeed8 1859 -199 1 1 1
data[1] 46 twpin_data[1] data[1] 1862 -418 -3 -1 1
data[1] 46 PSEUDO_CELL PSEUDO_PIN 1859 -200 1 -1 0
data[1] 46 PSEUDO_CELL PSEUDO_PIN 1859 -200 -3 1 0
data[1] 46 PSEUDO_CELL PSEUDO_PIN 1862 -200 1 -1 0
data[1] 46 PSEUDO_CELL PSEUDO_PIN 1862 -200 -3 1 0
data[1] 46 LATCH:_212_ Q 1862 -199 1 1 1
data[1] 47 LATCH:_197_ D 1796 48 2 -1 1
IR[3] 0 LATCH:_197_ Q 1691 -199 1 0 1
data[7] 50 LATCH:_214_ twfeed8 1384 294 3 -1 1
data[7] 48 LATCH:_214_ twfeed8 1384 47 2 1 1
data[7] 48 LATCH:_198_ twfeed2 1385 48 2 -1 1
data[7] 49 LATCH:_198_ twfeed2 1385 -199 1 1 1
data[7] 49 twpin_data[7] data[7] 1385 -418 -3 -1 1
data[7] 49 PSEUDO_CELL PSEUDO_PIN 1385 -200 1 -1 0
data[7] 49 PSEUDO_CELL PSEUDO_PIN 1385 -200 -3 1 0
data[7] 50 LATCH:_214_ Q 1387 294 3 -1 1
data[7] 48 LATCH:_198_ D 1393 48 2 -1 1
IR[7] 0 LATCH:_198_ Q 1498 -199 1 0 1
_059_ 0 LATCH:_199_ CLK 2270 -199 1 0 1
1'h0 51 LATCH:_210_ D 2138 48 2 -1 1
1'h0 51 LATCH:_199_ D 2248 48 2 -1 1
w 52 twpin_w w 2410 -418 -3 -1 1
w 52 PSEUDO_CELL PSEUDO_PIN 2353 -200 1 -1 0
w 52 PSEUDO_CELL PSEUDO_PIN 2353 -200 -3 1 0
w 52 LATCH:_199_ Q 2353 -199 1 1 1
_061_ 56 LATCH:_209_ twfeed5 1954 294 3 -1 1
_061_ 53 LATCH:_209_ twfeed5 1954 47 2 1 1
_061_ 60 LATCH:_203_ twfeed3 2316 541 4 -1 1
_061_ 54 LATCH:_203_ twfeed3 2316 294 3 1 1
_061_ 60 LATCH:_200_ twfeed4 2164 541 4 -1 1
_061_ 55 LATCH:_200_ twfeed4 2164 294 3 1 1
_061_ 60 LATCH:_207_ twfeed4 1993 541 4 -1 1
_061_ 56 LATCH:_207_ twfeed4 1993 294 3 1 1
_061_ 61 LATCH:_206_ twfeed4 1822 541 4 -1 1
_061_ 57 LATCH:_206_ twfeed4 1822 294 3 1 1
_061_ 62 LATCH:_204_ twfeed4 1480 541 4 -1 1
_061_ 58 LATCH:_204_ twfeed4 1480 294 3 1 1
_061_ 55 LATCH:_205_ twfeed5 2164 294 3 -1 1
_061_ 59 LATCH:_205_ twfeed5 2164 47 2 1 1
_061_ 57 LATCH:_213_ twfeed3 1821 294 3 -1 1
_061_ 53 LATCH:_213_ twfeed3 1821 47 2 1 1
_061_ 58 LATCH:_214_ twfeed3 1479 294 3 -1 1
_061_ 53 LATCH:_214_ twfeed3 1479 47 2 1 1
_061_ 53 LATCH:_214_ CLK 1470 47 2 1 1
_061_ 53 LATCH:_213_ CLK 1812 47 2 1 1
_061_ 53 LATCH:_212_ CLK 1945 48 2 -1 1
_061_ 60 LATCH:_207_ CLK 1985 541 4 -1 1
_061_ 61 LATCH:_206_ CLK 1814 541 4 -1 1
_061_ 59 LATCH:_205_ CLK 2137 47 2 1 1
_061_ 62 LATCH:_204_ CLK 1472 541 4 -1 1
_061_ 60 LATCH:_203_ CLK 2327 541 4 -1 1
_061_ 54 LATCH:_202_ CLK 2308 294 3 -1 1
_061_ 62 LATCH:_201_ CLK 1643 541 4 -1 1
_061_ 60 LATCH:_200_ CLK 2156 541 4 -1 1
_000_[0] 0 LATCH:_200_ D 2134 294 3 0 1
PC[0] 64 LATCH:_203_ twfeed5 2354 541 4 -1 1
PC[0] 63 LATCH:_203_ twfeed5 2354 294 3 1 1
PC[0] 64 twpin_PC[0] PC[0] 2359 760 -4 1 1
PC[0] 64 PSEUDO_CELL PSEUDO_PIN 2354 542 4 1 0
PC[0] 64 PSEUDO_CELL PSEUDO_PIN 2354 542 -4 -1 0
PC[0] 63 LATCH:_200_ Q 2239 294 3 1 1
_000_[1] 0 LATCH:_201_ D 1621 294 3 0 1
PC[1] 66 LATCH:_201_ twfeed8 1727 541 4 -1 1
PC[1] 65 LATCH:_201_ twfeed8 1727 294 3 1 1
PC[1] 66 twpin_PC[1] PC[1] 1727 760 -4 1 1
PC[1] 66 PSEUDO_CELL PSEUDO_PIN 1727 542 4 1 0
PC[1] 66 PSEUDO_CELL PSEUDO_PIN 1727 542 -4 -1 0
PC[1] 65 LATCH:_201_ Q 1726 294 3 1 1
_000_[2] 0 LATCH:_202_ D 2286 47 2 0 1
PC[2] 69 LATCH:_203_ twfeed7 2392 541 4 -1 1
PC[2] 67 LATCH:_203_ twfeed7 2392 294 3 1 1
PC[2] 67 LATCH:_202_ twfeed8 2392 294 3 -1 1
PC[2] 68 LATCH:_202_ twfeed8 2392 47 2 1 1
PC[2] 69 twpin_PC[2] PC[2] 2640 417 -2 1 1
PC[2] 69 PSEUDO_CELL PSEUDO_PIN 2421 664 4 2 0
PC[2] 69 PSEUDO_CELL PSEUDO_PIN 2421 664 -2 -1 0
PC[2] 68 LATCH:_202_ Q 2391 47 2 1 1
_000_[3] 0 LATCH:_203_ D 2305 294 3 0 1
PC[3] 71 LATCH:_203_ twfeed8 2411 541 4 -1 1
PC[3] 70 LATCH:_203_ twfeed8 2411 294 3 1 1
PC[3] 71 twpin_PC[3] PC[3] 2497 760 -4 1 1
PC[3] 71 PSEUDO_CELL PSEUDO_PIN 2411 542 4 1 0
PC[3] 71 PSEUDO_CELL PSEUDO_PIN 2411 542 -4 -1 0
PC[3] 70 LATCH:_203_ Q 2410 294 3 1 1
_000_[4] 0 LATCH:_204_ D 1450 294 3 0 1
PC[4] 73 LATCH:_204_ twfeed8 1556 541 4 -1 1
PC[4] 72 LATCH:_204_ twfeed8 1556 294 3 1 1
PC[4] 73 twpin_PC[4] PC[4] 1556 760 -4 1 1
PC[4] 73 PSEUDO_CELL PSEUDO_PIN 1556 542 4 1 0
PC[4] 73 PSEUDO_CELL PSEUDO_PIN 1556 542 -4 -1 0
PC[4] 72 LATCH:_204_ Q 1555 294 3 1 1
_000_[5] 0 LATCH:_205_ D 2115 47 2 0 1
PC[5] 75 LATCH:_200_ twfeed7 2221 541 4 -1 1
PC[5] 74 LATCH:_200_ twfeed7 2221 294 3 1 1
PC[5] 75 twpin_PC[5] PC[5] 2221 760 -4 1 1
PC[5] 75 PSEUDO_CELL PSEUDO_PIN 2221 542 4 1 0
PC[5] 75 PSEUDO_CELL PSEUDO_PIN 2221 542 -4 -1 0
PC[5] 74 LATCH:_205_ Q 2220 294 3 -1 1
_000_[6] 0 LATCH:_206_ D 1792 294 3 0 1
PC[6] 77 LATCH:_206_ twfeed8 1898 541 4 -1 1
PC[6] 76 LATCH:_206_ twfeed8 1898 294 3 1 1
PC[6] 77 twpin_PC[6] PC[6] 1898 760 -4 1 1
PC[6] 77 PSEUDO_CELL PSEUDO_PIN 1898 542 4 1 0
PC[6] 77 PSEUDO_CELL PSEUDO_PIN 1898 542 -4 -1 0
PC[6] 76 LATCH:_206_ Q 1897 294 3 1 1
_000_[7] 0 LATCH:_207_ D 1963 294 3 0 1
PC[7] 79 LATCH:_207_ twfeed8 2069 541 4 -1 1
PC[7] 78 LATCH:_207_ twfeed8 2069 294 3 1 1
PC[7] 79 twpin_PC[7] PC[7] 2069 760 -4 1 1
PC[7] 79 PSEUDO_CELL PSEUDO_PIN 2069 542 4 1 0
PC[7] 79 PSEUDO_CELL PSEUDO_PIN 2069 542 -4 -1 0
PC[7] 78 LATCH:_207_ Q 2068 294 3 1 1
_063_ 0 LATCH:_208_ CLK 104 294 3 0 1
_003_ 0 LATCH:_208_ D 82 294 3 0 1
r 81 LATCH:_208_ twfeed8 188 541 4 -1 1
r 80 LATCH:_208_ twfeed8 188 294 3 1 1
r 81 twpin_r r 188 760 -4 1 1
r 81 PSEUDO_CELL PSEUDO_PIN 188 542 4 1 0
r 81 PSEUDO_CELL PSEUDO_PIN 188 542 -4 -1 0
r 80 LATCH:_208_ Q 187 294 3 1 1
_066_ 82 LATCH:_211_ CLK 1641 47 2 1 1
_066_ 82 LATCH:_210_ CLK 2116 48 2 -1 1
_066_ 82 LATCH:_209_ CLK 1983 47 2 1 1
1'h1 0 LATCH:_209_ D 2005 47 2 0 1
R2[2] 84 LATCH:_213_ twfeed2 1840 294 3 -1 1
R2[2] 83 LATCH:_213_ twfeed2 1840 47 2 1 1
R2[2] 83 LATCH:_213_ D 1834 47 2 1 1
R2[2] 84 LATCH:_209_ Q 1900 294 3 -1 1
R2[3] 86 LATCH:_210_ twfeed8 2030 48 2 -1 1
R2[3] 85 LATCH:_210_ twfeed8 2030 -199 1 1 1
R2[3] 86 LATCH:_212_ D 1967 48 2 -1 1
R2[3] 85 LATCH:_210_ Q 2033 -199 1 1 1
_001_[7] 0 LATCH:_211_ D 1663 47 2 0 1
R2[6] 88 LATCH:_214_ twfeed2 1498 294 3 -1 1
R2[6] 87 LATCH:_214_ twfeed2 1498 47 2 1 1
R2[6] 87 LATCH:_214_ D 1492 47 2 1 1
R2[6] 88 LATCH:_211_ Q 1558 294 3 -1 1
_067_ 89 LATCH:_217_ CLK 617 541 4 -1 1
_067_ 89 LATCH:_216_ CLK 463 541 4 -1 1
_067_ 89 LATCH:_215_ CLK 292 541 4 -1 1
_002_[0] 0 LATCH:_215_ D 314 294 3 0 1
next_state[0] 0 LATCH:_215_ Q 209 294 3 0 1
_002_[1] 0 LATCH:_216_ D 485 294 3 0 1
next_state[1] 0 LATCH:_216_ Q 380 294 3 0 1
_002_[2] 0 LATCH:_217_ D 595 294 3 0 1
next_state[2] 0 LATCH:_217_ Q 700 294 3 0 1
data[6] 90 twpin_data[6] data[6] 2640 9 -2 1 1
data[5] 91 twpin_data[5] data[5] 209 -418 -3 -1 1
data[4] 92 twpin_data[4] data[4] -458 528 -1 1 1
data[3] 93 twpin_data[3] data[3] -458 676 -1 1 1
data[0] 94 twpin_data[0] data[0] -458 291 -1 1 1
rst 95 twpin_rst rst 2272 -418 -3 -1 1
