OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula36_wallace/sim_wallace_estrutural/work/@_opt
