import json
import config
import compile
import report
import os

# ========================
# MAIN
# ========================
if __name__ == "__main__":
    print("üöÄ Build automatizado + relat√≥rio completo")

    if not config.DEPENDENCIES_FILE.exists():
        print("‚ùå Arquivo dependencies.json n√£o encontrado.")
        exit(1)

    with open(config.DEPENDENCIES_FILE, "r") as f:
        dependencies = json.load(f)

    # Defina as larguras que deseja testar
    bitwidths = [4, 6, 8, 16, 19, 32, 64, 128, 256]

    all_reports = []

    for module_name in dependencies.keys():
        # Copia arquivos e resolve depend√™ncias recursivas
        project_path, rtl_files, sdc_files = compile.copy_files_for_project(module_name, module_name, dependencies)

        # Gera QSF/QPF
        compile.generate_qsf(project_path, module_name, rtl_files, sdc_files)
        compile.create_qpf(project_path, module_name)

        # Verifica se o par√¢metro N existe no arquivo Verilog principal
        top_file = project_path / f"{module_name}.v"
        has_N = False
        if top_file.exists():
            with open(top_file, "r") as f:
                for line in f:
                    if "parameter N" in line:
                        has_N = True
                        break

        if not has_N:
            print(f"‚öôÔ∏è M√≥dulo {module_name} n√£o possui par√¢metro N ‚Äî compila√ß√£o √∫nica.")
            if compile.compile_project(module_name, project_path):
                data = report.extract_data_from_reports(module_name, project_path)
                if data:
                    data["N"] = "default"
                    all_reports.append(data)
            continue  # pula o loop de bitwidths

        # Caso possua o par√¢metro N, faz varredura normal
        for N in bitwidths:
            print(f"\n==============================")
            print(f"üß© Projeto: {module_name} | N={N}")
            print(f"==============================")

            # Atualiza o par√¢metro N antes da compila√ß√£o
            compile.set_parameter_in_verilog(module_name, project_path, "N", N)

            if compile.compile_project(module_name, project_path):
                data = report.extract_data_from_reports(module_name, project_path)
                if data:
                    data["N"] = N
                    all_reports.append(data)

    # Salva relat√≥rio consolidado
    if all_reports:
        report.write_consolidated_report(all_reports)

    print("\nüéØ Fluxo completo: compila√ß√£o + relat√≥rio consolidado conclu√≠do!")
