// This file is automatically generated by the python sequence
// compiler script located in rail_scripts: seqacc_compiler.py
// Please update seqacc_regbases.yml for any modification.

#include "seqacc_regbases.h"

// SEQACC base address configuration
// Only MSB are kept, assuming the LSB are all zeros.
// Note: Need to keep 0xB000 for PHYINFO location by rail_scripts
{% for baseAddrName, baseAddrCfg in RegBases.items() -%}
uint16_t {{baseAddrName}}Array[{{"{}".format(baseAddrCfg['Define'])}}] = {
  {%- for addr in baseAddrCfg['BaseAddr'].keys() %}
  {{"{}".format(addr|printBaseAddr)}}
  {%- endfor %}
};
{% endfor %}

{%- for baseAddrName, baseAddrCfg in RegBases.items() %}
SeqAccBaseAddrCfg_t {{baseAddrName}} = {
  .basePos = {{"0x{0:08X}U,".format(baseAddrCfg['BasePos'])}}
  .baseAddrPtr = (uint16_t *) {{baseAddrName}}Array
};
{% endfor %}