<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: ccs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('ccs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">ccs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ccs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * @brief Clock Control and System Defines for the Qorvo PAC55xx series of microcontrollers.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  @defgroup system_defines Clock Config and System Defines</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  @ingroup PAC55xx_defines</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  @author Brian Viele &lt;vielster@allocor.tech&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *  @author Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *  LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *  @date 1 Dec 2019</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  Definitions in this file come from the PAC55XX Family User Guide Rev 1.21</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  by Active-Semi dated August 26, 2019.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> *</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef LIBOPENCM3_PAC55XX_CCS_H_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define LIBOPENCM3_PAC55XX_CCS_H_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;<a class="code" href="cm3_2memorymap_8h.html">libopencm3/cm3/memorymap.h</a>&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;<a class="code" href="pac55xx_2memorymap_8h.html">libopencm3/pac55xx/memorymap.h</a>&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;<a class="code" href="memctl_8h.html">libopencm3/pac55xx/memctl.h</a>&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"></span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/** @defgroup ccs_frequencies CCS Frequencies</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/** Ring Oscillator Frequency */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__ccs__frequencies.html#ga6e8091b68074400016d0a5f4d704ab9d">   43</a></span><span class="preprocessor">#define CCS_ROSC_FREQ       (16000000U)</span><span class="comment"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/** Internally generated and trimmed 4MHz clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__ccs__frequencies.html#gaa6d151e0a784c442d82cbf4404623a3f">   45</a></span><span class="preprocessor">#define CCS_CLKREF_FREQ     (4000000U)</span><span class="comment"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/** Maximum external clock frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__ccs__frequencies.html#ga59173d21a5cae7ffa780dad8e9ec1647">   47</a></span><span class="preprocessor">#define CCS_EXTCLK_MAX_FREQ (20000000U)</span><span class="comment"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/** @defgroup ccs_ctl_reg Clock Control Register</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga683ee7064af4b286ba74fe721d3182be">   52</a></span><span class="preprocessor">#define CCSCTL MMIO32(SCC_BASE)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga399417056faedfb947e6c44613ea6612">   53</a></span><span class="preprocessor">#define CCS_CTL_FRCLKMUXSEL_MASK (0x03)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga0e8c882bab13b924301b6222193b84ae">   54</a></span><span class="preprocessor">#define CCS_CTL_FRCLKMUXSEL(sel) ((sel) &amp; CCS_CTL_FRCLKMUXSEL_MASK)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga9c12e3b372697b94ab798d9fc208d58a">   55</a></span><span class="preprocessor">#define CCS_CTL_FRCLKMUXSEL_ROSC    (0)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gaf95fdcf620389465d752b3b9bbe93299">   56</a></span><span class="preprocessor">#define CCS_CTL_FRCLKMUXSEL_CLKREF  (1)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga77b88910b49d5cda950c370958ae159f">   57</a></span><span class="preprocessor">#define CCS_CTL_FRCLKMUXSEL_EXTCLK  (3)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga1435151111f7984fa1bc0f0b2e7004ab">   58</a></span><span class="preprocessor">#define CCS_CTL_ROSCEN BIT2</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga8b3983d2dc6d76dc75d6c0acb143caa9">   59</a></span><span class="preprocessor">#define CCS_CTL_SCLKMUXSEL BIT4</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga92796aa9db5285246a57282edcae6416">   60</a></span><span class="preprocessor">#define CCS_CTL_SCLKMUXSEL_FRCLK    (0)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga63b51a6813f9d8f982b425ed7e2fd830">   61</a></span><span class="preprocessor">#define CCS_CTL_SCLKMUXSEL_PLLCLK   (1)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gaf1140e1939dde1d3f7396b7f62d7e936">   62</a></span><span class="preprocessor">#define CCS_CTL_CLKFAILEN BIT5</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga46797cd2e11313a07be54748d622d7d2">   63</a></span><span class="preprocessor">#define CCS_CTL_CLKFAILMUXSEL BIT6</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gaf3bbb5fac13421ed2b51e2bf1a5036b2">   64</a></span><span class="preprocessor">#define CCS_CTL_CLKFAILIF BIT7</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga7b86d5ab4e6688f0265f8b998c8969d2">   65</a></span><span class="preprocessor">#define CCS_CTL_LDOEN BIT8</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga202965dccef161f9f5ba04dd48ab34bb">   66</a></span><span class="preprocessor">#define CCS_CTL_SWRESET BIT11</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga45afc2bfe6b04310b477fc204399b800">   67</a></span><span class="preprocessor">#define CCS_CTL_PCLKEN BIT12</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga1963e7c32d2c7f0a46c6dcd42c952cf0">   68</a></span><span class="preprocessor">#define CCS_CTL_ACLKEN BIT13</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gab11153aaa78a30d1dc11ba88706c8c82">   69</a></span><span class="preprocessor">#define CCS_CTL_ADCCLKEN BIT14</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga0ed26c738f364f025d7b0d4ccc17d1a0">   70</a></span><span class="preprocessor">#define CCS_CTL_STCLKSLPEN BIT15</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga18564f11f869de9c81a9e3e3c38f6c1c">   71</a></span><span class="preprocessor">#define CCS_CTL_PCLKDIV_MASK (0x07)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga25e40f597742309626f07ee572a4eb11">   72</a></span><span class="preprocessor">#define CCS_CTL_PCLKDIV_SHIFT (16)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Supported PCLK divisors: 1-8 */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga1f854f8dfe22bff6dcd26ca7598ac0dd">   74</a></span><span class="preprocessor">#define CCS_CTL_PCLKDIV(div) (((div-1) &amp; CCS_CTL_PCLKDIV_MASK) &lt;&lt; CCS_CTL_PCLKDIV_SHIFT)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga971951024e2018ea7f92d84bb8fb5810">   75</a></span><span class="preprocessor">#define CCS_CTL_ACLKDIV_MASK (0x07)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gadf017a9b78c93a617bcd017fe397ea4f">   76</a></span><span class="preprocessor">#define CCS_CTL_ACLKDIV_SHIFT (20)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* Supported ACLK divisors: 1-8 */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gabfa55a99ebe5c5af0b4ef76592b90efc">   78</a></span><span class="preprocessor">#define CCS_CTL_ACLKDIV(div) (((div-1) &amp; CCS_CTL_ACLKDIV_MASK) &lt;&lt; CCS_CTL_ACLKDIV_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gae144960814a08d96768a43bbf531ed00">   79</a></span><span class="preprocessor">#define CCS_CTL_HCLKDIV_MASK (0x07)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gadd38ae76558c63882f6053e7589b8956">   80</a></span><span class="preprocessor">#define CCS_CTL_HCLKDIV_SHIFT (24)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* Supported HCLK divisors: 1-8 */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gaa3b516883687be2a9f0d6c23b42f5a02">   82</a></span><span class="preprocessor">#define CCS_CTL_HCLKDIV(div) (((div-1) &amp; CCS_CTL_HCLKDIV_MASK) &lt;&lt; CCS_CTL_HCLKDIV_SHIFT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gaba50cdfd2dbe271403649e51e28b16f7">   83</a></span><span class="preprocessor">#define CCS_CTL_USAMODE BIT28</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga6a0d4ca357f82b009a76bce87cffc74e">   84</a></span><span class="preprocessor">#define CCS_CTL_USBMODE BIT29</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#ga81e929396119f271c3f75574dbaa3393">   85</a></span><span class="preprocessor">#define CCS_CTL_USCMODE BIT30</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__ccs__ctl__reg.html#gac4c0c040be42b03ac3cb2c9de30eac7a">   86</a></span><span class="preprocessor">#define CCS_CTL_USDMODE BIT31</span><span class="comment"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/** @defgroup ccs_pllctl_reg CCS PLL Control Register</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga4116509f03217e47358f46a23dd8c6e6">   91</a></span><span class="preprocessor">#define CCSPLLCTL MMIO32(SCC_BASE + 0x04)</span><span class="comment"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/** PLL Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga40754d1f6f67954e8e56f6bf754ef2cd">   93</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLEN BIT0</span><span class="comment"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/** PLL Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gaf3ce35ff031aafd0c30e0ca816c06fd2">   95</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLBP BIT1</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga21dd1f8044de399ef1d707b87515be65">   96</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV_MASK (0x03)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga7cd68a62408547c96dd2ad071f40cd1c">   97</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV_SHIFT (2)</span><span class="comment"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/** PLL Output Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga8f128f763799139a15ae65ef6cc425ae">   99</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV(div) (((div) &amp; CCS_PLLCTL_PLLOUTDIV_MASK) &lt;&lt; CCS_PLLCTL_PLLOUTDIV_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga2d7faa096115ce22f1d321098b9752d8">  100</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV1     (0)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gaea4687eb1afc1eb654aa8a8ce5e1f5d9">  101</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV2     (1)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gad478d18dd2ad690cf326410d91fccfd7">  102</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV4     (2)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gabb99f56f60796d040da306d194803d63">  103</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLOUTDIV8     (3)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga0d3446acaa0e713947330fdb7ba266d2">  104</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLINDIV_MASK (0x0F)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga0176af9391972cfd93a44fc2c7ee5037">  105</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLINDIV_SHIFT (4)</span><span class="comment"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/** PLL Input Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga0ff22149c282a042c41c5057f6f43555">  107</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLINDIV(div) (((div) &amp; CCS_PLLCTL_PLLINDIV_MASK) &lt;&lt; CCS_PLLCTL_PLLINDIV_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga4daa92faaffa11b43f076caf04bd2b90">  108</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLFBDIV_MASK (0x3FFF)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gadc45f58fc8261e00c6b8d0ed609e7469">  109</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLFBDIV_SHIFT (8)</span><span class="comment"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/** PLL Feedback Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#ga15eb2f059a18fb383017e8b1bd9c8fbe">  111</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLFBDIV(div) (((div) &amp; CCS_PLLCTL_PLLFBDIV_MASK) &lt;&lt; CCS_PLLCTL_PLLFBDIV_SHIFT)</span><span class="comment"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/** PLL Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__ccs__pllctl__reg.html#gada47df9ca2dc52d9af619d84b1fd4a20">  113</a></span><span class="preprocessor">#define CCS_PLLCTL_PLLLOCK BIT24</span><span class="comment"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"></span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/** @defgroup ccs_rosctrim Ring Oscillator Trim Control Register</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__ccs__rosctrim.html#gaed7394754ffb54f8f3c95d30a345e1ca">  118</a></span><span class="preprocessor">#define CCSROSCTRIM_MASK (0x7F)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__ccs__rosctrim.html#ga688a3f83c007255355fd0bca27689821">  119</a></span><span class="preprocessor">#define CCSROSCTRIM MMIO32(SCC_BASE + 0x08)</span><span class="comment"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"></span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/** Port Pin Config Addresses</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * @defgroup port_pin_addresses Port Pinmux Register Base.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * @{*/</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#ga039e69026c9f029add324838aa0146da">  125</a></span><span class="preprocessor">#define CCS_PORTA (SCC_BASE + 0x0C)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#ga52928005309caede1480efa54d0ea21c">  126</a></span><span class="preprocessor">#define CCS_PORTB (SCC_BASE + 0x10)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#gae86ce3b3883300734f164cfb5e6c2eb8">  127</a></span><span class="preprocessor">#define CCS_PORTC (SCC_BASE + 0x14)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#ga5c157fa25e52e891cccf1ddac030ba03">  128</a></span><span class="preprocessor">#define CCS_PORTD (SCC_BASE + 0x18)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#ga6b60b759032e9dce7ed3103b9d36e583">  129</a></span><span class="preprocessor">#define CCS_PORTE (SCC_BASE + 0x1C)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#gab26a0ecee03935344c3c45730a924ca0">  130</a></span><span class="preprocessor">#define CCS_PORTF (SCC_BASE + 0x20)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__port__pin__addresses.html#ga0ca37b12d798dcc5fec61ce7371de8a9">  131</a></span><span class="preprocessor">#define CCS_PORTG (SCC_BASE + 0x24)</span><span class="comment"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/** Port Pin Mux Select Registers</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * @defgroup pmux_sel_regs PMUXSEL register mapping.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * @{*/</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gae3e98546eab9552afe8cc3c93c0bedc7">  137</a></span><span class="preprocessor">#define CCS_MUXSELR(base) MMIO32(base)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga546f6ddb988d81c725c56212bb80e560">  138</a></span><span class="preprocessor">#define CCS_PAMUXSELR CCS_MUXSELR(CCS_PORTA)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga29e09158f42ef6e5e911d6c3131c4b9e">  139</a></span><span class="preprocessor">#define CCS_PBMUXSELR CCS_MUXSELR(CCS_PORTB)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gac8fe15c204268316b1d9a8da70a2f047">  140</a></span><span class="preprocessor">#define CCS_PCMUXSELR CCS_MUXSELR(CCS_PORTC)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gadc839fe976e012961570a910cd32daf8">  141</a></span><span class="preprocessor">#define CCS_PDMUXSELR CCS_MUXSELR(CCS_PORTD)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga5edbb33fa357f035545acd0f563b4a44">  142</a></span><span class="preprocessor">#define CCS_PEMUXSELR CCS_MUXSELR(CCS_PORTE)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gadec8cbcb94a976c9794ddd13eaf1f0b6">  143</a></span><span class="preprocessor">#define CCS_PFMUXSELR CCS_MUXSELR(CCS_PORTF)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gab92d4960523b4efc916ec5e6eb09407a">  144</a></span><span class="preprocessor">#define CCS_PGMUXSELR CCS_MUXSELR(CCS_PORTG)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga4c225c71eacf58c7f685415e22e1e7be">  145</a></span><span class="preprocessor">#define CCS_MUXSELR_MASK 0x7</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gae0f0a57d5802228385a8d8dae5e7a1a7">  146</a></span><span class="preprocessor">#define CCS_MUXSELR_MASK_PIN(pin) (CCS_MUXSELR_MASK &lt;&lt; ((pin) * 4))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga3592726923695e62e62640cc85d34ecf">  147</a></span><span class="preprocessor">#define CCS_MUXSELR_VAL(pin, muxsel) (((muxsel) &amp; CCS_MUXSELR_MASK) &lt;&lt; ((pin) * 4))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* Enum type for port function setting for type specificity. */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#ga3418e70d1591cfd251e955f9430a32e0">  150</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a75b60dbd47419224c89af2ea41a0b6ef">  151</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a75b60dbd47419224c89af2ea41a0b6ef">CCS_MUXSEL_GPIO</a> = 0,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a908426c0bc5eea85534ff25d4ddb3a36">  152</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a908426c0bc5eea85534ff25d4ddb3a36">CCS_MUXSEL_AF1</a> = 1,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a077827a9ee201b471f48a6add9388ea8">  153</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a077827a9ee201b471f48a6add9388ea8">CCS_MUXSEL_AF2</a> = 2,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a60b6dcef91777bfe018160b599b8e0e9">  154</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a60b6dcef91777bfe018160b599b8e0e9">CCS_MUXSEL_AF3</a> = 3,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0ad11012c752160fc8b9fc9b83c0ca8666">  155</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0ad11012c752160fc8b9fc9b83c0ca8666">CCS_MUXSEL_AF4</a> = 4,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a99161c642ed5d39017ab5e26b36638f0">  156</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a99161c642ed5d39017ab5e26b36638f0">CCS_MUXSEL_AF5</a> = 5,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a96ea75d196fb36893fbc70f17b7b4d5e">  157</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a96ea75d196fb36893fbc70f17b7b4d5e">CCS_MUXSEL_AF6</a> = 6,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0aaac4685422010d848fee157ff3cfdfc5">  158</a></span>        <a class="code hl_enumvalue" href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0aaac4685422010d848fee157ff3cfdfc5">CCS_MUXSEL_AF7</a> = 7,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>} <a class="code hl_enumeration" href="group__pmux__sel__regs.html#ga3418e70d1591cfd251e955f9430a32e0">ccs_muxsel_func_t</a>;<span class="comment"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"></span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/** Port Pull-Up/Down Enable Registers.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * @defgroup pden_regs PUEN PDEN register mapping.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * @{*/</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gadd138ee694f3c7dde882ad7cfee92c08">  165</a></span><span class="preprocessor">#define CCS_PUENR(base) MMIO32(base + 0x1C)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gae4a99e4c49d619542a092699655f48f2">  166</a></span><span class="preprocessor">#define CCS_PAPUENR CCS_PUENR(CCS_PORTA)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga7b2572ff685227ba2602903458a3668b">  167</a></span><span class="preprocessor">#define CCS_PBPUENR CCS_PUENR(CCS_PORTB)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga99f9910ee09f03e1c32a2e1286e3c13c">  168</a></span><span class="preprocessor">#define CCS_PCPUENR CCS_PUENR(CCS_PORTC)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gad56567e5ee0a976071475be103b308cd">  169</a></span><span class="preprocessor">#define CCS_PDPUENR CCS_PUENR(CCS_PORTD)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gaef918d13a61eba257f0cd3cf417b27ba">  170</a></span><span class="preprocessor">#define CCS_PEPUENR CCS_PUENR(CCS_PORTE)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gab94dac5d7ec190c3fffd902cdb40e3db">  171</a></span><span class="preprocessor">#define CCS_PFPUENR CCS_PUENR(CCS_PORTF)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gafea8174bdeaa5566fa5d9057a4ee5bc8">  172</a></span><span class="preprocessor">#define CCS_PGPUENR CCS_PUENR(CCS_PORTG)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga4ae60c80b08a20fdd83ef6c61b4fe180">  173</a></span><span class="preprocessor">#define CCS_PDENR(base) MMIO32(base + 0x38)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gabbf7e6c79bc9bd2938eff0a4331c6c72">  174</a></span><span class="preprocessor">#define CCS_PAPDENR CCS_PDENR(CCS_PORTA)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga7193736bd0a5f7774bf6c82d68e5645c">  175</a></span><span class="preprocessor">#define CCS_PBPDENR CCS_PDENR(CCS_PORTB)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga99f869c2a22e3e12e8a23db5736cdb9c">  176</a></span><span class="preprocessor">#define CCS_PCPDENR CCS_PDENR(CCS_PORTC)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gaf4d45216f05d0a8ed3e857b857323e2d">  177</a></span><span class="preprocessor">#define CCS_PDPDENR CCS_PDENR(CCS_PORTD)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gadac5f8a60797ecee14c9be9635655d8b">  178</a></span><span class="preprocessor">#define CCS_PEPDENR CCS_PDENR(CCS_PORTE)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga8e7affbccdb902249d841e99e6f92d97">  179</a></span><span class="preprocessor">#define CCS_PFPDENR CCS_PDENR(CCS_PORTF)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga6000915f8d295a897f1760a566cf3e1d">  180</a></span><span class="preprocessor">#define CCS_PGPDENR CCS_PDENR(CCS_PORTG)</span><span class="comment"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/** Pull Up/Down enum for type specificity. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group__pden__regs.html#ga5fdb308ecbac4995ee47625119211da3">  182</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a2c19c768a5000c1ae442b922df436d11">  183</a></span>        <a class="code hl_enumvalue" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a2c19c768a5000c1ae442b922df436d11">CCS_IO_PULL_NONE</a> = 0,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a8e81b3c3fabfb3c05b6f272bb555c431">  184</a></span>        <a class="code hl_enumvalue" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a8e81b3c3fabfb3c05b6f272bb555c431">CCS_IO_PULL_UP</a> = 1,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <a class="code hl_enumvalue" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a1a29fe940265f46d7c455be739636ff4">CCS_IO_PULL_DOWN</a> = 2</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a1a29fe940265f46d7c455be739636ff4">  186</a></span>} <a class="code hl_enumeration" href="group__pden__regs.html#ga5fdb308ecbac4995ee47625119211da3">ccs_pull_updown_t</a>;<span class="comment"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"></span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/** Port Drive Strength Enable Registers.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * @defgroup dsr_regs DSR register mapping.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * @{*/</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga527fc1217e07cb2e5b978d32abb3e8ca">  192</a></span><span class="preprocessor">#define CCS_DSR(base) MMIO32(base + 0x54)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gad3ba060320d7aee2dac00bd67bb28de8">  193</a></span><span class="preprocessor">#define CCS_PADSR CCS_DSR(CCS_PORTA)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga3758489356123c7ff2ba405bcb0235ab">  194</a></span><span class="preprocessor">#define CCS_PBDSR CCS_DSR(CCS_PORTB)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga80e966489243d71acb43bb7c92128eb6">  195</a></span><span class="preprocessor">#define CCS_PCDSR CCS_DSR(CCS_PORTC)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gaf26edaa8a012cba61fa5f3395d398fdb">  196</a></span><span class="preprocessor">#define CCS_PDDSR CCS_DSR(CCS_PORTD)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga40f8359fc39baee7a9eb45b610336582">  197</a></span><span class="preprocessor">#define CCS_PEDSR CCS_DSR(CCS_PORTE)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga872ddeeb327257d1b840ac1b32e9bfc3">  198</a></span><span class="preprocessor">#define CCS_PFDSR CCS_DSR(CCS_PORTF)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga194c4660f1f8c953cfca0b1479ca3481">  199</a></span><span class="preprocessor">#define CCS_PGDSR CCS_DSR(CCS_PORTG)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga2d4e94ec1ba58e99f35f18e2348392ee">  200</a></span><span class="preprocessor">#define CCS_DSR_MASK 0x7</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga8d93e53fdbbe49c5fe6f31ed27e2534b">  201</a></span><span class="preprocessor">#define CCS_DSR_MASK_PIN(pin) (CCS_DSR_MASK &lt;&lt; ((pin) * 4))</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gaa41855a99a9ab58c0e774683ff604b1f">  202</a></span><span class="preprocessor">#define CCS_DSR_DS_VAL(pin, ds) (((ds)&amp;CCS_DSR_MASK) &lt;&lt; ((pin)*4))</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga675aca1e560238a0cb99784c976bc44e">  203</a></span><span class="preprocessor">#define CCS_DSR_SCHMIDT_PIN(pin) (BIT0 &lt;&lt; (((pin)*4) + 3))</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"></span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/** Drive strength enumeration for type specificity. */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#ga04d02561d67bf187081475c2c43c0b5d">  206</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5daa4ae3ff96fe189158f226e292bba43d1">  207</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5daa4ae3ff96fe189158f226e292bba43d1">CCS_DSR_DS_6MA</a> = 0x00,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da0f86090b975b0e729664be6796890126">  208</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da0f86090b975b0e729664be6796890126">CCS_DSR_DS_8MA</a> = 0x01,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da5c92171f3409a31d28fe2a36bfaae5a8">  209</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da5c92171f3409a31d28fe2a36bfaae5a8">CCS_DSR_DS_11MA</a> = 0x02,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da90db8cd48615ff8e65f576b897cfcab9">  210</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da90db8cd48615ff8e65f576b897cfcab9">CCS_DSR_DS_14MA</a> = 0x03,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da64b8bcca1cfd3619800706f99a83dc2b">  211</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da64b8bcca1cfd3619800706f99a83dc2b">CCS_DSR_DS_17MA</a> = 0x04,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dab001d57aa613ecd2ec89683aa4be909a">  212</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dab001d57aa613ecd2ec89683aa4be909a">CCS_DSR_DS_20MA</a> = 0x05,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da1818856fa4b78c6c285388541e1e1b6e">  213</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da1818856fa4b78c6c285388541e1e1b6e">CCS_DSR_DS_22MA</a> = 0x06,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dae2a3211b8e4a65e9cd866f6f7f7683ab">  214</a></span>        <a class="code hl_enumvalue" href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dae2a3211b8e4a65e9cd866f6f7f7683ab">CCS_DSR_DS_25MA</a> = 0x07,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>} <a class="code hl_enumeration" href="group__dsr__regs.html#ga04d02561d67bf187081475c2c43c0b5d">ccs_drive_strength_t</a>;<span class="comment"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"></span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/**</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * @defgroup ccs_api Clock Control System API</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * @ingroup peripheral_apis</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * @brief &lt;b&gt;PAC5xx CCS Driver&lt;/b&gt;</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2020 Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * @date March 7, 2020</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * This library supports the CCS module in the PAC55xx SoC from Qorvo.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/**</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * Select the source for FRCLK.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * @param[in] sel  one of:</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *   - /ref CCS_CTL_FRCLKMUXSEL_ROSC - 16MHz ring oscillator</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *   - /ref CCS_CTL_FRCLKMUXSEL_CLKREF - trimmed 4MHz clock</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> *   - /ref CCS_CTL_FRCLKMUXSEL_EXTCLK</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga8d253cd394cb3520b4662c638817bcf3">ccs_frclkmux_select</a>(uint32_t sel);<span class="comment"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/** Enable the 16MHz Ring oscillator */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga8c334beb7ee5a921a8fca5876af32292">ccs_rosc_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/** Disable the 16MHz Ring oscillator */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gafd9c86de04c19940ab189b8be7e0cb5c">ccs_rosc_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/** Select FRCLK for SCLK */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaff9391ec3c0dcfc35d3dd3db1a56b602">ccs_sclkmux_select_frclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/** Select PLLCLK for SCLK */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaf34d6fb1e1e77c2fd209dd003808bf8d">ccs_sclkmux_select_pllclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/** Enable Clock Fail Detection */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga5ab424e7ea4f5b4c46c0ea6ae9b2951c">ccs_clkfail_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/** Disable Clock Fail Detection */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga126e6e1e2f3ec9c0b2bb811ffff790b4">ccs_clkfail_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/** Select FRCLK for Clock Fail Detection */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga93ce953a6ba589bc940bd5ecf1f8a833">ccs_clkfailmux_select_frclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/** Select PLLCLK for Clock Fail Detection */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga68d61f9d2502f2210ba3df918fed6901">ccs_clkfailmux_select_pllclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/** Enable the LDO */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga7e9841b45cd87476fd14025538e988ed">ccs_ldo_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/** Disable the LDO */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga865144b101f6af83b74db53dcc7dd811">ccs_ldo_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/** Enable the Peripheral Clock */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gadc103e711784a2cb050b6acd34f7b94c">ccs_pclk_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/** Disable the Peripheral Clock */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gac7410948448f4afc42de57bde3296250">ccs_pclk_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/** Enable the Auxiliary Clock */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga7a339ecae6f5ab0671d8bdf047e0bc53">ccs_aclk_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/** Disable the Auxiliary Clock */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga45d3e6577fdf8263a1f315520131f749">ccs_aclk_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/** Enable the ADC Clock */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaf9b9084d169d02290457b834b8d6da7f">ccs_adcclk_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/** Disable the ADC Clock */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gafbbba711746af268b0ff9ef47beccde4">ccs_adcclk_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/** Enable SysTick clock gating in deep sleep mode */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga73b5321dc29165c45f02b3fa09016a0e">ccs_stclk_sleep_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/** Disable SysTick clock gating in deep sleep mode */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga318db588de80ee930b8a077b2df39363">ccs_stclk_sleep_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/**</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * Set the divisor for the Peripheral Clock.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * @param[in] div  PCLK Divisor: 1-8.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga38f5a54c94ea7cb5db0232cab50b2445">ccs_set_pclkdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/**</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * Set the divisor for the Auxiliary Clock.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * @param[in] div  ACLK Divisor: 1-8.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaa828dfff3b001cc9d833676c93ffd4ff">ccs_set_aclkdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/**</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * Set the divisor for the AHB Clock.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * @param[in] div  HCLK Divisor: 1-8.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga9933f86aa3a45d0fe5a7be96b380a1b1">ccs_set_hclkdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/** Enable the PLL */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga905a0492830ce71172eacfcd446f0497">ccs_pll_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/** Disable the PLL */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gae9d12fc18a474e28988153bd26698770">ccs_pll_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/** Check if the PLL is locked.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * @return true if locked.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__ccs__api.html#ga3da59323ebacc66f0663ecf64f90aa90">ccs_pll_locked</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/** Enable the PLL bypass */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga386bd2bf6cffa11ca3aac24e8b4606af">ccs_pll_bypass_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/** Disable the PLL bypass */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaf7e7f9f6524151c8eed66f35d791cb0e">ccs_pll_bypass_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/**</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * Set the output divisor.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * @param[in] div  Output divisor, one of:</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV1</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV2</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV4</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV8</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gaa2c1e0e1c66b8a6fcf792e115a37b2e7">ccs_pll_set_outdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/**</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * Set the PLL input divisor.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * @param[in] div  Input divisor, 1-15.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga521eb08f3b9df52b5f5e3ef22aa35908">ccs_pll_set_indiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/**</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * Set the PLL feedback divisor.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * @param[in] div  Feedback divisor, 4-16383.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga6bddd9cf16fd60c56b8f983f5c1f16ef">ccs_pll_set_fbdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/**</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * Configure the CCS PLL, enable it, and wait for lock.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * @param[in] indiv  Input divisor, 1-15.</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * @param[in] fbdiv  Feedback divisor, 4-16383.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * @param[in] outdiv  Output divisor, one of:</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV1</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV2</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV4</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> *   - /ref CCS_PLLCTL_PLLOUTDIV8</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#gab6fa14c6ba06f1543868561005ea4ba8">css_pll_config_enable</a>(uint32_t indiv, uint32_t fbdiv, uint32_t outdiv);<span class="comment"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/**</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * Get the clock rate (in Hz) of the specified peripheral. This will pull the</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * proper sources out of the clock tree and calculate the clock for the</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * peripheral for return to the user, based on current settings.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * @param[in] periph  Peripheral base address to get the clock rate for.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * @param[in] select  Peripheral-controlled clock select value. Set to 0 when not applicable.</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * @return Clock rate in Hz for the specified peripheral. 0 if undefined or error.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>uint32_t <a class="code hl_function" href="group__ccs__api.html#gaadfd248e46069ff1c69c789994e2140c">ccs_get_peripheral_clk_freq</a>(uint32_t periph, uint32_t select);<span class="comment"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/** Restores CCSCTL and CCSPLLCTL registers to default/safe values */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga69fee162f594763b94b41c49532a5254">ccs_reset_clocks</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/** CCS Clock Configuration structure. */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structccs__clk__config.html">  350</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structccs__clk__config.html">ccs_clk_config</a> {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a258ccf14b5e6e4c8b9d9f867235cb533">  351</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a258ccf14b5e6e4c8b9d9f867235cb533">frclk_source</a>;              <span class="comment">/**&lt; FRCLK source input selection */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#aa973b9a461e55d853982061cefa75d66">  352</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#aa973b9a461e55d853982061cefa75d66">extclk_frequency</a>;          <span class="comment">/**&lt; EXTCLK frequency, 0 if none. */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a8aa0f6b05d621c7d781f21138b805148">  353</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a8aa0f6b05d621c7d781f21138b805148">sclk_source</a>;               <span class="comment">/**&lt; SCLK source selection */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a7b27279371324dc6b870e419103c4859">  354</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a7b27279371324dc6b870e419103c4859">pll_indiv</a>;                 <span class="comment">/**&lt; PLL Input Divider 1-15 */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#acf4f0442d7d10cd25fee1c087fb16b5b">  355</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#acf4f0442d7d10cd25fee1c087fb16b5b">pll_fbdiv</a>;                 <span class="comment">/**&lt; PLL Feedback Divider 4-16383 */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a0026fde1418775ffc885cf9ba651b535">  356</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a0026fde1418775ffc885cf9ba651b535">pll_outdiv</a>;                <span class="comment">/**&lt; PLL Output Divider */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a5eadb4ab7382d9b1c8e108fb4225b4ee">  357</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a5eadb4ab7382d9b1c8e108fb4225b4ee">hclkdiv</a>;                   <span class="comment">/**&lt; Divisor from SCLK to HCLK */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a0aca629cf703022a0c72818afb98cdb3">  358</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a0aca629cf703022a0c72818afb98cdb3">aclkdiv</a>;                   <span class="comment">/**&lt; Divisor from SCLK to ACLK */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#af92f63a73b98c969b84dddb48f1946e9">  359</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#af92f63a73b98c969b84dddb48f1946e9">pclkdiv</a>;                   <span class="comment">/**&lt; Divisor from HCLK to PCLK */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a71bb73fa4adcef6c732e635f522e1537">  360</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a71bb73fa4adcef6c732e635f522e1537">mem_wstate</a>;                <span class="comment">/**&lt; Number of Flash Read wait states */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a8b1d6da546cf3787f67681a9d9ded249">  361</a></span>        uint32_t <a class="code hl_variable" href="structccs__clk__config.html#a8b1d6da546cf3787f67681a9d9ded249">mem_mclkdiv</a>;               <span class="comment">/**&lt; Divisor from HCLK to MCLK */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#a5cc2102a80f3c72d03b78a94711549df">  362</a></span>        <span class="keywordtype">bool</span> <a class="code hl_variable" href="structccs__clk__config.html#a5cc2102a80f3c72d03b78a94711549df">mem_mclksel</a>;                   <span class="comment">/**&lt; false: ROSCLK, true: HCLK/MCLK */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structccs__clk__config.html#abc0d548a83f4de2ec51ba1138c1d8a91">  363</a></span>        <span class="keywordtype">bool</span> <a class="code hl_variable" href="structccs__clk__config.html#abc0d548a83f4de2ec51ba1138c1d8a91">mem_enable_cache</a>;              <span class="comment">/**&lt; false: disable cache, true: enable cache */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>};<span class="comment"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/**</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * Setup the PAC55xx clocks with the given struct.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * @param[in] config CCS Clock configuration struct /ref ccs_clk_config</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__ccs__api.html#ga47f393eebdbf28bc53a9b85929e7e86b">ccs_configure_clocks</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structccs__clk__config.html">ccs_clk_config</a> *config);</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"></span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#endif </span><span class="comment">/* LIBOPENCM3_PAC55XX_CCS_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acm3_2memorymap_8h_html"><div class="ttname"><a href="cm3_2memorymap_8h.html">memorymap.h</a></div></div>
<div class="ttc" id="acommon_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga126e6e1e2f3ec9c0b2bb811ffff790b4"><div class="ttname"><a href="group__ccs__api.html#ga126e6e1e2f3ec9c0b2bb811ffff790b4">ccs_clkfail_disable</a></div><div class="ttdeci">void ccs_clkfail_disable(void)</div><div class="ttdoc">Disable Clock Fail Detection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00057">ccs.c:57</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga318db588de80ee930b8a077b2df39363"><div class="ttname"><a href="group__ccs__api.html#ga318db588de80ee930b8a077b2df39363">ccs_stclk_sleep_disable</a></div><div class="ttdeci">void ccs_stclk_sleep_disable(void)</div><div class="ttdoc">Disable SysTick clock gating in deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00093">ccs.c:93</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga386bd2bf6cffa11ca3aac24e8b4606af"><div class="ttname"><a href="group__ccs__api.html#ga386bd2bf6cffa11ca3aac24e8b4606af">ccs_pll_bypass_enable</a></div><div class="ttdeci">void ccs_pll_bypass_enable(void)</div><div class="ttdoc">Enable the PLL bypass.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00114">ccs.c:114</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga38f5a54c94ea7cb5db0232cab50b2445"><div class="ttname"><a href="group__ccs__api.html#ga38f5a54c94ea7cb5db0232cab50b2445">ccs_set_pclkdiv</a></div><div class="ttdeci">void ccs_set_pclkdiv(uint32_t div)</div><div class="ttdoc">Set the divisor for the Peripheral Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00096">ccs.c:96</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga3da59323ebacc66f0663ecf64f90aa90"><div class="ttname"><a href="group__ccs__api.html#ga3da59323ebacc66f0663ecf64f90aa90">ccs_pll_locked</a></div><div class="ttdeci">bool ccs_pll_locked(void)</div><div class="ttdoc">Check if the PLL is locked.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00111">ccs.c:111</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga45d3e6577fdf8263a1f315520131f749"><div class="ttname"><a href="group__ccs__api.html#ga45d3e6577fdf8263a1f315520131f749">ccs_aclk_disable</a></div><div class="ttdeci">void ccs_aclk_disable(void)</div><div class="ttdoc">Disable the Auxiliary Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00081">ccs.c:81</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga47f393eebdbf28bc53a9b85929e7e86b"><div class="ttname"><a href="group__ccs__api.html#ga47f393eebdbf28bc53a9b85929e7e86b">ccs_configure_clocks</a></div><div class="ttdeci">void ccs_configure_clocks(const struct ccs_clk_config *config)</div><div class="ttdoc">Setup the PAC55xx clocks with the given struct.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00184">ccs.c:184</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga521eb08f3b9df52b5f5e3ef22aa35908"><div class="ttname"><a href="group__ccs__api.html#ga521eb08f3b9df52b5f5e3ef22aa35908">ccs_pll_set_indiv</a></div><div class="ttdeci">void ccs_pll_set_indiv(uint32_t div)</div><div class="ttdoc">Set the PLL input divisor.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00123">ccs.c:123</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga5ab424e7ea4f5b4c46c0ea6ae9b2951c"><div class="ttname"><a href="group__ccs__api.html#ga5ab424e7ea4f5b4c46c0ea6ae9b2951c">ccs_clkfail_enable</a></div><div class="ttdeci">void ccs_clkfail_enable(void)</div><div class="ttdoc">Enable Clock Fail Detection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00054">ccs.c:54</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga68d61f9d2502f2210ba3df918fed6901"><div class="ttname"><a href="group__ccs__api.html#ga68d61f9d2502f2210ba3df918fed6901">ccs_clkfailmux_select_pllclk</a></div><div class="ttdeci">void ccs_clkfailmux_select_pllclk(void)</div><div class="ttdoc">Select PLLCLK for Clock Fail Detection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00063">ccs.c:63</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga69fee162f594763b94b41c49532a5254"><div class="ttname"><a href="group__ccs__api.html#ga69fee162f594763b94b41c49532a5254">ccs_reset_clocks</a></div><div class="ttdeci">void ccs_reset_clocks(void)</div><div class="ttdoc">Restores CCSCTL and CCSPLLCTL registers to default/safe values.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00177">ccs.c:177</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga6bddd9cf16fd60c56b8f983f5c1f16ef"><div class="ttname"><a href="group__ccs__api.html#ga6bddd9cf16fd60c56b8f983f5c1f16ef">ccs_pll_set_fbdiv</a></div><div class="ttdeci">void ccs_pll_set_fbdiv(uint32_t div)</div><div class="ttdoc">Set the PLL feedback divisor.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00130">ccs.c:130</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga73b5321dc29165c45f02b3fa09016a0e"><div class="ttname"><a href="group__ccs__api.html#ga73b5321dc29165c45f02b3fa09016a0e">ccs_stclk_sleep_enable</a></div><div class="ttdeci">void ccs_stclk_sleep_enable(void)</div><div class="ttdoc">Enable SysTick clock gating in deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00090">ccs.c:90</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga7a339ecae6f5ab0671d8bdf047e0bc53"><div class="ttname"><a href="group__ccs__api.html#ga7a339ecae6f5ab0671d8bdf047e0bc53">ccs_aclk_enable</a></div><div class="ttdeci">void ccs_aclk_enable(void)</div><div class="ttdoc">Enable the Auxiliary Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00078">ccs.c:78</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga7e9841b45cd87476fd14025538e988ed"><div class="ttname"><a href="group__ccs__api.html#ga7e9841b45cd87476fd14025538e988ed">ccs_ldo_enable</a></div><div class="ttdeci">void ccs_ldo_enable(void)</div><div class="ttdoc">Enable the LDO.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00066">ccs.c:66</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga865144b101f6af83b74db53dcc7dd811"><div class="ttname"><a href="group__ccs__api.html#ga865144b101f6af83b74db53dcc7dd811">ccs_ldo_disable</a></div><div class="ttdeci">void ccs_ldo_disable(void)</div><div class="ttdoc">Disable the LDO.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00069">ccs.c:69</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga8c334beb7ee5a921a8fca5876af32292"><div class="ttname"><a href="group__ccs__api.html#ga8c334beb7ee5a921a8fca5876af32292">ccs_rosc_enable</a></div><div class="ttdeci">void ccs_rosc_enable(void)</div><div class="ttdoc">Enable the 16MHz Ring oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00042">ccs.c:42</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga8d253cd394cb3520b4662c638817bcf3"><div class="ttname"><a href="group__ccs__api.html#ga8d253cd394cb3520b4662c638817bcf3">ccs_frclkmux_select</a></div><div class="ttdeci">void ccs_frclkmux_select(uint32_t sel)</div><div class="ttdoc">Select the source for FRCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00039">ccs.c:39</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga905a0492830ce71172eacfcd446f0497"><div class="ttname"><a href="group__ccs__api.html#ga905a0492830ce71172eacfcd446f0497">ccs_pll_enable</a></div><div class="ttdeci">void ccs_pll_enable(void)</div><div class="ttdoc">Enable the PLL.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00105">ccs.c:105</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga93ce953a6ba589bc940bd5ecf1f8a833"><div class="ttname"><a href="group__ccs__api.html#ga93ce953a6ba589bc940bd5ecf1f8a833">ccs_clkfailmux_select_frclk</a></div><div class="ttdeci">void ccs_clkfailmux_select_frclk(void)</div><div class="ttdoc">Select FRCLK for Clock Fail Detection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00060">ccs.c:60</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_ga9933f86aa3a45d0fe5a7be96b380a1b1"><div class="ttname"><a href="group__ccs__api.html#ga9933f86aa3a45d0fe5a7be96b380a1b1">ccs_set_hclkdiv</a></div><div class="ttdeci">void ccs_set_hclkdiv(uint32_t div)</div><div class="ttdoc">Set the divisor for the AHB Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00102">ccs.c:102</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaa2c1e0e1c66b8a6fcf792e115a37b2e7"><div class="ttname"><a href="group__ccs__api.html#gaa2c1e0e1c66b8a6fcf792e115a37b2e7">ccs_pll_set_outdiv</a></div><div class="ttdeci">void ccs_pll_set_outdiv(uint32_t div)</div><div class="ttdoc">Set the output divisor.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00120">ccs.c:120</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaa828dfff3b001cc9d833676c93ffd4ff"><div class="ttname"><a href="group__ccs__api.html#gaa828dfff3b001cc9d833676c93ffd4ff">ccs_set_aclkdiv</a></div><div class="ttdeci">void ccs_set_aclkdiv(uint32_t div)</div><div class="ttdoc">Set the divisor for the Auxiliary Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00099">ccs.c:99</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaadfd248e46069ff1c69c789994e2140c"><div class="ttname"><a href="group__ccs__api.html#gaadfd248e46069ff1c69c789994e2140c">ccs_get_peripheral_clk_freq</a></div><div class="ttdeci">uint32_t ccs_get_peripheral_clk_freq(uint32_t periph, uint32_t select)</div><div class="ttdoc">Get the clock rate (in Hz) of the specified peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00145">ccs.c:145</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gab6fa14c6ba06f1543868561005ea4ba8"><div class="ttname"><a href="group__ccs__api.html#gab6fa14c6ba06f1543868561005ea4ba8">css_pll_config_enable</a></div><div class="ttdeci">void css_pll_config_enable(uint32_t indiv, uint32_t fbdiv, uint32_t outdiv)</div><div class="ttdoc">Configure the CCS PLL, enable it, and wait for lock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00137">ccs.c:137</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gac7410948448f4afc42de57bde3296250"><div class="ttname"><a href="group__ccs__api.html#gac7410948448f4afc42de57bde3296250">ccs_pclk_disable</a></div><div class="ttdeci">void ccs_pclk_disable(void)</div><div class="ttdoc">Disable the Peripheral Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00075">ccs.c:75</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gadc103e711784a2cb050b6acd34f7b94c"><div class="ttname"><a href="group__ccs__api.html#gadc103e711784a2cb050b6acd34f7b94c">ccs_pclk_enable</a></div><div class="ttdeci">void ccs_pclk_enable(void)</div><div class="ttdoc">Enable the Peripheral Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00072">ccs.c:72</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gae9d12fc18a474e28988153bd26698770"><div class="ttname"><a href="group__ccs__api.html#gae9d12fc18a474e28988153bd26698770">ccs_pll_disable</a></div><div class="ttdeci">void ccs_pll_disable(void)</div><div class="ttdoc">Disable the PLL.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00108">ccs.c:108</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaf34d6fb1e1e77c2fd209dd003808bf8d"><div class="ttname"><a href="group__ccs__api.html#gaf34d6fb1e1e77c2fd209dd003808bf8d">ccs_sclkmux_select_pllclk</a></div><div class="ttdeci">void ccs_sclkmux_select_pllclk(void)</div><div class="ttdoc">Select PLLCLK for SCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00051">ccs.c:51</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaf7e7f9f6524151c8eed66f35d791cb0e"><div class="ttname"><a href="group__ccs__api.html#gaf7e7f9f6524151c8eed66f35d791cb0e">ccs_pll_bypass_disable</a></div><div class="ttdeci">void ccs_pll_bypass_disable(void)</div><div class="ttdoc">Disable the PLL bypass.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00117">ccs.c:117</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaf9b9084d169d02290457b834b8d6da7f"><div class="ttname"><a href="group__ccs__api.html#gaf9b9084d169d02290457b834b8d6da7f">ccs_adcclk_enable</a></div><div class="ttdeci">void ccs_adcclk_enable(void)</div><div class="ttdoc">Enable the ADC Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00084">ccs.c:84</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gafbbba711746af268b0ff9ef47beccde4"><div class="ttname"><a href="group__ccs__api.html#gafbbba711746af268b0ff9ef47beccde4">ccs_adcclk_disable</a></div><div class="ttdeci">void ccs_adcclk_disable(void)</div><div class="ttdoc">Disable the ADC Clock.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00087">ccs.c:87</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gafd9c86de04c19940ab189b8be7e0cb5c"><div class="ttname"><a href="group__ccs__api.html#gafd9c86de04c19940ab189b8be7e0cb5c">ccs_rosc_disable</a></div><div class="ttdeci">void ccs_rosc_disable(void)</div><div class="ttdoc">Disable the 16MHz Ring oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00045">ccs.c:45</a></div></div>
<div class="ttc" id="agroup__ccs__api_html_gaff9391ec3c0dcfc35d3dd3db1a56b602"><div class="ttname"><a href="group__ccs__api.html#gaff9391ec3c0dcfc35d3dd3db1a56b602">ccs_sclkmux_select_frclk</a></div><div class="ttdeci">void ccs_sclkmux_select_frclk(void)</div><div class="ttdoc">Select FRCLK for SCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8c_source.html#l00048">ccs.c:48</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_ga04d02561d67bf187081475c2c43c0b5d"><div class="ttname"><a href="group__dsr__regs.html#ga04d02561d67bf187081475c2c43c0b5d">ccs_drive_strength_t</a></div><div class="ttdeci">ccs_drive_strength_t</div><div class="ttdoc">Drive strength enumeration for type specificity.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00206">ccs.h:206</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5da0f86090b975b0e729664be6796890126"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da0f86090b975b0e729664be6796890126">CCS_DSR_DS_8MA</a></div><div class="ttdeci">@ CCS_DSR_DS_8MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00208">ccs.h:208</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5da1818856fa4b78c6c285388541e1e1b6e"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da1818856fa4b78c6c285388541e1e1b6e">CCS_DSR_DS_22MA</a></div><div class="ttdeci">@ CCS_DSR_DS_22MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00213">ccs.h:213</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5da5c92171f3409a31d28fe2a36bfaae5a8"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da5c92171f3409a31d28fe2a36bfaae5a8">CCS_DSR_DS_11MA</a></div><div class="ttdeci">@ CCS_DSR_DS_11MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00209">ccs.h:209</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5da64b8bcca1cfd3619800706f99a83dc2b"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da64b8bcca1cfd3619800706f99a83dc2b">CCS_DSR_DS_17MA</a></div><div class="ttdeci">@ CCS_DSR_DS_17MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00211">ccs.h:211</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5da90db8cd48615ff8e65f576b897cfcab9"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5da90db8cd48615ff8e65f576b897cfcab9">CCS_DSR_DS_14MA</a></div><div class="ttdeci">@ CCS_DSR_DS_14MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00210">ccs.h:210</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5daa4ae3ff96fe189158f226e292bba43d1"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5daa4ae3ff96fe189158f226e292bba43d1">CCS_DSR_DS_6MA</a></div><div class="ttdeci">@ CCS_DSR_DS_6MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00207">ccs.h:207</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5dab001d57aa613ecd2ec89683aa4be909a"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dab001d57aa613ecd2ec89683aa4be909a">CCS_DSR_DS_20MA</a></div><div class="ttdeci">@ CCS_DSR_DS_20MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00212">ccs.h:212</a></div></div>
<div class="ttc" id="agroup__dsr__regs_html_gga04d02561d67bf187081475c2c43c0b5dae2a3211b8e4a65e9cd866f6f7f7683ab"><div class="ttname"><a href="group__dsr__regs.html#gga04d02561d67bf187081475c2c43c0b5dae2a3211b8e4a65e9cd866f6f7f7683ab">CCS_DSR_DS_25MA</a></div><div class="ttdeci">@ CCS_DSR_DS_25MA</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00214">ccs.h:214</a></div></div>
<div class="ttc" id="agroup__pden__regs_html_ga5fdb308ecbac4995ee47625119211da3"><div class="ttname"><a href="group__pden__regs.html#ga5fdb308ecbac4995ee47625119211da3">ccs_pull_updown_t</a></div><div class="ttdeci">ccs_pull_updown_t</div><div class="ttdoc">Pull Up/Down enum for type specificity.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00182">ccs.h:182</a></div></div>
<div class="ttc" id="agroup__pden__regs_html_gga5fdb308ecbac4995ee47625119211da3a1a29fe940265f46d7c455be739636ff4"><div class="ttname"><a href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a1a29fe940265f46d7c455be739636ff4">CCS_IO_PULL_DOWN</a></div><div class="ttdeci">@ CCS_IO_PULL_DOWN</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00186">ccs.h:185</a></div></div>
<div class="ttc" id="agroup__pden__regs_html_gga5fdb308ecbac4995ee47625119211da3a2c19c768a5000c1ae442b922df436d11"><div class="ttname"><a href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a2c19c768a5000c1ae442b922df436d11">CCS_IO_PULL_NONE</a></div><div class="ttdeci">@ CCS_IO_PULL_NONE</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00183">ccs.h:183</a></div></div>
<div class="ttc" id="agroup__pden__regs_html_gga5fdb308ecbac4995ee47625119211da3a8e81b3c3fabfb3c05b6f272bb555c431"><div class="ttname"><a href="group__pden__regs.html#gga5fdb308ecbac4995ee47625119211da3a8e81b3c3fabfb3c05b6f272bb555c431">CCS_IO_PULL_UP</a></div><div class="ttdeci">@ CCS_IO_PULL_UP</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00184">ccs.h:184</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_ga3418e70d1591cfd251e955f9430a32e0"><div class="ttname"><a href="group__pmux__sel__regs.html#ga3418e70d1591cfd251e955f9430a32e0">ccs_muxsel_func_t</a></div><div class="ttdeci">ccs_muxsel_func_t</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00150">ccs.h:150</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a077827a9ee201b471f48a6add9388ea8"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a077827a9ee201b471f48a6add9388ea8">CCS_MUXSEL_AF2</a></div><div class="ttdeci">@ CCS_MUXSEL_AF2</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00153">ccs.h:153</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a60b6dcef91777bfe018160b599b8e0e9"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a60b6dcef91777bfe018160b599b8e0e9">CCS_MUXSEL_AF3</a></div><div class="ttdeci">@ CCS_MUXSEL_AF3</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00154">ccs.h:154</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a75b60dbd47419224c89af2ea41a0b6ef"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a75b60dbd47419224c89af2ea41a0b6ef">CCS_MUXSEL_GPIO</a></div><div class="ttdeci">@ CCS_MUXSEL_GPIO</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00151">ccs.h:151</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a908426c0bc5eea85534ff25d4ddb3a36"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a908426c0bc5eea85534ff25d4ddb3a36">CCS_MUXSEL_AF1</a></div><div class="ttdeci">@ CCS_MUXSEL_AF1</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00152">ccs.h:152</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a96ea75d196fb36893fbc70f17b7b4d5e"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a96ea75d196fb36893fbc70f17b7b4d5e">CCS_MUXSEL_AF6</a></div><div class="ttdeci">@ CCS_MUXSEL_AF6</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00157">ccs.h:157</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0a99161c642ed5d39017ab5e26b36638f0"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0a99161c642ed5d39017ab5e26b36638f0">CCS_MUXSEL_AF5</a></div><div class="ttdeci">@ CCS_MUXSEL_AF5</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00156">ccs.h:156</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0aaac4685422010d848fee157ff3cfdfc5"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0aaac4685422010d848fee157ff3cfdfc5">CCS_MUXSEL_AF7</a></div><div class="ttdeci">@ CCS_MUXSEL_AF7</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00158">ccs.h:158</a></div></div>
<div class="ttc" id="agroup__pmux__sel__regs_html_gga3418e70d1591cfd251e955f9430a32e0ad11012c752160fc8b9fc9b83c0ca8666"><div class="ttname"><a href="group__pmux__sel__regs.html#gga3418e70d1591cfd251e955f9430a32e0ad11012c752160fc8b9fc9b83c0ca8666">CCS_MUXSEL_AF4</a></div><div class="ttdeci">@ CCS_MUXSEL_AF4</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00155">ccs.h:155</a></div></div>
<div class="ttc" id="amemctl_8h_html"><div class="ttname"><a href="memctl_8h.html">memctl.h</a></div></div>
<div class="ttc" id="apac55xx_2memorymap_8h_html"><div class="ttname"><a href="pac55xx_2memorymap_8h.html">memorymap.h</a></div></div>
<div class="ttc" id="astructccs__clk__config_html"><div class="ttname"><a href="structccs__clk__config.html">ccs_clk_config</a></div><div class="ttdoc">CCS Clock Configuration structure.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00350">ccs.h:350</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a0026fde1418775ffc885cf9ba651b535"><div class="ttname"><a href="structccs__clk__config.html#a0026fde1418775ffc885cf9ba651b535">ccs_clk_config::pll_outdiv</a></div><div class="ttdeci">uint32_t pll_outdiv</div><div class="ttdoc">PLL Output Divider.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00356">ccs.h:356</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a0aca629cf703022a0c72818afb98cdb3"><div class="ttname"><a href="structccs__clk__config.html#a0aca629cf703022a0c72818afb98cdb3">ccs_clk_config::aclkdiv</a></div><div class="ttdeci">uint32_t aclkdiv</div><div class="ttdoc">Divisor from SCLK to ACLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00358">ccs.h:358</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a258ccf14b5e6e4c8b9d9f867235cb533"><div class="ttname"><a href="structccs__clk__config.html#a258ccf14b5e6e4c8b9d9f867235cb533">ccs_clk_config::frclk_source</a></div><div class="ttdeci">uint32_t frclk_source</div><div class="ttdoc">FRCLK source input selection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00351">ccs.h:351</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a5cc2102a80f3c72d03b78a94711549df"><div class="ttname"><a href="structccs__clk__config.html#a5cc2102a80f3c72d03b78a94711549df">ccs_clk_config::mem_mclksel</a></div><div class="ttdeci">bool mem_mclksel</div><div class="ttdoc">false: ROSCLK, true: HCLK/MCLK</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00362">ccs.h:362</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a5eadb4ab7382d9b1c8e108fb4225b4ee"><div class="ttname"><a href="structccs__clk__config.html#a5eadb4ab7382d9b1c8e108fb4225b4ee">ccs_clk_config::hclkdiv</a></div><div class="ttdeci">uint32_t hclkdiv</div><div class="ttdoc">Divisor from SCLK to HCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00357">ccs.h:357</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a71bb73fa4adcef6c732e635f522e1537"><div class="ttname"><a href="structccs__clk__config.html#a71bb73fa4adcef6c732e635f522e1537">ccs_clk_config::mem_wstate</a></div><div class="ttdeci">uint32_t mem_wstate</div><div class="ttdoc">Number of Flash Read wait states.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00360">ccs.h:360</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a7b27279371324dc6b870e419103c4859"><div class="ttname"><a href="structccs__clk__config.html#a7b27279371324dc6b870e419103c4859">ccs_clk_config::pll_indiv</a></div><div class="ttdeci">uint32_t pll_indiv</div><div class="ttdoc">PLL Input Divider 1-15.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00354">ccs.h:354</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a8aa0f6b05d621c7d781f21138b805148"><div class="ttname"><a href="structccs__clk__config.html#a8aa0f6b05d621c7d781f21138b805148">ccs_clk_config::sclk_source</a></div><div class="ttdeci">uint32_t sclk_source</div><div class="ttdoc">SCLK source selection.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00353">ccs.h:353</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_a8b1d6da546cf3787f67681a9d9ded249"><div class="ttname"><a href="structccs__clk__config.html#a8b1d6da546cf3787f67681a9d9ded249">ccs_clk_config::mem_mclkdiv</a></div><div class="ttdeci">uint32_t mem_mclkdiv</div><div class="ttdoc">Divisor from HCLK to MCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00361">ccs.h:361</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_aa973b9a461e55d853982061cefa75d66"><div class="ttname"><a href="structccs__clk__config.html#aa973b9a461e55d853982061cefa75d66">ccs_clk_config::extclk_frequency</a></div><div class="ttdeci">uint32_t extclk_frequency</div><div class="ttdoc">EXTCLK frequency, 0 if none.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00352">ccs.h:352</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_abc0d548a83f4de2ec51ba1138c1d8a91"><div class="ttname"><a href="structccs__clk__config.html#abc0d548a83f4de2ec51ba1138c1d8a91">ccs_clk_config::mem_enable_cache</a></div><div class="ttdeci">bool mem_enable_cache</div><div class="ttdoc">false: disable cache, true: enable cache</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00363">ccs.h:363</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_acf4f0442d7d10cd25fee1c087fb16b5b"><div class="ttname"><a href="structccs__clk__config.html#acf4f0442d7d10cd25fee1c087fb16b5b">ccs_clk_config::pll_fbdiv</a></div><div class="ttdeci">uint32_t pll_fbdiv</div><div class="ttdoc">PLL Feedback Divider 4-16383.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00355">ccs.h:355</a></div></div>
<div class="ttc" id="astructccs__clk__config_html_af92f63a73b98c969b84dddb48f1946e9"><div class="ttname"><a href="structccs__clk__config.html#af92f63a73b98c969b84dddb48f1946e9">ccs_clk_config::pclkdiv</a></div><div class="ttdeci">uint32_t pclkdiv</div><div class="ttdoc">Divisor from HCLK to PCLK.</div><div class="ttdef"><b>Definition:</b> <a href="ccs_8h_source.html#l00359">ccs.h:359</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_86fe0996b7ca055fd6fffb1bf7ab9fe6.html">pac55xx</a></li><li class="navelem"><a class="el" href="ccs_8h.html">ccs.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
