<tr><td valign="top"><a href="vloghammer_bugs/issue_000_xst.html">issue_000_xst</a></td><td valign="top">XST 14.7</td><td valign="top">XST sign handling bug in {N{...}} Verilog operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_001_quartus.html">issue_001_quartus</a></td><td valign="top">Quartus 13.1</td><td valign="top">Quartus handling of constant first argument in Verilog ?: operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_001_xst.html">issue_001_xst</a></td><td valign="top">XST 14.7</td><td valign="top">XST handling of constant first argument in Verilog ?: operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_002_quartus.html">issue_002_quartus</a></td><td valign="top">Quartus 13.1</td><td valign="top">Quartus Verilog bug in handling $signed in an unsigned expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_003_quartus.html">issue_003_quartus</a></td><td valign="top">Quartus 13.1</td><td valign="top">Quartus Verilog bug in signdness handling of 2nd shift operand</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_004_vivado.html">issue_004_vivado</a></td><td valign="top">Vivado 2013.4</td><td valign="top">Strange output-const-zero bug with Vivado + >>> + signedness</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_010_vivado.html">issue_010_vivado</a></td><td valign="top">Vivado 2013.4</td><td valign="top">Vivado creates netlist with inputs shorted together</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_014_vivado.html">issue_014_vivado</a></td><td valign="top">Vivado 2013.4</td><td valign="top">Vivado GDpGen::implementDivMod(DFNode*, bool): Assertion `TBD' failed.</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_015_vivado.html">issue_015_vivado</a></td><td valign="top">Vivado 2013.4</td><td valign="top">Vivado bug in undef handling for relational operators</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_016_quartus.html">issue_016_quartus</a></td><td valign="top">Quartus 13.1</td><td valign="top">Bug in Quartus signed/unsigned handling in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_017_xsim.html">issue_017_xsim</a></td><td valign="top">XSim 2013.4</td><td valign="top">Bug in XSIM when combining reduce op and $signed/$unsigned</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_019_xsim.html">issue_019_xsim</a></td><td valign="top">XSim 2013.4</td><td valign="top">XSim implements 0 ** -1 incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_020_xsim.html">issue_020_xsim</a></td><td valign="top">XSim 2013.4</td><td valign="top">XSim fails to recognize signed expression with shift in localparam</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_quartus.html">issue_021_quartus</a></td><td valign="top">Quartus 13.1</td><td valign="top">Quartus hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_xsim.html">issue_021_xsim</a></td><td valign="top">XSim 2013.4</td><td valign="top">XSim hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_023_icarus.html">issue_023_icarus</a></td><td valign="top">Icarus GIT b1ef099</td><td valign="top">Icarus Verilog creates huge in-memory arrays for shifts with large rhs</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_025_icarus.html">issue_025_icarus</a></td><td valign="top">Icarus GIT 5a06602</td><td valign="top">Icarus does undef propagation of const adds incorrectly</td></tr>
