# Verilog

divert(0)dnl
// DONTE()

module hello;

initial begin

    $display ("SYMBOL");
    #10 $finish;

end

endmodule
