
OnePos.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000647a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000864  00802000  0000647a  0000650e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000475  00802864  00802864  00006d74  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00006d72  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000bb0  00000000  00000000  00006dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0001bb81  00000000  00000000  00007980  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003fa1  00000000  00000000  00023501  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00011ee2  00000000  00000000  000274a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000026c8  00000000  00000000  00039384  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00038937  00000000  00000000  0003ba4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000cec4  00000000  00000000  00074383  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d18  00000000  00000000  00081248  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008a0c  00000000  00000000  00081f60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	21 c1       	rjmp	.+578    	; 0x244 <__ctors_end>
       2:	00 00       	nop
       4:	3c c1       	rjmp	.+632    	; 0x27e <__bad_interrupt>
       6:	00 00       	nop
       8:	3a c1       	rjmp	.+628    	; 0x27e <__bad_interrupt>
       a:	00 00       	nop
       c:	38 c1       	rjmp	.+624    	; 0x27e <__bad_interrupt>
       e:	00 00       	nop
      10:	36 c1       	rjmp	.+620    	; 0x27e <__bad_interrupt>
      12:	00 00       	nop
      14:	34 c1       	rjmp	.+616    	; 0x27e <__bad_interrupt>
      16:	00 00       	nop
      18:	32 c1       	rjmp	.+612    	; 0x27e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	30 c1       	rjmp	.+608    	; 0x27e <__bad_interrupt>
      1e:	00 00       	nop
      20:	2e c1       	rjmp	.+604    	; 0x27e <__bad_interrupt>
      22:	00 00       	nop
      24:	2c c1       	rjmp	.+600    	; 0x27e <__bad_interrupt>
      26:	00 00       	nop
      28:	2a c1       	rjmp	.+596    	; 0x27e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	28 c1       	rjmp	.+592    	; 0x27e <__bad_interrupt>
      2e:	00 00       	nop
      30:	26 c1       	rjmp	.+588    	; 0x27e <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 72 09 	jmp	0x12e4	; 0x12e4 <__vector_13>
      38:	22 c1       	rjmp	.+580    	; 0x27e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	20 c1       	rjmp	.+576    	; 0x27e <__bad_interrupt>
      3e:	00 00       	nop
      40:	1e c1       	rjmp	.+572    	; 0x27e <__bad_interrupt>
      42:	00 00       	nop
      44:	1c c1       	rjmp	.+568    	; 0x27e <__bad_interrupt>
      46:	00 00       	nop
      48:	1a c1       	rjmp	.+564    	; 0x27e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	18 c1       	rjmp	.+560    	; 0x27e <__bad_interrupt>
      4e:	00 00       	nop
      50:	16 c1       	rjmp	.+556    	; 0x27e <__bad_interrupt>
      52:	00 00       	nop
      54:	14 c1       	rjmp	.+552    	; 0x27e <__bad_interrupt>
      56:	00 00       	nop
      58:	12 c1       	rjmp	.+548    	; 0x27e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	10 c1       	rjmp	.+544    	; 0x27e <__bad_interrupt>
      5e:	00 00       	nop
      60:	0e c1       	rjmp	.+540    	; 0x27e <__bad_interrupt>
      62:	00 00       	nop
      64:	0c c1       	rjmp	.+536    	; 0x27e <__bad_interrupt>
      66:	00 00       	nop
      68:	0a c1       	rjmp	.+532    	; 0x27e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	08 c1       	rjmp	.+528    	; 0x27e <__bad_interrupt>
      6e:	00 00       	nop
      70:	06 c1       	rjmp	.+524    	; 0x27e <__bad_interrupt>
      72:	00 00       	nop
      74:	04 c1       	rjmp	.+520    	; 0x27e <__bad_interrupt>
      76:	00 00       	nop
      78:	02 c1       	rjmp	.+516    	; 0x27e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	00 c1       	rjmp	.+512    	; 0x27e <__bad_interrupt>
      7e:	00 00       	nop
      80:	fe c0       	rjmp	.+508    	; 0x27e <__bad_interrupt>
      82:	00 00       	nop
      84:	fc c0       	rjmp	.+504    	; 0x27e <__bad_interrupt>
      86:	00 00       	nop
      88:	fa c0       	rjmp	.+500    	; 0x27e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f8 c0       	rjmp	.+496    	; 0x27e <__bad_interrupt>
      8e:	00 00       	nop
      90:	f6 c0       	rjmp	.+492    	; 0x27e <__bad_interrupt>
      92:	00 00       	nop
      94:	f4 c0       	rjmp	.+488    	; 0x27e <__bad_interrupt>
      96:	00 00       	nop
      98:	f2 c0       	rjmp	.+484    	; 0x27e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f0 c0       	rjmp	.+480    	; 0x27e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ee c0       	rjmp	.+476    	; 0x27e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ec c0       	rjmp	.+472    	; 0x27e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ea c0       	rjmp	.+468    	; 0x27e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	e8 c0       	rjmp	.+464    	; 0x27e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	e6 c0       	rjmp	.+460    	; 0x27e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	e4 c0       	rjmp	.+456    	; 0x27e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 95 09 	jmp	0x132a	; 0x132a <__vector_46>
      bc:	e0 c0       	rjmp	.+448    	; 0x27e <__bad_interrupt>
      be:	00 00       	nop
      c0:	de c0       	rjmp	.+444    	; 0x27e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	dc c0       	rjmp	.+440    	; 0x27e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	da c0       	rjmp	.+436    	; 0x27e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	d8 c0       	rjmp	.+432    	; 0x27e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	d6 c0       	rjmp	.+428    	; 0x27e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	d4 c0       	rjmp	.+424    	; 0x27e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	d2 c0       	rjmp	.+420    	; 0x27e <__bad_interrupt>
      da:	00 00       	nop
      dc:	d0 c0       	rjmp	.+416    	; 0x27e <__bad_interrupt>
      de:	00 00       	nop
      e0:	ce c0       	rjmp	.+412    	; 0x27e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	cc c0       	rjmp	.+408    	; 0x27e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ca c0       	rjmp	.+404    	; 0x27e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	c8 c0       	rjmp	.+400    	; 0x27e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	c6 c0       	rjmp	.+396    	; 0x27e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	c4 c0       	rjmp	.+392    	; 0x27e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	c2 c0       	rjmp	.+388    	; 0x27e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	c0 c0       	rjmp	.+384    	; 0x27e <__bad_interrupt>
      fe:	00 00       	nop
     100:	be c0       	rjmp	.+380    	; 0x27e <__bad_interrupt>
     102:	00 00       	nop
     104:	bc c0       	rjmp	.+376    	; 0x27e <__bad_interrupt>
     106:	00 00       	nop
     108:	ba c0       	rjmp	.+372    	; 0x27e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	b8 c0       	rjmp	.+368    	; 0x27e <__bad_interrupt>
     10e:	00 00       	nop
     110:	b6 c0       	rjmp	.+364    	; 0x27e <__bad_interrupt>
     112:	00 00       	nop
     114:	b4 c0       	rjmp	.+360    	; 0x27e <__bad_interrupt>
     116:	00 00       	nop
     118:	b2 c0       	rjmp	.+356    	; 0x27e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	b0 c0       	rjmp	.+352    	; 0x27e <__bad_interrupt>
     11e:	00 00       	nop
     120:	ae c0       	rjmp	.+348    	; 0x27e <__bad_interrupt>
     122:	00 00       	nop
     124:	ac c0       	rjmp	.+344    	; 0x27e <__bad_interrupt>
     126:	00 00       	nop
     128:	aa c0       	rjmp	.+340    	; 0x27e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	a8 c0       	rjmp	.+336    	; 0x27e <__bad_interrupt>
     12e:	00 00       	nop
     130:	a6 c0       	rjmp	.+332    	; 0x27e <__bad_interrupt>
     132:	00 00       	nop
     134:	a4 c0       	rjmp	.+328    	; 0x27e <__bad_interrupt>
     136:	00 00       	nop
     138:	a2 c0       	rjmp	.+324    	; 0x27e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	a0 c0       	rjmp	.+320    	; 0x27e <__bad_interrupt>
     13e:	00 00       	nop
     140:	9e c0       	rjmp	.+316    	; 0x27e <__bad_interrupt>
     142:	00 00       	nop
     144:	9c c0       	rjmp	.+312    	; 0x27e <__bad_interrupt>
     146:	00 00       	nop
     148:	9a c0       	rjmp	.+308    	; 0x27e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	98 c0       	rjmp	.+304    	; 0x27e <__bad_interrupt>
     14e:	00 00       	nop
     150:	96 c0       	rjmp	.+300    	; 0x27e <__bad_interrupt>
     152:	00 00       	nop
     154:	94 c0       	rjmp	.+296    	; 0x27e <__bad_interrupt>
     156:	00 00       	nop
     158:	92 c0       	rjmp	.+292    	; 0x27e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	90 c0       	rjmp	.+288    	; 0x27e <__bad_interrupt>
     15e:	00 00       	nop
     160:	0c 94 c1 27 	jmp	0x4f82	; 0x4f82 <__vector_88>
     164:	8c c0       	rjmp	.+280    	; 0x27e <__bad_interrupt>
     166:	00 00       	nop
     168:	8a c0       	rjmp	.+276    	; 0x27e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	88 c0       	rjmp	.+272    	; 0x27e <__bad_interrupt>
     16e:	00 00       	nop
     170:	86 c0       	rjmp	.+268    	; 0x27e <__bad_interrupt>
     172:	00 00       	nop
     174:	84 c0       	rjmp	.+264    	; 0x27e <__bad_interrupt>
     176:	00 00       	nop
     178:	82 c0       	rjmp	.+260    	; 0x27e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	80 c0       	rjmp	.+256    	; 0x27e <__bad_interrupt>
     17e:	00 00       	nop
     180:	7e c0       	rjmp	.+252    	; 0x27e <__bad_interrupt>
     182:	00 00       	nop
     184:	7c c0       	rjmp	.+248    	; 0x27e <__bad_interrupt>
     186:	00 00       	nop
     188:	7a c0       	rjmp	.+244    	; 0x27e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	78 c0       	rjmp	.+240    	; 0x27e <__bad_interrupt>
     18e:	00 00       	nop
     190:	76 c0       	rjmp	.+236    	; 0x27e <__bad_interrupt>
     192:	00 00       	nop
     194:	74 c0       	rjmp	.+232    	; 0x27e <__bad_interrupt>
     196:	00 00       	nop
     198:	72 c0       	rjmp	.+228    	; 0x27e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	70 c0       	rjmp	.+224    	; 0x27e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	6e c0       	rjmp	.+220    	; 0x27e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	6c c0       	rjmp	.+216    	; 0x27e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	6a c0       	rjmp	.+212    	; 0x27e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	68 c0       	rjmp	.+208    	; 0x27e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	66 c0       	rjmp	.+204    	; 0x27e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	64 c0       	rjmp	.+200    	; 0x27e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	62 c0       	rjmp	.+196    	; 0x27e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	60 c0       	rjmp	.+192    	; 0x27e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	5e c0       	rjmp	.+188    	; 0x27e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	5c c0       	rjmp	.+184    	; 0x27e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	5a c0       	rjmp	.+180    	; 0x27e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	58 c0       	rjmp	.+176    	; 0x27e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	56 c0       	rjmp	.+172    	; 0x27e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	54 c0       	rjmp	.+168    	; 0x27e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	52 c0       	rjmp	.+164    	; 0x27e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	50 c0       	rjmp	.+160    	; 0x27e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	4e c0       	rjmp	.+156    	; 0x27e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	4c c0       	rjmp	.+152    	; 0x27e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	4a c0       	rjmp	.+148    	; 0x27e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	48 c0       	rjmp	.+144    	; 0x27e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	46 c0       	rjmp	.+140    	; 0x27e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 a0 10 	jmp	0x2140	; 0x2140 <__vector_125>
     1f8:	0c 94 56 11 	jmp	0x22ac	; 0x22ac <__vector_126>
     1fc:	b4 0c       	add	r11, r4
     1fe:	a2 0c       	add	r10, r2
     200:	a5 0c       	add	r10, r5
     202:	a8 0c       	add	r10, r8
     204:	ab 0c       	add	r10, r11
     206:	ae 0c       	add	r10, r14
     208:	b1 0c       	add	r11, r1
     20a:	6d 19       	sub	r22, r13
     20c:	68 19       	sub	r22, r8
     20e:	72 19       	sub	r23, r2
     210:	97 19       	sub	r25, r7
     212:	97 19       	sub	r25, r7
     214:	97 19       	sub	r25, r7
     216:	97 19       	sub	r25, r7
     218:	77 19       	sub	r23, r7
     21a:	7f 19       	sub	r23, r15
     21c:	97 19       	sub	r25, r7
     21e:	97 19       	sub	r25, r7
     220:	86 19       	sub	r24, r6
     222:	8a 19       	sub	r24, r10
     224:	8e 19       	sub	r24, r14
     226:	93 19       	sub	r25, r3
     228:	22 27       	eor	r18, r18
     22a:	67 26       	eor	r6, r23
     22c:	76 26       	eor	r7, r22
     22e:	97 26       	eor	r9, r23
     230:	b3 26       	eor	r11, r19
     232:	c8 26       	eor	r12, r24
     234:	e4 26       	eor	r14, r20
     236:	03 27       	eor	r16, r19

00000238 <__trampolines_end>:
     238:	63 64       	ori	r22, 0x43	; 67
     23a:	69 6e       	ori	r22, 0xE9	; 233
     23c:	6f 70       	andi	r22, 0x0F	; 15
     23e:	73 75       	andi	r23, 0x53	; 83
     240:	78 58       	subi	r23, 0x88	; 136
     242:	5b 00       	.word	0x005b	; ????

00000244 <__ctors_end>:
     244:	11 24       	eor	r1, r1
     246:	1f be       	out	0x3f, r1	; 63
     248:	cf ef       	ldi	r28, 0xFF	; 255
     24a:	cd bf       	out	0x3d, r28	; 61
     24c:	df e2       	ldi	r29, 0x2F	; 47
     24e:	de bf       	out	0x3e, r29	; 62

00000250 <__do_copy_data>:
     250:	18 e2       	ldi	r17, 0x28	; 40
     252:	a0 e0       	ldi	r26, 0x00	; 0
     254:	b0 e2       	ldi	r27, 0x20	; 32
     256:	ea e7       	ldi	r30, 0x7A	; 122
     258:	f4 e6       	ldi	r31, 0x64	; 100
     25a:	02 c0       	rjmp	.+4      	; 0x260 <__do_copy_data+0x10>
     25c:	05 90       	lpm	r0, Z+
     25e:	0d 92       	st	X+, r0
     260:	a4 36       	cpi	r26, 0x64	; 100
     262:	b1 07       	cpc	r27, r17
     264:	d9 f7       	brne	.-10     	; 0x25c <__do_copy_data+0xc>

00000266 <__do_clear_bss>:
     266:	2c e2       	ldi	r18, 0x2C	; 44
     268:	a4 e6       	ldi	r26, 0x64	; 100
     26a:	b8 e2       	ldi	r27, 0x28	; 40
     26c:	01 c0       	rjmp	.+2      	; 0x270 <.do_clear_bss_start>

0000026e <.do_clear_bss_loop>:
     26e:	1d 92       	st	X+, r1

00000270 <.do_clear_bss_start>:
     270:	a9 3d       	cpi	r26, 0xD9	; 217
     272:	b2 07       	cpc	r27, r18
     274:	e1 f7       	brne	.-8      	; 0x26e <.do_clear_bss_loop>
     276:	0e 94 87 28 	call	0x510e	; 0x510e <main>
     27a:	0c 94 3b 32 	jmp	0x6476	; 0x6476 <_exit>

0000027e <__bad_interrupt>:
     27e:	c0 ce       	rjmp	.-640    	; 0x0 <__vectors>

00000280 <spi_master_init>:
 *
 * \param spi       Base address of the SPI instance.
 *
 */
void spi_master_init(SPI_t *spi)
{
     280:	cf 93       	push	r28
     282:	df 93       	push	r29
     284:	ec 01       	movw	r28, r24
	if ((uint16_t)spi == (uint16_t)&SPIB) {
		sysclk_enable_module(SYSCLK_PORT_B, PR_SPI_bm);
	}
#endif
#ifdef SPIC
	if ((uint16_t)spi == (uint16_t)&SPIC) {
     286:	c0 3c       	cpi	r28, 0xC0	; 192
     288:	28 e0       	ldi	r18, 0x08	; 8
     28a:	d2 07       	cpc	r29, r18
     28c:	29 f4       	brne	.+10     	; 0x298 <spi_master_init+0x18>
		sysclk_enable_module(SYSCLK_PORT_C, PR_SPI_bm);
     28e:	68 e0       	ldi	r22, 0x08	; 8
     290:	83 e0       	ldi	r24, 0x03	; 3
     292:	0e 94 8d 12 	call	0x251a	; 0x251a <sysclk_enable_module>
     296:	07 c0       	rjmp	.+14     	; 0x2a6 <spi_master_init+0x26>
	}
#endif
#ifdef SPID
	if ((uint16_t)spi == (uint16_t)&SPID) {
     298:	80 3c       	cpi	r24, 0xC0	; 192
     29a:	99 40       	sbci	r25, 0x09	; 9
     29c:	21 f4       	brne	.+8      	; 0x2a6 <spi_master_init+0x26>
		sysclk_enable_module(SYSCLK_PORT_D, PR_SPI_bm);
     29e:	68 e0       	ldi	r22, 0x08	; 8
     2a0:	84 e0       	ldi	r24, 0x04	; 4
     2a2:	0e 94 8d 12 	call	0x251a	; 0x251a <sysclk_enable_module>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
     2a6:	88 81       	ld	r24, Y
     2a8:	80 61       	ori	r24, 0x10	; 16
     2aa:	88 83       	st	Y, r24
	if ((uint16_t)spi == (uint16_t)&SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, PR_SPI_bm);
	}
#endif
	spi_enable_master_mode(spi);
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	08 95       	ret

000002b2 <spi_master_setup_device>:
 * \param sel_id    Board specific select id
 */
void spi_master_setup_device(SPI_t *spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
     2b2:	ff 92       	push	r15
     2b4:	0f 93       	push	r16
     2b6:	1f 93       	push	r17
     2b8:	cf 93       	push	r28
     2ba:	df 93       	push	r29
     2bc:	ec 01       	movw	r28, r24
     2be:	f4 2e       	mov	r15, r20
     2c0:	b9 01       	movw	r22, r18
     2c2:	a8 01       	movw	r20, r16
	if (spi_xmega_set_baud_div(spi, baud_rate, sysclk_get_cpu_hz()) < 0) {
     2c4:	00 e0       	ldi	r16, 0x00	; 0
     2c6:	1c e6       	ldi	r17, 0x6C	; 108
     2c8:	2c ed       	ldi	r18, 0xDC	; 220
     2ca:	32 e0       	ldi	r19, 0x02	; 2
     2cc:	26 d7       	rcall	.+3660   	; 0x111a <spi_xmega_set_baud_div>
     2ce:	88 23       	and	r24, r24
     2d0:	4c f0       	brlt	.+18     	; 0x2e4 <spi_master_setup_device+0x32>
		Assert(false);
		return;
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
     2d2:	88 81       	ld	r24, Y
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
     2d4:	9f 2d       	mov	r25, r15
     2d6:	99 0f       	add	r25, r25
     2d8:	99 0f       	add	r25, r25
		Assert(false);
		return;
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
     2da:	9c 70       	andi	r25, 0x0C	; 12
     2dc:	83 7f       	andi	r24, 0xF3	; 243
     2de:	f9 2e       	mov	r15, r25
     2e0:	f8 2a       	or	r15, r24
     2e2:	f8 82       	st	Y, r15
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
}
     2e4:	df 91       	pop	r29
     2e6:	cf 91       	pop	r28
     2e8:	1f 91       	pop	r17
     2ea:	0f 91       	pop	r16
     2ec:	ff 90       	pop	r15
     2ee:	08 95       	ret

000002f0 <spi_write_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
     2f0:	fc 01       	movw	r30, r24
     2f2:	db 01       	movw	r26, r22
     2f4:	46 0f       	add	r20, r22
     2f6:	57 1f       	adc	r21, r23
	while (len--) {
     2f8:	05 c0       	rjmp	.+10     	; 0x304 <spi_write_packet+0x14>
		spi_write_single(spi, *data++);
     2fa:	8d 91       	ld	r24, X+
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(SPI_t *spi, uint8_t data)
{
	spi->DATA = data;
     2fc:	83 83       	std	Z+3, r24	; 0x03
 *
 * \return \c 1 if the SPI Receive Holding Register is full, otherwise \c 0.
 */
static inline bool spi_is_tx_ok(SPI_t *spi)
{
	return spi->STATUS & SPI_IF_bm ? true : false;
     2fe:	82 81       	ldd	r24, Z+2	; 0x02
		
		while (!spi_is_rx_full(spi)) {
     300:	88 23       	and	r24, r24
     302:	ec f7       	brge	.-6      	; 0x2fe <spi_write_packet+0xe>
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
	while (len--) {
     304:	a4 17       	cp	r26, r20
     306:	b5 07       	cpc	r27, r21
     308:	c1 f7       	brne	.-16     	; 0x2fa <spi_write_packet+0xa>
		while (!spi_is_rx_full(spi)) {
		}
	}
	
	return STATUS_OK;
}
     30a:	80 e0       	ldi	r24, 0x00	; 0
     30c:	08 95       	ret

0000030e <spi_read_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
     30e:	fc 01       	movw	r30, r24
     310:	db 01       	movw	r26, r22
	while (len--) {
     312:	41 15       	cp	r20, r1
     314:	51 05       	cpc	r21, r1
     316:	61 f0       	breq	.+24     	; 0x330 <spi_read_packet+0x22>
     318:	46 0f       	add	r20, r22
     31a:	57 1f       	adc	r21, r23
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(SPI_t *spi, uint8_t data)
{
	spi->DATA = data;
     31c:	9f ef       	ldi	r25, 0xFF	; 255
     31e:	93 83       	std	Z+3, r25	; 0x03
 *
 * \return \c 1 if the SPI Receive Holding Register is full, otherwise \c 0.
 */
static inline bool spi_is_tx_ok(SPI_t *spi)
{
	return spi->STATUS & SPI_IF_bm ? true : false;
     320:	82 81       	ldd	r24, Z+2	; 0x02
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY); //Dummy write

		while (!spi_is_rx_full(spi)) {
     322:	88 23       	and	r24, r24
     324:	ec f7       	brge	.-6      	; 0x320 <spi_read_packet+0x12>
 * \return The data byte
 *
 */
static inline uint8_t spi_get(SPI_t *spi)
{
	return spi->DATA;
     326:	83 81       	ldd	r24, Z+3	; 0x03
 * \param data Pointer to the data byte where to store the received data.
 *
 */
inline static void spi_read_single(SPI_t *spi, uint8_t *data)
{
	*data=spi_get(spi);
     328:	8d 93       	st	X+, r24
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
	while (len--) {
     32a:	a4 17       	cp	r26, r20
     32c:	b5 07       	cpc	r27, r21
     32e:	b9 f7       	brne	.-18     	; 0x31e <spi_read_packet+0x10>
		spi_read_single(spi, data);
		data++;
	}
	
	return STATUS_OK;
}
     330:	80 e0       	ldi	r24, 0x00	; 0
     332:	08 95       	ret

00000334 <spi_select_device>:
 * \param device SPI device
 *
 */
void spi_select_device(SPI_t *spi, struct spi_device *device)
{
	ioport_set_pin_level(device->id,0);
     334:	fb 01       	movw	r30, r22
     336:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     338:	e8 2f       	mov	r30, r24
     33a:	e6 95       	lsr	r30
     33c:	e6 95       	lsr	r30
     33e:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     340:	40 e2       	ldi	r20, 0x20	; 32
     342:	e4 9f       	mul	r30, r20
     344:	f0 01       	movw	r30, r0
     346:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     348:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     34a:	87 70       	andi	r24, 0x07	; 7
     34c:	21 e0       	ldi	r18, 0x01	; 1
     34e:	30 e0       	ldi	r19, 0x00	; 0
     350:	a9 01       	movw	r20, r18
     352:	02 c0       	rjmp	.+4      	; 0x358 <spi_select_device+0x24>
     354:	44 0f       	add	r20, r20
     356:	55 1f       	adc	r21, r21
     358:	8a 95       	dec	r24
     35a:	e2 f7       	brpl	.-8      	; 0x354 <spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     35c:	46 83       	std	Z+6, r20	; 0x06
     35e:	08 95       	ret

00000360 <spi_deselect_device>:
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
void spi_deselect_device(SPI_t *spi, struct spi_device *device)
{
	ioport_set_pin_level(device->id,1);
     360:	fb 01       	movw	r30, r22
     362:	80 81       	ld	r24, Z
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     364:	e8 2f       	mov	r30, r24
     366:	e6 95       	lsr	r30
     368:	e6 95       	lsr	r30
     36a:	e6 95       	lsr	r30
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     36c:	40 e2       	ldi	r20, 0x20	; 32
     36e:	e4 9f       	mul	r30, r20
     370:	f0 01       	movw	r30, r0
     372:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     374:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     376:	87 70       	andi	r24, 0x07	; 7
     378:	21 e0       	ldi	r18, 0x01	; 1
     37a:	30 e0       	ldi	r19, 0x00	; 0
     37c:	a9 01       	movw	r20, r18
     37e:	02 c0       	rjmp	.+4      	; 0x384 <spi_deselect_device+0x24>
     380:	44 0f       	add	r20, r20
     382:	55 1f       	adc	r21, r21
     384:	8a 95       	dec	r24
     386:	e2 f7       	brpl	.-8      	; 0x380 <spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     388:	45 83       	std	Z+5, r20	; 0x05
     38a:	08 95       	ret

0000038c <udi_cdc_comm_enable>:
}

bool udi_cdc_is_tx_ready(void)
{
	return udi_cdc_multi_is_tx_ready(0);
}
     38c:	10 92 7a 29 	sts	0x297A, r1
     390:	10 92 86 29 	sts	0x2986, r1
     394:	10 92 87 29 	sts	0x2987, r1
     398:	81 ea       	ldi	r24, 0xA1	; 161
     39a:	80 93 7c 29 	sts	0x297C, r24
     39e:	80 e2       	ldi	r24, 0x20	; 32
     3a0:	80 93 7d 29 	sts	0x297D, r24
     3a4:	10 92 7e 29 	sts	0x297E, r1
     3a8:	10 92 7f 29 	sts	0x297F, r1
     3ac:	10 92 80 29 	sts	0x2980, r1
     3b0:	10 92 81 29 	sts	0x2981, r1
     3b4:	82 e0       	ldi	r24, 0x02	; 2
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	80 93 82 29 	sts	0x2982, r24
     3bc:	90 93 83 29 	sts	0x2983, r25
     3c0:	10 92 84 29 	sts	0x2984, r1
     3c4:	10 92 85 29 	sts	0x2985, r1
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	92 ec       	ldi	r25, 0xC2	; 194
     3cc:	a1 e0       	ldi	r26, 0x01	; 1
     3ce:	b0 e0       	ldi	r27, 0x00	; 0
     3d0:	80 93 88 29 	sts	0x2988, r24
     3d4:	90 93 89 29 	sts	0x2989, r25
     3d8:	a0 93 8a 29 	sts	0x298A, r26
     3dc:	b0 93 8b 29 	sts	0x298B, r27
     3e0:	10 92 8c 29 	sts	0x298C, r1
     3e4:	10 92 8d 29 	sts	0x298D, r1
     3e8:	88 e0       	ldi	r24, 0x08	; 8
     3ea:	80 93 8e 29 	sts	0x298E, r24
     3ee:	80 91 7a 29 	lds	r24, 0x297A
     3f2:	8f 5f       	subi	r24, 0xFF	; 255
     3f4:	80 93 7a 29 	sts	0x297A, r24
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	08 95       	ret

000003fc <udi_cdc_comm_disable>:
     3fc:	80 91 7a 29 	lds	r24, 0x297A
     400:	81 50       	subi	r24, 0x01	; 1
     402:	80 93 7a 29 	sts	0x297A, r24
     406:	08 95       	ret

00000408 <udi_cdc_data_disable>:
     408:	80 91 79 29 	lds	r24, 0x2979
     40c:	81 50       	subi	r24, 0x01	; 1
     40e:	80 93 79 29 	sts	0x2979, r24
     412:	80 91 79 29 	lds	r24, 0x2979
     416:	10 92 78 29 	sts	0x2978, r1
     41a:	08 95       	ret

0000041c <udi_cdc_data_setup>:
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	08 95       	ret

00000420 <udi_cdc_getsetting>:
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	08 95       	ret

00000424 <udi_cdc_comm_setup>:
     424:	80 91 7e 2b 	lds	r24, 0x2B7E
     428:	88 23       	and	r24, r24
     42a:	dc f4       	brge	.+54     	; 0x462 <udi_cdc_comm_setup+0x3e>
     42c:	80 76       	andi	r24, 0x60	; 96
     42e:	80 32       	cpi	r24, 0x20	; 32
     430:	e9 f5       	brne	.+122    	; 0x4ac <udi_cdc_comm_setup+0x88>
     432:	80 91 7f 2b 	lds	r24, 0x2B7F
     436:	81 32       	cpi	r24, 0x21	; 33
     438:	d9 f5       	brne	.+118    	; 0x4b0 <udi_cdc_comm_setup+0x8c>
     43a:	80 91 84 2b 	lds	r24, 0x2B84
     43e:	90 91 85 2b 	lds	r25, 0x2B85
     442:	07 97       	sbiw	r24, 0x07	; 7
     444:	b9 f5       	brne	.+110    	; 0x4b4 <udi_cdc_comm_setup+0x90>
     446:	88 e8       	ldi	r24, 0x88	; 136
     448:	99 e2       	ldi	r25, 0x29	; 41
     44a:	80 93 86 2b 	sts	0x2B86, r24
     44e:	90 93 87 2b 	sts	0x2B87, r25
     452:	87 e0       	ldi	r24, 0x07	; 7
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	80 93 88 2b 	sts	0x2B88, r24
     45a:	90 93 89 2b 	sts	0x2B89, r25
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	08 95       	ret
     462:	80 76       	andi	r24, 0x60	; 96
     464:	80 32       	cpi	r24, 0x20	; 32
     466:	41 f5       	brne	.+80     	; 0x4b8 <udi_cdc_comm_setup+0x94>
     468:	80 91 7f 2b 	lds	r24, 0x2B7F
     46c:	80 32       	cpi	r24, 0x20	; 32
     46e:	21 f0       	breq	.+8      	; 0x478 <udi_cdc_comm_setup+0x54>
     470:	82 32       	cpi	r24, 0x22	; 34
     472:	21 f5       	brne	.+72     	; 0x4bc <udi_cdc_comm_setup+0x98>
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	08 95       	ret
     478:	80 91 84 2b 	lds	r24, 0x2B84
     47c:	90 91 85 2b 	lds	r25, 0x2B85
     480:	07 97       	sbiw	r24, 0x07	; 7
     482:	f1 f4       	brne	.+60     	; 0x4c0 <udi_cdc_comm_setup+0x9c>
     484:	82 e6       	ldi	r24, 0x62	; 98
     486:	92 e0       	ldi	r25, 0x02	; 2
     488:	80 93 8a 2b 	sts	0x2B8A, r24
     48c:	90 93 8b 2b 	sts	0x2B8B, r25
     490:	88 e8       	ldi	r24, 0x88	; 136
     492:	99 e2       	ldi	r25, 0x29	; 41
     494:	80 93 86 2b 	sts	0x2B86, r24
     498:	90 93 87 2b 	sts	0x2B87, r25
     49c:	87 e0       	ldi	r24, 0x07	; 7
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	80 93 88 2b 	sts	0x2B88, r24
     4a4:	90 93 89 2b 	sts	0x2B89, r25
     4a8:	81 e0       	ldi	r24, 0x01	; 1
     4aa:	08 95       	ret
     4ac:	80 e0       	ldi	r24, 0x00	; 0
     4ae:	08 95       	ret
     4b0:	80 e0       	ldi	r24, 0x00	; 0
     4b2:	08 95       	ret
     4b4:	80 e0       	ldi	r24, 0x00	; 0
     4b6:	08 95       	ret
     4b8:	80 e0       	ldi	r24, 0x00	; 0
     4ba:	08 95       	ret
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	08 95       	ret
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	08 95       	ret

000004c4 <udi_cdc_line_coding_received>:
     4c4:	08 95       	ret

000004c6 <udi_cdc_tx_send>:
     4c6:	ff 92       	push	r15
     4c8:	0f 93       	push	r16
     4ca:	1f 93       	push	r17
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
     4d0:	80 91 67 28 	lds	r24, 0x2867
     4d4:	81 11       	cpse	r24, r1
     4d6:	9c c0       	rjmp	.+312    	; 0x610 <udi_cdc_tx_send+0x14a>
     4d8:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <udd_is_high_speed>
     4dc:	88 23       	and	r24, r24
     4de:	51 f0       	breq	.+20     	; 0x4f4 <udi_cdc_tx_send+0x2e>
     4e0:	c0 91 68 28 	lds	r28, 0x2868
     4e4:	d0 91 69 28 	lds	r29, 0x2869
     4e8:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <udd_get_micro_frame_number>
     4ec:	c8 17       	cp	r28, r24
     4ee:	d9 07       	cpc	r29, r25
     4f0:	59 f4       	brne	.+22     	; 0x508 <udi_cdc_tx_send+0x42>
     4f2:	8e c0       	rjmp	.+284    	; 0x610 <udi_cdc_tx_send+0x14a>
     4f4:	c0 91 68 28 	lds	r28, 0x2868
     4f8:	d0 91 69 28 	lds	r29, 0x2869
     4fc:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <udd_get_frame_number>
     500:	c8 17       	cp	r28, r24
     502:	d9 07       	cpc	r29, r25
     504:	09 f4       	brne	.+2      	; 0x508 <udi_cdc_tx_send+0x42>
     506:	84 c0       	rjmp	.+264    	; 0x610 <udi_cdc_tx_send+0x14a>
     508:	df b7       	in	r29, 0x3f	; 63
     50a:	f8 94       	cli
     50c:	c0 91 6a 28 	lds	r28, 0x286A
     510:	ec 2f       	mov	r30, r28
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	ee 0f       	add	r30, r30
     516:	ff 1f       	adc	r31, r31
     518:	e5 59       	subi	r30, 0x95	; 149
     51a:	f7 4d       	sbci	r31, 0xD7	; 215
     51c:	80 81       	ld	r24, Z
     51e:	91 81       	ldd	r25, Z+1	; 0x01
     520:	89 2b       	or	r24, r25
     522:	09 f5       	brne	.+66     	; 0x566 <udi_cdc_tx_send+0xa0>
     524:	80 91 64 28 	lds	r24, 0x2864
     528:	90 91 65 28 	lds	r25, 0x2865
     52c:	01 96       	adiw	r24, 0x01	; 1
     52e:	80 93 64 28 	sts	0x2864, r24
     532:	90 93 65 28 	sts	0x2865, r25
     536:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <udd_is_high_speed>
     53a:	81 11       	cpse	r24, r1
     53c:	07 c0       	rjmp	.+14     	; 0x54c <udi_cdc_tx_send+0x86>
     53e:	80 91 64 28 	lds	r24, 0x2864
     542:	90 91 65 28 	lds	r25, 0x2865
     546:	84 36       	cpi	r24, 0x64	; 100
     548:	91 05       	cpc	r25, r1
     54a:	58 f0       	brcs	.+22     	; 0x562 <udi_cdc_tx_send+0x9c>
     54c:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <udd_is_high_speed>
     550:	88 23       	and	r24, r24
     552:	49 f0       	breq	.+18     	; 0x566 <udi_cdc_tx_send+0xa0>
     554:	80 91 64 28 	lds	r24, 0x2864
     558:	90 91 65 28 	lds	r25, 0x2865
     55c:	80 32       	cpi	r24, 0x20	; 32
     55e:	93 40       	sbci	r25, 0x03	; 3
     560:	10 f4       	brcc	.+4      	; 0x566 <udi_cdc_tx_send+0xa0>
     562:	df bf       	out	0x3f, r29	; 63
     564:	55 c0       	rjmp	.+170    	; 0x610 <udi_cdc_tx_send+0x14a>
     566:	10 92 64 28 	sts	0x2864, r1
     56a:	10 92 65 28 	sts	0x2865, r1
     56e:	80 91 66 28 	lds	r24, 0x2866
     572:	81 11       	cpse	r24, r1
     574:	06 c0       	rjmp	.+12     	; 0x582 <udi_cdc_tx_send+0xbc>
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	c1 11       	cpse	r28, r1
     57a:	80 e0       	ldi	r24, 0x00	; 0
     57c:	80 93 6a 28 	sts	0x286A, r24
     580:	04 c0       	rjmp	.+8      	; 0x58a <udi_cdc_tx_send+0xc4>
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	c1 11       	cpse	r28, r1
     586:	80 e0       	ldi	r24, 0x00	; 0
     588:	c8 2f       	mov	r28, r24
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	80 93 67 28 	sts	0x2867, r24
     590:	df bf       	out	0x3f, r29	; 63
     592:	d0 e0       	ldi	r29, 0x00	; 0
     594:	fe 01       	movw	r30, r28
     596:	ee 0f       	add	r30, r30
     598:	ff 1f       	adc	r31, r31
     59a:	e5 59       	subi	r30, 0x95	; 149
     59c:	f7 4d       	sbci	r31, 0xD7	; 215
     59e:	ff 24       	eor	r15, r15
     5a0:	f3 94       	inc	r15
     5a2:	80 81       	ld	r24, Z
     5a4:	91 81       	ldd	r25, Z+1	; 0x01
     5a6:	80 34       	cpi	r24, 0x40	; 64
     5a8:	91 05       	cpc	r25, r1
     5aa:	09 f4       	brne	.+2      	; 0x5ae <udi_cdc_tx_send+0xe8>
     5ac:	f1 2c       	mov	r15, r1
     5ae:	ff 20       	and	r15, r15
     5b0:	91 f0       	breq	.+36     	; 0x5d6 <udi_cdc_tx_send+0x110>
     5b2:	0e 94 e2 0e 	call	0x1dc4	; 0x1dc4 <udd_is_high_speed>
     5b6:	88 23       	and	r24, r24
     5b8:	39 f0       	breq	.+14     	; 0x5c8 <udi_cdc_tx_send+0x102>
     5ba:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <udd_get_micro_frame_number>
     5be:	80 93 68 28 	sts	0x2868, r24
     5c2:	90 93 69 28 	sts	0x2869, r25
     5c6:	0b c0       	rjmp	.+22     	; 0x5de <udi_cdc_tx_send+0x118>
     5c8:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <udd_get_frame_number>
     5cc:	80 93 68 28 	sts	0x2868, r24
     5d0:	90 93 69 28 	sts	0x2869, r25
     5d4:	04 c0       	rjmp	.+8      	; 0x5de <udi_cdc_tx_send+0x118>
     5d6:	10 92 68 28 	sts	0x2868, r1
     5da:	10 92 69 28 	sts	0x2869, r1
     5de:	fe 01       	movw	r30, r28
     5e0:	ee 0f       	add	r30, r30
     5e2:	ff 1f       	adc	r31, r31
     5e4:	e5 59       	subi	r30, 0x95	; 149
     5e6:	f7 4d       	sbci	r31, 0xD7	; 215
     5e8:	20 81       	ld	r18, Z
     5ea:	31 81       	ldd	r19, Z+1	; 0x01
     5ec:	ae 01       	movw	r20, r28
     5ee:	00 24       	eor	r0, r0
     5f0:	56 95       	lsr	r21
     5f2:	47 95       	ror	r20
     5f4:	07 94       	ror	r0
     5f6:	56 95       	lsr	r21
     5f8:	47 95       	ror	r20
     5fa:	07 94       	ror	r0
     5fc:	54 2f       	mov	r21, r20
     5fe:	40 2d       	mov	r20, r0
     600:	40 59       	subi	r20, 0x90	; 144
     602:	57 4d       	sbci	r21, 0xD7	; 215
     604:	0e e0       	ldi	r16, 0x0E	; 14
     606:	13 e0       	ldi	r17, 0x03	; 3
     608:	6f 2d       	mov	r22, r15
     60a:	81 e8       	ldi	r24, 0x81	; 129
     60c:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <udd_ep_run>
     610:	df 91       	pop	r29
     612:	cf 91       	pop	r28
     614:	1f 91       	pop	r17
     616:	0f 91       	pop	r16
     618:	ff 90       	pop	r15
     61a:	08 95       	ret

0000061c <udi_cdc_data_sent>:
     61c:	81 11       	cpse	r24, r1
     61e:	15 c0       	rjmp	.+42     	; 0x64a <udi_cdc_data_sent+0x2e>
     620:	20 91 6a 28 	lds	r18, 0x286A
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	22 23       	and	r18, r18
     62a:	11 f0       	breq	.+4      	; 0x630 <udi_cdc_data_sent+0x14>
     62c:	80 e0       	ldi	r24, 0x00	; 0
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	fc 01       	movw	r30, r24
     632:	ee 0f       	add	r30, r30
     634:	ff 1f       	adc	r31, r31
     636:	e5 59       	subi	r30, 0x95	; 149
     638:	f7 4d       	sbci	r31, 0xD7	; 215
     63a:	10 82       	st	Z, r1
     63c:	11 82       	std	Z+1, r1	; 0x01
     63e:	10 92 66 28 	sts	0x2866, r1
     642:	10 92 67 28 	sts	0x2867, r1
     646:	80 e0       	ldi	r24, 0x00	; 0
     648:	3e cf       	rjmp	.-388    	; 0x4c6 <udi_cdc_tx_send>
     64a:	08 95       	ret

0000064c <udi_cdc_data_sof_notify>:
     64c:	80 e0       	ldi	r24, 0x00	; 0
     64e:	3b cf       	rjmp	.-394    	; 0x4c6 <udi_cdc_tx_send>
     650:	08 95       	ret

00000652 <udi_cdc_multi_get_nb_received_data>:
     652:	4f b7       	in	r20, 0x3f	; 63
     654:	f8 94       	cli
     656:	20 91 f1 28 	lds	r18, 0x28F1
     65a:	30 91 f2 28 	lds	r19, 0x28F2
     65e:	e0 91 f3 28 	lds	r30, 0x28F3
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	ee 0f       	add	r30, r30
     666:	ff 1f       	adc	r31, r31
     668:	ec 50       	subi	r30, 0x0C	; 12
     66a:	f7 4d       	sbci	r31, 0xD7	; 215
     66c:	80 81       	ld	r24, Z
     66e:	91 81       	ldd	r25, Z+1	; 0x01
     670:	82 1b       	sub	r24, r18
     672:	93 0b       	sbc	r25, r19
     674:	4f bf       	out	0x3f, r20	; 63
     676:	08 95       	ret

00000678 <udi_cdc_multi_is_rx_ready>:
     678:	ec df       	rcall	.-40     	; 0x652 <udi_cdc_multi_get_nb_received_data>
     67a:	21 e0       	ldi	r18, 0x01	; 1
     67c:	89 2b       	or	r24, r25
     67e:	09 f4       	brne	.+2      	; 0x682 <udi_cdc_multi_is_rx_ready+0xa>
     680:	20 e0       	ldi	r18, 0x00	; 0
     682:	82 2f       	mov	r24, r18
     684:	08 95       	ret

00000686 <udi_cdc_rx_start>:
     686:	0f 93       	push	r16
     688:	1f 93       	push	r17
     68a:	cf 93       	push	r28
     68c:	df 93       	push	r29
     68e:	4f b7       	in	r20, 0x3f	; 63
     690:	f8 94       	cli
     692:	50 91 f3 28 	lds	r21, 0x28F3
     696:	80 91 f0 28 	lds	r24, 0x28F0
     69a:	81 11       	cpse	r24, r1
     69c:	10 c0       	rjmp	.+32     	; 0x6be <udi_cdc_rx_start+0x38>
     69e:	20 91 f1 28 	lds	r18, 0x28F1
     6a2:	30 91 f2 28 	lds	r19, 0x28F2
     6a6:	c5 2f       	mov	r28, r21
     6a8:	d0 e0       	ldi	r29, 0x00	; 0
     6aa:	fe 01       	movw	r30, r28
     6ac:	ee 0f       	add	r30, r30
     6ae:	ff 1f       	adc	r31, r31
     6b0:	ec 50       	subi	r30, 0x0C	; 12
     6b2:	f7 4d       	sbci	r31, 0xD7	; 215
     6b4:	80 81       	ld	r24, Z
     6b6:	91 81       	ldd	r25, Z+1	; 0x01
     6b8:	28 17       	cp	r18, r24
     6ba:	39 07       	cpc	r19, r25
     6bc:	18 f4       	brcc	.+6      	; 0x6c4 <udi_cdc_rx_start+0x3e>
     6be:	4f bf       	out	0x3f, r20	; 63
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	23 c0       	rjmp	.+70     	; 0x70a <udi_cdc_rx_start+0x84>
     6c4:	10 92 f1 28 	sts	0x28F1, r1
     6c8:	10 92 f2 28 	sts	0x28F2, r1
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	51 11       	cpse	r21, r1
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	80 93 f3 28 	sts	0x28F3, r24
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	80 93 f0 28 	sts	0x28F0, r24
     6dc:	4f bf       	out	0x3f, r20	; 63
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	cb df       	rcall	.-106    	; 0x678 <udi_cdc_multi_is_rx_ready>
     6e2:	ae 01       	movw	r20, r28
     6e4:	00 24       	eor	r0, r0
     6e6:	56 95       	lsr	r21
     6e8:	47 95       	ror	r20
     6ea:	07 94       	ror	r0
     6ec:	56 95       	lsr	r21
     6ee:	47 95       	ror	r20
     6f0:	07 94       	ror	r0
     6f2:	54 2f       	mov	r21, r20
     6f4:	40 2d       	mov	r20, r0
     6f6:	48 50       	subi	r20, 0x08	; 8
     6f8:	57 4d       	sbci	r21, 0xD7	; 215
     6fa:	0c eb       	ldi	r16, 0xBC	; 188
     6fc:	13 e0       	ldi	r17, 0x03	; 3
     6fe:	20 e4       	ldi	r18, 0x40	; 64
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	61 e0       	ldi	r22, 0x01	; 1
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <udd_ep_run>
     70a:	df 91       	pop	r29
     70c:	cf 91       	pop	r28
     70e:	1f 91       	pop	r17
     710:	0f 91       	pop	r16
     712:	08 95       	ret

00000714 <udi_cdc_data_enable>:
     714:	10 92 79 29 	sts	0x2979, r1
     718:	10 92 67 28 	sts	0x2867, r1
     71c:	10 92 66 28 	sts	0x2866, r1
     720:	10 92 6a 28 	sts	0x286A, r1
     724:	10 92 6b 28 	sts	0x286B, r1
     728:	10 92 6c 28 	sts	0x286C, r1
     72c:	10 92 6d 28 	sts	0x286D, r1
     730:	10 92 6e 28 	sts	0x286E, r1
     734:	10 92 68 28 	sts	0x2868, r1
     738:	10 92 69 28 	sts	0x2869, r1
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	c3 de       	rcall	.-634    	; 0x4c6 <udi_cdc_tx_send>
     740:	10 92 f0 28 	sts	0x28F0, r1
     744:	10 92 f3 28 	sts	0x28F3, r1
     748:	10 92 f4 28 	sts	0x28F4, r1
     74c:	10 92 f5 28 	sts	0x28F5, r1
     750:	10 92 f1 28 	sts	0x28F1, r1
     754:	10 92 f2 28 	sts	0x28F2, r1
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	95 df       	rcall	.-214    	; 0x686 <udi_cdc_rx_start>
     75c:	88 23       	and	r24, r24
     75e:	59 f0       	breq	.+22     	; 0x776 <udi_cdc_data_enable+0x62>
     760:	90 91 79 29 	lds	r25, 0x2979
     764:	9f 5f       	subi	r25, 0xFF	; 255
     766:	90 93 79 29 	sts	0x2979, r25
     76a:	90 91 79 29 	lds	r25, 0x2979
     76e:	91 30       	cpi	r25, 0x01	; 1
     770:	11 f4       	brne	.+4      	; 0x776 <udi_cdc_data_enable+0x62>
     772:	90 93 78 29 	sts	0x2978, r25
     776:	08 95       	ret

00000778 <udi_cdc_data_received>:
     778:	0f 93       	push	r16
     77a:	1f 93       	push	r17
     77c:	94 2f       	mov	r25, r20
     77e:	81 11       	cpse	r24, r1
     780:	29 c0       	rjmp	.+82     	; 0x7d4 <udi_cdc_data_received+0x5c>
     782:	80 91 f3 28 	lds	r24, 0x28F3
     786:	e1 e0       	ldi	r30, 0x01	; 1
     788:	81 11       	cpse	r24, r1
     78a:	e0 e0       	ldi	r30, 0x00	; 0
     78c:	61 15       	cp	r22, r1
     78e:	71 05       	cpc	r23, r1
     790:	b1 f4       	brne	.+44     	; 0x7be <udi_cdc_data_received+0x46>
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	00 24       	eor	r0, r0
     796:	f6 95       	lsr	r31
     798:	e7 95       	ror	r30
     79a:	07 94       	ror	r0
     79c:	f6 95       	lsr	r31
     79e:	e7 95       	ror	r30
     7a0:	07 94       	ror	r0
     7a2:	fe 2f       	mov	r31, r30
     7a4:	e0 2d       	mov	r30, r0
     7a6:	af 01       	movw	r20, r30
     7a8:	48 50       	subi	r20, 0x08	; 8
     7aa:	57 4d       	sbci	r21, 0xD7	; 215
     7ac:	0c eb       	ldi	r16, 0xBC	; 188
     7ae:	13 e0       	ldi	r17, 0x03	; 3
     7b0:	20 e4       	ldi	r18, 0x40	; 64
     7b2:	30 e0       	ldi	r19, 0x00	; 0
     7b4:	61 e0       	ldi	r22, 0x01	; 1
     7b6:	89 2f       	mov	r24, r25
     7b8:	0e 94 a1 0f 	call	0x1f42	; 0x1f42 <udd_ep_run>
     7bc:	0b c0       	rjmp	.+22     	; 0x7d4 <udi_cdc_data_received+0x5c>
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	ee 0f       	add	r30, r30
     7c2:	ff 1f       	adc	r31, r31
     7c4:	ec 50       	subi	r30, 0x0C	; 12
     7c6:	f7 4d       	sbci	r31, 0xD7	; 215
     7c8:	60 83       	st	Z, r22
     7ca:	71 83       	std	Z+1, r23	; 0x01
     7cc:	10 92 f0 28 	sts	0x28F0, r1
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	59 df       	rcall	.-334    	; 0x686 <udi_cdc_rx_start>
     7d4:	1f 91       	pop	r17
     7d6:	0f 91       	pop	r16
     7d8:	08 95       	ret

000007da <udi_cdc_is_rx_ready>:
     7da:	80 e0       	ldi	r24, 0x00	; 0
     7dc:	4d cf       	rjmp	.-358    	; 0x678 <udi_cdc_multi_is_rx_ready>
     7de:	08 95       	ret

000007e0 <udi_cdc_multi_getc>:
     7e0:	1f 93       	push	r17
     7e2:	cf 93       	push	r28
     7e4:	df 93       	push	r29
     7e6:	11 e0       	ldi	r17, 0x01	; 1
     7e8:	80 91 8e 29 	lds	r24, 0x298E
     7ec:	89 30       	cpi	r24, 0x09	; 9
     7ee:	09 f0       	breq	.+2      	; 0x7f2 <udi_cdc_multi_getc+0x12>
     7f0:	10 e0       	ldi	r17, 0x00	; 0
     7f2:	60 e0       	ldi	r22, 0x00	; 0
     7f4:	70 e0       	ldi	r23, 0x00	; 0
     7f6:	3f b7       	in	r19, 0x3f	; 63
     7f8:	f8 94       	cli
     7fa:	80 91 f1 28 	lds	r24, 0x28F1
     7fe:	90 91 f2 28 	lds	r25, 0x28F2
     802:	20 91 f3 28 	lds	r18, 0x28F3
     806:	3f bf       	out	0x3f, r19	; 63
     808:	30 e0       	ldi	r19, 0x00	; 0
     80a:	f9 01       	movw	r30, r18
     80c:	ee 0f       	add	r30, r30
     80e:	ff 1f       	adc	r31, r31
     810:	ec 50       	subi	r30, 0x0C	; 12
     812:	f7 4d       	sbci	r31, 0xD7	; 215
     814:	40 81       	ld	r20, Z
     816:	51 81       	ldd	r21, Z+1	; 0x01
     818:	84 17       	cp	r24, r20
     81a:	95 07       	cpc	r25, r21
     81c:	30 f0       	brcs	.+12     	; 0x82a <udi_cdc_multi_getc+0x4a>
     81e:	80 91 78 29 	lds	r24, 0x2978
     822:	81 11       	cpse	r24, r1
     824:	e8 cf       	rjmp	.-48     	; 0x7f6 <udi_cdc_multi_getc+0x16>
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	20 c0       	rjmp	.+64     	; 0x86a <udi_cdc_multi_getc+0x8a>
     82a:	f9 01       	movw	r30, r18
     82c:	00 24       	eor	r0, r0
     82e:	f6 95       	lsr	r31
     830:	e7 95       	ror	r30
     832:	07 94       	ror	r0
     834:	f6 95       	lsr	r31
     836:	e7 95       	ror	r30
     838:	07 94       	ror	r0
     83a:	fe 2f       	mov	r31, r30
     83c:	e0 2d       	mov	r30, r0
     83e:	e8 0f       	add	r30, r24
     840:	f9 1f       	adc	r31, r25
     842:	e8 50       	subi	r30, 0x08	; 8
     844:	f7 4d       	sbci	r31, 0xD7	; 215
     846:	20 81       	ld	r18, Z
     848:	eb 01       	movw	r28, r22
     84a:	c2 2b       	or	r28, r18
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	80 93 f1 28 	sts	0x28F1, r24
     852:	90 93 f2 28 	sts	0x28F2, r25
     856:	80 e0       	ldi	r24, 0x00	; 0
     858:	16 df       	rcall	.-468    	; 0x686 <udi_cdc_rx_start>
     85a:	11 23       	and	r17, r17
     85c:	21 f0       	breq	.+8      	; 0x866 <udi_cdc_multi_getc+0x86>
     85e:	7c 2f       	mov	r23, r28
     860:	66 27       	eor	r22, r22
     862:	10 e0       	ldi	r17, 0x00	; 0
     864:	c8 cf       	rjmp	.-112    	; 0x7f6 <udi_cdc_multi_getc+0x16>
     866:	8c 2f       	mov	r24, r28
     868:	9d 2f       	mov	r25, r29
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	1f 91       	pop	r17
     870:	08 95       	ret

00000872 <udi_cdc_getc>:
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	b5 cf       	rjmp	.-150    	; 0x7e0 <udi_cdc_multi_getc>
     876:	08 95       	ret

00000878 <udi_cdc_multi_get_free_tx_buffer>:
     878:	9f b7       	in	r25, 0x3f	; 63
     87a:	f8 94       	cli
     87c:	80 91 6a 28 	lds	r24, 0x286A
     880:	e8 2f       	mov	r30, r24
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	ee 0f       	add	r30, r30
     886:	ff 1f       	adc	r31, r31
     888:	e5 59       	subi	r30, 0x95	; 149
     88a:	f7 4d       	sbci	r31, 0xD7	; 215
     88c:	20 81       	ld	r18, Z
     88e:	31 81       	ldd	r19, Z+1	; 0x01
     890:	20 34       	cpi	r18, 0x40	; 64
     892:	31 05       	cpc	r19, r1
     894:	89 f4       	brne	.+34     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     896:	40 91 67 28 	lds	r20, 0x2867
     89a:	41 11       	cpse	r20, r1
     89c:	0d c0       	rjmp	.+26     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     89e:	40 91 66 28 	lds	r20, 0x2866
     8a2:	41 11       	cpse	r20, r1
     8a4:	09 c0       	rjmp	.+18     	; 0x8b8 <udi_cdc_multi_get_free_tx_buffer+0x40>
     8a6:	21 e0       	ldi	r18, 0x01	; 1
     8a8:	20 93 66 28 	sts	0x2866, r18
     8ac:	81 11       	cpse	r24, r1
     8ae:	20 e0       	ldi	r18, 0x00	; 0
     8b0:	20 93 6a 28 	sts	0x286A, r18
     8b4:	20 e0       	ldi	r18, 0x00	; 0
     8b6:	30 e0       	ldi	r19, 0x00	; 0
     8b8:	9f bf       	out	0x3f, r25	; 63
     8ba:	80 e4       	ldi	r24, 0x40	; 64
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	82 1b       	sub	r24, r18
     8c0:	93 0b       	sbc	r25, r19
     8c2:	08 95       	ret

000008c4 <udi_cdc_multi_is_tx_ready>:
     8c4:	d9 df       	rcall	.-78     	; 0x878 <udi_cdc_multi_get_free_tx_buffer>
     8c6:	21 e0       	ldi	r18, 0x01	; 1
     8c8:	89 2b       	or	r24, r25
     8ca:	09 f4       	brne	.+2      	; 0x8ce <udi_cdc_multi_is_tx_ready+0xa>
     8cc:	20 e0       	ldi	r18, 0x00	; 0
     8ce:	82 2f       	mov	r24, r18
     8d0:	08 95       	ret

000008d2 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
     8d2:	1f 93       	push	r17
     8d4:	cf 93       	push	r28
     8d6:	df 93       	push	r29
     8d8:	16 2f       	mov	r17, r22
     8da:	c7 2f       	mov	r28, r23

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
     8dc:	d1 e0       	ldi	r29, 0x01	; 1
     8de:	80 91 8e 29 	lds	r24, 0x298E
     8e2:	89 30       	cpi	r24, 0x09	; 9
     8e4:	09 f0       	breq	.+2      	; 0x8e8 <udi_cdc_multi_putc+0x16>
     8e6:	d0 e0       	ldi	r29, 0x00	; 0

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	ec df       	rcall	.-40     	; 0x8c4 <udi_cdc_multi_is_tx_ready>
     8ec:	81 11       	cpse	r24, r1
     8ee:	07 c0       	rjmp	.+14     	; 0x8fe <udi_cdc_multi_putc+0x2c>
		if (!udi_cdc_data_running) {
     8f0:	80 91 78 29 	lds	r24, 0x2978
     8f4:	81 11       	cpse	r24, r1
     8f6:	f8 cf       	rjmp	.-16     	; 0x8e8 <udi_cdc_multi_putc+0x16>
			return false;
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	2b c0       	rjmp	.+86     	; 0x954 <udi_cdc_multi_putc+0x82>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     8fe:	6f b7       	in	r22, 0x3f	; 63
	cpu_irq_disable();
     900:	f8 94       	cli
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     902:	20 91 6a 28 	lds	r18, 0x286A
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	f9 01       	movw	r30, r18
     90a:	ee 0f       	add	r30, r30
     90c:	ff 1f       	adc	r31, r31
     90e:	e5 59       	subi	r30, 0x95	; 149
     910:	f7 4d       	sbci	r31, 0xD7	; 215
     912:	80 81       	ld	r24, Z
     914:	91 81       	ldd	r25, Z+1	; 0x01
     916:	ac 01       	movw	r20, r24
     918:	4f 5f       	subi	r20, 0xFF	; 255
     91a:	5f 4f       	sbci	r21, 0xFF	; 255
     91c:	40 83       	st	Z, r20
     91e:	51 83       	std	Z+1, r21	; 0x01
     920:	f9 01       	movw	r30, r18
     922:	00 24       	eor	r0, r0
     924:	f6 95       	lsr	r31
     926:	e7 95       	ror	r30
     928:	07 94       	ror	r0
     92a:	f6 95       	lsr	r31
     92c:	e7 95       	ror	r30
     92e:	07 94       	ror	r0
     930:	fe 2f       	mov	r31, r30
     932:	e0 2d       	mov	r30, r0
     934:	8e 0f       	add	r24, r30
     936:	9f 1f       	adc	r25, r31
     938:	fc 01       	movw	r30, r24
     93a:	e0 59       	subi	r30, 0x90	; 144
     93c:	f7 4d       	sbci	r31, 0xD7	; 215
     93e:	10 83       	st	Z, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     940:	6f bf       	out	0x3f, r22	; 63
	cpu_irq_restore(flags);

	if (b_databit_9) {
     942:	dd 23       	and	r29, r29
     944:	29 f0       	breq	.+10     	; 0x950 <udi_cdc_multi_putc+0x7e>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
     946:	1c 2f       	mov	r17, r28
     948:	cc 0f       	add	r28, r28
     94a:	cc 0b       	sbc	r28, r28
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
     94c:	d0 e0       	ldi	r29, 0x00	; 0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
     94e:	cc cf       	rjmp	.-104    	; 0x8e8 <udi_cdc_multi_putc+0x16>
	}
	return true;
     950:	81 e0       	ldi	r24, 0x01	; 1
     952:	90 e0       	ldi	r25, 0x00	; 0
}
     954:	df 91       	pop	r29
     956:	cf 91       	pop	r28
     958:	1f 91       	pop	r17
     95a:	08 95       	ret

0000095c <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
	return udi_cdc_multi_putc(0, value);
     95c:	bc 01       	movw	r22, r24
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	b8 cf       	rjmp	.-144    	; 0x8d2 <udi_cdc_multi_putc>
}
     962:	08 95       	ret

00000964 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
     964:	e0 91 94 29 	lds	r30, 0x2994
     968:	f0 91 95 29 	lds	r31, 0x2995
     96c:	01 90       	ld	r0, Z+
     96e:	f0 81       	ld	r31, Z
     970:	e0 2d       	mov	r30, r0
     972:	22 81       	ldd	r18, Z+2	; 0x02
     974:	33 81       	ldd	r19, Z+3	; 0x03
     976:	2e 0f       	add	r18, r30
     978:	3f 1f       	adc	r19, r31
     97a:	fc 01       	movw	r30, r24
     97c:	40 81       	ld	r20, Z
     97e:	e4 0f       	add	r30, r20
     980:	f1 1d       	adc	r31, r1
     982:	e2 17       	cp	r30, r18
     984:	f3 07       	cpc	r31, r19
     986:	a0 f4       	brcc	.+40     	; 0x9b0 <udc_next_desc_in_iface+0x4c>
     988:	81 81       	ldd	r24, Z+1	; 0x01
     98a:	84 30       	cpi	r24, 0x04	; 4
     98c:	a1 f0       	breq	.+40     	; 0x9b6 <udc_next_desc_in_iface+0x52>
     98e:	86 13       	cpse	r24, r22
     990:	06 c0       	rjmp	.+12     	; 0x99e <udc_next_desc_in_iface+0x3a>
     992:	14 c0       	rjmp	.+40     	; 0x9bc <udc_next_desc_in_iface+0x58>
     994:	81 81       	ldd	r24, Z+1	; 0x01
     996:	84 30       	cpi	r24, 0x04	; 4
     998:	a1 f0       	breq	.+40     	; 0x9c2 <udc_next_desc_in_iface+0x5e>
     99a:	86 17       	cp	r24, r22
     99c:	a9 f0       	breq	.+42     	; 0x9c8 <udc_next_desc_in_iface+0x64>
     99e:	80 81       	ld	r24, Z
     9a0:	e8 0f       	add	r30, r24
     9a2:	f1 1d       	adc	r31, r1
     9a4:	e2 17       	cp	r30, r18
     9a6:	f3 07       	cpc	r31, r19
     9a8:	a8 f3       	brcs	.-22     	; 0x994 <udc_next_desc_in_iface+0x30>
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	08 95       	ret
     9b0:	80 e0       	ldi	r24, 0x00	; 0
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	08 95       	ret
     9b6:	80 e0       	ldi	r24, 0x00	; 0
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	08 95       	ret
     9bc:	8e 2f       	mov	r24, r30
     9be:	9f 2f       	mov	r25, r31
     9c0:	08 95       	ret
     9c2:	80 e0       	ldi	r24, 0x00	; 0
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	08 95       	ret
     9c8:	8e 2f       	mov	r24, r30
     9ca:	9f 2f       	mov	r25, r31
     9cc:	08 95       	ret

000009ce <udc_valid_address>:
     9ce:	80 91 80 2b 	lds	r24, 0x2B80
     9d2:	8f 77       	andi	r24, 0x7F	; 127
     9d4:	0c 94 e4 0e 	jmp	0x1dc8	; 0x1dc8 <udd_set_address>
     9d8:	08 95       	ret

000009da <udc_update_iface_desc>:
     9da:	90 91 96 29 	lds	r25, 0x2996
     9de:	99 23       	and	r25, r25
     9e0:	81 f1       	breq	.+96     	; 0xa42 <udc_update_iface_desc+0x68>
     9e2:	e0 91 94 29 	lds	r30, 0x2994
     9e6:	f0 91 95 29 	lds	r31, 0x2995
     9ea:	01 90       	ld	r0, Z+
     9ec:	f0 81       	ld	r31, Z
     9ee:	e0 2d       	mov	r30, r0
     9f0:	94 81       	ldd	r25, Z+4	; 0x04
     9f2:	89 17       	cp	r24, r25
     9f4:	40 f5       	brcc	.+80     	; 0xa46 <udc_update_iface_desc+0x6c>
     9f6:	e0 93 92 29 	sts	0x2992, r30
     9fa:	f0 93 93 29 	sts	0x2993, r31
     9fe:	22 81       	ldd	r18, Z+2	; 0x02
     a00:	33 81       	ldd	r19, Z+3	; 0x03
     a02:	2e 0f       	add	r18, r30
     a04:	3f 1f       	adc	r19, r31
     a06:	e2 17       	cp	r30, r18
     a08:	f3 07       	cpc	r31, r19
     a0a:	f8 f4       	brcc	.+62     	; 0xa4a <udc_update_iface_desc+0x70>
     a0c:	91 81       	ldd	r25, Z+1	; 0x01
     a0e:	94 30       	cpi	r25, 0x04	; 4
     a10:	61 f4       	brne	.+24     	; 0xa2a <udc_update_iface_desc+0x50>
     a12:	92 81       	ldd	r25, Z+2	; 0x02
     a14:	98 13       	cpse	r25, r24
     a16:	09 c0       	rjmp	.+18     	; 0xa2a <udc_update_iface_desc+0x50>
     a18:	93 81       	ldd	r25, Z+3	; 0x03
     a1a:	96 13       	cpse	r25, r22
     a1c:	06 c0       	rjmp	.+12     	; 0xa2a <udc_update_iface_desc+0x50>
     a1e:	e0 93 92 29 	sts	0x2992, r30
     a22:	f0 93 93 29 	sts	0x2993, r31
     a26:	81 e0       	ldi	r24, 0x01	; 1
     a28:	08 95       	ret
     a2a:	90 81       	ld	r25, Z
     a2c:	e9 0f       	add	r30, r25
     a2e:	f1 1d       	adc	r31, r1
     a30:	e2 17       	cp	r30, r18
     a32:	f3 07       	cpc	r31, r19
     a34:	58 f3       	brcs	.-42     	; 0xa0c <udc_update_iface_desc+0x32>
     a36:	e0 93 92 29 	sts	0x2992, r30
     a3a:	f0 93 93 29 	sts	0x2993, r31
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	08 95       	ret
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	08 95       	ret
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	08 95       	ret
     a4a:	80 e0       	ldi	r24, 0x00	; 0
     a4c:	08 95       	ret

00000a4e <udc_iface_disable>:
     a4e:	ff 92       	push	r15
     a50:	0f 93       	push	r16
     a52:	1f 93       	push	r17
     a54:	cf 93       	push	r28
     a56:	df 93       	push	r29
     a58:	c8 2f       	mov	r28, r24
     a5a:	60 e0       	ldi	r22, 0x00	; 0
     a5c:	be df       	rcall	.-132    	; 0x9da <udc_update_iface_desc>
     a5e:	f8 2e       	mov	r15, r24
     a60:	88 23       	and	r24, r24
     a62:	81 f1       	breq	.+96     	; 0xac4 <udc_iface_disable+0x76>
     a64:	a0 91 94 29 	lds	r26, 0x2994
     a68:	b0 91 95 29 	lds	r27, 0x2995
     a6c:	ec 2f       	mov	r30, r28
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	ee 0f       	add	r30, r30
     a72:	ff 1f       	adc	r31, r31
     a74:	12 96       	adiw	r26, 0x02	; 2
     a76:	2d 91       	ld	r18, X+
     a78:	3c 91       	ld	r19, X
     a7a:	13 97       	sbiw	r26, 0x03	; 3
     a7c:	e2 0f       	add	r30, r18
     a7e:	f3 1f       	adc	r31, r19
     a80:	00 81       	ld	r16, Z
     a82:	11 81       	ldd	r17, Z+1	; 0x01
     a84:	d8 01       	movw	r26, r16
     a86:	16 96       	adiw	r26, 0x06	; 6
     a88:	ed 91       	ld	r30, X+
     a8a:	fc 91       	ld	r31, X
     a8c:	17 97       	sbiw	r26, 0x07	; 7
     a8e:	09 95       	icall
     a90:	68 2f       	mov	r22, r24
     a92:	8c 2f       	mov	r24, r28
     a94:	a2 df       	rcall	.-188    	; 0x9da <udc_update_iface_desc>
     a96:	f8 2e       	mov	r15, r24
     a98:	88 23       	and	r24, r24
     a9a:	a1 f0       	breq	.+40     	; 0xac4 <udc_iface_disable+0x76>
     a9c:	c0 91 92 29 	lds	r28, 0x2992
     aa0:	d0 91 93 29 	lds	r29, 0x2993
     aa4:	65 e0       	ldi	r22, 0x05	; 5
     aa6:	ce 01       	movw	r24, r28
     aa8:	5d df       	rcall	.-326    	; 0x964 <udc_next_desc_in_iface>
     aaa:	ec 01       	movw	r28, r24
     aac:	00 97       	sbiw	r24, 0x00	; 0
     aae:	21 f0       	breq	.+8      	; 0xab8 <udc_iface_disable+0x6a>
     ab0:	8a 81       	ldd	r24, Y+2	; 0x02
     ab2:	0e 94 62 10 	call	0x20c4	; 0x20c4 <udd_ep_free>
     ab6:	f6 cf       	rjmp	.-20     	; 0xaa4 <udc_iface_disable+0x56>
     ab8:	d8 01       	movw	r26, r16
     aba:	12 96       	adiw	r26, 0x02	; 2
     abc:	ed 91       	ld	r30, X+
     abe:	fc 91       	ld	r31, X
     ac0:	13 97       	sbiw	r26, 0x03	; 3
     ac2:	09 95       	icall
     ac4:	8f 2d       	mov	r24, r15
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	ff 90       	pop	r15
     ad0:	08 95       	ret

00000ad2 <udc_iface_enable>:
     ad2:	1f 93       	push	r17
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	18 2f       	mov	r17, r24
     ada:	7f df       	rcall	.-258    	; 0x9da <udc_update_iface_desc>
     adc:	88 23       	and	r24, r24
     ade:	41 f1       	breq	.+80     	; 0xb30 <udc_iface_enable+0x5e>
     ae0:	c0 91 92 29 	lds	r28, 0x2992
     ae4:	d0 91 93 29 	lds	r29, 0x2993
     ae8:	65 e0       	ldi	r22, 0x05	; 5
     aea:	ce 01       	movw	r24, r28
     aec:	3b df       	rcall	.-394    	; 0x964 <udc_next_desc_in_iface>
     aee:	ec 01       	movw	r28, r24
     af0:	00 97       	sbiw	r24, 0x00	; 0
     af2:	49 f0       	breq	.+18     	; 0xb06 <udc_iface_enable+0x34>
     af4:	4c 81       	ldd	r20, Y+4	; 0x04
     af6:	5d 81       	ldd	r21, Y+5	; 0x05
     af8:	6b 81       	ldd	r22, Y+3	; 0x03
     afa:	8a 81       	ldd	r24, Y+2	; 0x02
     afc:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <udd_ep_alloc>
     b00:	81 11       	cpse	r24, r1
     b02:	f2 cf       	rjmp	.-28     	; 0xae8 <udc_iface_enable+0x16>
     b04:	15 c0       	rjmp	.+42     	; 0xb30 <udc_iface_enable+0x5e>
     b06:	a0 91 94 29 	lds	r26, 0x2994
     b0a:	b0 91 95 29 	lds	r27, 0x2995
     b0e:	81 2f       	mov	r24, r17
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	88 0f       	add	r24, r24
     b14:	99 1f       	adc	r25, r25
     b16:	12 96       	adiw	r26, 0x02	; 2
     b18:	ed 91       	ld	r30, X+
     b1a:	fc 91       	ld	r31, X
     b1c:	13 97       	sbiw	r26, 0x03	; 3
     b1e:	e8 0f       	add	r30, r24
     b20:	f9 1f       	adc	r31, r25
     b22:	01 90       	ld	r0, Z+
     b24:	f0 81       	ld	r31, Z
     b26:	e0 2d       	mov	r30, r0
     b28:	01 90       	ld	r0, Z+
     b2a:	f0 81       	ld	r31, Z
     b2c:	e0 2d       	mov	r30, r0
     b2e:	09 95       	icall
     b30:	df 91       	pop	r29
     b32:	cf 91       	pop	r28
     b34:	1f 91       	pop	r17
     b36:	08 95       	ret

00000b38 <udc_start>:
     b38:	0c 94 78 0e 	jmp	0x1cf0	; 0x1cf0 <udd_enable>
     b3c:	08 95       	ret

00000b3e <udc_reset>:
     b3e:	cf 93       	push	r28
     b40:	80 91 96 29 	lds	r24, 0x2996
     b44:	88 23       	and	r24, r24
     b46:	c1 f0       	breq	.+48     	; 0xb78 <udc_reset+0x3a>
     b48:	e0 91 94 29 	lds	r30, 0x2994
     b4c:	f0 91 95 29 	lds	r31, 0x2995
     b50:	01 90       	ld	r0, Z+
     b52:	f0 81       	ld	r31, Z
     b54:	e0 2d       	mov	r30, r0
     b56:	84 81       	ldd	r24, Z+4	; 0x04
     b58:	88 23       	and	r24, r24
     b5a:	71 f0       	breq	.+28     	; 0xb78 <udc_reset+0x3a>
     b5c:	c0 e0       	ldi	r28, 0x00	; 0
     b5e:	8c 2f       	mov	r24, r28
     b60:	76 df       	rcall	.-276    	; 0xa4e <udc_iface_disable>
     b62:	cf 5f       	subi	r28, 0xFF	; 255
     b64:	e0 91 94 29 	lds	r30, 0x2994
     b68:	f0 91 95 29 	lds	r31, 0x2995
     b6c:	01 90       	ld	r0, Z+
     b6e:	f0 81       	ld	r31, Z
     b70:	e0 2d       	mov	r30, r0
     b72:	84 81       	ldd	r24, Z+4	; 0x04
     b74:	c8 17       	cp	r28, r24
     b76:	98 f3       	brcs	.-26     	; 0xb5e <udc_reset+0x20>
     b78:	10 92 96 29 	sts	0x2996, r1
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	80 93 9a 29 	sts	0x299A, r24
     b84:	90 93 9b 29 	sts	0x299B, r25
     b88:	cf 91       	pop	r28
     b8a:	08 95       	ret

00000b8c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
     b8c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
     b8e:	80 91 96 29 	lds	r24, 0x2996
     b92:	88 23       	and	r24, r24
     b94:	41 f1       	breq	.+80     	; 0xbe6 <udc_sof_notify+0x5a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     b96:	e0 91 94 29 	lds	r30, 0x2994
     b9a:	f0 91 95 29 	lds	r31, 0x2995
     b9e:	a0 81       	ld	r26, Z
     ba0:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     ba2:	14 96       	adiw	r26, 0x04	; 4
     ba4:	8c 91       	ld	r24, X
     ba6:	88 23       	and	r24, r24
     ba8:	f1 f0       	breq	.+60     	; 0xbe6 <udc_sof_notify+0x5a>
     baa:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     bac:	8c 2f       	mov	r24, r28
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	88 0f       	add	r24, r24
     bb2:	99 1f       	adc	r25, r25
     bb4:	02 80       	ldd	r0, Z+2	; 0x02
     bb6:	f3 81       	ldd	r31, Z+3	; 0x03
     bb8:	e0 2d       	mov	r30, r0
     bba:	e8 0f       	add	r30, r24
     bbc:	f9 1f       	adc	r31, r25
     bbe:	01 90       	ld	r0, Z+
     bc0:	f0 81       	ld	r31, Z
     bc2:	e0 2d       	mov	r30, r0
     bc4:	00 84       	ldd	r0, Z+8	; 0x08
     bc6:	f1 85       	ldd	r31, Z+9	; 0x09
     bc8:	e0 2d       	mov	r30, r0
     bca:	30 97       	sbiw	r30, 0x00	; 0
     bcc:	09 f0       	breq	.+2      	; 0xbd0 <udc_sof_notify+0x44>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     bce:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     bd0:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     bd2:	e0 91 94 29 	lds	r30, 0x2994
     bd6:	f0 91 95 29 	lds	r31, 0x2995
     bda:	a0 81       	ld	r26, Z
     bdc:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	8c 91       	ld	r24, X
     be2:	c8 17       	cp	r28, r24
     be4:	18 f3       	brcs	.-58     	; 0xbac <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
     be6:	cf 91       	pop	r28
     be8:	08 95       	ret

00000bea <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     bea:	ef 92       	push	r14
     bec:	ff 92       	push	r15
     bee:	0f 93       	push	r16
     bf0:	1f 93       	push	r17
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     bf6:	10 92 88 2b 	sts	0x2B88, r1
     bfa:	10 92 89 2b 	sts	0x2B89, r1
	udd_g_ctrlreq.callback = NULL;
     bfe:	10 92 8a 2b 	sts	0x2B8A, r1
     c02:	10 92 8b 2b 	sts	0x2B8B, r1
	udd_g_ctrlreq.over_under_run = NULL;
     c06:	10 92 8c 2b 	sts	0x2B8C, r1
     c0a:	10 92 8d 2b 	sts	0x2B8D, r1

	if (Udd_setup_is_in()) {
     c0e:	20 91 7e 2b 	lds	r18, 0x2B7E
     c12:	22 23       	and	r18, r18
     c14:	0c f0       	brlt	.+2      	; 0xc18 <udc_process_setup+0x2e>
     c16:	6f c2       	rjmp	.+1246   	; 0x10f6 <udc_process_setup+0x50c>
		if (udd_g_ctrlreq.req.wLength == 0) {
     c18:	80 91 84 2b 	lds	r24, 0x2B84
     c1c:	90 91 85 2b 	lds	r25, 0x2B85
     c20:	00 97       	sbiw	r24, 0x00	; 0
     c22:	09 f0       	breq	.+2      	; 0xc26 <udc_process_setup+0x3c>
     c24:	6d c2       	rjmp	.+1242   	; 0x1100 <udc_process_setup+0x516>
     c26:	63 c2       	rjmp	.+1222   	; 0x10ee <udc_process_setup+0x504>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     c28:	2f 71       	andi	r18, 0x1F	; 31
     c2a:	09 f0       	breq	.+2      	; 0xc2e <udc_process_setup+0x44>
     c2c:	91 c0       	rjmp	.+290    	; 0xd50 <udc_process_setup+0x166>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     c2e:	30 91 7f 2b 	lds	r19, 0x2B7F
     c32:	36 30       	cpi	r19, 0x06	; 6
     c34:	89 f0       	breq	.+34     	; 0xc58 <udc_process_setup+0x6e>
     c36:	38 30       	cpi	r19, 0x08	; 8
     c38:	09 f4       	brne	.+2      	; 0xc3c <udc_process_setup+0x52>
     c3a:	7e c0       	rjmp	.+252    	; 0xd38 <udc_process_setup+0x14e>
     c3c:	31 11       	cpse	r19, r1
     c3e:	88 c0       	rjmp	.+272    	; 0xd50 <udc_process_setup+0x166>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     c40:	02 97       	sbiw	r24, 0x02	; 2
     c42:	41 f4       	brne	.+16     	; 0xc54 <udc_process_setup+0x6a>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     c44:	62 e0       	ldi	r22, 0x02	; 2
     c46:	70 e0       	ldi	r23, 0x00	; 0
     c48:	8a e9       	ldi	r24, 0x9A	; 154
     c4a:	99 e2       	ldi	r25, 0x29	; 41
     c4c:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
     c50:	01 e0       	ldi	r16, 0x01	; 1
     c52:	d0 c1       	rjmp	.+928    	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
     c54:	00 e0       	ldi	r16, 0x00	; 0
     c56:	ce c1       	rjmp	.+924    	; 0xff4 <udc_process_setup+0x40a>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     c58:	20 91 80 2b 	lds	r18, 0x2B80
     c5c:	30 91 81 2b 	lds	r19, 0x2B81

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     c60:	83 2f       	mov	r24, r19
     c62:	99 27       	eor	r25, r25
     c64:	82 30       	cpi	r24, 0x02	; 2
     c66:	91 05       	cpc	r25, r1
     c68:	a1 f0       	breq	.+40     	; 0xc92 <udc_process_setup+0xa8>
     c6a:	1c f4       	brge	.+6      	; 0xc72 <udc_process_setup+0x88>
     c6c:	01 97       	sbiw	r24, 0x01	; 1
     c6e:	39 f0       	breq	.+14     	; 0xc7e <udc_process_setup+0x94>
     c70:	59 c0       	rjmp	.+178    	; 0xd24 <udc_process_setup+0x13a>
     c72:	83 30       	cpi	r24, 0x03	; 3
     c74:	91 05       	cpc	r25, r1
     c76:	e9 f1       	breq	.+122    	; 0xcf2 <udc_process_setup+0x108>
     c78:	0f 97       	sbiw	r24, 0x0f	; 15
     c7a:	69 f1       	breq	.+90     	; 0xcd6 <udc_process_setup+0xec>
     c7c:	53 c0       	rjmp	.+166    	; 0xd24 <udc_process_setup+0x13a>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
     c7e:	80 91 18 20 	lds	r24, 0x2018
     c82:	90 91 19 20 	lds	r25, 0x2019
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
     c86:	dc 01       	movw	r26, r24
     c88:	6c 91       	ld	r22, X
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
     c90:	38 c0       	rjmp	.+112    	; 0xd02 <udc_process_setup+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
     c92:	e0 91 18 20 	lds	r30, 0x2018
     c96:	f0 91 19 20 	lds	r31, 0x2019
     c9a:	81 89       	ldd	r24, Z+17	; 0x11
     c9c:	28 17       	cp	r18, r24
     c9e:	08 f0       	brcs	.+2      	; 0xca2 <udc_process_setup+0xb8>
     ca0:	43 c0       	rjmp	.+134    	; 0xd28 <udc_process_setup+0x13e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
     ca2:	c9 01       	movw	r24, r18
     ca4:	99 27       	eor	r25, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	88 0f       	add	r24, r24
     cac:	99 1f       	adc	r25, r25
     cae:	e0 91 1a 20 	lds	r30, 0x201A
     cb2:	f0 91 1b 20 	lds	r31, 0x201B
     cb6:	e8 0f       	add	r30, r24
     cb8:	f9 1f       	adc	r31, r25
     cba:	80 81       	ld	r24, Z
     cbc:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
     cbe:	fc 01       	movw	r30, r24
     cc0:	62 81       	ldd	r22, Z+2	; 0x02
     cc2:	73 81       	ldd	r23, Z+3	; 0x03
     cc4:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     cc8:	e0 91 86 2b 	lds	r30, 0x2B86
     ccc:	f0 91 87 2b 	lds	r31, 0x2B87
     cd0:	82 e0       	ldi	r24, 0x02	; 2
     cd2:	81 83       	std	Z+1, r24	; 0x01
     cd4:	16 c0       	rjmp	.+44     	; 0xd02 <udc_process_setup+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
     cd6:	80 91 1c 20 	lds	r24, 0x201C
     cda:	90 91 1d 20 	lds	r25, 0x201D
     cde:	00 97       	sbiw	r24, 0x00	; 0
     ce0:	29 f1       	breq	.+74     	; 0xd2c <udc_process_setup+0x142>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     ce2:	dc 01       	movw	r26, r24
     ce4:	12 96       	adiw	r26, 0x02	; 2
     ce6:	6d 91       	ld	r22, X+
     ce8:	7c 91       	ld	r23, X
     cea:	13 97       	sbiw	r26, 0x03	; 3
     cec:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
     cf0:	08 c0       	rjmp	.+16     	; 0xd02 <udc_process_setup+0x118>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     cf2:	21 11       	cpse	r18, r1
     cf4:	1d c0       	rjmp	.+58     	; 0xd30 <udc_process_setup+0x146>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     cf6:	64 e0       	ldi	r22, 0x04	; 4
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	84 e1       	ldi	r24, 0x14	; 20
     cfc:	90 e2       	ldi	r25, 0x20	; 32
     cfe:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     d02:	80 91 84 2b 	lds	r24, 0x2B84
     d06:	90 91 85 2b 	lds	r25, 0x2B85
     d0a:	20 91 88 2b 	lds	r18, 0x2B88
     d0e:	30 91 89 2b 	lds	r19, 0x2B89
     d12:	82 17       	cp	r24, r18
     d14:	93 07       	cpc	r25, r19
     d16:	70 f4       	brcc	.+28     	; 0xd34 <udc_process_setup+0x14a>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     d18:	80 93 88 2b 	sts	0x2B88, r24
     d1c:	90 93 89 2b 	sts	0x2B89, r25
	}
	return true;
     d20:	01 e0       	ldi	r16, 0x01	; 1
     d22:	68 c1       	rjmp	.+720    	; 0xff4 <udc_process_setup+0x40a>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
     d24:	00 e0       	ldi	r16, 0x00	; 0
     d26:	66 c1       	rjmp	.+716    	; 0xff4 <udc_process_setup+0x40a>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
     d28:	00 e0       	ldi	r16, 0x00	; 0
     d2a:	64 c1       	rjmp	.+712    	; 0xff4 <udc_process_setup+0x40a>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
     d2c:	00 e0       	ldi	r16, 0x00	; 0
     d2e:	62 c1       	rjmp	.+708    	; 0xff4 <udc_process_setup+0x40a>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
     d30:	00 e0       	ldi	r16, 0x00	; 0
     d32:	60 c1       	rjmp	.+704    	; 0xff4 <udc_process_setup+0x40a>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
     d34:	01 e0       	ldi	r16, 0x01	; 1
     d36:	5e c1       	rjmp	.+700    	; 0xff4 <udc_process_setup+0x40a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
     d38:	01 97       	sbiw	r24, 0x01	; 1
     d3a:	41 f4       	brne	.+16     	; 0xd4c <udc_process_setup+0x162>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
     d3c:	61 e0       	ldi	r22, 0x01	; 1
     d3e:	70 e0       	ldi	r23, 0x00	; 0
     d40:	86 e9       	ldi	r24, 0x96	; 150
     d42:	99 e2       	ldi	r25, 0x29	; 41
     d44:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
	return true;
     d48:	01 e0       	ldi	r16, 0x01	; 1
     d4a:	54 c1       	rjmp	.+680    	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
     d4c:	00 e0       	ldi	r16, 0x00	; 0
     d4e:	52 c1       	rjmp	.+676    	; 0xff4 <udc_process_setup+0x40a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     d50:	21 30       	cpi	r18, 0x01	; 1
     d52:	09 f0       	breq	.+2      	; 0xd56 <udc_process_setup+0x16c>
     d54:	40 c0       	rjmp	.+128    	; 0xdd6 <udc_process_setup+0x1ec>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     d56:	30 91 7f 2b 	lds	r19, 0x2B7F
     d5a:	3a 30       	cpi	r19, 0x0A	; 10
     d5c:	e1 f5       	brne	.+120    	; 0xdd6 <udc_process_setup+0x1ec>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	a1 f5       	brne	.+104    	; 0xdca <udc_process_setup+0x1e0>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     d62:	80 91 96 29 	lds	r24, 0x2996
     d66:	88 23       	and	r24, r24
     d68:	91 f1       	breq	.+100    	; 0xdce <udc_process_setup+0x1e4>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     d6a:	c0 91 82 2b 	lds	r28, 0x2B82
     d6e:	d0 91 83 2b 	lds	r29, 0x2B83
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     d72:	e0 90 94 29 	lds	r14, 0x2994
     d76:	f0 90 95 29 	lds	r15, 0x2995
     d7a:	d7 01       	movw	r26, r14
     d7c:	ed 91       	ld	r30, X+
     d7e:	fc 91       	ld	r31, X
     d80:	84 81       	ldd	r24, Z+4	; 0x04
     d82:	c8 17       	cp	r28, r24
     d84:	30 f5       	brcc	.+76     	; 0xdd2 <udc_process_setup+0x1e8>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     d86:	60 e0       	ldi	r22, 0x00	; 0
     d88:	8c 2f       	mov	r24, r28
     d8a:	27 de       	rcall	.-946    	; 0x9da <udc_update_iface_desc>
     d8c:	08 2f       	mov	r16, r24
     d8e:	88 23       	and	r24, r24
     d90:	09 f4       	brne	.+2      	; 0xd94 <udc_process_setup+0x1aa>
     d92:	30 c1       	rjmp	.+608    	; 0xff4 <udc_process_setup+0x40a>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     d94:	ce 01       	movw	r24, r28
     d96:	99 27       	eor	r25, r25
     d98:	88 0f       	add	r24, r24
     d9a:	99 1f       	adc	r25, r25
     d9c:	d7 01       	movw	r26, r14
     d9e:	12 96       	adiw	r26, 0x02	; 2
     da0:	ed 91       	ld	r30, X+
     da2:	fc 91       	ld	r31, X
     da4:	13 97       	sbiw	r26, 0x03	; 3
     da6:	e8 0f       	add	r30, r24
     da8:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
     daa:	01 90       	ld	r0, Z+
     dac:	f0 81       	ld	r31, Z
     dae:	e0 2d       	mov	r30, r0
     db0:	06 80       	ldd	r0, Z+6	; 0x06
     db2:	f7 81       	ldd	r31, Z+7	; 0x07
     db4:	e0 2d       	mov	r30, r0
     db6:	09 95       	icall
     db8:	80 93 98 29 	sts	0x2998, r24

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
     dbc:	61 e0       	ldi	r22, 0x01	; 1
     dbe:	70 e0       	ldi	r23, 0x00	; 0
     dc0:	88 e9       	ldi	r24, 0x98	; 152
     dc2:	99 e2       	ldi	r25, 0x29	; 41
     dc4:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <udd_set_setup_payload>
     dc8:	15 c1       	rjmp	.+554    	; 0xff4 <udc_process_setup+0x40a>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
     dca:	00 e0       	ldi	r16, 0x00	; 0
     dcc:	13 c1       	rjmp	.+550    	; 0xff4 <udc_process_setup+0x40a>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
     dce:	00 e0       	ldi	r16, 0x00	; 0
     dd0:	11 c1       	rjmp	.+546    	; 0xff4 <udc_process_setup+0x40a>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
     dd2:	00 e0       	ldi	r16, 0x00	; 0
     dd4:	0f c1       	rjmp	.+542    	; 0xff4 <udc_process_setup+0x40a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     dd6:	22 30       	cpi	r18, 0x02	; 2
     dd8:	09 f0       	breq	.+2      	; 0xddc <udc_process_setup+0x1f2>
     dda:	0e c1       	rjmp	.+540    	; 0xff8 <udc_process_setup+0x40e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     ddc:	20 91 7f 2b 	lds	r18, 0x2B7F
     de0:	21 11       	cpse	r18, r1
     de2:	03 c1       	rjmp	.+518    	; 0xfea <udc_process_setup+0x400>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     de4:	02 97       	sbiw	r24, 0x02	; 2
     de6:	81 f4       	brne	.+32     	; 0xe08 <udc_process_setup+0x21e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     de8:	80 91 82 2b 	lds	r24, 0x2B82
     dec:	0e 94 5c 0f 	call	0x1eb8	; 0x1eb8 <udd_ep_is_halted>
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	80 93 90 29 	sts	0x2990, r24
     df6:	90 93 91 29 	sts	0x2991, r25
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     dfa:	62 e0       	ldi	r22, 0x02	; 2
     dfc:	70 e0       	ldi	r23, 0x00	; 0
     dfe:	80 e9       	ldi	r24, 0x90	; 144
     e00:	99 e2       	ldi	r25, 0x29	; 41
     e02:	f0 d7       	rcall	.+4064   	; 0x1de4 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
     e04:	01 e0       	ldi	r16, 0x01	; 1
     e06:	f6 c0       	rjmp	.+492    	; 0xff4 <udc_process_setup+0x40a>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
     e08:	00 e0       	ldi	r16, 0x00	; 0
     e0a:	f4 c0       	rjmp	.+488    	; 0xff4 <udc_process_setup+0x40a>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     e0c:	2f 71       	andi	r18, 0x1F	; 31
     e0e:	09 f0       	breq	.+2      	; 0xe12 <udc_process_setup+0x228>
     e10:	90 c0       	rjmp	.+288    	; 0xf32 <udc_process_setup+0x348>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     e12:	80 91 7f 2b 	lds	r24, 0x2B7F
     e16:	83 30       	cpi	r24, 0x03	; 3
     e18:	09 f4       	brne	.+2      	; 0xe1c <udc_process_setup+0x232>
     e1a:	e9 c0       	rjmp	.+466    	; 0xfee <udc_process_setup+0x404>
     e1c:	18 f4       	brcc	.+6      	; 0xe24 <udc_process_setup+0x23a>
     e1e:	81 30       	cpi	r24, 0x01	; 1
     e20:	b1 f0       	breq	.+44     	; 0xe4e <udc_process_setup+0x264>
     e22:	87 c0       	rjmp	.+270    	; 0xf32 <udc_process_setup+0x348>
     e24:	85 30       	cpi	r24, 0x05	; 5
     e26:	19 f0       	breq	.+6      	; 0xe2e <udc_process_setup+0x244>
     e28:	89 30       	cpi	r24, 0x09	; 9
     e2a:	61 f1       	breq	.+88     	; 0xe84 <udc_process_setup+0x29a>
     e2c:	82 c0       	rjmp	.+260    	; 0xf32 <udc_process_setup+0x348>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     e2e:	80 91 84 2b 	lds	r24, 0x2B84
     e32:	90 91 85 2b 	lds	r25, 0x2B85
     e36:	89 2b       	or	r24, r25
     e38:	41 f4       	brne	.+16     	; 0xe4a <udc_process_setup+0x260>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
     e3a:	87 ee       	ldi	r24, 0xE7	; 231
     e3c:	94 e0       	ldi	r25, 0x04	; 4
     e3e:	80 93 8a 2b 	sts	0x2B8A, r24
     e42:	90 93 8b 2b 	sts	0x2B8B, r25
	return true;
     e46:	01 e0       	ldi	r16, 0x01	; 1
     e48:	d5 c0       	rjmp	.+426    	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     e4a:	00 e0       	ldi	r16, 0x00	; 0
     e4c:	d3 c0       	rjmp	.+422    	; 0xff4 <udc_process_setup+0x40a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     e4e:	80 91 84 2b 	lds	r24, 0x2B84
     e52:	90 91 85 2b 	lds	r25, 0x2B85
     e56:	89 2b       	or	r24, r25
     e58:	89 f4       	brne	.+34     	; 0xe7c <udc_process_setup+0x292>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     e5a:	80 91 80 2b 	lds	r24, 0x2B80
     e5e:	90 91 81 2b 	lds	r25, 0x2B81
     e62:	01 97       	sbiw	r24, 0x01	; 1
     e64:	69 f4       	brne	.+26     	; 0xe80 <udc_process_setup+0x296>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     e66:	80 91 9a 29 	lds	r24, 0x299A
     e6a:	90 91 9b 29 	lds	r25, 0x299B
     e6e:	8d 7f       	andi	r24, 0xFD	; 253
     e70:	80 93 9a 29 	sts	0x299A, r24
     e74:	90 93 9b 29 	sts	0x299B, r25
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
     e78:	01 e0       	ldi	r16, 0x01	; 1
     e7a:	bc c0       	rjmp	.+376    	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     e7c:	00 e0       	ldi	r16, 0x00	; 0
     e7e:	ba c0       	rjmp	.+372    	; 0xff4 <udc_process_setup+0x40a>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
     e80:	00 e0       	ldi	r16, 0x00	; 0
     e82:	b8 c0       	rjmp	.+368    	; 0xff4 <udc_process_setup+0x40a>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
     e84:	80 91 84 2b 	lds	r24, 0x2B84
     e88:	90 91 85 2b 	lds	r25, 0x2B85
     e8c:	89 2b       	or	r24, r25
     e8e:	09 f0       	breq	.+2      	; 0xe92 <udc_process_setup+0x2a8>
     e90:	46 c0       	rjmp	.+140    	; 0xf1e <udc_process_setup+0x334>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
     e92:	9d d7       	rcall	.+3898   	; 0x1dce <udd_getaddress>
     e94:	88 23       	and	r24, r24
     e96:	09 f4       	brne	.+2      	; 0xe9a <udc_process_setup+0x2b0>
     e98:	44 c0       	rjmp	.+136    	; 0xf22 <udc_process_setup+0x338>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     e9a:	20 91 80 2b 	lds	r18, 0x2B80
     e9e:	30 91 81 2b 	lds	r19, 0x2B81
     ea2:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
     ea4:	e0 91 18 20 	lds	r30, 0x2018
     ea8:	f0 91 19 20 	lds	r31, 0x2019
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     eac:	81 89       	ldd	r24, Z+17	; 0x11
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	82 17       	cp	r24, r18
     eb2:	93 07       	cpc	r25, r19
     eb4:	c0 f1       	brcs	.+112    	; 0xf26 <udc_process_setup+0x33c>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
     eb6:	43 de       	rcall	.-890    	; 0xb3e <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     eb8:	80 91 80 2b 	lds	r24, 0x2B80
     ebc:	90 91 81 2b 	lds	r25, 0x2B81
     ec0:	80 93 96 29 	sts	0x2996, r24
	if (udc_num_configuration == 0) {
     ec4:	88 23       	and	r24, r24
     ec6:	89 f1       	breq	.+98     	; 0xf2a <udc_process_setup+0x340>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     ec8:	99 27       	eor	r25, r25
     eca:	81 50       	subi	r24, 0x01	; 1
     ecc:	90 4c       	sbci	r25, 0xC0	; 192
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	88 0f       	add	r24, r24
     ed4:	99 1f       	adc	r25, r25
     ed6:	e0 91 1a 20 	lds	r30, 0x201A
     eda:	f0 91 1b 20 	lds	r31, 0x201B
     ede:	e8 0f       	add	r30, r24
     ee0:	f9 1f       	adc	r31, r25
     ee2:	e0 93 94 29 	sts	0x2994, r30
     ee6:	f0 93 95 29 	sts	0x2995, r31
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     eea:	01 90       	ld	r0, Z+
     eec:	f0 81       	ld	r31, Z
     eee:	e0 2d       	mov	r30, r0
     ef0:	84 81       	ldd	r24, Z+4	; 0x04
     ef2:	88 23       	and	r24, r24
     ef4:	e1 f0       	breq	.+56     	; 0xf2e <udc_process_setup+0x344>
     ef6:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     ef8:	60 e0       	ldi	r22, 0x00	; 0
     efa:	8c 2f       	mov	r24, r28
     efc:	ea dd       	rcall	.-1068   	; 0xad2 <udc_iface_enable>
     efe:	08 2f       	mov	r16, r24
     f00:	88 23       	and	r24, r24
     f02:	09 f4       	brne	.+2      	; 0xf06 <udc_process_setup+0x31c>
     f04:	77 c0       	rjmp	.+238    	; 0xff4 <udc_process_setup+0x40a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     f06:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     f08:	e0 91 94 29 	lds	r30, 0x2994
     f0c:	f0 91 95 29 	lds	r31, 0x2995
     f10:	01 90       	ld	r0, Z+
     f12:	f0 81       	ld	r31, Z
     f14:	e0 2d       	mov	r30, r0
     f16:	84 81       	ldd	r24, Z+4	; 0x04
     f18:	c8 17       	cp	r28, r24
     f1a:	70 f3       	brcs	.-36     	; 0xef8 <udc_process_setup+0x30e>
     f1c:	6b c0       	rjmp	.+214    	; 0xff4 <udc_process_setup+0x40a>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     f1e:	00 e0       	ldi	r16, 0x00	; 0
     f20:	69 c0       	rjmp	.+210    	; 0xff4 <udc_process_setup+0x40a>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
     f22:	00 e0       	ldi	r16, 0x00	; 0
     f24:	67 c0       	rjmp	.+206    	; 0xff4 <udc_process_setup+0x40a>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
     f26:	00 e0       	ldi	r16, 0x00	; 0
     f28:	65 c0       	rjmp	.+202    	; 0xff4 <udc_process_setup+0x40a>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
     f2a:	01 e0       	ldi	r16, 0x01	; 1
     f2c:	63 c0       	rjmp	.+198    	; 0xff4 <udc_process_setup+0x40a>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
     f2e:	01 e0       	ldi	r16, 0x01	; 1
     f30:	61 c0       	rjmp	.+194    	; 0xff4 <udc_process_setup+0x40a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     f32:	21 30       	cpi	r18, 0x01	; 1
     f34:	09 f5       	brne	.+66     	; 0xf78 <udc_process_setup+0x38e>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     f36:	80 91 7f 2b 	lds	r24, 0x2B7F
     f3a:	8b 30       	cpi	r24, 0x0B	; 11
     f3c:	e9 f4       	brne	.+58     	; 0xf78 <udc_process_setup+0x38e>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
     f3e:	80 91 84 2b 	lds	r24, 0x2B84
     f42:	90 91 85 2b 	lds	r25, 0x2B85
     f46:	89 2b       	or	r24, r25
     f48:	99 f4       	brne	.+38     	; 0xf70 <udc_process_setup+0x386>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     f4a:	80 91 96 29 	lds	r24, 0x2996
     f4e:	88 23       	and	r24, r24
     f50:	89 f0       	breq	.+34     	; 0xf74 <udc_process_setup+0x38a>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     f52:	c0 91 82 2b 	lds	r28, 0x2B82
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
     f56:	d0 91 80 2b 	lds	r29, 0x2B80

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
     f5a:	8c 2f       	mov	r24, r28
     f5c:	78 dd       	rcall	.-1296   	; 0xa4e <udc_iface_disable>
     f5e:	08 2f       	mov	r16, r24
     f60:	88 23       	and	r24, r24
     f62:	09 f4       	brne	.+2      	; 0xf66 <udc_process_setup+0x37c>
     f64:	47 c0       	rjmp	.+142    	; 0xff4 <udc_process_setup+0x40a>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
     f66:	6d 2f       	mov	r22, r29
     f68:	8c 2f       	mov	r24, r28
     f6a:	b3 dd       	rcall	.-1178   	; 0xad2 <udc_iface_enable>
     f6c:	08 2f       	mov	r16, r24
     f6e:	42 c0       	rjmp	.+132    	; 0xff4 <udc_process_setup+0x40a>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
     f70:	00 e0       	ldi	r16, 0x00	; 0
     f72:	40 c0       	rjmp	.+128    	; 0xff4 <udc_process_setup+0x40a>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
     f74:	00 e0       	ldi	r16, 0x00	; 0
     f76:	3e c0       	rjmp	.+124    	; 0xff4 <udc_process_setup+0x40a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     f78:	22 30       	cpi	r18, 0x02	; 2
     f7a:	09 f0       	breq	.+2      	; 0xf7e <udc_process_setup+0x394>
     f7c:	3d c0       	rjmp	.+122    	; 0xff8 <udc_process_setup+0x40e>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     f7e:	80 91 7f 2b 	lds	r24, 0x2B7F
     f82:	81 30       	cpi	r24, 0x01	; 1
     f84:	19 f0       	breq	.+6      	; 0xf8c <udc_process_setup+0x3a2>
     f86:	83 30       	cpi	r24, 0x03	; 3
     f88:	b1 f0       	breq	.+44     	; 0xfb6 <udc_process_setup+0x3cc>
     f8a:	33 c0       	rjmp	.+102    	; 0xff2 <udc_process_setup+0x408>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     f8c:	80 91 84 2b 	lds	r24, 0x2B84
     f90:	90 91 85 2b 	lds	r25, 0x2B85
     f94:	89 2b       	or	r24, r25
     f96:	59 f4       	brne	.+22     	; 0xfae <udc_process_setup+0x3c4>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     f98:	80 91 80 2b 	lds	r24, 0x2B80
     f9c:	90 91 81 2b 	lds	r25, 0x2B81
     fa0:	89 2b       	or	r24, r25
     fa2:	39 f4       	brne	.+14     	; 0xfb2 <udc_process_setup+0x3c8>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     fa4:	80 91 82 2b 	lds	r24, 0x2B82
     fa8:	a2 d7       	rcall	.+3908   	; 0x1eee <udd_ep_clear_halt>
     faa:	08 2f       	mov	r16, r24
     fac:	23 c0       	rjmp	.+70     	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     fae:	00 e0       	ldi	r16, 0x00	; 0
     fb0:	21 c0       	rjmp	.+66     	; 0xff4 <udc_process_setup+0x40a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
     fb2:	00 e0       	ldi	r16, 0x00	; 0
     fb4:	1f c0       	rjmp	.+62     	; 0xff4 <udc_process_setup+0x40a>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     fb6:	80 91 84 2b 	lds	r24, 0x2B84
     fba:	90 91 85 2b 	lds	r25, 0x2B85
     fbe:	89 2b       	or	r24, r25
     fc0:	81 f4       	brne	.+32     	; 0xfe2 <udc_process_setup+0x3f8>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     fc2:	80 91 80 2b 	lds	r24, 0x2B80
     fc6:	90 91 81 2b 	lds	r25, 0x2B81
     fca:	89 2b       	or	r24, r25
     fcc:	61 f4       	brne	.+24     	; 0xfe6 <udc_process_setup+0x3fc>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
     fce:	c2 e8       	ldi	r28, 0x82	; 130
     fd0:	db e2       	ldi	r29, 0x2B	; 43
     fd2:	88 81       	ld	r24, Y
     fd4:	0e 94 29 10 	call	0x2052	; 0x2052 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     fd8:	88 81       	ld	r24, Y
     fda:	0e 94 7f 10 	call	0x20fe	; 0x20fe <udd_ep_set_halt>
     fde:	08 2f       	mov	r16, r24
     fe0:	09 c0       	rjmp	.+18     	; 0xff4 <udc_process_setup+0x40a>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
     fe2:	00 e0       	ldi	r16, 0x00	; 0
     fe4:	07 c0       	rjmp	.+14     	; 0xff4 <udc_process_setup+0x40a>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
     fe6:	00 e0       	ldi	r16, 0x00	; 0
     fe8:	05 c0       	rjmp	.+10     	; 0xff4 <udc_process_setup+0x40a>
				break;
			}
		}
#endif
	}
	return false;
     fea:	00 e0       	ldi	r16, 0x00	; 0
     fec:	03 c0       	rjmp	.+6      	; 0xff4 <udc_process_setup+0x40a>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
     fee:	00 e0       	ldi	r16, 0x00	; 0
     ff0:	01 c0       	rjmp	.+2      	; 0xff4 <udc_process_setup+0x40a>
				break;
			}
		}
#endif
	}
	return false;
     ff2:	00 e0       	ldi	r16, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
     ff4:	01 11       	cpse	r16, r1
     ff6:	89 c0       	rjmp	.+274    	; 0x110a <udc_process_setup+0x520>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
     ff8:	80 91 7e 2b 	lds	r24, 0x2B7E
     ffc:	8f 71       	andi	r24, 0x1F	; 31
     ffe:	81 30       	cpi	r24, 0x01	; 1
    1000:	c1 f5       	brne	.+112    	; 0x1072 <udc_process_setup+0x488>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1002:	80 91 96 29 	lds	r24, 0x2996
    1006:	88 23       	and	r24, r24
    1008:	a1 f1       	breq	.+104    	; 0x1072 <udc_process_setup+0x488>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    100a:	c0 91 82 2b 	lds	r28, 0x2B82
    100e:	d0 91 83 2b 	lds	r29, 0x2B83
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1012:	00 91 94 29 	lds	r16, 0x2994
    1016:	10 91 95 29 	lds	r17, 0x2995
    101a:	d8 01       	movw	r26, r16
    101c:	ed 91       	ld	r30, X+
    101e:	fc 91       	ld	r31, X
    1020:	84 81       	ldd	r24, Z+4	; 0x04
    1022:	c8 17       	cp	r28, r24
    1024:	30 f5       	brcc	.+76     	; 0x1072 <udc_process_setup+0x488>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1026:	60 e0       	ldi	r22, 0x00	; 0
    1028:	8c 2f       	mov	r24, r28
    102a:	d7 dc       	rcall	.-1618   	; 0x9da <udc_update_iface_desc>
    102c:	88 23       	and	r24, r24
    102e:	09 f1       	breq	.+66     	; 0x1072 <udc_process_setup+0x488>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1030:	ce 01       	movw	r24, r28
    1032:	99 27       	eor	r25, r25
    1034:	88 0f       	add	r24, r24
    1036:	99 1f       	adc	r25, r25
    1038:	d8 01       	movw	r26, r16
    103a:	12 96       	adiw	r26, 0x02	; 2
    103c:	ed 91       	ld	r30, X+
    103e:	fc 91       	ld	r31, X
    1040:	13 97       	sbiw	r26, 0x03	; 3
    1042:	e8 0f       	add	r30, r24
    1044:	f9 1f       	adc	r31, r25
    1046:	00 81       	ld	r16, Z
    1048:	11 81       	ldd	r17, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    104a:	d8 01       	movw	r26, r16
    104c:	16 96       	adiw	r26, 0x06	; 6
    104e:	ed 91       	ld	r30, X+
    1050:	fc 91       	ld	r31, X
    1052:	17 97       	sbiw	r26, 0x07	; 7
    1054:	09 95       	icall
    1056:	68 2f       	mov	r22, r24
    1058:	8c 2f       	mov	r24, r28
    105a:	bf dc       	rcall	.-1666   	; 0x9da <udc_update_iface_desc>
    105c:	88 23       	and	r24, r24
    105e:	49 f0       	breq	.+18     	; 0x1072 <udc_process_setup+0x488>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1060:	d8 01       	movw	r26, r16
    1062:	14 96       	adiw	r26, 0x04	; 4
    1064:	ed 91       	ld	r30, X+
    1066:	fc 91       	ld	r31, X
    1068:	15 97       	sbiw	r26, 0x05	; 5
    106a:	09 95       	icall
    106c:	08 2f       	mov	r16, r24
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    106e:	81 11       	cpse	r24, r1
    1070:	4c c0       	rjmp	.+152    	; 0x110a <udc_process_setup+0x520>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1072:	80 91 7e 2b 	lds	r24, 0x2B7E
    1076:	8f 71       	andi	r24, 0x1F	; 31
    1078:	82 30       	cpi	r24, 0x02	; 2
    107a:	d9 f5       	brne	.+118    	; 0x10f2 <udc_process_setup+0x508>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    107c:	80 91 96 29 	lds	r24, 0x2996
    1080:	88 23       	and	r24, r24
    1082:	89 f1       	breq	.+98     	; 0x10e6 <udc_process_setup+0x4fc>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1084:	e0 91 94 29 	lds	r30, 0x2994
    1088:	f0 91 95 29 	lds	r31, 0x2995
    108c:	a0 81       	ld	r26, Z
    108e:	b1 81       	ldd	r27, Z+1	; 0x01
    1090:	14 96       	adiw	r26, 0x04	; 4
    1092:	8c 91       	ld	r24, X
    1094:	88 23       	and	r24, r24
    1096:	49 f1       	breq	.+82     	; 0x10ea <udc_process_setup+0x500>
    1098:	10 e0       	ldi	r17, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    109a:	21 2f       	mov	r18, r17
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	22 0f       	add	r18, r18
    10a0:	33 1f       	adc	r19, r19
    10a2:	02 80       	ldd	r0, Z+2	; 0x02
    10a4:	f3 81       	ldd	r31, Z+3	; 0x03
    10a6:	e0 2d       	mov	r30, r0
    10a8:	e2 0f       	add	r30, r18
    10aa:	f3 1f       	adc	r31, r19
    10ac:	c0 81       	ld	r28, Z
    10ae:	d1 81       	ldd	r29, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    10b0:	ee 81       	ldd	r30, Y+6	; 0x06
    10b2:	ff 81       	ldd	r31, Y+7	; 0x07
    10b4:	09 95       	icall
    10b6:	68 2f       	mov	r22, r24
    10b8:	81 2f       	mov	r24, r17
    10ba:	8f dc       	rcall	.-1762   	; 0x9da <udc_update_iface_desc>
    10bc:	08 2f       	mov	r16, r24
    10be:	88 23       	and	r24, r24
    10c0:	21 f1       	breq	.+72     	; 0x110a <udc_process_setup+0x520>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    10c2:	ec 81       	ldd	r30, Y+4	; 0x04
    10c4:	fd 81       	ldd	r31, Y+5	; 0x05
    10c6:	09 95       	icall
    10c8:	08 2f       	mov	r16, r24
    10ca:	81 11       	cpse	r24, r1
    10cc:	1e c0       	rjmp	.+60     	; 0x110a <udc_process_setup+0x520>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    10ce:	1f 5f       	subi	r17, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    10d0:	e0 91 94 29 	lds	r30, 0x2994
    10d4:	f0 91 95 29 	lds	r31, 0x2995
    10d8:	a0 81       	ld	r26, Z
    10da:	b1 81       	ldd	r27, Z+1	; 0x01
    10dc:	14 96       	adiw	r26, 0x04	; 4
    10de:	8c 91       	ld	r24, X
    10e0:	18 17       	cp	r17, r24
    10e2:	d8 f2       	brcs	.-74     	; 0x109a <udc_process_setup+0x4b0>
    10e4:	12 c0       	rjmp	.+36     	; 0x110a <udc_process_setup+0x520>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    10e6:	00 e0       	ldi	r16, 0x00	; 0
    10e8:	10 c0       	rjmp	.+32     	; 0x110a <udc_process_setup+0x520>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    10ea:	00 e0       	ldi	r16, 0x00	; 0
    10ec:	0e c0       	rjmp	.+28     	; 0x110a <udc_process_setup+0x520>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    10ee:	00 e0       	ldi	r16, 0x00	; 0
    10f0:	0c c0       	rjmp	.+24     	; 0x110a <udc_process_setup+0x520>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    10f2:	00 e0       	ldi	r16, 0x00	; 0
    10f4:	0a c0       	rjmp	.+20     	; 0x110a <udc_process_setup+0x520>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    10f6:	82 2f       	mov	r24, r18
    10f8:	80 76       	andi	r24, 0x60	; 96
    10fa:	09 f0       	breq	.+2      	; 0x10fe <udc_process_setup+0x514>
    10fc:	7d cf       	rjmp	.-262    	; 0xff8 <udc_process_setup+0x40e>
    10fe:	86 ce       	rjmp	.-756    	; 0xe0c <udc_process_setup+0x222>
    1100:	32 2f       	mov	r19, r18
    1102:	30 76       	andi	r19, 0x60	; 96
    1104:	09 f0       	breq	.+2      	; 0x1108 <udc_process_setup+0x51e>
    1106:	78 cf       	rjmp	.-272    	; 0xff8 <udc_process_setup+0x40e>
    1108:	8f cd       	rjmp	.-1250   	; 0xc28 <udc_process_setup+0x3e>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    110a:	80 2f       	mov	r24, r16
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	1f 91       	pop	r17
    1112:	0f 91       	pop	r16
    1114:	ff 90       	pop	r15
    1116:	ef 90       	pop	r14
    1118:	08 95       	ret

0000111a <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
    111a:	cf 92       	push	r12
    111c:	df 92       	push	r13
    111e:	ef 92       	push	r14
    1120:	ff 92       	push	r15
    1122:	0f 93       	push	r16
    1124:	1f 93       	push	r17
    1126:	cf 93       	push	r28
    1128:	df 93       	push	r29
    112a:	ec 01       	movw	r28, r24
    112c:	6a 01       	movw	r12, r20
    112e:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
    1130:	db 01       	movw	r26, r22
    1132:	ca 01       	movw	r24, r20
    1134:	01 97       	sbiw	r24, 0x01	; 1
    1136:	a1 09       	sbc	r26, r1
    1138:	b1 09       	sbc	r27, r1
    113a:	bc 01       	movw	r22, r24
    113c:	cd 01       	movw	r24, r26
    113e:	60 0f       	add	r22, r16
    1140:	71 1f       	adc	r23, r17
    1142:	82 1f       	adc	r24, r18
    1144:	93 1f       	adc	r25, r19
    1146:	a7 01       	movw	r20, r14
    1148:	96 01       	movw	r18, r12
    114a:	0e 94 3a 2b 	call	0x5674	; 0x5674 <__udivmodsi4>

	if (divisor > 128) {
    114e:	21 38       	cpi	r18, 0x81	; 129
    1150:	31 05       	cpc	r19, r1
    1152:	41 05       	cpc	r20, r1
    1154:	51 05       	cpc	r21, r1
    1156:	f8 f4       	brcc	.+62     	; 0x1196 <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
    1158:	21 34       	cpi	r18, 0x41	; 65
    115a:	60 f4       	brcc	.+24     	; 0x1174 <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
    115c:	21 32       	cpi	r18, 0x21	; 33
    115e:	60 f4       	brcc	.+24     	; 0x1178 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
    1160:	21 31       	cpi	r18, 0x11	; 17
    1162:	60 f4       	brcc	.+24     	; 0x117c <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
    1164:	29 30       	cpi	r18, 0x09	; 9
    1166:	60 f4       	brcc	.+24     	; 0x1180 <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
    1168:	25 30       	cpi	r18, 0x05	; 5
    116a:	60 f4       	brcc	.+24     	; 0x1184 <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
    116c:	23 30       	cpi	r18, 0x03	; 3
    116e:	60 f0       	brcs	.+24     	; 0x1188 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	0b c0       	rjmp	.+22     	; 0x118a <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
    1174:	93 e0       	ldi	r25, 0x03	; 3
    1176:	09 c0       	rjmp	.+18     	; 0x118a <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
    1178:	92 e0       	ldi	r25, 0x02	; 2
    117a:	07 c0       	rjmp	.+14     	; 0x118a <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
    117c:	92 e8       	ldi	r25, 0x82	; 130
    117e:	05 c0       	rjmp	.+10     	; 0x118a <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
    1180:	91 e0       	ldi	r25, 0x01	; 1
    1182:	03 c0       	rjmp	.+6      	; 0x118a <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
    1184:	91 e8       	ldi	r25, 0x81	; 129
    1186:	01 c0       	rjmp	.+2      	; 0x118a <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
    1188:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
    118a:	88 81       	ld	r24, Y
    118c:	8c 77       	andi	r24, 0x7C	; 124
    118e:	89 2b       	or	r24, r25
    1190:	88 83       	st	Y, r24

	return 1;
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	01 c0       	rjmp	.+2      	; 0x1198 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
    1196:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	1f 91       	pop	r17
    119e:	0f 91       	pop	r16
    11a0:	ff 90       	pop	r15
    11a2:	ef 90       	pop	r14
    11a4:	df 90       	pop	r13
    11a6:	cf 90       	pop	r12
    11a8:	08 95       	ret

000011aa <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    11ae:	e0 91 9c 29 	lds	r30, 0x299C
    11b2:	f0 91 9d 29 	lds	r31, 0x299D
    11b6:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    11b8:	83 ff       	sbrs	r24, 3
    11ba:	08 c0       	rjmp	.+16     	; 0x11cc <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    11bc:	88 60       	ori	r24, 0x08	; 8
    11be:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    11c0:	83 e0       	ldi	r24, 0x03	; 3
    11c2:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    11c4:	86 ef       	ldi	r24, 0xF6	; 246
    11c6:	80 93 a6 29 	sts	0x29A6, r24
    11ca:	89 c0       	rjmp	.+274    	; 0x12de <twim_interrupt_handler+0x134>
    11cc:	98 2f       	mov	r25, r24
    11ce:	94 71       	andi	r25, 0x14	; 20

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    11d0:	31 f0       	breq	.+12     	; 0x11de <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    11d2:	83 e0       	ldi	r24, 0x03	; 3
    11d4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    11d6:	8f ef       	ldi	r24, 0xFF	; 255
    11d8:	80 93 a6 29 	sts	0x29A6, r24
    11dc:	80 c0       	rjmp	.+256    	; 0x12de <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    11de:	86 ff       	sbrs	r24, 6
    11e0:	45 c0       	rjmp	.+138    	; 0x126c <twim_interrupt_handler+0xc2>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    11e2:	a0 91 9e 29 	lds	r26, 0x299E
    11e6:	b0 91 9f 29 	lds	r27, 0x299F

	if (transfer.addr_count < pkg->addr_length) {
    11ea:	80 91 a0 29 	lds	r24, 0x29A0
    11ee:	90 91 a1 29 	lds	r25, 0x29A1
    11f2:	14 96       	adiw	r26, 0x04	; 4
    11f4:	2d 91       	ld	r18, X+
    11f6:	3c 91       	ld	r19, X
    11f8:	15 97       	sbiw	r26, 0x05	; 5
    11fa:	82 17       	cp	r24, r18
    11fc:	93 07       	cpc	r25, r19
    11fe:	6c f4       	brge	.+26     	; 0x121a <twim_interrupt_handler+0x70>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    1200:	9c 01       	movw	r18, r24
    1202:	2f 5f       	subi	r18, 0xFF	; 255
    1204:	3f 4f       	sbci	r19, 0xFF	; 255
    1206:	20 93 a0 29 	sts	0x29A0, r18
    120a:	30 93 a1 29 	sts	0x29A1, r19
    120e:	a8 0f       	add	r26, r24
    1210:	b9 1f       	adc	r27, r25
    1212:	11 96       	adiw	r26, 0x01	; 1
    1214:	8c 91       	ld	r24, X
    1216:	87 83       	std	Z+7, r24	; 0x07
    1218:	62 c0       	rjmp	.+196    	; 0x12de <twim_interrupt_handler+0x134>

	} else if (transfer.data_count < pkg->length) {
    121a:	80 91 a2 29 	lds	r24, 0x29A2
    121e:	90 91 a3 29 	lds	r25, 0x29A3
    1222:	18 96       	adiw	r26, 0x08	; 8
    1224:	2d 91       	ld	r18, X+
    1226:	3c 91       	ld	r19, X
    1228:	19 97       	sbiw	r26, 0x09	; 9
    122a:	82 17       	cp	r24, r18
    122c:	93 07       	cpc	r25, r19
    122e:	c8 f4       	brcc	.+50     	; 0x1262 <twim_interrupt_handler+0xb8>

		if (transfer.read) {
    1230:	20 91 a4 29 	lds	r18, 0x29A4
    1234:	22 23       	and	r18, r18
    1236:	21 f0       	breq	.+8      	; 0x1240 <twim_interrupt_handler+0x96>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1238:	86 81       	ldd	r24, Z+6	; 0x06
    123a:	81 60       	ori	r24, 0x01	; 1
    123c:	86 83       	std	Z+6, r24	; 0x06
    123e:	4f c0       	rjmp	.+158    	; 0x12de <twim_interrupt_handler+0x134>

		} else {
			const uint8_t * const data = pkg->buffer;
    1240:	16 96       	adiw	r26, 0x06	; 6
    1242:	2d 91       	ld	r18, X+
    1244:	3c 91       	ld	r19, X
    1246:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    1248:	ac 01       	movw	r20, r24
    124a:	4f 5f       	subi	r20, 0xFF	; 255
    124c:	5f 4f       	sbci	r21, 0xFF	; 255
    124e:	40 93 a2 29 	sts	0x29A2, r20
    1252:	50 93 a3 29 	sts	0x29A3, r21
    1256:	d9 01       	movw	r26, r18
    1258:	a8 0f       	add	r26, r24
    125a:	b9 1f       	adc	r27, r25
    125c:	8c 91       	ld	r24, X
    125e:	87 83       	std	Z+7, r24	; 0x07
    1260:	3e c0       	rjmp	.+124    	; 0x12de <twim_interrupt_handler+0x134>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1262:	83 e0       	ldi	r24, 0x03	; 3
    1264:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    1266:	10 92 a6 29 	sts	0x29A6, r1
    126a:	39 c0       	rjmp	.+114    	; 0x12de <twim_interrupt_handler+0x134>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    126c:	88 23       	and	r24, r24
    126e:	a4 f5       	brge	.+104    	; 0x12d8 <twim_interrupt_handler+0x12e>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1270:	a0 91 9e 29 	lds	r26, 0x299E
    1274:	b0 91 9f 29 	lds	r27, 0x299F

	if (transfer.data_count < pkg->length) {
    1278:	80 91 a2 29 	lds	r24, 0x29A2
    127c:	90 91 a3 29 	lds	r25, 0x29A3
    1280:	18 96       	adiw	r26, 0x08	; 8
    1282:	2d 91       	ld	r18, X+
    1284:	3c 91       	ld	r19, X
    1286:	19 97       	sbiw	r26, 0x09	; 9
    1288:	82 17       	cp	r24, r18
    128a:	93 07       	cpc	r25, r19
    128c:	f8 f4       	brcc	.+62     	; 0x12cc <twim_interrupt_handler+0x122>

		uint8_t * const data = pkg->buffer;
    128e:	16 96       	adiw	r26, 0x06	; 6
    1290:	4d 91       	ld	r20, X+
    1292:	5c 91       	ld	r21, X
    1294:	17 97       	sbiw	r26, 0x07	; 7
		data[transfer.data_count++] = bus->MASTER.DATA;
    1296:	9c 01       	movw	r18, r24
    1298:	2f 5f       	subi	r18, 0xFF	; 255
    129a:	3f 4f       	sbci	r19, 0xFF	; 255
    129c:	20 93 a2 29 	sts	0x29A2, r18
    12a0:	30 93 a3 29 	sts	0x29A3, r19
    12a4:	67 81       	ldd	r22, Z+7	; 0x07
    12a6:	ea 01       	movw	r28, r20
    12a8:	c8 0f       	add	r28, r24
    12aa:	d9 1f       	adc	r29, r25
    12ac:	68 83       	st	Y, r22

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    12ae:	18 96       	adiw	r26, 0x08	; 8
    12b0:	8d 91       	ld	r24, X+
    12b2:	9c 91       	ld	r25, X
    12b4:	19 97       	sbiw	r26, 0x09	; 9
    12b6:	28 17       	cp	r18, r24
    12b8:	39 07       	cpc	r19, r25
    12ba:	18 f4       	brcc	.+6      	; 0x12c2 <twim_interrupt_handler+0x118>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    12bc:	82 e0       	ldi	r24, 0x02	; 2
    12be:	83 83       	std	Z+3, r24	; 0x03
    12c0:	0e c0       	rjmp	.+28     	; 0x12de <twim_interrupt_handler+0x134>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    12c2:	87 e0       	ldi	r24, 0x07	; 7
    12c4:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    12c6:	10 92 a6 29 	sts	0x29A6, r1
    12ca:	09 c0       	rjmp	.+18     	; 0x12de <twim_interrupt_handler+0x134>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    12cc:	83 e0       	ldi	r24, 0x03	; 3
    12ce:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    12d0:	89 ef       	ldi	r24, 0xF9	; 249
    12d2:	80 93 a6 29 	sts	0x29A6, r24
    12d6:	03 c0       	rjmp	.+6      	; 0x12de <twim_interrupt_handler+0x134>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    12d8:	8b ef       	ldi	r24, 0xFB	; 251
    12da:	80 93 a6 29 	sts	0x29A6, r24
	}
}
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	08 95       	ret

000012e4 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    12e4:	1f 92       	push	r1
    12e6:	0f 92       	push	r0
    12e8:	0f b6       	in	r0, 0x3f	; 63
    12ea:	0f 92       	push	r0
    12ec:	11 24       	eor	r1, r1
    12ee:	2f 93       	push	r18
    12f0:	3f 93       	push	r19
    12f2:	4f 93       	push	r20
    12f4:	5f 93       	push	r21
    12f6:	6f 93       	push	r22
    12f8:	7f 93       	push	r23
    12fa:	8f 93       	push	r24
    12fc:	9f 93       	push	r25
    12fe:	af 93       	push	r26
    1300:	bf 93       	push	r27
    1302:	ef 93       	push	r30
    1304:	ff 93       	push	r31
    1306:	51 df       	rcall	.-350    	; 0x11aa <twim_interrupt_handler>
    1308:	ff 91       	pop	r31
    130a:	ef 91       	pop	r30
    130c:	bf 91       	pop	r27
    130e:	af 91       	pop	r26
    1310:	9f 91       	pop	r25
    1312:	8f 91       	pop	r24
    1314:	7f 91       	pop	r23
    1316:	6f 91       	pop	r22
    1318:	5f 91       	pop	r21
    131a:	4f 91       	pop	r20
    131c:	3f 91       	pop	r19
    131e:	2f 91       	pop	r18
    1320:	0f 90       	pop	r0
    1322:	0f be       	out	0x3f, r0	; 63
    1324:	0f 90       	pop	r0
    1326:	1f 90       	pop	r1
    1328:	18 95       	reti

0000132a <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    132a:	1f 92       	push	r1
    132c:	0f 92       	push	r0
    132e:	0f b6       	in	r0, 0x3f	; 63
    1330:	0f 92       	push	r0
    1332:	11 24       	eor	r1, r1
    1334:	2f 93       	push	r18
    1336:	3f 93       	push	r19
    1338:	4f 93       	push	r20
    133a:	5f 93       	push	r21
    133c:	6f 93       	push	r22
    133e:	7f 93       	push	r23
    1340:	8f 93       	push	r24
    1342:	9f 93       	push	r25
    1344:	af 93       	push	r26
    1346:	bf 93       	push	r27
    1348:	ef 93       	push	r30
    134a:	ff 93       	push	r31
    134c:	2e df       	rcall	.-420    	; 0x11aa <twim_interrupt_handler>
    134e:	ff 91       	pop	r31
    1350:	ef 91       	pop	r30
    1352:	bf 91       	pop	r27
    1354:	af 91       	pop	r26
    1356:	9f 91       	pop	r25
    1358:	8f 91       	pop	r24
    135a:	7f 91       	pop	r23
    135c:	6f 91       	pop	r22
    135e:	5f 91       	pop	r21
    1360:	4f 91       	pop	r20
    1362:	3f 91       	pop	r19
    1364:	2f 91       	pop	r18
    1366:	0f 90       	pop	r0
    1368:	0f be       	out	0x3f, r0	; 63
    136a:	0f 90       	pop	r0
    136c:	1f 90       	pop	r1
    136e:	18 95       	reti

00001370 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1370:	fc 01       	movw	r30, r24
    1372:	81 81       	ldd	r24, Z+1	; 0x01
    1374:	85 ff       	sbrs	r24, 5
    1376:	fd cf       	rjmp	.-6      	; 0x1372 <usart_putchar+0x2>
    1378:	60 83       	st	Z, r22
    137a:	80 e0       	ldi	r24, 0x00	; 0
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	08 95       	ret

00001380 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1380:	4f 92       	push	r4
    1382:	5f 92       	push	r5
    1384:	6f 92       	push	r6
    1386:	7f 92       	push	r7
    1388:	8f 92       	push	r8
    138a:	9f 92       	push	r9
    138c:	af 92       	push	r10
    138e:	bf 92       	push	r11
    1390:	cf 92       	push	r12
    1392:	df 92       	push	r13
    1394:	ef 92       	push	r14
    1396:	ff 92       	push	r15
    1398:	0f 93       	push	r16
    139a:	1f 93       	push	r17
    139c:	cf 93       	push	r28
    139e:	df 93       	push	r29
    13a0:	ec 01       	movw	r28, r24
    13a2:	4a 01       	movw	r8, r20
    13a4:	5b 01       	movw	r10, r22
    13a6:	28 01       	movw	r4, r16
    13a8:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    13aa:	d9 01       	movw	r26, r18
    13ac:	c8 01       	movw	r24, r16
    13ae:	68 94       	set
    13b0:	12 f8       	bld	r1, 2
    13b2:	b6 95       	lsr	r27
    13b4:	a7 95       	ror	r26
    13b6:	97 95       	ror	r25
    13b8:	87 95       	ror	r24
    13ba:	16 94       	lsr	r1
    13bc:	d1 f7       	brne	.-12     	; 0x13b2 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    13be:	b9 01       	movw	r22, r18
    13c0:	a8 01       	movw	r20, r16
    13c2:	03 2e       	mov	r0, r19
    13c4:	36 e1       	ldi	r19, 0x16	; 22
    13c6:	76 95       	lsr	r23
    13c8:	67 95       	ror	r22
    13ca:	57 95       	ror	r21
    13cc:	47 95       	ror	r20
    13ce:	3a 95       	dec	r19
    13d0:	d1 f7       	brne	.-12     	; 0x13c6 <usart_set_baudrate+0x46>
    13d2:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    13d4:	2c 81       	ldd	r18, Y+4	; 0x04
    13d6:	22 fd       	sbrc	r18, 2
    13d8:	08 c0       	rjmp	.+16     	; 0x13ea <usart_set_baudrate+0x6a>
		max_rate /= 2;
    13da:	b6 95       	lsr	r27
    13dc:	a7 95       	ror	r26
    13de:	97 95       	ror	r25
    13e0:	87 95       	ror	r24
		min_rate /= 2;
    13e2:	76 95       	lsr	r23
    13e4:	67 95       	ror	r22
    13e6:	57 95       	ror	r21
    13e8:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    13ea:	88 15       	cp	r24, r8
    13ec:	99 05       	cpc	r25, r9
    13ee:	aa 05       	cpc	r26, r10
    13f0:	bb 05       	cpc	r27, r11
    13f2:	08 f4       	brcc	.+2      	; 0x13f6 <usart_set_baudrate+0x76>
    13f4:	a6 c0       	rjmp	.+332    	; 0x1542 <usart_set_baudrate+0x1c2>
    13f6:	84 16       	cp	r8, r20
    13f8:	95 06       	cpc	r9, r21
    13fa:	a6 06       	cpc	r10, r22
    13fc:	b7 06       	cpc	r11, r23
    13fe:	08 f4       	brcc	.+2      	; 0x1402 <usart_set_baudrate+0x82>
    1400:	a2 c0       	rjmp	.+324    	; 0x1546 <usart_set_baudrate+0x1c6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1402:	8c 81       	ldd	r24, Y+4	; 0x04
    1404:	82 fd       	sbrc	r24, 2
    1406:	04 c0       	rjmp	.+8      	; 0x1410 <usart_set_baudrate+0x90>
		baud *= 2;
    1408:	88 0c       	add	r8, r8
    140a:	99 1c       	adc	r9, r9
    140c:	aa 1c       	adc	r10, r10
    140e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1410:	c3 01       	movw	r24, r6
    1412:	b2 01       	movw	r22, r4
    1414:	a5 01       	movw	r20, r10
    1416:	94 01       	movw	r18, r8
    1418:	0e 94 3a 2b 	call	0x5674	; 0x5674 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    141c:	2f 3f       	cpi	r18, 0xFF	; 255
    141e:	31 05       	cpc	r19, r1
    1420:	41 05       	cpc	r20, r1
    1422:	51 05       	cpc	r21, r1
    1424:	08 f4       	brcc	.+2      	; 0x1428 <usart_set_baudrate+0xa8>
    1426:	91 c0       	rjmp	.+290    	; 0x154a <usart_set_baudrate+0x1ca>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1428:	c1 2c       	mov	r12, r1
    142a:	d1 2c       	mov	r13, r1
    142c:	76 01       	movw	r14, r12
    142e:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1430:	19 ef       	ldi	r17, 0xF9	; 249
    1432:	05 c0       	rjmp	.+10     	; 0x143e <usart_set_baudrate+0xbe>
		if (ratio < limit) {
    1434:	2c 15       	cp	r18, r12
    1436:	3d 05       	cpc	r19, r13
    1438:	4e 05       	cpc	r20, r14
    143a:	5f 05       	cpc	r21, r15
    143c:	68 f0       	brcs	.+26     	; 0x1458 <usart_set_baudrate+0xd8>
			break;
		}

		limit <<= 1;
    143e:	cc 0c       	add	r12, r12
    1440:	dd 1c       	adc	r13, r13
    1442:	ee 1c       	adc	r14, r14
    1444:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1446:	1d 3f       	cpi	r17, 0xFD	; 253
    1448:	14 f4       	brge	.+4      	; 0x144e <usart_set_baudrate+0xce>
			limit |= 1;
    144a:	68 94       	set
    144c:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    144e:	1f 5f       	subi	r17, 0xFF	; 255
    1450:	17 30       	cpi	r17, 0x07	; 7
    1452:	81 f7       	brne	.-32     	; 0x1434 <usart_set_baudrate+0xb4>
    1454:	21 2f       	mov	r18, r17
    1456:	50 c0       	rjmp	.+160    	; 0x14f8 <usart_set_baudrate+0x178>
    1458:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    145a:	11 23       	and	r17, r17
    145c:	0c f0       	brlt	.+2      	; 0x1460 <usart_set_baudrate+0xe0>
    145e:	4c c0       	rjmp	.+152    	; 0x14f8 <usart_set_baudrate+0x178>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1460:	d5 01       	movw	r26, r10
    1462:	c4 01       	movw	r24, r8
    1464:	88 0f       	add	r24, r24
    1466:	99 1f       	adc	r25, r25
    1468:	aa 1f       	adc	r26, r26
    146a:	bb 1f       	adc	r27, r27
    146c:	88 0f       	add	r24, r24
    146e:	99 1f       	adc	r25, r25
    1470:	aa 1f       	adc	r26, r26
    1472:	bb 1f       	adc	r27, r27
    1474:	88 0f       	add	r24, r24
    1476:	99 1f       	adc	r25, r25
    1478:	aa 1f       	adc	r26, r26
    147a:	bb 1f       	adc	r27, r27
    147c:	48 1a       	sub	r4, r24
    147e:	59 0a       	sbc	r5, r25
    1480:	6a 0a       	sbc	r6, r26
    1482:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1484:	1e 3f       	cpi	r17, 0xFE	; 254
    1486:	f4 f4       	brge	.+60     	; 0x14c4 <usart_set_baudrate+0x144>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1488:	6d ef       	ldi	r22, 0xFD	; 253
    148a:	7f ef       	ldi	r23, 0xFF	; 255
    148c:	61 1b       	sub	r22, r17
    148e:	71 09       	sbc	r23, r1
    1490:	17 fd       	sbrc	r17, 7
    1492:	73 95       	inc	r23
    1494:	04 c0       	rjmp	.+8      	; 0x149e <usart_set_baudrate+0x11e>
    1496:	44 0c       	add	r4, r4
    1498:	55 1c       	adc	r5, r5
    149a:	66 1c       	adc	r6, r6
    149c:	77 1c       	adc	r7, r7
    149e:	6a 95       	dec	r22
    14a0:	d2 f7       	brpl	.-12     	; 0x1496 <usart_set_baudrate+0x116>
    14a2:	d5 01       	movw	r26, r10
    14a4:	c4 01       	movw	r24, r8
    14a6:	b6 95       	lsr	r27
    14a8:	a7 95       	ror	r26
    14aa:	97 95       	ror	r25
    14ac:	87 95       	ror	r24
    14ae:	bc 01       	movw	r22, r24
    14b0:	cd 01       	movw	r24, r26
    14b2:	64 0d       	add	r22, r4
    14b4:	75 1d       	adc	r23, r5
    14b6:	86 1d       	adc	r24, r6
    14b8:	97 1d       	adc	r25, r7
    14ba:	a5 01       	movw	r20, r10
    14bc:	94 01       	movw	r18, r8
    14be:	0e 94 3a 2b 	call	0x5674	; 0x5674 <__udivmodsi4>
    14c2:	36 c0       	rjmp	.+108    	; 0x1530 <usart_set_baudrate+0x1b0>
		} else {
			baud <<= exp + 3;
    14c4:	23 e0       	ldi	r18, 0x03	; 3
    14c6:	21 0f       	add	r18, r17
    14c8:	d5 01       	movw	r26, r10
    14ca:	c4 01       	movw	r24, r8
    14cc:	04 c0       	rjmp	.+8      	; 0x14d6 <usart_set_baudrate+0x156>
    14ce:	88 0f       	add	r24, r24
    14d0:	99 1f       	adc	r25, r25
    14d2:	aa 1f       	adc	r26, r26
    14d4:	bb 1f       	adc	r27, r27
    14d6:	2a 95       	dec	r18
    14d8:	d2 f7       	brpl	.-12     	; 0x14ce <usart_set_baudrate+0x14e>
    14da:	9c 01       	movw	r18, r24
    14dc:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    14de:	b6 95       	lsr	r27
    14e0:	a7 95       	ror	r26
    14e2:	97 95       	ror	r25
    14e4:	87 95       	ror	r24
    14e6:	bc 01       	movw	r22, r24
    14e8:	cd 01       	movw	r24, r26
    14ea:	64 0d       	add	r22, r4
    14ec:	75 1d       	adc	r23, r5
    14ee:	86 1d       	adc	r24, r6
    14f0:	97 1d       	adc	r25, r7
    14f2:	0e 94 3a 2b 	call	0x5674	; 0x5674 <__udivmodsi4>
    14f6:	1c c0       	rjmp	.+56     	; 0x1530 <usart_set_baudrate+0x1b0>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    14f8:	2d 5f       	subi	r18, 0xFD	; 253
    14fa:	d5 01       	movw	r26, r10
    14fc:	c4 01       	movw	r24, r8
    14fe:	04 c0       	rjmp	.+8      	; 0x1508 <usart_set_baudrate+0x188>
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	aa 1f       	adc	r26, r26
    1506:	bb 1f       	adc	r27, r27
    1508:	2a 95       	dec	r18
    150a:	d2 f7       	brpl	.-12     	; 0x1500 <usart_set_baudrate+0x180>
    150c:	9c 01       	movw	r18, r24
    150e:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1510:	b6 95       	lsr	r27
    1512:	a7 95       	ror	r26
    1514:	97 95       	ror	r25
    1516:	87 95       	ror	r24
    1518:	bc 01       	movw	r22, r24
    151a:	cd 01       	movw	r24, r26
    151c:	64 0d       	add	r22, r4
    151e:	75 1d       	adc	r23, r5
    1520:	86 1d       	adc	r24, r6
    1522:	97 1d       	adc	r25, r7
    1524:	0e 94 3a 2b 	call	0x5674	; 0x5674 <__udivmodsi4>
    1528:	21 50       	subi	r18, 0x01	; 1
    152a:	31 09       	sbc	r19, r1
    152c:	41 09       	sbc	r20, r1
    152e:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1530:	83 2f       	mov	r24, r19
    1532:	8f 70       	andi	r24, 0x0F	; 15
    1534:	12 95       	swap	r17
    1536:	10 7f       	andi	r17, 0xF0	; 240
    1538:	18 2b       	or	r17, r24
    153a:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    153c:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    153e:	81 e0       	ldi	r24, 0x01	; 1
    1540:	18 c0       	rjmp	.+48     	; 0x1572 <usart_set_baudrate+0x1f2>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1542:	80 e0       	ldi	r24, 0x00	; 0
    1544:	16 c0       	rjmp	.+44     	; 0x1572 <usart_set_baudrate+0x1f2>
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	14 c0       	rjmp	.+40     	; 0x1572 <usart_set_baudrate+0x1f2>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    154a:	d5 01       	movw	r26, r10
    154c:	c4 01       	movw	r24, r8
    154e:	88 0f       	add	r24, r24
    1550:	99 1f       	adc	r25, r25
    1552:	aa 1f       	adc	r26, r26
    1554:	bb 1f       	adc	r27, r27
    1556:	88 0f       	add	r24, r24
    1558:	99 1f       	adc	r25, r25
    155a:	aa 1f       	adc	r26, r26
    155c:	bb 1f       	adc	r27, r27
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	aa 1f       	adc	r26, r26
    1564:	bb 1f       	adc	r27, r27
    1566:	48 1a       	sub	r4, r24
    1568:	59 0a       	sbc	r5, r25
    156a:	6a 0a       	sbc	r6, r26
    156c:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    156e:	19 ef       	ldi	r17, 0xF9	; 249
    1570:	8b cf       	rjmp	.-234    	; 0x1488 <usart_set_baudrate+0x108>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1572:	df 91       	pop	r29
    1574:	cf 91       	pop	r28
    1576:	1f 91       	pop	r17
    1578:	0f 91       	pop	r16
    157a:	ff 90       	pop	r15
    157c:	ef 90       	pop	r14
    157e:	df 90       	pop	r13
    1580:	cf 90       	pop	r12
    1582:	bf 90       	pop	r11
    1584:	af 90       	pop	r10
    1586:	9f 90       	pop	r9
    1588:	8f 90       	pop	r8
    158a:	7f 90       	pop	r7
    158c:	6f 90       	pop	r6
    158e:	5f 90       	pop	r5
    1590:	4f 90       	pop	r4
    1592:	08 95       	ret

00001594 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1594:	0f 93       	push	r16
    1596:	1f 93       	push	r17
    1598:	cf 93       	push	r28
    159a:	df 93       	push	r29
    159c:	ec 01       	movw	r28, r24
    159e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    15a0:	00 97       	sbiw	r24, 0x00	; 0
    15a2:	09 f4       	brne	.+2      	; 0x15a6 <usart_init_rs232+0x12>
    15a4:	be c0       	rjmp	.+380    	; 0x1722 <usart_init_rs232+0x18e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    15a6:	80 3c       	cpi	r24, 0xC0	; 192
    15a8:	91 05       	cpc	r25, r1
    15aa:	21 f4       	brne	.+8      	; 0x15b4 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    15ac:	60 e1       	ldi	r22, 0x10	; 16
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	b4 d7       	rcall	.+3944   	; 0x251a <sysclk_enable_module>
    15b2:	b7 c0       	rjmp	.+366    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    15b4:	c1 15       	cp	r28, r1
    15b6:	84 e0       	ldi	r24, 0x04	; 4
    15b8:	d8 07       	cpc	r29, r24
    15ba:	21 f4       	brne	.+8      	; 0x15c4 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    15bc:	64 e0       	ldi	r22, 0x04	; 4
    15be:	80 e0       	ldi	r24, 0x00	; 0
    15c0:	ac d7       	rcall	.+3928   	; 0x251a <sysclk_enable_module>
    15c2:	af c0       	rjmp	.+350    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    15c4:	c0 38       	cpi	r28, 0x80	; 128
    15c6:	e1 e0       	ldi	r30, 0x01	; 1
    15c8:	de 07       	cpc	r29, r30
    15ca:	21 f4       	brne	.+8      	; 0x15d4 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    15cc:	62 e0       	ldi	r22, 0x02	; 2
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	a4 d7       	rcall	.+3912   	; 0x251a <sysclk_enable_module>
    15d2:	a7 c0       	rjmp	.+334    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    15d4:	c1 15       	cp	r28, r1
    15d6:	f1 e0       	ldi	r31, 0x01	; 1
    15d8:	df 07       	cpc	r29, r31
    15da:	21 f4       	brne	.+8      	; 0x15e4 <usart_init_rs232+0x50>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    15dc:	61 e0       	ldi	r22, 0x01	; 1
    15de:	80 e0       	ldi	r24, 0x00	; 0
    15e0:	9c d7       	rcall	.+3896   	; 0x251a <sysclk_enable_module>
    15e2:	9f c0       	rjmp	.+318    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    15e4:	c0 38       	cpi	r28, 0x80	; 128
    15e6:	83 e0       	ldi	r24, 0x03	; 3
    15e8:	d8 07       	cpc	r29, r24
    15ea:	21 f4       	brne	.+8      	; 0x15f4 <usart_init_rs232+0x60>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    15ec:	61 e0       	ldi	r22, 0x01	; 1
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	94 d7       	rcall	.+3880   	; 0x251a <sysclk_enable_module>
    15f2:	97 c0       	rjmp	.+302    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    15f4:	c1 15       	cp	r28, r1
    15f6:	e2 e0       	ldi	r30, 0x02	; 2
    15f8:	de 07       	cpc	r29, r30
    15fa:	21 f4       	brne	.+8      	; 0x1604 <usart_init_rs232+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    15fc:	62 e0       	ldi	r22, 0x02	; 2
    15fe:	81 e0       	ldi	r24, 0x01	; 1
    1600:	8c d7       	rcall	.+3864   	; 0x251a <sysclk_enable_module>
    1602:	8f c0       	rjmp	.+286    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1604:	c0 32       	cpi	r28, 0x20	; 32
    1606:	f3 e0       	ldi	r31, 0x03	; 3
    1608:	df 07       	cpc	r29, r31
    160a:	21 f4       	brne	.+8      	; 0x1614 <usart_init_rs232+0x80>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    160c:	64 e0       	ldi	r22, 0x04	; 4
    160e:	82 e0       	ldi	r24, 0x02	; 2
    1610:	84 d7       	rcall	.+3848   	; 0x251a <sysclk_enable_module>
    1612:	87 c0       	rjmp	.+270    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1614:	c1 15       	cp	r28, r1
    1616:	88 e0       	ldi	r24, 0x08	; 8
    1618:	d8 07       	cpc	r29, r24
    161a:	21 f4       	brne	.+8      	; 0x1624 <usart_init_rs232+0x90>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    161c:	61 e0       	ldi	r22, 0x01	; 1
    161e:	83 e0       	ldi	r24, 0x03	; 3
    1620:	7c d7       	rcall	.+3832   	; 0x251a <sysclk_enable_module>
    1622:	7f c0       	rjmp	.+254    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1624:	c1 15       	cp	r28, r1
    1626:	e9 e0       	ldi	r30, 0x09	; 9
    1628:	de 07       	cpc	r29, r30
    162a:	21 f4       	brne	.+8      	; 0x1634 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    162c:	61 e0       	ldi	r22, 0x01	; 1
    162e:	84 e0       	ldi	r24, 0x04	; 4
    1630:	74 d7       	rcall	.+3816   	; 0x251a <sysclk_enable_module>
    1632:	77 c0       	rjmp	.+238    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1634:	c1 15       	cp	r28, r1
    1636:	fa e0       	ldi	r31, 0x0A	; 10
    1638:	df 07       	cpc	r29, r31
    163a:	21 f4       	brne	.+8      	; 0x1644 <usart_init_rs232+0xb0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    163c:	61 e0       	ldi	r22, 0x01	; 1
    163e:	85 e0       	ldi	r24, 0x05	; 5
    1640:	6c d7       	rcall	.+3800   	; 0x251a <sysclk_enable_module>
    1642:	6f c0       	rjmp	.+222    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1644:	c0 34       	cpi	r28, 0x40	; 64
    1646:	88 e0       	ldi	r24, 0x08	; 8
    1648:	d8 07       	cpc	r29, r24
    164a:	21 f4       	brne	.+8      	; 0x1654 <usart_init_rs232+0xc0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    164c:	62 e0       	ldi	r22, 0x02	; 2
    164e:	83 e0       	ldi	r24, 0x03	; 3
    1650:	64 d7       	rcall	.+3784   	; 0x251a <sysclk_enable_module>
    1652:	67 c0       	rjmp	.+206    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1654:	c0 34       	cpi	r28, 0x40	; 64
    1656:	e9 e0       	ldi	r30, 0x09	; 9
    1658:	de 07       	cpc	r29, r30
    165a:	21 f4       	brne	.+8      	; 0x1664 <usart_init_rs232+0xd0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    165c:	62 e0       	ldi	r22, 0x02	; 2
    165e:	84 e0       	ldi	r24, 0x04	; 4
    1660:	5c d7       	rcall	.+3768   	; 0x251a <sysclk_enable_module>
    1662:	5f c0       	rjmp	.+190    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1664:	c0 39       	cpi	r28, 0x90	; 144
    1666:	f8 e0       	ldi	r31, 0x08	; 8
    1668:	df 07       	cpc	r29, r31
    166a:	21 f4       	brne	.+8      	; 0x1674 <usart_init_rs232+0xe0>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    166c:	64 e0       	ldi	r22, 0x04	; 4
    166e:	83 e0       	ldi	r24, 0x03	; 3
    1670:	54 d7       	rcall	.+3752   	; 0x251a <sysclk_enable_module>
    1672:	57 c0       	rjmp	.+174    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1674:	c0 39       	cpi	r28, 0x90	; 144
    1676:	89 e0       	ldi	r24, 0x09	; 9
    1678:	d8 07       	cpc	r29, r24
    167a:	21 f4       	brne	.+8      	; 0x1684 <usart_init_rs232+0xf0>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    167c:	64 e0       	ldi	r22, 0x04	; 4
    167e:	84 e0       	ldi	r24, 0x04	; 4
    1680:	4c d7       	rcall	.+3736   	; 0x251a <sysclk_enable_module>
    1682:	4f c0       	rjmp	.+158    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1684:	c0 39       	cpi	r28, 0x90	; 144
    1686:	ea e0       	ldi	r30, 0x0A	; 10
    1688:	de 07       	cpc	r29, r30
    168a:	21 f4       	brne	.+8      	; 0x1694 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    168c:	64 e0       	ldi	r22, 0x04	; 4
    168e:	85 e0       	ldi	r24, 0x05	; 5
    1690:	44 d7       	rcall	.+3720   	; 0x251a <sysclk_enable_module>
    1692:	47 c0       	rjmp	.+142    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1694:	c0 3c       	cpi	r28, 0xC0	; 192
    1696:	f8 e0       	ldi	r31, 0x08	; 8
    1698:	df 07       	cpc	r29, r31
    169a:	21 f4       	brne	.+8      	; 0x16a4 <usart_init_rs232+0x110>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    169c:	68 e0       	ldi	r22, 0x08	; 8
    169e:	83 e0       	ldi	r24, 0x03	; 3
    16a0:	3c d7       	rcall	.+3704   	; 0x251a <sysclk_enable_module>
    16a2:	3f c0       	rjmp	.+126    	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    16a4:	c0 3c       	cpi	r28, 0xC0	; 192
    16a6:	89 e0       	ldi	r24, 0x09	; 9
    16a8:	d8 07       	cpc	r29, r24
    16aa:	21 f4       	brne	.+8      	; 0x16b4 <usart_init_rs232+0x120>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    16ac:	68 e0       	ldi	r22, 0x08	; 8
    16ae:	84 e0       	ldi	r24, 0x04	; 4
    16b0:	34 d7       	rcall	.+3688   	; 0x251a <sysclk_enable_module>
    16b2:	37 c0       	rjmp	.+110    	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    16b4:	c0 3a       	cpi	r28, 0xA0	; 160
    16b6:	e8 e0       	ldi	r30, 0x08	; 8
    16b8:	de 07       	cpc	r29, r30
    16ba:	21 f4       	brne	.+8      	; 0x16c4 <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    16bc:	60 e1       	ldi	r22, 0x10	; 16
    16be:	83 e0       	ldi	r24, 0x03	; 3
    16c0:	2c d7       	rcall	.+3672   	; 0x251a <sysclk_enable_module>
    16c2:	2f c0       	rjmp	.+94     	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    16c4:	c0 3a       	cpi	r28, 0xA0	; 160
    16c6:	f9 e0       	ldi	r31, 0x09	; 9
    16c8:	df 07       	cpc	r29, r31
    16ca:	21 f4       	brne	.+8      	; 0x16d4 <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    16cc:	60 e1       	ldi	r22, 0x10	; 16
    16ce:	84 e0       	ldi	r24, 0x04	; 4
    16d0:	24 d7       	rcall	.+3656   	; 0x251a <sysclk_enable_module>
    16d2:	27 c0       	rjmp	.+78     	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    16d4:	c0 3a       	cpi	r28, 0xA0	; 160
    16d6:	8a e0       	ldi	r24, 0x0A	; 10
    16d8:	d8 07       	cpc	r29, r24
    16da:	21 f4       	brne	.+8      	; 0x16e4 <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    16dc:	60 e1       	ldi	r22, 0x10	; 16
    16de:	85 e0       	ldi	r24, 0x05	; 5
    16e0:	1c d7       	rcall	.+3640   	; 0x251a <sysclk_enable_module>
    16e2:	1f c0       	rjmp	.+62     	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    16e4:	c0 3b       	cpi	r28, 0xB0	; 176
    16e6:	e8 e0       	ldi	r30, 0x08	; 8
    16e8:	de 07       	cpc	r29, r30
    16ea:	21 f4       	brne	.+8      	; 0x16f4 <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    16ec:	60 e2       	ldi	r22, 0x20	; 32
    16ee:	83 e0       	ldi	r24, 0x03	; 3
    16f0:	14 d7       	rcall	.+3624   	; 0x251a <sysclk_enable_module>
    16f2:	17 c0       	rjmp	.+46     	; 0x1722 <usart_init_rs232+0x18e>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    16f4:	c0 3b       	cpi	r28, 0xB0	; 176
    16f6:	f9 e0       	ldi	r31, 0x09	; 9
    16f8:	df 07       	cpc	r29, r31
    16fa:	21 f4       	brne	.+8      	; 0x1704 <usart_init_rs232+0x170>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    16fc:	60 e2       	ldi	r22, 0x20	; 32
    16fe:	84 e0       	ldi	r24, 0x04	; 4
    1700:	0c d7       	rcall	.+3608   	; 0x251a <sysclk_enable_module>
    1702:	0f c0       	rjmp	.+30     	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1704:	c0 38       	cpi	r28, 0x80	; 128
    1706:	84 e0       	ldi	r24, 0x04	; 4
    1708:	d8 07       	cpc	r29, r24
    170a:	21 f4       	brne	.+8      	; 0x1714 <usart_init_rs232+0x180>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    170c:	60 e4       	ldi	r22, 0x40	; 64
    170e:	83 e0       	ldi	r24, 0x03	; 3
    1710:	04 d7       	rcall	.+3592   	; 0x251a <sysclk_enable_module>
    1712:	07 c0       	rjmp	.+14     	; 0x1722 <usart_init_rs232+0x18e>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1714:	c0 3a       	cpi	r28, 0xA0	; 160
    1716:	e4 e0       	ldi	r30, 0x04	; 4
    1718:	de 07       	cpc	r29, r30
    171a:	19 f4       	brne	.+6      	; 0x1722 <usart_init_rs232+0x18e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    171c:	60 e4       	ldi	r22, 0x40	; 64
    171e:	85 e0       	ldi	r24, 0x05	; 5
    1720:	fc d6       	rcall	.+3576   	; 0x251a <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1722:	8d 81       	ldd	r24, Y+5	; 0x05
    1724:	8f 73       	andi	r24, 0x3F	; 63
    1726:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1728:	f8 01       	movw	r30, r16
    172a:	94 81       	ldd	r25, Z+4	; 0x04
    172c:	85 81       	ldd	r24, Z+5	; 0x05
    172e:	89 2b       	or	r24, r25
    1730:	96 81       	ldd	r25, Z+6	; 0x06
    1732:	99 23       	and	r25, r25
    1734:	11 f0       	breq	.+4      	; 0x173a <usart_init_rs232+0x1a6>
    1736:	98 e0       	ldi	r25, 0x08	; 8
    1738:	01 c0       	rjmp	.+2      	; 0x173c <usart_init_rs232+0x1a8>
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	89 2b       	or	r24, r25
    173e:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1740:	f8 01       	movw	r30, r16
    1742:	40 81       	ld	r20, Z
    1744:	51 81       	ldd	r21, Z+1	; 0x01
    1746:	62 81       	ldd	r22, Z+2	; 0x02
    1748:	73 81       	ldd	r23, Z+3	; 0x03
    174a:	00 e0       	ldi	r16, 0x00	; 0
    174c:	1c e6       	ldi	r17, 0x6C	; 108
    174e:	2c ed       	ldi	r18, 0xDC	; 220
    1750:	32 e0       	ldi	r19, 0x02	; 2
    1752:	ce 01       	movw	r24, r28
    1754:	15 de       	rcall	.-982    	; 0x1380 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1756:	9c 81       	ldd	r25, Y+4	; 0x04
    1758:	98 60       	ori	r25, 0x08	; 8
    175a:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    175c:	9c 81       	ldd	r25, Y+4	; 0x04
    175e:	90 61       	ori	r25, 0x10	; 16
    1760:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1762:	df 91       	pop	r29
    1764:	cf 91       	pop	r28
    1766:	1f 91       	pop	r17
    1768:	0f 91       	pop	r16
    176a:	08 95       	ret

0000176c <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    176c:	81 11       	cpse	r24, r1
    176e:	18 c0       	rjmp	.+48     	; 0x17a0 <udd_sleep_mode+0x34>
    1770:	90 91 d4 2a 	lds	r25, 0x2AD4
    1774:	99 23       	and	r25, r25
    1776:	89 f0       	breq	.+34     	; 0x179a <udd_sleep_mode+0x2e>
    1778:	9f b7       	in	r25, 0x3f	; 63
    177a:	f8 94       	cli
    177c:	ef e8       	ldi	r30, 0x8F	; 143
    177e:	fb e2       	ldi	r31, 0x2B	; 43
    1780:	20 81       	ld	r18, Z
    1782:	21 50       	subi	r18, 0x01	; 1
    1784:	20 83       	st	Z, r18
    1786:	9f bf       	out	0x3f, r25	; 63
    1788:	08 c0       	rjmp	.+16     	; 0x179a <udd_sleep_mode+0x2e>
    178a:	9f b7       	in	r25, 0x3f	; 63
    178c:	f8 94       	cli
    178e:	ef e8       	ldi	r30, 0x8F	; 143
    1790:	fb e2       	ldi	r31, 0x2B	; 43
    1792:	20 81       	ld	r18, Z
    1794:	2f 5f       	subi	r18, 0xFF	; 255
    1796:	20 83       	st	Z, r18
    1798:	9f bf       	out	0x3f, r25	; 63
    179a:	80 93 d4 2a 	sts	0x2AD4, r24
    179e:	08 95       	ret
    17a0:	90 91 d4 2a 	lds	r25, 0x2AD4
    17a4:	99 23       	and	r25, r25
    17a6:	89 f3       	breq	.-30     	; 0x178a <udd_sleep_mode+0x1e>
    17a8:	f8 cf       	rjmp	.-16     	; 0x179a <udd_sleep_mode+0x2e>

000017aa <udd_ctrl_init>:
    17aa:	0f 93       	push	r16
    17ac:	e8 ec       	ldi	r30, 0xC8	; 200
    17ae:	f4 e0       	ldi	r31, 0x04	; 4
    17b0:	80 81       	ld	r24, Z
    17b2:	8f 7d       	andi	r24, 0xDF	; 223
    17b4:	80 83       	st	Z, r24
    17b6:	80 81       	ld	r24, Z
    17b8:	8f 7d       	andi	r24, 0xDF	; 223
    17ba:	80 83       	st	Z, r24
    17bc:	e8 ea       	ldi	r30, 0xA8	; 168
    17be:	fa e2       	ldi	r31, 0x2A	; 42
    17c0:	02 e0       	ldi	r16, 0x02	; 2
    17c2:	05 93       	las	Z, r16
    17c4:	10 92 aa 2a 	sts	0x2AAA, r1
    17c8:	10 92 ab 2a 	sts	0x2AAB, r1
    17cc:	00 e2       	ldi	r16, 0x20	; 32
    17ce:	06 93       	lac	Z, r16
    17d0:	00 e4       	ldi	r16, 0x40	; 64
    17d2:	06 93       	lac	Z, r16
    17d4:	e0 ea       	ldi	r30, 0xA0	; 160
    17d6:	fa e2       	ldi	r31, 0x2A	; 42
    17d8:	00 e2       	ldi	r16, 0x20	; 32
    17da:	06 93       	lac	Z, r16
    17dc:	00 e4       	ldi	r16, 0x40	; 64
    17de:	06 93       	lac	Z, r16
    17e0:	10 92 8a 2b 	sts	0x2B8A, r1
    17e4:	10 92 8b 2b 	sts	0x2B8B, r1
    17e8:	10 92 8c 2b 	sts	0x2B8C, r1
    17ec:	10 92 8d 2b 	sts	0x2B8D, r1
    17f0:	10 92 88 2b 	sts	0x2B88, r1
    17f4:	10 92 89 2b 	sts	0x2B89, r1
    17f8:	10 92 90 2a 	sts	0x2A90, r1
    17fc:	0f 91       	pop	r16
    17fe:	08 95       	ret

00001800 <udd_ctrl_stall_data>:
    1800:	0f 93       	push	r16
    1802:	85 e0       	ldi	r24, 0x05	; 5
    1804:	80 93 90 2a 	sts	0x2A90, r24
    1808:	e9 ea       	ldi	r30, 0xA9	; 169
    180a:	fa e2       	ldi	r31, 0x2A	; 42
    180c:	04 e0       	ldi	r16, 0x04	; 4
    180e:	05 93       	las	Z, r16
    1810:	e1 ea       	ldi	r30, 0xA1	; 161
    1812:	fa e2       	ldi	r31, 0x2A	; 42
    1814:	04 e0       	ldi	r16, 0x04	; 4
    1816:	05 93       	las	Z, r16
    1818:	0f 91       	pop	r16
    181a:	08 95       	ret

0000181c <udd_ctrl_send_zlp_in>:
    181c:	0f 93       	push	r16
    181e:	83 e0       	ldi	r24, 0x03	; 3
    1820:	80 93 90 2a 	sts	0x2A90, r24
    1824:	10 92 aa 2a 	sts	0x2AAA, r1
    1828:	10 92 ab 2a 	sts	0x2AAB, r1
    182c:	e8 ea       	ldi	r30, 0xA8	; 168
    182e:	fa e2       	ldi	r31, 0x2A	; 42
    1830:	02 e0       	ldi	r16, 0x02	; 2
    1832:	06 93       	lac	Z, r16
    1834:	0f 91       	pop	r16
    1836:	08 95       	ret

00001838 <udd_ctrl_endofrequest>:
    1838:	e0 91 8a 2b 	lds	r30, 0x2B8A
    183c:	f0 91 8b 2b 	lds	r31, 0x2B8B
    1840:	30 97       	sbiw	r30, 0x00	; 0
    1842:	09 f0       	breq	.+2      	; 0x1846 <udd_ctrl_endofrequest+0xe>
    1844:	09 95       	icall
    1846:	08 95       	ret

00001848 <udd_ctrl_in_sent>:
    1848:	0f 93       	push	r16
    184a:	cf 93       	push	r28
    184c:	df 93       	push	r29
    184e:	80 91 90 2a 	lds	r24, 0x2A90
    1852:	83 30       	cpi	r24, 0x03	; 3
    1854:	19 f4       	brne	.+6      	; 0x185c <udd_ctrl_in_sent+0x14>
    1856:	f0 df       	rcall	.-32     	; 0x1838 <udd_ctrl_endofrequest>
    1858:	a8 df       	rcall	.-176    	; 0x17aa <udd_ctrl_init>
    185a:	60 c0       	rjmp	.+192    	; 0x191c <udd_ctrl_in_sent+0xd4>
    185c:	80 91 8c 2a 	lds	r24, 0x2A8C
    1860:	90 91 8d 2a 	lds	r25, 0x2A8D
    1864:	c0 91 88 2b 	lds	r28, 0x2B88
    1868:	d0 91 89 2b 	lds	r29, 0x2B89
    186c:	c8 1b       	sub	r28, r24
    186e:	d9 0b       	sbc	r29, r25
    1870:	71 f5       	brne	.+92     	; 0x18ce <udd_ctrl_in_sent+0x86>
    1872:	20 91 8e 2a 	lds	r18, 0x2A8E
    1876:	30 91 8f 2a 	lds	r19, 0x2A8F
    187a:	82 0f       	add	r24, r18
    187c:	93 1f       	adc	r25, r19
    187e:	80 93 8e 2a 	sts	0x2A8E, r24
    1882:	90 93 8f 2a 	sts	0x2A8F, r25
    1886:	20 91 84 2b 	lds	r18, 0x2B84
    188a:	30 91 85 2b 	lds	r19, 0x2B85
    188e:	82 17       	cp	r24, r18
    1890:	93 07       	cpc	r25, r19
    1892:	21 f0       	breq	.+8      	; 0x189c <udd_ctrl_in_sent+0x54>
    1894:	80 91 a7 29 	lds	r24, 0x29A7
    1898:	88 23       	and	r24, r24
    189a:	41 f0       	breq	.+16     	; 0x18ac <udd_ctrl_in_sent+0x64>
    189c:	84 e0       	ldi	r24, 0x04	; 4
    189e:	80 93 90 2a 	sts	0x2A90, r24
    18a2:	e0 ea       	ldi	r30, 0xA0	; 160
    18a4:	fa e2       	ldi	r31, 0x2A	; 42
    18a6:	02 e0       	ldi	r16, 0x02	; 2
    18a8:	06 93       	lac	Z, r16
    18aa:	38 c0       	rjmp	.+112    	; 0x191c <udd_ctrl_in_sent+0xd4>
    18ac:	e0 91 8c 2b 	lds	r30, 0x2B8C
    18b0:	f0 91 8d 2b 	lds	r31, 0x2B8D
    18b4:	30 97       	sbiw	r30, 0x00	; 0
    18b6:	99 f0       	breq	.+38     	; 0x18de <udd_ctrl_in_sent+0x96>
    18b8:	09 95       	icall
    18ba:	88 23       	and	r24, r24
    18bc:	81 f0       	breq	.+32     	; 0x18de <udd_ctrl_in_sent+0x96>
    18be:	10 92 8c 2a 	sts	0x2A8C, r1
    18c2:	10 92 8d 2a 	sts	0x2A8D, r1
    18c6:	c0 91 88 2b 	lds	r28, 0x2B88
    18ca:	d0 91 89 2b 	lds	r29, 0x2B89
    18ce:	c0 34       	cpi	r28, 0x40	; 64
    18d0:	d1 05       	cpc	r29, r1
    18d2:	28 f0       	brcs	.+10     	; 0x18de <udd_ctrl_in_sent+0x96>
    18d4:	10 92 a7 29 	sts	0x29A7, r1
    18d8:	c0 e4       	ldi	r28, 0x40	; 64
    18da:	d0 e0       	ldi	r29, 0x00	; 0
    18dc:	03 c0       	rjmp	.+6      	; 0x18e4 <udd_ctrl_in_sent+0x9c>
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	80 93 a7 29 	sts	0x29A7, r24
    18e4:	c0 93 aa 2a 	sts	0x2AAA, r28
    18e8:	d0 93 ab 2a 	sts	0x2AAB, r29
    18ec:	80 91 8c 2a 	lds	r24, 0x2A8C
    18f0:	90 91 8d 2a 	lds	r25, 0x2A8D
    18f4:	20 91 86 2b 	lds	r18, 0x2B86
    18f8:	30 91 87 2b 	lds	r19, 0x2B87
    18fc:	28 0f       	add	r18, r24
    18fe:	39 1f       	adc	r19, r25
    1900:	20 93 ac 2a 	sts	0x2AAC, r18
    1904:	30 93 ad 2a 	sts	0x2AAD, r19
    1908:	c8 0f       	add	r28, r24
    190a:	d9 1f       	adc	r29, r25
    190c:	c0 93 8c 2a 	sts	0x2A8C, r28
    1910:	d0 93 8d 2a 	sts	0x2A8D, r29
    1914:	e8 ea       	ldi	r30, 0xA8	; 168
    1916:	fa e2       	ldi	r31, 0x2A	; 42
    1918:	02 e0       	ldi	r16, 0x02	; 2
    191a:	06 93       	lac	Z, r16
    191c:	df 91       	pop	r29
    191e:	cf 91       	pop	r28
    1920:	0f 91       	pop	r16
    1922:	08 95       	ret

00001924 <udd_ep_get_size>:
    1924:	fc 01       	movw	r30, r24
    1926:	81 81       	ldd	r24, Z+1	; 0x01
    1928:	87 70       	andi	r24, 0x07	; 7
    192a:	90 e0       	ldi	r25, 0x00	; 0
    192c:	fc 01       	movw	r30, r24
    192e:	31 97       	sbiw	r30, 0x01	; 1
    1930:	e7 30       	cpi	r30, 0x07	; 7
    1932:	f1 05       	cpc	r31, r1
    1934:	20 f4       	brcc	.+8      	; 0x193e <udd_ep_get_size+0x1a>
    1936:	e2 50       	subi	r30, 0x02	; 2
    1938:	ff 4f       	sbci	r31, 0xFF	; 255
    193a:	0c 94 5c 2b 	jmp	0x56b8	; 0x56b8 <__tablejump2__>
    193e:	88 e0       	ldi	r24, 0x08	; 8
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	08 95       	ret
    1944:	80 e2       	ldi	r24, 0x20	; 32
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	08 95       	ret
    194a:	80 e4       	ldi	r24, 0x40	; 64
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	08 95       	ret
    1950:	80 e8       	ldi	r24, 0x80	; 128
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	08 95       	ret
    1956:	80 e0       	ldi	r24, 0x00	; 0
    1958:	91 e0       	ldi	r25, 0x01	; 1
    195a:	08 95       	ret
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	92 e0       	ldi	r25, 0x02	; 2
    1960:	08 95       	ret
    1962:	8f ef       	ldi	r24, 0xFF	; 255
    1964:	93 e0       	ldi	r25, 0x03	; 3
    1966:	08 95       	ret
    1968:	80 e1       	ldi	r24, 0x10	; 16
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	08 95       	ret

0000196e <udd_ep_get_job>:
    196e:	28 2f       	mov	r18, r24
    1970:	2f 70       	andi	r18, 0x0F	; 15
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	22 0f       	add	r18, r18
    1976:	33 1f       	adc	r19, r19
    1978:	99 27       	eor	r25, r25
    197a:	87 fd       	sbrc	r24, 7
    197c:	90 95       	com	r25
    197e:	88 27       	eor	r24, r24
    1980:	99 0f       	add	r25, r25
    1982:	88 1f       	adc	r24, r24
    1984:	99 27       	eor	r25, r25
    1986:	82 0f       	add	r24, r18
    1988:	93 1f       	adc	r25, r19
    198a:	02 97       	sbiw	r24, 0x02	; 2
    198c:	9c 01       	movw	r18, r24
    198e:	22 0f       	add	r18, r18
    1990:	33 1f       	adc	r19, r19
    1992:	22 0f       	add	r18, r18
    1994:	33 1f       	adc	r19, r19
    1996:	22 0f       	add	r18, r18
    1998:	33 1f       	adc	r19, r19
    199a:	82 0f       	add	r24, r18
    199c:	93 1f       	adc	r25, r19
    199e:	88 5d       	subi	r24, 0xD8	; 216
    19a0:	95 4d       	sbci	r25, 0xD5	; 213
    19a2:	08 95       	ret

000019a4 <udd_ctrl_interrupt_tc_setup>:
    19a4:	0f 93       	push	r16
    19a6:	cf 93       	push	r28
    19a8:	80 91 cc 04 	lds	r24, 0x04CC
    19ac:	80 ff       	sbrs	r24, 0
    19ae:	62 c0       	rjmp	.+196    	; 0x1a74 <udd_ctrl_interrupt_tc_setup+0xd0>
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	80 93 cc 04 	sts	0x04CC, r24
    19b6:	e0 ea       	ldi	r30, 0xA0	; 160
    19b8:	fa e2       	ldi	r31, 0x2A	; 42
    19ba:	00 e8       	ldi	r16, 0x80	; 128
    19bc:	06 93       	lac	Z, r16
    19be:	e8 ea       	ldi	r30, 0xA8	; 168
    19c0:	fa e2       	ldi	r31, 0x2A	; 42
    19c2:	00 e8       	ldi	r16, 0x80	; 128
    19c4:	06 93       	lac	Z, r16
    19c6:	80 93 ca 04 	sts	0x04CA, r24
    19ca:	e0 ea       	ldi	r30, 0xA0	; 160
    19cc:	fa e2       	ldi	r31, 0x2A	; 42
    19ce:	00 e1       	ldi	r16, 0x10	; 16
    19d0:	06 93       	lac	Z, r16
    19d2:	80 91 90 2a 	lds	r24, 0x2A90
    19d6:	88 23       	and	r24, r24
    19d8:	29 f0       	breq	.+10     	; 0x19e4 <udd_ctrl_interrupt_tc_setup+0x40>
    19da:	83 50       	subi	r24, 0x03	; 3
    19dc:	82 30       	cpi	r24, 0x02	; 2
    19de:	08 f4       	brcc	.+2      	; 0x19e2 <udd_ctrl_interrupt_tc_setup+0x3e>
    19e0:	2b df       	rcall	.-426    	; 0x1838 <udd_ctrl_endofrequest>
    19e2:	e3 de       	rcall	.-570    	; 0x17aa <udd_ctrl_init>
    19e4:	80 91 a2 2a 	lds	r24, 0x2AA2
    19e8:	90 91 a3 2a 	lds	r25, 0x2AA3
    19ec:	08 97       	sbiw	r24, 0x08	; 8
    19ee:	09 f0       	breq	.+2      	; 0x19f2 <udd_ctrl_interrupt_tc_setup+0x4e>
    19f0:	43 c0       	rjmp	.+134    	; 0x1a78 <udd_ctrl_interrupt_tc_setup+0xd4>
    19f2:	88 e0       	ldi	r24, 0x08	; 8
    19f4:	ec e4       	ldi	r30, 0x4C	; 76
    19f6:	fa e2       	ldi	r31, 0x2A	; 42
    19f8:	ae e7       	ldi	r26, 0x7E	; 126
    19fa:	bb e2       	ldi	r27, 0x2B	; 43
    19fc:	01 90       	ld	r0, Z+
    19fe:	0d 92       	st	X+, r0
    1a00:	8a 95       	dec	r24
    1a02:	e1 f7       	brne	.-8      	; 0x19fc <udd_ctrl_interrupt_tc_setup+0x58>
    1a04:	e8 ec       	ldi	r30, 0xC8	; 200
    1a06:	f4 e0       	ldi	r31, 0x04	; 4
    1a08:	80 81       	ld	r24, Z
    1a0a:	80 62       	ori	r24, 0x20	; 32
    1a0c:	80 83       	st	Z, r24
    1a0e:	80 81       	ld	r24, Z
    1a10:	80 62       	ori	r24, 0x20	; 32
    1a12:	80 83       	st	Z, r24
    1a14:	ea d8       	rcall	.-3628   	; 0xbea <udc_process_setup>
    1a16:	c8 2f       	mov	r28, r24
    1a18:	81 11       	cpse	r24, r1
    1a1a:	03 c0       	rjmp	.+6      	; 0x1a22 <udd_ctrl_interrupt_tc_setup+0x7e>
    1a1c:	f1 de       	rcall	.-542    	; 0x1800 <udd_ctrl_stall_data>
    1a1e:	c1 e0       	ldi	r28, 0x01	; 1
    1a20:	2c c0       	rjmp	.+88     	; 0x1a7a <udd_ctrl_interrupt_tc_setup+0xd6>
    1a22:	80 91 7e 2b 	lds	r24, 0x2B7E
    1a26:	88 23       	and	r24, r24
    1a28:	6c f4       	brge	.+26     	; 0x1a44 <udd_ctrl_interrupt_tc_setup+0xa0>
    1a2a:	10 92 8e 2a 	sts	0x2A8E, r1
    1a2e:	10 92 8f 2a 	sts	0x2A8F, r1
    1a32:	10 92 8c 2a 	sts	0x2A8C, r1
    1a36:	10 92 8d 2a 	sts	0x2A8D, r1
    1a3a:	82 e0       	ldi	r24, 0x02	; 2
    1a3c:	80 93 90 2a 	sts	0x2A90, r24
    1a40:	03 df       	rcall	.-506    	; 0x1848 <udd_ctrl_in_sent>
    1a42:	1b c0       	rjmp	.+54     	; 0x1a7a <udd_ctrl_interrupt_tc_setup+0xd6>
    1a44:	20 91 84 2b 	lds	r18, 0x2B84
    1a48:	30 91 85 2b 	lds	r19, 0x2B85
    1a4c:	23 2b       	or	r18, r19
    1a4e:	11 f4       	brne	.+4      	; 0x1a54 <udd_ctrl_interrupt_tc_setup+0xb0>
    1a50:	e5 de       	rcall	.-566    	; 0x181c <udd_ctrl_send_zlp_in>
    1a52:	13 c0       	rjmp	.+38     	; 0x1a7a <udd_ctrl_interrupt_tc_setup+0xd6>
    1a54:	10 92 8e 2a 	sts	0x2A8E, r1
    1a58:	10 92 8f 2a 	sts	0x2A8F, r1
    1a5c:	10 92 8c 2a 	sts	0x2A8C, r1
    1a60:	10 92 8d 2a 	sts	0x2A8D, r1
    1a64:	81 e0       	ldi	r24, 0x01	; 1
    1a66:	80 93 90 2a 	sts	0x2A90, r24
    1a6a:	e0 ea       	ldi	r30, 0xA0	; 160
    1a6c:	fa e2       	ldi	r31, 0x2A	; 42
    1a6e:	02 e0       	ldi	r16, 0x02	; 2
    1a70:	06 93       	lac	Z, r16
    1a72:	03 c0       	rjmp	.+6      	; 0x1a7a <udd_ctrl_interrupt_tc_setup+0xd6>
    1a74:	c0 e0       	ldi	r28, 0x00	; 0
    1a76:	01 c0       	rjmp	.+2      	; 0x1a7a <udd_ctrl_interrupt_tc_setup+0xd6>
    1a78:	c1 e0       	ldi	r28, 0x01	; 1
    1a7a:	8c 2f       	mov	r24, r28
    1a7c:	cf 91       	pop	r28
    1a7e:	0f 91       	pop	r16
    1a80:	08 95       	ret

00001a82 <udd_ep_trans_complet>:
    1a82:	bf 92       	push	r11
    1a84:	cf 92       	push	r12
    1a86:	df 92       	push	r13
    1a88:	ef 92       	push	r14
    1a8a:	ff 92       	push	r15
    1a8c:	0f 93       	push	r16
    1a8e:	1f 93       	push	r17
    1a90:	cf 93       	push	r28
    1a92:	df 93       	push	r29
    1a94:	b8 2e       	mov	r11, r24
    1a96:	6b df       	rcall	.-298    	; 0x196e <udd_ep_get_job>
    1a98:	ec 01       	movw	r28, r24
    1a9a:	1b 2d       	mov	r17, r11
    1a9c:	11 1f       	adc	r17, r17
    1a9e:	11 27       	eor	r17, r17
    1aa0:	11 1f       	adc	r17, r17
    1aa2:	8b 2d       	mov	r24, r11
    1aa4:	8f 70       	andi	r24, 0x0F	; 15
    1aa6:	e8 2e       	mov	r14, r24
    1aa8:	f1 2c       	mov	r15, r1
    1aaa:	ee 0c       	add	r14, r14
    1aac:	ff 1c       	adc	r15, r15
    1aae:	e1 0e       	add	r14, r17
    1ab0:	f1 1c       	adc	r15, r1
    1ab2:	c7 01       	movw	r24, r14
    1ab4:	88 0f       	add	r24, r24
    1ab6:	99 1f       	adc	r25, r25
    1ab8:	88 0f       	add	r24, r24
    1aba:	99 1f       	adc	r25, r25
    1abc:	88 0f       	add	r24, r24
    1abe:	99 1f       	adc	r25, r25
    1ac0:	9c 01       	movw	r18, r24
    1ac2:	20 56       	subi	r18, 0x60	; 96
    1ac4:	35 4d       	sbci	r19, 0xD5	; 213
    1ac6:	79 01       	movw	r14, r18
    1ac8:	c9 01       	movw	r24, r18
    1aca:	2c df       	rcall	.-424    	; 0x1924 <udd_ep_get_size>
    1acc:	6c 01       	movw	r12, r24
    1ace:	11 23       	and	r17, r17
    1ad0:	09 f4       	brne	.+2      	; 0x1ad4 <udd_ep_trans_complet+0x52>
    1ad2:	5b c0       	rjmp	.+182    	; 0x1b8a <udd_ep_trans_complet+0x108>
    1ad4:	d7 01       	movw	r26, r14
    1ad6:	16 96       	adiw	r26, 0x06	; 6
    1ad8:	2d 91       	ld	r18, X+
    1ada:	3c 91       	ld	r19, X
    1adc:	17 97       	sbiw	r26, 0x07	; 7
    1ade:	8d 81       	ldd	r24, Y+5	; 0x05
    1ae0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ae2:	28 0f       	add	r18, r24
    1ae4:	39 1f       	adc	r19, r25
    1ae6:	2d 83       	std	Y+5, r18	; 0x05
    1ae8:	3e 83       	std	Y+6, r19	; 0x06
    1aea:	8b 81       	ldd	r24, Y+3	; 0x03
    1aec:	9c 81       	ldd	r25, Y+4	; 0x04
    1aee:	28 17       	cp	r18, r24
    1af0:	39 07       	cpc	r19, r25
    1af2:	c9 f1       	breq	.+114    	; 0x1b66 <udd_ep_trans_complet+0xe4>
    1af4:	fc 01       	movw	r30, r24
    1af6:	e2 1b       	sub	r30, r18
    1af8:	f3 0b       	sbc	r31, r19
    1afa:	9f 01       	movw	r18, r30
    1afc:	21 15       	cp	r18, r1
    1afe:	f4 e0       	ldi	r31, 0x04	; 4
    1b00:	3f 07       	cpc	r19, r31
    1b02:	40 f0       	brcs	.+16     	; 0x1b14 <udd_ep_trans_complet+0x92>
    1b04:	2f ef       	ldi	r18, 0xFF	; 255
    1b06:	33 e0       	ldi	r19, 0x03	; 3
    1b08:	c9 01       	movw	r24, r18
    1b0a:	b6 01       	movw	r22, r12
    1b0c:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    1b10:	28 1b       	sub	r18, r24
    1b12:	39 0b       	sbc	r19, r25
    1b14:	88 81       	ld	r24, Y
    1b16:	81 ff       	sbrs	r24, 1
    1b18:	0a c0       	rjmp	.+20     	; 0x1b2e <udd_ep_trans_complet+0xac>
    1b1a:	c9 01       	movw	r24, r18
    1b1c:	b6 01       	movw	r22, r12
    1b1e:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    1b22:	41 e0       	ldi	r20, 0x01	; 1
    1b24:	89 2b       	or	r24, r25
    1b26:	09 f0       	breq	.+2      	; 0x1b2a <udd_ep_trans_complet+0xa8>
    1b28:	40 e0       	ldi	r20, 0x00	; 0
    1b2a:	94 2f       	mov	r25, r20
    1b2c:	01 c0       	rjmp	.+2      	; 0x1b30 <udd_ep_trans_complet+0xae>
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	88 81       	ld	r24, Y
    1b32:	90 fb       	bst	r25, 0
    1b34:	81 f9       	bld	r24, 1
    1b36:	88 83       	st	Y, r24
    1b38:	d7 01       	movw	r26, r14
    1b3a:	16 96       	adiw	r26, 0x06	; 6
    1b3c:	1d 92       	st	X+, r1
    1b3e:	1c 92       	st	X, r1
    1b40:	17 97       	sbiw	r26, 0x07	; 7
    1b42:	12 96       	adiw	r26, 0x02	; 2
    1b44:	2d 93       	st	X+, r18
    1b46:	3c 93       	st	X, r19
    1b48:	13 97       	sbiw	r26, 0x03	; 3
    1b4a:	29 81       	ldd	r18, Y+1	; 0x01
    1b4c:	3a 81       	ldd	r19, Y+2	; 0x02
    1b4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b50:	9e 81       	ldd	r25, Y+6	; 0x06
    1b52:	82 0f       	add	r24, r18
    1b54:	93 1f       	adc	r25, r19
    1b56:	14 96       	adiw	r26, 0x04	; 4
    1b58:	8d 93       	st	X+, r24
    1b5a:	9c 93       	st	X, r25
    1b5c:	15 97       	sbiw	r26, 0x05	; 5
    1b5e:	f7 01       	movw	r30, r14
    1b60:	02 e0       	ldi	r16, 0x02	; 2
    1b62:	06 93       	lac	Z, r16
    1b64:	98 c0       	rjmp	.+304    	; 0x1c96 <udd_ep_trans_complet+0x214>
    1b66:	88 81       	ld	r24, Y
    1b68:	81 ff       	sbrs	r24, 1
    1b6a:	87 c0       	rjmp	.+270    	; 0x1c7a <udd_ep_trans_complet+0x1f8>
    1b6c:	8d 7f       	andi	r24, 0xFD	; 253
    1b6e:	88 83       	st	Y, r24
    1b70:	d7 01       	movw	r26, r14
    1b72:	16 96       	adiw	r26, 0x06	; 6
    1b74:	1d 92       	st	X+, r1
    1b76:	1c 92       	st	X, r1
    1b78:	17 97       	sbiw	r26, 0x07	; 7
    1b7a:	12 96       	adiw	r26, 0x02	; 2
    1b7c:	1d 92       	st	X+, r1
    1b7e:	1c 92       	st	X, r1
    1b80:	13 97       	sbiw	r26, 0x03	; 3
    1b82:	f7 01       	movw	r30, r14
    1b84:	02 e0       	ldi	r16, 0x02	; 2
    1b86:	06 93       	lac	Z, r16
    1b88:	86 c0       	rjmp	.+268    	; 0x1c96 <udd_ep_trans_complet+0x214>
    1b8a:	d7 01       	movw	r26, r14
    1b8c:	12 96       	adiw	r26, 0x02	; 2
    1b8e:	0d 91       	ld	r16, X+
    1b90:	1c 91       	ld	r17, X
    1b92:	13 97       	sbiw	r26, 0x03	; 3
    1b94:	88 81       	ld	r24, Y
    1b96:	82 ff       	sbrs	r24, 2
    1b98:	15 c0       	rjmp	.+42     	; 0x1bc4 <udd_ep_trans_complet+0x142>
    1b9a:	e9 81       	ldd	r30, Y+1	; 0x01
    1b9c:	fa 81       	ldd	r31, Y+2	; 0x02
    1b9e:	2d 81       	ldd	r18, Y+5	; 0x05
    1ba0:	3e 81       	ldd	r19, Y+6	; 0x06
    1ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba6:	b6 01       	movw	r22, r12
    1ba8:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    1bac:	b0 e4       	ldi	r27, 0x40	; 64
    1bae:	bb 9e       	mul	r11, r27
    1bb0:	b0 01       	movw	r22, r0
    1bb2:	11 24       	eor	r1, r1
    1bb4:	68 59       	subi	r22, 0x98	; 152
    1bb6:	76 4d       	sbci	r23, 0xD6	; 214
    1bb8:	ac 01       	movw	r20, r24
    1bba:	cf 01       	movw	r24, r30
    1bbc:	82 0f       	add	r24, r18
    1bbe:	93 1f       	adc	r25, r19
    1bc0:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <memcpy>
    1bc4:	2d 81       	ldd	r18, Y+5	; 0x05
    1bc6:	3e 81       	ldd	r19, Y+6	; 0x06
    1bc8:	20 0f       	add	r18, r16
    1bca:	31 1f       	adc	r19, r17
    1bcc:	2d 83       	std	Y+5, r18	; 0x05
    1bce:	3e 83       	std	Y+6, r19	; 0x06
    1bd0:	eb 81       	ldd	r30, Y+3	; 0x03
    1bd2:	fc 81       	ldd	r31, Y+4	; 0x04
    1bd4:	e2 17       	cp	r30, r18
    1bd6:	f3 07       	cpc	r31, r19
    1bd8:	10 f4       	brcc	.+4      	; 0x1bde <udd_ep_trans_complet+0x15c>
    1bda:	ed 83       	std	Y+5, r30	; 0x05
    1bdc:	fe 83       	std	Y+6, r31	; 0x06
    1bde:	d7 01       	movw	r26, r14
    1be0:	16 96       	adiw	r26, 0x06	; 6
    1be2:	8d 91       	ld	r24, X+
    1be4:	9c 91       	ld	r25, X
    1be6:	17 97       	sbiw	r26, 0x07	; 7
    1be8:	80 17       	cp	r24, r16
    1bea:	91 07       	cpc	r25, r17
    1bec:	09 f0       	breq	.+2      	; 0x1bf0 <udd_ep_trans_complet+0x16e>
    1bee:	45 c0       	rjmp	.+138    	; 0x1c7a <udd_ep_trans_complet+0x1f8>
    1bf0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bf2:	9e 81       	ldd	r25, Y+6	; 0x06
    1bf4:	e8 17       	cp	r30, r24
    1bf6:	f9 07       	cpc	r31, r25
    1bf8:	09 f4       	brne	.+2      	; 0x1bfc <udd_ep_trans_complet+0x17a>
    1bfa:	3f c0       	rjmp	.+126    	; 0x1c7a <udd_ep_trans_complet+0x1f8>
    1bfc:	e8 1b       	sub	r30, r24
    1bfe:	f9 0b       	sbc	r31, r25
    1c00:	e1 15       	cp	r30, r1
    1c02:	b4 e0       	ldi	r27, 0x04	; 4
    1c04:	fb 07       	cpc	r31, r27
    1c06:	48 f0       	brcs	.+18     	; 0x1c1a <udd_ep_trans_complet+0x198>
    1c08:	ef ef       	ldi	r30, 0xFF	; 255
    1c0a:	f3 e0       	ldi	r31, 0x03	; 3
    1c0c:	cf 01       	movw	r24, r30
    1c0e:	b6 01       	movw	r22, r12
    1c10:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    1c14:	e8 1b       	sub	r30, r24
    1c16:	f9 0b       	sbc	r31, r25
    1c18:	06 c0       	rjmp	.+12     	; 0x1c26 <udd_ep_trans_complet+0x1a4>
    1c1a:	cf 01       	movw	r24, r30
    1c1c:	b6 01       	movw	r22, r12
    1c1e:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    1c22:	e8 1b       	sub	r30, r24
    1c24:	f9 0b       	sbc	r31, r25
    1c26:	d7 01       	movw	r26, r14
    1c28:	12 96       	adiw	r26, 0x02	; 2
    1c2a:	1d 92       	st	X+, r1
    1c2c:	1c 92       	st	X, r1
    1c2e:	13 97       	sbiw	r26, 0x03	; 3
    1c30:	ec 15       	cp	r30, r12
    1c32:	fd 05       	cpc	r31, r13
    1c34:	78 f4       	brcc	.+30     	; 0x1c54 <udd_ep_trans_complet+0x1d2>
    1c36:	88 81       	ld	r24, Y
    1c38:	84 60       	ori	r24, 0x04	; 4
    1c3a:	88 83       	st	Y, r24
    1c3c:	b0 e4       	ldi	r27, 0x40	; 64
    1c3e:	bb 9e       	mul	r11, r27
    1c40:	c0 01       	movw	r24, r0
    1c42:	11 24       	eor	r1, r1
    1c44:	88 59       	subi	r24, 0x98	; 152
    1c46:	96 4d       	sbci	r25, 0xD6	; 214
    1c48:	f7 01       	movw	r30, r14
    1c4a:	84 83       	std	Z+4, r24	; 0x04
    1c4c:	95 83       	std	Z+5, r25	; 0x05
    1c4e:	c6 82       	std	Z+6, r12	; 0x06
    1c50:	d7 82       	std	Z+7, r13	; 0x07
    1c52:	0f c0       	rjmp	.+30     	; 0x1c72 <udd_ep_trans_complet+0x1f0>
    1c54:	29 81       	ldd	r18, Y+1	; 0x01
    1c56:	3a 81       	ldd	r19, Y+2	; 0x02
    1c58:	8d 81       	ldd	r24, Y+5	; 0x05
    1c5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c5c:	82 0f       	add	r24, r18
    1c5e:	93 1f       	adc	r25, r19
    1c60:	d7 01       	movw	r26, r14
    1c62:	14 96       	adiw	r26, 0x04	; 4
    1c64:	8d 93       	st	X+, r24
    1c66:	9c 93       	st	X, r25
    1c68:	15 97       	sbiw	r26, 0x05	; 5
    1c6a:	16 96       	adiw	r26, 0x06	; 6
    1c6c:	ed 93       	st	X+, r30
    1c6e:	fc 93       	st	X, r31
    1c70:	17 97       	sbiw	r26, 0x07	; 7
    1c72:	f7 01       	movw	r30, r14
    1c74:	02 e0       	ldi	r16, 0x02	; 2
    1c76:	06 93       	lac	Z, r16
    1c78:	0e c0       	rjmp	.+28     	; 0x1c96 <udd_ep_trans_complet+0x214>
    1c7a:	88 81       	ld	r24, Y
    1c7c:	80 ff       	sbrs	r24, 0
    1c7e:	0b c0       	rjmp	.+22     	; 0x1c96 <udd_ep_trans_complet+0x214>
    1c80:	8e 7f       	andi	r24, 0xFE	; 254
    1c82:	88 83       	st	Y, r24
    1c84:	ef 81       	ldd	r30, Y+7	; 0x07
    1c86:	f8 85       	ldd	r31, Y+8	; 0x08
    1c88:	30 97       	sbiw	r30, 0x00	; 0
    1c8a:	29 f0       	breq	.+10     	; 0x1c96 <udd_ep_trans_complet+0x214>
    1c8c:	6d 81       	ldd	r22, Y+5	; 0x05
    1c8e:	7e 81       	ldd	r23, Y+6	; 0x06
    1c90:	4b 2d       	mov	r20, r11
    1c92:	80 e0       	ldi	r24, 0x00	; 0
    1c94:	09 95       	icall
    1c96:	df 91       	pop	r29
    1c98:	cf 91       	pop	r28
    1c9a:	1f 91       	pop	r17
    1c9c:	0f 91       	pop	r16
    1c9e:	ff 90       	pop	r15
    1ca0:	ef 90       	pop	r14
    1ca2:	df 90       	pop	r13
    1ca4:	cf 90       	pop	r12
    1ca6:	bf 90       	pop	r11
    1ca8:	08 95       	ret

00001caa <udd_attach>:
    1caa:	cf 93       	push	r28
    1cac:	cf b7       	in	r28, 0x3f	; 63
    1cae:	f8 94       	cli
    1cb0:	81 e0       	ldi	r24, 0x01	; 1
    1cb2:	5c dd       	rcall	.-1352   	; 0x176c <udd_sleep_mode>
    1cb4:	ea ec       	ldi	r30, 0xCA	; 202
    1cb6:	f4 e0       	ldi	r31, 0x04	; 4
    1cb8:	80 e4       	ldi	r24, 0x40	; 64
    1cba:	80 83       	st	Z, r24
    1cbc:	80 e2       	ldi	r24, 0x20	; 32
    1cbe:	80 83       	st	Z, r24
    1cc0:	e1 ec       	ldi	r30, 0xC1	; 193
    1cc2:	f4 e0       	ldi	r31, 0x04	; 4
    1cc4:	80 81       	ld	r24, Z
    1cc6:	81 60       	ori	r24, 0x01	; 1
    1cc8:	80 83       	st	Z, r24
    1cca:	a9 ec       	ldi	r26, 0xC9	; 201
    1ccc:	b4 e0       	ldi	r27, 0x04	; 4
    1cce:	8c 91       	ld	r24, X
    1cd0:	82 60       	ori	r24, 0x02	; 2
    1cd2:	8c 93       	st	X, r24
    1cd4:	e8 ec       	ldi	r30, 0xC8	; 200
    1cd6:	f4 e0       	ldi	r31, 0x04	; 4
    1cd8:	80 81       	ld	r24, Z
    1cda:	80 64       	ori	r24, 0x40	; 64
    1cdc:	80 83       	st	Z, r24
    1cde:	8c 91       	ld	r24, X
    1ce0:	81 60       	ori	r24, 0x01	; 1
    1ce2:	8c 93       	st	X, r24
    1ce4:	80 81       	ld	r24, Z
    1ce6:	80 68       	ori	r24, 0x80	; 128
    1ce8:	80 83       	st	Z, r24
    1cea:	cf bf       	out	0x3f, r28	; 63
    1cec:	cf 91       	pop	r28
    1cee:	08 95       	ret

00001cf0 <udd_enable>:
    1cf0:	cf 93       	push	r28
    1cf2:	80 e3       	ldi	r24, 0x30	; 48
    1cf4:	1e d4       	rcall	.+2108   	; 0x2532 <sysclk_enable_usb>
    1cf6:	e0 ec       	ldi	r30, 0xC0	; 192
    1cf8:	f4 e0       	ldi	r31, 0x04	; 4
    1cfa:	80 81       	ld	r24, Z
    1cfc:	80 64       	ori	r24, 0x40	; 64
    1cfe:	80 83       	st	Z, r24
    1d00:	cf b7       	in	r28, 0x3f	; 63
    1d02:	f8 94       	cli
    1d04:	10 92 a1 2a 	sts	0x2AA1, r1
    1d08:	10 92 a9 2a 	sts	0x2AA9, r1
    1d0c:	10 92 b1 2a 	sts	0x2AB1, r1
    1d10:	10 92 b9 2a 	sts	0x2AB9, r1
    1d14:	10 92 c1 2a 	sts	0x2AC1, r1
    1d18:	10 92 c9 2a 	sts	0x2AC9, r1
    1d1c:	e8 e2       	ldi	r30, 0x28	; 40
    1d1e:	fa e2       	ldi	r31, 0x2A	; 42
    1d20:	80 81       	ld	r24, Z
    1d22:	8e 7f       	andi	r24, 0xFE	; 254
    1d24:	80 83       	st	Z, r24
    1d26:	e1 e3       	ldi	r30, 0x31	; 49
    1d28:	fa e2       	ldi	r31, 0x2A	; 42
    1d2a:	80 81       	ld	r24, Z
    1d2c:	8e 7f       	andi	r24, 0xFE	; 254
    1d2e:	80 83       	st	Z, r24
    1d30:	ea e3       	ldi	r30, 0x3A	; 58
    1d32:	fa e2       	ldi	r31, 0x2A	; 42
    1d34:	80 81       	ld	r24, Z
    1d36:	8e 7f       	andi	r24, 0xFE	; 254
    1d38:	80 83       	st	Z, r24
    1d3a:	e3 e4       	ldi	r30, 0x43	; 67
    1d3c:	fa e2       	ldi	r31, 0x2A	; 42
    1d3e:	80 81       	ld	r24, Z
    1d40:	8e 7f       	andi	r24, 0xFE	; 254
    1d42:	80 83       	st	Z, r24
    1d44:	6a e1       	ldi	r22, 0x1A	; 26
    1d46:	70 e0       	ldi	r23, 0x00	; 0
    1d48:	82 e0       	ldi	r24, 0x02	; 2
    1d4a:	ec d4       	rcall	.+2520   	; 0x2724 <nvm_read_byte>
    1d4c:	8f 3f       	cpi	r24, 0xFF	; 255
    1d4e:	19 f0       	breq	.+6      	; 0x1d56 <udd_enable+0x66>
    1d50:	80 93 fa 04 	sts	0x04FA, r24
    1d54:	03 c0       	rjmp	.+6      	; 0x1d5c <udd_enable+0x6c>
    1d56:	8f e1       	ldi	r24, 0x1F	; 31
    1d58:	80 93 fa 04 	sts	0x04FA, r24
    1d5c:	6b e1       	ldi	r22, 0x1B	; 27
    1d5e:	70 e0       	ldi	r23, 0x00	; 0
    1d60:	82 e0       	ldi	r24, 0x02	; 2
    1d62:	e0 d4       	rcall	.+2496   	; 0x2724 <nvm_read_byte>
    1d64:	8f 3f       	cpi	r24, 0xFF	; 255
    1d66:	19 f0       	breq	.+6      	; 0x1d6e <udd_enable+0x7e>
    1d68:	80 93 fb 04 	sts	0x04FB, r24
    1d6c:	03 c0       	rjmp	.+6      	; 0x1d74 <udd_enable+0x84>
    1d6e:	8f e1       	ldi	r24, 0x1F	; 31
    1d70:	80 93 fb 04 	sts	0x04FB, r24
    1d74:	e0 ec       	ldi	r30, 0xC0	; 192
    1d76:	f4 e0       	ldi	r31, 0x04	; 4
    1d78:	80 81       	ld	r24, Z
    1d7a:	82 60       	ori	r24, 0x02	; 2
    1d7c:	80 83       	st	Z, r24
    1d7e:	80 81       	ld	r24, Z
    1d80:	80 68       	ori	r24, 0x80	; 128
    1d82:	80 83       	st	Z, r24
    1d84:	80 81       	ld	r24, Z
    1d86:	80 61       	ori	r24, 0x10	; 16
    1d88:	80 83       	st	Z, r24
    1d8a:	80 ea       	ldi	r24, 0xA0	; 160
    1d8c:	9a e2       	ldi	r25, 0x2A	; 42
    1d8e:	86 83       	std	Z+6, r24	; 0x06
    1d90:	97 83       	std	Z+7, r25	; 0x07
    1d92:	80 81       	ld	r24, Z
    1d94:	80 62       	ori	r24, 0x20	; 32
    1d96:	80 83       	st	Z, r24
    1d98:	8f ef       	ldi	r24, 0xFF	; 255
    1d9a:	80 93 c5 04 	sts	0x04C5, r24
    1d9e:	e8 ec       	ldi	r30, 0xC8	; 200
    1da0:	f4 e0       	ldi	r31, 0x04	; 4
    1da2:	80 81       	ld	r24, Z
    1da4:	81 60       	ori	r24, 0x01	; 1
    1da6:	80 83       	st	Z, r24
    1da8:	10 92 d4 2a 	sts	0x2AD4, r1
    1dac:	8f b7       	in	r24, 0x3f	; 63
    1dae:	f8 94       	cli
    1db0:	e3 e9       	ldi	r30, 0x93	; 147
    1db2:	fb e2       	ldi	r31, 0x2B	; 43
    1db4:	90 81       	ld	r25, Z
    1db6:	9f 5f       	subi	r25, 0xFF	; 255
    1db8:	90 83       	st	Z, r25
    1dba:	8f bf       	out	0x3f, r24	; 63
    1dbc:	76 df       	rcall	.-276    	; 0x1caa <udd_attach>
    1dbe:	cf bf       	out	0x3f, r28	; 63
    1dc0:	cf 91       	pop	r28
    1dc2:	08 95       	ret

00001dc4 <udd_is_high_speed>:
    1dc4:	80 e0       	ldi	r24, 0x00	; 0
    1dc6:	08 95       	ret

00001dc8 <udd_set_address>:
    1dc8:	80 93 c3 04 	sts	0x04C3, r24
    1dcc:	08 95       	ret

00001dce <udd_getaddress>:
    1dce:	80 91 c3 04 	lds	r24, 0x04C3
    1dd2:	08 95       	ret

00001dd4 <udd_get_frame_number>:
    1dd4:	80 91 d0 2a 	lds	r24, 0x2AD0
    1dd8:	90 91 d1 2a 	lds	r25, 0x2AD1
    1ddc:	08 95       	ret

00001dde <udd_get_micro_frame_number>:
    1dde:	80 e0       	ldi	r24, 0x00	; 0
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	08 95       	ret

00001de4 <udd_set_setup_payload>:
    1de4:	80 93 86 2b 	sts	0x2B86, r24
    1de8:	90 93 87 2b 	sts	0x2B87, r25
    1dec:	60 93 88 2b 	sts	0x2B88, r22
    1df0:	70 93 89 2b 	sts	0x2B89, r23
    1df4:	08 95       	ret

00001df6 <udd_ep_alloc>:
    1df6:	e8 2f       	mov	r30, r24
    1df8:	ef 70       	andi	r30, 0x0F	; 15
    1dfa:	f0 e0       	ldi	r31, 0x00	; 0
    1dfc:	ee 0f       	add	r30, r30
    1dfe:	ff 1f       	adc	r31, r31
    1e00:	99 27       	eor	r25, r25
    1e02:	87 fd       	sbrc	r24, 7
    1e04:	90 95       	com	r25
    1e06:	88 27       	eor	r24, r24
    1e08:	99 0f       	add	r25, r25
    1e0a:	88 1f       	adc	r24, r24
    1e0c:	99 27       	eor	r25, r25
    1e0e:	e8 0f       	add	r30, r24
    1e10:	f9 1f       	adc	r31, r25
    1e12:	ee 0f       	add	r30, r30
    1e14:	ff 1f       	adc	r31, r31
    1e16:	ee 0f       	add	r30, r30
    1e18:	ff 1f       	adc	r31, r31
    1e1a:	ee 0f       	add	r30, r30
    1e1c:	ff 1f       	adc	r31, r31
    1e1e:	e0 56       	subi	r30, 0x60	; 96
    1e20:	f5 4d       	sbci	r31, 0xD5	; 213
    1e22:	81 81       	ldd	r24, Z+1	; 0x01
    1e24:	80 7c       	andi	r24, 0xC0	; 192
    1e26:	09 f0       	breq	.+2      	; 0x1e2a <udd_ep_alloc+0x34>
    1e28:	43 c0       	rjmp	.+134    	; 0x1eb0 <udd_ep_alloc+0xba>
    1e2a:	63 70       	andi	r22, 0x03	; 3
    1e2c:	61 30       	cpi	r22, 0x01	; 1
    1e2e:	29 f0       	breq	.+10     	; 0x1e3a <udd_ep_alloc+0x44>
    1e30:	10 f4       	brcc	.+4      	; 0x1e36 <udd_ep_alloc+0x40>
    1e32:	80 e4       	ldi	r24, 0x40	; 64
    1e34:	03 c0       	rjmp	.+6      	; 0x1e3c <udd_ep_alloc+0x46>
    1e36:	80 e8       	ldi	r24, 0x80	; 128
    1e38:	01 c0       	rjmp	.+2      	; 0x1e3c <udd_ep_alloc+0x46>
    1e3a:	80 ec       	ldi	r24, 0xC0	; 192
    1e3c:	40 38       	cpi	r20, 0x80	; 128
    1e3e:	51 05       	cpc	r21, r1
    1e40:	e1 f0       	breq	.+56     	; 0x1e7a <udd_ep_alloc+0x84>
    1e42:	50 f4       	brcc	.+20     	; 0x1e58 <udd_ep_alloc+0x62>
    1e44:	40 32       	cpi	r20, 0x20	; 32
    1e46:	51 05       	cpc	r21, r1
    1e48:	a1 f0       	breq	.+40     	; 0x1e72 <udd_ep_alloc+0x7c>
    1e4a:	40 34       	cpi	r20, 0x40	; 64
    1e4c:	51 05       	cpc	r21, r1
    1e4e:	99 f0       	breq	.+38     	; 0x1e76 <udd_ep_alloc+0x80>
    1e50:	40 31       	cpi	r20, 0x10	; 16
    1e52:	51 05       	cpc	r21, r1
    1e54:	61 f4       	brne	.+24     	; 0x1e6e <udd_ep_alloc+0x78>
    1e56:	19 c0       	rjmp	.+50     	; 0x1e8a <udd_ep_alloc+0x94>
    1e58:	41 15       	cp	r20, r1
    1e5a:	92 e0       	ldi	r25, 0x02	; 2
    1e5c:	59 07       	cpc	r21, r25
    1e5e:	89 f0       	breq	.+34     	; 0x1e82 <udd_ep_alloc+0x8c>
    1e60:	4f 3f       	cpi	r20, 0xFF	; 255
    1e62:	93 e0       	ldi	r25, 0x03	; 3
    1e64:	59 07       	cpc	r21, r25
    1e66:	79 f0       	breq	.+30     	; 0x1e86 <udd_ep_alloc+0x90>
    1e68:	41 15       	cp	r20, r1
    1e6a:	51 40       	sbci	r21, 0x01	; 1
    1e6c:	41 f0       	breq	.+16     	; 0x1e7e <udd_ep_alloc+0x88>
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	0d c0       	rjmp	.+26     	; 0x1e8c <udd_ep_alloc+0x96>
    1e72:	22 e0       	ldi	r18, 0x02	; 2
    1e74:	0b c0       	rjmp	.+22     	; 0x1e8c <udd_ep_alloc+0x96>
    1e76:	23 e0       	ldi	r18, 0x03	; 3
    1e78:	09 c0       	rjmp	.+18     	; 0x1e8c <udd_ep_alloc+0x96>
    1e7a:	24 e0       	ldi	r18, 0x04	; 4
    1e7c:	07 c0       	rjmp	.+14     	; 0x1e8c <udd_ep_alloc+0x96>
    1e7e:	25 e0       	ldi	r18, 0x05	; 5
    1e80:	05 c0       	rjmp	.+10     	; 0x1e8c <udd_ep_alloc+0x96>
    1e82:	26 e0       	ldi	r18, 0x06	; 6
    1e84:	03 c0       	rjmp	.+6      	; 0x1e8c <udd_ep_alloc+0x96>
    1e86:	27 e0       	ldi	r18, 0x07	; 7
    1e88:	01 c0       	rjmp	.+2      	; 0x1e8c <udd_ep_alloc+0x96>
    1e8a:	21 e0       	ldi	r18, 0x01	; 1
    1e8c:	11 82       	std	Z+1, r1	; 0x01
    1e8e:	96 e0       	ldi	r25, 0x06	; 6
    1e90:	90 83       	st	Z, r25
    1e92:	82 2b       	or	r24, r18
    1e94:	81 83       	std	Z+1, r24	; 0x01
    1e96:	81 81       	ldd	r24, Z+1	; 0x01
    1e98:	80 7c       	andi	r24, 0xC0	; 192
    1e9a:	80 3c       	cpi	r24, 0xC0	; 192
    1e9c:	21 f4       	brne	.+8      	; 0x1ea6 <udd_ep_alloc+0xb0>
    1e9e:	81 81       	ldd	r24, Z+1	; 0x01
    1ea0:	87 70       	andi	r24, 0x07	; 7
    1ea2:	87 30       	cpi	r24, 0x07	; 7
    1ea4:	39 f0       	breq	.+14     	; 0x1eb4 <udd_ep_alloc+0xbe>
    1ea6:	81 81       	ldd	r24, Z+1	; 0x01
    1ea8:	80 62       	ori	r24, 0x20	; 32
    1eaa:	81 83       	std	Z+1, r24	; 0x01
    1eac:	81 e0       	ldi	r24, 0x01	; 1
    1eae:	08 95       	ret
    1eb0:	80 e0       	ldi	r24, 0x00	; 0
    1eb2:	08 95       	ret
    1eb4:	81 e0       	ldi	r24, 0x01	; 1
    1eb6:	08 95       	ret

00001eb8 <udd_ep_is_halted>:
    1eb8:	e8 2f       	mov	r30, r24
    1eba:	ef 70       	andi	r30, 0x0F	; 15
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	ee 0f       	add	r30, r30
    1ec0:	ff 1f       	adc	r31, r31
    1ec2:	99 27       	eor	r25, r25
    1ec4:	87 fd       	sbrc	r24, 7
    1ec6:	90 95       	com	r25
    1ec8:	88 27       	eor	r24, r24
    1eca:	99 0f       	add	r25, r25
    1ecc:	88 1f       	adc	r24, r24
    1ece:	99 27       	eor	r25, r25
    1ed0:	e8 0f       	add	r30, r24
    1ed2:	f9 1f       	adc	r31, r25
    1ed4:	ee 0f       	add	r30, r30
    1ed6:	ff 1f       	adc	r31, r31
    1ed8:	ee 0f       	add	r30, r30
    1eda:	ff 1f       	adc	r31, r31
    1edc:	ee 0f       	add	r30, r30
    1ede:	ff 1f       	adc	r31, r31
    1ee0:	e0 56       	subi	r30, 0x60	; 96
    1ee2:	f5 4d       	sbci	r31, 0xD5	; 213
    1ee4:	81 81       	ldd	r24, Z+1	; 0x01
    1ee6:	82 fb       	bst	r24, 2
    1ee8:	88 27       	eor	r24, r24
    1eea:	80 f9       	bld	r24, 0
    1eec:	08 95       	ret

00001eee <udd_ep_clear_halt>:
    1eee:	e8 2f       	mov	r30, r24
    1ef0:	ef 70       	andi	r30, 0x0F	; 15
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	ee 0f       	add	r30, r30
    1ef6:	ff 1f       	adc	r31, r31
    1ef8:	28 2f       	mov	r18, r24
    1efa:	33 27       	eor	r19, r19
    1efc:	27 fd       	sbrc	r18, 7
    1efe:	30 95       	com	r19
    1f00:	22 27       	eor	r18, r18
    1f02:	33 0f       	add	r19, r19
    1f04:	22 1f       	adc	r18, r18
    1f06:	33 27       	eor	r19, r19
    1f08:	e2 0f       	add	r30, r18
    1f0a:	f3 1f       	adc	r31, r19
    1f0c:	ee 0f       	add	r30, r30
    1f0e:	ff 1f       	adc	r31, r31
    1f10:	ee 0f       	add	r30, r30
    1f12:	ff 1f       	adc	r31, r31
    1f14:	ee 0f       	add	r30, r30
    1f16:	ff 1f       	adc	r31, r31
    1f18:	e0 56       	subi	r30, 0x60	; 96
    1f1a:	f5 4d       	sbci	r31, 0xD5	; 213
    1f1c:	91 81       	ldd	r25, Z+1	; 0x01
    1f1e:	92 ff       	sbrs	r25, 2
    1f20:	0e c0       	rjmp	.+28     	; 0x1f3e <udd_ep_clear_halt+0x50>
    1f22:	91 81       	ldd	r25, Z+1	; 0x01
    1f24:	9b 7f       	andi	r25, 0xFB	; 251
    1f26:	91 83       	std	Z+1, r25	; 0x01
    1f28:	22 dd       	rcall	.-1468   	; 0x196e <udd_ep_get_job>
    1f2a:	fc 01       	movw	r30, r24
    1f2c:	80 81       	ld	r24, Z
    1f2e:	80 ff       	sbrs	r24, 0
    1f30:	06 c0       	rjmp	.+12     	; 0x1f3e <udd_ep_clear_halt+0x50>
    1f32:	8e 7f       	andi	r24, 0xFE	; 254
    1f34:	80 83       	st	Z, r24
    1f36:	07 80       	ldd	r0, Z+7	; 0x07
    1f38:	f0 85       	ldd	r31, Z+8	; 0x08
    1f3a:	e0 2d       	mov	r30, r0
    1f3c:	09 95       	icall
    1f3e:	81 e0       	ldi	r24, 0x01	; 1
    1f40:	08 95       	ret

00001f42 <udd_ep_run>:
    1f42:	7f 92       	push	r7
    1f44:	8f 92       	push	r8
    1f46:	9f 92       	push	r9
    1f48:	af 92       	push	r10
    1f4a:	bf 92       	push	r11
    1f4c:	cf 92       	push	r12
    1f4e:	df 92       	push	r13
    1f50:	ef 92       	push	r14
    1f52:	ff 92       	push	r15
    1f54:	0f 93       	push	r16
    1f56:	1f 93       	push	r17
    1f58:	cf 93       	push	r28
    1f5a:	df 93       	push	r29
    1f5c:	98 2e       	mov	r9, r24
    1f5e:	86 2e       	mov	r8, r22
    1f60:	5a 01       	movw	r10, r20
    1f62:	69 01       	movw	r12, r18
    1f64:	04 dd       	rcall	.-1528   	; 0x196e <udd_ep_get_job>
    1f66:	7c 01       	movw	r14, r24
    1f68:	79 2c       	mov	r7, r9
    1f6a:	77 1c       	adc	r7, r7
    1f6c:	77 24       	eor	r7, r7
    1f6e:	77 1c       	adc	r7, r7
    1f70:	c9 2d       	mov	r28, r9
    1f72:	cf 70       	andi	r28, 0x0F	; 15
    1f74:	d0 e0       	ldi	r29, 0x00	; 0
    1f76:	cc 0f       	add	r28, r28
    1f78:	dd 1f       	adc	r29, r29
    1f7a:	c7 0d       	add	r28, r7
    1f7c:	d1 1d       	adc	r29, r1
    1f7e:	cc 0f       	add	r28, r28
    1f80:	dd 1f       	adc	r29, r29
    1f82:	cc 0f       	add	r28, r28
    1f84:	dd 1f       	adc	r29, r29
    1f86:	cc 0f       	add	r28, r28
    1f88:	dd 1f       	adc	r29, r29
    1f8a:	c0 56       	subi	r28, 0x60	; 96
    1f8c:	d5 4d       	sbci	r29, 0xD5	; 213
    1f8e:	89 81       	ldd	r24, Y+1	; 0x01
    1f90:	80 7c       	andi	r24, 0xC0	; 192
    1f92:	09 f4       	brne	.+2      	; 0x1f96 <udd_ep_run+0x54>
    1f94:	4c c0       	rjmp	.+152    	; 0x202e <udd_ep_run+0xec>
    1f96:	89 81       	ldd	r24, Y+1	; 0x01
    1f98:	80 7c       	andi	r24, 0xC0	; 192
    1f9a:	80 3c       	cpi	r24, 0xC0	; 192
    1f9c:	19 f0       	breq	.+6      	; 0x1fa4 <udd_ep_run+0x62>
    1f9e:	89 81       	ldd	r24, Y+1	; 0x01
    1fa0:	82 fd       	sbrc	r24, 2
    1fa2:	47 c0       	rjmp	.+142    	; 0x2032 <udd_ep_run+0xf0>
    1fa4:	8f b7       	in	r24, 0x3f	; 63
    1fa6:	f8 94       	cli
    1fa8:	f7 01       	movw	r30, r14
    1faa:	90 81       	ld	r25, Z
    1fac:	90 ff       	sbrs	r25, 0
    1fae:	03 c0       	rjmp	.+6      	; 0x1fb6 <udd_ep_run+0x74>
    1fb0:	8f bf       	out	0x3f, r24	; 63
    1fb2:	71 2c       	mov	r7, r1
    1fb4:	3f c0       	rjmp	.+126    	; 0x2034 <udd_ep_run+0xf2>
    1fb6:	f7 01       	movw	r30, r14
    1fb8:	90 81       	ld	r25, Z
    1fba:	91 60       	ori	r25, 0x01	; 1
    1fbc:	90 83       	st	Z, r25
    1fbe:	8f bf       	out	0x3f, r24	; 63
    1fc0:	f7 01       	movw	r30, r14
    1fc2:	a1 82       	std	Z+1, r10	; 0x01
    1fc4:	b2 82       	std	Z+2, r11	; 0x02
    1fc6:	c3 82       	std	Z+3, r12	; 0x03
    1fc8:	d4 82       	std	Z+4, r13	; 0x04
    1fca:	15 82       	std	Z+5, r1	; 0x05
    1fcc:	16 82       	std	Z+6, r1	; 0x06
    1fce:	07 83       	std	Z+7, r16	; 0x07
    1fd0:	10 87       	std	Z+8, r17	; 0x08
    1fd2:	81 10       	cpse	r8, r1
    1fd4:	06 c0       	rjmp	.+12     	; 0x1fe2 <udd_ep_run+0xa0>
    1fd6:	91 e0       	ldi	r25, 0x01	; 1
    1fd8:	c1 14       	cp	r12, r1
    1fda:	d1 04       	cpc	r13, r1
    1fdc:	19 f0       	breq	.+6      	; 0x1fe4 <udd_ep_run+0xa2>
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	01 c0       	rjmp	.+2      	; 0x1fe4 <udd_ep_run+0xa2>
    1fe2:	91 e0       	ldi	r25, 0x01	; 1
    1fe4:	f7 01       	movw	r30, r14
    1fe6:	80 81       	ld	r24, Z
    1fe8:	90 fb       	bst	r25, 0
    1fea:	81 f9       	bld	r24, 1
    1fec:	8b 7f       	andi	r24, 0xFB	; 251
    1fee:	80 83       	st	Z, r24
    1ff0:	77 20       	and	r7, r7
    1ff2:	19 f0       	breq	.+6      	; 0x1ffa <udd_ep_run+0xb8>
    1ff4:	1e 82       	std	Y+6, r1	; 0x06
    1ff6:	1f 82       	std	Y+7, r1	; 0x07
    1ff8:	15 c0       	rjmp	.+42     	; 0x2024 <udd_ep_run+0xe2>
    1ffa:	89 81       	ldd	r24, Y+1	; 0x01
    1ffc:	80 7c       	andi	r24, 0xC0	; 192
    1ffe:	80 3c       	cpi	r24, 0xC0	; 192
    2000:	69 f4       	brne	.+26     	; 0x201c <udd_ep_run+0xda>
    2002:	ce 01       	movw	r24, r28
    2004:	8f dc       	rcall	.-1762   	; 0x1924 <udd_ep_get_size>
    2006:	bc 01       	movw	r22, r24
    2008:	c6 01       	movw	r24, r12
    200a:	0e 94 26 2b 	call	0x564c	; 0x564c <__udivmodhi4>
    200e:	89 2b       	or	r24, r25
    2010:	29 f0       	breq	.+10     	; 0x201c <udd_ep_run+0xda>
    2012:	f7 01       	movw	r30, r14
    2014:	80 81       	ld	r24, Z
    2016:	8e 7f       	andi	r24, 0xFE	; 254
    2018:	80 83       	st	Z, r24
    201a:	0c c0       	rjmp	.+24     	; 0x2034 <udd_ep_run+0xf2>
    201c:	1a 82       	std	Y+2, r1	; 0x02
    201e:	1b 82       	std	Y+3, r1	; 0x03
    2020:	1e 82       	std	Y+6, r1	; 0x06
    2022:	1f 82       	std	Y+7, r1	; 0x07
    2024:	89 2d       	mov	r24, r9
    2026:	2d dd       	rcall	.-1446   	; 0x1a82 <udd_ep_trans_complet>
    2028:	77 24       	eor	r7, r7
    202a:	73 94       	inc	r7
    202c:	03 c0       	rjmp	.+6      	; 0x2034 <udd_ep_run+0xf2>
    202e:	71 2c       	mov	r7, r1
    2030:	01 c0       	rjmp	.+2      	; 0x2034 <udd_ep_run+0xf2>
    2032:	71 2c       	mov	r7, r1
    2034:	87 2d       	mov	r24, r7
    2036:	df 91       	pop	r29
    2038:	cf 91       	pop	r28
    203a:	1f 91       	pop	r17
    203c:	0f 91       	pop	r16
    203e:	ff 90       	pop	r15
    2040:	ef 90       	pop	r14
    2042:	df 90       	pop	r13
    2044:	cf 90       	pop	r12
    2046:	bf 90       	pop	r11
    2048:	af 90       	pop	r10
    204a:	9f 90       	pop	r9
    204c:	8f 90       	pop	r8
    204e:	7f 90       	pop	r7
    2050:	08 95       	ret

00002052 <udd_ep_abort>:
    2052:	ff 92       	push	r15
    2054:	0f 93       	push	r16
    2056:	1f 93       	push	r17
    2058:	cf 93       	push	r28
    205a:	df 93       	push	r29
    205c:	18 2f       	mov	r17, r24
    205e:	f8 2e       	mov	r15, r24
    2060:	ff 1c       	adc	r15, r15
    2062:	ff 24       	eor	r15, r15
    2064:	ff 1c       	adc	r15, r15
    2066:	c8 2f       	mov	r28, r24
    2068:	cf 70       	andi	r28, 0x0F	; 15
    206a:	d0 e0       	ldi	r29, 0x00	; 0
    206c:	cc 0f       	add	r28, r28
    206e:	dd 1f       	adc	r29, r29
    2070:	cf 0d       	add	r28, r15
    2072:	d1 1d       	adc	r29, r1
    2074:	cc 0f       	add	r28, r28
    2076:	dd 1f       	adc	r29, r29
    2078:	cc 0f       	add	r28, r28
    207a:	dd 1f       	adc	r29, r29
    207c:	cc 0f       	add	r28, r28
    207e:	dd 1f       	adc	r29, r29
    2080:	c0 56       	subi	r28, 0x60	; 96
    2082:	d5 4d       	sbci	r29, 0xD5	; 213
    2084:	74 dc       	rcall	.-1816   	; 0x196e <udd_ep_get_job>
    2086:	dc 01       	movw	r26, r24
    2088:	fe 01       	movw	r30, r28
    208a:	02 e0       	ldi	r16, 0x02	; 2
    208c:	05 93       	las	Z, r16
    208e:	8c 91       	ld	r24, X
    2090:	80 ff       	sbrs	r24, 0
    2092:	12 c0       	rjmp	.+36     	; 0x20b8 <udd_ep_abort+0x66>
    2094:	8e 7f       	andi	r24, 0xFE	; 254
    2096:	8c 93       	st	X, r24
    2098:	17 96       	adiw	r26, 0x07	; 7
    209a:	ed 91       	ld	r30, X+
    209c:	fc 91       	ld	r31, X
    209e:	18 97       	sbiw	r26, 0x08	; 8
    20a0:	30 97       	sbiw	r30, 0x00	; 0
    20a2:	51 f0       	breq	.+20     	; 0x20b8 <udd_ep_abort+0x66>
    20a4:	ff 20       	and	r15, r15
    20a6:	19 f0       	breq	.+6      	; 0x20ae <udd_ep_abort+0x5c>
    20a8:	6e 81       	ldd	r22, Y+6	; 0x06
    20aa:	7f 81       	ldd	r23, Y+7	; 0x07
    20ac:	02 c0       	rjmp	.+4      	; 0x20b2 <udd_ep_abort+0x60>
    20ae:	6a 81       	ldd	r22, Y+2	; 0x02
    20b0:	7b 81       	ldd	r23, Y+3	; 0x03
    20b2:	41 2f       	mov	r20, r17
    20b4:	81 e0       	ldi	r24, 0x01	; 1
    20b6:	09 95       	icall
    20b8:	df 91       	pop	r29
    20ba:	cf 91       	pop	r28
    20bc:	1f 91       	pop	r17
    20be:	0f 91       	pop	r16
    20c0:	ff 90       	pop	r15
    20c2:	08 95       	ret

000020c4 <udd_ep_free>:
    20c4:	cf 93       	push	r28
    20c6:	c8 2f       	mov	r28, r24
    20c8:	c4 df       	rcall	.-120    	; 0x2052 <udd_ep_abort>
    20ca:	ec 2f       	mov	r30, r28
    20cc:	ef 70       	andi	r30, 0x0F	; 15
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	ee 0f       	add	r30, r30
    20d2:	ff 1f       	adc	r31, r31
    20d4:	8c 2f       	mov	r24, r28
    20d6:	99 27       	eor	r25, r25
    20d8:	87 fd       	sbrc	r24, 7
    20da:	90 95       	com	r25
    20dc:	88 27       	eor	r24, r24
    20de:	99 0f       	add	r25, r25
    20e0:	88 1f       	adc	r24, r24
    20e2:	99 27       	eor	r25, r25
    20e4:	e8 0f       	add	r30, r24
    20e6:	f9 1f       	adc	r31, r25
    20e8:	ee 0f       	add	r30, r30
    20ea:	ff 1f       	adc	r31, r31
    20ec:	ee 0f       	add	r30, r30
    20ee:	ff 1f       	adc	r31, r31
    20f0:	ee 0f       	add	r30, r30
    20f2:	ff 1f       	adc	r31, r31
    20f4:	e0 56       	subi	r30, 0x60	; 96
    20f6:	f5 4d       	sbci	r31, 0xD5	; 213
    20f8:	11 82       	std	Z+1, r1	; 0x01
    20fa:	cf 91       	pop	r28
    20fc:	08 95       	ret

000020fe <udd_ep_set_halt>:
    20fe:	0f 93       	push	r16
    2100:	e8 2f       	mov	r30, r24
    2102:	ef 70       	andi	r30, 0x0F	; 15
    2104:	f0 e0       	ldi	r31, 0x00	; 0
    2106:	ee 0f       	add	r30, r30
    2108:	ff 1f       	adc	r31, r31
    210a:	28 2f       	mov	r18, r24
    210c:	33 27       	eor	r19, r19
    210e:	27 fd       	sbrc	r18, 7
    2110:	30 95       	com	r19
    2112:	22 27       	eor	r18, r18
    2114:	33 0f       	add	r19, r19
    2116:	22 1f       	adc	r18, r18
    2118:	33 27       	eor	r19, r19
    211a:	e2 0f       	add	r30, r18
    211c:	f3 1f       	adc	r31, r19
    211e:	ee 0f       	add	r30, r30
    2120:	ff 1f       	adc	r31, r31
    2122:	ee 0f       	add	r30, r30
    2124:	ff 1f       	adc	r31, r31
    2126:	ee 0f       	add	r30, r30
    2128:	ff 1f       	adc	r31, r31
    212a:	e0 56       	subi	r30, 0x60	; 96
    212c:	f5 4d       	sbci	r31, 0xD5	; 213
    212e:	91 81       	ldd	r25, Z+1	; 0x01
    2130:	94 60       	ori	r25, 0x04	; 4
    2132:	91 83       	std	Z+1, r25	; 0x01
    2134:	01 e0       	ldi	r16, 0x01	; 1
    2136:	06 93       	lac	Z, r16
    2138:	8c df       	rcall	.-232    	; 0x2052 <udd_ep_abort>
    213a:	81 e0       	ldi	r24, 0x01	; 1
    213c:	0f 91       	pop	r16
    213e:	08 95       	ret

00002140 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2140:	1f 92       	push	r1
    2142:	0f 92       	push	r0
    2144:	0f b6       	in	r0, 0x3f	; 63
    2146:	0f 92       	push	r0
    2148:	11 24       	eor	r1, r1
    214a:	0f 93       	push	r16
    214c:	2f 93       	push	r18
    214e:	3f 93       	push	r19
    2150:	4f 93       	push	r20
    2152:	5f 93       	push	r21
    2154:	6f 93       	push	r22
    2156:	7f 93       	push	r23
    2158:	8f 93       	push	r24
    215a:	9f 93       	push	r25
    215c:	af 93       	push	r26
    215e:	bf 93       	push	r27
    2160:	ef 93       	push	r30
    2162:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2164:	80 91 cb 04 	lds	r24, 0x04CB
    2168:	88 23       	and	r24, r24
    216a:	34 f4       	brge	.+12     	; 0x2178 <__vector_125+0x38>
		udd_ack_start_of_frame_event();
    216c:	80 e8       	ldi	r24, 0x80	; 128
    216e:	80 93 ca 04 	sts	0x04CA, r24
		udc_sof_notify();
    2172:	0e 94 c6 05 	call	0xb8c	; 0xb8c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    2176:	88 c0       	rjmp	.+272    	; 0x2288 <__vector_125+0x148>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2178:	80 91 cb 04 	lds	r24, 0x04CB
    217c:	82 ff       	sbrs	r24, 2
    217e:	20 c0       	rjmp	.+64     	; 0x21c0 <__vector_125+0x80>
		udd_ack_underflow_event();
    2180:	84 e0       	ldi	r24, 0x04	; 4
    2182:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_in_underflow()) {
    2186:	80 91 a8 2a 	lds	r24, 0x2AA8
    218a:	86 ff       	sbrs	r24, 6
    218c:	7d c0       	rjmp	.+250    	; 0x2288 <__vector_125+0x148>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    218e:	80 91 cc 04 	lds	r24, 0x04CC
    2192:	81 fd       	sbrc	r24, 1
    2194:	79 c0       	rjmp	.+242    	; 0x2288 <__vector_125+0x148>
    2196:	06 dc       	rcall	.-2036   	; 0x19a4 <udd_ctrl_interrupt_tc_setup>
    2198:	81 11       	cpse	r24, r1
    219a:	76 c0       	rjmp	.+236    	; 0x2288 <__vector_125+0x148>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    219c:	80 91 90 2a 	lds	r24, 0x2A90
    21a0:	81 30       	cpi	r24, 0x01	; 1
    21a2:	11 f4       	brne	.+4      	; 0x21a8 <__vector_125+0x68>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    21a4:	3b db       	rcall	.-2442   	; 0x181c <udd_ctrl_send_zlp_in>
    21a6:	70 c0       	rjmp	.+224    	; 0x2288 <__vector_125+0x148>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    21a8:	84 30       	cpi	r24, 0x04	; 4
    21aa:	09 f0       	breq	.+2      	; 0x21ae <__vector_125+0x6e>
    21ac:	6d c0       	rjmp	.+218    	; 0x2288 <__vector_125+0x148>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    21ae:	e9 ea       	ldi	r30, 0xA9	; 169
    21b0:	fa e2       	ldi	r31, 0x2A	; 42
    21b2:	04 e0       	ldi	r16, 0x04	; 4
    21b4:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    21b6:	e1 ea       	ldi	r30, 0xA1	; 161
    21b8:	fa e2       	ldi	r31, 0x2A	; 42
    21ba:	04 e0       	ldi	r16, 0x04	; 4
    21bc:	05 93       	las	Z, r16
    21be:	64 c0       	rjmp	.+200    	; 0x2288 <__vector_125+0x148>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    21c0:	80 91 cb 04 	lds	r24, 0x04CB
    21c4:	81 ff       	sbrs	r24, 1
    21c6:	5b c0       	rjmp	.+182    	; 0x227e <__vector_125+0x13e>
		udd_ack_overflow_event();
    21c8:	82 e0       	ldi	r24, 0x02	; 2
    21ca:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_out_overflow()) {
    21ce:	80 91 a0 2a 	lds	r24, 0x2AA0
    21d2:	86 ff       	sbrs	r24, 6
    21d4:	59 c0       	rjmp	.+178    	; 0x2288 <__vector_125+0x148>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    21d6:	80 91 cc 04 	lds	r24, 0x04CC
    21da:	81 fd       	sbrc	r24, 1
    21dc:	55 c0       	rjmp	.+170    	; 0x2288 <__vector_125+0x148>
    21de:	e2 db       	rcall	.-2108   	; 0x19a4 <udd_ctrl_interrupt_tc_setup>
    21e0:	81 11       	cpse	r24, r1
    21e2:	52 c0       	rjmp	.+164    	; 0x2288 <__vector_125+0x148>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    21e4:	80 91 90 2a 	lds	r24, 0x2A90
    21e8:	82 30       	cpi	r24, 0x02	; 2
    21ea:	41 f4       	brne	.+16     	; 0x21fc <__vector_125+0xbc>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    21ec:	84 e0       	ldi	r24, 0x04	; 4
    21ee:	80 93 90 2a 	sts	0x2A90, r24
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    21f2:	e0 ea       	ldi	r30, 0xA0	; 160
    21f4:	fa e2       	ldi	r31, 0x2A	; 42
    21f6:	02 e0       	ldi	r16, 0x02	; 2
    21f8:	06 93       	lac	Z, r16
    21fa:	46 c0       	rjmp	.+140    	; 0x2288 <__vector_125+0x148>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    21fc:	83 30       	cpi	r24, 0x03	; 3
    21fe:	09 f0       	breq	.+2      	; 0x2202 <__vector_125+0xc2>
    2200:	43 c0       	rjmp	.+134    	; 0x2288 <__vector_125+0x148>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2202:	e9 ea       	ldi	r30, 0xA9	; 169
    2204:	fa e2       	ldi	r31, 0x2A	; 42
    2206:	04 e0       	ldi	r16, 0x04	; 4
    2208:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    220a:	e1 ea       	ldi	r30, 0xA1	; 161
    220c:	fa e2       	ldi	r31, 0x2A	; 42
    220e:	04 e0       	ldi	r16, 0x04	; 4
    2210:	05 93       	las	Z, r16
    2212:	3a c0       	rjmp	.+116    	; 0x2288 <__vector_125+0x148>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2214:	80 e1       	ldi	r24, 0x10	; 16
    2216:	80 93 ca 04 	sts	0x04CA, r24
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    221a:	81 e0       	ldi	r24, 0x01	; 1
    221c:	1a df       	rcall	.-460    	; 0x2052 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    221e:	81 e8       	ldi	r24, 0x81	; 129
    2220:	18 df       	rcall	.-464    	; 0x2052 <udd_ep_abort>
		}
#endif
		udc_reset();
    2222:	0e 94 9f 05 	call	0xb3e	; 0xb3e <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2226:	10 92 c3 04 	sts	0x04C3, r1
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    222a:	e1 ea       	ldi	r30, 0xA1	; 161
    222c:	fa e2       	ldi	r31, 0x2A	; 42
    222e:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    2230:	96 e0       	ldi	r25, 0x06	; 6
    2232:	90 93 a0 2a 	sts	0x2AA0, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2236:	83 e4       	ldi	r24, 0x43	; 67
    2238:	80 83       	st	Z, r24
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    223a:	e9 ea       	ldi	r30, 0xA9	; 169
    223c:	fa e2       	ldi	r31, 0x2A	; 42
    223e:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    2240:	90 93 a8 2a 	sts	0x2AA8, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2244:	80 83       	st	Z, r24
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2246:	8c e4       	ldi	r24, 0x4C	; 76
    2248:	9a e2       	ldi	r25, 0x2A	; 42
    224a:	80 93 a4 2a 	sts	0x2AA4, r24
    224e:	90 93 a5 2a 	sts	0x2AA5, r25
		// Reset endpoint control management
		udd_ctrl_init();
    2252:	ab da       	rcall	.-2730   	; 0x17aa <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2254:	19 c0       	rjmp	.+50     	; 0x2288 <__vector_125+0x148>
	}

	if (udd_is_suspend_event()) {
    2256:	80 91 cb 04 	lds	r24, 0x04CB
    225a:	86 ff       	sbrs	r24, 6
    225c:	06 c0       	rjmp	.+12     	; 0x226a <__vector_125+0x12a>
		udd_ack_suspend_event();
    225e:	80 e4       	ldi	r24, 0x40	; 64
    2260:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2264:	80 e0       	ldi	r24, 0x00	; 0
    2266:	82 da       	rcall	.-2812   	; 0x176c <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    2268:	0f c0       	rjmp	.+30     	; 0x2288 <__vector_125+0x148>
	}

	if (udd_is_resume_event()) {
    226a:	80 91 cb 04 	lds	r24, 0x04CB
    226e:	85 ff       	sbrs	r24, 5
    2270:	0b c0       	rjmp	.+22     	; 0x2288 <__vector_125+0x148>
		udd_ack_resume_event();
    2272:	80 e2       	ldi	r24, 0x20	; 32
    2274:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(true); // Enter in power reduction mode
    2278:	81 e0       	ldi	r24, 0x01	; 1
    227a:	78 da       	rcall	.-2832   	; 0x176c <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    227c:	05 c0       	rjmp	.+10     	; 0x2288 <__vector_125+0x148>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    227e:	80 91 cb 04 	lds	r24, 0x04CB
    2282:	84 ff       	sbrs	r24, 4
    2284:	e8 cf       	rjmp	.-48     	; 0x2256 <__vector_125+0x116>
    2286:	c6 cf       	rjmp	.-116    	; 0x2214 <__vector_125+0xd4>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2288:	ff 91       	pop	r31
    228a:	ef 91       	pop	r30
    228c:	bf 91       	pop	r27
    228e:	af 91       	pop	r26
    2290:	9f 91       	pop	r25
    2292:	8f 91       	pop	r24
    2294:	7f 91       	pop	r23
    2296:	6f 91       	pop	r22
    2298:	5f 91       	pop	r21
    229a:	4f 91       	pop	r20
    229c:	3f 91       	pop	r19
    229e:	2f 91       	pop	r18
    22a0:	0f 91       	pop	r16
    22a2:	0f 90       	pop	r0
    22a4:	0f be       	out	0x3f, r0	; 63
    22a6:	0f 90       	pop	r0
    22a8:	1f 90       	pop	r1
    22aa:	18 95       	reti

000022ac <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    22ac:	1f 92       	push	r1
    22ae:	0f 92       	push	r0
    22b0:	0f b6       	in	r0, 0x3f	; 63
    22b2:	0f 92       	push	r0
    22b4:	11 24       	eor	r1, r1
    22b6:	0f 93       	push	r16
    22b8:	1f 93       	push	r17
    22ba:	2f 93       	push	r18
    22bc:	3f 93       	push	r19
    22be:	4f 93       	push	r20
    22c0:	5f 93       	push	r21
    22c2:	6f 93       	push	r22
    22c4:	7f 93       	push	r23
    22c6:	8f 93       	push	r24
    22c8:	9f 93       	push	r25
    22ca:	af 93       	push	r26
    22cc:	bf 93       	push	r27
    22ce:	cf 93       	push	r28
    22d0:	df 93       	push	r29
    22d2:	ef 93       	push	r30
    22d4:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    22d6:	80 91 cc 04 	lds	r24, 0x04CC
    22da:	81 fd       	sbrc	r24, 1
    22dc:	03 c0       	rjmp	.+6      	; 0x22e4 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    22de:	62 db       	rcall	.-2364   	; 0x19a4 <udd_ctrl_interrupt_tc_setup>
    22e0:	81 11       	cpse	r24, r1
    22e2:	b9 c0       	rjmp	.+370    	; 0x2456 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    22e4:	82 e0       	ldi	r24, 0x02	; 2
    22e6:	80 93 cc 04 	sts	0x04CC, r24

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    22ea:	80 91 c5 04 	lds	r24, 0x04C5
	i_fifo = 2 * (1 + ~rp);
    22ee:	81 95       	neg	r24
    22f0:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    22f2:	e0 ea       	ldi	r30, 0xA0	; 160
    22f4:	fa e2       	ldi	r31, 0x2A	; 42
    22f6:	e8 1b       	sub	r30, r24
    22f8:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    22fa:	20 81       	ld	r18, Z
    22fc:	31 81       	ldd	r19, Z+1	; 0x01
    22fe:	20 5a       	subi	r18, 0xA0	; 160
    2300:	3a 42       	sbci	r19, 0x2A	; 42
    2302:	36 95       	lsr	r19
    2304:	27 95       	ror	r18
    2306:	36 95       	lsr	r19
    2308:	27 95       	ror	r18
    230a:	36 95       	lsr	r19
    230c:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    230e:	82 2f       	mov	r24, r18
    2310:	86 95       	lsr	r24
    2312:	20 ff       	sbrs	r18, 0
    2314:	02 c0       	rjmp	.+4      	; 0x231a <__vector_126+0x6e>
    2316:	90 e8       	ldi	r25, 0x80	; 128
    2318:	01 c0       	rjmp	.+2      	; 0x231c <__vector_126+0x70>
    231a:	90 e0       	ldi	r25, 0x00	; 0
    231c:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    231e:	e8 2f       	mov	r30, r24
    2320:	ef 70       	andi	r30, 0x0F	; 15
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	ee 0f       	add	r30, r30
    2326:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2328:	28 2f       	mov	r18, r24
    232a:	33 27       	eor	r19, r19
    232c:	27 fd       	sbrc	r18, 7
    232e:	30 95       	com	r19
    2330:	22 27       	eor	r18, r18
    2332:	33 0f       	add	r19, r19
    2334:	22 1f       	adc	r18, r18
    2336:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2338:	e2 0f       	add	r30, r18
    233a:	f3 1f       	adc	r31, r19
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
    233c:	ee 0f       	add	r30, r30
    233e:	ff 1f       	adc	r31, r31
    2340:	ee 0f       	add	r30, r30
    2342:	ff 1f       	adc	r31, r31
    2344:	ee 0f       	add	r30, r30
    2346:	ff 1f       	adc	r31, r31
    2348:	e0 56       	subi	r30, 0x60	; 96
    234a:	f5 4d       	sbci	r31, 0xD5	; 213
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    234c:	90 81       	ld	r25, Z
    234e:	95 ff       	sbrs	r25, 5
    2350:	82 c0       	rjmp	.+260    	; 0x2456 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2352:	00 e2       	ldi	r16, 0x20	; 32
    2354:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2356:	81 11       	cpse	r24, r1
    2358:	79 c0       	rjmp	.+242    	; 0x244c <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    235a:	80 91 90 2a 	lds	r24, 0x2A90
    235e:	84 30       	cpi	r24, 0x04	; 4
    2360:	19 f4       	brne	.+6      	; 0x2368 <__vector_126+0xbc>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2362:	6a da       	rcall	.-2860   	; 0x1838 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2364:	22 da       	rcall	.-3004   	; 0x17aa <udd_ctrl_init>
    2366:	77 c0       	rjmp	.+238    	; 0x2456 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2368:	c0 91 a2 2a 	lds	r28, 0x2AA2
    236c:	d0 91 a3 2a 	lds	r29, 0x2AA3

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2370:	80 91 88 2b 	lds	r24, 0x2B88
    2374:	90 91 89 2b 	lds	r25, 0x2B89
    2378:	00 91 8c 2a 	lds	r16, 0x2A8C
    237c:	10 91 8d 2a 	lds	r17, 0x2A8D
    2380:	98 01       	movw	r18, r16
    2382:	2c 0f       	add	r18, r28
    2384:	3d 1f       	adc	r19, r29
    2386:	82 17       	cp	r24, r18
    2388:	93 07       	cpc	r25, r19
    238a:	18 f4       	brcc	.+6      	; 0x2392 <__vector_126+0xe6>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    238c:	ec 01       	movw	r28, r24
    238e:	c0 1b       	sub	r28, r16
    2390:	d1 0b       	sbc	r29, r17
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2392:	80 91 86 2b 	lds	r24, 0x2B86
    2396:	90 91 87 2b 	lds	r25, 0x2B87
    239a:	ae 01       	movw	r20, r28
    239c:	6c e4       	ldi	r22, 0x4C	; 76
    239e:	7a e2       	ldi	r23, 0x2A	; 42
    23a0:	80 0f       	add	r24, r16
    23a2:	91 1f       	adc	r25, r17
    23a4:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    23a8:	0c 0f       	add	r16, r28
    23aa:	1d 1f       	adc	r17, r29
    23ac:	00 93 8c 2a 	sts	0x2A8C, r16
    23b0:	10 93 8d 2a 	sts	0x2A8D, r17

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    23b4:	c0 34       	cpi	r28, 0x40	; 64
    23b6:	d1 05       	cpc	r29, r1
    23b8:	69 f4       	brne	.+26     	; 0x23d4 <__vector_126+0x128>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    23ba:	80 91 8e 2a 	lds	r24, 0x2A8E
    23be:	90 91 8f 2a 	lds	r25, 0x2A8F
    23c2:	80 0f       	add	r24, r16
    23c4:	91 1f       	adc	r25, r17

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    23c6:	20 91 84 2b 	lds	r18, 0x2B84
    23ca:	30 91 85 2b 	lds	r19, 0x2B85
    23ce:	82 17       	cp	r24, r18
    23d0:	93 07       	cpc	r25, r19
    23d2:	88 f0       	brcs	.+34     	; 0x23f6 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    23d4:	00 93 88 2b 	sts	0x2B88, r16
    23d8:	10 93 89 2b 	sts	0x2B89, r17
		if (NULL != udd_g_ctrlreq.over_under_run) {
    23dc:	e0 91 8c 2b 	lds	r30, 0x2B8C
    23e0:	f0 91 8d 2b 	lds	r31, 0x2B8D
    23e4:	30 97       	sbiw	r30, 0x00	; 0
    23e6:	29 f0       	breq	.+10     	; 0x23f2 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    23e8:	09 95       	icall
    23ea:	81 11       	cpse	r24, r1
    23ec:	02 c0       	rjmp	.+4      	; 0x23f2 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    23ee:	08 da       	rcall	.-3056   	; 0x1800 <udd_ctrl_stall_data>
    23f0:	32 c0       	rjmp	.+100    	; 0x2456 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    23f2:	14 da       	rcall	.-3032   	; 0x181c <udd_ctrl_send_zlp_in>
    23f4:	30 c0       	rjmp	.+96     	; 0x2456 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    23f6:	80 91 88 2b 	lds	r24, 0x2B88
    23fa:	90 91 89 2b 	lds	r25, 0x2B89
    23fe:	08 17       	cp	r16, r24
    2400:	19 07       	cpc	r17, r25
    2402:	f9 f4       	brne	.+62     	; 0x2442 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2404:	e0 91 8c 2b 	lds	r30, 0x2B8C
    2408:	f0 91 8d 2b 	lds	r31, 0x2B8D
    240c:	30 97       	sbiw	r30, 0x00	; 0
    240e:	11 f4       	brne	.+4      	; 0x2414 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2410:	f7 d9       	rcall	.-3090   	; 0x1800 <udd_ctrl_stall_data>
    2412:	21 c0       	rjmp	.+66     	; 0x2456 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2414:	09 95       	icall
    2416:	81 11       	cpse	r24, r1
    2418:	02 c0       	rjmp	.+4      	; 0x241e <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    241a:	f2 d9       	rcall	.-3100   	; 0x1800 <udd_ctrl_stall_data>
    241c:	1c c0       	rjmp	.+56     	; 0x2456 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    241e:	20 91 8e 2a 	lds	r18, 0x2A8E
    2422:	30 91 8f 2a 	lds	r19, 0x2A8F
    2426:	80 91 8c 2a 	lds	r24, 0x2A8C
    242a:	90 91 8d 2a 	lds	r25, 0x2A8D
    242e:	82 0f       	add	r24, r18
    2430:	93 1f       	adc	r25, r19
    2432:	80 93 8e 2a 	sts	0x2A8E, r24
    2436:	90 93 8f 2a 	sts	0x2A8F, r25
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    243a:	10 92 8c 2a 	sts	0x2A8C, r1
    243e:	10 92 8d 2a 	sts	0x2A8D, r1
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2442:	e0 ea       	ldi	r30, 0xA0	; 160
    2444:	fa e2       	ldi	r31, 0x2A	; 42
    2446:	02 e0       	ldi	r16, 0x02	; 2
    2448:	06 93       	lac	Z, r16
    244a:	05 c0       	rjmp	.+10     	; 0x2456 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    244c:	80 38       	cpi	r24, 0x80	; 128
    244e:	11 f4       	brne	.+4      	; 0x2454 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2450:	fb d9       	rcall	.-3082   	; 0x1848 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2452:	01 c0       	rjmp	.+2      	; 0x2456 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2454:	16 db       	rcall	.-2516   	; 0x1a82 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2456:	ff 91       	pop	r31
    2458:	ef 91       	pop	r30
    245a:	df 91       	pop	r29
    245c:	cf 91       	pop	r28
    245e:	bf 91       	pop	r27
    2460:	af 91       	pop	r26
    2462:	9f 91       	pop	r25
    2464:	8f 91       	pop	r24
    2466:	7f 91       	pop	r23
    2468:	6f 91       	pop	r22
    246a:	5f 91       	pop	r21
    246c:	4f 91       	pop	r20
    246e:	3f 91       	pop	r19
    2470:	2f 91       	pop	r18
    2472:	1f 91       	pop	r17
    2474:	0f 91       	pop	r16
    2476:	0f 90       	pop	r0
    2478:	0f be       	out	0x3f, r0	; 63
    247a:	0f 90       	pop	r0
    247c:	1f 90       	pop	r1
    247e:	18 95       	reti

00002480 <sysclk_init>:
    2480:	cf 93       	push	r28
    2482:	df 93       	push	r29
    2484:	00 d0       	rcall	.+0      	; 0x2486 <sysclk_init+0x6>
    2486:	00 d0       	rcall	.+0      	; 0x2488 <sysclk_init+0x8>
    2488:	cd b7       	in	r28, 0x3d	; 61
    248a:	de b7       	in	r29, 0x3e	; 62
    248c:	8f ef       	ldi	r24, 0xFF	; 255
    248e:	80 93 70 00 	sts	0x0070, r24
    2492:	80 93 71 00 	sts	0x0071, r24
    2496:	80 93 72 00 	sts	0x0072, r24
    249a:	80 93 73 00 	sts	0x0073, r24
    249e:	80 93 74 00 	sts	0x0074, r24
    24a2:	80 93 75 00 	sts	0x0075, r24
    24a6:	80 93 76 00 	sts	0x0076, r24
    24aa:	6c e1       	ldi	r22, 0x1C	; 28
    24ac:	70 e0       	ldi	r23, 0x00	; 0
    24ae:	82 e0       	ldi	r24, 0x02	; 2
    24b0:	39 d1       	rcall	.+626    	; 0x2724 <nvm_read_byte>
    24b2:	8a 83       	std	Y+2, r24	; 0x02
    24b4:	6d e1       	ldi	r22, 0x1D	; 29
    24b6:	70 e0       	ldi	r23, 0x00	; 0
    24b8:	82 e0       	ldi	r24, 0x02	; 2
    24ba:	34 d1       	rcall	.+616    	; 0x2724 <nvm_read_byte>
    24bc:	89 83       	std	Y+1, r24	; 0x01
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	01 96       	adiw	r24, 0x01	; 1
    24c4:	21 f4       	brne	.+8      	; 0x24ce <sysclk_init+0x4e>
    24c6:	80 e4       	ldi	r24, 0x40	; 64
    24c8:	93 e2       	ldi	r25, 0x23	; 35
    24ca:	89 83       	std	Y+1, r24	; 0x01
    24cc:	9a 83       	std	Y+2, r25	; 0x02
    24ce:	89 81       	ldd	r24, Y+1	; 0x01
    24d0:	9a 81       	ldd	r25, Y+2	; 0x02
    24d2:	8b 83       	std	Y+3, r24	; 0x03
    24d4:	9c 83       	std	Y+4, r25	; 0x04
    24d6:	e0 e6       	ldi	r30, 0x60	; 96
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	82 83       	std	Z+2, r24	; 0x02
    24dc:	8c 81       	ldd	r24, Y+4	; 0x04
    24de:	83 83       	std	Z+3, r24	; 0x03
    24e0:	8f b7       	in	r24, 0x3f	; 63
    24e2:	f8 94       	cli
    24e4:	e0 e5       	ldi	r30, 0x50	; 80
    24e6:	f0 e0       	ldi	r31, 0x00	; 0
    24e8:	90 81       	ld	r25, Z
    24ea:	92 60       	ori	r25, 0x02	; 2
    24ec:	90 83       	st	Z, r25
    24ee:	8f bf       	out	0x3f, r24	; 63
    24f0:	81 81       	ldd	r24, Z+1	; 0x01
    24f2:	81 ff       	sbrs	r24, 1
    24f4:	fd cf       	rjmp	.-6      	; 0x24f0 <sysclk_init+0x70>
    24f6:	61 e0       	ldi	r22, 0x01	; 1
    24f8:	80 e4       	ldi	r24, 0x40	; 64
    24fa:	90 e0       	ldi	r25, 0x00	; 0
    24fc:	1d d1       	rcall	.+570    	; 0x2738 <ccp_write_io>
    24fe:	8f b7       	in	r24, 0x3f	; 63
    2500:	f8 94       	cli
    2502:	e0 e5       	ldi	r30, 0x50	; 80
    2504:	f0 e0       	ldi	r31, 0x00	; 0
    2506:	90 81       	ld	r25, Z
    2508:	9e 7f       	andi	r25, 0xFE	; 254
    250a:	90 83       	st	Z, r25
    250c:	8f bf       	out	0x3f, r24	; 63
    250e:	24 96       	adiw	r28, 0x04	; 4
    2510:	cd bf       	out	0x3d, r28	; 61
    2512:	de bf       	out	0x3e, r29	; 62
    2514:	df 91       	pop	r29
    2516:	cf 91       	pop	r28
    2518:	08 95       	ret

0000251a <sysclk_enable_module>:
    251a:	9f b7       	in	r25, 0x3f	; 63
    251c:	f8 94       	cli
    251e:	e8 2f       	mov	r30, r24
    2520:	f0 e0       	ldi	r31, 0x00	; 0
    2522:	e0 59       	subi	r30, 0x90	; 144
    2524:	ff 4f       	sbci	r31, 0xFF	; 255
    2526:	60 95       	com	r22
    2528:	80 81       	ld	r24, Z
    252a:	68 23       	and	r22, r24
    252c:	60 83       	st	Z, r22
    252e:	9f bf       	out	0x3f, r25	; 63
    2530:	08 95       	ret

00002532 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    2532:	86 30       	cpi	r24, 0x06	; 6
    2534:	11 f4       	brne	.+4      	; 0x253a <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
    2536:	68 e1       	ldi	r22, 0x18	; 24
    2538:	01 c0       	rjmp	.+2      	; 0x253c <sysclk_enable_usb+0xa>
	}
	else {
		prescaler = 0;
    253a:	60 e0       	ldi	r22, 0x00	; 0

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    253c:	e0 e5       	ldi	r30, 0x50	; 80
    253e:	f0 e0       	ldi	r31, 0x00	; 0
    2540:	81 81       	ldd	r24, Z+1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    2542:	81 fd       	sbrc	r24, 1
    2544:	09 c0       	rjmp	.+18     	; 0x2558 <sysclk_enable_usb+0x26>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2546:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    2548:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    254a:	90 81       	ld	r25, Z
    254c:	92 60       	ori	r25, 0x02	; 2
    254e:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2550:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    2552:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    2554:	81 ff       	sbrs	r24, 1
    2556:	fd cf       	rjmp	.-6      	; 0x2552 <sysclk_enable_usb+0x20>
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    2558:	63 60       	ori	r22, 0x03	; 3
    255a:	84 e4       	ldi	r24, 0x44	; 68
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	ec d0       	rcall	.+472    	; 0x2738 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    2560:	60 e4       	ldi	r22, 0x40	; 64
    2562:	80 e0       	ldi	r24, 0x00	; 0
    2564:	da cf       	rjmp	.-76     	; 0x251a <sysclk_enable_module>
    2566:	08 95       	ret

00002568 <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    2568:	cf 93       	push	r28
    256a:	df 93       	push	r29
    256c:	9b 01       	movw	r18, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    256e:	e0 ec       	ldi	r30, 0xC0	; 192
    2570:	f1 e0       	ldi	r31, 0x01	; 1
    2572:	67 85       	ldd	r22, Z+15	; 0x0f
    2574:	66 23       	and	r22, r22
    2576:	ec f3       	brlt	.-6      	; 0x2572 <nvm_eeprom_read_buffer+0xa>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    2578:	cc ec       	ldi	r28, 0xCC	; 204
    257a:	d1 e0       	ldi	r29, 0x01	; 1
    257c:	68 81       	ld	r22, Y
    257e:	68 60       	ori	r22, 0x08	; 8
    2580:	68 83       	st	Y, r22
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    2582:	bc 01       	movw	r22, r24
    2584:	70 5f       	subi	r23, 0xF0	; 240
    2586:	c9 01       	movw	r24, r18
    2588:	0e 94 f9 2b 	call	0x57f2	; 0x57f2 <memcpy>
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    258c:	88 81       	ld	r24, Y
    258e:	87 7f       	andi	r24, 0xF7	; 247
    2590:	88 83       	st	Y, r24
	eeprom_disable_mapping();
}
    2592:	df 91       	pop	r29
    2594:	cf 91       	pop	r28
    2596:	08 95       	ret

00002598 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2598:	e0 ec       	ldi	r30, 0xC0	; 192
    259a:	f1 e0       	ldi	r31, 0x01	; 1
    259c:	87 85       	ldd	r24, Z+15	; 0x0f
    259e:	88 23       	and	r24, r24
    25a0:	ec f3       	brlt	.-6      	; 0x259c <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    25a2:	e0 ec       	ldi	r30, 0xC0	; 192
    25a4:	f1 e0       	ldi	r31, 0x01	; 1
    25a6:	87 85       	ldd	r24, Z+15	; 0x0f
    25a8:	81 ff       	sbrs	r24, 1
    25aa:	06 c0       	rjmp	.+12     	; 0x25b8 <nvm_eeprom_flush_buffer+0x20>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    25ac:	86 e3       	ldi	r24, 0x36	; 54
    25ae:	82 87       	std	Z+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    25b0:	61 e0       	ldi	r22, 0x01	; 1
    25b2:	8b ec       	ldi	r24, 0xCB	; 203
    25b4:	91 e0       	ldi	r25, 0x01	; 1
    25b6:	c0 c0       	rjmp	.+384    	; 0x2738 <ccp_write_io>
    25b8:	08 95       	ret

000025ba <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    25ba:	e0 ec       	ldi	r30, 0xC0	; 192
    25bc:	f1 e0       	ldi	r31, 0x01	; 1
    25be:	97 85       	ldd	r25, Z+15	; 0x0f
    25c0:	99 23       	and	r25, r25
    25c2:	ec f3       	brlt	.-6      	; 0x25be <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    25c4:	ec ec       	ldi	r30, 0xCC	; 204
    25c6:	f1 e0       	ldi	r31, 0x01	; 1
    25c8:	90 81       	ld	r25, Z
    25ca:	98 60       	ori	r25, 0x08	; 8
    25cc:	90 83       	st	Z, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    25ce:	a8 2f       	mov	r26, r24
    25d0:	b0 e0       	ldi	r27, 0x00	; 0
    25d2:	b0 5f       	subi	r27, 0xF0	; 240
    25d4:	6c 93       	st	X, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    25d6:	80 81       	ld	r24, Z
    25d8:	87 7f       	andi	r24, 0xF7	; 247
    25da:	80 83       	st	Z, r24
    25dc:	08 95       	ret

000025de <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    25de:	ff 92       	push	r15
    25e0:	0f 93       	push	r16
    25e2:	1f 93       	push	r17
    25e4:	cf 93       	push	r28
    25e6:	df 93       	push	r29
    25e8:	18 2f       	mov	r17, r24
    25ea:	f9 2e       	mov	r15, r25
    25ec:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    25ee:	e0 ec       	ldi	r30, 0xC0	; 192
    25f0:	f1 e0       	ldi	r31, 0x01	; 1
    25f2:	02 85       	ldd	r16, Z+10	; 0x0a
	nvm_eeprom_flush_buffer();
    25f4:	d1 df       	rcall	.-94     	; 0x2598 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    25f6:	e0 ec       	ldi	r30, 0xC0	; 192
    25f8:	f1 e0       	ldi	r31, 0x01	; 1
    25fa:	27 85       	ldd	r18, Z+15	; 0x0f
    25fc:	22 23       	and	r18, r18
    25fe:	ec f3       	brlt	.-6      	; 0x25fa <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
    2600:	6c 2f       	mov	r22, r28
    2602:	81 2f       	mov	r24, r17
    2604:	da df       	rcall	.-76     	; 0x25ba <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    2606:	c0 ec       	ldi	r28, 0xC0	; 192
    2608:	d1 e0       	ldi	r29, 0x01	; 1
    260a:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    260c:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
    260e:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    2610:	85 e3       	ldi	r24, 0x35	; 53
    2612:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    2614:	61 e0       	ldi	r22, 0x01	; 1
    2616:	8b ec       	ldi	r24, 0xCB	; 203
    2618:	91 e0       	ldi	r25, 0x01	; 1
    261a:	8e d0       	rcall	.+284    	; 0x2738 <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
    261c:	0a 87       	std	Y+10, r16	; 0x0a
}
    261e:	df 91       	pop	r29
    2620:	cf 91       	pop	r28
    2622:	1f 91       	pop	r17
    2624:	0f 91       	pop	r16
    2626:	ff 90       	pop	r15
    2628:	08 95       	ret

0000262a <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    262a:	ef 92       	push	r14
    262c:	ff 92       	push	r15
    262e:	0f 93       	push	r16
    2630:	1f 93       	push	r17
    2632:	cf 93       	push	r28
    2634:	df 93       	push	r29
    2636:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    2638:	e0 ec       	ldi	r30, 0xC0	; 192
    263a:	f1 e0       	ldi	r31, 0x01	; 1
    263c:	87 85       	ldd	r24, Z+15	; 0x0f
    263e:	88 23       	and	r24, r24
    2640:	ec f3       	brlt	.-6      	; 0x263c <nvm_eeprom_load_page_to_buffer+0x12>
    2642:	78 01       	movw	r14, r16
    2644:	80 e2       	ldi	r24, 0x20	; 32
    2646:	e8 0e       	add	r14, r24
    2648:	f1 1c       	adc	r15, r1
    264a:	e8 01       	movw	r28, r16
    264c:	8c 2f       	mov	r24, r28
    264e:	80 1b       	sub	r24, r16
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
    2650:	69 91       	ld	r22, Y+
    2652:	b3 df       	rcall	.-154    	; 0x25ba <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    2654:	ce 15       	cp	r28, r14
    2656:	df 05       	cpc	r29, r15
    2658:	c9 f7       	brne	.-14     	; 0x264c <nvm_eeprom_load_page_to_buffer+0x22>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    265a:	df 91       	pop	r29
    265c:	cf 91       	pop	r28
    265e:	1f 91       	pop	r17
    2660:	0f 91       	pop	r16
    2662:	ff 90       	pop	r15
    2664:	ef 90       	pop	r14
    2666:	08 95       	ret

00002668 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    2668:	1f 93       	push	r17
    266a:	cf 93       	push	r28
    266c:	df 93       	push	r29
    266e:	e0 ec       	ldi	r30, 0xC0	; 192
    2670:	f1 e0       	ldi	r31, 0x01	; 1
    2672:	97 85       	ldd	r25, Z+15	; 0x0f
    2674:	99 23       	and	r25, r25
    2676:	ec f3       	brlt	.-6      	; 0x2672 <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    2678:	20 e2       	ldi	r18, 0x20	; 32
    267a:	82 9f       	mul	r24, r18
    267c:	c0 01       	movw	r24, r0
    267e:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    2680:	c0 ec       	ldi	r28, 0xC0	; 192
    2682:	d1 e0       	ldi	r29, 0x01	; 1
    2684:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    2686:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    2688:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    268a:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    268c:	85 e3       	ldi	r24, 0x35	; 53
    268e:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    2690:	61 e0       	ldi	r22, 0x01	; 1
    2692:	8b ec       	ldi	r24, 0xCB	; 203
    2694:	91 e0       	ldi	r25, 0x01	; 1
    2696:	50 d0       	rcall	.+160    	; 0x2738 <ccp_write_io>
	NVM.CMD = old_cmd;
    2698:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
    269a:	df 91       	pop	r29
    269c:	cf 91       	pop	r28
    269e:	1f 91       	pop	r17
    26a0:	08 95       	ret

000026a2 <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
    26a2:	cf 92       	push	r12
    26a4:	df 92       	push	r13
    26a6:	ef 92       	push	r14
    26a8:	ff 92       	push	r15
    26aa:	0f 93       	push	r16
    26ac:	1f 93       	push	r17
    26ae:	cf 93       	push	r28
    26b0:	df 93       	push	r29
    26b2:	ec 01       	movw	r28, r24
    26b4:	7b 01       	movw	r14, r22
    26b6:	8a 01       	movw	r16, r20
	while (len) {
    26b8:	41 15       	cp	r20, r1
    26ba:	51 05       	cpc	r21, r1
    26bc:	51 f1       	breq	.+84     	; 0x2712 <nvm_eeprom_erase_and_write_buffer+0x70>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
    26be:	ce 01       	movw	r24, r28
    26c0:	8f 71       	andi	r24, 0x1F	; 31
    26c2:	99 27       	eor	r25, r25
    26c4:	89 2b       	or	r24, r25
    26c6:	b1 f4       	brne	.+44     	; 0x26f4 <nvm_eeprom_erase_and_write_buffer+0x52>
    26c8:	00 32       	cpi	r16, 0x20	; 32
    26ca:	11 05       	cpc	r17, r1
    26cc:	98 f0       	brcs	.+38     	; 0x26f4 <nvm_eeprom_erase_and_write_buffer+0x52>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
    26ce:	c7 01       	movw	r24, r14
    26d0:	ac df       	rcall	.-168    	; 0x262a <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
    26d2:	ce 01       	movw	r24, r28
    26d4:	96 95       	lsr	r25
    26d6:	87 95       	ror	r24
    26d8:	92 95       	swap	r25
    26da:	82 95       	swap	r24
    26dc:	8f 70       	andi	r24, 0x0F	; 15
    26de:	89 27       	eor	r24, r25
    26e0:	9f 70       	andi	r25, 0x0F	; 15
    26e2:	89 27       	eor	r24, r25
    26e4:	c1 df       	rcall	.-126    	; 0x2668 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
    26e6:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
    26e8:	80 e2       	ldi	r24, 0x20	; 32
    26ea:	e8 0e       	add	r14, r24
    26ec:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
    26ee:	00 52       	subi	r16, 0x20	; 32
    26f0:	11 09       	sbc	r17, r1
    26f2:	0c c0       	rjmp	.+24     	; 0x270c <nvm_eeprom_erase_and_write_buffer+0x6a>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    26f4:	6e 01       	movw	r12, r28
    26f6:	ef ef       	ldi	r30, 0xFF	; 255
    26f8:	ce 1a       	sub	r12, r30
    26fa:	de 0a       	sbc	r13, r30
    26fc:	f7 01       	movw	r30, r14
    26fe:	61 91       	ld	r22, Z+
    2700:	7f 01       	movw	r14, r30
    2702:	ce 01       	movw	r24, r28
    2704:	6c df       	rcall	.-296    	; 0x25de <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
    2706:	01 50       	subi	r16, 0x01	; 1
    2708:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    270a:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
    270c:	01 15       	cp	r16, r1
    270e:	11 05       	cpc	r17, r1
    2710:	b1 f6       	brne	.-84     	; 0x26be <nvm_eeprom_erase_and_write_buffer+0x1c>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
    2712:	df 91       	pop	r29
    2714:	cf 91       	pop	r28
    2716:	1f 91       	pop	r17
    2718:	0f 91       	pop	r16
    271a:	ff 90       	pop	r15
    271c:	ef 90       	pop	r14
    271e:	df 90       	pop	r13
    2720:	cf 90       	pop	r12
    2722:	08 95       	ret

00002724 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2724:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    2728:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    272a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    272c:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    2730:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2732:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    2736:	08 95       	ret

00002738 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    2738:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    273a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    273c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    273e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    2740:	60 83       	st	Z, r22
	ret                             // Return to caller
    2742:	08 95       	ret

00002744 <ble_init>:

	delay_ms(200);
	ble_conf_readables();
	delay_ms(200);
	usart_write_string("F\n"); //ToDo Add parameters of initial configuration
}
    2744:	cf 93       	push	r28
    2746:	df 93       	push	r29
    2748:	cd b7       	in	r28, 0x3d	; 61
    274a:	de b7       	in	r29, 0x3e	; 62
    274c:	27 97       	sbiw	r28, 0x07	; 7
    274e:	cd bf       	out	0x3d, r28	; 61
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	80 91 80 20 	lds	r24, 0x2080
    2756:	8d 83       	std	Y+5, r24	; 0x05
    2758:	80 91 81 20 	lds	r24, 0x2081
    275c:	8e 83       	std	Y+6, r24	; 0x06
    275e:	80 91 82 20 	lds	r24, 0x2082
    2762:	8f 83       	std	Y+7, r24	; 0x07
    2764:	80 91 7c 20 	lds	r24, 0x207C
    2768:	90 91 7d 20 	lds	r25, 0x207D
    276c:	a0 91 7e 20 	lds	r26, 0x207E
    2770:	b0 91 7f 20 	lds	r27, 0x207F
    2774:	89 83       	std	Y+1, r24	; 0x01
    2776:	9a 83       	std	Y+2, r25	; 0x02
    2778:	ab 83       	std	Y+3, r26	; 0x03
    277a:	bc 83       	std	Y+4, r27	; 0x04
    277c:	60 e1       	ldi	r22, 0x10	; 16
    277e:	84 e0       	ldi	r24, 0x04	; 4
    2780:	cc de       	rcall	.-616    	; 0x251a <sysclk_enable_module>
    2782:	be 01       	movw	r22, r28
    2784:	6f 5f       	subi	r22, 0xFF	; 255
    2786:	7f 4f       	sbci	r23, 0xFF	; 255
    2788:	80 ea       	ldi	r24, 0xA0	; 160
    278a:	99 e0       	ldi	r25, 0x09	; 9
    278c:	0e 94 ca 0a 	call	0x1594	; 0x1594 <usart_init_rs232>
    2790:	27 96       	adiw	r28, 0x07	; 7
    2792:	cd bf       	out	0x3d, r28	; 61
    2794:	de bf       	out	0x3e, r29	; 62
    2796:	df 91       	pop	r29
    2798:	cf 91       	pop	r28
    279a:	08 95       	ret

0000279c <usart_write_string>:
    279c:	cf 93       	push	r28
    279e:	df 93       	push	r29
    27a0:	fc 01       	movw	r30, r24
    27a2:	60 81       	ld	r22, Z
    27a4:	66 23       	and	r22, r22
    27a6:	49 f0       	breq	.+18     	; 0x27ba <usart_write_string+0x1e>
    27a8:	ec 01       	movw	r28, r24
    27aa:	21 96       	adiw	r28, 0x01	; 1
    27ac:	80 ea       	ldi	r24, 0xA0	; 160
    27ae:	99 e0       	ldi	r25, 0x09	; 9
    27b0:	0e 94 b8 09 	call	0x1370	; 0x1370 <usart_putchar>
    27b4:	69 91       	ld	r22, Y+
    27b6:	61 11       	cpse	r22, r1
    27b8:	f9 cf       	rjmp	.-14     	; 0x27ac <usart_write_string+0x10>
    27ba:	df 91       	pop	r29
    27bc:	cf 91       	pop	r28
    27be:	08 95       	ret

000027c0 <ble_conf_readables>:
    27c0:	86 ec       	ldi	r24, 0xC6	; 198
    27c2:	90 e2       	ldi	r25, 0x20	; 32
    27c4:	eb cf       	rjmp	.-42     	; 0x279c <usart_write_string>
    27c6:	08 95       	ret

000027c8 <ble_information>:
    27c8:	8f 92       	push	r8
    27ca:	9f 92       	push	r9
    27cc:	af 92       	push	r10
    27ce:	bf 92       	push	r11
    27d0:	cf 92       	push	r12
    27d2:	df 92       	push	r13
    27d4:	ef 92       	push	r14
    27d6:	ff 92       	push	r15
    27d8:	0f 93       	push	r16
    27da:	1f 93       	push	r17
    27dc:	cf 93       	push	r28
    27de:	df 93       	push	r29
    27e0:	cd b7       	in	r28, 0x3d	; 61
    27e2:	de b7       	in	r29, 0x3e	; 62
    27e4:	28 97       	sbiw	r28, 0x08	; 8
    27e6:	cd bf       	out	0x3d, r28	; 61
    27e8:	de bf       	out	0x3e, r29	; 62
    27ea:	8c 01       	movw	r16, r24
    27ec:	6b 01       	movw	r12, r22
    27ee:	fc 01       	movw	r30, r24
    27f0:	01 90       	ld	r0, Z+
    27f2:	00 20       	and	r0, r0
    27f4:	e9 f7       	brne	.-6      	; 0x27f0 <ble_information+0x28>
    27f6:	31 97       	sbiw	r30, 0x01	; 1
    27f8:	7f 01       	movw	r14, r30
    27fa:	e8 1a       	sub	r14, r24
    27fc:	f9 0a       	sbc	r15, r25
    27fe:	19 82       	std	Y+1, r1	; 0x01
    2800:	1a 82       	std	Y+2, r1	; 0x02
    2802:	1b 82       	std	Y+3, r1	; 0x03
    2804:	1c 82       	std	Y+4, r1	; 0x04
    2806:	1d 82       	std	Y+5, r1	; 0x05
    2808:	1e 82       	std	Y+6, r1	; 0x06
    280a:	1f 82       	std	Y+7, r1	; 0x07
    280c:	18 86       	std	Y+8, r1	; 0x08
    280e:	c7 01       	movw	r24, r14
    2810:	99 27       	eor	r25, r25
    2812:	9f 93       	push	r25
    2814:	8f 93       	push	r24
    2816:	2c e3       	ldi	r18, 0x3C	; 60
    2818:	34 e2       	ldi	r19, 0x24	; 36
    281a:	3f 93       	push	r19
    281c:	2f 93       	push	r18
    281e:	0e 94 18 2c 	call	0x5830	; 0x5830 <printf>
    2822:	0f 90       	pop	r0
    2824:	0f 90       	pop	r0
    2826:	0f 90       	pop	r0
    2828:	0f 90       	pop	r0
    282a:	80 e5       	ldi	r24, 0x50	; 80
    282c:	e8 12       	cpse	r14, r24
    282e:	5d c0       	rjmp	.+186    	; 0x28ea <ble_information+0x122>
    2830:	b8 01       	movw	r22, r16
    2832:	6f 5f       	subi	r22, 0xFF	; 255
    2834:	7f 4f       	sbci	r23, 0xFF	; 255
    2836:	4c e0       	ldi	r20, 0x0C	; 12
    2838:	50 e0       	ldi	r21, 0x00	; 0
    283a:	c6 01       	movw	r24, r12
    283c:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    2840:	b8 01       	movw	r22, r16
    2842:	63 5d       	subi	r22, 0xD3	; 211
    2844:	7f 4f       	sbci	r23, 0xFF	; 255
    2846:	44 e1       	ldi	r20, 0x14	; 20
    2848:	50 e0       	ldi	r21, 0x00	; 0
    284a:	c6 01       	movw	r24, r12
    284c:	0d 96       	adiw	r24, 0x0d	; 13
    284e:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    2852:	b8 01       	movw	r22, r16
    2854:	6f 5b       	subi	r22, 0xBF	; 191
    2856:	7f 4f       	sbci	r23, 0xFF	; 255
    2858:	4c e0       	ldi	r20, 0x0C	; 12
    285a:	50 e0       	ldi	r21, 0x00	; 0
    285c:	c6 01       	movw	r24, r12
    285e:	82 96       	adiw	r24, 0x22	; 34
    2860:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    2864:	b8 01       	movw	r22, r16
    2866:	60 5f       	subi	r22, 0xF0	; 240
    2868:	7f 4f       	sbci	r23, 0xFF	; 255
    286a:	42 e0       	ldi	r20, 0x02	; 2
    286c:	50 e0       	ldi	r21, 0x00	; 0
    286e:	fe 01       	movw	r30, r28
    2870:	31 96       	adiw	r30, 0x01	; 1
    2872:	5f 01       	movw	r10, r30
    2874:	cf 01       	movw	r24, r30
    2876:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    287a:	b8 01       	movw	r22, r16
    287c:	65 5d       	subi	r22, 0xD5	; 213
    287e:	7f 4f       	sbci	r23, 0xFF	; 255
    2880:	4e 01       	movw	r8, r28
    2882:	f4 e0       	ldi	r31, 0x04	; 4
    2884:	8f 0e       	add	r8, r31
    2886:	91 1c       	adc	r9, r1
    2888:	42 e0       	ldi	r20, 0x02	; 2
    288a:	50 e0       	ldi	r21, 0x00	; 0
    288c:	c4 01       	movw	r24, r8
    288e:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    2892:	f6 01       	movw	r30, r12
    2894:	14 86       	std	Z+12, r1	; 0x0c
    2896:	11 a2       	std	Z+33, r1	; 0x21
    2898:	16 a6       	std	Z+46, r1	; 0x2e
    289a:	7e 01       	movw	r14, r28
    289c:	f7 e0       	ldi	r31, 0x07	; 7
    289e:	ef 0e       	add	r14, r31
    28a0:	f1 1c       	adc	r15, r1
    28a2:	ff 92       	push	r15
    28a4:	ef 92       	push	r14
    28a6:	00 e4       	ldi	r16, 0x40	; 64
    28a8:	17 e2       	ldi	r17, 0x27	; 39
    28aa:	1f 93       	push	r17
    28ac:	0f 93       	push	r16
    28ae:	bf 92       	push	r11
    28b0:	af 92       	push	r10
    28b2:	0e 94 86 2c 	call	0x590c	; 0x590c <sscanf>
    28b6:	8f 81       	ldd	r24, Y+7	; 0x07
    28b8:	99 27       	eor	r25, r25
    28ba:	87 fd       	sbrc	r24, 7
    28bc:	90 95       	com	r25
    28be:	f6 01       	movw	r30, r12
    28c0:	87 a7       	std	Z+47, r24	; 0x2f
    28c2:	90 ab       	std	Z+48, r25	; 0x30
    28c4:	ff 92       	push	r15
    28c6:	ef 92       	push	r14
    28c8:	1f 93       	push	r17
    28ca:	0f 93       	push	r16
    28cc:	9f 92       	push	r9
    28ce:	8f 92       	push	r8
    28d0:	0e 94 86 2c 	call	0x590c	; 0x590c <sscanf>
    28d4:	8f 81       	ldd	r24, Y+7	; 0x07
    28d6:	99 27       	eor	r25, r25
    28d8:	87 fd       	sbrc	r24, 7
    28da:	90 95       	com	r25
    28dc:	f6 01       	movw	r30, r12
    28de:	81 ab       	std	Z+49, r24	; 0x31
    28e0:	92 ab       	std	Z+50, r25	; 0x32
    28e2:	cd bf       	out	0x3d, r28	; 61
    28e4:	de bf       	out	0x3e, r29	; 62
    28e6:	81 e0       	ldi	r24, 0x01	; 1
    28e8:	01 c0       	rjmp	.+2      	; 0x28ec <ble_information+0x124>
    28ea:	80 e0       	ldi	r24, 0x00	; 0
    28ec:	28 96       	adiw	r28, 0x08	; 8
    28ee:	cd bf       	out	0x3d, r28	; 61
    28f0:	de bf       	out	0x3e, r29	; 62
    28f2:	df 91       	pop	r29
    28f4:	cf 91       	pop	r28
    28f6:	1f 91       	pop	r17
    28f8:	0f 91       	pop	r16
    28fa:	ff 90       	pop	r15
    28fc:	ef 90       	pop	r14
    28fe:	df 90       	pop	r13
    2900:	cf 90       	pop	r12
    2902:	bf 90       	pop	r11
    2904:	af 90       	pop	r10
    2906:	9f 90       	pop	r9
    2908:	8f 90       	pop	r8
    290a:	08 95       	ret

0000290c <ble_init_read_beacons_isr>:

void ble_init_read_beacons_isr(void)
{
	char buffer[100];
	usart_write_string(BLE_CMD_MODE);
    290c:	8f ec       	ldi	r24, 0xCF	; 207
    290e:	90 e2       	ldi	r25, 0x20	; 32
    2910:	45 df       	rcall	.-374    	; 0x279c <usart_write_string>
    2912:	80 e0       	ldi	r24, 0x00	; 0
    2914:	94 ed       	ldi	r25, 0xD4	; 212
    2916:	a0 e3       	ldi	r26, 0x30	; 48
    2918:	b0 e0       	ldi	r27, 0x00	; 0
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    291a:	01 97       	sbiw	r24, 0x01	; 1
    291c:	a1 09       	sbc	r26, r1
    291e:	b1 09       	sbc	r27, r1
    2920:	00 97       	sbiw	r24, 0x00	; 0
    2922:	a1 05       	cpc	r26, r1
    2924:	b1 05       	cpc	r27, r1
    2926:	c9 f7       	brne	.-14     	; 0x291a <ble_init_read_beacons_isr+0xe>

	delay_ms(400);
	ble_conf_readables();
    2928:	4b df       	rcall	.-362    	; 0x27c0 <ble_conf_readables>
    292a:	80 e0       	ldi	r24, 0x00	; 0
    292c:	9a e6       	ldi	r25, 0x6A	; 106
    292e:	a8 e1       	ldi	r26, 0x18	; 24
    2930:	b0 e0       	ldi	r27, 0x00	; 0
    2932:	01 97       	sbiw	r24, 0x01	; 1
    2934:	a1 09       	sbc	r26, r1
    2936:	b1 09       	sbc	r27, r1
    2938:	00 97       	sbiw	r24, 0x00	; 0
    293a:	a1 05       	cpc	r26, r1
    293c:	b1 05       	cpc	r27, r1
    293e:	c9 f7       	brne	.-14     	; 0x2932 <ble_init_read_beacons_isr+0x26>
	delay_ms(200);
	usart_write_string("F\n"); //ToDo Add parameters of initial configuration
    2940:	83 ed       	ldi	r24, 0xD3	; 211
    2942:	90 e2       	ldi	r25, 0x20	; 32
    2944:	2b cf       	rjmp	.-426    	; 0x279c <usart_write_string>
    2946:	08 95       	ret

00002948 <dwt_writetodevice>:

    temp = dwt_read32bitoffsetreg(DIG_DIAG_ID, EVC_HPW_OFFSET); // Read half period warning events
    counters->HPW = temp & 0xFFF;
    counters->TXW = (temp >> 16) & 0xFFF;                       // Power-up warning events

}
    2948:	0f 93       	push	r16
    294a:	1f 93       	push	r17
    294c:	cf 93       	push	r28
    294e:	df 93       	push	r29
    2950:	00 d0       	rcall	.+0      	; 0x2952 <dwt_writetodevice+0xa>
    2952:	1f 92       	push	r1
    2954:	cd b7       	in	r28, 0x3d	; 61
    2956:	de b7       	in	r29, 0x3e	; 62
    2958:	61 15       	cp	r22, r1
    295a:	71 05       	cpc	r23, r1
    295c:	29 f4       	brne	.+10     	; 0x2968 <dwt_writetodevice+0x20>
    295e:	80 68       	ori	r24, 0x80	; 128
    2960:	89 83       	std	Y+1, r24	; 0x01
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	90 e0       	ldi	r25, 0x00	; 0
    2966:	14 c0       	rjmp	.+40     	; 0x2990 <dwt_writetodevice+0x48>
    2968:	80 6c       	ori	r24, 0xC0	; 192
    296a:	89 83       	std	Y+1, r24	; 0x01
    296c:	60 38       	cpi	r22, 0x80	; 128
    296e:	71 05       	cpc	r23, r1
    2970:	20 f4       	brcc	.+8      	; 0x297a <dwt_writetodevice+0x32>
    2972:	6a 83       	std	Y+2, r22	; 0x02
    2974:	82 e0       	ldi	r24, 0x02	; 2
    2976:	90 e0       	ldi	r25, 0x00	; 0
    2978:	0b c0       	rjmp	.+22     	; 0x2990 <dwt_writetodevice+0x48>
    297a:	86 2f       	mov	r24, r22
    297c:	80 68       	ori	r24, 0x80	; 128
    297e:	8a 83       	std	Y+2, r24	; 0x02
    2980:	66 0f       	add	r22, r22
    2982:	67 2f       	mov	r22, r23
    2984:	66 1f       	adc	r22, r22
    2986:	77 0b       	sbc	r23, r23
    2988:	71 95       	neg	r23
    298a:	6b 83       	std	Y+3, r22	; 0x03
    298c:	83 e0       	ldi	r24, 0x03	; 3
    298e:	90 e0       	ldi	r25, 0x00	; 0
    2990:	be 01       	movw	r22, r28
    2992:	6f 5f       	subi	r22, 0xFF	; 255
    2994:	7f 4f       	sbci	r23, 0xFF	; 255
    2996:	0e 94 b5 21 	call	0x436a	; 0x436a <writetospi>
    299a:	23 96       	adiw	r28, 0x03	; 3
    299c:	cd bf       	out	0x3d, r28	; 61
    299e:	de bf       	out	0x3e, r29	; 62
    29a0:	df 91       	pop	r29
    29a2:	cf 91       	pop	r28
    29a4:	1f 91       	pop	r17
    29a6:	0f 91       	pop	r16
    29a8:	08 95       	ret

000029aa <dwt_writetxdata>:
    29aa:	0f 93       	push	r16
    29ac:	1f 93       	push	r17
    29ae:	fa 01       	movw	r30, r20
    29b0:	9a 01       	movw	r18, r20
    29b2:	28 0f       	add	r18, r24
    29b4:	39 1f       	adc	r19, r25
    29b6:	21 30       	cpi	r18, 0x01	; 1
    29b8:	34 40       	sbci	r19, 0x04	; 4
    29ba:	68 f4       	brcc	.+26     	; 0x29d6 <dwt_writetxdata+0x2c>
    29bc:	9c 01       	movw	r18, r24
    29be:	22 50       	subi	r18, 0x02	; 2
    29c0:	31 09       	sbc	r19, r1
    29c2:	40 e0       	ldi	r20, 0x00	; 0
    29c4:	50 e0       	ldi	r21, 0x00	; 0
    29c6:	8b 01       	movw	r16, r22
    29c8:	bf 01       	movw	r22, r30
    29ca:	89 e0       	ldi	r24, 0x09	; 9
    29cc:	90 e0       	ldi	r25, 0x00	; 0
    29ce:	bc df       	rcall	.-136    	; 0x2948 <dwt_writetodevice>
    29d0:	80 e0       	ldi	r24, 0x00	; 0
    29d2:	90 e0       	ldi	r25, 0x00	; 0
    29d4:	02 c0       	rjmp	.+4      	; 0x29da <dwt_writetxdata+0x30>
    29d6:	8f ef       	ldi	r24, 0xFF	; 255
    29d8:	9f ef       	ldi	r25, 0xFF	; 255
    29da:	1f 91       	pop	r17
    29dc:	0f 91       	pop	r16
    29de:	08 95       	ret

000029e0 <dwt_readfromdevice>:
    29e0:	0f 93       	push	r16
    29e2:	1f 93       	push	r17
    29e4:	cf 93       	push	r28
    29e6:	df 93       	push	r29
    29e8:	00 d0       	rcall	.+0      	; 0x29ea <dwt_readfromdevice+0xa>
    29ea:	1f 92       	push	r1
    29ec:	cd b7       	in	r28, 0x3d	; 61
    29ee:	de b7       	in	r29, 0x3e	; 62
    29f0:	61 15       	cp	r22, r1
    29f2:	71 05       	cpc	r23, r1
    29f4:	21 f4       	brne	.+8      	; 0x29fe <dwt_readfromdevice+0x1e>
    29f6:	89 83       	std	Y+1, r24	; 0x01
    29f8:	81 e0       	ldi	r24, 0x01	; 1
    29fa:	90 e0       	ldi	r25, 0x00	; 0
    29fc:	14 c0       	rjmp	.+40     	; 0x2a26 <dwt_readfromdevice+0x46>
    29fe:	80 64       	ori	r24, 0x40	; 64
    2a00:	89 83       	std	Y+1, r24	; 0x01
    2a02:	60 38       	cpi	r22, 0x80	; 128
    2a04:	71 05       	cpc	r23, r1
    2a06:	20 f4       	brcc	.+8      	; 0x2a10 <dwt_readfromdevice+0x30>
    2a08:	6a 83       	std	Y+2, r22	; 0x02
    2a0a:	82 e0       	ldi	r24, 0x02	; 2
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	0b c0       	rjmp	.+22     	; 0x2a26 <dwt_readfromdevice+0x46>
    2a10:	86 2f       	mov	r24, r22
    2a12:	80 68       	ori	r24, 0x80	; 128
    2a14:	8a 83       	std	Y+2, r24	; 0x02
    2a16:	66 0f       	add	r22, r22
    2a18:	67 2f       	mov	r22, r23
    2a1a:	66 1f       	adc	r22, r22
    2a1c:	77 0b       	sbc	r23, r23
    2a1e:	71 95       	neg	r23
    2a20:	6b 83       	std	Y+3, r22	; 0x03
    2a22:	83 e0       	ldi	r24, 0x03	; 3
    2a24:	90 e0       	ldi	r25, 0x00	; 0
    2a26:	be 01       	movw	r22, r28
    2a28:	6f 5f       	subi	r22, 0xFF	; 255
    2a2a:	7f 4f       	sbci	r23, 0xFF	; 255
    2a2c:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <readfromspi>
    2a30:	23 96       	adiw	r28, 0x03	; 3
    2a32:	cd bf       	out	0x3d, r28	; 61
    2a34:	de bf       	out	0x3e, r29	; 62
    2a36:	df 91       	pop	r29
    2a38:	cf 91       	pop	r28
    2a3a:	1f 91       	pop	r17
    2a3c:	0f 91       	pop	r16
    2a3e:	08 95       	ret

00002a40 <dwt_readrxdata>:
    2a40:	0f 93       	push	r16
    2a42:	1f 93       	push	r17
    2a44:	9b 01       	movw	r18, r22
    2a46:	ba 01       	movw	r22, r20
    2a48:	40 e0       	ldi	r20, 0x00	; 0
    2a4a:	50 e0       	ldi	r21, 0x00	; 0
    2a4c:	8c 01       	movw	r16, r24
    2a4e:	81 e1       	ldi	r24, 0x11	; 17
    2a50:	90 e0       	ldi	r25, 0x00	; 0
    2a52:	c6 df       	rcall	.-116    	; 0x29e0 <dwt_readfromdevice>
    2a54:	1f 91       	pop	r17
    2a56:	0f 91       	pop	r16
    2a58:	08 95       	ret

00002a5a <dwt_readtxtimestamp>:
    2a5a:	0f 93       	push	r16
    2a5c:	1f 93       	push	r17
    2a5e:	8c 01       	movw	r16, r24
    2a60:	25 e0       	ldi	r18, 0x05	; 5
    2a62:	30 e0       	ldi	r19, 0x00	; 0
    2a64:	40 e0       	ldi	r20, 0x00	; 0
    2a66:	50 e0       	ldi	r21, 0x00	; 0
    2a68:	60 e0       	ldi	r22, 0x00	; 0
    2a6a:	70 e0       	ldi	r23, 0x00	; 0
    2a6c:	87 e1       	ldi	r24, 0x17	; 23
    2a6e:	90 e0       	ldi	r25, 0x00	; 0
    2a70:	b7 df       	rcall	.-146    	; 0x29e0 <dwt_readfromdevice>
    2a72:	1f 91       	pop	r17
    2a74:	0f 91       	pop	r16
    2a76:	08 95       	ret

00002a78 <dwt_readrxtimestamp>:
    2a78:	0f 93       	push	r16
    2a7a:	1f 93       	push	r17
    2a7c:	8c 01       	movw	r16, r24
    2a7e:	25 e0       	ldi	r18, 0x05	; 5
    2a80:	30 e0       	ldi	r19, 0x00	; 0
    2a82:	40 e0       	ldi	r20, 0x00	; 0
    2a84:	50 e0       	ldi	r21, 0x00	; 0
    2a86:	60 e0       	ldi	r22, 0x00	; 0
    2a88:	70 e0       	ldi	r23, 0x00	; 0
    2a8a:	85 e1       	ldi	r24, 0x15	; 21
    2a8c:	90 e0       	ldi	r25, 0x00	; 0
    2a8e:	a8 df       	rcall	.-176    	; 0x29e0 <dwt_readfromdevice>
    2a90:	1f 91       	pop	r17
    2a92:	0f 91       	pop	r16
    2a94:	08 95       	ret

00002a96 <dwt_read32bitoffsetreg>:
    2a96:	ef 92       	push	r14
    2a98:	ff 92       	push	r15
    2a9a:	0f 93       	push	r16
    2a9c:	1f 93       	push	r17
    2a9e:	cf 93       	push	r28
    2aa0:	df 93       	push	r29
    2aa2:	00 d0       	rcall	.+0      	; 0x2aa4 <dwt_read32bitoffsetreg+0xe>
    2aa4:	00 d0       	rcall	.+0      	; 0x2aa6 <dwt_read32bitoffsetreg+0x10>
    2aa6:	cd b7       	in	r28, 0x3d	; 61
    2aa8:	de b7       	in	r29, 0x3e	; 62
    2aaa:	9e 01       	movw	r18, r28
    2aac:	2f 5f       	subi	r18, 0xFF	; 255
    2aae:	3f 4f       	sbci	r19, 0xFF	; 255
    2ab0:	89 01       	movw	r16, r18
    2ab2:	24 e0       	ldi	r18, 0x04	; 4
    2ab4:	30 e0       	ldi	r19, 0x00	; 0
    2ab6:	40 e0       	ldi	r20, 0x00	; 0
    2ab8:	50 e0       	ldi	r21, 0x00	; 0
    2aba:	92 df       	rcall	.-220    	; 0x29e0 <dwt_readfromdevice>
    2abc:	fe 01       	movw	r30, r28
    2abe:	35 96       	adiw	r30, 0x05	; 5
    2ac0:	60 e0       	ldi	r22, 0x00	; 0
    2ac2:	70 e0       	ldi	r23, 0x00	; 0
    2ac4:	cb 01       	movw	r24, r22
    2ac6:	b8 2f       	mov	r27, r24
    2ac8:	a7 2f       	mov	r26, r23
    2aca:	96 2f       	mov	r25, r22
    2acc:	88 27       	eor	r24, r24
    2ace:	22 91       	ld	r18, -Z
    2ad0:	bc 01       	movw	r22, r24
    2ad2:	cd 01       	movw	r24, r26
    2ad4:	62 0f       	add	r22, r18
    2ad6:	71 1d       	adc	r23, r1
    2ad8:	81 1d       	adc	r24, r1
    2ada:	91 1d       	adc	r25, r1
    2adc:	e0 17       	cp	r30, r16
    2ade:	f1 07       	cpc	r31, r17
    2ae0:	91 f7       	brne	.-28     	; 0x2ac6 <dwt_read32bitoffsetreg+0x30>
    2ae2:	24 96       	adiw	r28, 0x04	; 4
    2ae4:	cd bf       	out	0x3d, r28	; 61
    2ae6:	de bf       	out	0x3e, r29	; 62
    2ae8:	df 91       	pop	r29
    2aea:	cf 91       	pop	r28
    2aec:	1f 91       	pop	r17
    2aee:	0f 91       	pop	r16
    2af0:	ff 90       	pop	r15
    2af2:	ef 90       	pop	r14
    2af4:	08 95       	ret

00002af6 <dwt_readdevid>:
    2af6:	60 e0       	ldi	r22, 0x00	; 0
    2af8:	70 e0       	ldi	r23, 0x00	; 0
    2afa:	80 e0       	ldi	r24, 0x00	; 0
    2afc:	90 e0       	ldi	r25, 0x00	; 0
    2afe:	cb cf       	rjmp	.-106    	; 0x2a96 <dwt_read32bitoffsetreg>
    2b00:	08 95       	ret

00002b02 <dwt_read16bitoffsetreg>:
    2b02:	0f 93       	push	r16
    2b04:	1f 93       	push	r17
    2b06:	cf 93       	push	r28
    2b08:	df 93       	push	r29
    2b0a:	00 d0       	rcall	.+0      	; 0x2b0c <dwt_read16bitoffsetreg+0xa>
    2b0c:	cd b7       	in	r28, 0x3d	; 61
    2b0e:	de b7       	in	r29, 0x3e	; 62
    2b10:	8e 01       	movw	r16, r28
    2b12:	0f 5f       	subi	r16, 0xFF	; 255
    2b14:	1f 4f       	sbci	r17, 0xFF	; 255
    2b16:	22 e0       	ldi	r18, 0x02	; 2
    2b18:	30 e0       	ldi	r19, 0x00	; 0
    2b1a:	40 e0       	ldi	r20, 0x00	; 0
    2b1c:	50 e0       	ldi	r21, 0x00	; 0
    2b1e:	60 df       	rcall	.-320    	; 0x29e0 <dwt_readfromdevice>
    2b20:	8a 81       	ldd	r24, Y+2	; 0x02
    2b22:	90 e0       	ldi	r25, 0x00	; 0
    2b24:	98 2f       	mov	r25, r24
    2b26:	88 27       	eor	r24, r24
    2b28:	29 81       	ldd	r18, Y+1	; 0x01
    2b2a:	82 0f       	add	r24, r18
    2b2c:	91 1d       	adc	r25, r1
    2b2e:	0f 90       	pop	r0
    2b30:	0f 90       	pop	r0
    2b32:	df 91       	pop	r29
    2b34:	cf 91       	pop	r28
    2b36:	1f 91       	pop	r17
    2b38:	0f 91       	pop	r16
    2b3a:	08 95       	ret

00002b3c <dwt_read8bitoffsetreg>:
    2b3c:	0f 93       	push	r16
    2b3e:	1f 93       	push	r17
    2b40:	cf 93       	push	r28
    2b42:	df 93       	push	r29
    2b44:	1f 92       	push	r1
    2b46:	cd b7       	in	r28, 0x3d	; 61
    2b48:	de b7       	in	r29, 0x3e	; 62
    2b4a:	8e 01       	movw	r16, r28
    2b4c:	0f 5f       	subi	r16, 0xFF	; 255
    2b4e:	1f 4f       	sbci	r17, 0xFF	; 255
    2b50:	21 e0       	ldi	r18, 0x01	; 1
    2b52:	30 e0       	ldi	r19, 0x00	; 0
    2b54:	40 e0       	ldi	r20, 0x00	; 0
    2b56:	50 e0       	ldi	r21, 0x00	; 0
    2b58:	43 df       	rcall	.-378    	; 0x29e0 <dwt_readfromdevice>
    2b5a:	89 81       	ldd	r24, Y+1	; 0x01
    2b5c:	0f 90       	pop	r0
    2b5e:	df 91       	pop	r29
    2b60:	cf 91       	pop	r28
    2b62:	1f 91       	pop	r17
    2b64:	0f 91       	pop	r16
    2b66:	08 95       	ret

00002b68 <dwt_write8bitoffsetreg>:
    2b68:	0f 93       	push	r16
    2b6a:	1f 93       	push	r17
    2b6c:	cf 93       	push	r28
    2b6e:	df 93       	push	r29
    2b70:	1f 92       	push	r1
    2b72:	cd b7       	in	r28, 0x3d	; 61
    2b74:	de b7       	in	r29, 0x3e	; 62
    2b76:	49 83       	std	Y+1, r20	; 0x01
    2b78:	8e 01       	movw	r16, r28
    2b7a:	0f 5f       	subi	r16, 0xFF	; 255
    2b7c:	1f 4f       	sbci	r17, 0xFF	; 255
    2b7e:	21 e0       	ldi	r18, 0x01	; 1
    2b80:	30 e0       	ldi	r19, 0x00	; 0
    2b82:	40 e0       	ldi	r20, 0x00	; 0
    2b84:	50 e0       	ldi	r21, 0x00	; 0
    2b86:	e0 de       	rcall	.-576    	; 0x2948 <dwt_writetodevice>
    2b88:	0f 90       	pop	r0
    2b8a:	df 91       	pop	r29
    2b8c:	cf 91       	pop	r28
    2b8e:	1f 91       	pop	r17
    2b90:	0f 91       	pop	r16
    2b92:	08 95       	ret

00002b94 <dwt_write16bitoffsetreg>:
    2b94:	0f 93       	push	r16
    2b96:	1f 93       	push	r17
    2b98:	cf 93       	push	r28
    2b9a:	df 93       	push	r29
    2b9c:	00 d0       	rcall	.+0      	; 0x2b9e <dwt_write16bitoffsetreg+0xa>
    2b9e:	cd b7       	in	r28, 0x3d	; 61
    2ba0:	de b7       	in	r29, 0x3e	; 62
    2ba2:	49 83       	std	Y+1, r20	; 0x01
    2ba4:	5a 83       	std	Y+2, r21	; 0x02
    2ba6:	8e 01       	movw	r16, r28
    2ba8:	0f 5f       	subi	r16, 0xFF	; 255
    2baa:	1f 4f       	sbci	r17, 0xFF	; 255
    2bac:	22 e0       	ldi	r18, 0x02	; 2
    2bae:	30 e0       	ldi	r19, 0x00	; 0
    2bb0:	40 e0       	ldi	r20, 0x00	; 0
    2bb2:	50 e0       	ldi	r21, 0x00	; 0
    2bb4:	c9 de       	rcall	.-622    	; 0x2948 <dwt_writetodevice>
    2bb6:	0f 90       	pop	r0
    2bb8:	0f 90       	pop	r0
    2bba:	df 91       	pop	r29
    2bbc:	cf 91       	pop	r28
    2bbe:	1f 91       	pop	r17
    2bc0:	0f 91       	pop	r16
    2bc2:	08 95       	ret

00002bc4 <dwt_setrxantennadelay>:
    2bc4:	ac 01       	movw	r20, r24
    2bc6:	64 e0       	ldi	r22, 0x04	; 4
    2bc8:	78 e1       	ldi	r23, 0x18	; 24
    2bca:	8e e2       	ldi	r24, 0x2E	; 46
    2bcc:	90 e0       	ldi	r25, 0x00	; 0
    2bce:	e2 cf       	rjmp	.-60     	; 0x2b94 <dwt_write16bitoffsetreg>
    2bd0:	08 95       	ret

00002bd2 <dwt_settxantennadelay>:
    2bd2:	ac 01       	movw	r20, r24
    2bd4:	60 e0       	ldi	r22, 0x00	; 0
    2bd6:	70 e0       	ldi	r23, 0x00	; 0
    2bd8:	88 e1       	ldi	r24, 0x18	; 24
    2bda:	90 e0       	ldi	r25, 0x00	; 0
    2bdc:	db cf       	rjmp	.-74     	; 0x2b94 <dwt_write16bitoffsetreg>
    2bde:	08 95       	ret

00002be0 <dwt_write32bitoffsetreg>:
    2be0:	0f 93       	push	r16
    2be2:	1f 93       	push	r17
    2be4:	cf 93       	push	r28
    2be6:	df 93       	push	r29
    2be8:	00 d0       	rcall	.+0      	; 0x2bea <dwt_write32bitoffsetreg+0xa>
    2bea:	00 d0       	rcall	.+0      	; 0x2bec <dwt_write32bitoffsetreg+0xc>
    2bec:	cd b7       	in	r28, 0x3d	; 61
    2bee:	de b7       	in	r29, 0x3e	; 62
    2bf0:	29 83       	std	Y+1, r18	; 0x01
    2bf2:	3a 83       	std	Y+2, r19	; 0x02
    2bf4:	4b 83       	std	Y+3, r20	; 0x03
    2bf6:	5c 83       	std	Y+4, r21	; 0x04
    2bf8:	8e 01       	movw	r16, r28
    2bfa:	0f 5f       	subi	r16, 0xFF	; 255
    2bfc:	1f 4f       	sbci	r17, 0xFF	; 255
    2bfe:	24 e0       	ldi	r18, 0x04	; 4
    2c00:	30 e0       	ldi	r19, 0x00	; 0
    2c02:	40 e0       	ldi	r20, 0x00	; 0
    2c04:	50 e0       	ldi	r21, 0x00	; 0
    2c06:	a0 de       	rcall	.-704    	; 0x2948 <dwt_writetodevice>
    2c08:	24 96       	adiw	r28, 0x04	; 4
    2c0a:	cd bf       	out	0x3d, r28	; 61
    2c0c:	de bf       	out	0x3e, r29	; 62
    2c0e:	df 91       	pop	r29
    2c10:	cf 91       	pop	r28
    2c12:	1f 91       	pop	r17
    2c14:	0f 91       	pop	r16
    2c16:	08 95       	ret

00002c18 <dwt_writetxfctrl>:
    2c18:	cf 92       	push	r12
    2c1a:	df 92       	push	r13
    2c1c:	ef 92       	push	r14
    2c1e:	ff 92       	push	r15
    2c20:	0f 93       	push	r16
    2c22:	1f 93       	push	r17
    2c24:	8c 01       	movw	r16, r24
    2c26:	ca 01       	movw	r24, r20
    2c28:	aa 27       	eor	r26, r26
    2c2a:	97 fd       	sbrc	r25, 7
    2c2c:	a0 95       	com	r26
    2c2e:	ba 2f       	mov	r27, r26
    2c30:	07 2e       	mov	r0, r23
    2c32:	7f e0       	ldi	r23, 0x0F	; 15
    2c34:	88 0f       	add	r24, r24
    2c36:	99 1f       	adc	r25, r25
    2c38:	aa 1f       	adc	r26, r26
    2c3a:	bb 1f       	adc	r27, r27
    2c3c:	7a 95       	dec	r23
    2c3e:	d1 f7       	brne	.-12     	; 0x2c34 <dwt_writetxfctrl+0x1c>
    2c40:	70 2d       	mov	r23, r0
    2c42:	e0 91 83 20 	lds	r30, 0x2083
    2c46:	f0 91 84 20 	lds	r31, 0x2084
    2c4a:	c2 84       	ldd	r12, Z+10	; 0x0a
    2c4c:	d3 84       	ldd	r13, Z+11	; 0x0b
    2c4e:	e4 84       	ldd	r14, Z+12	; 0x0c
    2c50:	f5 84       	ldd	r15, Z+13	; 0x0d
    2c52:	8c 29       	or	r24, r12
    2c54:	9d 29       	or	r25, r13
    2c56:	ae 29       	or	r26, r14
    2c58:	bf 29       	or	r27, r15
    2c5a:	20 e0       	ldi	r18, 0x00	; 0
    2c5c:	30 e0       	ldi	r19, 0x00	; 0
    2c5e:	80 2b       	or	r24, r16
    2c60:	91 2b       	or	r25, r17
    2c62:	a2 2b       	or	r26, r18
    2c64:	b3 2b       	or	r27, r19
    2c66:	ab 01       	movw	r20, r22
    2c68:	60 e0       	ldi	r22, 0x00	; 0
    2c6a:	70 e0       	ldi	r23, 0x00	; 0
    2c6c:	03 2e       	mov	r0, r19
    2c6e:	36 e1       	ldi	r19, 0x16	; 22
    2c70:	44 0f       	add	r20, r20
    2c72:	55 1f       	adc	r21, r21
    2c74:	66 1f       	adc	r22, r22
    2c76:	77 1f       	adc	r23, r23
    2c78:	3a 95       	dec	r19
    2c7a:	d1 f7       	brne	.-12     	; 0x2c70 <dwt_writetxfctrl+0x58>
    2c7c:	30 2d       	mov	r19, r0
    2c7e:	9a 01       	movw	r18, r20
    2c80:	ab 01       	movw	r20, r22
    2c82:	28 2b       	or	r18, r24
    2c84:	39 2b       	or	r19, r25
    2c86:	4a 2b       	or	r20, r26
    2c88:	5b 2b       	or	r21, r27
    2c8a:	60 e0       	ldi	r22, 0x00	; 0
    2c8c:	70 e0       	ldi	r23, 0x00	; 0
    2c8e:	88 e0       	ldi	r24, 0x08	; 8
    2c90:	90 e0       	ldi	r25, 0x00	; 0
    2c92:	a6 df       	rcall	.-180    	; 0x2be0 <dwt_write32bitoffsetreg>
    2c94:	1f 91       	pop	r17
    2c96:	0f 91       	pop	r16
    2c98:	ff 90       	pop	r15
    2c9a:	ef 90       	pop	r14
    2c9c:	df 90       	pop	r13
    2c9e:	cf 90       	pop	r12
    2ca0:	08 95       	ret

00002ca2 <_dwt_otpread>:
    2ca2:	ab 01       	movw	r20, r22
    2ca4:	64 e0       	ldi	r22, 0x04	; 4
    2ca6:	70 e0       	ldi	r23, 0x00	; 0
    2ca8:	8d e2       	ldi	r24, 0x2D	; 45
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	73 df       	rcall	.-282    	; 0x2b94 <dwt_write16bitoffsetreg>
    2cae:	43 e0       	ldi	r20, 0x03	; 3
    2cb0:	66 e0       	ldi	r22, 0x06	; 6
    2cb2:	70 e0       	ldi	r23, 0x00	; 0
    2cb4:	8d e2       	ldi	r24, 0x2D	; 45
    2cb6:	90 e0       	ldi	r25, 0x00	; 0
    2cb8:	57 df       	rcall	.-338    	; 0x2b68 <dwt_write8bitoffsetreg>
    2cba:	40 e0       	ldi	r20, 0x00	; 0
    2cbc:	66 e0       	ldi	r22, 0x06	; 6
    2cbe:	70 e0       	ldi	r23, 0x00	; 0
    2cc0:	8d e2       	ldi	r24, 0x2D	; 45
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
    2cc4:	51 df       	rcall	.-350    	; 0x2b68 <dwt_write8bitoffsetreg>
    2cc6:	6a e0       	ldi	r22, 0x0A	; 10
    2cc8:	70 e0       	ldi	r23, 0x00	; 0
    2cca:	8d e2       	ldi	r24, 0x2D	; 45
    2ccc:	90 e0       	ldi	r25, 0x00	; 0
    2cce:	e3 ce       	rjmp	.-570    	; 0x2a96 <dwt_read32bitoffsetreg>
    2cd0:	08 95       	ret

00002cd2 <_dwt_aonarrayupload>:
    2cd2:	40 e0       	ldi	r20, 0x00	; 0
    2cd4:	62 e0       	ldi	r22, 0x02	; 2
    2cd6:	70 e0       	ldi	r23, 0x00	; 0
    2cd8:	8c e2       	ldi	r24, 0x2C	; 44
    2cda:	90 e0       	ldi	r25, 0x00	; 0
    2cdc:	45 df       	rcall	.-374    	; 0x2b68 <dwt_write8bitoffsetreg>
    2cde:	42 e0       	ldi	r20, 0x02	; 2
    2ce0:	62 e0       	ldi	r22, 0x02	; 2
    2ce2:	70 e0       	ldi	r23, 0x00	; 0
    2ce4:	8c e2       	ldi	r24, 0x2C	; 44
    2ce6:	90 e0       	ldi	r25, 0x00	; 0
    2ce8:	3f cf       	rjmp	.-386    	; 0x2b68 <dwt_write8bitoffsetreg>
    2cea:	08 95       	ret

00002cec <_dwt_configlde>:
    2cec:	cf 93       	push	r28
    2cee:	df 93       	push	r29
    2cf0:	ec 01       	movw	r28, r24
    2cf2:	4d e6       	ldi	r20, 0x6D	; 109
    2cf4:	66 e0       	ldi	r22, 0x06	; 6
    2cf6:	78 e0       	ldi	r23, 0x08	; 8
    2cf8:	8e e2       	ldi	r24, 0x2E	; 46
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	35 df       	rcall	.-406    	; 0x2b68 <dwt_write8bitoffsetreg>
    2cfe:	cd 2b       	or	r28, r29
    2d00:	41 f0       	breq	.+16     	; 0x2d12 <_dwt_configlde+0x26>
    2d02:	47 e0       	ldi	r20, 0x07	; 7
    2d04:	56 e0       	ldi	r21, 0x06	; 6
    2d06:	66 e0       	ldi	r22, 0x06	; 6
    2d08:	78 e1       	ldi	r23, 0x18	; 24
    2d0a:	8e e2       	ldi	r24, 0x2E	; 46
    2d0c:	90 e0       	ldi	r25, 0x00	; 0
    2d0e:	42 df       	rcall	.-380    	; 0x2b94 <dwt_write16bitoffsetreg>
    2d10:	07 c0       	rjmp	.+14     	; 0x2d20 <_dwt_configlde+0x34>
    2d12:	47 e0       	ldi	r20, 0x07	; 7
    2d14:	56 e1       	ldi	r21, 0x16	; 22
    2d16:	66 e0       	ldi	r22, 0x06	; 6
    2d18:	78 e1       	ldi	r23, 0x18	; 24
    2d1a:	8e e2       	ldi	r24, 0x2E	; 46
    2d1c:	90 e0       	ldi	r25, 0x00	; 0
    2d1e:	3a df       	rcall	.-396    	; 0x2b94 <dwt_write16bitoffsetreg>
    2d20:	df 91       	pop	r29
    2d22:	cf 91       	pop	r28
    2d24:	08 95       	ret

00002d26 <dwt_configure>:
    2d26:	4f 92       	push	r4
    2d28:	5f 92       	push	r5
    2d2a:	6f 92       	push	r6
    2d2c:	7f 92       	push	r7
    2d2e:	af 92       	push	r10
    2d30:	bf 92       	push	r11
    2d32:	cf 92       	push	r12
    2d34:	df 92       	push	r13
    2d36:	ef 92       	push	r14
    2d38:	ff 92       	push	r15
    2d3a:	0f 93       	push	r16
    2d3c:	1f 93       	push	r17
    2d3e:	cf 93       	push	r28
    2d40:	df 93       	push	r29
    2d42:	ec 01       	movw	r28, r24
    2d44:	48 80       	ld	r4, Y
    2d46:	59 80       	ldd	r5, Y+1	; 0x01
    2d48:	6a 80       	ldd	r6, Y+2	; 0x02
    2d4a:	7b 80       	ldd	r7, Y+3	; 0x03
    2d4c:	84 2d       	mov	r24, r4
    2d4e:	ec 89       	ldd	r30, Y+20	; 0x14
    2d50:	fd 89       	ldd	r31, Y+21	; 0x15
    2d52:	ee 0f       	add	r30, r30
    2d54:	ff 1f       	adc	r31, r31
    2d56:	e5 51       	subi	r30, 0x15	; 21
    2d58:	fd 4d       	sbci	r31, 0xDD	; 221
    2d5a:	c0 80       	ld	r12, Z
    2d5c:	d1 80       	ldd	r13, Z+1	; 0x01
    2d5e:	0c 81       	ldd	r16, Y+4	; 0x04
    2d60:	01 50       	subi	r16, 0x01	; 1
    2d62:	84 30       	cpi	r24, 0x04	; 4
    2d64:	41 f0       	breq	.+16     	; 0x2d76 <dwt_configure+0x50>
    2d66:	21 e0       	ldi	r18, 0x01	; 1
    2d68:	90 e0       	ldi	r25, 0x00	; 0
    2d6a:	87 30       	cpi	r24, 0x07	; 7
    2d6c:	09 f0       	breq	.+2      	; 0x2d70 <dwt_configure+0x4a>
    2d6e:	20 e0       	ldi	r18, 0x00	; 0
    2d70:	e2 2e       	mov	r14, r18
    2d72:	f9 2e       	mov	r15, r25
    2d74:	03 c0       	rjmp	.+6      	; 0x2d7c <dwt_configure+0x56>
    2d76:	ee 24       	eor	r14, r14
    2d78:	e3 94       	inc	r14
    2d7a:	f1 2c       	mov	r15, r1
    2d7c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2d7e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2d80:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2d82:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2d84:	89 2b       	or	r24, r25
    2d86:	8a 2b       	or	r24, r26
    2d88:	8b 2b       	or	r24, r27
    2d8a:	a1 f4       	brne	.+40     	; 0x2db4 <dwt_configure+0x8e>
    2d8c:	e0 91 83 20 	lds	r30, 0x2083
    2d90:	f0 91 84 20 	lds	r31, 0x2084
    2d94:	80 89       	ldd	r24, Z+16	; 0x10
    2d96:	91 89       	ldd	r25, Z+17	; 0x11
    2d98:	a2 89       	ldd	r26, Z+18	; 0x12
    2d9a:	b3 89       	ldd	r27, Z+19	; 0x13
    2d9c:	a0 64       	ori	r26, 0x40	; 64
    2d9e:	80 8b       	std	Z+16, r24	; 0x10
    2da0:	91 8b       	std	Z+17, r25	; 0x11
    2da2:	a2 8b       	std	Z+18, r26	; 0x12
    2da4:	b3 8b       	std	Z+19, r27	; 0x13
    2da6:	d6 94       	lsr	r13
    2da8:	c7 94       	ror	r12
    2daa:	d6 94       	lsr	r13
    2dac:	c7 94       	ror	r12
    2dae:	d6 94       	lsr	r13
    2db0:	c7 94       	ror	r12
    2db2:	0d c0       	rjmp	.+26     	; 0x2dce <dwt_configure+0xa8>
    2db4:	e0 91 83 20 	lds	r30, 0x2083
    2db8:	f0 91 84 20 	lds	r31, 0x2084
    2dbc:	80 89       	ldd	r24, Z+16	; 0x10
    2dbe:	91 89       	ldd	r25, Z+17	; 0x11
    2dc0:	a2 89       	ldd	r26, Z+18	; 0x12
    2dc2:	b3 89       	ldd	r27, Z+19	; 0x13
    2dc4:	af 7b       	andi	r26, 0xBF	; 191
    2dc6:	80 8b       	std	Z+16, r24	; 0x10
    2dc8:	91 8b       	std	Z+17, r25	; 0x11
    2dca:	a2 8b       	std	Z+18, r26	; 0x12
    2dcc:	b3 8b       	std	Z+19, r27	; 0x13
    2dce:	e0 91 83 20 	lds	r30, 0x2083
    2dd2:	f0 91 84 20 	lds	r31, 0x2084
    2dd6:	88 a1       	ldd	r24, Y+32	; 0x20
    2dd8:	80 87       	std	Z+8, r24	; 0x08
    2dda:	80 89       	ldd	r24, Z+16	; 0x10
    2ddc:	91 89       	ldd	r25, Z+17	; 0x11
    2dde:	a2 89       	ldd	r26, Z+18	; 0x12
    2de0:	b3 89       	ldd	r27, Z+19	; 0x13
    2de2:	ac 7f       	andi	r26, 0xFC	; 252
    2de4:	80 8b       	std	Z+16, r24	; 0x10
    2de6:	91 8b       	std	Z+17, r25	; 0x11
    2de8:	a2 8b       	std	Z+18, r26	; 0x12
    2dea:	b3 8b       	std	Z+19, r27	; 0x13
    2dec:	48 a1       	ldd	r20, Y+32	; 0x20
    2dee:	59 a1       	ldd	r21, Y+33	; 0x21
    2df0:	6a a1       	ldd	r22, Y+34	; 0x22
    2df2:	7b a1       	ldd	r23, Y+35	; 0x23
    2df4:	ba 01       	movw	r22, r20
    2df6:	55 27       	eor	r21, r21
    2df8:	44 27       	eor	r20, r20
    2dfa:	44 27       	eor	r20, r20
    2dfc:	55 27       	eor	r21, r21
    2dfe:	63 70       	andi	r22, 0x03	; 3
    2e00:	77 27       	eor	r23, r23
    2e02:	9a 01       	movw	r18, r20
    2e04:	ab 01       	movw	r20, r22
    2e06:	28 2b       	or	r18, r24
    2e08:	39 2b       	or	r19, r25
    2e0a:	4a 2b       	or	r20, r26
    2e0c:	5b 2b       	or	r21, r27
    2e0e:	20 8b       	std	Z+16, r18	; 0x10
    2e10:	31 8b       	std	Z+17, r19	; 0x11
    2e12:	42 8b       	std	Z+18, r20	; 0x12
    2e14:	53 8b       	std	Z+19, r21	; 0x13
    2e16:	60 e0       	ldi	r22, 0x00	; 0
    2e18:	70 e0       	ldi	r23, 0x00	; 0
    2e1a:	84 e0       	ldi	r24, 0x04	; 4
    2e1c:	90 e0       	ldi	r25, 0x00	; 0
    2e1e:	e0 de       	rcall	.-576    	; 0x2be0 <dwt_write32bitoffsetreg>
    2e20:	a6 01       	movw	r20, r12
    2e22:	64 e0       	ldi	r22, 0x04	; 4
    2e24:	78 e2       	ldi	r23, 0x28	; 40
    2e26:	8e e2       	ldi	r24, 0x2E	; 46
    2e28:	90 e0       	ldi	r25, 0x00	; 0
    2e2a:	b4 de       	rcall	.-664    	; 0x2b94 <dwt_write16bitoffsetreg>
    2e2c:	10 e0       	ldi	r17, 0x00	; 0
    2e2e:	c8 01       	movw	r24, r16
    2e30:	5d df       	rcall	.-326    	; 0x2cec <_dwt_configlde>
    2e32:	e4 2d       	mov	r30, r4
    2e34:	f0 e0       	ldi	r31, 0x00	; 0
    2e36:	e0 57       	subi	r30, 0x70	; 112
    2e38:	fc 4d       	sbci	r31, 0xDC	; 220
    2e3a:	a0 80       	ld	r10, Z
    2e3c:	b1 2c       	mov	r11, r1
    2e3e:	65 01       	movw	r12, r10
    2e40:	cc 0c       	add	r12, r12
    2e42:	dd 1c       	adc	r13, r13
    2e44:	cc 0c       	add	r12, r12
    2e46:	dd 1c       	adc	r13, r13
    2e48:	f6 01       	movw	r30, r12
    2e4a:	e0 5a       	subi	r30, 0xA0	; 160
    2e4c:	fc 4d       	sbci	r31, 0xDC	; 220
    2e4e:	20 81       	ld	r18, Z
    2e50:	31 81       	ldd	r19, Z+1	; 0x01
    2e52:	42 81       	ldd	r20, Z+2	; 0x02
    2e54:	53 81       	ldd	r21, Z+3	; 0x03
    2e56:	67 e0       	ldi	r22, 0x07	; 7
    2e58:	70 e0       	ldi	r23, 0x00	; 0
    2e5a:	8b e2       	ldi	r24, 0x2B	; 43
    2e5c:	90 e0       	ldi	r25, 0x00	; 0
    2e5e:	c0 de       	rcall	.-640    	; 0x2be0 <dwt_write32bitoffsetreg>
    2e60:	f5 01       	movw	r30, r10
    2e62:	e6 5a       	subi	r30, 0xA6	; 166
    2e64:	fc 4d       	sbci	r31, 0xDC	; 220
    2e66:	40 81       	ld	r20, Z
    2e68:	6b e0       	ldi	r22, 0x0B	; 11
    2e6a:	70 e0       	ldi	r23, 0x00	; 0
    2e6c:	8b e2       	ldi	r24, 0x2B	; 43
    2e6e:	90 e0       	ldi	r25, 0x00	; 0
    2e70:	7b de       	rcall	.-778    	; 0x2b68 <dwt_write8bitoffsetreg>
    2e72:	f7 01       	movw	r30, r14
    2e74:	ff 27       	eor	r31, r31
    2e76:	e8 5a       	subi	r30, 0xA8	; 168
    2e78:	fc 4d       	sbci	r31, 0xDC	; 220
    2e7a:	40 81       	ld	r20, Z
    2e7c:	6b e0       	ldi	r22, 0x0B	; 11
    2e7e:	70 e0       	ldi	r23, 0x00	; 0
    2e80:	88 e2       	ldi	r24, 0x28	; 40
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	71 de       	rcall	.-798    	; 0x2b68 <dwt_write8bitoffsetreg>
    2e86:	f6 01       	movw	r30, r12
    2e88:	e8 58       	subi	r30, 0x88	; 136
    2e8a:	fc 4d       	sbci	r31, 0xDC	; 220
    2e8c:	20 81       	ld	r18, Z
    2e8e:	31 81       	ldd	r19, Z+1	; 0x01
    2e90:	42 81       	ldd	r20, Z+2	; 0x02
    2e92:	53 81       	ldd	r21, Z+3	; 0x03
    2e94:	6c e0       	ldi	r22, 0x0C	; 12
    2e96:	70 e0       	ldi	r23, 0x00	; 0
    2e98:	88 e2       	ldi	r24, 0x28	; 40
    2e9a:	90 e0       	ldi	r25, 0x00	; 0
    2e9c:	a1 de       	rcall	.-702    	; 0x2be0 <dwt_write32bitoffsetreg>
    2e9e:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2ea0:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2ea2:	ee 0f       	add	r30, r30
    2ea4:	ff 1f       	adc	r31, r31
    2ea6:	88 8d       	ldd	r24, Y+24	; 0x18
    2ea8:	99 8d       	ldd	r25, Y+25	; 0x19
    2eaa:	e8 0f       	add	r30, r24
    2eac:	f9 1f       	adc	r31, r25
    2eae:	ee 0f       	add	r30, r30
    2eb0:	ff 1f       	adc	r31, r31
    2eb2:	ef 5b       	subi	r30, 0xBF	; 191
    2eb4:	fc 4d       	sbci	r31, 0xDC	; 220
    2eb6:	40 81       	ld	r20, Z
    2eb8:	51 81       	ldd	r21, Z+1	; 0x01
    2eba:	62 e0       	ldi	r22, 0x02	; 2
    2ebc:	70 e0       	ldi	r23, 0x00	; 0
    2ebe:	87 e2       	ldi	r24, 0x27	; 39
    2ec0:	90 e0       	ldi	r25, 0x00	; 0
    2ec2:	68 de       	rcall	.-816    	; 0x2b94 <dwt_write16bitoffsetreg>
    2ec4:	f8 01       	movw	r30, r16
    2ec6:	ee 0f       	add	r30, r30
    2ec8:	ff 1f       	adc	r31, r31
    2eca:	e3 5c       	subi	r30, 0xC3	; 195
    2ecc:	fc 4d       	sbci	r31, 0xDC	; 220
    2ece:	40 81       	ld	r20, Z
    2ed0:	51 81       	ldd	r21, Z+1	; 0x01
    2ed2:	64 e0       	ldi	r22, 0x04	; 4
    2ed4:	70 e0       	ldi	r23, 0x00	; 0
    2ed6:	87 e2       	ldi	r24, 0x27	; 39
    2ed8:	90 e0       	ldi	r25, 0x00	; 0
    2eda:	5c de       	rcall	.-840    	; 0x2b94 <dwt_write16bitoffsetreg>
    2edc:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2ede:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2ee0:	ae 8d       	ldd	r26, Y+30	; 0x1e
    2ee2:	bf 8d       	ldd	r27, Y+31	; 0x1f
    2ee4:	89 2b       	or	r24, r25
    2ee6:	8a 2b       	or	r24, r26
    2ee8:	8b 2b       	or	r24, r27
    2eea:	41 f4       	brne	.+16     	; 0x2efc <dwt_configure+0x1d6>
    2eec:	44 e6       	ldi	r20, 0x64	; 100
    2eee:	50 e0       	ldi	r21, 0x00	; 0
    2ef0:	66 e0       	ldi	r22, 0x06	; 6
    2ef2:	70 e0       	ldi	r23, 0x00	; 0
    2ef4:	87 e2       	ldi	r24, 0x27	; 39
    2ef6:	90 e0       	ldi	r25, 0x00	; 0
    2ef8:	4d de       	rcall	.-870    	; 0x2b94 <dwt_write16bitoffsetreg>
    2efa:	23 c0       	rjmp	.+70     	; 0x2f42 <dwt_configure+0x21c>
    2efc:	88 85       	ldd	r24, Y+8	; 0x08
    2efe:	99 85       	ldd	r25, Y+9	; 0x09
    2f00:	aa 85       	ldd	r26, Y+10	; 0x0a
    2f02:	bb 85       	ldd	r27, Y+11	; 0x0b
    2f04:	04 97       	sbiw	r24, 0x04	; 4
    2f06:	a1 05       	cpc	r26, r1
    2f08:	b1 05       	cpc	r27, r1
    2f0a:	71 f4       	brne	.+28     	; 0x2f28 <dwt_configure+0x202>
    2f0c:	40 e1       	ldi	r20, 0x10	; 16
    2f0e:	50 e0       	ldi	r21, 0x00	; 0
    2f10:	66 e0       	ldi	r22, 0x06	; 6
    2f12:	70 e0       	ldi	r23, 0x00	; 0
    2f14:	87 e2       	ldi	r24, 0x27	; 39
    2f16:	90 e0       	ldi	r25, 0x00	; 0
    2f18:	3d de       	rcall	.-902    	; 0x2b94 <dwt_write16bitoffsetreg>
    2f1a:	40 e1       	ldi	r20, 0x10	; 16
    2f1c:	66 e2       	ldi	r22, 0x26	; 38
    2f1e:	70 e0       	ldi	r23, 0x00	; 0
    2f20:	87 e2       	ldi	r24, 0x27	; 39
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	21 de       	rcall	.-958    	; 0x2b68 <dwt_write8bitoffsetreg>
    2f26:	0d c0       	rjmp	.+26     	; 0x2f42 <dwt_configure+0x21c>
    2f28:	40 e2       	ldi	r20, 0x20	; 32
    2f2a:	50 e0       	ldi	r21, 0x00	; 0
    2f2c:	66 e0       	ldi	r22, 0x06	; 6
    2f2e:	70 e0       	ldi	r23, 0x00	; 0
    2f30:	87 e2       	ldi	r24, 0x27	; 39
    2f32:	90 e0       	ldi	r25, 0x00	; 0
    2f34:	2f de       	rcall	.-930    	; 0x2b94 <dwt_write16bitoffsetreg>
    2f36:	48 e2       	ldi	r20, 0x28	; 40
    2f38:	66 e2       	ldi	r22, 0x26	; 38
    2f3a:	70 e0       	ldi	r23, 0x00	; 0
    2f3c:	87 e2       	ldi	r24, 0x27	; 39
    2f3e:	90 e0       	ldi	r25, 0x00	; 0
    2f40:	13 de       	rcall	.-986    	; 0x2b68 <dwt_write8bitoffsetreg>
    2f42:	8c 85       	ldd	r24, Y+12	; 0x0c
    2f44:	9d 85       	ldd	r25, Y+13	; 0x0d
    2f46:	f8 01       	movw	r30, r16
    2f48:	ee 0f       	add	r30, r30
    2f4a:	ff 1f       	adc	r31, r31
    2f4c:	ee 0f       	add	r30, r30
    2f4e:	ff 1f       	adc	r31, r31
    2f50:	e8 0f       	add	r30, r24
    2f52:	f9 1f       	adc	r31, r25
    2f54:	ee 0f       	add	r30, r30
    2f56:	ff 1f       	adc	r31, r31
    2f58:	ee 0f       	add	r30, r30
    2f5a:	ff 1f       	adc	r31, r31
    2f5c:	e3 5e       	subi	r30, 0xE3	; 227
    2f5e:	fc 4d       	sbci	r31, 0xDC	; 220
    2f60:	20 81       	ld	r18, Z
    2f62:	31 81       	ldd	r19, Z+1	; 0x01
    2f64:	42 81       	ldd	r20, Z+2	; 0x02
    2f66:	53 81       	ldd	r21, Z+3	; 0x03
    2f68:	68 e0       	ldi	r22, 0x08	; 8
    2f6a:	70 e0       	ldi	r23, 0x00	; 0
    2f6c:	87 e2       	ldi	r24, 0x27	; 39
    2f6e:	90 e0       	ldi	r25, 0x00	; 0
    2f70:	37 de       	rcall	.-914    	; 0x2be0 <dwt_write32bitoffsetreg>
    2f72:	8c a1       	ldd	r24, Y+36	; 0x24
    2f74:	9d a1       	ldd	r25, Y+37	; 0x25
    2f76:	ae a1       	ldd	r26, Y+38	; 0x26
    2f78:	bf a1       	ldd	r27, Y+39	; 0x27
    2f7a:	89 2b       	or	r24, r25
    2f7c:	8a 2b       	or	r24, r26
    2f7e:	8b 2b       	or	r24, r27
    2f80:	41 f4       	brne	.+16     	; 0x2f92 <dwt_configure+0x26c>
    2f82:	81 e4       	ldi	r24, 0x41	; 65
    2f84:	90 e1       	ldi	r25, 0x10	; 16
    2f86:	a0 e0       	ldi	r26, 0x00	; 0
    2f88:	b0 e0       	ldi	r27, 0x00	; 0
    2f8a:	8c a3       	std	Y+36, r24	; 0x24
    2f8c:	9d a3       	std	Y+37, r25	; 0x25
    2f8e:	ae a3       	std	Y+38, r26	; 0x26
    2f90:	bf a3       	std	Y+39, r27	; 0x27
    2f92:	4c a1       	ldd	r20, Y+36	; 0x24
    2f94:	5d a1       	ldd	r21, Y+37	; 0x25
    2f96:	60 e2       	ldi	r22, 0x20	; 32
    2f98:	70 e0       	ldi	r23, 0x00	; 0
    2f9a:	87 e2       	ldi	r24, 0x27	; 39
    2f9c:	90 e0       	ldi	r25, 0x00	; 0
    2f9e:	fa dd       	rcall	.-1036   	; 0x2b94 <dwt_write16bitoffsetreg>
    2fa0:	20 91 50 23 	lds	r18, 0x2350
    2fa4:	30 91 51 23 	lds	r19, 0x2351
    2fa8:	40 91 52 23 	lds	r20, 0x2352
    2fac:	50 91 53 23 	lds	r21, 0x2353
    2fb0:	6c e0       	ldi	r22, 0x0C	; 12
    2fb2:	70 e0       	ldi	r23, 0x00	; 0
    2fb4:	83 e2       	ldi	r24, 0x23	; 35
    2fb6:	90 e0       	ldi	r25, 0x00	; 0
    2fb8:	13 de       	rcall	.-986    	; 0x2be0 <dwt_write32bitoffsetreg>
    2fba:	f8 01       	movw	r30, r16
    2fbc:	ee 0f       	add	r30, r30
    2fbe:	ff 1f       	adc	r31, r31
    2fc0:	ec 5a       	subi	r30, 0xAC	; 172
    2fc2:	fc 4d       	sbci	r31, 0xDC	; 220
    2fc4:	40 81       	ld	r20, Z
    2fc6:	51 81       	ldd	r21, Z+1	; 0x01
    2fc8:	64 e0       	ldi	r22, 0x04	; 4
    2fca:	70 e0       	ldi	r23, 0x00	; 0
    2fcc:	83 e2       	ldi	r24, 0x23	; 35
    2fce:	90 e0       	ldi	r25, 0x00	; 0
    2fd0:	e1 dd       	rcall	.-1086   	; 0x2b94 <dwt_write16bitoffsetreg>
    2fd2:	88 8d       	ldd	r24, Y+24	; 0x18
    2fd4:	99 8d       	ldd	r25, Y+25	; 0x19
    2fd6:	aa 8d       	ldd	r26, Y+26	; 0x1a
    2fd8:	bb 8d       	ldd	r27, Y+27	; 0x1b
    2fda:	89 2b       	or	r24, r25
    2fdc:	8a 2b       	or	r24, r26
    2fde:	8b 2b       	or	r24, r27
    2fe0:	69 f0       	breq	.+26     	; 0x2ffc <dwt_configure+0x2d6>
    2fe2:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2fe4:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2fe6:	e3 5b       	subi	r30, 0xB3	; 179
    2fe8:	fc 4d       	sbci	r31, 0xDC	; 220
    2fea:	40 81       	ld	r20, Z
    2fec:	60 e0       	ldi	r22, 0x00	; 0
    2fee:	70 e0       	ldi	r23, 0x00	; 0
    2ff0:	81 e2       	ldi	r24, 0x21	; 33
    2ff2:	90 e0       	ldi	r25, 0x00	; 0
    2ff4:	b9 dd       	rcall	.-1166   	; 0x2b68 <dwt_write8bitoffsetreg>
    2ff6:	e1 e0       	ldi	r30, 0x01	; 1
    2ff8:	83 e0       	ldi	r24, 0x03	; 3
    2ffa:	02 c0       	rjmp	.+4      	; 0x3000 <__stack+0x1>
    2ffc:	e0 e0       	ldi	r30, 0x00	; 0
    2ffe:	80 e0       	ldi	r24, 0x00	; 0
    3000:	0c 89       	ldd	r16, Y+20	; 0x14
    3002:	1d 89       	ldd	r17, Y+21	; 0x15
    3004:	2e 89       	ldd	r18, Y+22	; 0x16
    3006:	3f 89       	ldd	r19, Y+23	; 0x17
    3008:	0f 2e       	mov	r0, r31
    300a:	fb e1       	ldi	r31, 0x1B	; 27
    300c:	00 0f       	add	r16, r16
    300e:	11 1f       	adc	r17, r17
    3010:	22 1f       	adc	r18, r18
    3012:	33 1f       	adc	r19, r19
    3014:	fa 95       	dec	r31
    3016:	d1 f7       	brne	.-12     	; 0x300c <__stack+0xd>
    3018:	f0 2d       	mov	r31, r0
    301a:	b3 01       	movw	r22, r6
    301c:	a2 01       	movw	r20, r4
    301e:	4f 70       	andi	r20, 0x0F	; 15
    3020:	55 27       	eor	r21, r21
    3022:	66 27       	eor	r22, r22
    3024:	77 27       	eor	r23, r23
    3026:	04 2b       	or	r16, r20
    3028:	15 2b       	or	r17, r21
    302a:	26 2b       	or	r18, r22
    302c:	37 2b       	or	r19, r23
    302e:	4c 81       	ldd	r20, Y+4	; 0x04
    3030:	5d 81       	ldd	r21, Y+5	; 0x05
    3032:	6e 81       	ldd	r22, Y+6	; 0x06
    3034:	7f 81       	ldd	r23, Y+7	; 0x07
    3036:	03 2e       	mov	r0, r19
    3038:	32 e1       	ldi	r19, 0x12	; 18
    303a:	44 0f       	add	r20, r20
    303c:	55 1f       	adc	r21, r21
    303e:	66 1f       	adc	r22, r22
    3040:	77 1f       	adc	r23, r23
    3042:	3a 95       	dec	r19
    3044:	d1 f7       	brne	.-12     	; 0x303a <__stack+0x3b>
    3046:	30 2d       	mov	r19, r0
    3048:	44 27       	eor	r20, r20
    304a:	55 27       	eor	r21, r21
    304c:	6c 70       	andi	r22, 0x0C	; 12
    304e:	77 27       	eor	r23, r23
    3050:	04 2b       	or	r16, r20
    3052:	15 2b       	or	r17, r21
    3054:	26 2b       	or	r18, r22
    3056:	37 2b       	or	r19, r23
    3058:	48 89       	ldd	r20, Y+16	; 0x10
    305a:	59 89       	ldd	r21, Y+17	; 0x11
    305c:	6a 89       	ldd	r22, Y+18	; 0x12
    305e:	7b 89       	ldd	r23, Y+19	; 0x13
    3060:	03 2e       	mov	r0, r19
    3062:	36 e1       	ldi	r19, 0x16	; 22
    3064:	44 0f       	add	r20, r20
    3066:	55 1f       	adc	r21, r21
    3068:	66 1f       	adc	r22, r22
    306a:	77 1f       	adc	r23, r23
    306c:	3a 95       	dec	r19
    306e:	d1 f7       	brne	.-12     	; 0x3064 <__stack+0x65>
    3070:	30 2d       	mov	r19, r0
    3072:	44 27       	eor	r20, r20
    3074:	55 27       	eor	r21, r21
    3076:	60 7c       	andi	r22, 0xC0	; 192
    3078:	77 70       	andi	r23, 0x07	; 7
    307a:	04 2b       	or	r16, r20
    307c:	15 2b       	or	r17, r21
    307e:	26 2b       	or	r18, r22
    3080:	37 2b       	or	r19, r23
    3082:	55 24       	eor	r5, r5
    3084:	66 24       	eor	r6, r6
    3086:	77 24       	eor	r7, r7
    3088:	b3 01       	movw	r22, r6
    308a:	a2 01       	movw	r20, r4
    308c:	44 0f       	add	r20, r20
    308e:	55 1f       	adc	r21, r21
    3090:	66 1f       	adc	r22, r22
    3092:	77 1f       	adc	r23, r23
    3094:	44 0f       	add	r20, r20
    3096:	55 1f       	adc	r21, r21
    3098:	66 1f       	adc	r22, r22
    309a:	77 1f       	adc	r23, r23
    309c:	44 0f       	add	r20, r20
    309e:	55 1f       	adc	r21, r21
    30a0:	66 1f       	adc	r22, r22
    30a2:	77 1f       	adc	r23, r23
    30a4:	44 0f       	add	r20, r20
    30a6:	55 1f       	adc	r21, r21
    30a8:	66 1f       	adc	r22, r22
    30aa:	77 1f       	adc	r23, r23
    30ac:	55 27       	eor	r21, r21
    30ae:	66 27       	eor	r22, r22
    30b0:	77 27       	eor	r23, r23
    30b2:	40 2b       	or	r20, r16
    30b4:	51 2b       	or	r21, r17
    30b6:	62 2b       	or	r22, r18
    30b8:	73 2b       	or	r23, r19
    30ba:	90 e0       	ldi	r25, 0x00	; 0
    30bc:	a0 e0       	ldi	r26, 0x00	; 0
    30be:	b0 e0       	ldi	r27, 0x00	; 0
    30c0:	07 2e       	mov	r0, r23
    30c2:	74 e1       	ldi	r23, 0x14	; 20
    30c4:	88 0f       	add	r24, r24
    30c6:	99 1f       	adc	r25, r25
    30c8:	aa 1f       	adc	r26, r26
    30ca:	bb 1f       	adc	r27, r27
    30cc:	7a 95       	dec	r23
    30ce:	d1 f7       	brne	.-12     	; 0x30c4 <__stack+0xc5>
    30d0:	70 2d       	mov	r23, r0
    30d2:	84 2b       	or	r24, r20
    30d4:	95 2b       	or	r25, r21
    30d6:	a6 2b       	or	r26, r22
    30d8:	b7 2b       	or	r27, r23
    30da:	4e 2e       	mov	r4, r30
    30dc:	51 2c       	mov	r5, r1
    30de:	61 2c       	mov	r6, r1
    30e0:	71 2c       	mov	r7, r1
    30e2:	03 2e       	mov	r0, r19
    30e4:	31 e1       	ldi	r19, 0x11	; 17
    30e6:	44 0c       	add	r4, r4
    30e8:	55 1c       	adc	r5, r5
    30ea:	66 1c       	adc	r6, r6
    30ec:	77 1c       	adc	r7, r7
    30ee:	3a 95       	dec	r19
    30f0:	d1 f7       	brne	.-12     	; 0x30e6 <__stack+0xe7>
    30f2:	30 2d       	mov	r19, r0
    30f4:	a3 01       	movw	r20, r6
    30f6:	92 01       	movw	r18, r4
    30f8:	28 2b       	or	r18, r24
    30fa:	39 2b       	or	r19, r25
    30fc:	4a 2b       	or	r20, r26
    30fe:	5b 2b       	or	r21, r27
    3100:	60 e0       	ldi	r22, 0x00	; 0
    3102:	70 e0       	ldi	r23, 0x00	; 0
    3104:	8f e1       	ldi	r24, 0x1F	; 31
    3106:	90 e0       	ldi	r25, 0x00	; 0
    3108:	6b dd       	rcall	.-1322   	; 0x2be0 <dwt_write32bitoffsetreg>
    310a:	4c 81       	ldd	r20, Y+4	; 0x04
    310c:	5d 81       	ldd	r21, Y+5	; 0x05
    310e:	6e 81       	ldd	r22, Y+6	; 0x06
    3110:	7f 81       	ldd	r23, Y+7	; 0x07
    3112:	88 85       	ldd	r24, Y+8	; 0x08
    3114:	99 85       	ldd	r25, Y+9	; 0x09
    3116:	aa 85       	ldd	r26, Y+10	; 0x0a
    3118:	bb 85       	ldd	r27, Y+11	; 0x0b
    311a:	84 2b       	or	r24, r20
    311c:	95 2b       	or	r25, r21
    311e:	a6 2b       	or	r26, r22
    3120:	b7 2b       	or	r27, r23
    3122:	bc 01       	movw	r22, r24
    3124:	55 27       	eor	r21, r21
    3126:	44 27       	eor	r20, r20
    3128:	8c 8d       	ldd	r24, Y+28	; 0x1c
    312a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    312c:	ae 8d       	ldd	r26, Y+30	; 0x1e
    312e:	bf 8d       	ldd	r27, Y+31	; 0x1f
    3130:	07 2e       	mov	r0, r23
    3132:	7d e0       	ldi	r23, 0x0D	; 13
    3134:	88 0f       	add	r24, r24
    3136:	99 1f       	adc	r25, r25
    3138:	aa 1f       	adc	r26, r26
    313a:	bb 1f       	adc	r27, r27
    313c:	7a 95       	dec	r23
    313e:	d1 f7       	brne	.-12     	; 0x3134 <__stack+0x135>
    3140:	70 2d       	mov	r23, r0
    3142:	9a 01       	movw	r18, r20
    3144:	ab 01       	movw	r20, r22
    3146:	28 2b       	or	r18, r24
    3148:	39 2b       	or	r19, r25
    314a:	4a 2b       	or	r20, r26
    314c:	5b 2b       	or	r21, r27
    314e:	e0 91 83 20 	lds	r30, 0x2083
    3152:	f0 91 84 20 	lds	r31, 0x2084
    3156:	22 87       	std	Z+10, r18	; 0x0a
    3158:	33 87       	std	Z+11, r19	; 0x0b
    315a:	44 87       	std	Z+12, r20	; 0x0c
    315c:	55 87       	std	Z+13, r21	; 0x0d
    315e:	60 e0       	ldi	r22, 0x00	; 0
    3160:	70 e0       	ldi	r23, 0x00	; 0
    3162:	88 e0       	ldi	r24, 0x08	; 8
    3164:	90 e0       	ldi	r25, 0x00	; 0
    3166:	3c dd       	rcall	.-1416   	; 0x2be0 <dwt_write32bitoffsetreg>
    3168:	42 e4       	ldi	r20, 0x42	; 66
    316a:	60 e0       	ldi	r22, 0x00	; 0
    316c:	70 e0       	ldi	r23, 0x00	; 0
    316e:	8d e0       	ldi	r24, 0x0D	; 13
    3170:	90 e0       	ldi	r25, 0x00	; 0
    3172:	fa dc       	rcall	.-1548   	; 0x2b68 <dwt_write8bitoffsetreg>
    3174:	df 91       	pop	r29
    3176:	cf 91       	pop	r28
    3178:	1f 91       	pop	r17
    317a:	0f 91       	pop	r16
    317c:	ff 90       	pop	r15
    317e:	ef 90       	pop	r14
    3180:	df 90       	pop	r13
    3182:	cf 90       	pop	r12
    3184:	bf 90       	pop	r11
    3186:	af 90       	pop	r10
    3188:	7f 90       	pop	r7
    318a:	6f 90       	pop	r6
    318c:	5f 90       	pop	r5
    318e:	4f 90       	pop	r4
    3190:	08 95       	ret

00003192 <dwt_setrxaftertxdelay>:
    3192:	cf 92       	push	r12
    3194:	df 92       	push	r13
    3196:	ef 92       	push	r14
    3198:	ff 92       	push	r15
    319a:	6b 01       	movw	r12, r22
    319c:	7c 01       	movw	r14, r24
    319e:	60 e0       	ldi	r22, 0x00	; 0
    31a0:	70 e0       	ldi	r23, 0x00	; 0
    31a2:	8a e1       	ldi	r24, 0x1A	; 26
    31a4:	90 e0       	ldi	r25, 0x00	; 0
    31a6:	77 dc       	rcall	.-1810   	; 0x2a96 <dwt_read32bitoffsetreg>
    31a8:	dc 01       	movw	r26, r24
    31aa:	cb 01       	movw	r24, r22
    31ac:	88 27       	eor	r24, r24
    31ae:	99 27       	eor	r25, r25
    31b0:	a0 7f       	andi	r26, 0xF0	; 240
    31b2:	2f e0       	ldi	r18, 0x0F	; 15
    31b4:	e2 22       	and	r14, r18
    31b6:	ff 24       	eor	r15, r15
    31b8:	9c 01       	movw	r18, r24
    31ba:	ad 01       	movw	r20, r26
    31bc:	2c 29       	or	r18, r12
    31be:	3d 29       	or	r19, r13
    31c0:	4e 29       	or	r20, r14
    31c2:	5f 29       	or	r21, r15
    31c4:	60 e0       	ldi	r22, 0x00	; 0
    31c6:	70 e0       	ldi	r23, 0x00	; 0
    31c8:	8a e1       	ldi	r24, 0x1A	; 26
    31ca:	90 e0       	ldi	r25, 0x00	; 0
    31cc:	09 dd       	rcall	.-1518   	; 0x2be0 <dwt_write32bitoffsetreg>
    31ce:	ff 90       	pop	r15
    31d0:	ef 90       	pop	r14
    31d2:	df 90       	pop	r13
    31d4:	cf 90       	pop	r12
    31d6:	08 95       	ret

000031d8 <dwt_setcallbacks>:
    31d8:	e0 91 83 20 	lds	r30, 0x2083
    31dc:	f0 91 84 20 	lds	r31, 0x2084
    31e0:	80 a3       	std	Z+32, r24	; 0x20
    31e2:	91 a3       	std	Z+33, r25	; 0x21
    31e4:	62 a3       	std	Z+34, r22	; 0x22
    31e6:	73 a3       	std	Z+35, r23	; 0x23
    31e8:	44 a3       	std	Z+36, r20	; 0x24
    31ea:	55 a3       	std	Z+37, r21	; 0x25
    31ec:	26 a3       	std	Z+38, r18	; 0x26
    31ee:	37 a3       	std	Z+39, r19	; 0x27
    31f0:	08 95       	ret

000031f2 <dwt_setleds>:
    31f2:	cf 93       	push	r28
    31f4:	c8 2f       	mov	r28, r24
    31f6:	80 ff       	sbrs	r24, 0
    31f8:	20 c0       	rjmp	.+64     	; 0x323a <dwt_setleds+0x48>
    31fa:	60 e0       	ldi	r22, 0x00	; 0
    31fc:	70 e0       	ldi	r23, 0x00	; 0
    31fe:	86 e2       	ldi	r24, 0x26	; 38
    3200:	90 e0       	ldi	r25, 0x00	; 0
    3202:	49 dc       	rcall	.-1902   	; 0x2a96 <dwt_read32bitoffsetreg>
    3204:	dc 01       	movw	r26, r24
    3206:	cb 01       	movw	r24, r22
    3208:	93 7c       	andi	r25, 0xC3	; 195
    320a:	9c 01       	movw	r18, r24
    320c:	ad 01       	movw	r20, r26
    320e:	34 61       	ori	r19, 0x14	; 20
    3210:	60 e0       	ldi	r22, 0x00	; 0
    3212:	70 e0       	ldi	r23, 0x00	; 0
    3214:	86 e2       	ldi	r24, 0x26	; 38
    3216:	90 e0       	ldi	r25, 0x00	; 0
    3218:	e3 dc       	rcall	.-1594   	; 0x2be0 <dwt_write32bitoffsetreg>
    321a:	60 e0       	ldi	r22, 0x00	; 0
    321c:	70 e0       	ldi	r23, 0x00	; 0
    321e:	86 e3       	ldi	r24, 0x36	; 54
    3220:	90 e0       	ldi	r25, 0x00	; 0
    3222:	39 dc       	rcall	.-1934   	; 0x2a96 <dwt_read32bitoffsetreg>
    3224:	9b 01       	movw	r18, r22
    3226:	ac 01       	movw	r20, r24
    3228:	44 68       	ori	r20, 0x84	; 132
    322a:	60 e0       	ldi	r22, 0x00	; 0
    322c:	70 e0       	ldi	r23, 0x00	; 0
    322e:	86 e3       	ldi	r24, 0x36	; 54
    3230:	90 e0       	ldi	r25, 0x00	; 0
    3232:	d6 dc       	rcall	.-1620   	; 0x2be0 <dwt_write32bitoffsetreg>
    3234:	c1 fd       	sbrc	r28, 1
    3236:	19 c0       	rjmp	.+50     	; 0x326a <dwt_setleds+0x78>
    3238:	0e c0       	rjmp	.+28     	; 0x3256 <dwt_setleds+0x64>
    323a:	60 e0       	ldi	r22, 0x00	; 0
    323c:	70 e0       	ldi	r23, 0x00	; 0
    323e:	86 e2       	ldi	r24, 0x26	; 38
    3240:	90 e0       	ldi	r25, 0x00	; 0
    3242:	29 dc       	rcall	.-1966   	; 0x2a96 <dwt_read32bitoffsetreg>
    3244:	9b 01       	movw	r18, r22
    3246:	ac 01       	movw	r20, r24
    3248:	33 7c       	andi	r19, 0xC3	; 195
    324a:	60 e0       	ldi	r22, 0x00	; 0
    324c:	70 e0       	ldi	r23, 0x00	; 0
    324e:	86 e2       	ldi	r24, 0x26	; 38
    3250:	90 e0       	ldi	r25, 0x00	; 0
    3252:	c6 dc       	rcall	.-1652   	; 0x2be0 <dwt_write32bitoffsetreg>
    3254:	1c c0       	rjmp	.+56     	; 0x328e <dwt_setleds+0x9c>
    3256:	20 e1       	ldi	r18, 0x10	; 16
    3258:	31 e0       	ldi	r19, 0x01	; 1
    325a:	40 e0       	ldi	r20, 0x00	; 0
    325c:	50 e0       	ldi	r21, 0x00	; 0
    325e:	68 e2       	ldi	r22, 0x28	; 40
    3260:	70 e0       	ldi	r23, 0x00	; 0
    3262:	86 e3       	ldi	r24, 0x36	; 54
    3264:	90 e0       	ldi	r25, 0x00	; 0
    3266:	bc dc       	rcall	.-1672   	; 0x2be0 <dwt_write32bitoffsetreg>
    3268:	12 c0       	rjmp	.+36     	; 0x328e <dwt_setleds+0x9c>
    326a:	20 e1       	ldi	r18, 0x10	; 16
    326c:	31 e0       	ldi	r19, 0x01	; 1
    326e:	4f e0       	ldi	r20, 0x0F	; 15
    3270:	50 e0       	ldi	r21, 0x00	; 0
    3272:	68 e2       	ldi	r22, 0x28	; 40
    3274:	70 e0       	ldi	r23, 0x00	; 0
    3276:	86 e3       	ldi	r24, 0x36	; 54
    3278:	90 e0       	ldi	r25, 0x00	; 0
    327a:	b2 dc       	rcall	.-1692   	; 0x2be0 <dwt_write32bitoffsetreg>
    327c:	20 e1       	ldi	r18, 0x10	; 16
    327e:	31 e0       	ldi	r19, 0x01	; 1
    3280:	40 e0       	ldi	r20, 0x00	; 0
    3282:	50 e0       	ldi	r21, 0x00	; 0
    3284:	68 e2       	ldi	r22, 0x28	; 40
    3286:	70 e0       	ldi	r23, 0x00	; 0
    3288:	86 e3       	ldi	r24, 0x36	; 54
    328a:	90 e0       	ldi	r25, 0x00	; 0
    328c:	a9 dc       	rcall	.-1710   	; 0x2be0 <dwt_write32bitoffsetreg>
    328e:	cf 91       	pop	r28
    3290:	08 95       	ret

00003292 <_dwt_enableclocks>:
    3292:	ef 92       	push	r14
    3294:	ff 92       	push	r15
    3296:	0f 93       	push	r16
    3298:	1f 93       	push	r17
    329a:	cf 93       	push	r28
    329c:	df 93       	push	r29
    329e:	00 d0       	rcall	.+0      	; 0x32a0 <_dwt_enableclocks+0xe>
    32a0:	cd b7       	in	r28, 0x3d	; 61
    32a2:	de b7       	in	r29, 0x3e	; 62
    32a4:	7c 01       	movw	r14, r24
    32a6:	8e 01       	movw	r16, r28
    32a8:	0f 5f       	subi	r16, 0xFF	; 255
    32aa:	1f 4f       	sbci	r17, 0xFF	; 255
    32ac:	22 e0       	ldi	r18, 0x02	; 2
    32ae:	30 e0       	ldi	r19, 0x00	; 0
    32b0:	40 e0       	ldi	r20, 0x00	; 0
    32b2:	50 e0       	ldi	r21, 0x00	; 0
    32b4:	60 e0       	ldi	r22, 0x00	; 0
    32b6:	70 e0       	ldi	r23, 0x00	; 0
    32b8:	86 e3       	ldi	r24, 0x36	; 54
    32ba:	90 e0       	ldi	r25, 0x00	; 0
    32bc:	91 db       	rcall	.-2270   	; 0x29e0 <dwt_readfromdevice>
    32be:	8f e0       	ldi	r24, 0x0F	; 15
    32c0:	e8 16       	cp	r14, r24
    32c2:	f1 04       	cpc	r15, r1
    32c4:	a0 f5       	brcc	.+104    	; 0x332e <_dwt_enableclocks+0x9c>
    32c6:	f7 01       	movw	r30, r14
    32c8:	eb 5f       	subi	r30, 0xFB	; 251
    32ca:	fe 4f       	sbci	r31, 0xFE	; 254
    32cc:	0c 94 5c 2b 	jmp	0x56b8	; 0x56b8 <__tablejump2__>
    32d0:	19 82       	std	Y+1, r1	; 0x01
    32d2:	8a 81       	ldd	r24, Y+2	; 0x02
    32d4:	8e 7f       	andi	r24, 0xFE	; 254
    32d6:	8a 83       	std	Y+2, r24	; 0x02
    32d8:	2a c0       	rjmp	.+84     	; 0x332e <_dwt_enableclocks+0x9c>
    32da:	89 81       	ldd	r24, Y+1	; 0x01
    32dc:	8c 7f       	andi	r24, 0xFC	; 252
    32de:	81 60       	ori	r24, 0x01	; 1
    32e0:	89 83       	std	Y+1, r24	; 0x01
    32e2:	25 c0       	rjmp	.+74     	; 0x332e <_dwt_enableclocks+0x9c>
    32e4:	89 81       	ldd	r24, Y+1	; 0x01
    32e6:	8c 7f       	andi	r24, 0xFC	; 252
    32e8:	82 60       	ori	r24, 0x02	; 2
    32ea:	89 83       	std	Y+1, r24	; 0x01
    32ec:	20 c0       	rjmp	.+64     	; 0x332e <_dwt_enableclocks+0x9c>
    32ee:	89 81       	ldd	r24, Y+1	; 0x01
    32f0:	83 7b       	andi	r24, 0xB3	; 179
    32f2:	88 64       	ori	r24, 0x48	; 72
    32f4:	89 83       	std	Y+1, r24	; 0x01
    32f6:	8a 81       	ldd	r24, Y+2	; 0x02
    32f8:	80 68       	ori	r24, 0x80	; 128
    32fa:	8a 83       	std	Y+2, r24	; 0x02
    32fc:	18 c0       	rjmp	.+48     	; 0x332e <_dwt_enableclocks+0x9c>
    32fe:	89 81       	ldd	r24, Y+1	; 0x01
    3300:	83 7b       	andi	r24, 0xB3	; 179
    3302:	89 83       	std	Y+1, r24	; 0x01
    3304:	8a 81       	ldd	r24, Y+2	; 0x02
    3306:	8f 77       	andi	r24, 0x7F	; 127
    3308:	8a 83       	std	Y+2, r24	; 0x02
    330a:	11 c0       	rjmp	.+34     	; 0x332e <_dwt_enableclocks+0x9c>
    330c:	8a 81       	ldd	r24, Y+2	; 0x02
    330e:	82 60       	ori	r24, 0x02	; 2
    3310:	8a 83       	std	Y+2, r24	; 0x02
    3312:	0d c0       	rjmp	.+26     	; 0x332e <_dwt_enableclocks+0x9c>
    3314:	8a 81       	ldd	r24, Y+2	; 0x02
    3316:	8d 7f       	andi	r24, 0xFD	; 253
    3318:	8a 83       	std	Y+2, r24	; 0x02
    331a:	09 c0       	rjmp	.+18     	; 0x332e <_dwt_enableclocks+0x9c>
    331c:	89 81       	ldd	r24, Y+1	; 0x01
    331e:	8f 7c       	andi	r24, 0xCF	; 207
    3320:	80 62       	ori	r24, 0x20	; 32
    3322:	89 83       	std	Y+1, r24	; 0x01
    3324:	04 c0       	rjmp	.+8      	; 0x332e <_dwt_enableclocks+0x9c>
    3326:	81 e0       	ldi	r24, 0x01	; 1
    3328:	89 83       	std	Y+1, r24	; 0x01
    332a:	83 e0       	ldi	r24, 0x03	; 3
    332c:	8a 83       	std	Y+2, r24	; 0x02
    332e:	8e 01       	movw	r16, r28
    3330:	0f 5f       	subi	r16, 0xFF	; 255
    3332:	1f 4f       	sbci	r17, 0xFF	; 255
    3334:	21 e0       	ldi	r18, 0x01	; 1
    3336:	30 e0       	ldi	r19, 0x00	; 0
    3338:	40 e0       	ldi	r20, 0x00	; 0
    333a:	50 e0       	ldi	r21, 0x00	; 0
    333c:	60 e0       	ldi	r22, 0x00	; 0
    333e:	70 e0       	ldi	r23, 0x00	; 0
    3340:	86 e3       	ldi	r24, 0x36	; 54
    3342:	90 e0       	ldi	r25, 0x00	; 0
    3344:	01 db       	rcall	.-2558   	; 0x2948 <dwt_writetodevice>
    3346:	0f 5f       	subi	r16, 0xFF	; 255
    3348:	1f 4f       	sbci	r17, 0xFF	; 255
    334a:	21 e0       	ldi	r18, 0x01	; 1
    334c:	30 e0       	ldi	r19, 0x00	; 0
    334e:	40 e0       	ldi	r20, 0x00	; 0
    3350:	50 e0       	ldi	r21, 0x00	; 0
    3352:	61 e0       	ldi	r22, 0x01	; 1
    3354:	70 e0       	ldi	r23, 0x00	; 0
    3356:	86 e3       	ldi	r24, 0x36	; 54
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	f6 da       	rcall	.-2580   	; 0x2948 <dwt_writetodevice>
    335c:	0f 90       	pop	r0
    335e:	0f 90       	pop	r0
    3360:	df 91       	pop	r29
    3362:	cf 91       	pop	r28
    3364:	1f 91       	pop	r17
    3366:	0f 91       	pop	r16
    3368:	ff 90       	pop	r15
    336a:	ef 90       	pop	r14
    336c:	08 95       	ret

0000336e <_dwt_loaducodefromrom>:
    336e:	8e e0       	ldi	r24, 0x0E	; 14
    3370:	90 e0       	ldi	r25, 0x00	; 0
    3372:	8f df       	rcall	.-226    	; 0x3292 <_dwt_enableclocks>
    3374:	40 e0       	ldi	r20, 0x00	; 0
    3376:	50 e8       	ldi	r21, 0x80	; 128
    3378:	66 e0       	ldi	r22, 0x06	; 6
    337a:	70 e0       	ldi	r23, 0x00	; 0
    337c:	8d e2       	ldi	r24, 0x2D	; 45
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	09 dc       	rcall	.-2030   	; 0x2b94 <dwt_write16bitoffsetreg>
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	90 e0       	ldi	r25, 0x00	; 0
    3386:	60 d7       	rcall	.+3776   	; 0x4248 <deca_sleep>
    3388:	81 e0       	ldi	r24, 0x01	; 1
    338a:	90 e0       	ldi	r25, 0x00	; 0
    338c:	82 cf       	rjmp	.-252    	; 0x3292 <_dwt_enableclocks>
    338e:	08 95       	ret

00003390 <_dwt_disablesequencing>:
    3390:	80 e0       	ldi	r24, 0x00	; 0
    3392:	90 e0       	ldi	r25, 0x00	; 0
    3394:	7e df       	rcall	.-260    	; 0x3292 <_dwt_enableclocks>
    3396:	40 e0       	ldi	r20, 0x00	; 0
    3398:	50 e0       	ldi	r21, 0x00	; 0
    339a:	64 e0       	ldi	r22, 0x04	; 4
    339c:	70 e0       	ldi	r23, 0x00	; 0
    339e:	86 e3       	ldi	r24, 0x36	; 54
    33a0:	90 e0       	ldi	r25, 0x00	; 0
    33a2:	f8 cb       	rjmp	.-2064   	; 0x2b94 <dwt_write16bitoffsetreg>
    33a4:	08 95       	ret

000033a6 <dwt_setdelayedtrxtime>:
    33a6:	9b 01       	movw	r18, r22
    33a8:	ac 01       	movw	r20, r24
    33aa:	61 e0       	ldi	r22, 0x01	; 1
    33ac:	70 e0       	ldi	r23, 0x00	; 0
    33ae:	8a e0       	ldi	r24, 0x0A	; 10
    33b0:	90 e0       	ldi	r25, 0x00	; 0
    33b2:	16 cc       	rjmp	.-2004   	; 0x2be0 <dwt_write32bitoffsetreg>
    33b4:	08 95       	ret

000033b6 <dwt_starttx>:
    33b6:	cf 93       	push	r28
    33b8:	c8 2f       	mov	r28, r24
    33ba:	81 ff       	sbrs	r24, 1
    33bc:	0e c0       	rjmp	.+28     	; 0x33da <dwt_starttx+0x24>
    33be:	40 e8       	ldi	r20, 0x80	; 128
    33c0:	60 e0       	ldi	r22, 0x00	; 0
    33c2:	70 e0       	ldi	r23, 0x00	; 0
    33c4:	8d e0       	ldi	r24, 0x0D	; 13
    33c6:	90 e0       	ldi	r25, 0x00	; 0
    33c8:	cf db       	rcall	.-2146   	; 0x2b68 <dwt_write8bitoffsetreg>
    33ca:	e0 91 83 20 	lds	r30, 0x2083
    33ce:	f0 91 84 20 	lds	r31, 0x2084
    33d2:	81 e0       	ldi	r24, 0x01	; 1
    33d4:	86 8b       	std	Z+22, r24	; 0x16
    33d6:	40 e8       	ldi	r20, 0x80	; 128
    33d8:	01 c0       	rjmp	.+2      	; 0x33dc <dwt_starttx+0x26>
    33da:	40 e0       	ldi	r20, 0x00	; 0
    33dc:	c0 ff       	sbrs	r28, 0
    33de:	1d c0       	rjmp	.+58     	; 0x341a <dwt_starttx+0x64>
    33e0:	46 60       	ori	r20, 0x06	; 6
    33e2:	60 e0       	ldi	r22, 0x00	; 0
    33e4:	70 e0       	ldi	r23, 0x00	; 0
    33e6:	8d e0       	ldi	r24, 0x0D	; 13
    33e8:	90 e0       	ldi	r25, 0x00	; 0
    33ea:	be db       	rcall	.-2180   	; 0x2b68 <dwt_write8bitoffsetreg>
    33ec:	63 e0       	ldi	r22, 0x03	; 3
    33ee:	70 e0       	ldi	r23, 0x00	; 0
    33f0:	8f e0       	ldi	r24, 0x0F	; 15
    33f2:	90 e0       	ldi	r25, 0x00	; 0
    33f4:	86 db       	rcall	.-2292   	; 0x2b02 <dwt_read16bitoffsetreg>
    33f6:	88 70       	andi	r24, 0x08	; 8
    33f8:	94 70       	andi	r25, 0x04	; 4
    33fa:	89 2b       	or	r24, r25
    33fc:	b9 f0       	breq	.+46     	; 0x342c <dwt_starttx+0x76>
    33fe:	40 e4       	ldi	r20, 0x40	; 64
    3400:	60 e0       	ldi	r22, 0x00	; 0
    3402:	70 e0       	ldi	r23, 0x00	; 0
    3404:	8d e0       	ldi	r24, 0x0D	; 13
    3406:	90 e0       	ldi	r25, 0x00	; 0
    3408:	af db       	rcall	.-2210   	; 0x2b68 <dwt_write8bitoffsetreg>
    340a:	e0 91 83 20 	lds	r30, 0x2083
    340e:	f0 91 84 20 	lds	r31, 0x2084
    3412:	16 8a       	std	Z+22, r1	; 0x16
    3414:	8f ef       	ldi	r24, 0xFF	; 255
    3416:	9f ef       	ldi	r25, 0xFF	; 255
    3418:	0b c0       	rjmp	.+22     	; 0x3430 <dwt_starttx+0x7a>
    341a:	42 60       	ori	r20, 0x02	; 2
    341c:	60 e0       	ldi	r22, 0x00	; 0
    341e:	70 e0       	ldi	r23, 0x00	; 0
    3420:	8d e0       	ldi	r24, 0x0D	; 13
    3422:	90 e0       	ldi	r25, 0x00	; 0
    3424:	a1 db       	rcall	.-2238   	; 0x2b68 <dwt_write8bitoffsetreg>
    3426:	80 e0       	ldi	r24, 0x00	; 0
    3428:	90 e0       	ldi	r25, 0x00	; 0
    342a:	02 c0       	rjmp	.+4      	; 0x3430 <dwt_starttx+0x7a>
    342c:	80 e0       	ldi	r24, 0x00	; 0
    342e:	90 e0       	ldi	r25, 0x00	; 0
    3430:	cf 91       	pop	r28
    3432:	08 95       	ret

00003434 <dwt_syncrxbufptrs>:
    3434:	63 e0       	ldi	r22, 0x03	; 3
    3436:	70 e0       	ldi	r23, 0x00	; 0
    3438:	8f e0       	ldi	r24, 0x0F	; 15
    343a:	90 e0       	ldi	r25, 0x00	; 0
    343c:	7f db       	rcall	.-2306   	; 0x2b3c <dwt_read8bitoffsetreg>
    343e:	48 2f       	mov	r20, r24
    3440:	40 78       	andi	r20, 0x80	; 128
    3442:	50 e0       	ldi	r21, 0x00	; 0
    3444:	60 e0       	ldi	r22, 0x00	; 0
    3446:	70 e0       	ldi	r23, 0x00	; 0
    3448:	80 74       	andi	r24, 0x40	; 64
    344a:	90 e0       	ldi	r25, 0x00	; 0
    344c:	a0 e0       	ldi	r26, 0x00	; 0
    344e:	b0 e0       	ldi	r27, 0x00	; 0
    3450:	88 0f       	add	r24, r24
    3452:	99 1f       	adc	r25, r25
    3454:	aa 1f       	adc	r26, r26
    3456:	bb 1f       	adc	r27, r27
    3458:	48 17       	cp	r20, r24
    345a:	59 07       	cpc	r21, r25
    345c:	6a 07       	cpc	r22, r26
    345e:	7b 07       	cpc	r23, r27
    3460:	31 f0       	breq	.+12     	; 0x346e <dwt_syncrxbufptrs+0x3a>
    3462:	41 e0       	ldi	r20, 0x01	; 1
    3464:	63 e0       	ldi	r22, 0x03	; 3
    3466:	70 e0       	ldi	r23, 0x00	; 0
    3468:	8d e0       	ldi	r24, 0x0D	; 13
    346a:	90 e0       	ldi	r25, 0x00	; 0
    346c:	7d cb       	rjmp	.-2310   	; 0x2b68 <dwt_write8bitoffsetreg>
    346e:	08 95       	ret

00003470 <dwt_forcetrxoff>:
    3470:	cf 92       	push	r12
    3472:	df 92       	push	r13
    3474:	ef 92       	push	r14
    3476:	ff 92       	push	r15
    3478:	cf 93       	push	r28
    347a:	df 93       	push	r29
    347c:	60 e0       	ldi	r22, 0x00	; 0
    347e:	70 e0       	ldi	r23, 0x00	; 0
    3480:	8e e0       	ldi	r24, 0x0E	; 14
    3482:	90 e0       	ldi	r25, 0x00	; 0
    3484:	08 db       	rcall	.-2544   	; 0x2a96 <dwt_read32bitoffsetreg>
    3486:	6b 01       	movw	r12, r22
    3488:	7c 01       	movw	r14, r24
    348a:	bf d2       	rcall	.+1406   	; 0x3a0a <decamutexon>
    348c:	ec 01       	movw	r28, r24
    348e:	20 e0       	ldi	r18, 0x00	; 0
    3490:	30 e0       	ldi	r19, 0x00	; 0
    3492:	a9 01       	movw	r20, r18
    3494:	60 e0       	ldi	r22, 0x00	; 0
    3496:	70 e0       	ldi	r23, 0x00	; 0
    3498:	8e e0       	ldi	r24, 0x0E	; 14
    349a:	90 e0       	ldi	r25, 0x00	; 0
    349c:	a1 db       	rcall	.-2238   	; 0x2be0 <dwt_write32bitoffsetreg>
    349e:	40 e4       	ldi	r20, 0x40	; 64
    34a0:	60 e0       	ldi	r22, 0x00	; 0
    34a2:	70 e0       	ldi	r23, 0x00	; 0
    34a4:	8d e0       	ldi	r24, 0x0D	; 13
    34a6:	90 e0       	ldi	r25, 0x00	; 0
    34a8:	5f db       	rcall	.-2370   	; 0x2b68 <dwt_write8bitoffsetreg>
    34aa:	28 ef       	ldi	r18, 0xF8	; 248
    34ac:	3f ef       	ldi	r19, 0xFF	; 255
    34ae:	47 e2       	ldi	r20, 0x27	; 39
    34b0:	54 e2       	ldi	r21, 0x24	; 36
    34b2:	60 e0       	ldi	r22, 0x00	; 0
    34b4:	70 e0       	ldi	r23, 0x00	; 0
    34b6:	8f e0       	ldi	r24, 0x0F	; 15
    34b8:	90 e0       	ldi	r25, 0x00	; 0
    34ba:	92 db       	rcall	.-2268   	; 0x2be0 <dwt_write32bitoffsetreg>
    34bc:	bb df       	rcall	.-138    	; 0x3434 <dwt_syncrxbufptrs>
    34be:	a7 01       	movw	r20, r14
    34c0:	96 01       	movw	r18, r12
    34c2:	60 e0       	ldi	r22, 0x00	; 0
    34c4:	70 e0       	ldi	r23, 0x00	; 0
    34c6:	8e e0       	ldi	r24, 0x0E	; 14
    34c8:	90 e0       	ldi	r25, 0x00	; 0
    34ca:	8a db       	rcall	.-2284   	; 0x2be0 <dwt_write32bitoffsetreg>
    34cc:	ce 01       	movw	r24, r28
    34ce:	a1 d2       	rcall	.+1346   	; 0x3a12 <decamutexoff>
    34d0:	e0 91 83 20 	lds	r30, 0x2083
    34d4:	f0 91 84 20 	lds	r31, 0x2084
    34d8:	16 8a       	std	Z+22, r1	; 0x16
    34da:	df 91       	pop	r29
    34dc:	cf 91       	pop	r28
    34de:	ff 90       	pop	r15
    34e0:	ef 90       	pop	r14
    34e2:	df 90       	pop	r13
    34e4:	cf 90       	pop	r12
    34e6:	08 95       	ret

000034e8 <dwt_rxenable>:
    34e8:	0f 93       	push	r16
    34ea:	1f 93       	push	r17
    34ec:	cf 93       	push	r28
    34ee:	df 93       	push	r29
    34f0:	ec 01       	movw	r28, r24
    34f2:	82 ff       	sbrs	r24, 2
    34f4:	9f df       	rcall	.-194    	; 0x3434 <dwt_syncrxbufptrs>
    34f6:	8e 01       	movw	r16, r28
    34f8:	01 70       	andi	r16, 0x01	; 1
    34fa:	11 27       	eor	r17, r17
    34fc:	c0 fd       	sbrc	r28, 0
    34fe:	11 c0       	rjmp	.+34     	; 0x3522 <dwt_rxenable+0x3a>
    3500:	21 c0       	rjmp	.+66     	; 0x3544 <dwt_rxenable+0x5c>
    3502:	b6 df       	rcall	.-148    	; 0x3470 <dwt_forcetrxoff>
    3504:	c1 fd       	sbrc	r28, 1
    3506:	0a c0       	rjmp	.+20     	; 0x351c <dwt_rxenable+0x34>
    3508:	40 e0       	ldi	r20, 0x00	; 0
    350a:	51 e0       	ldi	r21, 0x01	; 1
    350c:	60 e0       	ldi	r22, 0x00	; 0
    350e:	70 e0       	ldi	r23, 0x00	; 0
    3510:	8d e0       	ldi	r24, 0x0D	; 13
    3512:	90 e0       	ldi	r25, 0x00	; 0
    3514:	3f db       	rcall	.-2434   	; 0x2b94 <dwt_write16bitoffsetreg>
    3516:	0f ef       	ldi	r16, 0xFF	; 255
    3518:	1f ef       	ldi	r17, 0xFF	; 255
    351a:	1b c0       	rjmp	.+54     	; 0x3552 <dwt_rxenable+0x6a>
    351c:	0f ef       	ldi	r16, 0xFF	; 255
    351e:	1f ef       	ldi	r17, 0xFF	; 255
    3520:	18 c0       	rjmp	.+48     	; 0x3552 <dwt_rxenable+0x6a>
    3522:	40 e0       	ldi	r20, 0x00	; 0
    3524:	53 e0       	ldi	r21, 0x03	; 3
    3526:	60 e0       	ldi	r22, 0x00	; 0
    3528:	70 e0       	ldi	r23, 0x00	; 0
    352a:	8d e0       	ldi	r24, 0x0D	; 13
    352c:	90 e0       	ldi	r25, 0x00	; 0
    352e:	32 db       	rcall	.-2460   	; 0x2b94 <dwt_write16bitoffsetreg>
    3530:	63 e0       	ldi	r22, 0x03	; 3
    3532:	70 e0       	ldi	r23, 0x00	; 0
    3534:	8f e0       	ldi	r24, 0x0F	; 15
    3536:	90 e0       	ldi	r25, 0x00	; 0
    3538:	01 db       	rcall	.-2558   	; 0x2b3c <dwt_read8bitoffsetreg>
    353a:	83 fd       	sbrc	r24, 3
    353c:	e2 cf       	rjmp	.-60     	; 0x3502 <dwt_rxenable+0x1a>
    353e:	00 e0       	ldi	r16, 0x00	; 0
    3540:	10 e0       	ldi	r17, 0x00	; 0
    3542:	07 c0       	rjmp	.+14     	; 0x3552 <dwt_rxenable+0x6a>
    3544:	40 e0       	ldi	r20, 0x00	; 0
    3546:	51 e0       	ldi	r21, 0x01	; 1
    3548:	60 e0       	ldi	r22, 0x00	; 0
    354a:	70 e0       	ldi	r23, 0x00	; 0
    354c:	8d e0       	ldi	r24, 0x0D	; 13
    354e:	90 e0       	ldi	r25, 0x00	; 0
    3550:	21 db       	rcall	.-2494   	; 0x2b94 <dwt_write16bitoffsetreg>
    3552:	c8 01       	movw	r24, r16
    3554:	df 91       	pop	r29
    3556:	cf 91       	pop	r28
    3558:	1f 91       	pop	r17
    355a:	0f 91       	pop	r16
    355c:	08 95       	ret

0000355e <dwt_setrxtimeout>:
    355e:	0f 93       	push	r16
    3560:	1f 93       	push	r17
    3562:	cf 93       	push	r28
    3564:	8c 01       	movw	r16, r24
    3566:	63 e0       	ldi	r22, 0x03	; 3
    3568:	70 e0       	ldi	r23, 0x00	; 0
    356a:	84 e0       	ldi	r24, 0x04	; 4
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	e6 da       	rcall	.-2612   	; 0x2b3c <dwt_read8bitoffsetreg>
    3570:	c8 2f       	mov	r28, r24
    3572:	01 15       	cp	r16, r1
    3574:	11 05       	cpc	r17, r1
    3576:	d9 f0       	breq	.+54     	; 0x35ae <dwt_setrxtimeout+0x50>
    3578:	a8 01       	movw	r20, r16
    357a:	60 e0       	ldi	r22, 0x00	; 0
    357c:	70 e0       	ldi	r23, 0x00	; 0
    357e:	8c e0       	ldi	r24, 0x0C	; 12
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	08 db       	rcall	.-2544   	; 0x2b94 <dwt_write16bitoffsetreg>
    3584:	e0 91 83 20 	lds	r30, 0x2083
    3588:	f0 91 84 20 	lds	r31, 0x2084
    358c:	00 89       	ldd	r16, Z+16	; 0x10
    358e:	11 89       	ldd	r17, Z+17	; 0x11
    3590:	22 89       	ldd	r18, Z+18	; 0x12
    3592:	33 89       	ldd	r19, Z+19	; 0x13
    3594:	30 61       	ori	r19, 0x10	; 16
    3596:	00 8b       	std	Z+16, r16	; 0x10
    3598:	11 8b       	std	Z+17, r17	; 0x11
    359a:	22 8b       	std	Z+18, r18	; 0x12
    359c:	33 8b       	std	Z+19, r19	; 0x13
    359e:	4c 2f       	mov	r20, r28
    35a0:	40 61       	ori	r20, 0x10	; 16
    35a2:	63 e0       	ldi	r22, 0x03	; 3
    35a4:	70 e0       	ldi	r23, 0x00	; 0
    35a6:	84 e0       	ldi	r24, 0x04	; 4
    35a8:	90 e0       	ldi	r25, 0x00	; 0
    35aa:	de da       	rcall	.-2628   	; 0x2b68 <dwt_write8bitoffsetreg>
    35ac:	14 c0       	rjmp	.+40     	; 0x35d6 <dwt_setrxtimeout+0x78>
    35ae:	e0 91 83 20 	lds	r30, 0x2083
    35b2:	f0 91 84 20 	lds	r31, 0x2084
    35b6:	00 89       	ldd	r16, Z+16	; 0x10
    35b8:	11 89       	ldd	r17, Z+17	; 0x11
    35ba:	22 89       	ldd	r18, Z+18	; 0x12
    35bc:	33 89       	ldd	r19, Z+19	; 0x13
    35be:	3f 7e       	andi	r19, 0xEF	; 239
    35c0:	00 8b       	std	Z+16, r16	; 0x10
    35c2:	11 8b       	std	Z+17, r17	; 0x11
    35c4:	22 8b       	std	Z+18, r18	; 0x12
    35c6:	33 8b       	std	Z+19, r19	; 0x13
    35c8:	48 2f       	mov	r20, r24
    35ca:	4f 7e       	andi	r20, 0xEF	; 239
    35cc:	63 e0       	ldi	r22, 0x03	; 3
    35ce:	70 e0       	ldi	r23, 0x00	; 0
    35d0:	84 e0       	ldi	r24, 0x04	; 4
    35d2:	90 e0       	ldi	r25, 0x00	; 0
    35d4:	c9 da       	rcall	.-2670   	; 0x2b68 <dwt_write8bitoffsetreg>
    35d6:	cf 91       	pop	r28
    35d8:	1f 91       	pop	r17
    35da:	0f 91       	pop	r16
    35dc:	08 95       	ret

000035de <dwt_setinterrupt>:
    35de:	cf 92       	push	r12
    35e0:	df 92       	push	r13
    35e2:	ef 92       	push	r14
    35e4:	ff 92       	push	r15
    35e6:	1f 93       	push	r17
    35e8:	cf 93       	push	r28
    35ea:	df 93       	push	r29
    35ec:	6b 01       	movw	r12, r22
    35ee:	7c 01       	movw	r14, r24
    35f0:	14 2f       	mov	r17, r20
    35f2:	0b d2       	rcall	.+1046   	; 0x3a0a <decamutexon>
    35f4:	ec 01       	movw	r28, r24
    35f6:	60 e0       	ldi	r22, 0x00	; 0
    35f8:	70 e0       	ldi	r23, 0x00	; 0
    35fa:	8e e0       	ldi	r24, 0x0E	; 14
    35fc:	90 e0       	ldi	r25, 0x00	; 0
    35fe:	4b da       	rcall	.-2922   	; 0x2a96 <dwt_read32bitoffsetreg>
    3600:	11 23       	and	r17, r17
    3602:	39 f0       	breq	.+14     	; 0x3612 <dwt_setinterrupt+0x34>
    3604:	9b 01       	movw	r18, r22
    3606:	ac 01       	movw	r20, r24
    3608:	2c 29       	or	r18, r12
    360a:	3d 29       	or	r19, r13
    360c:	4e 29       	or	r20, r14
    360e:	5f 29       	or	r21, r15
    3610:	0a c0       	rjmp	.+20     	; 0x3626 <dwt_setinterrupt+0x48>
    3612:	c0 94       	com	r12
    3614:	d0 94       	com	r13
    3616:	e0 94       	com	r14
    3618:	f0 94       	com	r15
    361a:	9b 01       	movw	r18, r22
    361c:	ac 01       	movw	r20, r24
    361e:	2c 21       	and	r18, r12
    3620:	3d 21       	and	r19, r13
    3622:	4e 21       	and	r20, r14
    3624:	5f 21       	and	r21, r15
    3626:	60 e0       	ldi	r22, 0x00	; 0
    3628:	70 e0       	ldi	r23, 0x00	; 0
    362a:	8e e0       	ldi	r24, 0x0E	; 14
    362c:	90 e0       	ldi	r25, 0x00	; 0
    362e:	d8 da       	rcall	.-2640   	; 0x2be0 <dwt_write32bitoffsetreg>
    3630:	ce 01       	movw	r24, r28
    3632:	ef d1       	rcall	.+990    	; 0x3a12 <decamutexoff>
    3634:	df 91       	pop	r29
    3636:	cf 91       	pop	r28
    3638:	1f 91       	pop	r17
    363a:	ff 90       	pop	r15
    363c:	ef 90       	pop	r14
    363e:	df 90       	pop	r13
    3640:	cf 90       	pop	r12
    3642:	08 95       	ret

00003644 <dwt_rxreset>:
 * no return value
 */
void dwt_rxreset(void)
{
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
    3644:	40 ee       	ldi	r20, 0xE0	; 224
    3646:	63 e0       	ldi	r22, 0x03	; 3
    3648:	70 e0       	ldi	r23, 0x00	; 0
    364a:	86 e3       	ldi	r24, 0x36	; 54
    364c:	90 e0       	ldi	r25, 0x00	; 0
    364e:	8c da       	rcall	.-2792   	; 0x2b68 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
    3650:	40 ef       	ldi	r20, 0xF0	; 240
    3652:	63 e0       	ldi	r22, 0x03	; 3
    3654:	70 e0       	ldi	r23, 0x00	; 0
    3656:	86 e3       	ldi	r24, 0x36	; 54
    3658:	90 e0       	ldi	r25, 0x00	; 0
    365a:	86 ca       	rjmp	.-2804   	; 0x2b68 <dwt_write8bitoffsetreg>
    365c:	08 95       	ret

0000365e <dwt_isr>:
 * output parameters
 *
 * no return value
 */
void dwt_isr(void)
{
    365e:	cf 92       	push	r12
    3660:	df 92       	push	r13
    3662:	ef 92       	push	r14
    3664:	ff 92       	push	r15
    3666:	0f 93       	push	r16
    3668:	1f 93       	push	r17
    366a:	cf 93       	push	r28
    366c:	df 93       	push	r29
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
    366e:	c0 91 83 20 	lds	r28, 0x2083
    3672:	d0 91 84 20 	lds	r29, 0x2084
    3676:	60 e0       	ldi	r22, 0x00	; 0
    3678:	70 e0       	ldi	r23, 0x00	; 0
    367a:	8f e0       	ldi	r24, 0x0F	; 15
    367c:	90 e0       	ldi	r25, 0x00	; 0
    367e:	0b da       	rcall	.-3050   	; 0x2a96 <dwt_read32bitoffsetreg>
    3680:	6b 01       	movw	r12, r22
    3682:	7c 01       	movw	r14, r24
    3684:	6f 8b       	std	Y+23, r22	; 0x17
    3686:	78 8f       	std	Y+24, r23	; 0x18
    3688:	89 8f       	std	Y+25, r24	; 0x19
    368a:	9a 8f       	std	Y+26, r25	; 0x1a

    // Handle RX good frame event
    if(status & SYS_STATUS_RXFCG)
    368c:	76 ff       	sbrs	r23, 6
    368e:	6d c0       	rjmp	.+218    	; 0x376a <dwt_isr+0x10c>
    {
        uint16 finfo16;
        uint16 len;

        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_GOOD); // Clear all receive status bits
    3690:	20 e0       	ldi	r18, 0x00	; 0
    3692:	3f e6       	ldi	r19, 0x6F	; 111
    3694:	40 e0       	ldi	r20, 0x00	; 0
    3696:	50 e0       	ldi	r21, 0x00	; 0
    3698:	60 e0       	ldi	r22, 0x00	; 0
    369a:	70 e0       	ldi	r23, 0x00	; 0
    369c:	8f e0       	ldi	r24, 0x0F	; 15
    369e:	90 e0       	ldi	r25, 0x00	; 0
    36a0:	9f da       	rcall	.-2754   	; 0x2be0 <dwt_write32bitoffsetreg>

        pdw1000local->cbData.rx_flags = 0;
    36a2:	e0 91 83 20 	lds	r30, 0x2083
    36a6:	f0 91 84 20 	lds	r31, 0x2084
    36aa:	17 8e       	std	Z+31, r1	; 0x1f

        // Read frame info - Only the first two bytes of the register are used here.
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);
    36ac:	60 e0       	ldi	r22, 0x00	; 0
    36ae:	70 e0       	ldi	r23, 0x00	; 0
    36b0:	80 e1       	ldi	r24, 0x10	; 16
    36b2:	90 e0       	ldi	r25, 0x00	; 0
    36b4:	26 da       	rcall	.-2996   	; 0x2b02 <dwt_read16bitoffsetreg>

        // Report frame length - Standard frame length up to 127, extended frame length up to 1023 bytes
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
        if(pdw1000local->longFrames == 0)
    36b6:	e0 91 83 20 	lds	r30, 0x2083
    36ba:	f0 91 84 20 	lds	r31, 0x2084
    36be:	20 85       	ldd	r18, Z+8	; 0x08
    36c0:	22 23       	and	r18, r18
    36c2:	19 f0       	breq	.+6      	; 0x36ca <dwt_isr+0x6c>

        // Read frame info - Only the first two bytes of the register are used here.
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);

        // Report frame length - Standard frame length up to 127, extended frame length up to 1023 bytes
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
    36c4:	9c 01       	movw	r18, r24
    36c6:	33 70       	andi	r19, 0x03	; 3
    36c8:	03 c0       	rjmp	.+6      	; 0x36d0 <dwt_isr+0x72>
        if(pdw1000local->longFrames == 0)
        {
            len &= RX_FINFO_RXFLEN_MASK;
    36ca:	9c 01       	movw	r18, r24
    36cc:	2f 77       	andi	r18, 0x7F	; 127
    36ce:	33 27       	eor	r19, r19
        }
        pdw1000local->cbData.datalength = len;
    36d0:	23 8f       	std	Z+27, r18	; 0x1b
    36d2:	34 8f       	std	Z+28, r19	; 0x1c

        // Report ranging bit
        if(finfo16 & RX_FINFO_RNG)
    36d4:	99 23       	and	r25, r25
    36d6:	1c f4       	brge	.+6      	; 0x36de <dwt_isr+0x80>
        {
            pdw1000local->cbData.rx_flags |= DWT_CB_DATA_RX_FLAG_RNG;
    36d8:	87 8d       	ldd	r24, Z+31	; 0x1f
    36da:	81 60       	ori	r24, 0x01	; 1
    36dc:	87 8f       	std	Z+31, r24	; 0x1f
        }

        // Report frame control - First bytes of the received frame.
        dwt_readfromdevice(RX_BUFFER_ID, 0, FCTRL_LEN_MAX, pdw1000local->cbData.fctrl);
    36de:	8f 01       	movw	r16, r30
    36e0:	03 5e       	subi	r16, 0xE3	; 227
    36e2:	1f 4f       	sbci	r17, 0xFF	; 255
    36e4:	22 e0       	ldi	r18, 0x02	; 2
    36e6:	30 e0       	ldi	r19, 0x00	; 0
    36e8:	40 e0       	ldi	r20, 0x00	; 0
    36ea:	50 e0       	ldi	r21, 0x00	; 0
    36ec:	60 e0       	ldi	r22, 0x00	; 0
    36ee:	70 e0       	ldi	r23, 0x00	; 0
    36f0:	81 e1       	ldi	r24, 0x11	; 17
    36f2:	90 e0       	ldi	r25, 0x00	; 0
    36f4:	75 d9       	rcall	.-3350   	; 0x29e0 <dwt_readfromdevice>

        // Because of a previous frame not being received properly, AAT bit can be set upon the proper reception of a frame not requesting for
        // acknowledgement (ACK frame is not actually sent though). If the AAT bit is set, check ACK request bit in frame control to confirm (this
        // implementation works only for IEEE802.15.4-2011 compliant frames).
        // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
        if((status & SYS_STATUS_AAT) && ((pdw1000local->cbData.fctrl[0] & FCTRL_ACK_REQ_MASK) == 0))
    36f6:	c3 fe       	sbrs	r12, 3
    36f8:	1e c0       	rjmp	.+60     	; 0x3736 <dwt_isr+0xd8>
    36fa:	e0 91 83 20 	lds	r30, 0x2083
    36fe:	f0 91 84 20 	lds	r31, 0x2084
    3702:	85 8d       	ldd	r24, Z+29	; 0x1d
    3704:	85 fd       	sbrc	r24, 5
    3706:	17 c0       	rjmp	.+46     	; 0x3736 <dwt_isr+0xd8>
        {
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_AAT); // Clear AAT status bit in register
    3708:	28 e0       	ldi	r18, 0x08	; 8
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	40 e0       	ldi	r20, 0x00	; 0
    370e:	50 e0       	ldi	r21, 0x00	; 0
    3710:	60 e0       	ldi	r22, 0x00	; 0
    3712:	70 e0       	ldi	r23, 0x00	; 0
    3714:	8f e0       	ldi	r24, 0x0F	; 15
    3716:	90 e0       	ldi	r25, 0x00	; 0
    3718:	63 da       	rcall	.-2874   	; 0x2be0 <dwt_write32bitoffsetreg>
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
    371a:	e0 91 83 20 	lds	r30, 0x2083
    371e:	f0 91 84 20 	lds	r31, 0x2084
    3722:	87 89       	ldd	r24, Z+23	; 0x17
    3724:	90 8d       	ldd	r25, Z+24	; 0x18
    3726:	a1 8d       	ldd	r26, Z+25	; 0x19
    3728:	b2 8d       	ldd	r27, Z+26	; 0x1a
    372a:	87 7f       	andi	r24, 0xF7	; 247
    372c:	87 8b       	std	Z+23, r24	; 0x17
    372e:	90 8f       	std	Z+24, r25	; 0x18
    3730:	a1 8f       	std	Z+25, r26	; 0x19
    3732:	b2 8f       	std	Z+26, r27	; 0x1a
            pdw1000local->wait4resp = 0;
    3734:	16 8a       	std	Z+22, r1	; 0x16
        }

        // Call the corresponding callback if present
        if(pdw1000local->cbRxOk != NULL)
    3736:	a0 91 83 20 	lds	r26, 0x2083
    373a:	b0 91 84 20 	lds	r27, 0x2084
    373e:	92 96       	adiw	r26, 0x22	; 34
    3740:	ed 91       	ld	r30, X+
    3742:	fc 91       	ld	r31, X
    3744:	93 97       	sbiw	r26, 0x23	; 35
    3746:	30 97       	sbiw	r30, 0x00	; 0
    3748:	19 f0       	breq	.+6      	; 0x3750 <dwt_isr+0xf2>
        {
            pdw1000local->cbRxOk(&pdw1000local->cbData);
    374a:	cd 01       	movw	r24, r26
    374c:	47 96       	adiw	r24, 0x17	; 23
    374e:	09 95       	icall
        }

        if (pdw1000local->dblbuffon)
    3750:	e0 91 83 20 	lds	r30, 0x2083
    3754:	f0 91 84 20 	lds	r31, 0x2084
    3758:	87 85       	ldd	r24, Z+15	; 0x0f
    375a:	88 23       	and	r24, r24
    375c:	31 f0       	breq	.+12     	; 0x376a <dwt_isr+0x10c>
        {
            // Toggle the Host side Receive Buffer Pointer
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET, 1);
    375e:	41 e0       	ldi	r20, 0x01	; 1
    3760:	63 e0       	ldi	r22, 0x03	; 3
    3762:	70 e0       	ldi	r23, 0x00	; 0
    3764:	8d e0       	ldi	r24, 0x0D	; 13
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	ff d9       	rcall	.-3074   	; 0x2b68 <dwt_write8bitoffsetreg>
        }
    }

    // Handle TX confirmation event
    if(status & SYS_STATUS_TXFRS)
    376a:	c7 fe       	sbrs	r12, 7
    376c:	21 c0       	rjmp	.+66     	; 0x37b0 <dwt_isr+0x152>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_TX); // Clear TX event bits
    376e:	28 ef       	ldi	r18, 0xF8	; 248
    3770:	30 e0       	ldi	r19, 0x00	; 0
    3772:	40 e0       	ldi	r20, 0x00	; 0
    3774:	50 e0       	ldi	r21, 0x00	; 0
    3776:	60 e0       	ldi	r22, 0x00	; 0
    3778:	70 e0       	ldi	r23, 0x00	; 0
    377a:	8f e0       	ldi	r24, 0x0F	; 15
    377c:	90 e0       	ldi	r25, 0x00	; 0
    377e:	30 da       	rcall	.-2976   	; 0x2be0 <dwt_write32bitoffsetreg>
        // In the case where this TXFRS interrupt is due to the automatic transmission of an ACK solicited by a response (with ACK request bit set)
        // that we receive through using wait4resp to a previous TX (and assuming that the IRQ processing of that TX has already been handled), then
        // we need to handle the IC issue which turns on the RX again in this situation (i.e. because it is wrongly applying the wait4resp after the
        // ACK TX).
        // See section "Transmit and automatically wait for response" in DW1000 User Manual
        if((status & SYS_STATUS_AAT) && pdw1000local->wait4resp)
    3780:	c3 fe       	sbrs	r12, 3
    3782:	09 c0       	rjmp	.+18     	; 0x3796 <dwt_isr+0x138>
    3784:	e0 91 83 20 	lds	r30, 0x2083
    3788:	f0 91 84 20 	lds	r31, 0x2084
    378c:	86 89       	ldd	r24, Z+22	; 0x16
    378e:	88 23       	and	r24, r24
    3790:	11 f0       	breq	.+4      	; 0x3796 <dwt_isr+0x138>
        {
            dwt_forcetrxoff(); // Turn the RX off
    3792:	6e de       	rcall	.-804    	; 0x3470 <dwt_forcetrxoff>
            dwt_rxreset(); // Reset in case we were late and a frame was already being received
    3794:	57 df       	rcall	.-338    	; 0x3644 <dwt_rxreset>
        }

        // Call the corresponding callback if present
        if(pdw1000local->cbTxDone != NULL)
    3796:	a0 91 83 20 	lds	r26, 0x2083
    379a:	b0 91 84 20 	lds	r27, 0x2084
    379e:	90 96       	adiw	r26, 0x20	; 32
    37a0:	ed 91       	ld	r30, X+
    37a2:	fc 91       	ld	r31, X
    37a4:	91 97       	sbiw	r26, 0x21	; 33
    37a6:	30 97       	sbiw	r30, 0x00	; 0
    37a8:	19 f0       	breq	.+6      	; 0x37b0 <dwt_isr+0x152>
        {
            pdw1000local->cbTxDone(&pdw1000local->cbData);
    37aa:	cd 01       	movw	r24, r26
    37ac:	47 96       	adiw	r24, 0x17	; 23
    37ae:	09 95       	icall
        }
    }

    // Handle frame reception/preamble detect timeout events
    if(status & SYS_STATUS_ALL_RX_TO)
    37b0:	d7 01       	movw	r26, r14
    37b2:	c6 01       	movw	r24, r12
    37b4:	88 27       	eor	r24, r24
    37b6:	99 27       	eor	r25, r25
    37b8:	a2 72       	andi	r26, 0x22	; 34
    37ba:	bb 27       	eor	r27, r27
    37bc:	89 2b       	or	r24, r25
    37be:	8a 2b       	or	r24, r26
    37c0:	8b 2b       	or	r24, r27
    37c2:	e9 f0       	breq	.+58     	; 0x37fe <dwt_isr+0x1a0>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXRFTO); // Clear RX timeout event bits
    37c4:	20 e0       	ldi	r18, 0x00	; 0
    37c6:	30 e0       	ldi	r19, 0x00	; 0
    37c8:	42 e0       	ldi	r20, 0x02	; 2
    37ca:	50 e0       	ldi	r21, 0x00	; 0
    37cc:	60 e0       	ldi	r22, 0x00	; 0
    37ce:	70 e0       	ldi	r23, 0x00	; 0
    37d0:	8f e0       	ldi	r24, 0x0F	; 15
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	05 da       	rcall	.-3062   	; 0x2be0 <dwt_write32bitoffsetreg>

        pdw1000local->wait4resp = 0;
    37d6:	e0 91 83 20 	lds	r30, 0x2083
    37da:	f0 91 84 20 	lds	r31, 0x2084
    37de:	16 8a       	std	Z+22, r1	; 0x16

        // Because of an issue with receiver restart after error conditions, an RX reset must be applied after any error or timeout event to ensure
        // the next good frame's timestamp is computed correctly.
        // See section "RX Message timestamp" in DW1000 User Manual.
        dwt_forcetrxoff();
    37e0:	47 de       	rcall	.-882    	; 0x3470 <dwt_forcetrxoff>
        dwt_rxreset();
    37e2:	30 df       	rcall	.-416    	; 0x3644 <dwt_rxreset>

        // Call the corresponding callback if present
        if(pdw1000local->cbRxTo != NULL)
    37e4:	a0 91 83 20 	lds	r26, 0x2083
    37e8:	b0 91 84 20 	lds	r27, 0x2084
    37ec:	94 96       	adiw	r26, 0x24	; 36
    37ee:	ed 91       	ld	r30, X+
    37f0:	fc 91       	ld	r31, X
    37f2:	95 97       	sbiw	r26, 0x25	; 37
    37f4:	30 97       	sbiw	r30, 0x00	; 0
    37f6:	19 f0       	breq	.+6      	; 0x37fe <dwt_isr+0x1a0>
        {
            pdw1000local->cbRxTo(&pdw1000local->cbData);
    37f8:	cd 01       	movw	r24, r26
    37fa:	47 96       	adiw	r24, 0x17	; 23
    37fc:	09 95       	icall
        }
    }

    // Handle RX errors events
    if(status & SYS_STATUS_ALL_RX_ERR)
    37fe:	cc 24       	eor	r12, r12
    3800:	80 e9       	ldi	r24, 0x90	; 144
    3802:	d8 22       	and	r13, r24
    3804:	85 e0       	ldi	r24, 0x05	; 5
    3806:	e8 22       	and	r14, r24
    3808:	84 e2       	ldi	r24, 0x24	; 36
    380a:	f8 22       	and	r15, r24
    380c:	cd 28       	or	r12, r13
    380e:	ce 28       	or	r12, r14
    3810:	cf 28       	or	r12, r15
    3812:	e9 f0       	breq	.+58     	; 0x384e <dwt_isr+0x1f0>
    {
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR); // Clear RX error event bits
    3814:	20 e0       	ldi	r18, 0x00	; 0
    3816:	30 e9       	ldi	r19, 0x90	; 144
    3818:	45 e0       	ldi	r20, 0x05	; 5
    381a:	54 e2       	ldi	r21, 0x24	; 36
    381c:	60 e0       	ldi	r22, 0x00	; 0
    381e:	70 e0       	ldi	r23, 0x00	; 0
    3820:	8f e0       	ldi	r24, 0x0F	; 15
    3822:	90 e0       	ldi	r25, 0x00	; 0
    3824:	dd d9       	rcall	.-3142   	; 0x2be0 <dwt_write32bitoffsetreg>

        pdw1000local->wait4resp = 0;
    3826:	e0 91 83 20 	lds	r30, 0x2083
    382a:	f0 91 84 20 	lds	r31, 0x2084
    382e:	16 8a       	std	Z+22, r1	; 0x16

        // Because of an issue with receiver restart after error conditions, an RX reset must be applied after any error or timeout event to ensure
        // the next good frame's timestamp is computed correctly.
        // See section "RX Message timestamp" in DW1000 User Manual.
        dwt_forcetrxoff();
    3830:	1f de       	rcall	.-962    	; 0x3470 <dwt_forcetrxoff>
        dwt_rxreset();
    3832:	08 df       	rcall	.-496    	; 0x3644 <dwt_rxreset>

        // Call the corresponding callback if present
        if(pdw1000local->cbRxErr != NULL)
    3834:	a0 91 83 20 	lds	r26, 0x2083
    3838:	b0 91 84 20 	lds	r27, 0x2084
    383c:	96 96       	adiw	r26, 0x26	; 38
    383e:	ed 91       	ld	r30, X+
    3840:	fc 91       	ld	r31, X
    3842:	97 97       	sbiw	r26, 0x27	; 39
    3844:	30 97       	sbiw	r30, 0x00	; 0
    3846:	19 f0       	breq	.+6      	; 0x384e <dwt_isr+0x1f0>
        {
            pdw1000local->cbRxErr(&pdw1000local->cbData);
    3848:	cd 01       	movw	r24, r26
    384a:	47 96       	adiw	r24, 0x17	; 23
    384c:	09 95       	icall
        }
    }
}
    384e:	df 91       	pop	r29
    3850:	cf 91       	pop	r28
    3852:	1f 91       	pop	r17
    3854:	0f 91       	pop	r16
    3856:	ff 90       	pop	r15
    3858:	ef 90       	pop	r14
    385a:	df 90       	pop	r13
    385c:	cf 90       	pop	r12
    385e:	08 95       	ret

00003860 <dwt_softreset>:
 *
 * no return value
 */
void dwt_softreset(void)
{
    _dwt_disablesequencing();
    3860:	97 dd       	rcall	.-1234   	; 0x3390 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
    3862:	40 e0       	ldi	r20, 0x00	; 0
    3864:	50 e0       	ldi	r21, 0x00	; 0
    3866:	60 e0       	ldi	r22, 0x00	; 0
    3868:	70 e0       	ldi	r23, 0x00	; 0
    386a:	8c e2       	ldi	r24, 0x2C	; 44
    386c:	90 e0       	ldi	r25, 0x00	; 0
    386e:	92 d9       	rcall	.-3292   	; 0x2b94 <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
    3870:	40 e0       	ldi	r20, 0x00	; 0
    3872:	66 e0       	ldi	r22, 0x06	; 6
    3874:	70 e0       	ldi	r23, 0x00	; 0
    3876:	8c e2       	ldi	r24, 0x2C	; 44
    3878:	90 e0       	ldi	r25, 0x00	; 0
    387a:	76 d9       	rcall	.-3348   	; 0x2b68 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
    387c:	2a da       	rcall	.-2988   	; 0x2cd2 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
    387e:	40 e0       	ldi	r20, 0x00	; 0
    3880:	63 e0       	ldi	r22, 0x03	; 3
    3882:	70 e0       	ldi	r23, 0x00	; 0
    3884:	86 e3       	ldi	r24, 0x36	; 54
    3886:	90 e0       	ldi	r25, 0x00	; 0
    3888:	6f d9       	rcall	.-3362   	; 0x2b68 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
    388a:	81 e0       	ldi	r24, 0x01	; 1
    388c:	90 e0       	ldi	r25, 0x00	; 0
    388e:	dc d4       	rcall	.+2488   	; 0x4248 <deca_sleep>

    // Clear reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
    3890:	40 ef       	ldi	r20, 0xF0	; 240
    3892:	63 e0       	ldi	r22, 0x03	; 3
    3894:	70 e0       	ldi	r23, 0x00	; 0
    3896:	86 e3       	ldi	r24, 0x36	; 54
    3898:	90 e0       	ldi	r25, 0x00	; 0
    389a:	66 d9       	rcall	.-3380   	; 0x2b68 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
    389c:	e0 91 83 20 	lds	r30, 0x2083
    38a0:	f0 91 84 20 	lds	r31, 0x2084
    38a4:	16 8a       	std	Z+22, r1	; 0x16
    38a6:	08 95       	ret

000038a8 <dwt_setxtaltrim>:
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
    38a8:	8f 71       	andi	r24, 0x1F	; 31
    38aa:	48 2f       	mov	r20, r24
    38ac:	40 66       	ori	r20, 0x60	; 96
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
    38ae:	6e e0       	ldi	r22, 0x0E	; 14
    38b0:	70 e0       	ldi	r23, 0x00	; 0
    38b2:	8b e2       	ldi	r24, 0x2B	; 43
    38b4:	90 e0       	ldi	r25, 0x00	; 0
    38b6:	58 c9       	rjmp	.-3408   	; 0x2b68 <dwt_write8bitoffsetreg>
    38b8:	08 95       	ret

000038ba <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(uint16 config)
{
    38ba:	0f 93       	push	r16
    38bc:	1f 93       	push	r17
    38be:	cf 93       	push	r28
    38c0:	df 93       	push	r29
    38c2:	c8 2f       	mov	r28, r24
    uint16 otp_addr = 0;
    uint32 ldo_tune = 0;

    pdw1000local->dblbuffon = 0; // Double buffer mode off by default
    38c4:	e0 91 83 20 	lds	r30, 0x2083
    38c8:	f0 91 84 20 	lds	r31, 0x2084
    38cc:	17 86       	std	Z+15, r1	; 0x0f
    pdw1000local->wait4resp = 0;
    38ce:	16 8a       	std	Z+22, r1	; 0x16
    pdw1000local->sleep_mode = 0;
    38d0:	14 8a       	std	Z+20, r1	; 0x14
    38d2:	15 8a       	std	Z+21, r1	; 0x15

    pdw1000local->cbTxDone = NULL;
    38d4:	10 a2       	std	Z+32, r1	; 0x20
    38d6:	11 a2       	std	Z+33, r1	; 0x21
    pdw1000local->cbRxOk = NULL;
    38d8:	12 a2       	std	Z+34, r1	; 0x22
    38da:	13 a2       	std	Z+35, r1	; 0x23
    pdw1000local->cbRxTo = NULL;
    38dc:	14 a2       	std	Z+36, r1	; 0x24
    38de:	15 a2       	std	Z+37, r1	; 0x25
    pdw1000local->cbRxErr = NULL;
    38e0:	16 a2       	std	Z+38, r1	; 0x26
    38e2:	17 a2       	std	Z+39, r1	; 0x27

    // Read and validate device ID return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
    38e4:	08 d9       	rcall	.-3568   	; 0x2af6 <dwt_readdevid>
    38e6:	60 33       	cpi	r22, 0x30	; 48
    38e8:	71 40       	sbci	r23, 0x01	; 1
    38ea:	8a 4c       	sbci	r24, 0xCA	; 202
    38ec:	9e 4d       	sbci	r25, 0xDE	; 222
    38ee:	09 f0       	breq	.+2      	; 0x38f2 <dwt_initialise+0x38>
    38f0:	85 c0       	rjmp	.+266    	; 0x39fc <dwt_initialise+0x142>
    {
        return DWT_ERROR ;
    }

    // Make sure the device is completely reset before starting initialisation
    dwt_softreset();
    38f2:	b6 df       	rcall	.-148    	; 0x3860 <dwt_softreset>

    _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
    38f4:	80 e0       	ldi	r24, 0x00	; 0
    38f6:	90 e0       	ldi	r25, 0x00	; 0
    38f8:	cc dc       	rcall	.-1640   	; 0x3292 <_dwt_enableclocks>

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
    38fa:	44 e0       	ldi	r20, 0x04	; 4
    38fc:	60 e0       	ldi	r22, 0x00	; 0
    38fe:	70 e0       	ldi	r23, 0x00	; 0
    3900:	84 e2       	ldi	r24, 0x24	; 36
    3902:	90 e0       	ldi	r25, 0x00	; 0
    3904:	31 d9       	rcall	.-3486   	; 0x2b68 <dwt_write8bitoffsetreg>

    // Read OTP revision number
    otp_addr = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
    3906:	6e e1       	ldi	r22, 0x1E	; 30
    3908:	70 e0       	ldi	r23, 0x00	; 0
    390a:	80 e0       	ldi	r24, 0x00	; 0
    390c:	90 e0       	ldi	r25, 0x00	; 0
    390e:	c9 d9       	rcall	.-3182   	; 0x2ca2 <_dwt_otpread>
    3910:	d6 2f       	mov	r29, r22
    pdw1000local->otprev = (otp_addr >> 8) & 0xff;            // OTP revision is next byte
    3912:	e0 91 83 20 	lds	r30, 0x2083
    3916:	f0 91 84 20 	lds	r31, 0x2084
    391a:	71 87       	std	Z+9, r23	; 0x09

    // Load LDO tune from OTP and kick it if there is a value actually programmed.
    ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
    391c:	64 e0       	ldi	r22, 0x04	; 4
    391e:	70 e0       	ldi	r23, 0x00	; 0
    3920:	80 e0       	ldi	r24, 0x00	; 0
    3922:	90 e0       	ldi	r25, 0x00	; 0
    3924:	be d9       	rcall	.-3204   	; 0x2ca2 <_dwt_otpread>
    if((ldo_tune & 0xFF) != 0)
    3926:	66 23       	and	r22, r22
    3928:	79 f0       	breq	.+30     	; 0x3948 <dwt_initialise+0x8e>
    {
        // Kick LDO tune
        dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDE kick bit
    392a:	42 e0       	ldi	r20, 0x02	; 2
    392c:	62 e1       	ldi	r22, 0x12	; 18
    392e:	70 e0       	ldi	r23, 0x00	; 0
    3930:	8d e2       	ldi	r24, 0x2D	; 45
    3932:	90 e0       	ldi	r25, 0x00	; 0
    3934:	19 d9       	rcall	.-3534   	; 0x2b68 <dwt_write8bitoffsetreg>
        pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
    3936:	e0 91 83 20 	lds	r30, 0x2083
    393a:	f0 91 84 20 	lds	r31, 0x2084
    393e:	84 89       	ldd	r24, Z+20	; 0x14
    3940:	95 89       	ldd	r25, Z+21	; 0x15
    3942:	90 61       	ori	r25, 0x10	; 16
    3944:	84 8b       	std	Z+20, r24	; 0x14
    3946:	95 8b       	std	Z+21, r25	; 0x15
    }

    // Load Part and Lot ID from OTP
    pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
    3948:	00 91 83 20 	lds	r16, 0x2083
    394c:	10 91 84 20 	lds	r17, 0x2084
    3950:	66 e0       	ldi	r22, 0x06	; 6
    3952:	70 e0       	ldi	r23, 0x00	; 0
    3954:	80 e0       	ldi	r24, 0x00	; 0
    3956:	90 e0       	ldi	r25, 0x00	; 0
    3958:	a4 d9       	rcall	.-3256   	; 0x2ca2 <_dwt_otpread>
    395a:	f8 01       	movw	r30, r16
    395c:	60 83       	st	Z, r22
    395e:	71 83       	std	Z+1, r23	; 0x01
    3960:	82 83       	std	Z+2, r24	; 0x02
    3962:	93 83       	std	Z+3, r25	; 0x03
    pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
    3964:	00 91 83 20 	lds	r16, 0x2083
    3968:	10 91 84 20 	lds	r17, 0x2084
    396c:	67 e0       	ldi	r22, 0x07	; 7
    396e:	70 e0       	ldi	r23, 0x00	; 0
    3970:	80 e0       	ldi	r24, 0x00	; 0
    3972:	90 e0       	ldi	r25, 0x00	; 0
    3974:	96 d9       	rcall	.-3284   	; 0x2ca2 <_dwt_otpread>
    3976:	f8 01       	movw	r30, r16
    3978:	64 83       	std	Z+4, r22	; 0x04
    397a:	75 83       	std	Z+5, r23	; 0x05
    397c:	86 83       	std	Z+6, r24	; 0x06
    397e:	97 83       	std	Z+7, r25	; 0x07

    // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
    pdw1000local->init_xtrim = otp_addr & 0x1F;
    3980:	e0 91 83 20 	lds	r30, 0x2083
    3984:	f0 91 84 20 	lds	r31, 0x2084
    3988:	df 71       	andi	r29, 0x1F	; 31
    if (!pdw1000local->init_xtrim) // A value of 0 means that the crystal has not been trimmed
    398a:	11 f0       	breq	.+4      	; 0x3990 <dwt_initialise+0xd6>
    // Load Part and Lot ID from OTP
    pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
    pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);

    // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
    pdw1000local->init_xtrim = otp_addr & 0x1F;
    398c:	d6 87       	std	Z+14, r29	; 0x0e
    398e:	02 c0       	rjmp	.+4      	; 0x3994 <dwt_initialise+0xda>
    if (!pdw1000local->init_xtrim) // A value of 0 means that the crystal has not been trimmed
    {
        pdw1000local->init_xtrim = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
    3990:	80 e1       	ldi	r24, 0x10	; 16
    3992:	86 87       	std	Z+14, r24	; 0x0e
    }
    // Configure XTAL trim
    dwt_setxtaltrim(pdw1000local->init_xtrim);
    3994:	86 85       	ldd	r24, Z+14	; 0x0e
    3996:	88 df       	rcall	.-240    	; 0x38a8 <dwt_setxtaltrim>

    // Load leading edge detect code
    if(config & DWT_LOADUCODE)
    3998:	c0 ff       	sbrs	r28, 0
    399a:	0b c0       	rjmp	.+22     	; 0x39b2 <dwt_initialise+0xf8>
    {
        _dwt_loaducodefromrom();
    399c:	e8 dc       	rcall	.-1584   	; 0x336e <_dwt_loaducodefromrom>
        pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up
    399e:	e0 91 83 20 	lds	r30, 0x2083
    39a2:	f0 91 84 20 	lds	r31, 0x2084
    39a6:	84 89       	ldd	r24, Z+20	; 0x14
    39a8:	95 89       	ldd	r25, Z+21	; 0x15
    39aa:	98 60       	ori	r25, 0x08	; 8
    39ac:	84 8b       	std	Z+20, r24	; 0x14
    39ae:	95 8b       	std	Z+21, r25	; 0x15
    39b0:	0c c0       	rjmp	.+24     	; 0x39ca <dwt_initialise+0x110>
    }
    else // Should disable the LDERUN enable bit in 0x36, 0x4
    {
        uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
    39b2:	65 e0       	ldi	r22, 0x05	; 5
    39b4:	70 e0       	ldi	r23, 0x00	; 0
    39b6:	86 e3       	ldi	r24, 0x36	; 54
    39b8:	90 e0       	ldi	r25, 0x00	; 0
    39ba:	a3 d8       	rcall	.-3770   	; 0x2b02 <dwt_read16bitoffsetreg>
        rega &= 0xFDFF ; // Clear LDERUN bit
    39bc:	ac 01       	movw	r20, r24
    39be:	5d 7f       	andi	r21, 0xFD	; 253
        dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
    39c0:	65 e0       	ldi	r22, 0x05	; 5
    39c2:	70 e0       	ldi	r23, 0x00	; 0
    39c4:	86 e3       	ldi	r24, 0x36	; 54
    39c6:	90 e0       	ldi	r25, 0x00	; 0
    39c8:	e5 d8       	rcall	.-3638   	; 0x2b94 <dwt_write16bitoffsetreg>
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	90 e0       	ldi	r25, 0x00	; 0
    39ce:	61 dc       	rcall	.-1854   	; 0x3292 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
    39d0:	40 e0       	ldi	r20, 0x00	; 0
    39d2:	6a e0       	ldi	r22, 0x0A	; 10
    39d4:	70 e0       	ldi	r23, 0x00	; 0
    39d6:	8c e2       	ldi	r24, 0x2C	; 44
    39d8:	90 e0       	ldi	r25, 0x00	; 0
    39da:	c6 d8       	rcall	.-3700   	; 0x2b68 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
    39dc:	c0 91 83 20 	lds	r28, 0x2083
    39e0:	d0 91 84 20 	lds	r29, 0x2084
    39e4:	60 e0       	ldi	r22, 0x00	; 0
    39e6:	70 e0       	ldi	r23, 0x00	; 0
    39e8:	84 e0       	ldi	r24, 0x04	; 4
    39ea:	90 e0       	ldi	r25, 0x00	; 0
    39ec:	54 d8       	rcall	.-3928   	; 0x2a96 <dwt_read32bitoffsetreg>
    39ee:	68 8b       	std	Y+16, r22	; 0x10
    39f0:	79 8b       	std	Y+17, r23	; 0x11
    39f2:	8a 8b       	std	Y+18, r24	; 0x12
    39f4:	9b 8b       	std	Y+19, r25	; 0x13

    return DWT_SUCCESS ;
    39f6:	80 e0       	ldi	r24, 0x00	; 0
    39f8:	90 e0       	ldi	r25, 0x00	; 0
    39fa:	02 c0       	rjmp	.+4      	; 0x3a00 <dwt_initialise+0x146>
    pdw1000local->cbRxErr = NULL;

    // Read and validate device ID return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
    {
        return DWT_ERROR ;
    39fc:	8f ef       	ldi	r24, 0xFF	; 255
    39fe:	9f ef       	ldi	r25, 0xFF	; 255
    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register

    return DWT_SUCCESS ;

} // end dwt_initialise()
    3a00:	df 91       	pop	r29
    3a02:	cf 91       	pop	r28
    3a04:	1f 91       	pop	r17
    3a06:	0f 91       	pop	r16
    3a08:	08 95       	ret

00003a0a <decamutexon>:
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
	decaIrqStatus_t s = 1;
	cli();
    3a0a:	f8 94       	cli
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
}
    3a0c:	81 e0       	ldi	r24, 0x01	; 1
    3a0e:	90 e0       	ldi	r25, 0x00	; 0
    3a10:	08 95       	ret

00003a12 <decamutexoff>:
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
	sei();
    3a12:	78 94       	sei
    3a14:	08 95       	ret

00003a16 <final_msg_get_ts>:
		dwt_rxreset();
	}

	return UWB_RX_FAILED;

}
    3a16:	8f 92       	push	r8
    3a18:	9f 92       	push	r9
    3a1a:	af 92       	push	r10
    3a1c:	bf 92       	push	r11
    3a1e:	cf 92       	push	r12
    3a20:	df 92       	push	r13
    3a22:	ef 92       	push	r14
    3a24:	ff 92       	push	r15
    3a26:	0f 93       	push	r16
    3a28:	cf 93       	push	r28
    3a2a:	df 93       	push	r29
    3a2c:	db 01       	movw	r26, r22
    3a2e:	1d 92       	st	X+, r1
    3a30:	1d 92       	st	X+, r1
    3a32:	1d 92       	st	X+, r1
    3a34:	1c 92       	st	X, r1
    3a36:	13 97       	sbiw	r26, 0x03	; 3
    3a38:	ec 01       	movw	r28, r24
    3a3a:	e0 e0       	ldi	r30, 0x00	; 0
    3a3c:	f0 e0       	ldi	r31, 0x00	; 0
    3a3e:	29 91       	ld	r18, Y+
    3a40:	30 e0       	ldi	r19, 0x00	; 0
    3a42:	40 e0       	ldi	r20, 0x00	; 0
    3a44:	50 e0       	ldi	r21, 0x00	; 0
    3a46:	60 e0       	ldi	r22, 0x00	; 0
    3a48:	70 e0       	ldi	r23, 0x00	; 0
    3a4a:	80 e0       	ldi	r24, 0x00	; 0
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	0e 2f       	mov	r16, r30
    3a50:	0e 94 b3 2b 	call	0x5766	; 0x5766 <__ashldi3>
    3a54:	82 2e       	mov	r8, r18
    3a56:	93 2e       	mov	r9, r19
    3a58:	a4 2e       	mov	r10, r20
    3a5a:	b5 2e       	mov	r11, r21
    3a5c:	4d 91       	ld	r20, X+
    3a5e:	5d 91       	ld	r21, X+
    3a60:	6d 91       	ld	r22, X+
    3a62:	7c 91       	ld	r23, X
    3a64:	13 97       	sbiw	r26, 0x03	; 3
    3a66:	84 0e       	add	r8, r20
    3a68:	95 1e       	adc	r9, r21
    3a6a:	a6 1e       	adc	r10, r22
    3a6c:	b7 1e       	adc	r11, r23
    3a6e:	8d 92       	st	X+, r8
    3a70:	9d 92       	st	X+, r9
    3a72:	ad 92       	st	X+, r10
    3a74:	bc 92       	st	X, r11
    3a76:	13 97       	sbiw	r26, 0x03	; 3
    3a78:	38 96       	adiw	r30, 0x08	; 8
    3a7a:	e0 32       	cpi	r30, 0x20	; 32
    3a7c:	f1 05       	cpc	r31, r1
    3a7e:	f9 f6       	brne	.-66     	; 0x3a3e <final_msg_get_ts+0x28>
    3a80:	df 91       	pop	r29
    3a82:	cf 91       	pop	r28
    3a84:	0f 91       	pop	r16
    3a86:	ff 90       	pop	r15
    3a88:	ef 90       	pop	r14
    3a8a:	df 90       	pop	r13
    3a8c:	cf 90       	pop	r12
    3a8e:	bf 90       	pop	r11
    3a90:	af 90       	pop	r10
    3a92:	9f 90       	pop	r9
    3a94:	8f 90       	pop	r8
    3a96:	08 95       	ret

00003a98 <rx_to_cb>:
    3a98:	88 eb       	ldi	r24, 0xB8	; 184
    3a9a:	9b e0       	ldi	r25, 0x0B	; 11
    3a9c:	a0 e0       	ldi	r26, 0x00	; 0
    3a9e:	b0 e0       	ldi	r27, 0x00	; 0
    3aa0:	80 93 ad 20 	sts	0x20AD, r24
    3aa4:	90 93 ae 20 	sts	0x20AE, r25
    3aa8:	a0 93 af 20 	sts	0x20AF, r26
    3aac:	b0 93 b0 20 	sts	0x20B0, r27
    3ab0:	81 e0       	ldi	r24, 0x01	; 1
    3ab2:	80 93 44 2c 	sts	0x2C44, r24
    3ab6:	08 95       	ret

00003ab8 <rx_err_cb>:
    3ab8:	10 92 ad 20 	sts	0x20AD, r1
    3abc:	10 92 ae 20 	sts	0x20AE, r1
    3ac0:	10 92 af 20 	sts	0x20AF, r1
    3ac4:	10 92 b0 20 	sts	0x20B0, r1
    3ac8:	82 e0       	ldi	r24, 0x02	; 2
    3aca:	80 93 44 2c 	sts	0x2C44, r24
    3ace:	08 95       	ret

00003ad0 <tx_conf_cb>:
    3ad0:	08 95       	ret

00003ad2 <rx_ok_cb>:
    3ad2:	cf 93       	push	r28
    3ad4:	df 93       	push	r29
    3ad6:	ee ef       	ldi	r30, 0xFE	; 254
    3ad8:	fa e2       	ldi	r31, 0x2A	; 42
    3ada:	2d e7       	ldi	r18, 0x7D	; 125
    3adc:	3b e2       	ldi	r19, 0x2B	; 43
    3ade:	11 92       	st	Z+, r1
    3ae0:	e2 17       	cp	r30, r18
    3ae2:	f3 07       	cpc	r31, r19
    3ae4:	e1 f7       	brne	.-8      	; 0x3ade <rx_ok_cb+0xc>
    3ae6:	fc 01       	movw	r30, r24
    3ae8:	64 81       	ldd	r22, Z+4	; 0x04
    3aea:	75 81       	ldd	r23, Z+5	; 0x05
    3aec:	60 38       	cpi	r22, 0x80	; 128
    3aee:	71 05       	cpc	r23, r1
    3af0:	30 f4       	brcc	.+12     	; 0x3afe <rx_ok_cb+0x2c>
    3af2:	40 e0       	ldi	r20, 0x00	; 0
    3af4:	50 e0       	ldi	r21, 0x00	; 0
    3af6:	8e ef       	ldi	r24, 0xFE	; 254
    3af8:	9a e2       	ldi	r25, 0x2A	; 42
    3afa:	0e 94 20 15 	call	0x2a40	; 0x2a40 <dwt_readrxdata>
    3afe:	80 91 fe 2a 	lds	r24, 0x2AFE
    3b02:	81 34       	cpi	r24, 0x41	; 65
    3b04:	09 f0       	breq	.+2      	; 0x3b08 <rx_ok_cb+0x36>
    3b06:	6b c0       	rjmp	.+214    	; 0x3bde <rx_ok_cb+0x10c>
    3b08:	80 91 ff 2a 	lds	r24, 0x2AFF
    3b0c:	88 38       	cpi	r24, 0x88	; 136
    3b0e:	09 f0       	breq	.+2      	; 0x3b12 <rx_ok_cb+0x40>
    3b10:	66 c0       	rjmp	.+204    	; 0x3bde <rx_ok_cb+0x10c>
    3b12:	80 91 00 2b 	lds	r24, 0x2B00
    3b16:	80 93 94 2b 	sts	0x2B94, r24
    3b1a:	80 91 01 2b 	lds	r24, 0x2B01
    3b1e:	90 e0       	ldi	r25, 0x00	; 0
    3b20:	98 2f       	mov	r25, r24
    3b22:	88 27       	eor	r24, r24
    3b24:	20 91 02 2b 	lds	r18, 0x2B02
    3b28:	82 2b       	or	r24, r18
    3b2a:	80 93 95 2b 	sts	0x2B95, r24
    3b2e:	90 93 96 2b 	sts	0x2B96, r25
    3b32:	c0 91 03 2b 	lds	r28, 0x2B03
    3b36:	d0 e0       	ldi	r29, 0x00	; 0
    3b38:	dc 2f       	mov	r29, r28
    3b3a:	cc 27       	eor	r28, r28
    3b3c:	80 91 04 2b 	lds	r24, 0x2B04
    3b40:	c8 2b       	or	r28, r24
    3b42:	c0 93 97 2b 	sts	0x2B97, r28
    3b46:	d0 93 98 2b 	sts	0x2B98, r29
    3b4a:	80 91 05 2b 	lds	r24, 0x2B05
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	98 2f       	mov	r25, r24
    3b52:	88 27       	eor	r24, r24
    3b54:	20 91 06 2b 	lds	r18, 0x2B06
    3b58:	82 2b       	or	r24, r18
    3b5a:	80 93 99 2b 	sts	0x2B99, r24
    3b5e:	90 93 9a 2b 	sts	0x2B9A, r25
    3b62:	10 92 9b 2b 	sts	0x2B9B, r1
    3b66:	b0 d6       	rcall	.+3424   	; 0x48c8 <onepos_get_node_id>
    3b68:	c8 17       	cp	r28, r24
    3b6a:	d9 07       	cpc	r29, r25
    3b6c:	51 f5       	brne	.+84     	; 0x3bc2 <rx_ok_cb+0xf0>
    3b6e:	80 91 07 2b 	lds	r24, 0x2B07
    3b72:	80 33       	cpi	r24, 0x30	; 48
    3b74:	71 f4       	brne	.+28     	; 0x3b92 <rx_ok_cb+0xc0>
    3b76:	40 91 08 2b 	lds	r20, 0x2B08
    3b7a:	40 93 9b 2b 	sts	0x2B9B, r20
    3b7e:	50 e0       	ldi	r21, 0x00	; 0
    3b80:	69 e0       	ldi	r22, 0x09	; 9
    3b82:	7b e2       	ldi	r23, 0x2B	; 43
    3b84:	8c e9       	ldi	r24, 0x9C	; 156
    3b86:	9b e2       	ldi	r25, 0x2B	; 43
    3b88:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    3b8c:	10 92 44 2c 	sts	0x2C44, r1
    3b90:	26 c0       	rjmp	.+76     	; 0x3bde <rx_ok_cb+0x10c>
    3b92:	82 33       	cpi	r24, 0x32	; 50
    3b94:	21 f4       	brne	.+8      	; 0x3b9e <rx_ok_cb+0xcc>
    3b96:	85 e0       	ldi	r24, 0x05	; 5
    3b98:	80 93 44 2c 	sts	0x2C44, r24
    3b9c:	20 c0       	rjmp	.+64     	; 0x3bde <rx_ok_cb+0x10c>
    3b9e:	81 36       	cpi	r24, 0x61	; 97
    3ba0:	21 f4       	brne	.+8      	; 0x3baa <rx_ok_cb+0xd8>
    3ba2:	86 e0       	ldi	r24, 0x06	; 6
    3ba4:	80 93 44 2c 	sts	0x2C44, r24
    3ba8:	1a c0       	rjmp	.+52     	; 0x3bde <rx_ok_cb+0x10c>
    3baa:	89 36       	cpi	r24, 0x69	; 105
    3bac:	21 f4       	brne	.+8      	; 0x3bb6 <rx_ok_cb+0xe4>
    3bae:	88 e0       	ldi	r24, 0x08	; 8
    3bb0:	80 93 44 2c 	sts	0x2C44, r24
    3bb4:	14 c0       	rjmp	.+40     	; 0x3bde <rx_ok_cb+0x10c>
    3bb6:	80 35       	cpi	r24, 0x50	; 80
    3bb8:	91 f4       	brne	.+36     	; 0x3bde <rx_ok_cb+0x10c>
    3bba:	87 e0       	ldi	r24, 0x07	; 7
    3bbc:	80 93 44 2c 	sts	0x2C44, r24
    3bc0:	0e c0       	rjmp	.+28     	; 0x3bde <rx_ok_cb+0x10c>
    3bc2:	80 91 97 2b 	lds	r24, 0x2B97
    3bc6:	90 91 98 2b 	lds	r25, 0x2B98
    3bca:	8f 3f       	cpi	r24, 0xFF	; 255
    3bcc:	91 05       	cpc	r25, r1
    3bce:	21 f4       	brne	.+8      	; 0x3bd8 <rx_ok_cb+0x106>
    3bd0:	83 e0       	ldi	r24, 0x03	; 3
    3bd2:	80 93 44 2c 	sts	0x2C44, r24
    3bd6:	03 c0       	rjmp	.+6      	; 0x3bde <rx_ok_cb+0x10c>
    3bd8:	84 e0       	ldi	r24, 0x04	; 4
    3bda:	80 93 44 2c 	sts	0x2C44, r24
    3bde:	88 ee       	ldi	r24, 0xE8	; 232
    3be0:	93 e0       	ldi	r25, 0x03	; 3
    3be2:	a0 e0       	ldi	r26, 0x00	; 0
    3be4:	b0 e0       	ldi	r27, 0x00	; 0
    3be6:	80 93 ad 20 	sts	0x20AD, r24
    3bea:	90 93 ae 20 	sts	0x20AE, r25
    3bee:	a0 93 af 20 	sts	0x20AF, r26
    3bf2:	b0 93 b0 20 	sts	0x20B0, r27
    3bf6:	df 91       	pop	r29
    3bf8:	cf 91       	pop	r28
    3bfa:	08 95       	ret

00003bfc <get_rx_timestamp_u64>:
    3bfc:	0f 93       	push	r16
    3bfe:	1f 93       	push	r17
    3c00:	cf 93       	push	r28
    3c02:	df 93       	push	r29
    3c04:	cd b7       	in	r28, 0x3d	; 61
    3c06:	de b7       	in	r29, 0x3e	; 62
    3c08:	25 97       	sbiw	r28, 0x05	; 5
    3c0a:	cd bf       	out	0x3d, r28	; 61
    3c0c:	de bf       	out	0x3e, r29	; 62
    3c0e:	8e 01       	movw	r16, r28
    3c10:	0f 5f       	subi	r16, 0xFF	; 255
    3c12:	1f 4f       	sbci	r17, 0xFF	; 255
    3c14:	c8 01       	movw	r24, r16
    3c16:	0e 94 3c 15 	call	0x2a78	; 0x2a78 <dwt_readrxtimestamp>
    3c1a:	fe 01       	movw	r30, r28
    3c1c:	36 96       	adiw	r30, 0x06	; 6
    3c1e:	d8 01       	movw	r26, r16
    3c20:	20 e0       	ldi	r18, 0x00	; 0
    3c22:	30 e0       	ldi	r19, 0x00	; 0
    3c24:	40 e0       	ldi	r20, 0x00	; 0
    3c26:	50 e0       	ldi	r21, 0x00	; 0
    3c28:	60 e0       	ldi	r22, 0x00	; 0
    3c2a:	70 e0       	ldi	r23, 0x00	; 0
    3c2c:	80 e0       	ldi	r24, 0x00	; 0
    3c2e:	90 e0       	ldi	r25, 0x00	; 0
    3c30:	08 e0       	ldi	r16, 0x08	; 8
    3c32:	0e 94 b3 2b 	call	0x5766	; 0x5766 <__ashldi3>
    3c36:	12 91       	ld	r17, -Z
    3c38:	21 2b       	or	r18, r17
    3c3a:	ea 17       	cp	r30, r26
    3c3c:	fb 07       	cpc	r31, r27
    3c3e:	c1 f7       	brne	.-16     	; 0x3c30 <get_rx_timestamp_u64+0x34>
    3c40:	25 96       	adiw	r28, 0x05	; 5
    3c42:	cd bf       	out	0x3d, r28	; 61
    3c44:	de bf       	out	0x3e, r29	; 62
    3c46:	df 91       	pop	r29
    3c48:	cf 91       	pop	r28
    3c4a:	1f 91       	pop	r17
    3c4c:	0f 91       	pop	r16
    3c4e:	08 95       	ret

00003c50 <dwt_onepos_init>:
    3c50:	cf 93       	push	r28
    3c52:	c8 2f       	mov	r28, r24
    3c54:	46 d3       	rcall	.+1676   	; 0x42e2 <openspi>
    3c56:	81 e0       	ldi	r24, 0x01	; 1
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	2f de       	rcall	.-930    	; 0x38ba <dwt_initialise>
    3c5c:	01 96       	adiw	r24, 0x01	; 1
    3c5e:	49 f4       	brne	.+18     	; 0x3c72 <dwt_onepos_init+0x22>
    3c60:	86 ed       	ldi	r24, 0xD6	; 214
    3c62:	90 e2       	ldi	r25, 0x20	; 32
    3c64:	9f 93       	push	r25
    3c66:	8f 93       	push	r24
    3c68:	0e 94 18 2c 	call	0x5830	; 0x5830 <printf>
    3c6c:	0f 90       	pop	r0
    3c6e:	0f 90       	pop	r0
    3c70:	ff cf       	rjmp	.-2      	; 0x3c70 <dwt_onepos_init+0x20>
    3c72:	60 d3       	rcall	.+1728   	; 0x4334 <fast_spi>
    3c74:	85 e8       	ldi	r24, 0x85	; 133
    3c76:	90 e2       	ldi	r25, 0x20	; 32
    3c78:	56 d8       	rcall	.-3924   	; 0x2d26 <dwt_configure>
    3c7a:	cc 23       	and	r28, r28
    3c7c:	11 f0       	breq	.+4      	; 0x3c82 <dwt_onepos_init+0x32>
    3c7e:	83 e0       	ldi	r24, 0x03	; 3
    3c80:	b8 da       	rcall	.-2704   	; 0x31f2 <dwt_setleds>
    3c82:	0e 94 45 27 	call	0x4e8a	; 0x4e8a <onepos_get_uwb_rx_antenna_delay>
    3c86:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <dwt_setrxantennadelay>
    3c8a:	0e 94 4a 27 	call	0x4e94	; 0x4e94 <onepos_get_uwb_tx_antenna_delay>
    3c8e:	0e 94 e9 15 	call	0x2bd2	; 0x2bd2 <dwt_settxantennadelay>
    3c92:	2c e5       	ldi	r18, 0x5C	; 92
    3c94:	3d e1       	ldi	r19, 0x1D	; 29
    3c96:	4c e4       	ldi	r20, 0x4C	; 76
    3c98:	5d e1       	ldi	r21, 0x1D	; 29
    3c9a:	69 e6       	ldi	r22, 0x69	; 105
    3c9c:	7d e1       	ldi	r23, 0x1D	; 29
    3c9e:	88 e6       	ldi	r24, 0x68	; 104
    3ca0:	9d e1       	ldi	r25, 0x1D	; 29
    3ca2:	9a da       	rcall	.-2764   	; 0x31d8 <dwt_setcallbacks>
    3ca4:	41 e0       	ldi	r20, 0x01	; 1
    3ca6:	60 e8       	ldi	r22, 0x80	; 128
    3ca8:	70 ed       	ldi	r23, 0xD0	; 208
    3caa:	83 e2       	ldi	r24, 0x23	; 35
    3cac:	94 e0       	ldi	r25, 0x04	; 4
    3cae:	97 dc       	rcall	.-1746   	; 0x35de <dwt_setinterrupt>
    3cb0:	cf 91       	pop	r28
    3cb2:	08 95       	ret

00003cb4 <dwt_send_msg_w_ack>:
    3cb4:	af 92       	push	r10
    3cb6:	bf 92       	push	r11
    3cb8:	cf 92       	push	r12
    3cba:	df 92       	push	r13
    3cbc:	ef 92       	push	r14
    3cbe:	ff 92       	push	r15
    3cc0:	0f 93       	push	r16
    3cc2:	1f 93       	push	r17
    3cc4:	cf 93       	push	r28
    3cc6:	df 93       	push	r29
    3cc8:	cd b7       	in	r28, 0x3d	; 61
    3cca:	de b7       	in	r29, 0x3e	; 62
    3ccc:	5c 01       	movw	r10, r24
    3cce:	0d b7       	in	r16, 0x3d	; 61
    3cd0:	1e b7       	in	r17, 0x3e	; 62
    3cd2:	fc 01       	movw	r30, r24
    3cd4:	01 90       	ld	r0, Z+
    3cd6:	00 20       	and	r0, r0
    3cd8:	e9 f7       	brne	.-6      	; 0x3cd4 <dwt_send_msg_w_ack+0x20>
    3cda:	cf 01       	movw	r24, r30
    3cdc:	8a 19       	sub	r24, r10
    3cde:	9b 09       	sbc	r25, r11
    3ce0:	9c 01       	movw	r18, r24
    3ce2:	24 5f       	subi	r18, 0xF4	; 244
    3ce4:	3f 4f       	sbci	r19, 0xFF	; 255
    3ce6:	79 01       	movw	r14, r18
    3ce8:	8d b7       	in	r24, 0x3d	; 61
    3cea:	9e b7       	in	r25, 0x3e	; 62
    3cec:	82 1b       	sub	r24, r18
    3cee:	93 0b       	sbc	r25, r19
    3cf0:	8d bf       	out	0x3d, r24	; 61
    3cf2:	9e bf       	out	0x3e, r25	; 62
    3cf4:	ad b7       	in	r26, 0x3d	; 61
    3cf6:	be b7       	in	r27, 0x3e	; 62
    3cf8:	11 96       	adiw	r26, 0x01	; 1
    3cfa:	6d 01       	movw	r12, r26
    3cfc:	81 e4       	ldi	r24, 0x41	; 65
    3cfe:	ed b7       	in	r30, 0x3d	; 61
    3d00:	fe b7       	in	r31, 0x3e	; 62
    3d02:	81 83       	std	Z+1, r24	; 0x01
    3d04:	88 e8       	ldi	r24, 0x88	; 136
    3d06:	11 96       	adiw	r26, 0x01	; 1
    3d08:	8c 93       	st	X, r24
    3d0a:	11 97       	sbiw	r26, 0x01	; 1
    3d0c:	80 91 fd 2a 	lds	r24, 0x2AFD
    3d10:	12 96       	adiw	r26, 0x02	; 2
    3d12:	8c 93       	st	X, r24
    3d14:	12 97       	sbiw	r26, 0x02	; 2
    3d16:	13 96       	adiw	r26, 0x03	; 3
    3d18:	1c 92       	st	X, r1
    3d1a:	13 97       	sbiw	r26, 0x03	; 3
    3d1c:	14 96       	adiw	r26, 0x04	; 4
    3d1e:	1c 92       	st	X, r1
    3d20:	14 97       	sbiw	r26, 0x04	; 4
    3d22:	15 96       	adiw	r26, 0x05	; 5
    3d24:	7c 93       	st	X, r23
    3d26:	15 97       	sbiw	r26, 0x05	; 5
    3d28:	16 96       	adiw	r26, 0x06	; 6
    3d2a:	6c 93       	st	X, r22
    3d2c:	16 97       	sbiw	r26, 0x06	; 6
    3d2e:	17 96       	adiw	r26, 0x07	; 7
    3d30:	1c 92       	st	X, r1
    3d32:	ca d5       	rcall	.+2964   	; 0x48c8 <onepos_get_node_id>
    3d34:	d6 01       	movw	r26, r12
    3d36:	18 96       	adiw	r26, 0x08	; 8
    3d38:	8c 93       	st	X, r24
    3d3a:	18 97       	sbiw	r26, 0x08	; 8
    3d3c:	80 e3       	ldi	r24, 0x30	; 48
    3d3e:	19 96       	adiw	r26, 0x09	; 9
    3d40:	8c 93       	st	X, r24
    3d42:	19 97       	sbiw	r26, 0x09	; 9
    3d44:	f5 01       	movw	r30, r10
    3d46:	01 90       	ld	r0, Z+
    3d48:	00 20       	and	r0, r0
    3d4a:	e9 f7       	brne	.-6      	; 0x3d46 <dwt_send_msg_w_ack+0x92>
    3d4c:	31 97       	sbiw	r30, 0x01	; 1
    3d4e:	ea 19       	sub	r30, r10
    3d50:	fb 09       	sbc	r31, r11
    3d52:	1a 96       	adiw	r26, 0x0a	; 10
    3d54:	ec 93       	st	X, r30
    3d56:	f5 01       	movw	r30, r10
    3d58:	01 90       	ld	r0, Z+
    3d5a:	00 20       	and	r0, r0
    3d5c:	e9 f7       	brne	.-6      	; 0x3d58 <dwt_send_msg_w_ack+0xa4>
    3d5e:	31 97       	sbiw	r30, 0x01	; 1
    3d60:	ea 19       	sub	r30, r10
    3d62:	fb 09       	sbc	r31, r11
    3d64:	ec 0d       	add	r30, r12
    3d66:	fd 1d       	adc	r31, r13
    3d68:	13 86       	std	Z+11, r1	; 0x0b
    3d6a:	f5 01       	movw	r30, r10
    3d6c:	01 90       	ld	r0, Z+
    3d6e:	00 20       	and	r0, r0
    3d70:	e9 f7       	brne	.-6      	; 0x3d6c <dwt_send_msg_w_ack+0xb8>
    3d72:	31 97       	sbiw	r30, 0x01	; 1
    3d74:	ea 19       	sub	r30, r10
    3d76:	fb 09       	sbc	r31, r11
    3d78:	ec 0d       	add	r30, r12
    3d7a:	fd 1d       	adc	r31, r13
    3d7c:	14 86       	std	Z+12, r1	; 0x0c
    3d7e:	f5 01       	movw	r30, r10
    3d80:	01 90       	ld	r0, Z+
    3d82:	00 20       	and	r0, r0
    3d84:	e9 f7       	brne	.-6      	; 0x3d80 <dwt_send_msg_w_ack+0xcc>
    3d86:	31 97       	sbiw	r30, 0x01	; 1
    3d88:	af 01       	movw	r20, r30
    3d8a:	4a 19       	sub	r20, r10
    3d8c:	5b 09       	sbc	r21, r11
    3d8e:	b5 01       	movw	r22, r10
    3d90:	c6 01       	movw	r24, r12
    3d92:	0b 96       	adiw	r24, 0x0b	; 11
    3d94:	0e 94 09 2c 	call	0x5812	; 0x5812 <strncpy>
    3d98:	4f ef       	ldi	r20, 0xFF	; 255
    3d9a:	5f ef       	ldi	r21, 0xFF	; 255
    3d9c:	ba 01       	movw	r22, r20
    3d9e:	40 93 ad 20 	sts	0x20AD, r20
    3da2:	50 93 ae 20 	sts	0x20AE, r21
    3da6:	60 93 af 20 	sts	0x20AF, r22
    3daa:	70 93 b0 20 	sts	0x20B0, r23
    3dae:	8f ef       	ldi	r24, 0xFF	; 255
    3db0:	80 93 44 2c 	sts	0x2C44, r24
    3db4:	40 e0       	ldi	r20, 0x00	; 0
    3db6:	50 e0       	ldi	r21, 0x00	; 0
    3db8:	b6 01       	movw	r22, r12
    3dba:	c7 01       	movw	r24, r14
    3dbc:	0e 94 d5 14 	call	0x29aa	; 0x29aa <dwt_writetxdata>
    3dc0:	40 e0       	ldi	r20, 0x00	; 0
    3dc2:	50 e0       	ldi	r21, 0x00	; 0
    3dc4:	60 e0       	ldi	r22, 0x00	; 0
    3dc6:	70 e0       	ldi	r23, 0x00	; 0
    3dc8:	c7 01       	movw	r24, r14
    3dca:	0e 94 0c 16 	call	0x2c18	; 0x2c18 <dwt_writetxfctrl>
    3dce:	82 e0       	ldi	r24, 0x02	; 2
    3dd0:	f2 da       	rcall	.-2588   	; 0x33b6 <dwt_starttx>
    3dd2:	0f 2e       	mov	r0, r31
    3dd4:	f0 e8       	ldi	r31, 0x80	; 128
    3dd6:	ef 2e       	mov	r14, r31
    3dd8:	f6 e0       	ldi	r31, 0x06	; 6
    3dda:	ff 2e       	mov	r15, r31
    3ddc:	f0 2d       	mov	r31, r0
    3dde:	05 c0       	rjmp	.+10     	; 0x3dea <dwt_send_msg_w_ack+0x136>
    3de0:	f7 01       	movw	r30, r14
    3de2:	80 85       	ldd	r24, Z+8	; 0x08
    3de4:	80 ff       	sbrs	r24, 0
    3de6:	fc cf       	rjmp	.-8      	; 0x3de0 <dwt_send_msg_w_ack+0x12c>
    3de8:	3a dc       	rcall	.-1932   	; 0x365e <dwt_isr>
    3dea:	80 91 ad 20 	lds	r24, 0x20AD
    3dee:	90 91 ae 20 	lds	r25, 0x20AE
    3df2:	a0 91 af 20 	lds	r26, 0x20AF
    3df6:	b0 91 b0 20 	lds	r27, 0x20B0
    3dfa:	8f 3f       	cpi	r24, 0xFF	; 255
    3dfc:	9f 4f       	sbci	r25, 0xFF	; 255
    3dfe:	af 4f       	sbci	r26, 0xFF	; 255
    3e00:	bf 4f       	sbci	r27, 0xFF	; 255
    3e02:	71 f3       	breq	.-36     	; 0x3de0 <dwt_send_msg_w_ack+0x12c>
    3e04:	80 91 44 2c 	lds	r24, 0x2C44
    3e08:	85 30       	cpi	r24, 0x05	; 5
    3e0a:	59 f4       	brne	.+22     	; 0x3e22 <dwt_send_msg_w_ack+0x16e>
    3e0c:	80 91 94 2b 	lds	r24, 0x2B94
    3e10:	90 91 fd 2a 	lds	r25, 0x2AFD
    3e14:	89 13       	cpse	r24, r25
    3e16:	05 c0       	rjmp	.+10     	; 0x3e22 <dwt_send_msg_w_ack+0x16e>
    3e18:	10 92 44 2c 	sts	0x2C44, r1
    3e1c:	8f 5f       	subi	r24, 0xFF	; 255
    3e1e:	80 93 fd 2a 	sts	0x2AFD, r24
    3e22:	80 91 44 2c 	lds	r24, 0x2C44
    3e26:	0d bf       	out	0x3d, r16	; 61
    3e28:	1e bf       	out	0x3e, r17	; 62
    3e2a:	df 91       	pop	r29
    3e2c:	cf 91       	pop	r28
    3e2e:	1f 91       	pop	r17
    3e30:	0f 91       	pop	r16
    3e32:	ff 90       	pop	r15
    3e34:	ef 90       	pop	r14
    3e36:	df 90       	pop	r13
    3e38:	cf 90       	pop	r12
    3e3a:	bf 90       	pop	r11
    3e3c:	af 90       	pop	r10
    3e3e:	08 95       	ret

00003e40 <dwt_receive_msg_w_ack>:
    3e40:	ef 92       	push	r14
    3e42:	ff 92       	push	r15
    3e44:	0f 93       	push	r16
    3e46:	1f 93       	push	r17
    3e48:	cf 93       	push	r28
    3e4a:	df 93       	push	r29
    3e4c:	cd b7       	in	r28, 0x3d	; 61
    3e4e:	de b7       	in	r29, 0x3e	; 62
    3e50:	2c 97       	sbiw	r28, 0x0c	; 12
    3e52:	cd bf       	out	0x3d, r28	; 61
    3e54:	de bf       	out	0x3e, r29	; 62
    3e56:	7c 01       	movw	r14, r24
    3e58:	8f ef       	ldi	r24, 0xFF	; 255
    3e5a:	80 93 44 2c 	sts	0x2C44, r24
    3e5e:	80 e0       	ldi	r24, 0x00	; 0
    3e60:	90 e0       	ldi	r25, 0x00	; 0
    3e62:	42 db       	rcall	.-2428   	; 0x34e8 <dwt_rxenable>
    3e64:	8f ef       	ldi	r24, 0xFF	; 255
    3e66:	9f e0       	ldi	r25, 0x0F	; 15
    3e68:	7a db       	rcall	.-2316   	; 0x355e <dwt_setrxtimeout>
    3e6a:	00 e8       	ldi	r16, 0x80	; 128
    3e6c:	16 e0       	ldi	r17, 0x06	; 6
    3e6e:	05 c0       	rjmp	.+10     	; 0x3e7a <dwt_receive_msg_w_ack+0x3a>
    3e70:	f8 01       	movw	r30, r16
    3e72:	80 85       	ldd	r24, Z+8	; 0x08
    3e74:	80 ff       	sbrs	r24, 0
    3e76:	fc cf       	rjmp	.-8      	; 0x3e70 <dwt_receive_msg_w_ack+0x30>
    3e78:	f2 db       	rcall	.-2076   	; 0x365e <dwt_isr>
    3e7a:	80 91 44 2c 	lds	r24, 0x2C44
    3e7e:	8f 3f       	cpi	r24, 0xFF	; 255
    3e80:	b9 f3       	breq	.-18     	; 0x3e70 <dwt_receive_msg_w_ack+0x30>
    3e82:	81 11       	cpse	r24, r1
    3e84:	40 c0       	rjmp	.+128    	; 0x3f06 <dwt_receive_msg_w_ack+0xc6>
    3e86:	81 e4       	ldi	r24, 0x41	; 65
    3e88:	89 83       	std	Y+1, r24	; 0x01
    3e8a:	88 e8       	ldi	r24, 0x88	; 136
    3e8c:	8a 83       	std	Y+2, r24	; 0x02
    3e8e:	80 91 94 2b 	lds	r24, 0x2B94
    3e92:	8b 83       	std	Y+3, r24	; 0x03
    3e94:	1c 82       	std	Y+4, r1	; 0x04
    3e96:	1d 82       	std	Y+5, r1	; 0x05
    3e98:	e9 e9       	ldi	r30, 0x99	; 153
    3e9a:	fb e2       	ldi	r31, 0x2B	; 43
    3e9c:	80 81       	ld	r24, Z
    3e9e:	91 81       	ldd	r25, Z+1	; 0x01
    3ea0:	9e 83       	std	Y+6, r25	; 0x06
    3ea2:	8f 83       	std	Y+7, r24	; 0x07
    3ea4:	18 86       	std	Y+8, r1	; 0x08
    3ea6:	10 d5       	rcall	.+2592   	; 0x48c8 <onepos_get_node_id>
    3ea8:	89 87       	std	Y+9, r24	; 0x09
    3eaa:	82 e3       	ldi	r24, 0x32	; 50
    3eac:	8a 87       	std	Y+10, r24	; 0x0a
    3eae:	1b 86       	std	Y+11, r1	; 0x0b
    3eb0:	1c 86       	std	Y+12, r1	; 0x0c
    3eb2:	40 e0       	ldi	r20, 0x00	; 0
    3eb4:	50 e0       	ldi	r21, 0x00	; 0
    3eb6:	be 01       	movw	r22, r28
    3eb8:	6f 5f       	subi	r22, 0xFF	; 255
    3eba:	7f 4f       	sbci	r23, 0xFF	; 255
    3ebc:	8c e0       	ldi	r24, 0x0C	; 12
    3ebe:	90 e0       	ldi	r25, 0x00	; 0
    3ec0:	0e 94 d5 14 	call	0x29aa	; 0x29aa <dwt_writetxdata>
    3ec4:	40 e0       	ldi	r20, 0x00	; 0
    3ec6:	50 e0       	ldi	r21, 0x00	; 0
    3ec8:	60 e0       	ldi	r22, 0x00	; 0
    3eca:	70 e0       	ldi	r23, 0x00	; 0
    3ecc:	8c e0       	ldi	r24, 0x0C	; 12
    3ece:	90 e0       	ldi	r25, 0x00	; 0
    3ed0:	0e 94 0c 16 	call	0x2c18	; 0x2c18 <dwt_writetxfctrl>
    3ed4:	80 e0       	ldi	r24, 0x00	; 0
    3ed6:	6f da       	rcall	.-2850   	; 0x33b6 <dwt_starttx>
    3ed8:	60 e0       	ldi	r22, 0x00	; 0
    3eda:	70 e0       	ldi	r23, 0x00	; 0
    3edc:	8f e0       	ldi	r24, 0x0F	; 15
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <dwt_read32bitoffsetreg>
    3ee4:	67 ff       	sbrs	r22, 7
    3ee6:	f8 cf       	rjmp	.-16     	; 0x3ed8 <dwt_receive_msg_w_ack+0x98>
    3ee8:	20 e8       	ldi	r18, 0x80	; 128
    3eea:	30 e0       	ldi	r19, 0x00	; 0
    3eec:	40 e0       	ldi	r20, 0x00	; 0
    3eee:	50 e0       	ldi	r21, 0x00	; 0
    3ef0:	60 e0       	ldi	r22, 0x00	; 0
    3ef2:	70 e0       	ldi	r23, 0x00	; 0
    3ef4:	8f e0       	ldi	r24, 0x0F	; 15
    3ef6:	90 e0       	ldi	r25, 0x00	; 0
    3ef8:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <dwt_write32bitoffsetreg>
    3efc:	6c e9       	ldi	r22, 0x9C	; 156
    3efe:	7b e2       	ldi	r23, 0x2B	; 43
    3f00:	c7 01       	movw	r24, r14
    3f02:	0e 94 02 2c 	call	0x5804	; 0x5804 <strcpy>
    3f06:	80 91 44 2c 	lds	r24, 0x2C44
    3f0a:	2c 96       	adiw	r28, 0x0c	; 12
    3f0c:	cd bf       	out	0x3d, r28	; 61
    3f0e:	de bf       	out	0x3e, r29	; 62
    3f10:	df 91       	pop	r29
    3f12:	cf 91       	pop	r28
    3f14:	1f 91       	pop	r17
    3f16:	0f 91       	pop	r16
    3f18:	ff 90       	pop	r15
    3f1a:	ef 90       	pop	r14
    3f1c:	08 95       	ret

00003f1e <dwt_resp_twr>:

uint8_t dwt_resp_twr(uint16_t * final_distance)
{
    3f1e:	2f 92       	push	r2
    3f20:	3f 92       	push	r3
    3f22:	4f 92       	push	r4
    3f24:	5f 92       	push	r5
    3f26:	6f 92       	push	r6
    3f28:	7f 92       	push	r7
    3f2a:	8f 92       	push	r8
    3f2c:	9f 92       	push	r9
    3f2e:	af 92       	push	r10
    3f30:	bf 92       	push	r11
    3f32:	cf 92       	push	r12
    3f34:	df 92       	push	r13
    3f36:	ef 92       	push	r14
    3f38:	ff 92       	push	r15
    3f3a:	0f 93       	push	r16
    3f3c:	1f 93       	push	r17
    3f3e:	cf 93       	push	r28
    3f40:	df 93       	push	r29
    3f42:	cd b7       	in	r28, 0x3d	; 61
    3f44:	de b7       	in	r29, 0x3e	; 62
    3f46:	ab 97       	sbiw	r28, 0x2b	; 43
    3f48:	cd bf       	out	0x3d, r28	; 61
    3f4a:	de bf       	out	0x3e, r29	; 62
    3f4c:	1c 01       	movw	r2, r24
	rx_flag = -1;
    3f4e:	8f ef       	ldi	r24, 0xFF	; 255
    3f50:	80 93 44 2c 	sts	0x2C44, r24
	/* Hold copies of computed time of flight and distance here for reference so that it can be examined at a debug breakpoint. */
	double tof;
	double distance;
	
	uint8_t tx_resp_msg[10+2+2];
	tx_resp_msg[0] = 0x41; //MSG Sequence start
    3f54:	81 e4       	ldi	r24, 0x41	; 65
    3f56:	89 83       	std	Y+1, r24	; 0x01
	tx_resp_msg[1] = 0x88; //MSG sequence start
    3f58:	88 e8       	ldi	r24, 0x88	; 136
    3f5a:	8a 83       	std	Y+2, r24	; 0x02
	tx_resp_msg[2] = msg_counter; //Sequence number
    3f5c:	80 91 fd 2a 	lds	r24, 0x2AFD
    3f60:	8b 83       	std	Y+3, r24	; 0x03
	tx_resp_msg[3] = 0x00; //PAN ID MSB
    3f62:	1c 82       	std	Y+4, r1	; 0x04
	tx_resp_msg[4] = 0x00; //PAN ID LSB
    3f64:	1d 82       	std	Y+5, r1	; 0x05
	tx_resp_msg[5] = (uint8_t)(uwb_rx_message.source_address >> 8);; //Dest address MSB
    3f66:	e9 e9       	ldi	r30, 0x99	; 153
    3f68:	fb e2       	ldi	r31, 0x2B	; 43
    3f6a:	80 81       	ld	r24, Z
    3f6c:	91 81       	ldd	r25, Z+1	; 0x01
    3f6e:	9e 83       	std	Y+6, r25	; 0x06
	tx_resp_msg[6] = (uint8_t)(uwb_rx_message.source_address); //Dest address LSB
    3f70:	8f 83       	std	Y+7, r24	; 0x07
	tx_resp_msg[7] = 0x0; //Source address MSB
    3f72:	18 86       	std	Y+8, r1	; 0x08
	tx_resp_msg[8] = (uint8_t)onepos_get_node_id(); //Source address LSB
    3f74:	a9 d4       	rcall	.+2386   	; 0x48c8 <onepos_get_node_id>
    3f76:	89 87       	std	Y+9, r24	; 0x09
	tx_resp_msg[9] = DECA_RESP_MSG; //type of message code
    3f78:	80 e5       	ldi	r24, 0x50	; 80
    3f7a:	8a 87       	std	Y+10, r24	; 0x0a
	tx_resp_msg[10] = 0x00;
    3f7c:	1b 86       	std	Y+11, r1	; 0x0b
	tx_resp_msg[11] = 0x00;
    3f7e:	1c 86       	std	Y+12, r1	; 0x0c
	tx_resp_msg[12] = 0x00; //CRC
    3f80:	1d 86       	std	Y+13, r1	; 0x0d
	tx_resp_msg[13] = 0x00; //CRC
    3f82:	1e 86       	std	Y+14, r1	; 0x0e
	
	/* Set preamble timeout for expected frames. See NOTE 6 below. */
	//dwt_setpreambledetecttimeout(PRE_TIMEOUT);

	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(0xffff);
    3f84:	8f ef       	ldi	r24, 0xFF	; 255
    3f86:	9f ef       	ldi	r25, 0xFF	; 255
    3f88:	ea da       	rcall	.-2604   	; 0x355e <dwt_setrxtimeout>
	//dwt_setrxtimeout(0xff);

	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
    3f8a:	80 e0       	ldi	r24, 0x00	; 0
    3f8c:	90 e0       	ldi	r25, 0x00	; 0
    3f8e:	ac da       	rcall	.-2728   	; 0x34e8 <dwt_rxenable>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    3f90:	00 e8       	ldi	r16, 0x80	; 128
    3f92:	16 e0       	ldi	r17, 0x06	; 6

	while (rx_flag == -1)
    3f94:	06 c0       	rjmp	.+12     	; 0x3fa2 <dwt_resp_twr+0x84>
    3f96:	d8 01       	movw	r26, r16
    3f98:	18 96       	adiw	r26, 0x08	; 8
    3f9a:	8c 91       	ld	r24, X
	{
		if (ioport_get_pin_level(UWB_INTERRUPT))
    3f9c:	80 ff       	sbrs	r24, 0
    3f9e:	fb cf       	rjmp	.-10     	; 0x3f96 <dwt_resp_twr+0x78>
		{
			dwt_isr();
    3fa0:	5e db       	rcall	.-2372   	; 0x365e <dwt_isr>
	//dwt_setrxtimeout(0xff);

	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);

	while (rx_flag == -1)
    3fa2:	80 91 44 2c 	lds	r24, 0x2C44
    3fa6:	8f 3f       	cpi	r24, 0xFF	; 255
    3fa8:	b1 f3       	breq	.-20     	; 0x3f96 <dwt_resp_twr+0x78>
		{
			dwt_isr();
		}
	}
	
	if (rx_flag == UWB_RX_POLL)
    3faa:	86 30       	cpi	r24, 0x06	; 6
    3fac:	09 f0       	breq	.+2      	; 0x3fb0 <dwt_resp_twr+0x92>
    3fae:	2a c1       	rjmp	.+596    	; 0x4204 <dwt_resp_twr+0x2e6>
	{
		uint32 resp_tx_time;
		int ret;

		/* Retrieve poll reception timestamp. */
		poll_rx_ts = get_rx_timestamp_u64();
    3fb0:	25 de       	rcall	.-950    	; 0x3bfc <get_rx_timestamp_u64>
    3fb2:	42 2e       	mov	r4, r18
    3fb4:	53 2e       	mov	r5, r19
    3fb6:	64 2e       	mov	r6, r20
    3fb8:	75 2e       	mov	r7, r21

		/* Set send time for response. See NOTE 9 below. */
		resp_tx_time = (uint64_t)(poll_rx_ts + (POLL_RX_TO_RESP_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
    3fba:	44 5c       	subi	r20, 0xC4	; 196
    3fbc:	50 4f       	sbci	r21, 0xF0	; 240
    3fbe:	6f 4f       	sbci	r22, 0xFF	; 255
    3fc0:	7f 4f       	sbci	r23, 0xFF	; 255
    3fc2:	8f 4f       	sbci	r24, 0xFF	; 255
    3fc4:	9f 4f       	sbci	r25, 0xFF	; 255
    3fc6:	08 e0       	ldi	r16, 0x08	; 8
    3fc8:	0e 94 ce 2b 	call	0x579c	; 0x579c <__lshrdi3>
		dwt_setdelayedtrxtime(resp_tx_time);
    3fcc:	62 2f       	mov	r22, r18
    3fce:	73 2f       	mov	r23, r19
    3fd0:	84 2f       	mov	r24, r20
    3fd2:	95 2f       	mov	r25, r21
    3fd4:	e8 d9       	rcall	.-3120   	; 0x33a6 <dwt_setdelayedtrxtime>
		
		/* Set expected delay and timeout for final message reception. See NOTE 4 and 5 below. */
		dwt_setrxaftertxdelay(RESP_TX_TO_FINAL_RX_DLY_UUS);
    3fd6:	64 ef       	ldi	r22, 0xF4	; 244
    3fd8:	71 e0       	ldi	r23, 0x01	; 1
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	90 e0       	ldi	r25, 0x00	; 0
    3fde:	d9 d8       	rcall	.-3662   	; 0x3192 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(FINAL_RX_TIMEOUT_UUS);
    3fe0:	84 ee       	ldi	r24, 0xE4	; 228
    3fe2:	9c e0       	ldi	r25, 0x0C	; 12
    3fe4:	bc da       	rcall	.-2696   	; 0x355e <dwt_setrxtimeout>

		/* Write and send the response message. See NOTE 10 below.*/
		tx_resp_msg[ALL_MSG_SN_IDX] = msg_counter;
    3fe6:	80 91 fd 2a 	lds	r24, 0x2AFD
    3fea:	8b 83       	std	Y+3, r24	; 0x03
		dwt_writetxdata(sizeof(tx_resp_msg), tx_resp_msg, 0); /* Zero offset in TX buffer. */
    3fec:	40 e0       	ldi	r20, 0x00	; 0
    3fee:	50 e0       	ldi	r21, 0x00	; 0
    3ff0:	be 01       	movw	r22, r28
    3ff2:	6f 5f       	subi	r22, 0xFF	; 255
    3ff4:	7f 4f       	sbci	r23, 0xFF	; 255
    3ff6:	8e e0       	ldi	r24, 0x0E	; 14
    3ff8:	90 e0       	ldi	r25, 0x00	; 0
    3ffa:	0e 94 d5 14 	call	0x29aa	; 0x29aa <dwt_writetxdata>
		dwt_writetxfctrl(sizeof(tx_resp_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
    3ffe:	41 e0       	ldi	r20, 0x01	; 1
    4000:	50 e0       	ldi	r21, 0x00	; 0
    4002:	60 e0       	ldi	r22, 0x00	; 0
    4004:	70 e0       	ldi	r23, 0x00	; 0
    4006:	8e e0       	ldi	r24, 0x0E	; 14
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	0e 94 0c 16 	call	0x2c18	; 0x2c18 <dwt_writetxfctrl>
		
		ret = dwt_starttx(DWT_START_TX_DELAYED | DWT_RESPONSE_EXPECTED);
    400e:	83 e0       	ldi	r24, 0x03	; 3
    4010:	d2 d9       	rcall	.-3164   	; 0x33b6 <dwt_starttx>
		
		/* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 11 below. */
		if (ret == DWT_ERROR)
    4012:	01 96       	adiw	r24, 0x01	; 1
    4014:	31 f4       	brne	.+12     	; 0x4022 <dwt_resp_twr+0x104>
		{
			printf("DWT_ERROR\n");
    4016:	8f e9       	ldi	r24, 0x9F	; 159
    4018:	92 e2       	ldi	r25, 0x22	; 34
    401a:	0e 94 29 2c 	call	0x5852	; 0x5852 <puts>
			return UWB_RX_FAILED;
    401e:	82 e0       	ldi	r24, 0x02	; 2
    4020:	fd c0       	rjmp	.+506    	; 0x421c <dwt_resp_twr+0x2fe>
		}
		
		rx_flag = -1;
    4022:	8f ef       	ldi	r24, 0xFF	; 255
    4024:	80 93 44 2c 	sts	0x2C44, r24
    4028:	00 e8       	ldi	r16, 0x80	; 128
    402a:	16 e0       	ldi	r17, 0x06	; 6
		
		while (rx_flag == -1)
    402c:	05 c0       	rjmp	.+10     	; 0x4038 <dwt_resp_twr+0x11a>
    402e:	f8 01       	movw	r30, r16
    4030:	80 85       	ldd	r24, Z+8	; 0x08
		{
			if (ioport_get_pin_level(UWB_INTERRUPT))
    4032:	80 ff       	sbrs	r24, 0
    4034:	fc cf       	rjmp	.-8      	; 0x402e <dwt_resp_twr+0x110>
			{
				dwt_isr();
    4036:	13 db       	rcall	.-2522   	; 0x365e <dwt_isr>
			return UWB_RX_FAILED;
		}
		
		rx_flag = -1;
		
		while (rx_flag == -1)
    4038:	80 91 44 2c 	lds	r24, 0x2C44
    403c:	8f 3f       	cpi	r24, 0xFF	; 255
    403e:	b9 f3       	breq	.-18     	; 0x402e <dwt_resp_twr+0x110>
			{
				dwt_isr();
			}
		}
		
		if (rx_flag == UWB_RX_FINAL)
    4040:	88 30       	cpi	r24, 0x08	; 8
    4042:	09 f0       	breq	.+2      	; 0x4046 <dwt_resp_twr+0x128>
    4044:	d2 c0       	rjmp	.+420    	; 0x41ea <dwt_resp_twr+0x2cc>
static uint64_t get_tx_timestamp_u64(void)
	{
		uint8 ts_tab[5];
		uint64_t ts = 0;
		int i;
		dwt_readtxtimestamp(ts_tab);
    4046:	8e 01       	movw	r16, r28
    4048:	01 5f       	subi	r16, 0xF1	; 241
    404a:	1f 4f       	sbci	r17, 0xFF	; 255
    404c:	c8 01       	movw	r24, r16
    404e:	0e 94 2d 15 	call	0x2a5a	; 0x2a5a <dwt_readtxtimestamp>
    4052:	fe 01       	movw	r30, r28
    4054:	74 96       	adiw	r30, 0x14	; 20
    4056:	d8 01       	movw	r26, r16
	* @return  64-bit value of the read time-stamp.
	*/
static uint64_t get_tx_timestamp_u64(void)
	{
		uint8 ts_tab[5];
		uint64_t ts = 0;
    4058:	10 e0       	ldi	r17, 0x00	; 0
    405a:	00 e0       	ldi	r16, 0x00	; 0
    405c:	f1 2c       	mov	r15, r1
    405e:	e1 2c       	mov	r14, r1
    4060:	60 e0       	ldi	r22, 0x00	; 0
    4062:	70 e0       	ldi	r23, 0x00	; 0
    4064:	80 e0       	ldi	r24, 0x00	; 0
    4066:	90 e0       	ldi	r25, 0x00	; 0
		int i;
		dwt_readtxtimestamp(ts_tab);
		for (i = 4; i >= 0; i--)
		{
			ts <<= 8;
    4068:	21 2f       	mov	r18, r17
    406a:	30 2f       	mov	r19, r16
    406c:	4f 2d       	mov	r20, r15
    406e:	5e 2d       	mov	r21, r14
    4070:	08 e0       	ldi	r16, 0x08	; 8
    4072:	0e 94 b3 2b 	call	0x5766	; 0x5766 <__ashldi3>
			ts |= ts_tab[i];
    4076:	12 91       	ld	r17, -Z
    4078:	12 2b       	or	r17, r18
    407a:	03 2f       	mov	r16, r19
    407c:	f4 2e       	mov	r15, r20
    407e:	e5 2e       	mov	r14, r21
	{
		uint8 ts_tab[5];
		uint64_t ts = 0;
		int i;
		dwt_readtxtimestamp(ts_tab);
		for (i = 4; i >= 0; i--)
    4080:	ea 17       	cp	r30, r26
    4082:	fb 07       	cpc	r31, r27
    4084:	89 f7       	brne	.-30     	; 0x4068 <dwt_resp_twr+0x14a>
			double Ra, Rb, Da, Db;
			int64_t tof_dtu;

			/* Retrieve response transmission and final reception timestamps. */
			resp_tx_ts = get_tx_timestamp_u64();
			final_rx_ts = get_rx_timestamp_u64();
    4086:	ba dd       	rcall	.-1164   	; 0x3bfc <get_rx_timestamp_u64>
    4088:	2c 8f       	std	Y+28, r18	; 0x1c
    408a:	3d 8f       	std	Y+29, r19	; 0x1d
    408c:	4e 8f       	std	Y+30, r20	; 0x1e
    408e:	5f 8f       	std	Y+31, r21	; 0x1f
    4090:	68 a3       	std	Y+32, r22	; 0x20
    4092:	79 a3       	std	Y+33, r23	; 0x21
    4094:	8a a3       	std	Y+34, r24	; 0x22
    4096:	9b a3       	std	Y+35, r25	; 0x23

			/* Get timestamps embedded in the final message. */
			final_msg_get_ts(&rx_buffer[FINAL_MSG_POLL_TX_TS_IDX], &poll_tx_ts);
    4098:	be 01       	movw	r22, r28
    409a:	68 5e       	subi	r22, 0xE8	; 232
    409c:	7f 4f       	sbci	r23, 0xFF	; 255
    409e:	88 e0       	ldi	r24, 0x08	; 8
    40a0:	9b e2       	ldi	r25, 0x2B	; 43
    40a2:	b9 dc       	rcall	.-1678   	; 0x3a16 <final_msg_get_ts>
			final_msg_get_ts(&rx_buffer[FINAL_MSG_RESP_RX_TS_IDX], &resp_rx_ts);
    40a4:	be 01       	movw	r22, r28
    40a6:	6c 5e       	subi	r22, 0xEC	; 236
    40a8:	7f 4f       	sbci	r23, 0xFF	; 255
    40aa:	8c e0       	ldi	r24, 0x0C	; 12
    40ac:	9b e2       	ldi	r25, 0x2B	; 43
    40ae:	b3 dc       	rcall	.-1690   	; 0x3a16 <final_msg_get_ts>
			final_msg_get_ts(&rx_buffer[FINAL_MSG_FINAL_TX_TS_IDX], &final_tx_ts);
    40b0:	be 01       	movw	r22, r28
    40b2:	61 5f       	subi	r22, 0xF1	; 241
    40b4:	7f 4f       	sbci	r23, 0xFF	; 255
    40b6:	80 e1       	ldi	r24, 0x10	; 16
    40b8:	9b e2       	ldi	r25, 0x2B	; 43
    40ba:	ad dc       	rcall	.-1702   	; 0x3a16 <final_msg_get_ts>

			/* Compute time of flight. 32-bit subtractions give correct answers even if clock has wrapped. See NOTE 12 below. */
			poll_rx_ts_32 = (uint32)poll_rx_ts;
			resp_tx_ts_32 = (uint32)resp_tx_ts;
    40bc:	1c a3       	std	Y+36, r17	; 0x24
    40be:	0d a3       	std	Y+37, r16	; 0x25
    40c0:	fe a2       	std	Y+38, r15	; 0x26
    40c2:	ef a2       	std	Y+39, r14	; 0x27
			final_rx_ts_32 = (uint32)final_rx_ts;
			Ra = (double)(resp_rx_ts - poll_tx_ts);
    40c4:	2c 89       	ldd	r18, Y+20	; 0x14
    40c6:	3d 89       	ldd	r19, Y+21	; 0x15
    40c8:	4e 89       	ldd	r20, Y+22	; 0x16
    40ca:	5f 89       	ldd	r21, Y+23	; 0x17
    40cc:	28 a7       	std	Y+40, r18	; 0x28
    40ce:	39 a7       	std	Y+41, r19	; 0x29
    40d0:	4a a7       	std	Y+42, r20	; 0x2a
    40d2:	5b a7       	std	Y+43, r21	; 0x2b
    40d4:	88 8d       	ldd	r24, Y+24	; 0x18
    40d6:	99 8d       	ldd	r25, Y+25	; 0x19
    40d8:	aa 8d       	ldd	r26, Y+26	; 0x1a
    40da:	bb 8d       	ldd	r27, Y+27	; 0x1b
    40dc:	28 1b       	sub	r18, r24
    40de:	39 0b       	sbc	r19, r25
    40e0:	4a 0b       	sbc	r20, r26
    40e2:	5b 0b       	sbc	r21, r27
    40e4:	ca 01       	movw	r24, r20
    40e6:	b9 01       	movw	r22, r18
    40e8:	0e 94 e7 29 	call	0x53ce	; 0x53ce <__floatunsisf>
    40ec:	6b 01       	movw	r12, r22
    40ee:	7c 01       	movw	r14, r24
			Rb = (double)(final_rx_ts_32 - resp_tx_ts_32);
    40f0:	6c 8d       	ldd	r22, Y+28	; 0x1c
    40f2:	7d 8d       	ldd	r23, Y+29	; 0x1d
    40f4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    40f6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    40f8:	2c a1       	ldd	r18, Y+36	; 0x24
    40fa:	3d a1       	ldd	r19, Y+37	; 0x25
    40fc:	4e a1       	ldd	r20, Y+38	; 0x26
    40fe:	5f a1       	ldd	r21, Y+39	; 0x27
    4100:	62 1b       	sub	r22, r18
    4102:	73 0b       	sbc	r23, r19
    4104:	84 0b       	sbc	r24, r20
    4106:	95 0b       	sbc	r25, r21
    4108:	0e 94 e7 29 	call	0x53ce	; 0x53ce <__floatunsisf>
    410c:	6c 8f       	std	Y+28, r22	; 0x1c
    410e:	7d 8f       	std	Y+29, r23	; 0x1d
    4110:	8e 8f       	std	Y+30, r24	; 0x1e
    4112:	9f 8f       	std	Y+31, r25	; 0x1f
			Da = (double)(final_tx_ts - resp_rx_ts);
    4114:	8f 85       	ldd	r24, Y+15	; 0x0f
    4116:	98 89       	ldd	r25, Y+16	; 0x10
    4118:	a9 89       	ldd	r26, Y+17	; 0x11
    411a:	ba 89       	ldd	r27, Y+18	; 0x12
    411c:	bc 01       	movw	r22, r24
    411e:	cd 01       	movw	r24, r26
    4120:	28 a5       	ldd	r18, Y+40	; 0x28
    4122:	39 a5       	ldd	r19, Y+41	; 0x29
    4124:	4a a5       	ldd	r20, Y+42	; 0x2a
    4126:	5b a5       	ldd	r21, Y+43	; 0x2b
    4128:	62 1b       	sub	r22, r18
    412a:	73 0b       	sbc	r23, r19
    412c:	84 0b       	sbc	r24, r20
    412e:	95 0b       	sbc	r25, r21
    4130:	0e 94 e7 29 	call	0x53ce	; 0x53ce <__floatunsisf>
    4134:	68 a7       	std	Y+40, r22	; 0x28
    4136:	79 a7       	std	Y+41, r23	; 0x29
    4138:	8a a7       	std	Y+42, r24	; 0x2a
    413a:	9b a7       	std	Y+43, r25	; 0x2b
			Db = (double)(resp_tx_ts_32 - poll_rx_ts_32);
    413c:	6c a1       	ldd	r22, Y+36	; 0x24
    413e:	7d a1       	ldd	r23, Y+37	; 0x25
    4140:	8e a1       	ldd	r24, Y+38	; 0x26
    4142:	9f a1       	ldd	r25, Y+39	; 0x27
    4144:	64 19       	sub	r22, r4
    4146:	75 09       	sbc	r23, r5
    4148:	86 09       	sbc	r24, r6
    414a:	97 09       	sbc	r25, r7
    414c:	0e 94 e7 29 	call	0x53ce	; 0x53ce <__floatunsisf>
    4150:	2b 01       	movw	r4, r22
    4152:	3c 01       	movw	r6, r24
			tof_dtu = (int64_t)((Ra * Rb - Da * Db) / (Ra + Rb + Da + Db));
    4154:	2c 8d       	ldd	r18, Y+28	; 0x1c
    4156:	3d 8d       	ldd	r19, Y+29	; 0x1d
    4158:	4e 8d       	ldd	r20, Y+30	; 0x1e
    415a:	5f 8d       	ldd	r21, Y+31	; 0x1f
    415c:	c7 01       	movw	r24, r14
    415e:	b6 01       	movw	r22, r12
    4160:	0e 94 c3 2a 	call	0x5586	; 0x5586 <__mulsf3>
    4164:	4b 01       	movw	r8, r22
    4166:	5c 01       	movw	r10, r24
    4168:	a3 01       	movw	r20, r6
    416a:	92 01       	movw	r18, r4
    416c:	68 a5       	ldd	r22, Y+40	; 0x28
    416e:	79 a5       	ldd	r23, Y+41	; 0x29
    4170:	8a a5       	ldd	r24, Y+42	; 0x2a
    4172:	9b a5       	ldd	r25, Y+43	; 0x2b
    4174:	0e 94 c3 2a 	call	0x5586	; 0x5586 <__mulsf3>
    4178:	9b 01       	movw	r18, r22
    417a:	ac 01       	movw	r20, r24
    417c:	c5 01       	movw	r24, r10
    417e:	b4 01       	movw	r22, r8
    4180:	ef d7       	rcall	.+4062   	; 0x5160 <__subsf3>
    4182:	4b 01       	movw	r8, r22
    4184:	5c 01       	movw	r10, r24
    4186:	2c 8d       	ldd	r18, Y+28	; 0x1c
    4188:	3d 8d       	ldd	r19, Y+29	; 0x1d
    418a:	4e 8d       	ldd	r20, Y+30	; 0x1e
    418c:	5f 8d       	ldd	r21, Y+31	; 0x1f
    418e:	c7 01       	movw	r24, r14
    4190:	b6 01       	movw	r22, r12
    4192:	e7 d7       	rcall	.+4046   	; 0x5162 <__addsf3>
    4194:	28 a5       	ldd	r18, Y+40	; 0x28
    4196:	39 a5       	ldd	r19, Y+41	; 0x29
    4198:	4a a5       	ldd	r20, Y+42	; 0x2a
    419a:	5b a5       	ldd	r21, Y+43	; 0x2b
    419c:	e2 d7       	rcall	.+4036   	; 0x5162 <__addsf3>
    419e:	a3 01       	movw	r20, r6
    41a0:	92 01       	movw	r18, r4
    41a2:	df d7       	rcall	.+4030   	; 0x5162 <__addsf3>
    41a4:	9b 01       	movw	r18, r22
    41a6:	ac 01       	movw	r20, r24
    41a8:	c5 01       	movw	r24, r10
    41aa:	b4 01       	movw	r22, r8
    41ac:	0e 94 15 29 	call	0x522a	; 0x522a <__divsf3>
    41b0:	0e 94 7d 29 	call	0x52fa	; 0x52fa <__fixsfdi>

			tof = tof_dtu * DWT_TIME_UNITS;
    41b4:	0e 94 e3 29 	call	0x53c6	; 0x53c6 <__floatdisf>
    41b8:	22 ec       	ldi	r18, 0xC2	; 194
    41ba:	38 ea       	ldi	r19, 0xA8	; 168
    41bc:	49 e8       	ldi	r20, 0x89	; 137
    41be:	5d e2       	ldi	r21, 0x2D	; 45
    41c0:	0e 94 c3 2a 	call	0x5586	; 0x5586 <__mulsf3>
			distance = tof * SPEED_OF_LIGHT;
    41c4:	29 ec       	ldi	r18, 0xC9	; 201
    41c6:	38 ee       	ldi	r19, 0xE8	; 232
    41c8:	4e e8       	ldi	r20, 0x8E	; 142
    41ca:	5d e4       	ldi	r21, 0x4D	; 77
    41cc:	0e 94 c3 2a 	call	0x5586	; 0x5586 <__mulsf3>
			printf("DIST: %d mm\n", (uint16_t)(distance*100));
			printf("poll_tx_ts: %lX%lX, resp_rx_ts: %lX%lX, final_tx_ts: %lX%lX\n",(uint32_t)(poll_tx_ts >> 32),(uint32_t)(poll_tx_ts), (uint32_t)(resp_rx_ts>>32), (uint32_t)(resp_rx_ts) ,(uint32_t)(final_tx_ts>>32), (uint32_t)(final_tx_ts));
			printf("poll_rx_ts: %lX, resp_tx_ts: %lX, final_rx_ts: %lX\n\n",poll_rx_ts_32,resp_tx_ts_32,final_rx_ts_32);
			#endif 
			
			*final_distance = (uint16_t)(distance*100);
    41d0:	20 e0       	ldi	r18, 0x00	; 0
    41d2:	30 e0       	ldi	r19, 0x00	; 0
    41d4:	48 ec       	ldi	r20, 0xC8	; 200
    41d6:	52 e4       	ldi	r21, 0x42	; 66
    41d8:	0e 94 c3 2a 	call	0x5586	; 0x5586 <__mulsf3>
    41dc:	0e 94 b7 29 	call	0x536e	; 0x536e <__fixunssfsi>
    41e0:	d1 01       	movw	r26, r2
    41e2:	6d 93       	st	X+, r22
    41e4:	7c 93       	st	X, r23
			return UWB_RX_OK;
    41e6:	80 e0       	ldi	r24, 0x00	; 0
    41e8:	19 c0       	rjmp	.+50     	; 0x421c <dwt_resp_twr+0x2fe>
			
		}
		else
		{
			/* Clear RX error/timeout events in the DW1000 status register. */
			dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
    41ea:	20 e0       	ldi	r18, 0x00	; 0
    41ec:	30 e9       	ldi	r19, 0x90	; 144
    41ee:	47 e2       	ldi	r20, 0x27	; 39
    41f0:	54 e2       	ldi	r21, 0x24	; 36
    41f2:	60 e0       	ldi	r22, 0x00	; 0
    41f4:	70 e0       	ldi	r23, 0x00	; 0
    41f6:	8f e0       	ldi	r24, 0x0F	; 15
    41f8:	90 e0       	ldi	r25, 0x00	; 0
    41fa:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <dwt_write32bitoffsetreg>

			/* Reset RX to properly reinitialise LDE operation. */
			dwt_rxreset();
    41fe:	22 da       	rcall	.-3004   	; 0x3644 <dwt_rxreset>

		/* Reset RX to properly reinitialise LDE operation. */
		dwt_rxreset();
	}
	
	return UWB_RX_FAILED;
    4200:	82 e0       	ldi	r24, 0x02	; 2
    4202:	0c c0       	rjmp	.+24     	; 0x421c <dwt_resp_twr+0x2fe>

	}
	else
	{
		/* Clear RX error/timeout events in the DW1000 status register. */
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
    4204:	20 e0       	ldi	r18, 0x00	; 0
    4206:	30 e9       	ldi	r19, 0x90	; 144
    4208:	47 e2       	ldi	r20, 0x27	; 39
    420a:	54 e2       	ldi	r21, 0x24	; 36
    420c:	60 e0       	ldi	r22, 0x00	; 0
    420e:	70 e0       	ldi	r23, 0x00	; 0
    4210:	8f e0       	ldi	r24, 0x0F	; 15
    4212:	90 e0       	ldi	r25, 0x00	; 0
    4214:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <dwt_write32bitoffsetreg>

		/* Reset RX to properly reinitialise LDE operation. */
		dwt_rxreset();
    4218:	15 da       	rcall	.-3030   	; 0x3644 <dwt_rxreset>
	}
	
	return UWB_RX_FAILED;
    421a:	82 e0       	ldi	r24, 0x02	; 2
}
    421c:	ab 96       	adiw	r28, 0x2b	; 43
    421e:	cd bf       	out	0x3d, r28	; 61
    4220:	de bf       	out	0x3e, r29	; 62
    4222:	df 91       	pop	r29
    4224:	cf 91       	pop	r28
    4226:	1f 91       	pop	r17
    4228:	0f 91       	pop	r16
    422a:	ff 90       	pop	r15
    422c:	ef 90       	pop	r14
    422e:	df 90       	pop	r13
    4230:	cf 90       	pop	r12
    4232:	bf 90       	pop	r11
    4234:	af 90       	pop	r10
    4236:	9f 90       	pop	r9
    4238:	8f 90       	pop	r8
    423a:	7f 90       	pop	r7
    423c:	6f 90       	pop	r6
    423e:	5f 90       	pop	r5
    4240:	4f 90       	pop	r4
    4242:	3f 90       	pop	r3
    4244:	2f 90       	pop	r2
    4246:	08 95       	ret

00004248 <deca_sleep>:

#include "../include/deca_device_api.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_sleep(unsigned int time_ms)
{
    4248:	af 92       	push	r10
    424a:	bf 92       	push	r11
    424c:	cf 92       	push	r12
    424e:	df 92       	push	r13
    4250:	ef 92       	push	r14
    4252:	ff 92       	push	r15
    4254:	0f 93       	push	r16
    4256:	1f 93       	push	r17
    4258:	cf 93       	push	r28
    425a:	df 93       	push	r29
    delay_ms(time_ms);
    425c:	a1 2c       	mov	r10, r1
    425e:	0f 2e       	mov	r0, r31
    4260:	fc e6       	ldi	r31, 0x6C	; 108
    4262:	bf 2e       	mov	r11, r31
    4264:	f0 2d       	mov	r31, r0
    4266:	0f 2e       	mov	r0, r31
    4268:	fc ed       	ldi	r31, 0xDC	; 220
    426a:	cf 2e       	mov	r12, r31
    426c:	f0 2d       	mov	r31, r0
    426e:	68 94       	set
    4270:	dd 24       	eor	r13, r13
    4272:	d1 f8       	bld	r13, 1
    4274:	e1 2c       	mov	r14, r1
    4276:	f1 2c       	mov	r15, r1
    4278:	00 e0       	ldi	r16, 0x00	; 0
    427a:	10 e0       	ldi	r17, 0x00	; 0
    427c:	28 2f       	mov	r18, r24
    427e:	39 2f       	mov	r19, r25
    4280:	40 e0       	ldi	r20, 0x00	; 0
    4282:	50 e0       	ldi	r21, 0x00	; 0
    4284:	60 e0       	ldi	r22, 0x00	; 0
    4286:	70 e0       	ldi	r23, 0x00	; 0
    4288:	80 e0       	ldi	r24, 0x00	; 0
    428a:	90 e0       	ldi	r25, 0x00	; 0
    428c:	0e 94 62 2b 	call	0x56c4	; 0x56c4 <__muldi3>
    4290:	29 51       	subi	r18, 0x19	; 25
    4292:	3c 4f       	sbci	r19, 0xFC	; 252
    4294:	4f 4f       	sbci	r20, 0xFF	; 255
    4296:	5f 4f       	sbci	r21, 0xFF	; 255
    4298:	6f 4f       	sbci	r22, 0xFF	; 255
    429a:	7f 4f       	sbci	r23, 0xFF	; 255
    429c:	8f 4f       	sbci	r24, 0xFF	; 255
    429e:	9f 4f       	sbci	r25, 0xFF	; 255
    42a0:	0e 94 24 2a 	call	0x5448	; 0x5448 <__floatundisf>
    42a4:	20 e0       	ldi	r18, 0x00	; 0
    42a6:	30 e8       	ldi	r19, 0x80	; 128
    42a8:	4b eb       	ldi	r20, 0xBB	; 187
    42aa:	55 e4       	ldi	r21, 0x45	; 69
    42ac:	be d7       	rcall	.+3964   	; 0x522a <__divsf3>
    42ae:	0e 94 82 29 	call	0x5304	; 0x5304 <__fixunssfdi>
    42b2:	f2 2f       	mov	r31, r18
    42b4:	e3 2f       	mov	r30, r19
    42b6:	8f 2f       	mov	r24, r31
    42b8:	9e 2f       	mov	r25, r30
    42ba:	a4 2f       	mov	r26, r20
    42bc:	b5 2f       	mov	r27, r21
    42be:	01 97       	sbiw	r24, 0x01	; 1
    42c0:	a1 09       	sbc	r26, r1
    42c2:	b1 09       	sbc	r27, r1
    42c4:	00 97       	sbiw	r24, 0x00	; 0
    42c6:	a1 05       	cpc	r26, r1
    42c8:	b1 05       	cpc	r27, r1
    42ca:	c9 f7       	brne	.-14     	; 0x42be <deca_sleep+0x76>
}
    42cc:	df 91       	pop	r29
    42ce:	cf 91       	pop	r28
    42d0:	1f 91       	pop	r17
    42d2:	0f 91       	pop	r16
    42d4:	ff 90       	pop	r15
    42d6:	ef 90       	pop	r14
    42d8:	df 90       	pop	r13
    42da:	cf 90       	pop	r12
    42dc:	bf 90       	pop	r11
    42de:	af 90       	pop	r10
    42e0:	08 95       	ret

000042e2 <openspi>:
	spi_disable(&SPIC);


	return 0;

} // end closespi()
    42e2:	cf 92       	push	r12
    42e4:	df 92       	push	r13
    42e6:	ef 92       	push	r14
    42e8:	ff 92       	push	r15
    42ea:	0f 93       	push	r16
    42ec:	1f 93       	push	r17
    42ee:	84 e1       	ldi	r24, 0x14	; 20
    42f0:	80 93 43 2c 	sts	0x2C43, r24
    42f4:	80 ec       	ldi	r24, 0xC0	; 192
    42f6:	98 e0       	ldi	r25, 0x08	; 8
    42f8:	0e 94 40 01 	call	0x280	; 0x280 <spi_master_init>
    42fc:	c1 2c       	mov	r12, r1
    42fe:	d1 2c       	mov	r13, r1
    4300:	76 01       	movw	r14, r12
    4302:	00 e2       	ldi	r16, 0x20	; 32
    4304:	11 ea       	ldi	r17, 0xA1	; 161
    4306:	27 e0       	ldi	r18, 0x07	; 7
    4308:	30 e0       	ldi	r19, 0x00	; 0
    430a:	40 e0       	ldi	r20, 0x00	; 0
    430c:	63 e4       	ldi	r22, 0x43	; 67
    430e:	7c e2       	ldi	r23, 0x2C	; 44
    4310:	80 ec       	ldi	r24, 0xC0	; 192
    4312:	98 e0       	ldi	r25, 0x08	; 8
    4314:	0e 94 59 01 	call	0x2b2	; 0x2b2 <spi_master_setup_device>
    4318:	e0 ec       	ldi	r30, 0xC0	; 192
    431a:	f8 e0       	ldi	r31, 0x08	; 8
    431c:	80 81       	ld	r24, Z
    431e:	80 64       	ori	r24, 0x40	; 64
    4320:	80 83       	st	Z, r24
    4322:	80 e0       	ldi	r24, 0x00	; 0
    4324:	90 e0       	ldi	r25, 0x00	; 0
    4326:	1f 91       	pop	r17
    4328:	0f 91       	pop	r16
    432a:	ff 90       	pop	r15
    432c:	ef 90       	pop	r14
    432e:	df 90       	pop	r13
    4330:	cf 90       	pop	r12
    4332:	08 95       	ret

00004334 <fast_spi>:
    4334:	cf 92       	push	r12
    4336:	df 92       	push	r13
    4338:	ef 92       	push	r14
    433a:	ff 92       	push	r15
    433c:	0f 93       	push	r16
    433e:	1f 93       	push	r17
    4340:	c1 2c       	mov	r12, r1
    4342:	d1 2c       	mov	r13, r1
    4344:	76 01       	movw	r14, r12
    4346:	00 ec       	ldi	r16, 0xC0	; 192
    4348:	11 ee       	ldi	r17, 0xE1	; 225
    434a:	24 ee       	ldi	r18, 0xE4	; 228
    434c:	30 e0       	ldi	r19, 0x00	; 0
    434e:	40 e0       	ldi	r20, 0x00	; 0
    4350:	63 e4       	ldi	r22, 0x43	; 67
    4352:	7c e2       	ldi	r23, 0x2C	; 44
    4354:	80 ec       	ldi	r24, 0xC0	; 192
    4356:	98 e0       	ldi	r25, 0x08	; 8
    4358:	0e 94 59 01 	call	0x2b2	; 0x2b2 <spi_master_setup_device>
    435c:	1f 91       	pop	r17
    435e:	0f 91       	pop	r16
    4360:	ff 90       	pop	r15
    4362:	ef 90       	pop	r14
    4364:	df 90       	pop	r13
    4366:	cf 90       	pop	r12
    4368:	08 95       	ret

0000436a <writetospi>:
 * Takes two separate byte buffers for write header and write data
 * returns 0 for success, or -1 for error
 */
#pragma GCC optimize ("O3")
int writetospi(uint16 headerLength, const uint8 *headerBuffer, uint32 bodylength, const uint8 *bodyBuffer)
{
    436a:	8f 92       	push	r8
    436c:	9f 92       	push	r9
    436e:	af 92       	push	r10
    4370:	bf 92       	push	r11
    4372:	cf 92       	push	r12
    4374:	df 92       	push	r13
    4376:	ef 92       	push	r14
    4378:	ff 92       	push	r15
    437a:	0f 93       	push	r16
    437c:	1f 93       	push	r17
    437e:	cf 93       	push	r28
    4380:	df 93       	push	r29
    4382:	7c 01       	movw	r14, r24
    4384:	eb 01       	movw	r28, r22
    4386:	49 01       	movw	r8, r18
    4388:	5a 01       	movw	r10, r20

	int i=0;

    decaIrqStatus_t  stat ;

    stat = decamutexon() ;
    438a:	3f db       	rcall	.-2434   	; 0x3a0a <decamutexon>
    438c:	6c 01       	movw	r12, r24

    spi_select_device(&SPIC, &spi_device_conf);
    438e:	63 e4       	ldi	r22, 0x43	; 67
    4390:	7c e2       	ldi	r23, 0x2C	; 44
    4392:	80 ec       	ldi	r24, 0xC0	; 192
    4394:	98 e0       	ldi	r25, 0x08	; 8
    4396:	0e 94 9a 01 	call	0x334	; 0x334 <spi_select_device>
    spi_write_packet(&SPIC, headerBuffer, headerLength);
    439a:	a7 01       	movw	r20, r14
    439c:	be 01       	movw	r22, r28
    439e:	80 ec       	ldi	r24, 0xC0	; 192
    43a0:	98 e0       	ldi	r25, 0x08	; 8
    43a2:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_write_packet(&SPIC, bodyBuffer, bodylength);
    43a6:	a4 01       	movw	r20, r8
    43a8:	b8 01       	movw	r22, r16
    43aa:	80 ec       	ldi	r24, 0xC0	; 192
    43ac:	98 e0       	ldi	r25, 0x08	; 8
    43ae:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_deselect_device(&SPIC, &spi_device_conf);
    43b2:	63 e4       	ldi	r22, 0x43	; 67
    43b4:	7c e2       	ldi	r23, 0x2C	; 44
    43b6:	80 ec       	ldi	r24, 0xC0	; 192
    43b8:	98 e0       	ldi	r25, 0x08	; 8
    43ba:	0e 94 b0 01 	call	0x360	; 0x360 <spi_deselect_device>

    decamutexoff(stat) ;
    43be:	c6 01       	movw	r24, r12
    43c0:	28 db       	rcall	.-2480   	; 0x3a12 <decamutexoff>

    return 0;
} // end writetospi()
    43c2:	80 e0       	ldi	r24, 0x00	; 0
    43c4:	90 e0       	ldi	r25, 0x00	; 0
    43c6:	df 91       	pop	r29
    43c8:	cf 91       	pop	r28
    43ca:	1f 91       	pop	r17
    43cc:	0f 91       	pop	r16
    43ce:	ff 90       	pop	r15
    43d0:	ef 90       	pop	r14
    43d2:	df 90       	pop	r13
    43d4:	cf 90       	pop	r12
    43d6:	bf 90       	pop	r11
    43d8:	af 90       	pop	r10
    43da:	9f 90       	pop	r9
    43dc:	8f 90       	pop	r8
    43de:	08 95       	ret

000043e0 <readfromspi>:
 * returns the offset into read buffer where first byte of read data may be found,
 * or returns -1 if there was an error
 */
#pragma GCC optimize ("O3")
int readfromspi(uint16 headerLength, const uint8 *headerBuffer, uint32 readlength, uint8 *readBuffer)
{
    43e0:	8f 92       	push	r8
    43e2:	9f 92       	push	r9
    43e4:	af 92       	push	r10
    43e6:	bf 92       	push	r11
    43e8:	cf 92       	push	r12
    43ea:	df 92       	push	r13
    43ec:	ef 92       	push	r14
    43ee:	ff 92       	push	r15
    43f0:	0f 93       	push	r16
    43f2:	1f 93       	push	r17
    43f4:	cf 93       	push	r28
    43f6:	df 93       	push	r29
    43f8:	7c 01       	movw	r14, r24
    43fa:	eb 01       	movw	r28, r22
    43fc:	49 01       	movw	r8, r18
    43fe:	5a 01       	movw	r10, r20

	int i=0;

    decaIrqStatus_t  stat ;

    stat = decamutexon() ;
    4400:	04 db       	rcall	.-2552   	; 0x3a0a <decamutexon>
    4402:	6c 01       	movw	r12, r24

    spi_select_device(&SPIC, &spi_device_conf);
    4404:	63 e4       	ldi	r22, 0x43	; 67
    4406:	7c e2       	ldi	r23, 0x2C	; 44
    4408:	80 ec       	ldi	r24, 0xC0	; 192
    440a:	98 e0       	ldi	r25, 0x08	; 8
    440c:	0e 94 9a 01 	call	0x334	; 0x334 <spi_select_device>
    spi_write_packet(&SPIC, headerBuffer, headerLength);
    4410:	a7 01       	movw	r20, r14
    4412:	be 01       	movw	r22, r28
    4414:	80 ec       	ldi	r24, 0xC0	; 192
    4416:	98 e0       	ldi	r25, 0x08	; 8
    4418:	0e 94 78 01 	call	0x2f0	; 0x2f0 <spi_write_packet>
    spi_read_packet(&SPIC, readBuffer, readlength);
    441c:	a4 01       	movw	r20, r8
    441e:	b8 01       	movw	r22, r16
    4420:	80 ec       	ldi	r24, 0xC0	; 192
    4422:	98 e0       	ldi	r25, 0x08	; 8
    4424:	0e 94 87 01 	call	0x30e	; 0x30e <spi_read_packet>
    spi_deselect_device(&SPIC, &spi_device_conf);
    4428:	63 e4       	ldi	r22, 0x43	; 67
    442a:	7c e2       	ldi	r23, 0x2C	; 44
    442c:	80 ec       	ldi	r24, 0xC0	; 192
    442e:	98 e0       	ldi	r25, 0x08	; 8
    4430:	0e 94 b0 01 	call	0x360	; 0x360 <spi_deselect_device>

    decamutexoff(stat) ;
    4434:	c6 01       	movw	r24, r12
    4436:	ed da       	rcall	.-2598   	; 0x3a12 <decamutexoff>

    return 0;
} // end readfromspi()
    4438:	80 e0       	ldi	r24, 0x00	; 0
    443a:	90 e0       	ldi	r25, 0x00	; 0
    443c:	df 91       	pop	r29
    443e:	cf 91       	pop	r28
    4440:	1f 91       	pop	r17
    4442:	0f 91       	pop	r16
    4444:	ff 90       	pop	r15
    4446:	ef 90       	pop	r14
    4448:	df 90       	pop	r13
    444a:	cf 90       	pop	r12
    444c:	bf 90       	pop	r11
    444e:	af 90       	pop	r10
    4450:	9f 90       	pop	r9
    4452:	8f 90       	pop	r8
    4454:	08 95       	ret

00004456 <init_onepos>:

#include "../onepos.h"

void init_onepos(void)
{
	sysclk_init();
    4456:	0e 94 40 12 	call	0x2480	; 0x2480 <sysclk_init>
    445a:	80 e0       	ldi	r24, 0x00	; 0
    445c:	9a e6       	ldi	r25, 0x6A	; 106
    445e:	a8 e1       	ldi	r26, 0x18	; 24
    4460:	b0 e0       	ldi	r27, 0x00	; 0
    4462:	01 97       	sbiw	r24, 0x01	; 1
    4464:	a1 09       	sbc	r26, r1
    4466:	b1 09       	sbc	r27, r1
    4468:	00 97       	sbiw	r24, 0x00	; 0
    446a:	a1 05       	cpc	r26, r1
    446c:	b1 05       	cpc	r27, r1
    446e:	c9 f7       	brne	.-14     	; 0x4462 <init_onepos+0xc>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    4470:	e0 e4       	ldi	r30, 0x40	; 64
    4472:	f6 e0       	ldi	r31, 0x06	; 6
    4474:	88 e0       	ldi	r24, 0x08	; 8
    4476:	82 83       	std	Z+2, r24	; 0x02
    4478:	34 e0       	ldi	r19, 0x04	; 4
    447a:	32 83       	std	Z+2, r19	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    447c:	a0 e0       	ldi	r26, 0x00	; 0
    447e:	b6 e0       	ldi	r27, 0x06	; 6
    4480:	90 e4       	ldi	r25, 0x40	; 64
    4482:	11 96       	adiw	r26, 0x01	; 1
    4484:	9c 93       	st	X, r25
    4486:	11 97       	sbiw	r26, 0x01	; 1
    4488:	20 e8       	ldi	r18, 0x80	; 128
    448a:	11 96       	adiw	r26, 0x01	; 1
    448c:	2c 93       	st	X, r18
    448e:	a0 e2       	ldi	r26, 0x20	; 32
    4490:	b6 e0       	ldi	r27, 0x06	; 6
    4492:	41 e0       	ldi	r20, 0x01	; 1
    4494:	11 96       	adiw	r26, 0x01	; 1
    4496:	4c 93       	st	X, r20
    4498:	11 97       	sbiw	r26, 0x01	; 1
    449a:	42 e0       	ldi	r20, 0x02	; 2
    449c:	11 96       	adiw	r26, 0x01	; 1
    449e:	4c 93       	st	X, r20
    44a0:	a0 e8       	ldi	r26, 0x80	; 128
    44a2:	b6 e0       	ldi	r27, 0x06	; 6
    44a4:	11 96       	adiw	r26, 0x01	; 1
    44a6:	4c 93       	st	X, r20
    44a8:	11 97       	sbiw	r26, 0x01	; 1
    44aa:	11 96       	adiw	r26, 0x01	; 1
    44ac:	8c 93       	st	X, r24
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    44ae:	a0 e6       	ldi	r26, 0x60	; 96
    44b0:	b6 e0       	ldi	r27, 0x06	; 6
    44b2:	12 96       	adiw	r26, 0x02	; 2
    44b4:	3c 93       	st	X, r19
    44b6:	12 97       	sbiw	r26, 0x02	; 2
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    44b8:	11 96       	adiw	r26, 0x01	; 1
    44ba:	8c 93       	st	X, r24
    44bc:	80 e1       	ldi	r24, 0x10	; 16
    44be:	81 83       	std	Z+1, r24	; 0x01
    44c0:	80 e2       	ldi	r24, 0x20	; 32
    44c2:	81 83       	std	Z+1, r24	; 0x01
    44c4:	21 83       	std	Z+1, r18	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    44c6:	92 83       	std	Z+2, r25	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    44c8:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    44ca:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    44cc:	e6 e5       	ldi	r30, 0x56	; 86
    44ce:	f6 e0       	ldi	r31, 0x06	; 6
    44d0:	90 81       	ld	r25, Z
    44d2:	97 70       	andi	r25, 0x07	; 7
    44d4:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
    44d6:	90 81       	ld	r25, Z
    44d8:	90 61       	ori	r25, 0x10	; 16
    44da:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    44dc:	8f bf       	out	0x3f, r24	; 63
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    44de:	81 e0       	ldi	r24, 0x01	; 1
    44e0:	e0 e8       	ldi	r30, 0x80	; 128
    44e2:	f6 e0       	ldi	r31, 0x06	; 6
    44e4:	82 83       	std	Z+2, r24	; 0x02
	
	#ifdef ENABLE_RTC
	// 	rtc_init();
	#endif
	#ifdef ENABLE_USB
	usb_init();
    44e6:	02 c5       	rjmp	.+2564   	; 0x4eec <usb_init>
    44e8:	08 95       	ret

000044ea <init_animation>:
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    44ea:	80 e4       	ldi	r24, 0x40	; 64
    44ec:	e0 e0       	ldi	r30, 0x00	; 0
    44ee:	f6 e0       	ldi	r31, 0x06	; 6
    44f0:	85 83       	std	Z+5, r24	; 0x05
    44f2:	80 e0       	ldi	r24, 0x00	; 0
    44f4:	92 ee       	ldi	r25, 0xE2	; 226
    44f6:	a4 e0       	ldi	r26, 0x04	; 4
    44f8:	b0 e0       	ldi	r27, 0x00	; 0
    44fa:	01 97       	sbiw	r24, 0x01	; 1
    44fc:	a1 09       	sbc	r26, r1
    44fe:	b1 09       	sbc	r27, r1
    4500:	00 97       	sbiw	r24, 0x00	; 0
    4502:	a1 05       	cpc	r26, r1
    4504:	b1 05       	cpc	r27, r1
    4506:	c9 f7       	brne	.-14     	; 0x44fa <init_animation+0x10>
    4508:	80 e8       	ldi	r24, 0x80	; 128
    450a:	e0 e0       	ldi	r30, 0x00	; 0
    450c:	f6 e0       	ldi	r31, 0x06	; 6
    450e:	85 83       	std	Z+5, r24	; 0x05
    4510:	80 e0       	ldi	r24, 0x00	; 0
    4512:	92 ee       	ldi	r25, 0xE2	; 226
    4514:	a4 e0       	ldi	r26, 0x04	; 4
    4516:	b0 e0       	ldi	r27, 0x00	; 0
    4518:	01 97       	sbiw	r24, 0x01	; 1
    451a:	a1 09       	sbc	r26, r1
    451c:	b1 09       	sbc	r27, r1
    451e:	00 97       	sbiw	r24, 0x00	; 0
    4520:	a1 05       	cpc	r26, r1
    4522:	b1 05       	cpc	r27, r1
    4524:	c9 f7       	brne	.-14     	; 0x4518 <init_animation+0x2e>
    4526:	81 e0       	ldi	r24, 0x01	; 1
    4528:	e0 e2       	ldi	r30, 0x20	; 32
    452a:	f6 e0       	ldi	r31, 0x06	; 6
    452c:	85 83       	std	Z+5, r24	; 0x05
    452e:	80 e0       	ldi	r24, 0x00	; 0
    4530:	92 ee       	ldi	r25, 0xE2	; 226
    4532:	a4 e0       	ldi	r26, 0x04	; 4
    4534:	b0 e0       	ldi	r27, 0x00	; 0
    4536:	01 97       	sbiw	r24, 0x01	; 1
    4538:	a1 09       	sbc	r26, r1
    453a:	b1 09       	sbc	r27, r1
    453c:	00 97       	sbiw	r24, 0x00	; 0
    453e:	a1 05       	cpc	r26, r1
    4540:	b1 05       	cpc	r27, r1
    4542:	c9 f7       	brne	.-14     	; 0x4536 <init_animation+0x4c>
    4544:	82 e0       	ldi	r24, 0x02	; 2
    4546:	e0 e2       	ldi	r30, 0x20	; 32
    4548:	f6 e0       	ldi	r31, 0x06	; 6
    454a:	85 83       	std	Z+5, r24	; 0x05
    454c:	80 e0       	ldi	r24, 0x00	; 0
    454e:	92 ee       	ldi	r25, 0xE2	; 226
    4550:	a4 e0       	ldi	r26, 0x04	; 4
    4552:	b0 e0       	ldi	r27, 0x00	; 0
    4554:	01 97       	sbiw	r24, 0x01	; 1
    4556:	a1 09       	sbc	r26, r1
    4558:	b1 09       	sbc	r27, r1
    455a:	00 97       	sbiw	r24, 0x00	; 0
    455c:	a1 05       	cpc	r26, r1
    455e:	b1 05       	cpc	r27, r1
    4560:	c9 f7       	brne	.-14     	; 0x4554 <init_animation+0x6a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    4562:	80 e4       	ldi	r24, 0x40	; 64
    4564:	e0 e0       	ldi	r30, 0x00	; 0
    4566:	f6 e0       	ldi	r31, 0x06	; 6
    4568:	86 83       	std	Z+6, r24	; 0x06
    456a:	80 e0       	ldi	r24, 0x00	; 0
    456c:	92 ee       	ldi	r25, 0xE2	; 226
    456e:	a4 e0       	ldi	r26, 0x04	; 4
    4570:	b0 e0       	ldi	r27, 0x00	; 0
    4572:	01 97       	sbiw	r24, 0x01	; 1
    4574:	a1 09       	sbc	r26, r1
    4576:	b1 09       	sbc	r27, r1
    4578:	00 97       	sbiw	r24, 0x00	; 0
    457a:	a1 05       	cpc	r26, r1
    457c:	b1 05       	cpc	r27, r1
    457e:	c9 f7       	brne	.-14     	; 0x4572 <init_animation+0x88>
    4580:	80 e8       	ldi	r24, 0x80	; 128
    4582:	e0 e0       	ldi	r30, 0x00	; 0
    4584:	f6 e0       	ldi	r31, 0x06	; 6
    4586:	86 83       	std	Z+6, r24	; 0x06
    4588:	80 e0       	ldi	r24, 0x00	; 0
    458a:	92 ee       	ldi	r25, 0xE2	; 226
    458c:	a4 e0       	ldi	r26, 0x04	; 4
    458e:	b0 e0       	ldi	r27, 0x00	; 0
    4590:	01 97       	sbiw	r24, 0x01	; 1
    4592:	a1 09       	sbc	r26, r1
    4594:	b1 09       	sbc	r27, r1
    4596:	00 97       	sbiw	r24, 0x00	; 0
    4598:	a1 05       	cpc	r26, r1
    459a:	b1 05       	cpc	r27, r1
    459c:	c9 f7       	brne	.-14     	; 0x4590 <init_animation+0xa6>
    459e:	81 e0       	ldi	r24, 0x01	; 1
    45a0:	e0 e2       	ldi	r30, 0x20	; 32
    45a2:	f6 e0       	ldi	r31, 0x06	; 6
    45a4:	86 83       	std	Z+6, r24	; 0x06
    45a6:	80 e0       	ldi	r24, 0x00	; 0
    45a8:	92 ee       	ldi	r25, 0xE2	; 226
    45aa:	a4 e0       	ldi	r26, 0x04	; 4
    45ac:	b0 e0       	ldi	r27, 0x00	; 0
    45ae:	01 97       	sbiw	r24, 0x01	; 1
    45b0:	a1 09       	sbc	r26, r1
    45b2:	b1 09       	sbc	r27, r1
    45b4:	00 97       	sbiw	r24, 0x00	; 0
    45b6:	a1 05       	cpc	r26, r1
    45b8:	b1 05       	cpc	r27, r1
    45ba:	c9 f7       	brne	.-14     	; 0x45ae <init_animation+0xc4>
    45bc:	82 e0       	ldi	r24, 0x02	; 2
    45be:	e0 e2       	ldi	r30, 0x20	; 32
    45c0:	f6 e0       	ldi	r31, 0x06	; 6
    45c2:	86 83       	std	Z+6, r24	; 0x06
    45c4:	80 e0       	ldi	r24, 0x00	; 0
    45c6:	92 ee       	ldi	r25, 0xE2	; 226
    45c8:	a4 e0       	ldi	r26, 0x04	; 4
    45ca:	b0 e0       	ldi	r27, 0x00	; 0
    45cc:	01 97       	sbiw	r24, 0x01	; 1
    45ce:	a1 09       	sbc	r26, r1
    45d0:	b1 09       	sbc	r27, r1
    45d2:	00 97       	sbiw	r24, 0x00	; 0
    45d4:	a1 05       	cpc	r26, r1
    45d6:	b1 05       	cpc	r27, r1
    45d8:	c9 f7       	brne	.-14     	; 0x45cc <init_animation+0xe2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    45da:	80 e4       	ldi	r24, 0x40	; 64
    45dc:	e0 e0       	ldi	r30, 0x00	; 0
    45de:	f6 e0       	ldi	r31, 0x06	; 6
    45e0:	85 83       	std	Z+5, r24	; 0x05
    45e2:	80 e0       	ldi	r24, 0x00	; 0
    45e4:	94 ec       	ldi	r25, 0xC4	; 196
    45e6:	a9 e0       	ldi	r26, 0x09	; 9
    45e8:	b0 e0       	ldi	r27, 0x00	; 0
    45ea:	01 97       	sbiw	r24, 0x01	; 1
    45ec:	a1 09       	sbc	r26, r1
    45ee:	b1 09       	sbc	r27, r1
    45f0:	00 97       	sbiw	r24, 0x00	; 0
    45f2:	a1 05       	cpc	r26, r1
    45f4:	b1 05       	cpc	r27, r1
    45f6:	c9 f7       	brne	.-14     	; 0x45ea <init_animation+0x100>
    45f8:	80 e8       	ldi	r24, 0x80	; 128
    45fa:	e0 e0       	ldi	r30, 0x00	; 0
    45fc:	f6 e0       	ldi	r31, 0x06	; 6
    45fe:	85 83       	std	Z+5, r24	; 0x05
    4600:	80 e0       	ldi	r24, 0x00	; 0
    4602:	94 ec       	ldi	r25, 0xC4	; 196
    4604:	a9 e0       	ldi	r26, 0x09	; 9
    4606:	b0 e0       	ldi	r27, 0x00	; 0
    4608:	01 97       	sbiw	r24, 0x01	; 1
    460a:	a1 09       	sbc	r26, r1
    460c:	b1 09       	sbc	r27, r1
    460e:	00 97       	sbiw	r24, 0x00	; 0
    4610:	a1 05       	cpc	r26, r1
    4612:	b1 05       	cpc	r27, r1
    4614:	c9 f7       	brne	.-14     	; 0x4608 <init_animation+0x11e>
    4616:	81 e0       	ldi	r24, 0x01	; 1
    4618:	e0 e2       	ldi	r30, 0x20	; 32
    461a:	f6 e0       	ldi	r31, 0x06	; 6
    461c:	85 83       	std	Z+5, r24	; 0x05
    461e:	80 e0       	ldi	r24, 0x00	; 0
    4620:	94 ec       	ldi	r25, 0xC4	; 196
    4622:	a9 e0       	ldi	r26, 0x09	; 9
    4624:	b0 e0       	ldi	r27, 0x00	; 0
    4626:	01 97       	sbiw	r24, 0x01	; 1
    4628:	a1 09       	sbc	r26, r1
    462a:	b1 09       	sbc	r27, r1
    462c:	00 97       	sbiw	r24, 0x00	; 0
    462e:	a1 05       	cpc	r26, r1
    4630:	b1 05       	cpc	r27, r1
    4632:	c9 f7       	brne	.-14     	; 0x4626 <init_animation+0x13c>
    4634:	82 e0       	ldi	r24, 0x02	; 2
    4636:	e0 e2       	ldi	r30, 0x20	; 32
    4638:	f6 e0       	ldi	r31, 0x06	; 6
    463a:	85 83       	std	Z+5, r24	; 0x05
    463c:	80 e0       	ldi	r24, 0x00	; 0
    463e:	94 ec       	ldi	r25, 0xC4	; 196
    4640:	a9 e0       	ldi	r26, 0x09	; 9
    4642:	b0 e0       	ldi	r27, 0x00	; 0
    4644:	01 97       	sbiw	r24, 0x01	; 1
    4646:	a1 09       	sbc	r26, r1
    4648:	b1 09       	sbc	r27, r1
    464a:	00 97       	sbiw	r24, 0x00	; 0
    464c:	a1 05       	cpc	r26, r1
    464e:	b1 05       	cpc	r27, r1
    4650:	c9 f7       	brne	.-14     	; 0x4644 <init_animation+0x15a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    4652:	80 e4       	ldi	r24, 0x40	; 64
    4654:	e0 e0       	ldi	r30, 0x00	; 0
    4656:	f6 e0       	ldi	r31, 0x06	; 6
    4658:	86 83       	std	Z+6, r24	; 0x06
    465a:	80 e0       	ldi	r24, 0x00	; 0
    465c:	94 ec       	ldi	r25, 0xC4	; 196
    465e:	a9 e0       	ldi	r26, 0x09	; 9
    4660:	b0 e0       	ldi	r27, 0x00	; 0
    4662:	01 97       	sbiw	r24, 0x01	; 1
    4664:	a1 09       	sbc	r26, r1
    4666:	b1 09       	sbc	r27, r1
    4668:	00 97       	sbiw	r24, 0x00	; 0
    466a:	a1 05       	cpc	r26, r1
    466c:	b1 05       	cpc	r27, r1
    466e:	c9 f7       	brne	.-14     	; 0x4662 <init_animation+0x178>
    4670:	80 e8       	ldi	r24, 0x80	; 128
    4672:	e0 e0       	ldi	r30, 0x00	; 0
    4674:	f6 e0       	ldi	r31, 0x06	; 6
    4676:	86 83       	std	Z+6, r24	; 0x06
    4678:	80 e0       	ldi	r24, 0x00	; 0
    467a:	94 ec       	ldi	r25, 0xC4	; 196
    467c:	a9 e0       	ldi	r26, 0x09	; 9
    467e:	b0 e0       	ldi	r27, 0x00	; 0
    4680:	01 97       	sbiw	r24, 0x01	; 1
    4682:	a1 09       	sbc	r26, r1
    4684:	b1 09       	sbc	r27, r1
    4686:	00 97       	sbiw	r24, 0x00	; 0
    4688:	a1 05       	cpc	r26, r1
    468a:	b1 05       	cpc	r27, r1
    468c:	c9 f7       	brne	.-14     	; 0x4680 <init_animation+0x196>
    468e:	81 e0       	ldi	r24, 0x01	; 1
    4690:	e0 e2       	ldi	r30, 0x20	; 32
    4692:	f6 e0       	ldi	r31, 0x06	; 6
    4694:	86 83       	std	Z+6, r24	; 0x06
    4696:	80 e0       	ldi	r24, 0x00	; 0
    4698:	94 ec       	ldi	r25, 0xC4	; 196
    469a:	a9 e0       	ldi	r26, 0x09	; 9
    469c:	b0 e0       	ldi	r27, 0x00	; 0
    469e:	01 97       	sbiw	r24, 0x01	; 1
    46a0:	a1 09       	sbc	r26, r1
    46a2:	b1 09       	sbc	r27, r1
    46a4:	00 97       	sbiw	r24, 0x00	; 0
    46a6:	a1 05       	cpc	r26, r1
    46a8:	b1 05       	cpc	r27, r1
    46aa:	c9 f7       	brne	.-14     	; 0x469e <init_animation+0x1b4>
    46ac:	82 e0       	ldi	r24, 0x02	; 2
    46ae:	e0 e2       	ldi	r30, 0x20	; 32
    46b0:	f6 e0       	ldi	r31, 0x06	; 6
    46b2:	86 83       	std	Z+6, r24	; 0x06
    46b4:	80 e0       	ldi	r24, 0x00	; 0
    46b6:	94 ec       	ldi	r25, 0xC4	; 196
    46b8:	a9 e0       	ldi	r26, 0x09	; 9
    46ba:	b0 e0       	ldi	r27, 0x00	; 0
    46bc:	01 97       	sbiw	r24, 0x01	; 1
    46be:	a1 09       	sbc	r26, r1
    46c0:	b1 09       	sbc	r27, r1
    46c2:	00 97       	sbiw	r24, 0x00	; 0
    46c4:	a1 05       	cpc	r26, r1
    46c6:	b1 05       	cpc	r27, r1
    46c8:	c9 f7       	brne	.-14     	; 0x46bc <init_animation+0x1d2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    46ca:	80 e4       	ldi	r24, 0x40	; 64
    46cc:	e0 e0       	ldi	r30, 0x00	; 0
    46ce:	f6 e0       	ldi	r31, 0x06	; 6
    46d0:	85 83       	std	Z+5, r24	; 0x05
    46d2:	80 e0       	ldi	r24, 0x00	; 0
    46d4:	96 ea       	ldi	r25, 0xA6	; 166
    46d6:	ae e0       	ldi	r26, 0x0E	; 14
    46d8:	b0 e0       	ldi	r27, 0x00	; 0
    46da:	01 97       	sbiw	r24, 0x01	; 1
    46dc:	a1 09       	sbc	r26, r1
    46de:	b1 09       	sbc	r27, r1
    46e0:	00 97       	sbiw	r24, 0x00	; 0
    46e2:	a1 05       	cpc	r26, r1
    46e4:	b1 05       	cpc	r27, r1
    46e6:	c9 f7       	brne	.-14     	; 0x46da <init_animation+0x1f0>
    46e8:	80 e8       	ldi	r24, 0x80	; 128
    46ea:	e0 e0       	ldi	r30, 0x00	; 0
    46ec:	f6 e0       	ldi	r31, 0x06	; 6
    46ee:	85 83       	std	Z+5, r24	; 0x05
    46f0:	80 e0       	ldi	r24, 0x00	; 0
    46f2:	96 ea       	ldi	r25, 0xA6	; 166
    46f4:	ae e0       	ldi	r26, 0x0E	; 14
    46f6:	b0 e0       	ldi	r27, 0x00	; 0
    46f8:	01 97       	sbiw	r24, 0x01	; 1
    46fa:	a1 09       	sbc	r26, r1
    46fc:	b1 09       	sbc	r27, r1
    46fe:	00 97       	sbiw	r24, 0x00	; 0
    4700:	a1 05       	cpc	r26, r1
    4702:	b1 05       	cpc	r27, r1
    4704:	c9 f7       	brne	.-14     	; 0x46f8 <init_animation+0x20e>
    4706:	81 e0       	ldi	r24, 0x01	; 1
    4708:	e0 e2       	ldi	r30, 0x20	; 32
    470a:	f6 e0       	ldi	r31, 0x06	; 6
    470c:	85 83       	std	Z+5, r24	; 0x05
    470e:	80 e0       	ldi	r24, 0x00	; 0
    4710:	96 ea       	ldi	r25, 0xA6	; 166
    4712:	ae e0       	ldi	r26, 0x0E	; 14
    4714:	b0 e0       	ldi	r27, 0x00	; 0
    4716:	01 97       	sbiw	r24, 0x01	; 1
    4718:	a1 09       	sbc	r26, r1
    471a:	b1 09       	sbc	r27, r1
    471c:	00 97       	sbiw	r24, 0x00	; 0
    471e:	a1 05       	cpc	r26, r1
    4720:	b1 05       	cpc	r27, r1
    4722:	c9 f7       	brne	.-14     	; 0x4716 <init_animation+0x22c>
    4724:	82 e0       	ldi	r24, 0x02	; 2
    4726:	e0 e2       	ldi	r30, 0x20	; 32
    4728:	f6 e0       	ldi	r31, 0x06	; 6
    472a:	85 83       	std	Z+5, r24	; 0x05
    472c:	80 e0       	ldi	r24, 0x00	; 0
    472e:	96 ea       	ldi	r25, 0xA6	; 166
    4730:	ae e0       	ldi	r26, 0x0E	; 14
    4732:	b0 e0       	ldi	r27, 0x00	; 0
    4734:	01 97       	sbiw	r24, 0x01	; 1
    4736:	a1 09       	sbc	r26, r1
    4738:	b1 09       	sbc	r27, r1
    473a:	00 97       	sbiw	r24, 0x00	; 0
    473c:	a1 05       	cpc	r26, r1
    473e:	b1 05       	cpc	r27, r1
    4740:	c9 f7       	brne	.-14     	; 0x4734 <init_animation+0x24a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    4742:	80 e4       	ldi	r24, 0x40	; 64
    4744:	e0 e0       	ldi	r30, 0x00	; 0
    4746:	f6 e0       	ldi	r31, 0x06	; 6
    4748:	86 83       	std	Z+6, r24	; 0x06
    474a:	80 e0       	ldi	r24, 0x00	; 0
    474c:	96 ea       	ldi	r25, 0xA6	; 166
    474e:	ae e0       	ldi	r26, 0x0E	; 14
    4750:	b0 e0       	ldi	r27, 0x00	; 0
    4752:	01 97       	sbiw	r24, 0x01	; 1
    4754:	a1 09       	sbc	r26, r1
    4756:	b1 09       	sbc	r27, r1
    4758:	00 97       	sbiw	r24, 0x00	; 0
    475a:	a1 05       	cpc	r26, r1
    475c:	b1 05       	cpc	r27, r1
    475e:	c9 f7       	brne	.-14     	; 0x4752 <init_animation+0x268>
    4760:	80 e8       	ldi	r24, 0x80	; 128
    4762:	e0 e0       	ldi	r30, 0x00	; 0
    4764:	f6 e0       	ldi	r31, 0x06	; 6
    4766:	86 83       	std	Z+6, r24	; 0x06
    4768:	80 e0       	ldi	r24, 0x00	; 0
    476a:	96 ea       	ldi	r25, 0xA6	; 166
    476c:	ae e0       	ldi	r26, 0x0E	; 14
    476e:	b0 e0       	ldi	r27, 0x00	; 0
    4770:	01 97       	sbiw	r24, 0x01	; 1
    4772:	a1 09       	sbc	r26, r1
    4774:	b1 09       	sbc	r27, r1
    4776:	00 97       	sbiw	r24, 0x00	; 0
    4778:	a1 05       	cpc	r26, r1
    477a:	b1 05       	cpc	r27, r1
    477c:	c9 f7       	brne	.-14     	; 0x4770 <init_animation+0x286>
    477e:	81 e0       	ldi	r24, 0x01	; 1
    4780:	e0 e2       	ldi	r30, 0x20	; 32
    4782:	f6 e0       	ldi	r31, 0x06	; 6
    4784:	86 83       	std	Z+6, r24	; 0x06
    4786:	80 e0       	ldi	r24, 0x00	; 0
    4788:	96 ea       	ldi	r25, 0xA6	; 166
    478a:	ae e0       	ldi	r26, 0x0E	; 14
    478c:	b0 e0       	ldi	r27, 0x00	; 0
    478e:	01 97       	sbiw	r24, 0x01	; 1
    4790:	a1 09       	sbc	r26, r1
    4792:	b1 09       	sbc	r27, r1
    4794:	00 97       	sbiw	r24, 0x00	; 0
    4796:	a1 05       	cpc	r26, r1
    4798:	b1 05       	cpc	r27, r1
    479a:	c9 f7       	brne	.-14     	; 0x478e <init_animation+0x2a4>
    479c:	82 e0       	ldi	r24, 0x02	; 2
    479e:	e0 e2       	ldi	r30, 0x20	; 32
    47a0:	f6 e0       	ldi	r31, 0x06	; 6
    47a2:	86 83       	std	Z+6, r24	; 0x06
    47a4:	80 e0       	ldi	r24, 0x00	; 0
    47a6:	96 ea       	ldi	r25, 0xA6	; 166
    47a8:	ae e0       	ldi	r26, 0x0E	; 14
    47aa:	b0 e0       	ldi	r27, 0x00	; 0
    47ac:	01 97       	sbiw	r24, 0x01	; 1
    47ae:	a1 09       	sbc	r26, r1
    47b0:	b1 09       	sbc	r27, r1
    47b2:	00 97       	sbiw	r24, 0x00	; 0
    47b4:	a1 05       	cpc	r26, r1
    47b6:	b1 05       	cpc	r27, r1
    47b8:	c9 f7       	brne	.-14     	; 0x47ac <init_animation+0x2c2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    47ba:	80 e4       	ldi	r24, 0x40	; 64
    47bc:	e0 e0       	ldi	r30, 0x00	; 0
    47be:	f6 e0       	ldi	r31, 0x06	; 6
    47c0:	85 83       	std	Z+5, r24	; 0x05
    47c2:	80 e0       	ldi	r24, 0x00	; 0
    47c4:	98 e8       	ldi	r25, 0x88	; 136
    47c6:	a3 e1       	ldi	r26, 0x13	; 19
    47c8:	b0 e0       	ldi	r27, 0x00	; 0
    47ca:	01 97       	sbiw	r24, 0x01	; 1
    47cc:	a1 09       	sbc	r26, r1
    47ce:	b1 09       	sbc	r27, r1
    47d0:	00 97       	sbiw	r24, 0x00	; 0
    47d2:	a1 05       	cpc	r26, r1
    47d4:	b1 05       	cpc	r27, r1
    47d6:	c9 f7       	brne	.-14     	; 0x47ca <init_animation+0x2e0>
    47d8:	80 e8       	ldi	r24, 0x80	; 128
    47da:	e0 e0       	ldi	r30, 0x00	; 0
    47dc:	f6 e0       	ldi	r31, 0x06	; 6
    47de:	85 83       	std	Z+5, r24	; 0x05
    47e0:	80 e0       	ldi	r24, 0x00	; 0
    47e2:	98 e8       	ldi	r25, 0x88	; 136
    47e4:	a3 e1       	ldi	r26, 0x13	; 19
    47e6:	b0 e0       	ldi	r27, 0x00	; 0
    47e8:	01 97       	sbiw	r24, 0x01	; 1
    47ea:	a1 09       	sbc	r26, r1
    47ec:	b1 09       	sbc	r27, r1
    47ee:	00 97       	sbiw	r24, 0x00	; 0
    47f0:	a1 05       	cpc	r26, r1
    47f2:	b1 05       	cpc	r27, r1
    47f4:	c9 f7       	brne	.-14     	; 0x47e8 <init_animation+0x2fe>
    47f6:	81 e0       	ldi	r24, 0x01	; 1
    47f8:	e0 e2       	ldi	r30, 0x20	; 32
    47fa:	f6 e0       	ldi	r31, 0x06	; 6
    47fc:	85 83       	std	Z+5, r24	; 0x05
    47fe:	80 e0       	ldi	r24, 0x00	; 0
    4800:	98 e8       	ldi	r25, 0x88	; 136
    4802:	a3 e1       	ldi	r26, 0x13	; 19
    4804:	b0 e0       	ldi	r27, 0x00	; 0
    4806:	01 97       	sbiw	r24, 0x01	; 1
    4808:	a1 09       	sbc	r26, r1
    480a:	b1 09       	sbc	r27, r1
    480c:	00 97       	sbiw	r24, 0x00	; 0
    480e:	a1 05       	cpc	r26, r1
    4810:	b1 05       	cpc	r27, r1
    4812:	c9 f7       	brne	.-14     	; 0x4806 <init_animation+0x31c>
    4814:	82 e0       	ldi	r24, 0x02	; 2
    4816:	e0 e2       	ldi	r30, 0x20	; 32
    4818:	f6 e0       	ldi	r31, 0x06	; 6
    481a:	85 83       	std	Z+5, r24	; 0x05
    481c:	80 e0       	ldi	r24, 0x00	; 0
    481e:	98 e8       	ldi	r25, 0x88	; 136
    4820:	a3 e1       	ldi	r26, 0x13	; 19
    4822:	b0 e0       	ldi	r27, 0x00	; 0
    4824:	01 97       	sbiw	r24, 0x01	; 1
    4826:	a1 09       	sbc	r26, r1
    4828:	b1 09       	sbc	r27, r1
    482a:	00 97       	sbiw	r24, 0x00	; 0
    482c:	a1 05       	cpc	r26, r1
    482e:	b1 05       	cpc	r27, r1
    4830:	c9 f7       	brne	.-14     	; 0x4824 <init_animation+0x33a>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    4832:	80 e4       	ldi	r24, 0x40	; 64
    4834:	e0 e0       	ldi	r30, 0x00	; 0
    4836:	f6 e0       	ldi	r31, 0x06	; 6
    4838:	86 83       	std	Z+6, r24	; 0x06
    483a:	80 e0       	ldi	r24, 0x00	; 0
    483c:	98 e8       	ldi	r25, 0x88	; 136
    483e:	a3 e1       	ldi	r26, 0x13	; 19
    4840:	b0 e0       	ldi	r27, 0x00	; 0
    4842:	01 97       	sbiw	r24, 0x01	; 1
    4844:	a1 09       	sbc	r26, r1
    4846:	b1 09       	sbc	r27, r1
    4848:	00 97       	sbiw	r24, 0x00	; 0
    484a:	a1 05       	cpc	r26, r1
    484c:	b1 05       	cpc	r27, r1
    484e:	c9 f7       	brne	.-14     	; 0x4842 <init_animation+0x358>
    4850:	80 e8       	ldi	r24, 0x80	; 128
    4852:	e0 e0       	ldi	r30, 0x00	; 0
    4854:	f6 e0       	ldi	r31, 0x06	; 6
    4856:	86 83       	std	Z+6, r24	; 0x06
    4858:	80 e0       	ldi	r24, 0x00	; 0
    485a:	98 e8       	ldi	r25, 0x88	; 136
    485c:	a3 e1       	ldi	r26, 0x13	; 19
    485e:	b0 e0       	ldi	r27, 0x00	; 0
    4860:	01 97       	sbiw	r24, 0x01	; 1
    4862:	a1 09       	sbc	r26, r1
    4864:	b1 09       	sbc	r27, r1
    4866:	00 97       	sbiw	r24, 0x00	; 0
    4868:	a1 05       	cpc	r26, r1
    486a:	b1 05       	cpc	r27, r1
    486c:	c9 f7       	brne	.-14     	; 0x4860 <init_animation+0x376>
    486e:	81 e0       	ldi	r24, 0x01	; 1
    4870:	e0 e2       	ldi	r30, 0x20	; 32
    4872:	f6 e0       	ldi	r31, 0x06	; 6
    4874:	86 83       	std	Z+6, r24	; 0x06
    4876:	80 e0       	ldi	r24, 0x00	; 0
    4878:	98 e8       	ldi	r25, 0x88	; 136
    487a:	a3 e1       	ldi	r26, 0x13	; 19
    487c:	b0 e0       	ldi	r27, 0x00	; 0
    487e:	01 97       	sbiw	r24, 0x01	; 1
    4880:	a1 09       	sbc	r26, r1
    4882:	b1 09       	sbc	r27, r1
    4884:	00 97       	sbiw	r24, 0x00	; 0
    4886:	a1 05       	cpc	r26, r1
    4888:	b1 05       	cpc	r27, r1
    488a:	c9 f7       	brne	.-14     	; 0x487e <init_animation+0x394>
    488c:	82 e0       	ldi	r24, 0x02	; 2
    488e:	e0 e2       	ldi	r30, 0x20	; 32
    4890:	f6 e0       	ldi	r31, 0x06	; 6
    4892:	86 83       	std	Z+6, r24	; 0x06
    4894:	80 e0       	ldi	r24, 0x00	; 0
    4896:	98 e8       	ldi	r25, 0x88	; 136
    4898:	a3 e1       	ldi	r26, 0x13	; 19
    489a:	b0 e0       	ldi	r27, 0x00	; 0
    489c:	01 97       	sbiw	r24, 0x01	; 1
    489e:	a1 09       	sbc	r26, r1
    48a0:	b1 09       	sbc	r27, r1
    48a2:	00 97       	sbiw	r24, 0x00	; 0
    48a4:	a1 05       	cpc	r26, r1
    48a6:	b1 05       	cpc	r27, r1
    48a8:	c9 f7       	brne	.-14     	; 0x489c <init_animation+0x3b2>
	delay_ms(160);
	led3(OFF);
	delay_ms(160);
	led4(OFF);
	delay_ms(160);
    48aa:	08 95       	ret

000048ac <onepos_save_cfg>:
	return onepos_config.uwb_rx_antenna_delay;
}

void onepos_set_uwb_rx_antenna_delay(uint16_t delay)
{
	onepos_config.uwb_rx_antenna_delay = delay;
    48ac:	48 e2       	ldi	r20, 0x28	; 40
    48ae:	50 e0       	ldi	r21, 0x00	; 0
    48b0:	6b e1       	ldi	r22, 0x1B	; 27
    48b2:	7c e2       	ldi	r23, 0x2C	; 44
    48b4:	80 e0       	ldi	r24, 0x00	; 0
    48b6:	90 e0       	ldi	r25, 0x00	; 0
    48b8:	0c 94 51 13 	jmp	0x26a2	; 0x26a2 <nvm_eeprom_erase_and_write_buffer>
    48bc:	08 95       	ret

000048be <onepos_get_mem_check>:
    48be:	80 91 1b 2c 	lds	r24, 0x2C1B
    48c2:	90 91 1c 2c 	lds	r25, 0x2C1C
    48c6:	08 95       	ret

000048c8 <onepos_get_node_id>:
    48c8:	60 e0       	ldi	r22, 0x00	; 0
    48ca:	70 e0       	ldi	r23, 0x00	; 0
    48cc:	81 e0       	ldi	r24, 0x01	; 1
    48ce:	0e 94 92 13 	call	0x2724	; 0x2724 <nvm_read_byte>
    48d2:	90 e0       	ldi	r25, 0x00	; 0
    48d4:	08 95       	ret

000048d6 <onepos_write_default_cfg>:
    48d6:	cf 93       	push	r28
    48d8:	df 93       	push	r29
    48da:	88 ec       	ldi	r24, 0xC8	; 200
    48dc:	90 e1       	ldi	r25, 0x10	; 16
    48de:	80 93 1b 2c 	sts	0x2C1B, r24
    48e2:	90 93 1c 2c 	sts	0x2C1C, r25
    48e6:	f0 df       	rcall	.-32     	; 0x48c8 <onepos_get_node_id>
    48e8:	cd e1       	ldi	r28, 0x1D	; 29
    48ea:	dc e2       	ldi	r29, 0x2C	; 44
    48ec:	88 83       	st	Y, r24
    48ee:	99 83       	std	Y+1, r25	; 0x01
    48f0:	81 e0       	ldi	r24, 0x01	; 1
    48f2:	80 93 1f 2c 	sts	0x2C1F, r24
    48f6:	85 e1       	ldi	r24, 0x15	; 21
    48f8:	e8 e9       	ldi	r30, 0x98	; 152
    48fa:	f3 e2       	ldi	r31, 0x23	; 35
    48fc:	a0 e2       	ldi	r26, 0x20	; 32
    48fe:	bc e2       	ldi	r27, 0x2C	; 44
    4900:	01 90       	ld	r0, Z+
    4902:	0d 92       	st	X+, r0
    4904:	8a 95       	dec	r24
    4906:	e1 f7       	brne	.-8      	; 0x4900 <onepos_write_default_cfg+0x2a>
    4908:	85 e0       	ldi	r24, 0x05	; 5
    490a:	ed ea       	ldi	r30, 0xAD	; 173
    490c:	f3 e2       	ldi	r31, 0x23	; 35
    490e:	a5 e3       	ldi	r26, 0x35	; 53
    4910:	bc e2       	ldi	r27, 0x2C	; 44
    4912:	01 90       	ld	r0, Z+
    4914:	0d 92       	st	X+, r0
    4916:	8a 95       	dec	r24
    4918:	e1 f7       	brne	.-8      	; 0x4912 <onepos_write_default_cfg+0x3c>
    491a:	85 e0       	ldi	r24, 0x05	; 5
    491c:	e2 eb       	ldi	r30, 0xB2	; 178
    491e:	f3 e2       	ldi	r31, 0x23	; 35
    4920:	aa e3       	ldi	r26, 0x3A	; 58
    4922:	bc e2       	ldi	r27, 0x2C	; 44
    4924:	01 90       	ld	r0, Z+
    4926:	0d 92       	st	X+, r0
    4928:	8a 95       	dec	r24
    492a:	e1 f7       	brne	.-8      	; 0x4924 <onepos_write_default_cfg+0x4e>
    492c:	88 81       	ld	r24, Y
    492e:	99 81       	ldd	r25, Y+1	; 0x01
    4930:	83 30       	cpi	r24, 0x03	; 3
    4932:	91 05       	cpc	r25, r1
    4934:	39 f1       	breq	.+78     	; 0x4984 <onepos_write_default_cfg+0xae>
    4936:	30 f4       	brcc	.+12     	; 0x4944 <onepos_write_default_cfg+0x6e>
    4938:	81 30       	cpi	r24, 0x01	; 1
    493a:	91 05       	cpc	r25, r1
    493c:	49 f0       	breq	.+18     	; 0x4950 <onepos_write_default_cfg+0x7a>
    493e:	02 97       	sbiw	r24, 0x02	; 2
    4940:	a1 f0       	breq	.+40     	; 0x496a <onepos_write_default_cfg+0x94>
    4942:	47 c0       	rjmp	.+142    	; 0x49d2 <onepos_write_default_cfg+0xfc>
    4944:	84 30       	cpi	r24, 0x04	; 4
    4946:	91 05       	cpc	r25, r1
    4948:	51 f1       	breq	.+84     	; 0x499e <onepos_write_default_cfg+0xc8>
    494a:	05 97       	sbiw	r24, 0x05	; 5
    494c:	a9 f1       	breq	.+106    	; 0x49b8 <onepos_write_default_cfg+0xe2>
    494e:	41 c0       	rjmp	.+130    	; 0x49d2 <onepos_write_default_cfg+0xfc>
    4950:	84 ef       	ldi	r24, 0xF4	; 244
    4952:	97 e4       	ldi	r25, 0x47	; 71
    4954:	80 93 3f 2c 	sts	0x2C3F, r24
    4958:	90 93 40 2c 	sts	0x2C40, r25
    495c:	89 e8       	ldi	r24, 0x89	; 137
    495e:	98 e3       	ldi	r25, 0x38	; 56
    4960:	80 93 41 2c 	sts	0x2C41, r24
    4964:	90 93 42 2c 	sts	0x2C42, r25
    4968:	3e c0       	rjmp	.+124    	; 0x49e6 <onepos_write_default_cfg+0x110>
    496a:	8d ee       	ldi	r24, 0xED	; 237
    496c:	97 e4       	ldi	r25, 0x47	; 71
    496e:	80 93 3f 2c 	sts	0x2C3F, r24
    4972:	90 93 40 2c 	sts	0x2C40, r25
    4976:	83 e8       	ldi	r24, 0x83	; 131
    4978:	98 e3       	ldi	r25, 0x38	; 56
    497a:	80 93 41 2c 	sts	0x2C41, r24
    497e:	90 93 42 2c 	sts	0x2C42, r25
    4982:	31 c0       	rjmp	.+98     	; 0x49e6 <onepos_write_default_cfg+0x110>
    4984:	83 e0       	ldi	r24, 0x03	; 3
    4986:	98 e4       	ldi	r25, 0x48	; 72
    4988:	80 93 3f 2c 	sts	0x2C3F, r24
    498c:	90 93 40 2c 	sts	0x2C40, r25
    4990:	85 e9       	ldi	r24, 0x95	; 149
    4992:	98 e3       	ldi	r25, 0x38	; 56
    4994:	80 93 41 2c 	sts	0x2C41, r24
    4998:	90 93 42 2c 	sts	0x2C42, r25
    499c:	24 c0       	rjmp	.+72     	; 0x49e6 <onepos_write_default_cfg+0x110>
    499e:	8b ee       	ldi	r24, 0xEB	; 235
    49a0:	97 e4       	ldi	r25, 0x47	; 71
    49a2:	80 93 3f 2c 	sts	0x2C3F, r24
    49a6:	90 93 40 2c 	sts	0x2C40, r25
    49aa:	82 e8       	ldi	r24, 0x82	; 130
    49ac:	98 e3       	ldi	r25, 0x38	; 56
    49ae:	80 93 41 2c 	sts	0x2C41, r24
    49b2:	90 93 42 2c 	sts	0x2C42, r25
    49b6:	17 c0       	rjmp	.+46     	; 0x49e6 <onepos_write_default_cfg+0x110>
    49b8:	86 ee       	ldi	r24, 0xE6	; 230
    49ba:	97 e4       	ldi	r25, 0x47	; 71
    49bc:	80 93 3f 2c 	sts	0x2C3F, r24
    49c0:	90 93 40 2c 	sts	0x2C40, r25
    49c4:	8d e7       	ldi	r24, 0x7D	; 125
    49c6:	98 e3       	ldi	r25, 0x38	; 56
    49c8:	80 93 41 2c 	sts	0x2C41, r24
    49cc:	90 93 42 2c 	sts	0x2C42, r25
    49d0:	0a c0       	rjmp	.+20     	; 0x49e6 <onepos_write_default_cfg+0x110>
    49d2:	86 e3       	ldi	r24, 0x36	; 54
    49d4:	90 e4       	ldi	r25, 0x40	; 64
    49d6:	80 93 3f 2c 	sts	0x2C3F, r24
    49da:	90 93 40 2c 	sts	0x2C40, r25
    49de:	80 93 41 2c 	sts	0x2C41, r24
    49e2:	90 93 42 2c 	sts	0x2C42, r25
    49e6:	62 df       	rcall	.-316    	; 0x48ac <onepos_save_cfg>
    49e8:	df 91       	pop	r29
    49ea:	cf 91       	pop	r28
    49ec:	08 95       	ret

000049ee <onepos_read_cfg>:
    49ee:	48 e2       	ldi	r20, 0x28	; 40
    49f0:	50 e0       	ldi	r21, 0x00	; 0
    49f2:	6b e1       	ldi	r22, 0x1B	; 27
    49f4:	7c e2       	ldi	r23, 0x2C	; 44
    49f6:	80 e0       	ldi	r24, 0x00	; 0
    49f8:	90 e0       	ldi	r25, 0x00	; 0
    49fa:	0e 94 b4 12 	call	0x2568	; 0x2568 <nvm_eeprom_read_buffer>
    49fe:	80 91 1b 2c 	lds	r24, 0x2C1B
    4a02:	90 91 1c 2c 	lds	r25, 0x2C1C
    4a06:	88 3c       	cpi	r24, 0xC8	; 200
    4a08:	90 41       	sbci	r25, 0x10	; 16
    4a0a:	19 f0       	breq	.+6      	; 0x4a12 <onepos_read_cfg+0x24>
    4a0c:	64 df       	rcall	.-312    	; 0x48d6 <onepos_write_default_cfg>
    4a0e:	81 e0       	ldi	r24, 0x01	; 1
    4a10:	08 95       	ret
    4a12:	80 e0       	ldi	r24, 0x00	; 0
    4a14:	08 95       	ret

00004a16 <onepos_get_namespaceID>:
    4a16:	60 e2       	ldi	r22, 0x20	; 32
    4a18:	7c e2       	ldi	r23, 0x2C	; 44
    4a1a:	f4 c6       	rjmp	.+3560   	; 0x5804 <strcpy>
    4a1c:	08 95       	ret

00004a1e <onepos_get_ble_scan_interval>:
    4a1e:	65 e3       	ldi	r22, 0x35	; 53
    4a20:	7c e2       	ldi	r23, 0x2C	; 44
    4a22:	f0 c6       	rjmp	.+3552   	; 0x5804 <strcpy>
    4a24:	08 95       	ret

00004a26 <onepos_get_ble_scan_window>:
    4a26:	6a e3       	ldi	r22, 0x3A	; 58
    4a28:	7c e2       	ldi	r23, 0x2C	; 44
    4a2a:	ec c6       	rjmp	.+3544   	; 0x5804 <strcpy>
    4a2c:	08 95       	ret

00004a2e <onepos_print_current_configuration>:
    4a2e:	cf 93       	push	r28
    4a30:	df 93       	push	r29
    4a32:	cd b7       	in	r28, 0x3d	; 61
    4a34:	de b7       	in	r29, 0x3e	; 62
    4a36:	6f 97       	sbiw	r28, 0x1f	; 31
    4a38:	cd bf       	out	0x3d, r28	; 61
    4a3a:	de bf       	out	0x3e, r29	; 62
    4a3c:	ce 01       	movw	r24, r28
    4a3e:	01 96       	adiw	r24, 0x01	; 1
    4a40:	ea df       	rcall	.-44     	; 0x4a16 <onepos_get_namespaceID>
    4a42:	ce 01       	movw	r24, r28
    4a44:	46 96       	adiw	r24, 0x16	; 22
    4a46:	eb df       	rcall	.-42     	; 0x4a1e <onepos_get_ble_scan_interval>
    4a48:	ce 01       	movw	r24, r28
    4a4a:	4b 96       	adiw	r24, 0x1b	; 27
    4a4c:	ec df       	rcall	.-40     	; 0x4a26 <onepos_get_ble_scan_window>
    4a4e:	87 ed       	ldi	r24, 0xD7	; 215
    4a50:	93 e2       	ldi	r25, 0x23	; 35
    4a52:	ff d6       	rcall	.+3582   	; 0x5852 <puts>
    4a54:	80 91 1b 2c 	lds	r24, 0x2C1B
    4a58:	90 91 1c 2c 	lds	r25, 0x2C1C
    4a5c:	9f 93       	push	r25
    4a5e:	8f 93       	push	r24
    4a60:	8c e0       	ldi	r24, 0x0C	; 12
    4a62:	94 e2       	ldi	r25, 0x24	; 36
    4a64:	9f 93       	push	r25
    4a66:	8f 93       	push	r24
    4a68:	e3 d6       	rcall	.+3526   	; 0x5830 <printf>
    4a6a:	2e df       	rcall	.-420    	; 0x48c8 <onepos_get_node_id>
    4a6c:	9f 93       	push	r25
    4a6e:	8f 93       	push	r24
    4a70:	88 e2       	ldi	r24, 0x28	; 40
    4a72:	94 e2       	ldi	r25, 0x24	; 36
    4a74:	9f 93       	push	r25
    4a76:	8f 93       	push	r24
    4a78:	db d6       	rcall	.+3510   	; 0x5830 <printf>
    4a7a:	80 91 1f 2c 	lds	r24, 0x2C1F
    4a7e:	cd bf       	out	0x3d, r28	; 61
    4a80:	de bf       	out	0x3e, r29	; 62
    4a82:	88 23       	and	r24, r24
    4a84:	19 f0       	breq	.+6      	; 0x4a8c <onepos_print_current_configuration+0x5e>
    4a86:	87 eb       	ldi	r24, 0xB7	; 183
    4a88:	93 e2       	ldi	r25, 0x23	; 35
    4a8a:	02 c0       	rjmp	.+4      	; 0x4a90 <onepos_print_current_configuration+0x62>
    4a8c:	87 ec       	ldi	r24, 0xC7	; 199
    4a8e:	93 e2       	ldi	r25, 0x23	; 35
    4a90:	9f 93       	push	r25
    4a92:	8f 93       	push	r24
    4a94:	83 e4       	ldi	r24, 0x43	; 67
    4a96:	94 e2       	ldi	r25, 0x24	; 36
    4a98:	9f 93       	push	r25
    4a9a:	8f 93       	push	r24
    4a9c:	c9 d6       	rcall	.+3474   	; 0x5830 <printf>
    4a9e:	ce 01       	movw	r24, r28
    4aa0:	01 96       	adiw	r24, 0x01	; 1
    4aa2:	9f 93       	push	r25
    4aa4:	8f 93       	push	r24
    4aa6:	8e e5       	ldi	r24, 0x5E	; 94
    4aa8:	94 e2       	ldi	r25, 0x24	; 36
    4aaa:	9f 93       	push	r25
    4aac:	8f 93       	push	r24
    4aae:	c0 d6       	rcall	.+3456   	; 0x5830 <printf>
    4ab0:	ce 01       	movw	r24, r28
    4ab2:	46 96       	adiw	r24, 0x16	; 22
    4ab4:	9f 93       	push	r25
    4ab6:	8f 93       	push	r24
    4ab8:	89 e7       	ldi	r24, 0x79	; 121
    4aba:	94 e2       	ldi	r25, 0x24	; 36
    4abc:	9f 93       	push	r25
    4abe:	8f 93       	push	r24
    4ac0:	b7 d6       	rcall	.+3438   	; 0x5830 <printf>
    4ac2:	ce 01       	movw	r24, r28
    4ac4:	4b 96       	adiw	r24, 0x1b	; 27
    4ac6:	9f 93       	push	r25
    4ac8:	8f 93       	push	r24
    4aca:	84 e9       	ldi	r24, 0x94	; 148
    4acc:	94 e2       	ldi	r25, 0x24	; 36
    4ace:	9f 93       	push	r25
    4ad0:	8f 93       	push	r24
    4ad2:	ae d6       	rcall	.+3420   	; 0x5830 <printf>
    4ad4:	80 91 3f 2c 	lds	r24, 0x2C3F
    4ad8:	90 91 40 2c 	lds	r25, 0x2C40
    4adc:	9f 93       	push	r25
    4ade:	8f 93       	push	r24
    4ae0:	8f ea       	ldi	r24, 0xAF	; 175
    4ae2:	94 e2       	ldi	r25, 0x24	; 36
    4ae4:	9f 93       	push	r25
    4ae6:	8f 93       	push	r24
    4ae8:	a3 d6       	rcall	.+3398   	; 0x5830 <printf>
    4aea:	80 91 41 2c 	lds	r24, 0x2C41
    4aee:	90 91 42 2c 	lds	r25, 0x2C42
    4af2:	9f 93       	push	r25
    4af4:	8f 93       	push	r24
    4af6:	8a ec       	ldi	r24, 0xCA	; 202
    4af8:	94 e2       	ldi	r25, 0x24	; 36
    4afa:	9f 93       	push	r25
    4afc:	8f 93       	push	r24
    4afe:	98 d6       	rcall	.+3376   	; 0x5830 <printf>
    4b00:	cd bf       	out	0x3d, r28	; 61
    4b02:	de bf       	out	0x3e, r29	; 62
    4b04:	6f 96       	adiw	r28, 0x1f	; 31
    4b06:	cd bf       	out	0x3d, r28	; 61
    4b08:	de bf       	out	0x3e, r29	; 62
    4b0a:	df 91       	pop	r29
    4b0c:	cf 91       	pop	r28
    4b0e:	08 95       	ret

00004b10 <onepos_set_namespaceID>:
    4b10:	bc 01       	movw	r22, r24
    4b12:	80 e2       	ldi	r24, 0x20	; 32
    4b14:	9c e2       	ldi	r25, 0x2C	; 44
    4b16:	76 c6       	rjmp	.+3308   	; 0x5804 <strcpy>
    4b18:	08 95       	ret

00004b1a <onepos_set_ble_scan_interval>:
    4b1a:	bc 01       	movw	r22, r24
    4b1c:	85 e3       	ldi	r24, 0x35	; 53
    4b1e:	9c e2       	ldi	r25, 0x2C	; 44
    4b20:	71 c6       	rjmp	.+3298   	; 0x5804 <strcpy>
    4b22:	08 95       	ret

00004b24 <onepos_set_ble_scan_window>:
    4b24:	bc 01       	movw	r22, r24
    4b26:	8a e3       	ldi	r24, 0x3A	; 58
    4b28:	9c e2       	ldi	r25, 0x2C	; 44
    4b2a:	6c c6       	rjmp	.+3288   	; 0x5804 <strcpy>
    4b2c:	08 95       	ret

00004b2e <onepos_configure_interface>:
    4b2e:	2f 92       	push	r2
    4b30:	3f 92       	push	r3
    4b32:	4f 92       	push	r4
    4b34:	5f 92       	push	r5
    4b36:	6f 92       	push	r6
    4b38:	7f 92       	push	r7
    4b3a:	8f 92       	push	r8
    4b3c:	9f 92       	push	r9
    4b3e:	af 92       	push	r10
    4b40:	bf 92       	push	r11
    4b42:	cf 92       	push	r12
    4b44:	df 92       	push	r13
    4b46:	ef 92       	push	r14
    4b48:	ff 92       	push	r15
    4b4a:	0f 93       	push	r16
    4b4c:	1f 93       	push	r17
    4b4e:	cf 93       	push	r28
    4b50:	df 93       	push	r29
    4b52:	cd b7       	in	r28, 0x3d	; 61
    4b54:	de b7       	in	r29, 0x3e	; 62
    4b56:	ce 54       	subi	r28, 0x4E	; 78
    4b58:	d1 09       	sbc	r29, r1
    4b5a:	cd bf       	out	0x3d, r28	; 61
    4b5c:	de bf       	out	0x3e, r29	; 62
    4b5e:	18 a2       	std	Y+32, r1	; 0x20
    4b60:	1a a2       	std	Y+34, r1	; 0x22
    4b62:	1b a2       	std	Y+35, r1	; 0x23
    4b64:	1c a2       	std	Y+36, r1	; 0x24
    4b66:	1d a2       	std	Y+37, r1	; 0x25
    4b68:	51 2c       	mov	r5, r1
    4b6a:	6e 01       	movw	r12, r28
    4b6c:	26 e2       	ldi	r18, 0x26	; 38
    4b6e:	c2 0e       	add	r12, r18
    4b70:	d1 1c       	adc	r13, r1
    4b72:	7e 01       	movw	r14, r28
    4b74:	30 e4       	ldi	r19, 0x40	; 64
    4b76:	e3 0e       	add	r14, r19
    4b78:	f1 1c       	adc	r15, r1
    4b7a:	8e 01       	movw	r16, r28
    4b7c:	05 5c       	subi	r16, 0xC5	; 197
    4b7e:	1f 4f       	sbci	r17, 0xFF	; 255
    4b80:	0f 2e       	mov	r0, r31
    4b82:	fb e1       	ldi	r31, 0x1B	; 27
    4b84:	6f 2e       	mov	r6, r31
    4b86:	fc e2       	ldi	r31, 0x2C	; 44
    4b88:	7f 2e       	mov	r7, r31
    4b8a:	f0 2d       	mov	r31, r0
    4b8c:	0f 2e       	mov	r0, r31
    4b8e:	f9 e0       	ldi	r31, 0x09	; 9
    4b90:	8f 2e       	mov	r8, r31
    4b92:	f4 e2       	ldi	r31, 0x24	; 36
    4b94:	9f 2e       	mov	r9, r31
    4b96:	f0 2d       	mov	r31, r0
    4b98:	5e 01       	movw	r10, r28
    4b9a:	81 e2       	ldi	r24, 0x21	; 33
    4b9c:	a8 0e       	add	r10, r24
    4b9e:	b1 1c       	adc	r11, r1
    4ba0:	fe 01       	movw	r30, r28
    4ba2:	b4 96       	adiw	r30, 0x24	; 36
    4ba4:	27 96       	adiw	r28, 0x07	; 7
    4ba6:	ee af       	std	Y+62, r30	; 0x3e
    4ba8:	ff af       	std	Y+63, r31	; 0x3f
    4baa:	27 97       	sbiw	r28, 0x07	; 7
    4bac:	9e 01       	movw	r18, r28
    4bae:	2e 5d       	subi	r18, 0xDE	; 222
    4bb0:	3f 4f       	sbci	r19, 0xFF	; 255
    4bb2:	29 96       	adiw	r28, 0x09	; 9
    4bb4:	2e af       	std	Y+62, r18	; 0x3e
    4bb6:	3f af       	std	Y+63, r19	; 0x3f
    4bb8:	29 97       	sbiw	r28, 0x09	; 9
    4bba:	ce 01       	movw	r24, r28
    4bbc:	4b 96       	adiw	r24, 0x1b	; 27
    4bbe:	2b 96       	adiw	r28, 0x0b	; 11
    4bc0:	8e af       	std	Y+62, r24	; 0x3e
    4bc2:	9f af       	std	Y+63, r25	; 0x3f
    4bc4:	2b 97       	sbiw	r28, 0x0b	; 11
    4bc6:	1e 01       	movw	r2, r28
    4bc8:	96 e1       	ldi	r25, 0x16	; 22
    4bca:	29 0e       	add	r2, r25
    4bcc:	31 1c       	adc	r3, r1
    4bce:	b3 97       	sbiw	r30, 0x23	; 35
    4bd0:	2d 96       	adiw	r28, 0x0d	; 13
    4bd2:	ee af       	std	Y+62, r30	; 0x3e
    4bd4:	ff af       	std	Y+63, r31	; 0x3f
    4bd6:	2d 97       	sbiw	r28, 0x0d	; 13
    4bd8:	22 50       	subi	r18, 0x02	; 2
    4bda:	31 09       	sbc	r19, r1
    4bdc:	2f 96       	adiw	r28, 0x0f	; 15
    4bde:	2e af       	std	Y+62, r18	; 0x3e
    4be0:	3f af       	std	Y+63, r19	; 0x3f
    4be2:	2f 97       	sbiw	r28, 0x0f	; 15
    4be4:	41 2c       	mov	r4, r1
    4be6:	c6 01       	movw	r24, r12
    4be8:	16 df       	rcall	.-468    	; 0x4a16 <onepos_get_namespaceID>
    4bea:	c7 01       	movw	r24, r14
    4bec:	18 df       	rcall	.-464    	; 0x4a1e <onepos_get_ble_scan_interval>
    4bee:	c8 01       	movw	r24, r16
    4bf0:	1a df       	rcall	.-460    	; 0x4a26 <onepos_get_ble_scan_window>
    4bf2:	80 ef       	ldi	r24, 0xF0	; 240
    4bf4:	93 e2       	ldi	r25, 0x23	; 35
    4bf6:	2d d6       	rcall	.+3162   	; 0x5852 <puts>
    4bf8:	88 ed       	ldi	r24, 0xD8	; 216
    4bfa:	93 e2       	ldi	r25, 0x23	; 35
    4bfc:	2a d6       	rcall	.+3156   	; 0x5852 <puts>
    4bfe:	f3 01       	movw	r30, r6
    4c00:	80 81       	ld	r24, Z
    4c02:	91 81       	ldd	r25, Z+1	; 0x01
    4c04:	9f 93       	push	r25
    4c06:	8f 93       	push	r24
    4c08:	9f 92       	push	r9
    4c0a:	8f 92       	push	r8
    4c0c:	11 d6       	rcall	.+3106   	; 0x5830 <printf>
    4c0e:	5c de       	rcall	.-840    	; 0x48c8 <onepos_get_node_id>
    4c10:	9f 93       	push	r25
    4c12:	8f 93       	push	r24
    4c14:	85 e2       	ldi	r24, 0x25	; 37
    4c16:	94 e2       	ldi	r25, 0x24	; 36
    4c18:	9f 93       	push	r25
    4c1a:	8f 93       	push	r24
    4c1c:	09 d6       	rcall	.+3090   	; 0x5830 <printf>
    4c1e:	80 91 1f 2c 	lds	r24, 0x2C1F
    4c22:	cd bf       	out	0x3d, r28	; 61
    4c24:	de bf       	out	0x3e, r29	; 62
    4c26:	88 23       	and	r24, r24
    4c28:	19 f0       	breq	.+6      	; 0x4c30 <onepos_configure_interface+0x102>
    4c2a:	87 eb       	ldi	r24, 0xB7	; 183
    4c2c:	93 e2       	ldi	r25, 0x23	; 35
    4c2e:	02 c0       	rjmp	.+4      	; 0x4c34 <onepos_configure_interface+0x106>
    4c30:	87 ec       	ldi	r24, 0xC7	; 199
    4c32:	93 e2       	ldi	r25, 0x23	; 35
    4c34:	9f 93       	push	r25
    4c36:	8f 93       	push	r24
    4c38:	80 e4       	ldi	r24, 0x40	; 64
    4c3a:	94 e2       	ldi	r25, 0x24	; 36
    4c3c:	9f 93       	push	r25
    4c3e:	8f 93       	push	r24
    4c40:	f7 d5       	rcall	.+3054   	; 0x5830 <printf>
    4c42:	df 92       	push	r13
    4c44:	cf 92       	push	r12
    4c46:	8b e5       	ldi	r24, 0x5B	; 91
    4c48:	94 e2       	ldi	r25, 0x24	; 36
    4c4a:	9f 93       	push	r25
    4c4c:	8f 93       	push	r24
    4c4e:	f0 d5       	rcall	.+3040   	; 0x5830 <printf>
    4c50:	ff 92       	push	r15
    4c52:	ef 92       	push	r14
    4c54:	86 e7       	ldi	r24, 0x76	; 118
    4c56:	94 e2       	ldi	r25, 0x24	; 36
    4c58:	9f 93       	push	r25
    4c5a:	8f 93       	push	r24
    4c5c:	e9 d5       	rcall	.+3026   	; 0x5830 <printf>
    4c5e:	1f 93       	push	r17
    4c60:	0f 93       	push	r16
    4c62:	81 e9       	ldi	r24, 0x91	; 145
    4c64:	94 e2       	ldi	r25, 0x24	; 36
    4c66:	9f 93       	push	r25
    4c68:	8f 93       	push	r24
    4c6a:	e2 d5       	rcall	.+3012   	; 0x5830 <printf>
    4c6c:	80 91 3f 2c 	lds	r24, 0x2C3F
    4c70:	90 91 40 2c 	lds	r25, 0x2C40
    4c74:	9f 93       	push	r25
    4c76:	8f 93       	push	r24
    4c78:	8c ea       	ldi	r24, 0xAC	; 172
    4c7a:	94 e2       	ldi	r25, 0x24	; 36
    4c7c:	9f 93       	push	r25
    4c7e:	8f 93       	push	r24
    4c80:	d7 d5       	rcall	.+2990   	; 0x5830 <printf>
    4c82:	80 91 41 2c 	lds	r24, 0x2C41
    4c86:	90 91 42 2c 	lds	r25, 0x2C42
    4c8a:	9f 93       	push	r25
    4c8c:	8f 93       	push	r24
    4c8e:	87 ec       	ldi	r24, 0xC7	; 199
    4c90:	94 e2       	ldi	r25, 0x24	; 36
    4c92:	9f 93       	push	r25
    4c94:	8f 93       	push	r24
    4c96:	cc d5       	rcall	.+2968   	; 0x5830 <printf>
    4c98:	82 ee       	ldi	r24, 0xE2	; 226
    4c9a:	94 e2       	ldi	r25, 0x24	; 36
    4c9c:	da d5       	rcall	.+2996   	; 0x5852 <puts>
    4c9e:	83 ef       	ldi	r24, 0xF3	; 243
    4ca0:	94 e2       	ldi	r25, 0x24	; 36
    4ca2:	9f 93       	push	r25
    4ca4:	8f 93       	push	r24
    4ca6:	c4 d5       	rcall	.+2952   	; 0x5830 <printf>
    4ca8:	bf 92       	push	r11
    4caa:	af 92       	push	r10
    4cac:	87 e7       	ldi	r24, 0x77	; 119
    4cae:	97 e2       	ldi	r25, 0x27	; 39
    4cb0:	9f 93       	push	r25
    4cb2:	8f 93       	push	r24
    4cb4:	fb d5       	rcall	.+3062   	; 0x58ac <scanf>
    4cb6:	cd bf       	out	0x3d, r28	; 61
    4cb8:	de bf       	out	0x3e, r29	; 62
    4cba:	89 a1       	ldd	r24, Y+33	; 0x21
    4cbc:	90 e0       	ldi	r25, 0x00	; 0
    4cbe:	88 30       	cpi	r24, 0x08	; 8
    4cc0:	91 05       	cpc	r25, r1
    4cc2:	08 f0       	brcs	.+2      	; 0x4cc6 <onepos_configure_interface+0x198>
    4cc4:	c8 c0       	rjmp	.+400    	; 0x4e56 <onepos_configure_interface+0x328>
    4cc6:	fc 01       	movw	r30, r24
    4cc8:	ec 5e       	subi	r30, 0xEC	; 236
    4cca:	fe 4f       	sbci	r31, 0xFE	; 254
    4ccc:	f5 c4       	rjmp	.+2538   	; 0x56b8 <__tablejump2__>
    4cce:	89 e2       	ldi	r24, 0x29	; 41
    4cd0:	95 e2       	ldi	r25, 0x25	; 37
    4cd2:	bf d5       	rcall	.+2942   	; 0x5852 <puts>
    4cd4:	80 e0       	ldi	r24, 0x00	; 0
    4cd6:	94 e2       	ldi	r25, 0x24	; 36
    4cd8:	a4 ef       	ldi	r26, 0xF4	; 244
    4cda:	b4 2d       	mov	r27, r4
    4cdc:	01 97       	sbiw	r24, 0x01	; 1
    4cde:	a1 09       	sbc	r26, r1
    4ce0:	b1 09       	sbc	r27, r1
    4ce2:	00 97       	sbiw	r24, 0x00	; 0
    4ce4:	a1 05       	cpc	r26, r1
    4ce6:	b1 05       	cpc	r27, r1
    4ce8:	c9 f7       	brne	.-14     	; 0x4cdc <onepos_configure_interface+0x1ae>
    4cea:	b1 c0       	rjmp	.+354    	; 0x4e4e <onepos_configure_interface+0x320>
    4cec:	8e e6       	ldi	r24, 0x6E	; 110
    4cee:	95 e2       	ldi	r25, 0x25	; 37
    4cf0:	9f 93       	push	r25
    4cf2:	8f 93       	push	r24
    4cf4:	9d d5       	rcall	.+2874   	; 0x5830 <printf>
    4cf6:	2f 96       	adiw	r28, 0x0f	; 15
    4cf8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4cfa:	2f 97       	sbiw	r28, 0x0f	; 15
    4cfc:	9f 93       	push	r25
    4cfe:	2e 96       	adiw	r28, 0x0e	; 14
    4d00:	ef ad       	ldd	r30, Y+63	; 0x3f
    4d02:	2e 97       	sbiw	r28, 0x0e	; 14
    4d04:	ef 93       	push	r30
    4d06:	87 e7       	ldi	r24, 0x77	; 119
    4d08:	97 e2       	ldi	r25, 0x27	; 39
    4d0a:	9f 93       	push	r25
    4d0c:	8f 93       	push	r24
    4d0e:	ce d5       	rcall	.+2972   	; 0x58ac <scanf>
    4d10:	0f 90       	pop	r0
    4d12:	0f 90       	pop	r0
    4d14:	0f 90       	pop	r0
    4d16:	0f 90       	pop	r0
    4d18:	0f 90       	pop	r0
    4d1a:	0f 90       	pop	r0
    4d1c:	88 a1       	ldd	r24, Y+32	; 0x20
    4d1e:	88 23       	and	r24, r24
    4d20:	11 f0       	breq	.+4      	; 0x4d26 <onepos_configure_interface+0x1f8>
    4d22:	81 e0       	ldi	r24, 0x01	; 1
    4d24:	88 a3       	std	Y+32, r24	; 0x20
    4d26:	88 a1       	ldd	r24, Y+32	; 0x20
    4d28:	80 93 1f 2c 	sts	0x2C1F, r24
    4d2c:	90 c0       	rjmp	.+288    	; 0x4e4e <onepos_configure_interface+0x320>
    4d2e:	85 ea       	ldi	r24, 0xA5	; 165
    4d30:	95 e2       	ldi	r25, 0x25	; 37
    4d32:	9f 93       	push	r25
    4d34:	8f 93       	push	r24
    4d36:	7c d5       	rcall	.+2808   	; 0x5830 <printf>
    4d38:	2d 96       	adiw	r28, 0x0d	; 13
    4d3a:	ff ad       	ldd	r31, Y+63	; 0x3f
    4d3c:	2d 97       	sbiw	r28, 0x0d	; 13
    4d3e:	ff 93       	push	r31
    4d40:	2c 96       	adiw	r28, 0x0c	; 12
    4d42:	2f ad       	ldd	r18, Y+63	; 0x3f
    4d44:	2c 97       	sbiw	r28, 0x0c	; 12
    4d46:	2f 93       	push	r18
    4d48:	83 ec       	ldi	r24, 0xC3	; 195
    4d4a:	95 e2       	ldi	r25, 0x25	; 37
    4d4c:	9f 93       	push	r25
    4d4e:	8f 93       	push	r24
    4d50:	ad d5       	rcall	.+2906   	; 0x58ac <scanf>
    4d52:	ce 01       	movw	r24, r28
    4d54:	01 96       	adiw	r24, 0x01	; 1
    4d56:	dc de       	rcall	.-584    	; 0x4b10 <onepos_set_namespaceID>
    4d58:	0f 90       	pop	r0
    4d5a:	0f 90       	pop	r0
    4d5c:	0f 90       	pop	r0
    4d5e:	0f 90       	pop	r0
    4d60:	0f 90       	pop	r0
    4d62:	0f 90       	pop	r0
    4d64:	74 c0       	rjmp	.+232    	; 0x4e4e <onepos_configure_interface+0x320>
    4d66:	88 ec       	ldi	r24, 0xC8	; 200
    4d68:	95 e2       	ldi	r25, 0x25	; 37
    4d6a:	9f 93       	push	r25
    4d6c:	8f 93       	push	r24
    4d6e:	60 d5       	rcall	.+2752   	; 0x5830 <printf>
    4d70:	3f 92       	push	r3
    4d72:	2f 92       	push	r2
    4d74:	83 ef       	ldi	r24, 0xF3	; 243
    4d76:	95 e2       	ldi	r25, 0x25	; 37
    4d78:	9f 93       	push	r25
    4d7a:	8f 93       	push	r24
    4d7c:	97 d5       	rcall	.+2862   	; 0x58ac <scanf>
    4d7e:	c1 01       	movw	r24, r2
    4d80:	cc de       	rcall	.-616    	; 0x4b1a <onepos_set_ble_scan_interval>
    4d82:	0f 90       	pop	r0
    4d84:	0f 90       	pop	r0
    4d86:	0f 90       	pop	r0
    4d88:	0f 90       	pop	r0
    4d8a:	0f 90       	pop	r0
    4d8c:	0f 90       	pop	r0
    4d8e:	5f c0       	rjmp	.+190    	; 0x4e4e <onepos_configure_interface+0x320>
    4d90:	87 ef       	ldi	r24, 0xF7	; 247
    4d92:	95 e2       	ldi	r25, 0x25	; 37
    4d94:	9f 93       	push	r25
    4d96:	8f 93       	push	r24
    4d98:	4b d5       	rcall	.+2710   	; 0x5830 <printf>
    4d9a:	2b 96       	adiw	r28, 0x0b	; 11
    4d9c:	3f ad       	ldd	r19, Y+63	; 0x3f
    4d9e:	2b 97       	sbiw	r28, 0x0b	; 11
    4da0:	3f 93       	push	r19
    4da2:	2a 96       	adiw	r28, 0x0a	; 10
    4da4:	8f ad       	ldd	r24, Y+63	; 0x3f
    4da6:	2a 97       	sbiw	r28, 0x0a	; 10
    4da8:	8f 93       	push	r24
    4daa:	83 ef       	ldi	r24, 0xF3	; 243
    4dac:	95 e2       	ldi	r25, 0x25	; 37
    4dae:	9f 93       	push	r25
    4db0:	8f 93       	push	r24
    4db2:	7c d5       	rcall	.+2808   	; 0x58ac <scanf>
    4db4:	ce 01       	movw	r24, r28
    4db6:	4b 96       	adiw	r24, 0x1b	; 27
    4db8:	b5 de       	rcall	.-662    	; 0x4b24 <onepos_set_ble_scan_window>
    4dba:	0f 90       	pop	r0
    4dbc:	0f 90       	pop	r0
    4dbe:	0f 90       	pop	r0
    4dc0:	0f 90       	pop	r0
    4dc2:	0f 90       	pop	r0
    4dc4:	0f 90       	pop	r0
    4dc6:	43 c0       	rjmp	.+134    	; 0x4e4e <onepos_configure_interface+0x320>
    4dc8:	81 e2       	ldi	r24, 0x21	; 33
    4dca:	96 e2       	ldi	r25, 0x26	; 38
    4dcc:	9f 93       	push	r25
    4dce:	8f 93       	push	r24
    4dd0:	2f d5       	rcall	.+2654   	; 0x5830 <printf>
    4dd2:	29 96       	adiw	r28, 0x09	; 9
    4dd4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4dd6:	29 97       	sbiw	r28, 0x09	; 9
    4dd8:	9f 93       	push	r25
    4dda:	28 96       	adiw	r28, 0x08	; 8
    4ddc:	ef ad       	ldd	r30, Y+63	; 0x3f
    4dde:	28 97       	sbiw	r28, 0x08	; 8
    4de0:	ef 93       	push	r30
    4de2:	87 e4       	ldi	r24, 0x47	; 71
    4de4:	96 e2       	ldi	r25, 0x26	; 38
    4de6:	9f 93       	push	r25
    4de8:	8f 93       	push	r24
    4dea:	60 d5       	rcall	.+2752   	; 0x58ac <scanf>
    4dec:	8a a1       	ldd	r24, Y+34	; 0x22
    4dee:	9b a1       	ldd	r25, Y+35	; 0x23
    4df0:	80 93 3f 2c 	sts	0x2C3F, r24
    4df4:	90 93 40 2c 	sts	0x2C40, r25
    4df8:	0f 90       	pop	r0
    4dfa:	0f 90       	pop	r0
    4dfc:	0f 90       	pop	r0
    4dfe:	0f 90       	pop	r0
    4e00:	0f 90       	pop	r0
    4e02:	0f 90       	pop	r0
    4e04:	24 c0       	rjmp	.+72     	; 0x4e4e <onepos_configure_interface+0x320>
    4e06:	8b e4       	ldi	r24, 0x4B	; 75
    4e08:	96 e2       	ldi	r25, 0x26	; 38
    4e0a:	9f 93       	push	r25
    4e0c:	8f 93       	push	r24
    4e0e:	10 d5       	rcall	.+2592   	; 0x5830 <printf>
    4e10:	27 96       	adiw	r28, 0x07	; 7
    4e12:	ff ad       	ldd	r31, Y+63	; 0x3f
    4e14:	27 97       	sbiw	r28, 0x07	; 7
    4e16:	ff 93       	push	r31
    4e18:	26 96       	adiw	r28, 0x06	; 6
    4e1a:	2f ad       	ldd	r18, Y+63	; 0x3f
    4e1c:	26 97       	sbiw	r28, 0x06	; 6
    4e1e:	2f 93       	push	r18
    4e20:	87 e4       	ldi	r24, 0x47	; 71
    4e22:	96 e2       	ldi	r25, 0x26	; 38
    4e24:	9f 93       	push	r25
    4e26:	8f 93       	push	r24
    4e28:	41 d5       	rcall	.+2690   	; 0x58ac <scanf>
    4e2a:	8c a1       	ldd	r24, Y+36	; 0x24
    4e2c:	9d a1       	ldd	r25, Y+37	; 0x25
    4e2e:	80 93 41 2c 	sts	0x2C41, r24
    4e32:	90 93 42 2c 	sts	0x2C42, r25
    4e36:	0f 90       	pop	r0
    4e38:	0f 90       	pop	r0
    4e3a:	0f 90       	pop	r0
    4e3c:	0f 90       	pop	r0
    4e3e:	0f 90       	pop	r0
    4e40:	0f 90       	pop	r0
    4e42:	05 c0       	rjmp	.+10     	; 0x4e4e <onepos_configure_interface+0x320>
    4e44:	33 dd       	rcall	.-1434   	; 0x48ac <onepos_save_cfg>
    4e46:	81 e7       	ldi	r24, 0x71	; 113
    4e48:	96 e2       	ldi	r25, 0x26	; 38
    4e4a:	03 d5       	rcall	.+2566   	; 0x5852 <puts>
    4e4c:	07 c0       	rjmp	.+14     	; 0x4e5c <onepos_configure_interface+0x32e>
    4e4e:	55 20       	and	r5, r5
    4e50:	09 f4       	brne	.+2      	; 0x4e54 <onepos_configure_interface+0x326>
    4e52:	c9 ce       	rjmp	.-622    	; 0x4be6 <onepos_configure_interface+0xb8>
    4e54:	03 c0       	rjmp	.+6      	; 0x4e5c <onepos_configure_interface+0x32e>
    4e56:	55 20       	and	r5, r5
    4e58:	09 f4       	brne	.+2      	; 0x4e5c <onepos_configure_interface+0x32e>
    4e5a:	c5 ce       	rjmp	.-630    	; 0x4be6 <onepos_configure_interface+0xb8>
    4e5c:	c2 5b       	subi	r28, 0xB2	; 178
    4e5e:	df 4f       	sbci	r29, 0xFF	; 255
    4e60:	cd bf       	out	0x3d, r28	; 61
    4e62:	de bf       	out	0x3e, r29	; 62
    4e64:	df 91       	pop	r29
    4e66:	cf 91       	pop	r28
    4e68:	1f 91       	pop	r17
    4e6a:	0f 91       	pop	r16
    4e6c:	ff 90       	pop	r15
    4e6e:	ef 90       	pop	r14
    4e70:	df 90       	pop	r13
    4e72:	cf 90       	pop	r12
    4e74:	bf 90       	pop	r11
    4e76:	af 90       	pop	r10
    4e78:	9f 90       	pop	r9
    4e7a:	8f 90       	pop	r8
    4e7c:	7f 90       	pop	r7
    4e7e:	6f 90       	pop	r6
    4e80:	5f 90       	pop	r5
    4e82:	4f 90       	pop	r4
    4e84:	3f 90       	pop	r3
    4e86:	2f 90       	pop	r2
    4e88:	08 95       	ret

00004e8a <onepos_get_uwb_rx_antenna_delay>:
    4e8a:	80 91 3f 2c 	lds	r24, 0x2C3F
    4e8e:	90 91 40 2c 	lds	r25, 0x2C40
    4e92:	08 95       	ret

00004e94 <onepos_get_uwb_tx_antenna_delay>:
}

uint16_t onepos_get_uwb_tx_antenna_delay(void)
{
	return onepos_config.uwb_tx_antenna_delay;
    4e94:	80 91 41 2c 	lds	r24, 0x2C41
    4e98:	90 91 42 2c 	lds	r25, 0x2C42
}
    4e9c:	08 95       	ret

00004e9e <usb_putchar_printf>:
	usb_putchar(*string++);
}


#ifdef PRINTF_USB
int usb_putchar_printf(char var, FILE *stream) {
    4e9e:	cf 93       	push	r28
    4ea0:	c8 2f       	mov	r28, r24
	// translate \n to \r for br@y++ terminal
	if (var == '\n') usb_putchar('\r');
    4ea2:	8a 30       	cpi	r24, 0x0A	; 10
    4ea4:	21 f4       	brne	.+8      	; 0x4eae <usb_putchar_printf+0x10>
	
}

void usb_putchar(char a)
{
	udi_cdc_putc(a);
    4ea6:	8d e0       	ldi	r24, 0x0D	; 13
    4ea8:	90 e0       	ldi	r25, 0x00	; 0
    4eaa:	0e 94 ae 04 	call	0x95c	; 0x95c <udi_cdc_putc>
    4eae:	8c 2f       	mov	r24, r28
    4eb0:	99 27       	eor	r25, r25
    4eb2:	87 fd       	sbrc	r24, 7
    4eb4:	90 95       	com	r25
    4eb6:	0e 94 ae 04 	call	0x95c	; 0x95c <udi_cdc_putc>
int usb_putchar_printf(char var, FILE *stream) {
	// translate \n to \r for br@y++ terminal
	if (var == '\n') usb_putchar('\r');
	usb_putchar(var);
	return 0;
}
    4eba:	80 e0       	ldi	r24, 0x00	; 0
    4ebc:	90 e0       	ldi	r25, 0x00	; 0
    4ebe:	cf 91       	pop	r28
    4ec0:	08 95       	ret

00004ec2 <usb_getchar_scanf>:

int usb_getchar_scanf(FILE *stream)
{
    4ec2:	0f 93       	push	r16
    4ec4:	1f 93       	push	r17
    4ec6:	cf 93       	push	r28
    4ec8:	df 93       	push	r29
    4eca:	8c 01       	movw	r16, r24
	return udi_cdc_getc();
}

int usb_is_rx_ready(void)
{
	return udi_cdc_is_rx_ready();
    4ecc:	0e 94 ed 03 	call	0x7da	; 0x7da <udi_cdc_is_rx_ready>

int usb_getchar_scanf(FILE *stream)
{
	uint8_t u8Data;
	// Wait for byte to be received
	while (usb_is_rx_ready()==0);
    4ed0:	88 23       	and	r24, r24
    4ed2:	e1 f3       	breq	.-8      	; 0x4ecc <usb_getchar_scanf+0xa>
	udi_cdc_putc(a);
}

char usb_getchar(void)
{
	return udi_cdc_getc();
    4ed4:	0e 94 39 04 	call	0x872	; 0x872 <udi_cdc_getc>
    4ed8:	ec 01       	movw	r28, r24
	uint8_t u8Data;
	// Wait for byte to be received
	while (usb_is_rx_ready()==0);
	u8Data=usb_getchar();
	//echo input data
	usb_putchar_printf(u8Data,stream);
    4eda:	b8 01       	movw	r22, r16
    4edc:	e0 df       	rcall	.-64     	; 0x4e9e <usb_putchar_printf>
	// Return received data
	return u8Data;
}
    4ede:	ce 01       	movw	r24, r28
    4ee0:	99 27       	eor	r25, r25
    4ee2:	df 91       	pop	r29
    4ee4:	cf 91       	pop	r28
    4ee6:	1f 91       	pop	r17
    4ee8:	0f 91       	pop	r16
    4eea:	08 95       	ret

00004eec <usb_init>:

#include "./../include/usb_serial.h"

void usb_init(void)
{
	irq_initialize_vectors();
    4eec:	87 e0       	ldi	r24, 0x07	; 7
    4eee:	e0 ea       	ldi	r30, 0xA0	; 160
    4ef0:	f0 e0       	ldi	r31, 0x00	; 0
    4ef2:	82 83       	std	Z+2, r24	; 0x02
	cpu_irq_enable();
    4ef4:	78 94       	sei
	udc_start();
    4ef6:	0e 94 9c 05 	call	0xb38	; 0xb38 <udc_start>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
    4efa:	0e 94 55 0e 	call	0x1caa	; 0x1caa <udd_attach>
	udc_attach();
	
	#ifdef PRINTF_USB
	// setup our stdio stream
	stdout = &mystdout;
    4efe:	81 eb       	ldi	r24, 0xB1	; 177
    4f00:	90 e2       	ldi	r25, 0x20	; 32
    4f02:	80 93 d5 2c 	sts	0x2CD5, r24
    4f06:	90 93 d6 2c 	sts	0x2CD6, r25
	stdin = &mystdout;
    4f0a:	80 93 d3 2c 	sts	0x2CD3, r24
    4f0e:	90 93 d4 2c 	sts	0x2CD4, r25
    4f12:	08 95       	ret

00004f14 <usb_putchar>:
	
}

void usb_putchar(char a)
{
	udi_cdc_putc(a);
    4f14:	99 27       	eor	r25, r25
    4f16:	87 fd       	sbrc	r24, 7
    4f18:	90 95       	com	r25
    4f1a:	0c 94 ae 04 	jmp	0x95c	; 0x95c <udi_cdc_putc>
    4f1e:	08 95       	ret

00004f20 <rs485_init>:
    4f20:	cf 93       	push	r28
    4f22:	df 93       	push	r29
    4f24:	cd b7       	in	r28, 0x3d	; 61
    4f26:	de b7       	in	r29, 0x3e	; 62
    4f28:	27 97       	sbiw	r28, 0x07	; 7
    4f2a:	cd bf       	out	0x3d, r28	; 61
    4f2c:	de bf       	out	0x3e, r29	; 62
    4f2e:	80 91 c3 20 	lds	r24, 0x20C3
    4f32:	8d 83       	std	Y+5, r24	; 0x05
    4f34:	80 91 c4 20 	lds	r24, 0x20C4
    4f38:	8e 83       	std	Y+6, r24	; 0x06
    4f3a:	80 91 c5 20 	lds	r24, 0x20C5
    4f3e:	8f 83       	std	Y+7, r24	; 0x07
    4f40:	80 91 bf 20 	lds	r24, 0x20BF
    4f44:	90 91 c0 20 	lds	r25, 0x20C0
    4f48:	a0 91 c1 20 	lds	r26, 0x20C1
    4f4c:	b0 91 c2 20 	lds	r27, 0x20C2
    4f50:	89 83       	std	Y+1, r24	; 0x01
    4f52:	9a 83       	std	Y+2, r25	; 0x02
    4f54:	ab 83       	std	Y+3, r26	; 0x03
    4f56:	bc 83       	std	Y+4, r27	; 0x04
    4f58:	60 e1       	ldi	r22, 0x10	; 16
    4f5a:	85 e0       	ldi	r24, 0x05	; 5
    4f5c:	0e 94 8d 12 	call	0x251a	; 0x251a <sysclk_enable_module>
    4f60:	be 01       	movw	r22, r28
    4f62:	6f 5f       	subi	r22, 0xFF	; 255
    4f64:	7f 4f       	sbci	r23, 0xFF	; 255
    4f66:	80 ea       	ldi	r24, 0xA0	; 160
    4f68:	9a e0       	ldi	r25, 0x0A	; 10
    4f6a:	0e 94 ca 0a 	call	0x1594	; 0x1594 <usart_init_rs232>
    4f6e:	82 e0       	ldi	r24, 0x02	; 2
    4f70:	e0 e8       	ldi	r30, 0x80	; 128
    4f72:	f6 e0       	ldi	r31, 0x06	; 6
    4f74:	86 83       	std	Z+6, r24	; 0x06
    4f76:	27 96       	adiw	r28, 0x07	; 7
    4f78:	cd bf       	out	0x3d, r28	; 61
    4f7a:	de bf       	out	0x3e, r29	; 62
    4f7c:	df 91       	pop	r29
    4f7e:	cf 91       	pop	r28
    4f80:	08 95       	ret

00004f82 <__vector_88>:
    4f82:	1f 92       	push	r1
    4f84:	0f 92       	push	r0
    4f86:	0f b6       	in	r0, 0x3f	; 63
    4f88:	0f 92       	push	r0
    4f8a:	11 24       	eor	r1, r1
    4f8c:	2f 93       	push	r18
    4f8e:	3f 93       	push	r19
    4f90:	4f 93       	push	r20
    4f92:	5f 93       	push	r21
    4f94:	6f 93       	push	r22
    4f96:	7f 93       	push	r23
    4f98:	8f 93       	push	r24
    4f9a:	9f 93       	push	r25
    4f9c:	af 93       	push	r26
    4f9e:	bf 93       	push	r27
    4fa0:	ef 93       	push	r30
    4fa2:	ff 93       	push	r31
    4fa4:	82 e0       	ldi	r24, 0x02	; 2
    4fa6:	e0 e2       	ldi	r30, 0x20	; 32
    4fa8:	f6 e0       	ldi	r31, 0x06	; 6
    4faa:	87 83       	std	Z+7, r24	; 0x07
    4fac:	80 91 a0 09 	lds	r24, 0x09A0
    4fb0:	80 93 9f 2c 	sts	0x2C9F, r24
    4fb4:	e0 91 7d 2b 	lds	r30, 0x2B7D
    4fb8:	f0 e0       	ldi	r31, 0x00	; 0
    4fba:	eb 5b       	subi	r30, 0xBB	; 187
    4fbc:	f3 4d       	sbci	r31, 0xD3	; 211
    4fbe:	80 83       	st	Z, r24
    4fc0:	a9 df       	rcall	.-174    	; 0x4f14 <usb_putchar>
    4fc2:	e0 91 7d 2b 	lds	r30, 0x2B7D
    4fc6:	ef 5f       	subi	r30, 0xFF	; 255
    4fc8:	e0 93 7d 2b 	sts	0x2B7D, r30
    4fcc:	80 91 9f 2c 	lds	r24, 0x2C9F
    4fd0:	8a 30       	cpi	r24, 0x0A	; 10
    4fd2:	19 f5       	brne	.+70     	; 0x501a <__vector_88+0x98>
    4fd4:	81 e0       	ldi	r24, 0x01	; 1
    4fd6:	a0 e2       	ldi	r26, 0x20	; 32
    4fd8:	b6 e0       	ldi	r27, 0x06	; 6
    4fda:	17 96       	adiw	r26, 0x07	; 7
    4fdc:	8c 93       	st	X, r24
    4fde:	f0 e0       	ldi	r31, 0x00	; 0
    4fe0:	eb 5b       	subi	r30, 0xBB	; 187
    4fe2:	f3 4d       	sbci	r31, 0xD3	; 211
    4fe4:	10 82       	st	Z, r1
    4fe6:	60 ea       	ldi	r22, 0xA0	; 160
    4fe8:	7c e2       	ldi	r23, 0x2C	; 44
    4fea:	85 e4       	ldi	r24, 0x45	; 69
    4fec:	9c e2       	ldi	r25, 0x2C	; 44
    4fee:	0e 94 e4 13 	call	0x27c8	; 0x27c8 <ble_information>
    4ff2:	88 23       	and	r24, r24
    4ff4:	79 f0       	breq	.+30     	; 0x5014 <__vector_88+0x92>
    4ff6:	ef ec       	ldi	r30, 0xCF	; 207
    4ff8:	fc e2       	ldi	r31, 0x2C	; 44
    4ffa:	81 81       	ldd	r24, Z+1	; 0x01
    4ffc:	8f 93       	push	r24
    4ffe:	80 81       	ld	r24, Z
    5000:	8f 93       	push	r24
    5002:	8c e3       	ldi	r24, 0x3C	; 60
    5004:	94 e2       	ldi	r25, 0x24	; 36
    5006:	9f 93       	push	r25
    5008:	8f 93       	push	r24
    500a:	12 d4       	rcall	.+2084   	; 0x5830 <printf>
    500c:	0f 90       	pop	r0
    500e:	0f 90       	pop	r0
    5010:	0f 90       	pop	r0
    5012:	0f 90       	pop	r0
    5014:	10 92 7d 2b 	sts	0x2B7D, r1
    5018:	08 c0       	rjmp	.+16     	; 0x502a <__vector_88+0xa8>
    501a:	e9 35       	cpi	r30, 0x59	; 89
    501c:	31 f4       	brne	.+12     	; 0x502a <__vector_88+0xa8>
    501e:	10 92 7d 2b 	sts	0x2B7D, r1
    5022:	80 e8       	ldi	r24, 0x80	; 128
    5024:	e0 e0       	ldi	r30, 0x00	; 0
    5026:	f6 e0       	ldi	r31, 0x06	; 6
    5028:	87 83       	std	Z+7, r24	; 0x07
    502a:	ff 91       	pop	r31
    502c:	ef 91       	pop	r30
    502e:	bf 91       	pop	r27
    5030:	af 91       	pop	r26
    5032:	9f 91       	pop	r25
    5034:	8f 91       	pop	r24
    5036:	7f 91       	pop	r23
    5038:	6f 91       	pop	r22
    503a:	5f 91       	pop	r21
    503c:	4f 91       	pop	r20
    503e:	3f 91       	pop	r19
    5040:	2f 91       	pop	r18
    5042:	0f 90       	pop	r0
    5044:	0f be       	out	0x3f, r0	; 63
    5046:	0f 90       	pop	r0
    5048:	1f 90       	pop	r1
    504a:	18 95       	reti

0000504c <support_node>:
		delay_ms(1000);
	}
}

void support_node(void)
{
    504c:	cf 93       	push	r28
    504e:	df 93       	push	r29
    5050:	cd b7       	in	r28, 0x3d	; 61
    5052:	de b7       	in	r29, 0x3e	; 62
    5054:	61 97       	sbiw	r28, 0x11	; 17
    5056:	cd bf       	out	0x3d, r28	; 61
    5058:	de bf       	out	0x3e, r29	; 62
	uint8_t status = -1;
	uint8_t status2 = -1;
	uint16_t dist;
	char msg[15];
	
	printf("\nNode configured as Support Node\n");
    505a:	86 e2       	ldi	r24, 0x26	; 38
    505c:	98 e2       	ldi	r25, 0x28	; 40
    505e:	f9 d3       	rcall	.+2034   	; 0x5852 <puts>
	ble_init_read_beacons_isr();
    5060:	0e 94 86 14 	call	0x290c	; 0x290c <ble_init_read_beacons_isr>
    5064:	00 e0       	ldi	r16, 0x00	; 0
    5066:	16 e0       	ldi	r17, 0x06	; 6
    5068:	68 94       	set
    506a:	44 24       	eor	r4, r4
    506c:	46 f8       	bld	r4, 6
    506e:	68 94       	set
    5070:	33 24       	eor	r3, r3
    5072:	37 f8       	bld	r3, 7
		led2(OFF);
		status = dwt_resp_twr(&dist);
		while(status == UWB_RX_OK)
		{
			led1(ON);
			status2 = dwt_receive_msg_w_ack(msg);
    5074:	6e 01       	movw	r12, r28
    5076:	83 e0       	ldi	r24, 0x03	; 3
    5078:	c8 0e       	add	r12, r24
    507a:	d1 1c       	adc	r13, r1
    507c:	5c 2c       	mov	r5, r12
    507e:	6d 2c       	mov	r6, r13
			if (status2 == UWB_RX_OK)
			{
				led2_toogle();
				cli();
				printf("%d",ble_beacon.rssi);
    5080:	0f 2e       	mov	r0, r31
    5082:	ff ec       	ldi	r31, 0xCF	; 207
    5084:	ef 2e       	mov	r14, r31
    5086:	fc e2       	ldi	r31, 0x2C	; 44
    5088:	ff 2e       	mov	r15, r31
    508a:	f0 2d       	mov	r31, r0
    508c:	0f 2e       	mov	r0, r31
    508e:	f7 e7       	ldi	r31, 0x77	; 119
    5090:	8f 2e       	mov	r8, r31
    5092:	f7 e2       	ldi	r31, 0x27	; 39
    5094:	9f 2e       	mov	r9, r31
    5096:	f0 2d       	mov	r31, r0
				sprintf(msg,"%d,%d.",dist,ble_beacon.rssi);
    5098:	0f 2e       	mov	r0, r31
    509a:	f3 ea       	ldi	r31, 0xA3	; 163
    509c:	af 2e       	mov	r10, r31
    509e:	f7 e2       	ldi	r31, 0x27	; 39
    50a0:	bf 2e       	mov	r11, r31
    50a2:	f0 2d       	mov	r31, r0
    50a4:	f8 01       	movw	r30, r16
    50a6:	46 82       	std	Z+6, r4	; 0x06
    50a8:	36 82       	std	Z+6, r3	; 0x06
	
	for(;;)
	{
		led1(OFF);
		led2(OFF);
		status = dwt_resp_twr(&dist);
    50aa:	ce 01       	movw	r24, r28
    50ac:	01 96       	adiw	r24, 0x01	; 1
    50ae:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <dwt_resp_twr>
		while(status == UWB_RX_OK)
    50b2:	81 11       	cpse	r24, r1
    50b4:	f7 cf       	rjmp	.-18     	; 0x50a4 <support_node+0x58>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    50b6:	74 2c       	mov	r7, r4
    50b8:	f8 01       	movw	r30, r16
    50ba:	75 82       	std	Z+5, r7	; 0x05
		{
			led1(ON);
			status2 = dwt_receive_msg_w_ack(msg);
    50bc:	85 2d       	mov	r24, r5
    50be:	96 2d       	mov	r25, r6
    50c0:	0e 94 20 1f 	call	0x3e40	; 0x3e40 <dwt_receive_msg_w_ack>
			if (status2 == UWB_RX_OK)
    50c4:	81 11       	cpse	r24, r1
    50c6:	f8 cf       	rjmp	.-16     	; 0x50b8 <support_node+0x6c>

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->OUTTGL = arch_ioport_pin_to_mask(pin);
    50c8:	f8 01       	movw	r30, r16
    50ca:	37 82       	std	Z+7, r3	; 0x07
			{
				led2_toogle();
				cli();
    50cc:	f8 94       	cli
				printf("%d",ble_beacon.rssi);
    50ce:	f7 01       	movw	r30, r14
    50d0:	81 81       	ldd	r24, Z+1	; 0x01
    50d2:	8f 93       	push	r24
    50d4:	80 81       	ld	r24, Z
    50d6:	8f 93       	push	r24
    50d8:	9f 92       	push	r9
    50da:	8f 92       	push	r8
    50dc:	a9 d3       	rcall	.+1874   	; 0x5830 <printf>
				sprintf(msg,"%d,%d.",dist,ble_beacon.rssi);
    50de:	f7 01       	movw	r30, r14
    50e0:	81 81       	ldd	r24, Z+1	; 0x01
    50e2:	8f 93       	push	r24
    50e4:	80 81       	ld	r24, Z
    50e6:	8f 93       	push	r24
    50e8:	8a 81       	ldd	r24, Y+2	; 0x02
    50ea:	8f 93       	push	r24
    50ec:	89 81       	ldd	r24, Y+1	; 0x01
    50ee:	8f 93       	push	r24
    50f0:	bf 92       	push	r11
    50f2:	af 92       	push	r10
    50f4:	df 92       	push	r13
    50f6:	cf 92       	push	r12
    50f8:	ea d3       	rcall	.+2004   	; 0x58ce <sprintf>
				sei();
    50fa:	78 94       	sei
				dwt_send_msg_w_ack(msg,1);
    50fc:	61 e0       	ldi	r22, 0x01	; 1
    50fe:	70 e0       	ldi	r23, 0x00	; 0
    5100:	85 2d       	mov	r24, r5
    5102:	96 2d       	mov	r25, r6
    5104:	0e 94 5a 1e 	call	0x3cb4	; 0x3cb4 <dwt_send_msg_w_ack>
    5108:	cd bf       	out	0x3d, r28	; 61
    510a:	de bf       	out	0x3e, r29	; 62
    510c:	cb cf       	rjmp	.-106    	; 0x50a4 <support_node+0x58>

0000510e <main>:
}


int main (void)
{
	init_onepos();
    510e:	a3 d9       	rcall	.-3258   	; 0x4456 <init_onepos>
	
	rs485_init();
    5110:	07 df       	rcall	.-498    	; 0x4f20 <rs485_init>
	ble_init();
    5112:	0e 94 a2 13 	call	0x2744	; 0x2744 <ble_init>
 * \param level Interrupt level of the RXD interrupt.
 */
static inline void usart_set_rx_interrupt_level(USART_t *usart,
		enum usart_int_level_t level)
{
	(usart)->CTRLA = ((usart)->CTRLA & ~USART_RXCINTLVL_gm) |
    5116:	e0 ea       	ldi	r30, 0xA0	; 160
    5118:	f9 e0       	ldi	r31, 0x09	; 9
    511a:	83 81       	ldd	r24, Z+3	; 0x03
    511c:	8f 7c       	andi	r24, 0xCF	; 207
    511e:	80 61       	ori	r24, 0x10	; 16
    5120:	83 83       	std	Z+3, r24	; 0x03
	usart_set_rx_interrupt_level(USART_BLE, USART_INT_LVL_LO);
	
	init_animation();
    5122:	e3 d9       	rcall	.-3130   	; 0x44ea <init_animation>
	
	uint8_t ret;
	ret = onepos_read_cfg();
    5124:	64 dc       	rcall	.-1848   	; 0x49ee <onepos_read_cfg>
    5126:	c8 2f       	mov	r28, r24
	printf("READ_CFG: %d. MEMCHECK = %x\n",ret,onepos_get_mem_check());
    5128:	ca db       	rcall	.-2156   	; 0x48be <onepos_get_mem_check>
    512a:	9f 93       	push	r25
    512c:	8f 93       	push	r24
    512e:	1f 92       	push	r1
    5130:	cf 93       	push	r28
    5132:	87 e4       	ldi	r24, 0x47	; 71
    5134:	98 e2       	ldi	r25, 0x28	; 40
    5136:	9f 93       	push	r25
    5138:	8f 93       	push	r24
    513a:	7a d3       	rcall	.+1780   	; 0x5830 <printf>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    513c:	e0 e4       	ldi	r30, 0x40	; 64
    513e:	f6 e0       	ldi	r31, 0x06	; 6
    5140:	80 85       	ldd	r24, Z+8	; 0x08
	
	if (sw2_status())
    5142:	0f 90       	pop	r0
    5144:	0f 90       	pop	r0
    5146:	0f 90       	pop	r0
    5148:	0f 90       	pop	r0
    514a:	0f 90       	pop	r0
    514c:	0f 90       	pop	r0
    514e:	82 fd       	sbrc	r24, 2
    5150:	02 c0       	rjmp	.+4      	; 0x5156 <main+0x48>
	{
		onepos_configure_interface();
    5152:	ed dc       	rcall	.-1574   	; 0x4b2e <onepos_configure_interface>
    5154:	01 c0       	rjmp	.+2      	; 0x5158 <main+0x4a>
	}
	else
	{
		onepos_print_current_configuration();
    5156:	6b dc       	rcall	.-1834   	; 0x4a2e <onepos_print_current_configuration>
	}
	
	dwt_onepos_init(1);
    5158:	81 e0       	ldi	r24, 0x01	; 1
    515a:	0e 94 28 1e 	call	0x3c50	; 0x3c50 <dwt_onepos_init>
	
	support_node();
    515e:	76 df       	rcall	.-276    	; 0x504c <support_node>

00005160 <__subsf3>:
    5160:	50 58       	subi	r21, 0x80	; 128

00005162 <__addsf3>:
    5162:	bb 27       	eor	r27, r27
    5164:	aa 27       	eor	r26, r26
    5166:	0e d0       	rcall	.+28     	; 0x5184 <__addsf3x>
    5168:	d4 c1       	rjmp	.+936    	; 0x5512 <__fp_round>
    516a:	c5 d1       	rcall	.+906    	; 0x54f6 <__fp_pscA>
    516c:	30 f0       	brcs	.+12     	; 0x517a <__addsf3+0x18>
    516e:	ca d1       	rcall	.+916    	; 0x5504 <__fp_pscB>
    5170:	20 f0       	brcs	.+8      	; 0x517a <__addsf3+0x18>
    5172:	31 f4       	brne	.+12     	; 0x5180 <__addsf3+0x1e>
    5174:	9f 3f       	cpi	r25, 0xFF	; 255
    5176:	11 f4       	brne	.+4      	; 0x517c <__addsf3+0x1a>
    5178:	1e f4       	brtc	.+6      	; 0x5180 <__addsf3+0x1e>
    517a:	aa c1       	rjmp	.+852    	; 0x54d0 <__fp_nan>
    517c:	0e f4       	brtc	.+2      	; 0x5180 <__addsf3+0x1e>
    517e:	e0 95       	com	r30
    5180:	e7 fb       	bst	r30, 7
    5182:	a0 c1       	rjmp	.+832    	; 0x54c4 <__fp_inf>

00005184 <__addsf3x>:
    5184:	e9 2f       	mov	r30, r25
    5186:	d6 d1       	rcall	.+940    	; 0x5534 <__fp_split3>
    5188:	80 f3       	brcs	.-32     	; 0x516a <__addsf3+0x8>
    518a:	ba 17       	cp	r27, r26
    518c:	62 07       	cpc	r22, r18
    518e:	73 07       	cpc	r23, r19
    5190:	84 07       	cpc	r24, r20
    5192:	95 07       	cpc	r25, r21
    5194:	18 f0       	brcs	.+6      	; 0x519c <__addsf3x+0x18>
    5196:	71 f4       	brne	.+28     	; 0x51b4 <__addsf3x+0x30>
    5198:	9e f5       	brtc	.+102    	; 0x5200 <__addsf3x+0x7c>
    519a:	ee c1       	rjmp	.+988    	; 0x5578 <__fp_zero>
    519c:	0e f4       	brtc	.+2      	; 0x51a0 <__addsf3x+0x1c>
    519e:	e0 95       	com	r30
    51a0:	0b 2e       	mov	r0, r27
    51a2:	ba 2f       	mov	r27, r26
    51a4:	a0 2d       	mov	r26, r0
    51a6:	0b 01       	movw	r0, r22
    51a8:	b9 01       	movw	r22, r18
    51aa:	90 01       	movw	r18, r0
    51ac:	0c 01       	movw	r0, r24
    51ae:	ca 01       	movw	r24, r20
    51b0:	a0 01       	movw	r20, r0
    51b2:	11 24       	eor	r1, r1
    51b4:	ff 27       	eor	r31, r31
    51b6:	59 1b       	sub	r21, r25
    51b8:	99 f0       	breq	.+38     	; 0x51e0 <__addsf3x+0x5c>
    51ba:	59 3f       	cpi	r21, 0xF9	; 249
    51bc:	50 f4       	brcc	.+20     	; 0x51d2 <__addsf3x+0x4e>
    51be:	50 3e       	cpi	r21, 0xE0	; 224
    51c0:	68 f1       	brcs	.+90     	; 0x521c <__addsf3x+0x98>
    51c2:	1a 16       	cp	r1, r26
    51c4:	f0 40       	sbci	r31, 0x00	; 0
    51c6:	a2 2f       	mov	r26, r18
    51c8:	23 2f       	mov	r18, r19
    51ca:	34 2f       	mov	r19, r20
    51cc:	44 27       	eor	r20, r20
    51ce:	58 5f       	subi	r21, 0xF8	; 248
    51d0:	f3 cf       	rjmp	.-26     	; 0x51b8 <__addsf3x+0x34>
    51d2:	46 95       	lsr	r20
    51d4:	37 95       	ror	r19
    51d6:	27 95       	ror	r18
    51d8:	a7 95       	ror	r26
    51da:	f0 40       	sbci	r31, 0x00	; 0
    51dc:	53 95       	inc	r21
    51de:	c9 f7       	brne	.-14     	; 0x51d2 <__addsf3x+0x4e>
    51e0:	7e f4       	brtc	.+30     	; 0x5200 <__addsf3x+0x7c>
    51e2:	1f 16       	cp	r1, r31
    51e4:	ba 0b       	sbc	r27, r26
    51e6:	62 0b       	sbc	r22, r18
    51e8:	73 0b       	sbc	r23, r19
    51ea:	84 0b       	sbc	r24, r20
    51ec:	ba f0       	brmi	.+46     	; 0x521c <__addsf3x+0x98>
    51ee:	91 50       	subi	r25, 0x01	; 1
    51f0:	a1 f0       	breq	.+40     	; 0x521a <__addsf3x+0x96>
    51f2:	ff 0f       	add	r31, r31
    51f4:	bb 1f       	adc	r27, r27
    51f6:	66 1f       	adc	r22, r22
    51f8:	77 1f       	adc	r23, r23
    51fa:	88 1f       	adc	r24, r24
    51fc:	c2 f7       	brpl	.-16     	; 0x51ee <__addsf3x+0x6a>
    51fe:	0e c0       	rjmp	.+28     	; 0x521c <__addsf3x+0x98>
    5200:	ba 0f       	add	r27, r26
    5202:	62 1f       	adc	r22, r18
    5204:	73 1f       	adc	r23, r19
    5206:	84 1f       	adc	r24, r20
    5208:	48 f4       	brcc	.+18     	; 0x521c <__addsf3x+0x98>
    520a:	87 95       	ror	r24
    520c:	77 95       	ror	r23
    520e:	67 95       	ror	r22
    5210:	b7 95       	ror	r27
    5212:	f7 95       	ror	r31
    5214:	9e 3f       	cpi	r25, 0xFE	; 254
    5216:	08 f0       	brcs	.+2      	; 0x521a <__addsf3x+0x96>
    5218:	b3 cf       	rjmp	.-154    	; 0x5180 <__addsf3+0x1e>
    521a:	93 95       	inc	r25
    521c:	88 0f       	add	r24, r24
    521e:	08 f0       	brcs	.+2      	; 0x5222 <__addsf3x+0x9e>
    5220:	99 27       	eor	r25, r25
    5222:	ee 0f       	add	r30, r30
    5224:	97 95       	ror	r25
    5226:	87 95       	ror	r24
    5228:	08 95       	ret

0000522a <__divsf3>:
    522a:	0c d0       	rcall	.+24     	; 0x5244 <__divsf3x>
    522c:	72 c1       	rjmp	.+740    	; 0x5512 <__fp_round>
    522e:	6a d1       	rcall	.+724    	; 0x5504 <__fp_pscB>
    5230:	40 f0       	brcs	.+16     	; 0x5242 <__divsf3+0x18>
    5232:	61 d1       	rcall	.+706    	; 0x54f6 <__fp_pscA>
    5234:	30 f0       	brcs	.+12     	; 0x5242 <__divsf3+0x18>
    5236:	21 f4       	brne	.+8      	; 0x5240 <__divsf3+0x16>
    5238:	5f 3f       	cpi	r21, 0xFF	; 255
    523a:	19 f0       	breq	.+6      	; 0x5242 <__divsf3+0x18>
    523c:	43 c1       	rjmp	.+646    	; 0x54c4 <__fp_inf>
    523e:	51 11       	cpse	r21, r1
    5240:	9c c1       	rjmp	.+824    	; 0x557a <__fp_szero>
    5242:	46 c1       	rjmp	.+652    	; 0x54d0 <__fp_nan>

00005244 <__divsf3x>:
    5244:	77 d1       	rcall	.+750    	; 0x5534 <__fp_split3>
    5246:	98 f3       	brcs	.-26     	; 0x522e <__divsf3+0x4>

00005248 <__divsf3_pse>:
    5248:	99 23       	and	r25, r25
    524a:	c9 f3       	breq	.-14     	; 0x523e <__divsf3+0x14>
    524c:	55 23       	and	r21, r21
    524e:	b1 f3       	breq	.-20     	; 0x523c <__divsf3+0x12>
    5250:	95 1b       	sub	r25, r21
    5252:	55 0b       	sbc	r21, r21
    5254:	bb 27       	eor	r27, r27
    5256:	aa 27       	eor	r26, r26
    5258:	62 17       	cp	r22, r18
    525a:	73 07       	cpc	r23, r19
    525c:	84 07       	cpc	r24, r20
    525e:	38 f0       	brcs	.+14     	; 0x526e <__divsf3_pse+0x26>
    5260:	9f 5f       	subi	r25, 0xFF	; 255
    5262:	5f 4f       	sbci	r21, 0xFF	; 255
    5264:	22 0f       	add	r18, r18
    5266:	33 1f       	adc	r19, r19
    5268:	44 1f       	adc	r20, r20
    526a:	aa 1f       	adc	r26, r26
    526c:	a9 f3       	breq	.-22     	; 0x5258 <__divsf3_pse+0x10>
    526e:	33 d0       	rcall	.+102    	; 0x52d6 <__divsf3_pse+0x8e>
    5270:	0e 2e       	mov	r0, r30
    5272:	3a f0       	brmi	.+14     	; 0x5282 <__divsf3_pse+0x3a>
    5274:	e0 e8       	ldi	r30, 0x80	; 128
    5276:	30 d0       	rcall	.+96     	; 0x52d8 <__divsf3_pse+0x90>
    5278:	91 50       	subi	r25, 0x01	; 1
    527a:	50 40       	sbci	r21, 0x00	; 0
    527c:	e6 95       	lsr	r30
    527e:	00 1c       	adc	r0, r0
    5280:	ca f7       	brpl	.-14     	; 0x5274 <__divsf3_pse+0x2c>
    5282:	29 d0       	rcall	.+82     	; 0x52d6 <__divsf3_pse+0x8e>
    5284:	fe 2f       	mov	r31, r30
    5286:	27 d0       	rcall	.+78     	; 0x52d6 <__divsf3_pse+0x8e>
    5288:	66 0f       	add	r22, r22
    528a:	77 1f       	adc	r23, r23
    528c:	88 1f       	adc	r24, r24
    528e:	bb 1f       	adc	r27, r27
    5290:	26 17       	cp	r18, r22
    5292:	37 07       	cpc	r19, r23
    5294:	48 07       	cpc	r20, r24
    5296:	ab 07       	cpc	r26, r27
    5298:	b0 e8       	ldi	r27, 0x80	; 128
    529a:	09 f0       	breq	.+2      	; 0x529e <__divsf3_pse+0x56>
    529c:	bb 0b       	sbc	r27, r27
    529e:	80 2d       	mov	r24, r0
    52a0:	bf 01       	movw	r22, r30
    52a2:	ff 27       	eor	r31, r31
    52a4:	93 58       	subi	r25, 0x83	; 131
    52a6:	5f 4f       	sbci	r21, 0xFF	; 255
    52a8:	2a f0       	brmi	.+10     	; 0x52b4 <__divsf3_pse+0x6c>
    52aa:	9e 3f       	cpi	r25, 0xFE	; 254
    52ac:	51 05       	cpc	r21, r1
    52ae:	68 f0       	brcs	.+26     	; 0x52ca <__divsf3_pse+0x82>
    52b0:	09 c1       	rjmp	.+530    	; 0x54c4 <__fp_inf>
    52b2:	63 c1       	rjmp	.+710    	; 0x557a <__fp_szero>
    52b4:	5f 3f       	cpi	r21, 0xFF	; 255
    52b6:	ec f3       	brlt	.-6      	; 0x52b2 <__divsf3_pse+0x6a>
    52b8:	98 3e       	cpi	r25, 0xE8	; 232
    52ba:	dc f3       	brlt	.-10     	; 0x52b2 <__divsf3_pse+0x6a>
    52bc:	86 95       	lsr	r24
    52be:	77 95       	ror	r23
    52c0:	67 95       	ror	r22
    52c2:	b7 95       	ror	r27
    52c4:	f7 95       	ror	r31
    52c6:	9f 5f       	subi	r25, 0xFF	; 255
    52c8:	c9 f7       	brne	.-14     	; 0x52bc <__divsf3_pse+0x74>
    52ca:	88 0f       	add	r24, r24
    52cc:	91 1d       	adc	r25, r1
    52ce:	96 95       	lsr	r25
    52d0:	87 95       	ror	r24
    52d2:	97 f9       	bld	r25, 7
    52d4:	08 95       	ret
    52d6:	e1 e0       	ldi	r30, 0x01	; 1
    52d8:	66 0f       	add	r22, r22
    52da:	77 1f       	adc	r23, r23
    52dc:	88 1f       	adc	r24, r24
    52de:	bb 1f       	adc	r27, r27
    52e0:	62 17       	cp	r22, r18
    52e2:	73 07       	cpc	r23, r19
    52e4:	84 07       	cpc	r24, r20
    52e6:	ba 07       	cpc	r27, r26
    52e8:	20 f0       	brcs	.+8      	; 0x52f2 <__divsf3_pse+0xaa>
    52ea:	62 1b       	sub	r22, r18
    52ec:	73 0b       	sbc	r23, r19
    52ee:	84 0b       	sbc	r24, r20
    52f0:	ba 0b       	sbc	r27, r26
    52f2:	ee 1f       	adc	r30, r30
    52f4:	88 f7       	brcc	.-30     	; 0x52d8 <__divsf3_pse+0x90>
    52f6:	e0 95       	com	r30
    52f8:	08 95       	ret

000052fa <__fixsfdi>:
    52fa:	be e3       	ldi	r27, 0x3E	; 62
    52fc:	04 d0       	rcall	.+8      	; 0x5306 <__fixunssfdi+0x2>
    52fe:	08 f4       	brcc	.+2      	; 0x5302 <__fixsfdi+0x8>
    5300:	90 e8       	ldi	r25, 0x80	; 128
    5302:	08 95       	ret

00005304 <__fixunssfdi>:
    5304:	bf e3       	ldi	r27, 0x3F	; 63
    5306:	22 27       	eor	r18, r18
    5308:	33 27       	eor	r19, r19
    530a:	a9 01       	movw	r20, r18
    530c:	1b d1       	rcall	.+566    	; 0x5544 <__fp_splitA>
    530e:	58 f1       	brcs	.+86     	; 0x5366 <__fixunssfdi+0x62>
    5310:	9f 57       	subi	r25, 0x7F	; 127
    5312:	40 f1       	brcs	.+80     	; 0x5364 <__fixunssfdi+0x60>
    5314:	b9 17       	cp	r27, r25
    5316:	38 f1       	brcs	.+78     	; 0x5366 <__fixunssfdi+0x62>
    5318:	bf e3       	ldi	r27, 0x3F	; 63
    531a:	b9 1b       	sub	r27, r25
    531c:	99 27       	eor	r25, r25
    531e:	b8 50       	subi	r27, 0x08	; 8
    5320:	3a f4       	brpl	.+14     	; 0x5330 <__fixunssfdi+0x2c>
    5322:	66 0f       	add	r22, r22
    5324:	77 1f       	adc	r23, r23
    5326:	88 1f       	adc	r24, r24
    5328:	99 1f       	adc	r25, r25
    532a:	b3 95       	inc	r27
    532c:	d2 f3       	brmi	.-12     	; 0x5322 <__fixunssfdi+0x1e>
    532e:	16 c0       	rjmp	.+44     	; 0x535c <__fixunssfdi+0x58>
    5330:	b8 50       	subi	r27, 0x08	; 8
    5332:	4a f0       	brmi	.+18     	; 0x5346 <__fixunssfdi+0x42>
    5334:	23 2f       	mov	r18, r19
    5336:	34 2f       	mov	r19, r20
    5338:	45 2f       	mov	r20, r21
    533a:	56 2f       	mov	r21, r22
    533c:	67 2f       	mov	r22, r23
    533e:	78 2f       	mov	r23, r24
    5340:	88 27       	eor	r24, r24
    5342:	b8 50       	subi	r27, 0x08	; 8
    5344:	ba f7       	brpl	.-18     	; 0x5334 <__fixunssfdi+0x30>
    5346:	b8 5f       	subi	r27, 0xF8	; 248
    5348:	49 f0       	breq	.+18     	; 0x535c <__fixunssfdi+0x58>
    534a:	86 95       	lsr	r24
    534c:	77 95       	ror	r23
    534e:	67 95       	ror	r22
    5350:	57 95       	ror	r21
    5352:	47 95       	ror	r20
    5354:	37 95       	ror	r19
    5356:	27 95       	ror	r18
    5358:	ba 95       	dec	r27
    535a:	b9 f7       	brne	.-18     	; 0x534a <__fixunssfdi+0x46>
    535c:	0e f4       	brtc	.+2      	; 0x5360 <__fixunssfdi+0x5c>
    535e:	bb d0       	rcall	.+374    	; 0x54d6 <__fp_negdi>
    5360:	88 94       	clc
    5362:	08 95       	ret
    5364:	88 94       	clc
    5366:	60 e0       	ldi	r22, 0x00	; 0
    5368:	70 e0       	ldi	r23, 0x00	; 0
    536a:	cb 01       	movw	r24, r22
    536c:	08 95       	ret

0000536e <__fixunssfsi>:
    536e:	ea d0       	rcall	.+468    	; 0x5544 <__fp_splitA>
    5370:	88 f0       	brcs	.+34     	; 0x5394 <__fixunssfsi+0x26>
    5372:	9f 57       	subi	r25, 0x7F	; 127
    5374:	90 f0       	brcs	.+36     	; 0x539a <__fixunssfsi+0x2c>
    5376:	b9 2f       	mov	r27, r25
    5378:	99 27       	eor	r25, r25
    537a:	b7 51       	subi	r27, 0x17	; 23
    537c:	a0 f0       	brcs	.+40     	; 0x53a6 <__fixunssfsi+0x38>
    537e:	d1 f0       	breq	.+52     	; 0x53b4 <__fixunssfsi+0x46>
    5380:	66 0f       	add	r22, r22
    5382:	77 1f       	adc	r23, r23
    5384:	88 1f       	adc	r24, r24
    5386:	99 1f       	adc	r25, r25
    5388:	1a f0       	brmi	.+6      	; 0x5390 <__fixunssfsi+0x22>
    538a:	ba 95       	dec	r27
    538c:	c9 f7       	brne	.-14     	; 0x5380 <__fixunssfsi+0x12>
    538e:	12 c0       	rjmp	.+36     	; 0x53b4 <__fixunssfsi+0x46>
    5390:	b1 30       	cpi	r27, 0x01	; 1
    5392:	81 f0       	breq	.+32     	; 0x53b4 <__fixunssfsi+0x46>
    5394:	f1 d0       	rcall	.+482    	; 0x5578 <__fp_zero>
    5396:	b1 e0       	ldi	r27, 0x01	; 1
    5398:	08 95       	ret
    539a:	ee c0       	rjmp	.+476    	; 0x5578 <__fp_zero>
    539c:	67 2f       	mov	r22, r23
    539e:	78 2f       	mov	r23, r24
    53a0:	88 27       	eor	r24, r24
    53a2:	b8 5f       	subi	r27, 0xF8	; 248
    53a4:	39 f0       	breq	.+14     	; 0x53b4 <__fixunssfsi+0x46>
    53a6:	b9 3f       	cpi	r27, 0xF9	; 249
    53a8:	cc f3       	brlt	.-14     	; 0x539c <__fixunssfsi+0x2e>
    53aa:	86 95       	lsr	r24
    53ac:	77 95       	ror	r23
    53ae:	67 95       	ror	r22
    53b0:	b3 95       	inc	r27
    53b2:	d9 f7       	brne	.-10     	; 0x53aa <__fixunssfsi+0x3c>
    53b4:	3e f4       	brtc	.+14     	; 0x53c4 <__fixunssfsi+0x56>
    53b6:	90 95       	com	r25
    53b8:	80 95       	com	r24
    53ba:	70 95       	com	r23
    53bc:	61 95       	neg	r22
    53be:	7f 4f       	sbci	r23, 0xFF	; 255
    53c0:	8f 4f       	sbci	r24, 0xFF	; 255
    53c2:	9f 4f       	sbci	r25, 0xFF	; 255
    53c4:	08 95       	ret

000053c6 <__floatdisf>:
    53c6:	97 fb       	bst	r25, 7
    53c8:	0e f4       	brtc	.+2      	; 0x53cc <__floatdisf+0x6>
    53ca:	85 d0       	rcall	.+266    	; 0x54d6 <__fp_negdi>
    53cc:	3e c0       	rjmp	.+124    	; 0x544a <__fp_di2sf>

000053ce <__floatunsisf>:
    53ce:	e8 94       	clt
    53d0:	09 c0       	rjmp	.+18     	; 0x53e4 <__floatsisf+0x12>

000053d2 <__floatsisf>:
    53d2:	97 fb       	bst	r25, 7
    53d4:	3e f4       	brtc	.+14     	; 0x53e4 <__floatsisf+0x12>
    53d6:	90 95       	com	r25
    53d8:	80 95       	com	r24
    53da:	70 95       	com	r23
    53dc:	61 95       	neg	r22
    53de:	7f 4f       	sbci	r23, 0xFF	; 255
    53e0:	8f 4f       	sbci	r24, 0xFF	; 255
    53e2:	9f 4f       	sbci	r25, 0xFF	; 255
    53e4:	99 23       	and	r25, r25
    53e6:	a9 f0       	breq	.+42     	; 0x5412 <__floatsisf+0x40>
    53e8:	f9 2f       	mov	r31, r25
    53ea:	96 e9       	ldi	r25, 0x96	; 150
    53ec:	bb 27       	eor	r27, r27
    53ee:	93 95       	inc	r25
    53f0:	f6 95       	lsr	r31
    53f2:	87 95       	ror	r24
    53f4:	77 95       	ror	r23
    53f6:	67 95       	ror	r22
    53f8:	b7 95       	ror	r27
    53fa:	f1 11       	cpse	r31, r1
    53fc:	f8 cf       	rjmp	.-16     	; 0x53ee <__floatsisf+0x1c>
    53fe:	fa f4       	brpl	.+62     	; 0x543e <__floatsisf+0x6c>
    5400:	bb 0f       	add	r27, r27
    5402:	11 f4       	brne	.+4      	; 0x5408 <__floatsisf+0x36>
    5404:	60 ff       	sbrs	r22, 0
    5406:	1b c0       	rjmp	.+54     	; 0x543e <__floatsisf+0x6c>
    5408:	6f 5f       	subi	r22, 0xFF	; 255
    540a:	7f 4f       	sbci	r23, 0xFF	; 255
    540c:	8f 4f       	sbci	r24, 0xFF	; 255
    540e:	9f 4f       	sbci	r25, 0xFF	; 255
    5410:	16 c0       	rjmp	.+44     	; 0x543e <__floatsisf+0x6c>
    5412:	88 23       	and	r24, r24
    5414:	11 f0       	breq	.+4      	; 0x541a <__floatsisf+0x48>
    5416:	96 e9       	ldi	r25, 0x96	; 150
    5418:	11 c0       	rjmp	.+34     	; 0x543c <__floatsisf+0x6a>
    541a:	77 23       	and	r23, r23
    541c:	21 f0       	breq	.+8      	; 0x5426 <__floatsisf+0x54>
    541e:	9e e8       	ldi	r25, 0x8E	; 142
    5420:	87 2f       	mov	r24, r23
    5422:	76 2f       	mov	r23, r22
    5424:	05 c0       	rjmp	.+10     	; 0x5430 <__floatsisf+0x5e>
    5426:	66 23       	and	r22, r22
    5428:	71 f0       	breq	.+28     	; 0x5446 <__floatsisf+0x74>
    542a:	96 e8       	ldi	r25, 0x86	; 134
    542c:	86 2f       	mov	r24, r22
    542e:	70 e0       	ldi	r23, 0x00	; 0
    5430:	60 e0       	ldi	r22, 0x00	; 0
    5432:	2a f0       	brmi	.+10     	; 0x543e <__floatsisf+0x6c>
    5434:	9a 95       	dec	r25
    5436:	66 0f       	add	r22, r22
    5438:	77 1f       	adc	r23, r23
    543a:	88 1f       	adc	r24, r24
    543c:	da f7       	brpl	.-10     	; 0x5434 <__floatsisf+0x62>
    543e:	88 0f       	add	r24, r24
    5440:	96 95       	lsr	r25
    5442:	87 95       	ror	r24
    5444:	97 f9       	bld	r25, 7
    5446:	08 95       	ret

00005448 <__floatundisf>:
    5448:	e8 94       	clt

0000544a <__fp_di2sf>:
    544a:	f9 2f       	mov	r31, r25
    544c:	96 eb       	ldi	r25, 0xB6	; 182
    544e:	ff 23       	and	r31, r31
    5450:	81 f0       	breq	.+32     	; 0x5472 <__fp_di2sf+0x28>
    5452:	12 16       	cp	r1, r18
    5454:	13 06       	cpc	r1, r19
    5456:	14 06       	cpc	r1, r20
    5458:	44 0b       	sbc	r20, r20
    545a:	93 95       	inc	r25
    545c:	f6 95       	lsr	r31
    545e:	87 95       	ror	r24
    5460:	77 95       	ror	r23
    5462:	67 95       	ror	r22
    5464:	57 95       	ror	r21
    5466:	40 40       	sbci	r20, 0x00	; 0
    5468:	ff 23       	and	r31, r31
    546a:	b9 f7       	brne	.-18     	; 0x545a <__fp_di2sf+0x10>
    546c:	1b c0       	rjmp	.+54     	; 0x54a4 <__fp_di2sf+0x5a>
    546e:	99 27       	eor	r25, r25
    5470:	08 95       	ret
    5472:	88 23       	and	r24, r24
    5474:	51 f4       	brne	.+20     	; 0x548a <__fp_di2sf+0x40>
    5476:	98 50       	subi	r25, 0x08	; 8
    5478:	d2 f7       	brpl	.-12     	; 0x546e <__fp_di2sf+0x24>
    547a:	87 2b       	or	r24, r23
    547c:	76 2f       	mov	r23, r22
    547e:	65 2f       	mov	r22, r21
    5480:	54 2f       	mov	r21, r20
    5482:	43 2f       	mov	r20, r19
    5484:	32 2f       	mov	r19, r18
    5486:	20 e0       	ldi	r18, 0x00	; 0
    5488:	b1 f3       	breq	.-20     	; 0x5476 <__fp_di2sf+0x2c>
    548a:	12 16       	cp	r1, r18
    548c:	13 06       	cpc	r1, r19
    548e:	14 06       	cpc	r1, r20
    5490:	44 0b       	sbc	r20, r20
    5492:	88 23       	and	r24, r24
    5494:	3a f0       	brmi	.+14     	; 0x54a4 <__fp_di2sf+0x5a>
    5496:	9a 95       	dec	r25
    5498:	44 0f       	add	r20, r20
    549a:	55 1f       	adc	r21, r21
    549c:	66 1f       	adc	r22, r22
    549e:	77 1f       	adc	r23, r23
    54a0:	88 1f       	adc	r24, r24
    54a2:	ca f7       	brpl	.-14     	; 0x5496 <__fp_di2sf+0x4c>
    54a4:	55 23       	and	r21, r21
    54a6:	4a f4       	brpl	.+18     	; 0x54ba <__fp_di2sf+0x70>
    54a8:	44 0f       	add	r20, r20
    54aa:	55 1f       	adc	r21, r21
    54ac:	11 f4       	brne	.+4      	; 0x54b2 <__fp_di2sf+0x68>
    54ae:	60 ff       	sbrs	r22, 0
    54b0:	04 c0       	rjmp	.+8      	; 0x54ba <__fp_di2sf+0x70>
    54b2:	6f 5f       	subi	r22, 0xFF	; 255
    54b4:	7f 4f       	sbci	r23, 0xFF	; 255
    54b6:	8f 4f       	sbci	r24, 0xFF	; 255
    54b8:	9f 4f       	sbci	r25, 0xFF	; 255
    54ba:	88 0f       	add	r24, r24
    54bc:	96 95       	lsr	r25
    54be:	87 95       	ror	r24
    54c0:	97 f9       	bld	r25, 7
    54c2:	08 95       	ret

000054c4 <__fp_inf>:
    54c4:	97 f9       	bld	r25, 7
    54c6:	9f 67       	ori	r25, 0x7F	; 127
    54c8:	80 e8       	ldi	r24, 0x80	; 128
    54ca:	70 e0       	ldi	r23, 0x00	; 0
    54cc:	60 e0       	ldi	r22, 0x00	; 0
    54ce:	08 95       	ret

000054d0 <__fp_nan>:
    54d0:	9f ef       	ldi	r25, 0xFF	; 255
    54d2:	80 ec       	ldi	r24, 0xC0	; 192
    54d4:	08 95       	ret

000054d6 <__fp_negdi>:
    54d6:	90 95       	com	r25
    54d8:	80 95       	com	r24
    54da:	70 95       	com	r23
    54dc:	60 95       	com	r22
    54de:	50 95       	com	r21
    54e0:	40 95       	com	r20
    54e2:	30 95       	com	r19
    54e4:	21 95       	neg	r18
    54e6:	3f 4f       	sbci	r19, 0xFF	; 255
    54e8:	4f 4f       	sbci	r20, 0xFF	; 255
    54ea:	5f 4f       	sbci	r21, 0xFF	; 255
    54ec:	6f 4f       	sbci	r22, 0xFF	; 255
    54ee:	7f 4f       	sbci	r23, 0xFF	; 255
    54f0:	8f 4f       	sbci	r24, 0xFF	; 255
    54f2:	9f 4f       	sbci	r25, 0xFF	; 255
    54f4:	08 95       	ret

000054f6 <__fp_pscA>:
    54f6:	00 24       	eor	r0, r0
    54f8:	0a 94       	dec	r0
    54fa:	16 16       	cp	r1, r22
    54fc:	17 06       	cpc	r1, r23
    54fe:	18 06       	cpc	r1, r24
    5500:	09 06       	cpc	r0, r25
    5502:	08 95       	ret

00005504 <__fp_pscB>:
    5504:	00 24       	eor	r0, r0
    5506:	0a 94       	dec	r0
    5508:	12 16       	cp	r1, r18
    550a:	13 06       	cpc	r1, r19
    550c:	14 06       	cpc	r1, r20
    550e:	05 06       	cpc	r0, r21
    5510:	08 95       	ret

00005512 <__fp_round>:
    5512:	09 2e       	mov	r0, r25
    5514:	03 94       	inc	r0
    5516:	00 0c       	add	r0, r0
    5518:	11 f4       	brne	.+4      	; 0x551e <__fp_round+0xc>
    551a:	88 23       	and	r24, r24
    551c:	52 f0       	brmi	.+20     	; 0x5532 <__fp_round+0x20>
    551e:	bb 0f       	add	r27, r27
    5520:	40 f4       	brcc	.+16     	; 0x5532 <__fp_round+0x20>
    5522:	bf 2b       	or	r27, r31
    5524:	11 f4       	brne	.+4      	; 0x552a <__fp_round+0x18>
    5526:	60 ff       	sbrs	r22, 0
    5528:	04 c0       	rjmp	.+8      	; 0x5532 <__fp_round+0x20>
    552a:	6f 5f       	subi	r22, 0xFF	; 255
    552c:	7f 4f       	sbci	r23, 0xFF	; 255
    552e:	8f 4f       	sbci	r24, 0xFF	; 255
    5530:	9f 4f       	sbci	r25, 0xFF	; 255
    5532:	08 95       	ret

00005534 <__fp_split3>:
    5534:	57 fd       	sbrc	r21, 7
    5536:	90 58       	subi	r25, 0x80	; 128
    5538:	44 0f       	add	r20, r20
    553a:	55 1f       	adc	r21, r21
    553c:	59 f0       	breq	.+22     	; 0x5554 <__fp_splitA+0x10>
    553e:	5f 3f       	cpi	r21, 0xFF	; 255
    5540:	71 f0       	breq	.+28     	; 0x555e <__fp_splitA+0x1a>
    5542:	47 95       	ror	r20

00005544 <__fp_splitA>:
    5544:	88 0f       	add	r24, r24
    5546:	97 fb       	bst	r25, 7
    5548:	99 1f       	adc	r25, r25
    554a:	61 f0       	breq	.+24     	; 0x5564 <__fp_splitA+0x20>
    554c:	9f 3f       	cpi	r25, 0xFF	; 255
    554e:	79 f0       	breq	.+30     	; 0x556e <__fp_splitA+0x2a>
    5550:	87 95       	ror	r24
    5552:	08 95       	ret
    5554:	12 16       	cp	r1, r18
    5556:	13 06       	cpc	r1, r19
    5558:	14 06       	cpc	r1, r20
    555a:	55 1f       	adc	r21, r21
    555c:	f2 cf       	rjmp	.-28     	; 0x5542 <__fp_split3+0xe>
    555e:	46 95       	lsr	r20
    5560:	f1 df       	rcall	.-30     	; 0x5544 <__fp_splitA>
    5562:	08 c0       	rjmp	.+16     	; 0x5574 <__fp_splitA+0x30>
    5564:	16 16       	cp	r1, r22
    5566:	17 06       	cpc	r1, r23
    5568:	18 06       	cpc	r1, r24
    556a:	99 1f       	adc	r25, r25
    556c:	f1 cf       	rjmp	.-30     	; 0x5550 <__fp_splitA+0xc>
    556e:	86 95       	lsr	r24
    5570:	71 05       	cpc	r23, r1
    5572:	61 05       	cpc	r22, r1
    5574:	08 94       	sec
    5576:	08 95       	ret

00005578 <__fp_zero>:
    5578:	e8 94       	clt

0000557a <__fp_szero>:
    557a:	bb 27       	eor	r27, r27
    557c:	66 27       	eor	r22, r22
    557e:	77 27       	eor	r23, r23
    5580:	cb 01       	movw	r24, r22
    5582:	97 f9       	bld	r25, 7
    5584:	08 95       	ret

00005586 <__mulsf3>:
    5586:	0b d0       	rcall	.+22     	; 0x559e <__mulsf3x>
    5588:	c4 cf       	rjmp	.-120    	; 0x5512 <__fp_round>
    558a:	b5 df       	rcall	.-150    	; 0x54f6 <__fp_pscA>
    558c:	28 f0       	brcs	.+10     	; 0x5598 <__mulsf3+0x12>
    558e:	ba df       	rcall	.-140    	; 0x5504 <__fp_pscB>
    5590:	18 f0       	brcs	.+6      	; 0x5598 <__mulsf3+0x12>
    5592:	95 23       	and	r25, r21
    5594:	09 f0       	breq	.+2      	; 0x5598 <__mulsf3+0x12>
    5596:	96 cf       	rjmp	.-212    	; 0x54c4 <__fp_inf>
    5598:	9b cf       	rjmp	.-202    	; 0x54d0 <__fp_nan>
    559a:	11 24       	eor	r1, r1
    559c:	ee cf       	rjmp	.-36     	; 0x557a <__fp_szero>

0000559e <__mulsf3x>:
    559e:	ca df       	rcall	.-108    	; 0x5534 <__fp_split3>
    55a0:	a0 f3       	brcs	.-24     	; 0x558a <__mulsf3+0x4>

000055a2 <__mulsf3_pse>:
    55a2:	95 9f       	mul	r25, r21
    55a4:	d1 f3       	breq	.-12     	; 0x559a <__mulsf3+0x14>
    55a6:	95 0f       	add	r25, r21
    55a8:	50 e0       	ldi	r21, 0x00	; 0
    55aa:	55 1f       	adc	r21, r21
    55ac:	62 9f       	mul	r22, r18
    55ae:	f0 01       	movw	r30, r0
    55b0:	72 9f       	mul	r23, r18
    55b2:	bb 27       	eor	r27, r27
    55b4:	f0 0d       	add	r31, r0
    55b6:	b1 1d       	adc	r27, r1
    55b8:	63 9f       	mul	r22, r19
    55ba:	aa 27       	eor	r26, r26
    55bc:	f0 0d       	add	r31, r0
    55be:	b1 1d       	adc	r27, r1
    55c0:	aa 1f       	adc	r26, r26
    55c2:	64 9f       	mul	r22, r20
    55c4:	66 27       	eor	r22, r22
    55c6:	b0 0d       	add	r27, r0
    55c8:	a1 1d       	adc	r26, r1
    55ca:	66 1f       	adc	r22, r22
    55cc:	82 9f       	mul	r24, r18
    55ce:	22 27       	eor	r18, r18
    55d0:	b0 0d       	add	r27, r0
    55d2:	a1 1d       	adc	r26, r1
    55d4:	62 1f       	adc	r22, r18
    55d6:	73 9f       	mul	r23, r19
    55d8:	b0 0d       	add	r27, r0
    55da:	a1 1d       	adc	r26, r1
    55dc:	62 1f       	adc	r22, r18
    55de:	83 9f       	mul	r24, r19
    55e0:	a0 0d       	add	r26, r0
    55e2:	61 1d       	adc	r22, r1
    55e4:	22 1f       	adc	r18, r18
    55e6:	74 9f       	mul	r23, r20
    55e8:	33 27       	eor	r19, r19
    55ea:	a0 0d       	add	r26, r0
    55ec:	61 1d       	adc	r22, r1
    55ee:	23 1f       	adc	r18, r19
    55f0:	84 9f       	mul	r24, r20
    55f2:	60 0d       	add	r22, r0
    55f4:	21 1d       	adc	r18, r1
    55f6:	82 2f       	mov	r24, r18
    55f8:	76 2f       	mov	r23, r22
    55fa:	6a 2f       	mov	r22, r26
    55fc:	11 24       	eor	r1, r1
    55fe:	9f 57       	subi	r25, 0x7F	; 127
    5600:	50 40       	sbci	r21, 0x00	; 0
    5602:	8a f0       	brmi	.+34     	; 0x5626 <__mulsf3_pse+0x84>
    5604:	e1 f0       	breq	.+56     	; 0x563e <__mulsf3_pse+0x9c>
    5606:	88 23       	and	r24, r24
    5608:	4a f0       	brmi	.+18     	; 0x561c <__mulsf3_pse+0x7a>
    560a:	ee 0f       	add	r30, r30
    560c:	ff 1f       	adc	r31, r31
    560e:	bb 1f       	adc	r27, r27
    5610:	66 1f       	adc	r22, r22
    5612:	77 1f       	adc	r23, r23
    5614:	88 1f       	adc	r24, r24
    5616:	91 50       	subi	r25, 0x01	; 1
    5618:	50 40       	sbci	r21, 0x00	; 0
    561a:	a9 f7       	brne	.-22     	; 0x5606 <__mulsf3_pse+0x64>
    561c:	9e 3f       	cpi	r25, 0xFE	; 254
    561e:	51 05       	cpc	r21, r1
    5620:	70 f0       	brcs	.+28     	; 0x563e <__mulsf3_pse+0x9c>
    5622:	50 cf       	rjmp	.-352    	; 0x54c4 <__fp_inf>
    5624:	aa cf       	rjmp	.-172    	; 0x557a <__fp_szero>
    5626:	5f 3f       	cpi	r21, 0xFF	; 255
    5628:	ec f3       	brlt	.-6      	; 0x5624 <__mulsf3_pse+0x82>
    562a:	98 3e       	cpi	r25, 0xE8	; 232
    562c:	dc f3       	brlt	.-10     	; 0x5624 <__mulsf3_pse+0x82>
    562e:	86 95       	lsr	r24
    5630:	77 95       	ror	r23
    5632:	67 95       	ror	r22
    5634:	b7 95       	ror	r27
    5636:	f7 95       	ror	r31
    5638:	e7 95       	ror	r30
    563a:	9f 5f       	subi	r25, 0xFF	; 255
    563c:	c1 f7       	brne	.-16     	; 0x562e <__mulsf3_pse+0x8c>
    563e:	fe 2b       	or	r31, r30
    5640:	88 0f       	add	r24, r24
    5642:	91 1d       	adc	r25, r1
    5644:	96 95       	lsr	r25
    5646:	87 95       	ror	r24
    5648:	97 f9       	bld	r25, 7
    564a:	08 95       	ret

0000564c <__udivmodhi4>:
    564c:	aa 1b       	sub	r26, r26
    564e:	bb 1b       	sub	r27, r27
    5650:	51 e1       	ldi	r21, 0x11	; 17
    5652:	07 c0       	rjmp	.+14     	; 0x5662 <__udivmodhi4_ep>

00005654 <__udivmodhi4_loop>:
    5654:	aa 1f       	adc	r26, r26
    5656:	bb 1f       	adc	r27, r27
    5658:	a6 17       	cp	r26, r22
    565a:	b7 07       	cpc	r27, r23
    565c:	10 f0       	brcs	.+4      	; 0x5662 <__udivmodhi4_ep>
    565e:	a6 1b       	sub	r26, r22
    5660:	b7 0b       	sbc	r27, r23

00005662 <__udivmodhi4_ep>:
    5662:	88 1f       	adc	r24, r24
    5664:	99 1f       	adc	r25, r25
    5666:	5a 95       	dec	r21
    5668:	a9 f7       	brne	.-22     	; 0x5654 <__udivmodhi4_loop>
    566a:	80 95       	com	r24
    566c:	90 95       	com	r25
    566e:	bc 01       	movw	r22, r24
    5670:	cd 01       	movw	r24, r26
    5672:	08 95       	ret

00005674 <__udivmodsi4>:
    5674:	a1 e2       	ldi	r26, 0x21	; 33
    5676:	1a 2e       	mov	r1, r26
    5678:	aa 1b       	sub	r26, r26
    567a:	bb 1b       	sub	r27, r27
    567c:	fd 01       	movw	r30, r26
    567e:	0d c0       	rjmp	.+26     	; 0x569a <__udivmodsi4_ep>

00005680 <__udivmodsi4_loop>:
    5680:	aa 1f       	adc	r26, r26
    5682:	bb 1f       	adc	r27, r27
    5684:	ee 1f       	adc	r30, r30
    5686:	ff 1f       	adc	r31, r31
    5688:	a2 17       	cp	r26, r18
    568a:	b3 07       	cpc	r27, r19
    568c:	e4 07       	cpc	r30, r20
    568e:	f5 07       	cpc	r31, r21
    5690:	20 f0       	brcs	.+8      	; 0x569a <__udivmodsi4_ep>
    5692:	a2 1b       	sub	r26, r18
    5694:	b3 0b       	sbc	r27, r19
    5696:	e4 0b       	sbc	r30, r20
    5698:	f5 0b       	sbc	r31, r21

0000569a <__udivmodsi4_ep>:
    569a:	66 1f       	adc	r22, r22
    569c:	77 1f       	adc	r23, r23
    569e:	88 1f       	adc	r24, r24
    56a0:	99 1f       	adc	r25, r25
    56a2:	1a 94       	dec	r1
    56a4:	69 f7       	brne	.-38     	; 0x5680 <__udivmodsi4_loop>
    56a6:	60 95       	com	r22
    56a8:	70 95       	com	r23
    56aa:	80 95       	com	r24
    56ac:	90 95       	com	r25
    56ae:	9b 01       	movw	r18, r22
    56b0:	ac 01       	movw	r20, r24
    56b2:	bd 01       	movw	r22, r26
    56b4:	cf 01       	movw	r24, r30
    56b6:	08 95       	ret

000056b8 <__tablejump2__>:
    56b8:	ee 0f       	add	r30, r30
    56ba:	ff 1f       	adc	r31, r31

000056bc <__tablejump__>:
    56bc:	05 90       	lpm	r0, Z+
    56be:	f4 91       	lpm	r31, Z
    56c0:	e0 2d       	mov	r30, r0
    56c2:	09 94       	ijmp

000056c4 <__muldi3>:
    56c4:	df 93       	push	r29
    56c6:	cf 93       	push	r28
    56c8:	1f 93       	push	r17
    56ca:	0f 93       	push	r16
    56cc:	9a 9d       	mul	r25, r10
    56ce:	f0 2d       	mov	r31, r0
    56d0:	21 9f       	mul	r18, r17
    56d2:	f0 0d       	add	r31, r0
    56d4:	8b 9d       	mul	r24, r11
    56d6:	f0 0d       	add	r31, r0
    56d8:	8a 9d       	mul	r24, r10
    56da:	e0 2d       	mov	r30, r0
    56dc:	f1 0d       	add	r31, r1
    56de:	03 9f       	mul	r16, r19
    56e0:	f0 0d       	add	r31, r0
    56e2:	02 9f       	mul	r16, r18
    56e4:	e0 0d       	add	r30, r0
    56e6:	f1 1d       	adc	r31, r1
    56e8:	4e 9d       	mul	r20, r14
    56ea:	e0 0d       	add	r30, r0
    56ec:	f1 1d       	adc	r31, r1
    56ee:	5e 9d       	mul	r21, r14
    56f0:	f0 0d       	add	r31, r0
    56f2:	4f 9d       	mul	r20, r15
    56f4:	f0 0d       	add	r31, r0
    56f6:	7f 93       	push	r23
    56f8:	6f 93       	push	r22
    56fa:	bf 92       	push	r11
    56fc:	af 92       	push	r10
    56fe:	5f 93       	push	r21
    5700:	4f 93       	push	r20
    5702:	d5 01       	movw	r26, r10
    5704:	67 d0       	rcall	.+206    	; 0x57d4 <__umulhisi3>
    5706:	8b 01       	movw	r16, r22
    5708:	ac 01       	movw	r20, r24
    570a:	d7 01       	movw	r26, r14
    570c:	63 d0       	rcall	.+198    	; 0x57d4 <__umulhisi3>
    570e:	eb 01       	movw	r28, r22
    5710:	e8 0f       	add	r30, r24
    5712:	f9 1f       	adc	r31, r25
    5714:	d6 01       	movw	r26, r12
    5716:	1f d0       	rcall	.+62     	; 0x5756 <__muldi3_6>
    5718:	2f 91       	pop	r18
    571a:	3f 91       	pop	r19
    571c:	d6 01       	movw	r26, r12
    571e:	5a d0       	rcall	.+180    	; 0x57d4 <__umulhisi3>
    5720:	c6 0f       	add	r28, r22
    5722:	d7 1f       	adc	r29, r23
    5724:	e8 1f       	adc	r30, r24
    5726:	f9 1f       	adc	r31, r25
    5728:	af 91       	pop	r26
    572a:	bf 91       	pop	r27
    572c:	14 d0       	rcall	.+40     	; 0x5756 <__muldi3_6>
    572e:	2f 91       	pop	r18
    5730:	3f 91       	pop	r19
    5732:	50 d0       	rcall	.+160    	; 0x57d4 <__umulhisi3>
    5734:	c6 0f       	add	r28, r22
    5736:	d7 1f       	adc	r29, r23
    5738:	e8 1f       	adc	r30, r24
    573a:	f9 1f       	adc	r31, r25
    573c:	d6 01       	movw	r26, r12
    573e:	4a d0       	rcall	.+148    	; 0x57d4 <__umulhisi3>
    5740:	e6 0f       	add	r30, r22
    5742:	f7 1f       	adc	r31, r23
    5744:	98 01       	movw	r18, r16
    5746:	be 01       	movw	r22, r28
    5748:	cf 01       	movw	r24, r30
    574a:	11 24       	eor	r1, r1
    574c:	0f 91       	pop	r16
    574e:	1f 91       	pop	r17
    5750:	cf 91       	pop	r28
    5752:	df 91       	pop	r29
    5754:	08 95       	ret

00005756 <__muldi3_6>:
    5756:	3e d0       	rcall	.+124    	; 0x57d4 <__umulhisi3>
    5758:	46 0f       	add	r20, r22
    575a:	57 1f       	adc	r21, r23
    575c:	c8 1f       	adc	r28, r24
    575e:	d9 1f       	adc	r29, r25
    5760:	08 f4       	brcc	.+2      	; 0x5764 <__muldi3_6+0xe>
    5762:	31 96       	adiw	r30, 0x01	; 1
    5764:	08 95       	ret

00005766 <__ashldi3>:
    5766:	0f 93       	push	r16
    5768:	08 30       	cpi	r16, 0x08	; 8
    576a:	90 f0       	brcs	.+36     	; 0x5790 <__ashldi3+0x2a>
    576c:	98 2f       	mov	r25, r24
    576e:	87 2f       	mov	r24, r23
    5770:	76 2f       	mov	r23, r22
    5772:	65 2f       	mov	r22, r21
    5774:	54 2f       	mov	r21, r20
    5776:	43 2f       	mov	r20, r19
    5778:	32 2f       	mov	r19, r18
    577a:	22 27       	eor	r18, r18
    577c:	08 50       	subi	r16, 0x08	; 8
    577e:	f4 cf       	rjmp	.-24     	; 0x5768 <__ashldi3+0x2>
    5780:	22 0f       	add	r18, r18
    5782:	33 1f       	adc	r19, r19
    5784:	44 1f       	adc	r20, r20
    5786:	55 1f       	adc	r21, r21
    5788:	66 1f       	adc	r22, r22
    578a:	77 1f       	adc	r23, r23
    578c:	88 1f       	adc	r24, r24
    578e:	99 1f       	adc	r25, r25
    5790:	0a 95       	dec	r16
    5792:	b2 f7       	brpl	.-20     	; 0x5780 <__ashldi3+0x1a>
    5794:	0f 91       	pop	r16
    5796:	08 95       	ret

00005798 <__ashrdi3>:
    5798:	97 fb       	bst	r25, 7
    579a:	10 f8       	bld	r1, 0

0000579c <__lshrdi3>:
    579c:	16 94       	lsr	r1
    579e:	00 08       	sbc	r0, r0
    57a0:	0f 93       	push	r16
    57a2:	08 30       	cpi	r16, 0x08	; 8
    57a4:	98 f0       	brcs	.+38     	; 0x57cc <__lshrdi3+0x30>
    57a6:	08 50       	subi	r16, 0x08	; 8
    57a8:	23 2f       	mov	r18, r19
    57aa:	34 2f       	mov	r19, r20
    57ac:	45 2f       	mov	r20, r21
    57ae:	56 2f       	mov	r21, r22
    57b0:	67 2f       	mov	r22, r23
    57b2:	78 2f       	mov	r23, r24
    57b4:	89 2f       	mov	r24, r25
    57b6:	90 2d       	mov	r25, r0
    57b8:	f4 cf       	rjmp	.-24     	; 0x57a2 <__lshrdi3+0x6>
    57ba:	05 94       	asr	r0
    57bc:	97 95       	ror	r25
    57be:	87 95       	ror	r24
    57c0:	77 95       	ror	r23
    57c2:	67 95       	ror	r22
    57c4:	57 95       	ror	r21
    57c6:	47 95       	ror	r20
    57c8:	37 95       	ror	r19
    57ca:	27 95       	ror	r18
    57cc:	0a 95       	dec	r16
    57ce:	aa f7       	brpl	.-22     	; 0x57ba <__lshrdi3+0x1e>
    57d0:	0f 91       	pop	r16
    57d2:	08 95       	ret

000057d4 <__umulhisi3>:
    57d4:	a2 9f       	mul	r26, r18
    57d6:	b0 01       	movw	r22, r0
    57d8:	b3 9f       	mul	r27, r19
    57da:	c0 01       	movw	r24, r0
    57dc:	a3 9f       	mul	r26, r19
    57de:	70 0d       	add	r23, r0
    57e0:	81 1d       	adc	r24, r1
    57e2:	11 24       	eor	r1, r1
    57e4:	91 1d       	adc	r25, r1
    57e6:	b2 9f       	mul	r27, r18
    57e8:	70 0d       	add	r23, r0
    57ea:	81 1d       	adc	r24, r1
    57ec:	11 24       	eor	r1, r1
    57ee:	91 1d       	adc	r25, r1
    57f0:	08 95       	ret

000057f2 <memcpy>:
    57f2:	fb 01       	movw	r30, r22
    57f4:	dc 01       	movw	r26, r24
    57f6:	02 c0       	rjmp	.+4      	; 0x57fc <memcpy+0xa>
    57f8:	01 90       	ld	r0, Z+
    57fa:	0d 92       	st	X+, r0
    57fc:	41 50       	subi	r20, 0x01	; 1
    57fe:	50 40       	sbci	r21, 0x00	; 0
    5800:	d8 f7       	brcc	.-10     	; 0x57f8 <memcpy+0x6>
    5802:	08 95       	ret

00005804 <strcpy>:
    5804:	fb 01       	movw	r30, r22
    5806:	dc 01       	movw	r26, r24
    5808:	01 90       	ld	r0, Z+
    580a:	0d 92       	st	X+, r0
    580c:	00 20       	and	r0, r0
    580e:	e1 f7       	brne	.-8      	; 0x5808 <strcpy+0x4>
    5810:	08 95       	ret

00005812 <strncpy>:
    5812:	fb 01       	movw	r30, r22
    5814:	dc 01       	movw	r26, r24
    5816:	41 50       	subi	r20, 0x01	; 1
    5818:	50 40       	sbci	r21, 0x00	; 0
    581a:	48 f0       	brcs	.+18     	; 0x582e <strncpy+0x1c>
    581c:	01 90       	ld	r0, Z+
    581e:	0d 92       	st	X+, r0
    5820:	00 20       	and	r0, r0
    5822:	c9 f7       	brne	.-14     	; 0x5816 <strncpy+0x4>
    5824:	01 c0       	rjmp	.+2      	; 0x5828 <strncpy+0x16>
    5826:	1d 92       	st	X+, r1
    5828:	41 50       	subi	r20, 0x01	; 1
    582a:	50 40       	sbci	r21, 0x00	; 0
    582c:	e0 f7       	brcc	.-8      	; 0x5826 <strncpy+0x14>
    582e:	08 95       	ret

00005830 <printf>:
    5830:	a0 e0       	ldi	r26, 0x00	; 0
    5832:	b0 e0       	ldi	r27, 0x00	; 0
    5834:	ed e1       	ldi	r30, 0x1D	; 29
    5836:	fc e2       	ldi	r31, 0x2C	; 44
    5838:	fd c5       	rjmp	.+3066   	; 0x6434 <__prologue_saves__+0x20>
    583a:	fe 01       	movw	r30, r28
    583c:	35 96       	adiw	r30, 0x05	; 5
    583e:	61 91       	ld	r22, Z+
    5840:	71 91       	ld	r23, Z+
    5842:	af 01       	movw	r20, r30
    5844:	80 91 d5 2c 	lds	r24, 0x2CD5
    5848:	90 91 d6 2c 	lds	r25, 0x2CD6
    584c:	75 d0       	rcall	.+234    	; 0x5938 <vfprintf>
    584e:	e2 e0       	ldi	r30, 0x02	; 2
    5850:	0a c6       	rjmp	.+3092   	; 0x6466 <__epilogue_restores__+0x20>

00005852 <puts>:
    5852:	0f 93       	push	r16
    5854:	1f 93       	push	r17
    5856:	cf 93       	push	r28
    5858:	df 93       	push	r29
    585a:	e0 91 d5 2c 	lds	r30, 0x2CD5
    585e:	f0 91 d6 2c 	lds	r31, 0x2CD6
    5862:	23 81       	ldd	r18, Z+3	; 0x03
    5864:	21 ff       	sbrs	r18, 1
    5866:	1b c0       	rjmp	.+54     	; 0x589e <puts+0x4c>
    5868:	ec 01       	movw	r28, r24
    586a:	00 e0       	ldi	r16, 0x00	; 0
    586c:	10 e0       	ldi	r17, 0x00	; 0
    586e:	89 91       	ld	r24, Y+
    5870:	60 91 d5 2c 	lds	r22, 0x2CD5
    5874:	70 91 d6 2c 	lds	r23, 0x2CD6
    5878:	db 01       	movw	r26, r22
    587a:	18 96       	adiw	r26, 0x08	; 8
    587c:	ed 91       	ld	r30, X+
    587e:	fc 91       	ld	r31, X
    5880:	19 97       	sbiw	r26, 0x09	; 9
    5882:	88 23       	and	r24, r24
    5884:	31 f0       	breq	.+12     	; 0x5892 <puts+0x40>
    5886:	09 95       	icall
    5888:	89 2b       	or	r24, r25
    588a:	89 f3       	breq	.-30     	; 0x586e <puts+0x1c>
    588c:	0f ef       	ldi	r16, 0xFF	; 255
    588e:	1f ef       	ldi	r17, 0xFF	; 255
    5890:	ee cf       	rjmp	.-36     	; 0x586e <puts+0x1c>
    5892:	8a e0       	ldi	r24, 0x0A	; 10
    5894:	09 95       	icall
    5896:	89 2b       	or	r24, r25
    5898:	11 f4       	brne	.+4      	; 0x589e <puts+0x4c>
    589a:	c8 01       	movw	r24, r16
    589c:	02 c0       	rjmp	.+4      	; 0x58a2 <puts+0x50>
    589e:	8f ef       	ldi	r24, 0xFF	; 255
    58a0:	9f ef       	ldi	r25, 0xFF	; 255
    58a2:	df 91       	pop	r29
    58a4:	cf 91       	pop	r28
    58a6:	1f 91       	pop	r17
    58a8:	0f 91       	pop	r16
    58aa:	08 95       	ret

000058ac <scanf>:
    58ac:	a0 e0       	ldi	r26, 0x00	; 0
    58ae:	b0 e0       	ldi	r27, 0x00	; 0
    58b0:	eb e5       	ldi	r30, 0x5B	; 91
    58b2:	fc e2       	ldi	r31, 0x2C	; 44
    58b4:	bf c5       	rjmp	.+2942   	; 0x6434 <__prologue_saves__+0x20>
    58b6:	fe 01       	movw	r30, r28
    58b8:	35 96       	adiw	r30, 0x05	; 5
    58ba:	61 91       	ld	r22, Z+
    58bc:	71 91       	ld	r23, Z+
    58be:	af 01       	movw	r20, r30
    58c0:	80 91 d3 2c 	lds	r24, 0x2CD3
    58c4:	90 91 d4 2c 	lds	r25, 0x2CD4
    58c8:	69 d3       	rcall	.+1746   	; 0x5f9c <vfscanf>
    58ca:	e2 e0       	ldi	r30, 0x02	; 2
    58cc:	cc c5       	rjmp	.+2968   	; 0x6466 <__epilogue_restores__+0x20>

000058ce <sprintf>:
    58ce:	ae e0       	ldi	r26, 0x0E	; 14
    58d0:	b0 e0       	ldi	r27, 0x00	; 0
    58d2:	ec e6       	ldi	r30, 0x6C	; 108
    58d4:	fc e2       	ldi	r31, 0x2C	; 44
    58d6:	ac c5       	rjmp	.+2904   	; 0x6430 <__prologue_saves__+0x1c>
    58d8:	0d 89       	ldd	r16, Y+21	; 0x15
    58da:	1e 89       	ldd	r17, Y+22	; 0x16
    58dc:	86 e0       	ldi	r24, 0x06	; 6
    58de:	8c 83       	std	Y+4, r24	; 0x04
    58e0:	09 83       	std	Y+1, r16	; 0x01
    58e2:	1a 83       	std	Y+2, r17	; 0x02
    58e4:	8f ef       	ldi	r24, 0xFF	; 255
    58e6:	9f e7       	ldi	r25, 0x7F	; 127
    58e8:	8d 83       	std	Y+5, r24	; 0x05
    58ea:	9e 83       	std	Y+6, r25	; 0x06
    58ec:	ae 01       	movw	r20, r28
    58ee:	47 5e       	subi	r20, 0xE7	; 231
    58f0:	5f 4f       	sbci	r21, 0xFF	; 255
    58f2:	6f 89       	ldd	r22, Y+23	; 0x17
    58f4:	78 8d       	ldd	r23, Y+24	; 0x18
    58f6:	ce 01       	movw	r24, r28
    58f8:	01 96       	adiw	r24, 0x01	; 1
    58fa:	1e d0       	rcall	.+60     	; 0x5938 <vfprintf>
    58fc:	ef 81       	ldd	r30, Y+7	; 0x07
    58fe:	f8 85       	ldd	r31, Y+8	; 0x08
    5900:	e0 0f       	add	r30, r16
    5902:	f1 1f       	adc	r31, r17
    5904:	10 82       	st	Z, r1
    5906:	2e 96       	adiw	r28, 0x0e	; 14
    5908:	e4 e0       	ldi	r30, 0x04	; 4
    590a:	ab c5       	rjmp	.+2902   	; 0x6462 <__epilogue_restores__+0x1c>

0000590c <sscanf>:
    590c:	ae e0       	ldi	r26, 0x0E	; 14
    590e:	b0 e0       	ldi	r27, 0x00	; 0
    5910:	eb e8       	ldi	r30, 0x8B	; 139
    5912:	fc e2       	ldi	r31, 0x2C	; 44
    5914:	8f c5       	rjmp	.+2846   	; 0x6434 <__prologue_saves__+0x20>
    5916:	85 e0       	ldi	r24, 0x05	; 5
    5918:	8c 83       	std	Y+4, r24	; 0x04
    591a:	8b 89       	ldd	r24, Y+19	; 0x13
    591c:	9c 89       	ldd	r25, Y+20	; 0x14
    591e:	89 83       	std	Y+1, r24	; 0x01
    5920:	9a 83       	std	Y+2, r25	; 0x02
    5922:	ae 01       	movw	r20, r28
    5924:	49 5e       	subi	r20, 0xE9	; 233
    5926:	5f 4f       	sbci	r21, 0xFF	; 255
    5928:	6d 89       	ldd	r22, Y+21	; 0x15
    592a:	7e 89       	ldd	r23, Y+22	; 0x16
    592c:	ce 01       	movw	r24, r28
    592e:	01 96       	adiw	r24, 0x01	; 1
    5930:	35 d3       	rcall	.+1642   	; 0x5f9c <vfscanf>
    5932:	2e 96       	adiw	r28, 0x0e	; 14
    5934:	e2 e0       	ldi	r30, 0x02	; 2
    5936:	97 c5       	rjmp	.+2862   	; 0x6466 <__epilogue_restores__+0x20>

00005938 <vfprintf>:
    5938:	ac e0       	ldi	r26, 0x0C	; 12
    593a:	b0 e0       	ldi	r27, 0x00	; 0
    593c:	e1 ea       	ldi	r30, 0xA1	; 161
    593e:	fc e2       	ldi	r31, 0x2C	; 44
    5940:	69 c5       	rjmp	.+2770   	; 0x6414 <__prologue_saves__>
    5942:	7c 01       	movw	r14, r24
    5944:	6b 01       	movw	r12, r22
    5946:	8a 01       	movw	r16, r20
    5948:	fc 01       	movw	r30, r24
    594a:	16 82       	std	Z+6, r1	; 0x06
    594c:	17 82       	std	Z+7, r1	; 0x07
    594e:	83 81       	ldd	r24, Z+3	; 0x03
    5950:	81 ff       	sbrs	r24, 1
    5952:	b0 c1       	rjmp	.+864    	; 0x5cb4 <vfprintf+0x37c>
    5954:	ce 01       	movw	r24, r28
    5956:	01 96       	adiw	r24, 0x01	; 1
    5958:	4c 01       	movw	r8, r24
    595a:	f7 01       	movw	r30, r14
    595c:	93 81       	ldd	r25, Z+3	; 0x03
    595e:	f6 01       	movw	r30, r12
    5960:	93 fd       	sbrc	r25, 3
    5962:	85 91       	lpm	r24, Z+
    5964:	93 ff       	sbrs	r25, 3
    5966:	81 91       	ld	r24, Z+
    5968:	6f 01       	movw	r12, r30
    596a:	88 23       	and	r24, r24
    596c:	09 f4       	brne	.+2      	; 0x5970 <vfprintf+0x38>
    596e:	9e c1       	rjmp	.+828    	; 0x5cac <vfprintf+0x374>
    5970:	85 32       	cpi	r24, 0x25	; 37
    5972:	39 f4       	brne	.+14     	; 0x5982 <vfprintf+0x4a>
    5974:	93 fd       	sbrc	r25, 3
    5976:	85 91       	lpm	r24, Z+
    5978:	93 ff       	sbrs	r25, 3
    597a:	81 91       	ld	r24, Z+
    597c:	6f 01       	movw	r12, r30
    597e:	85 32       	cpi	r24, 0x25	; 37
    5980:	21 f4       	brne	.+8      	; 0x598a <vfprintf+0x52>
    5982:	b7 01       	movw	r22, r14
    5984:	90 e0       	ldi	r25, 0x00	; 0
    5986:	9a d4       	rcall	.+2356   	; 0x62bc <fputc>
    5988:	e8 cf       	rjmp	.-48     	; 0x595a <vfprintf+0x22>
    598a:	51 2c       	mov	r5, r1
    598c:	31 2c       	mov	r3, r1
    598e:	20 e0       	ldi	r18, 0x00	; 0
    5990:	20 32       	cpi	r18, 0x20	; 32
    5992:	a0 f4       	brcc	.+40     	; 0x59bc <vfprintf+0x84>
    5994:	8b 32       	cpi	r24, 0x2B	; 43
    5996:	69 f0       	breq	.+26     	; 0x59b2 <vfprintf+0x7a>
    5998:	30 f4       	brcc	.+12     	; 0x59a6 <vfprintf+0x6e>
    599a:	80 32       	cpi	r24, 0x20	; 32
    599c:	59 f0       	breq	.+22     	; 0x59b4 <vfprintf+0x7c>
    599e:	83 32       	cpi	r24, 0x23	; 35
    59a0:	69 f4       	brne	.+26     	; 0x59bc <vfprintf+0x84>
    59a2:	20 61       	ori	r18, 0x10	; 16
    59a4:	2c c0       	rjmp	.+88     	; 0x59fe <vfprintf+0xc6>
    59a6:	8d 32       	cpi	r24, 0x2D	; 45
    59a8:	39 f0       	breq	.+14     	; 0x59b8 <vfprintf+0x80>
    59aa:	80 33       	cpi	r24, 0x30	; 48
    59ac:	39 f4       	brne	.+14     	; 0x59bc <vfprintf+0x84>
    59ae:	21 60       	ori	r18, 0x01	; 1
    59b0:	26 c0       	rjmp	.+76     	; 0x59fe <vfprintf+0xc6>
    59b2:	22 60       	ori	r18, 0x02	; 2
    59b4:	24 60       	ori	r18, 0x04	; 4
    59b6:	23 c0       	rjmp	.+70     	; 0x59fe <vfprintf+0xc6>
    59b8:	28 60       	ori	r18, 0x08	; 8
    59ba:	21 c0       	rjmp	.+66     	; 0x59fe <vfprintf+0xc6>
    59bc:	27 fd       	sbrc	r18, 7
    59be:	27 c0       	rjmp	.+78     	; 0x5a0e <vfprintf+0xd6>
    59c0:	30 ed       	ldi	r19, 0xD0	; 208
    59c2:	38 0f       	add	r19, r24
    59c4:	3a 30       	cpi	r19, 0x0A	; 10
    59c6:	78 f4       	brcc	.+30     	; 0x59e6 <vfprintf+0xae>
    59c8:	26 ff       	sbrs	r18, 6
    59ca:	06 c0       	rjmp	.+12     	; 0x59d8 <vfprintf+0xa0>
    59cc:	fa e0       	ldi	r31, 0x0A	; 10
    59ce:	5f 9e       	mul	r5, r31
    59d0:	30 0d       	add	r19, r0
    59d2:	11 24       	eor	r1, r1
    59d4:	53 2e       	mov	r5, r19
    59d6:	13 c0       	rjmp	.+38     	; 0x59fe <vfprintf+0xc6>
    59d8:	8a e0       	ldi	r24, 0x0A	; 10
    59da:	38 9e       	mul	r3, r24
    59dc:	30 0d       	add	r19, r0
    59de:	11 24       	eor	r1, r1
    59e0:	33 2e       	mov	r3, r19
    59e2:	20 62       	ori	r18, 0x20	; 32
    59e4:	0c c0       	rjmp	.+24     	; 0x59fe <vfprintf+0xc6>
    59e6:	8e 32       	cpi	r24, 0x2E	; 46
    59e8:	21 f4       	brne	.+8      	; 0x59f2 <vfprintf+0xba>
    59ea:	26 fd       	sbrc	r18, 6
    59ec:	5f c1       	rjmp	.+702    	; 0x5cac <vfprintf+0x374>
    59ee:	20 64       	ori	r18, 0x40	; 64
    59f0:	06 c0       	rjmp	.+12     	; 0x59fe <vfprintf+0xc6>
    59f2:	8c 36       	cpi	r24, 0x6C	; 108
    59f4:	11 f4       	brne	.+4      	; 0x59fa <vfprintf+0xc2>
    59f6:	20 68       	ori	r18, 0x80	; 128
    59f8:	02 c0       	rjmp	.+4      	; 0x59fe <vfprintf+0xc6>
    59fa:	88 36       	cpi	r24, 0x68	; 104
    59fc:	41 f4       	brne	.+16     	; 0x5a0e <vfprintf+0xd6>
    59fe:	f6 01       	movw	r30, r12
    5a00:	93 fd       	sbrc	r25, 3
    5a02:	85 91       	lpm	r24, Z+
    5a04:	93 ff       	sbrs	r25, 3
    5a06:	81 91       	ld	r24, Z+
    5a08:	6f 01       	movw	r12, r30
    5a0a:	81 11       	cpse	r24, r1
    5a0c:	c1 cf       	rjmp	.-126    	; 0x5990 <vfprintf+0x58>
    5a0e:	98 2f       	mov	r25, r24
    5a10:	9f 7d       	andi	r25, 0xDF	; 223
    5a12:	95 54       	subi	r25, 0x45	; 69
    5a14:	93 30       	cpi	r25, 0x03	; 3
    5a16:	28 f4       	brcc	.+10     	; 0x5a22 <vfprintf+0xea>
    5a18:	0c 5f       	subi	r16, 0xFC	; 252
    5a1a:	1f 4f       	sbci	r17, 0xFF	; 255
    5a1c:	ff e3       	ldi	r31, 0x3F	; 63
    5a1e:	f9 83       	std	Y+1, r31	; 0x01
    5a20:	0d c0       	rjmp	.+26     	; 0x5a3c <vfprintf+0x104>
    5a22:	83 36       	cpi	r24, 0x63	; 99
    5a24:	31 f0       	breq	.+12     	; 0x5a32 <vfprintf+0xfa>
    5a26:	83 37       	cpi	r24, 0x73	; 115
    5a28:	71 f0       	breq	.+28     	; 0x5a46 <vfprintf+0x10e>
    5a2a:	83 35       	cpi	r24, 0x53	; 83
    5a2c:	09 f0       	breq	.+2      	; 0x5a30 <vfprintf+0xf8>
    5a2e:	57 c0       	rjmp	.+174    	; 0x5ade <vfprintf+0x1a6>
    5a30:	21 c0       	rjmp	.+66     	; 0x5a74 <vfprintf+0x13c>
    5a32:	f8 01       	movw	r30, r16
    5a34:	80 81       	ld	r24, Z
    5a36:	89 83       	std	Y+1, r24	; 0x01
    5a38:	0e 5f       	subi	r16, 0xFE	; 254
    5a3a:	1f 4f       	sbci	r17, 0xFF	; 255
    5a3c:	44 24       	eor	r4, r4
    5a3e:	43 94       	inc	r4
    5a40:	51 2c       	mov	r5, r1
    5a42:	54 01       	movw	r10, r8
    5a44:	14 c0       	rjmp	.+40     	; 0x5a6e <vfprintf+0x136>
    5a46:	38 01       	movw	r6, r16
    5a48:	f2 e0       	ldi	r31, 0x02	; 2
    5a4a:	6f 0e       	add	r6, r31
    5a4c:	71 1c       	adc	r7, r1
    5a4e:	f8 01       	movw	r30, r16
    5a50:	a0 80       	ld	r10, Z
    5a52:	b1 80       	ldd	r11, Z+1	; 0x01
    5a54:	26 ff       	sbrs	r18, 6
    5a56:	03 c0       	rjmp	.+6      	; 0x5a5e <vfprintf+0x126>
    5a58:	65 2d       	mov	r22, r5
    5a5a:	70 e0       	ldi	r23, 0x00	; 0
    5a5c:	02 c0       	rjmp	.+4      	; 0x5a62 <vfprintf+0x12a>
    5a5e:	6f ef       	ldi	r22, 0xFF	; 255
    5a60:	7f ef       	ldi	r23, 0xFF	; 255
    5a62:	c5 01       	movw	r24, r10
    5a64:	2c 87       	std	Y+12, r18	; 0x0c
    5a66:	e1 d3       	rcall	.+1986   	; 0x622a <strnlen>
    5a68:	2c 01       	movw	r4, r24
    5a6a:	83 01       	movw	r16, r6
    5a6c:	2c 85       	ldd	r18, Y+12	; 0x0c
    5a6e:	2f 77       	andi	r18, 0x7F	; 127
    5a70:	22 2e       	mov	r2, r18
    5a72:	16 c0       	rjmp	.+44     	; 0x5aa0 <vfprintf+0x168>
    5a74:	38 01       	movw	r6, r16
    5a76:	f2 e0       	ldi	r31, 0x02	; 2
    5a78:	6f 0e       	add	r6, r31
    5a7a:	71 1c       	adc	r7, r1
    5a7c:	f8 01       	movw	r30, r16
    5a7e:	a0 80       	ld	r10, Z
    5a80:	b1 80       	ldd	r11, Z+1	; 0x01
    5a82:	26 ff       	sbrs	r18, 6
    5a84:	03 c0       	rjmp	.+6      	; 0x5a8c <vfprintf+0x154>
    5a86:	65 2d       	mov	r22, r5
    5a88:	70 e0       	ldi	r23, 0x00	; 0
    5a8a:	02 c0       	rjmp	.+4      	; 0x5a90 <vfprintf+0x158>
    5a8c:	6f ef       	ldi	r22, 0xFF	; 255
    5a8e:	7f ef       	ldi	r23, 0xFF	; 255
    5a90:	c5 01       	movw	r24, r10
    5a92:	2c 87       	std	Y+12, r18	; 0x0c
    5a94:	bf d3       	rcall	.+1918   	; 0x6214 <strnlen_P>
    5a96:	2c 01       	movw	r4, r24
    5a98:	2c 85       	ldd	r18, Y+12	; 0x0c
    5a9a:	20 68       	ori	r18, 0x80	; 128
    5a9c:	22 2e       	mov	r2, r18
    5a9e:	83 01       	movw	r16, r6
    5aa0:	23 fc       	sbrc	r2, 3
    5aa2:	19 c0       	rjmp	.+50     	; 0x5ad6 <vfprintf+0x19e>
    5aa4:	83 2d       	mov	r24, r3
    5aa6:	90 e0       	ldi	r25, 0x00	; 0
    5aa8:	48 16       	cp	r4, r24
    5aaa:	59 06       	cpc	r5, r25
    5aac:	a0 f4       	brcc	.+40     	; 0x5ad6 <vfprintf+0x19e>
    5aae:	b7 01       	movw	r22, r14
    5ab0:	80 e2       	ldi	r24, 0x20	; 32
    5ab2:	90 e0       	ldi	r25, 0x00	; 0
    5ab4:	03 d4       	rcall	.+2054   	; 0x62bc <fputc>
    5ab6:	3a 94       	dec	r3
    5ab8:	f5 cf       	rjmp	.-22     	; 0x5aa4 <vfprintf+0x16c>
    5aba:	f5 01       	movw	r30, r10
    5abc:	27 fc       	sbrc	r2, 7
    5abe:	85 91       	lpm	r24, Z+
    5ac0:	27 fe       	sbrs	r2, 7
    5ac2:	81 91       	ld	r24, Z+
    5ac4:	5f 01       	movw	r10, r30
    5ac6:	b7 01       	movw	r22, r14
    5ac8:	90 e0       	ldi	r25, 0x00	; 0
    5aca:	f8 d3       	rcall	.+2032   	; 0x62bc <fputc>
    5acc:	31 10       	cpse	r3, r1
    5ace:	3a 94       	dec	r3
    5ad0:	f1 e0       	ldi	r31, 0x01	; 1
    5ad2:	4f 1a       	sub	r4, r31
    5ad4:	51 08       	sbc	r5, r1
    5ad6:	41 14       	cp	r4, r1
    5ad8:	51 04       	cpc	r5, r1
    5ada:	79 f7       	brne	.-34     	; 0x5aba <vfprintf+0x182>
    5adc:	de c0       	rjmp	.+444    	; 0x5c9a <vfprintf+0x362>
    5ade:	84 36       	cpi	r24, 0x64	; 100
    5ae0:	11 f0       	breq	.+4      	; 0x5ae6 <vfprintf+0x1ae>
    5ae2:	89 36       	cpi	r24, 0x69	; 105
    5ae4:	31 f5       	brne	.+76     	; 0x5b32 <vfprintf+0x1fa>
    5ae6:	f8 01       	movw	r30, r16
    5ae8:	27 ff       	sbrs	r18, 7
    5aea:	07 c0       	rjmp	.+14     	; 0x5afa <vfprintf+0x1c2>
    5aec:	60 81       	ld	r22, Z
    5aee:	71 81       	ldd	r23, Z+1	; 0x01
    5af0:	82 81       	ldd	r24, Z+2	; 0x02
    5af2:	93 81       	ldd	r25, Z+3	; 0x03
    5af4:	0c 5f       	subi	r16, 0xFC	; 252
    5af6:	1f 4f       	sbci	r17, 0xFF	; 255
    5af8:	08 c0       	rjmp	.+16     	; 0x5b0a <vfprintf+0x1d2>
    5afa:	60 81       	ld	r22, Z
    5afc:	71 81       	ldd	r23, Z+1	; 0x01
    5afe:	88 27       	eor	r24, r24
    5b00:	77 fd       	sbrc	r23, 7
    5b02:	80 95       	com	r24
    5b04:	98 2f       	mov	r25, r24
    5b06:	0e 5f       	subi	r16, 0xFE	; 254
    5b08:	1f 4f       	sbci	r17, 0xFF	; 255
    5b0a:	2f 76       	andi	r18, 0x6F	; 111
    5b0c:	b2 2e       	mov	r11, r18
    5b0e:	97 ff       	sbrs	r25, 7
    5b10:	09 c0       	rjmp	.+18     	; 0x5b24 <vfprintf+0x1ec>
    5b12:	90 95       	com	r25
    5b14:	80 95       	com	r24
    5b16:	70 95       	com	r23
    5b18:	61 95       	neg	r22
    5b1a:	7f 4f       	sbci	r23, 0xFF	; 255
    5b1c:	8f 4f       	sbci	r24, 0xFF	; 255
    5b1e:	9f 4f       	sbci	r25, 0xFF	; 255
    5b20:	20 68       	ori	r18, 0x80	; 128
    5b22:	b2 2e       	mov	r11, r18
    5b24:	2a e0       	ldi	r18, 0x0A	; 10
    5b26:	30 e0       	ldi	r19, 0x00	; 0
    5b28:	a4 01       	movw	r20, r8
    5b2a:	13 d4       	rcall	.+2086   	; 0x6352 <__ultoa_invert>
    5b2c:	a8 2e       	mov	r10, r24
    5b2e:	a8 18       	sub	r10, r8
    5b30:	43 c0       	rjmp	.+134    	; 0x5bb8 <vfprintf+0x280>
    5b32:	85 37       	cpi	r24, 0x75	; 117
    5b34:	29 f4       	brne	.+10     	; 0x5b40 <vfprintf+0x208>
    5b36:	2f 7e       	andi	r18, 0xEF	; 239
    5b38:	b2 2e       	mov	r11, r18
    5b3a:	2a e0       	ldi	r18, 0x0A	; 10
    5b3c:	30 e0       	ldi	r19, 0x00	; 0
    5b3e:	25 c0       	rjmp	.+74     	; 0x5b8a <vfprintf+0x252>
    5b40:	f2 2f       	mov	r31, r18
    5b42:	f9 7f       	andi	r31, 0xF9	; 249
    5b44:	bf 2e       	mov	r11, r31
    5b46:	8f 36       	cpi	r24, 0x6F	; 111
    5b48:	c1 f0       	breq	.+48     	; 0x5b7a <vfprintf+0x242>
    5b4a:	18 f4       	brcc	.+6      	; 0x5b52 <vfprintf+0x21a>
    5b4c:	88 35       	cpi	r24, 0x58	; 88
    5b4e:	79 f0       	breq	.+30     	; 0x5b6e <vfprintf+0x236>
    5b50:	ad c0       	rjmp	.+346    	; 0x5cac <vfprintf+0x374>
    5b52:	80 37       	cpi	r24, 0x70	; 112
    5b54:	19 f0       	breq	.+6      	; 0x5b5c <vfprintf+0x224>
    5b56:	88 37       	cpi	r24, 0x78	; 120
    5b58:	21 f0       	breq	.+8      	; 0x5b62 <vfprintf+0x22a>
    5b5a:	a8 c0       	rjmp	.+336    	; 0x5cac <vfprintf+0x374>
    5b5c:	2f 2f       	mov	r18, r31
    5b5e:	20 61       	ori	r18, 0x10	; 16
    5b60:	b2 2e       	mov	r11, r18
    5b62:	b4 fe       	sbrs	r11, 4
    5b64:	0d c0       	rjmp	.+26     	; 0x5b80 <vfprintf+0x248>
    5b66:	8b 2d       	mov	r24, r11
    5b68:	84 60       	ori	r24, 0x04	; 4
    5b6a:	b8 2e       	mov	r11, r24
    5b6c:	09 c0       	rjmp	.+18     	; 0x5b80 <vfprintf+0x248>
    5b6e:	24 ff       	sbrs	r18, 4
    5b70:	0a c0       	rjmp	.+20     	; 0x5b86 <vfprintf+0x24e>
    5b72:	9f 2f       	mov	r25, r31
    5b74:	96 60       	ori	r25, 0x06	; 6
    5b76:	b9 2e       	mov	r11, r25
    5b78:	06 c0       	rjmp	.+12     	; 0x5b86 <vfprintf+0x24e>
    5b7a:	28 e0       	ldi	r18, 0x08	; 8
    5b7c:	30 e0       	ldi	r19, 0x00	; 0
    5b7e:	05 c0       	rjmp	.+10     	; 0x5b8a <vfprintf+0x252>
    5b80:	20 e1       	ldi	r18, 0x10	; 16
    5b82:	30 e0       	ldi	r19, 0x00	; 0
    5b84:	02 c0       	rjmp	.+4      	; 0x5b8a <vfprintf+0x252>
    5b86:	20 e1       	ldi	r18, 0x10	; 16
    5b88:	32 e0       	ldi	r19, 0x02	; 2
    5b8a:	f8 01       	movw	r30, r16
    5b8c:	b7 fe       	sbrs	r11, 7
    5b8e:	07 c0       	rjmp	.+14     	; 0x5b9e <vfprintf+0x266>
    5b90:	60 81       	ld	r22, Z
    5b92:	71 81       	ldd	r23, Z+1	; 0x01
    5b94:	82 81       	ldd	r24, Z+2	; 0x02
    5b96:	93 81       	ldd	r25, Z+3	; 0x03
    5b98:	0c 5f       	subi	r16, 0xFC	; 252
    5b9a:	1f 4f       	sbci	r17, 0xFF	; 255
    5b9c:	06 c0       	rjmp	.+12     	; 0x5baa <vfprintf+0x272>
    5b9e:	60 81       	ld	r22, Z
    5ba0:	71 81       	ldd	r23, Z+1	; 0x01
    5ba2:	80 e0       	ldi	r24, 0x00	; 0
    5ba4:	90 e0       	ldi	r25, 0x00	; 0
    5ba6:	0e 5f       	subi	r16, 0xFE	; 254
    5ba8:	1f 4f       	sbci	r17, 0xFF	; 255
    5baa:	a4 01       	movw	r20, r8
    5bac:	d2 d3       	rcall	.+1956   	; 0x6352 <__ultoa_invert>
    5bae:	a8 2e       	mov	r10, r24
    5bb0:	a8 18       	sub	r10, r8
    5bb2:	fb 2d       	mov	r31, r11
    5bb4:	ff 77       	andi	r31, 0x7F	; 127
    5bb6:	bf 2e       	mov	r11, r31
    5bb8:	b6 fe       	sbrs	r11, 6
    5bba:	0b c0       	rjmp	.+22     	; 0x5bd2 <vfprintf+0x29a>
    5bbc:	2b 2d       	mov	r18, r11
    5bbe:	2e 7f       	andi	r18, 0xFE	; 254
    5bc0:	a5 14       	cp	r10, r5
    5bc2:	50 f4       	brcc	.+20     	; 0x5bd8 <vfprintf+0x2a0>
    5bc4:	b4 fe       	sbrs	r11, 4
    5bc6:	0a c0       	rjmp	.+20     	; 0x5bdc <vfprintf+0x2a4>
    5bc8:	b2 fc       	sbrc	r11, 2
    5bca:	08 c0       	rjmp	.+16     	; 0x5bdc <vfprintf+0x2a4>
    5bcc:	2b 2d       	mov	r18, r11
    5bce:	2e 7e       	andi	r18, 0xEE	; 238
    5bd0:	05 c0       	rjmp	.+10     	; 0x5bdc <vfprintf+0x2a4>
    5bd2:	7a 2c       	mov	r7, r10
    5bd4:	2b 2d       	mov	r18, r11
    5bd6:	03 c0       	rjmp	.+6      	; 0x5bde <vfprintf+0x2a6>
    5bd8:	7a 2c       	mov	r7, r10
    5bda:	01 c0       	rjmp	.+2      	; 0x5bde <vfprintf+0x2a6>
    5bdc:	75 2c       	mov	r7, r5
    5bde:	24 ff       	sbrs	r18, 4
    5be0:	0d c0       	rjmp	.+26     	; 0x5bfc <vfprintf+0x2c4>
    5be2:	fe 01       	movw	r30, r28
    5be4:	ea 0d       	add	r30, r10
    5be6:	f1 1d       	adc	r31, r1
    5be8:	80 81       	ld	r24, Z
    5bea:	80 33       	cpi	r24, 0x30	; 48
    5bec:	11 f4       	brne	.+4      	; 0x5bf2 <vfprintf+0x2ba>
    5bee:	29 7e       	andi	r18, 0xE9	; 233
    5bf0:	09 c0       	rjmp	.+18     	; 0x5c04 <vfprintf+0x2cc>
    5bf2:	22 ff       	sbrs	r18, 2
    5bf4:	06 c0       	rjmp	.+12     	; 0x5c02 <vfprintf+0x2ca>
    5bf6:	73 94       	inc	r7
    5bf8:	73 94       	inc	r7
    5bfa:	04 c0       	rjmp	.+8      	; 0x5c04 <vfprintf+0x2cc>
    5bfc:	82 2f       	mov	r24, r18
    5bfe:	86 78       	andi	r24, 0x86	; 134
    5c00:	09 f0       	breq	.+2      	; 0x5c04 <vfprintf+0x2cc>
    5c02:	73 94       	inc	r7
    5c04:	23 fd       	sbrc	r18, 3
    5c06:	12 c0       	rjmp	.+36     	; 0x5c2c <vfprintf+0x2f4>
    5c08:	20 ff       	sbrs	r18, 0
    5c0a:	06 c0       	rjmp	.+12     	; 0x5c18 <vfprintf+0x2e0>
    5c0c:	5a 2c       	mov	r5, r10
    5c0e:	73 14       	cp	r7, r3
    5c10:	18 f4       	brcc	.+6      	; 0x5c18 <vfprintf+0x2e0>
    5c12:	53 0c       	add	r5, r3
    5c14:	57 18       	sub	r5, r7
    5c16:	73 2c       	mov	r7, r3
    5c18:	73 14       	cp	r7, r3
    5c1a:	60 f4       	brcc	.+24     	; 0x5c34 <vfprintf+0x2fc>
    5c1c:	b7 01       	movw	r22, r14
    5c1e:	80 e2       	ldi	r24, 0x20	; 32
    5c20:	90 e0       	ldi	r25, 0x00	; 0
    5c22:	2c 87       	std	Y+12, r18	; 0x0c
    5c24:	4b d3       	rcall	.+1686   	; 0x62bc <fputc>
    5c26:	73 94       	inc	r7
    5c28:	2c 85       	ldd	r18, Y+12	; 0x0c
    5c2a:	f6 cf       	rjmp	.-20     	; 0x5c18 <vfprintf+0x2e0>
    5c2c:	73 14       	cp	r7, r3
    5c2e:	10 f4       	brcc	.+4      	; 0x5c34 <vfprintf+0x2fc>
    5c30:	37 18       	sub	r3, r7
    5c32:	01 c0       	rjmp	.+2      	; 0x5c36 <vfprintf+0x2fe>
    5c34:	31 2c       	mov	r3, r1
    5c36:	24 ff       	sbrs	r18, 4
    5c38:	11 c0       	rjmp	.+34     	; 0x5c5c <vfprintf+0x324>
    5c3a:	b7 01       	movw	r22, r14
    5c3c:	80 e3       	ldi	r24, 0x30	; 48
    5c3e:	90 e0       	ldi	r25, 0x00	; 0
    5c40:	2c 87       	std	Y+12, r18	; 0x0c
    5c42:	3c d3       	rcall	.+1656   	; 0x62bc <fputc>
    5c44:	2c 85       	ldd	r18, Y+12	; 0x0c
    5c46:	22 ff       	sbrs	r18, 2
    5c48:	16 c0       	rjmp	.+44     	; 0x5c76 <vfprintf+0x33e>
    5c4a:	21 ff       	sbrs	r18, 1
    5c4c:	03 c0       	rjmp	.+6      	; 0x5c54 <vfprintf+0x31c>
    5c4e:	88 e5       	ldi	r24, 0x58	; 88
    5c50:	90 e0       	ldi	r25, 0x00	; 0
    5c52:	02 c0       	rjmp	.+4      	; 0x5c58 <vfprintf+0x320>
    5c54:	88 e7       	ldi	r24, 0x78	; 120
    5c56:	90 e0       	ldi	r25, 0x00	; 0
    5c58:	b7 01       	movw	r22, r14
    5c5a:	0c c0       	rjmp	.+24     	; 0x5c74 <vfprintf+0x33c>
    5c5c:	82 2f       	mov	r24, r18
    5c5e:	86 78       	andi	r24, 0x86	; 134
    5c60:	51 f0       	breq	.+20     	; 0x5c76 <vfprintf+0x33e>
    5c62:	21 fd       	sbrc	r18, 1
    5c64:	02 c0       	rjmp	.+4      	; 0x5c6a <vfprintf+0x332>
    5c66:	80 e2       	ldi	r24, 0x20	; 32
    5c68:	01 c0       	rjmp	.+2      	; 0x5c6c <vfprintf+0x334>
    5c6a:	8b e2       	ldi	r24, 0x2B	; 43
    5c6c:	27 fd       	sbrc	r18, 7
    5c6e:	8d e2       	ldi	r24, 0x2D	; 45
    5c70:	b7 01       	movw	r22, r14
    5c72:	90 e0       	ldi	r25, 0x00	; 0
    5c74:	23 d3       	rcall	.+1606   	; 0x62bc <fputc>
    5c76:	a5 14       	cp	r10, r5
    5c78:	30 f4       	brcc	.+12     	; 0x5c86 <vfprintf+0x34e>
    5c7a:	b7 01       	movw	r22, r14
    5c7c:	80 e3       	ldi	r24, 0x30	; 48
    5c7e:	90 e0       	ldi	r25, 0x00	; 0
    5c80:	1d d3       	rcall	.+1594   	; 0x62bc <fputc>
    5c82:	5a 94       	dec	r5
    5c84:	f8 cf       	rjmp	.-16     	; 0x5c76 <vfprintf+0x33e>
    5c86:	aa 94       	dec	r10
    5c88:	f4 01       	movw	r30, r8
    5c8a:	ea 0d       	add	r30, r10
    5c8c:	f1 1d       	adc	r31, r1
    5c8e:	80 81       	ld	r24, Z
    5c90:	b7 01       	movw	r22, r14
    5c92:	90 e0       	ldi	r25, 0x00	; 0
    5c94:	13 d3       	rcall	.+1574   	; 0x62bc <fputc>
    5c96:	a1 10       	cpse	r10, r1
    5c98:	f6 cf       	rjmp	.-20     	; 0x5c86 <vfprintf+0x34e>
    5c9a:	33 20       	and	r3, r3
    5c9c:	09 f4       	brne	.+2      	; 0x5ca0 <vfprintf+0x368>
    5c9e:	5d ce       	rjmp	.-838    	; 0x595a <vfprintf+0x22>
    5ca0:	b7 01       	movw	r22, r14
    5ca2:	80 e2       	ldi	r24, 0x20	; 32
    5ca4:	90 e0       	ldi	r25, 0x00	; 0
    5ca6:	0a d3       	rcall	.+1556   	; 0x62bc <fputc>
    5ca8:	3a 94       	dec	r3
    5caa:	f7 cf       	rjmp	.-18     	; 0x5c9a <vfprintf+0x362>
    5cac:	f7 01       	movw	r30, r14
    5cae:	86 81       	ldd	r24, Z+6	; 0x06
    5cb0:	97 81       	ldd	r25, Z+7	; 0x07
    5cb2:	02 c0       	rjmp	.+4      	; 0x5cb8 <vfprintf+0x380>
    5cb4:	8f ef       	ldi	r24, 0xFF	; 255
    5cb6:	9f ef       	ldi	r25, 0xFF	; 255
    5cb8:	2c 96       	adiw	r28, 0x0c	; 12
    5cba:	e2 e1       	ldi	r30, 0x12	; 18
    5cbc:	c4 c3       	rjmp	.+1928   	; 0x6446 <__epilogue_restores__>

00005cbe <putval>:
    5cbe:	20 fd       	sbrc	r18, 0
    5cc0:	09 c0       	rjmp	.+18     	; 0x5cd4 <putval+0x16>
    5cc2:	fc 01       	movw	r30, r24
    5cc4:	23 fd       	sbrc	r18, 3
    5cc6:	05 c0       	rjmp	.+10     	; 0x5cd2 <putval+0x14>
    5cc8:	22 ff       	sbrs	r18, 2
    5cca:	02 c0       	rjmp	.+4      	; 0x5cd0 <putval+0x12>
    5ccc:	73 83       	std	Z+3, r23	; 0x03
    5cce:	62 83       	std	Z+2, r22	; 0x02
    5cd0:	51 83       	std	Z+1, r21	; 0x01
    5cd2:	40 83       	st	Z, r20
    5cd4:	08 95       	ret

00005cd6 <mulacc>:
    5cd6:	44 fd       	sbrc	r20, 4
    5cd8:	10 c0       	rjmp	.+32     	; 0x5cfa <mulacc+0x24>
    5cda:	46 fd       	sbrc	r20, 6
    5cdc:	10 c0       	rjmp	.+32     	; 0x5cfe <mulacc+0x28>
    5cde:	db 01       	movw	r26, r22
    5ce0:	fc 01       	movw	r30, r24
    5ce2:	aa 0f       	add	r26, r26
    5ce4:	bb 1f       	adc	r27, r27
    5ce6:	ee 1f       	adc	r30, r30
    5ce8:	ff 1f       	adc	r31, r31
    5cea:	10 94       	com	r1
    5cec:	d1 f7       	brne	.-12     	; 0x5ce2 <mulacc+0xc>
    5cee:	6a 0f       	add	r22, r26
    5cf0:	7b 1f       	adc	r23, r27
    5cf2:	8e 1f       	adc	r24, r30
    5cf4:	9f 1f       	adc	r25, r31
    5cf6:	31 e0       	ldi	r19, 0x01	; 1
    5cf8:	03 c0       	rjmp	.+6      	; 0x5d00 <mulacc+0x2a>
    5cfa:	33 e0       	ldi	r19, 0x03	; 3
    5cfc:	01 c0       	rjmp	.+2      	; 0x5d00 <mulacc+0x2a>
    5cfe:	34 e0       	ldi	r19, 0x04	; 4
    5d00:	66 0f       	add	r22, r22
    5d02:	77 1f       	adc	r23, r23
    5d04:	88 1f       	adc	r24, r24
    5d06:	99 1f       	adc	r25, r25
    5d08:	31 50       	subi	r19, 0x01	; 1
    5d0a:	d1 f7       	brne	.-12     	; 0x5d00 <mulacc+0x2a>
    5d0c:	62 0f       	add	r22, r18
    5d0e:	71 1d       	adc	r23, r1
    5d10:	81 1d       	adc	r24, r1
    5d12:	91 1d       	adc	r25, r1
    5d14:	08 95       	ret

00005d16 <skip_spaces>:
    5d16:	0f 93       	push	r16
    5d18:	1f 93       	push	r17
    5d1a:	cf 93       	push	r28
    5d1c:	df 93       	push	r29
    5d1e:	8c 01       	movw	r16, r24
    5d20:	c8 01       	movw	r24, r16
    5d22:	8e d2       	rcall	.+1308   	; 0x6240 <fgetc>
    5d24:	ec 01       	movw	r28, r24
    5d26:	97 fd       	sbrc	r25, 7
    5d28:	06 c0       	rjmp	.+12     	; 0x5d36 <skip_spaces+0x20>
    5d2a:	61 d2       	rcall	.+1218   	; 0x61ee <isspace>
    5d2c:	89 2b       	or	r24, r25
    5d2e:	c1 f7       	brne	.-16     	; 0x5d20 <skip_spaces+0xa>
    5d30:	b8 01       	movw	r22, r16
    5d32:	ce 01       	movw	r24, r28
    5d34:	f5 d2       	rcall	.+1514   	; 0x6320 <ungetc>
    5d36:	ce 01       	movw	r24, r28
    5d38:	df 91       	pop	r29
    5d3a:	cf 91       	pop	r28
    5d3c:	1f 91       	pop	r17
    5d3e:	0f 91       	pop	r16
    5d40:	08 95       	ret

00005d42 <conv_int>:
    5d42:	8f 92       	push	r8
    5d44:	9f 92       	push	r9
    5d46:	af 92       	push	r10
    5d48:	cf 92       	push	r12
    5d4a:	df 92       	push	r13
    5d4c:	ef 92       	push	r14
    5d4e:	ff 92       	push	r15
    5d50:	0f 93       	push	r16
    5d52:	1f 93       	push	r17
    5d54:	cf 93       	push	r28
    5d56:	df 93       	push	r29
    5d58:	ec 01       	movw	r28, r24
    5d5a:	a6 2e       	mov	r10, r22
    5d5c:	4a 01       	movw	r8, r20
    5d5e:	02 2f       	mov	r16, r18
    5d60:	6f d2       	rcall	.+1246   	; 0x6240 <fgetc>
    5d62:	ac 01       	movw	r20, r24
    5d64:	55 27       	eor	r21, r21
    5d66:	4b 32       	cpi	r20, 0x2B	; 43
    5d68:	51 05       	cpc	r21, r1
    5d6a:	21 f0       	breq	.+8      	; 0x5d74 <conv_int+0x32>
    5d6c:	4d 32       	cpi	r20, 0x2D	; 45
    5d6e:	51 05       	cpc	r21, r1
    5d70:	49 f4       	brne	.+18     	; 0x5d84 <conv_int+0x42>
    5d72:	00 68       	ori	r16, 0x80	; 128
    5d74:	aa 94       	dec	r10
    5d76:	11 f4       	brne	.+4      	; 0x5d7c <conv_int+0x3a>
    5d78:	80 e0       	ldi	r24, 0x00	; 0
    5d7a:	60 c0       	rjmp	.+192    	; 0x5e3c <conv_int+0xfa>
    5d7c:	ce 01       	movw	r24, r28
    5d7e:	60 d2       	rcall	.+1216   	; 0x6240 <fgetc>
    5d80:	97 fd       	sbrc	r25, 7
    5d82:	fa cf       	rjmp	.-12     	; 0x5d78 <conv_int+0x36>
    5d84:	10 2f       	mov	r17, r16
    5d86:	1d 7f       	andi	r17, 0xFD	; 253
    5d88:	30 2f       	mov	r19, r16
    5d8a:	30 73       	andi	r19, 0x30	; 48
    5d8c:	f1 f4       	brne	.+60     	; 0x5dca <conv_int+0x88>
    5d8e:	80 33       	cpi	r24, 0x30	; 48
    5d90:	e1 f4       	brne	.+56     	; 0x5dca <conv_int+0x88>
    5d92:	ff 24       	eor	r15, r15
    5d94:	fa 94       	dec	r15
    5d96:	fa 0c       	add	r15, r10
    5d98:	09 f4       	brne	.+2      	; 0x5d9c <conv_int+0x5a>
    5d9a:	3d c0       	rjmp	.+122    	; 0x5e16 <conv_int+0xd4>
    5d9c:	ce 01       	movw	r24, r28
    5d9e:	50 d2       	rcall	.+1184   	; 0x6240 <fgetc>
    5da0:	97 fd       	sbrc	r25, 7
    5da2:	39 c0       	rjmp	.+114    	; 0x5e16 <conv_int+0xd4>
    5da4:	38 2f       	mov	r19, r24
    5da6:	3f 7d       	andi	r19, 0xDF	; 223
    5da8:	38 35       	cpi	r19, 0x58	; 88
    5daa:	49 f4       	brne	.+18     	; 0x5dbe <conv_int+0x7c>
    5dac:	12 64       	ori	r17, 0x42	; 66
    5dae:	aa 94       	dec	r10
    5db0:	aa 94       	dec	r10
    5db2:	89 f1       	breq	.+98     	; 0x5e16 <conv_int+0xd4>
    5db4:	ce 01       	movw	r24, r28
    5db6:	44 d2       	rcall	.+1160   	; 0x6240 <fgetc>
    5db8:	97 ff       	sbrs	r25, 7
    5dba:	07 c0       	rjmp	.+14     	; 0x5dca <conv_int+0x88>
    5dbc:	2c c0       	rjmp	.+88     	; 0x5e16 <conv_int+0xd4>
    5dbe:	06 ff       	sbrs	r16, 6
    5dc0:	02 c0       	rjmp	.+4      	; 0x5dc6 <conv_int+0x84>
    5dc2:	12 60       	ori	r17, 0x02	; 2
    5dc4:	01 c0       	rjmp	.+2      	; 0x5dc8 <conv_int+0x86>
    5dc6:	12 61       	ori	r17, 0x12	; 18
    5dc8:	af 2c       	mov	r10, r15
    5dca:	c1 2c       	mov	r12, r1
    5dcc:	d1 2c       	mov	r13, r1
    5dce:	76 01       	movw	r14, r12
    5dd0:	20 ed       	ldi	r18, 0xD0	; 208
    5dd2:	28 0f       	add	r18, r24
    5dd4:	28 30       	cpi	r18, 0x08	; 8
    5dd6:	78 f0       	brcs	.+30     	; 0x5df6 <conv_int+0xb4>
    5dd8:	14 ff       	sbrs	r17, 4
    5dda:	03 c0       	rjmp	.+6      	; 0x5de2 <conv_int+0xa0>
    5ddc:	be 01       	movw	r22, r28
    5dde:	a0 d2       	rcall	.+1344   	; 0x6320 <ungetc>
    5de0:	17 c0       	rjmp	.+46     	; 0x5e10 <conv_int+0xce>
    5de2:	2a 30       	cpi	r18, 0x0A	; 10
    5de4:	40 f0       	brcs	.+16     	; 0x5df6 <conv_int+0xb4>
    5de6:	16 ff       	sbrs	r17, 6
    5de8:	f9 cf       	rjmp	.-14     	; 0x5ddc <conv_int+0x9a>
    5dea:	2f 7d       	andi	r18, 0xDF	; 223
    5dec:	3f ee       	ldi	r19, 0xEF	; 239
    5dee:	32 0f       	add	r19, r18
    5df0:	36 30       	cpi	r19, 0x06	; 6
    5df2:	a0 f7       	brcc	.-24     	; 0x5ddc <conv_int+0x9a>
    5df4:	27 50       	subi	r18, 0x07	; 7
    5df6:	41 2f       	mov	r20, r17
    5df8:	c7 01       	movw	r24, r14
    5dfa:	b6 01       	movw	r22, r12
    5dfc:	6c df       	rcall	.-296    	; 0x5cd6 <mulacc>
    5dfe:	6b 01       	movw	r12, r22
    5e00:	7c 01       	movw	r14, r24
    5e02:	12 60       	ori	r17, 0x02	; 2
    5e04:	aa 94       	dec	r10
    5e06:	51 f0       	breq	.+20     	; 0x5e1c <conv_int+0xda>
    5e08:	ce 01       	movw	r24, r28
    5e0a:	1a d2       	rcall	.+1076   	; 0x6240 <fgetc>
    5e0c:	97 ff       	sbrs	r25, 7
    5e0e:	e0 cf       	rjmp	.-64     	; 0x5dd0 <conv_int+0x8e>
    5e10:	11 fd       	sbrc	r17, 1
    5e12:	04 c0       	rjmp	.+8      	; 0x5e1c <conv_int+0xda>
    5e14:	b1 cf       	rjmp	.-158    	; 0x5d78 <conv_int+0x36>
    5e16:	c1 2c       	mov	r12, r1
    5e18:	d1 2c       	mov	r13, r1
    5e1a:	76 01       	movw	r14, r12
    5e1c:	17 ff       	sbrs	r17, 7
    5e1e:	08 c0       	rjmp	.+16     	; 0x5e30 <conv_int+0xee>
    5e20:	f0 94       	com	r15
    5e22:	e0 94       	com	r14
    5e24:	d0 94       	com	r13
    5e26:	c0 94       	com	r12
    5e28:	c1 1c       	adc	r12, r1
    5e2a:	d1 1c       	adc	r13, r1
    5e2c:	e1 1c       	adc	r14, r1
    5e2e:	f1 1c       	adc	r15, r1
    5e30:	21 2f       	mov	r18, r17
    5e32:	b7 01       	movw	r22, r14
    5e34:	a6 01       	movw	r20, r12
    5e36:	c4 01       	movw	r24, r8
    5e38:	42 df       	rcall	.-380    	; 0x5cbe <putval>
    5e3a:	81 e0       	ldi	r24, 0x01	; 1
    5e3c:	df 91       	pop	r29
    5e3e:	cf 91       	pop	r28
    5e40:	1f 91       	pop	r17
    5e42:	0f 91       	pop	r16
    5e44:	ff 90       	pop	r15
    5e46:	ef 90       	pop	r14
    5e48:	df 90       	pop	r13
    5e4a:	cf 90       	pop	r12
    5e4c:	af 90       	pop	r10
    5e4e:	9f 90       	pop	r9
    5e50:	8f 90       	pop	r8
    5e52:	08 95       	ret

00005e54 <conv_brk>:
    5e54:	a1 e2       	ldi	r26, 0x21	; 33
    5e56:	b0 e0       	ldi	r27, 0x00	; 0
    5e58:	ef e2       	ldi	r30, 0x2F	; 47
    5e5a:	ff e2       	ldi	r31, 0x2F	; 47
    5e5c:	e0 c2       	rjmp	.+1472   	; 0x641e <__prologue_saves__+0xa>
    5e5e:	5c 01       	movw	r10, r24
    5e60:	7a 01       	movw	r14, r20
    5e62:	8e 01       	movw	r16, r28
    5e64:	0f 5f       	subi	r16, 0xFF	; 255
    5e66:	1f 4f       	sbci	r17, 0xFF	; 255
    5e68:	68 01       	movw	r12, r16
    5e6a:	80 e2       	ldi	r24, 0x20	; 32
    5e6c:	d8 01       	movw	r26, r16
    5e6e:	1d 92       	st	X+, r1
    5e70:	8a 95       	dec	r24
    5e72:	e9 f7       	brne	.-6      	; 0x5e6e <conv_brk+0x1a>
    5e74:	f5 01       	movw	r30, r10
    5e76:	73 80       	ldd	r7, Z+3	; 0x03
    5e78:	40 e0       	ldi	r20, 0x00	; 0
    5e7a:	50 e0       	ldi	r21, 0x00	; 0
    5e7c:	81 2c       	mov	r8, r1
    5e7e:	b0 e0       	ldi	r27, 0x00	; 0
    5e80:	91 2c       	mov	r9, r1
    5e82:	81 e0       	ldi	r24, 0x01	; 1
    5e84:	90 e0       	ldi	r25, 0x00	; 0
    5e86:	f9 01       	movw	r30, r18
    5e88:	73 fc       	sbrc	r7, 3
    5e8a:	a5 91       	lpm	r26, Z+
    5e8c:	73 fe       	sbrs	r7, 3
    5e8e:	a1 91       	ld	r26, Z+
    5e90:	8f 01       	movw	r16, r30
    5e92:	7a 2f       	mov	r23, r26
    5e94:	9f 01       	movw	r18, r30
    5e96:	a1 11       	cpse	r26, r1
    5e98:	03 c0       	rjmp	.+6      	; 0x5ea0 <conv_brk+0x4c>
    5e9a:	80 e0       	ldi	r24, 0x00	; 0
    5e9c:	90 e0       	ldi	r25, 0x00	; 0
    5e9e:	7b c0       	rjmp	.+246    	; 0x5f96 <conv_brk+0x142>
    5ea0:	ae 35       	cpi	r26, 0x5E	; 94
    5ea2:	19 f4       	brne	.+6      	; 0x5eaa <conv_brk+0x56>
    5ea4:	41 15       	cp	r20, r1
    5ea6:	51 05       	cpc	r21, r1
    5ea8:	59 f1       	breq	.+86     	; 0x5f00 <conv_brk+0xac>
    5eaa:	e9 2d       	mov	r30, r9
    5eac:	f0 e0       	ldi	r31, 0x00	; 0
    5eae:	e4 17       	cp	r30, r20
    5eb0:	f5 07       	cpc	r31, r21
    5eb2:	3c f4       	brge	.+14     	; 0x5ec2 <conv_brk+0x6e>
    5eb4:	ad 35       	cpi	r26, 0x5D	; 93
    5eb6:	69 f1       	breq	.+90     	; 0x5f12 <conv_brk+0xbe>
    5eb8:	ad 32       	cpi	r26, 0x2D	; 45
    5eba:	19 f4       	brne	.+6      	; 0x5ec2 <conv_brk+0x6e>
    5ebc:	bb 23       	and	r27, r27
    5ebe:	19 f1       	breq	.+70     	; 0x5f06 <conv_brk+0xb2>
    5ec0:	03 c0       	rjmp	.+6      	; 0x5ec8 <conv_brk+0x74>
    5ec2:	b1 11       	cpse	r27, r1
    5ec4:	01 c0       	rjmp	.+2      	; 0x5ec8 <conv_brk+0x74>
    5ec6:	8a 2e       	mov	r8, r26
    5ec8:	e7 2f       	mov	r30, r23
    5eca:	e6 95       	lsr	r30
    5ecc:	e6 95       	lsr	r30
    5ece:	e6 95       	lsr	r30
    5ed0:	86 01       	movw	r16, r12
    5ed2:	0e 0f       	add	r16, r30
    5ed4:	11 1d       	adc	r17, r1
    5ed6:	f8 01       	movw	r30, r16
    5ed8:	a7 2f       	mov	r26, r23
    5eda:	a7 70       	andi	r26, 0x07	; 7
    5edc:	8c 01       	movw	r16, r24
    5ede:	02 c0       	rjmp	.+4      	; 0x5ee4 <conv_brk+0x90>
    5ee0:	00 0f       	add	r16, r16
    5ee2:	11 1f       	adc	r17, r17
    5ee4:	aa 95       	dec	r26
    5ee6:	e2 f7       	brpl	.-8      	; 0x5ee0 <conv_brk+0x8c>
    5ee8:	d8 01       	movw	r26, r16
    5eea:	b0 81       	ld	r27, Z
    5eec:	ba 2b       	or	r27, r26
    5eee:	b0 83       	st	Z, r27
    5ef0:	78 15       	cp	r23, r8
    5ef2:	59 f0       	breq	.+22     	; 0x5f0a <conv_brk+0xb6>
    5ef4:	78 15       	cp	r23, r8
    5ef6:	10 f4       	brcc	.+4      	; 0x5efc <conv_brk+0xa8>
    5ef8:	7f 5f       	subi	r23, 0xFF	; 255
    5efa:	e6 cf       	rjmp	.-52     	; 0x5ec8 <conv_brk+0x74>
    5efc:	71 50       	subi	r23, 0x01	; 1
    5efe:	e4 cf       	rjmp	.-56     	; 0x5ec8 <conv_brk+0x74>
    5f00:	99 24       	eor	r9, r9
    5f02:	93 94       	inc	r9
    5f04:	03 c0       	rjmp	.+6      	; 0x5f0c <conv_brk+0xb8>
    5f06:	b1 e0       	ldi	r27, 0x01	; 1
    5f08:	01 c0       	rjmp	.+2      	; 0x5f0c <conv_brk+0xb8>
    5f0a:	b0 e0       	ldi	r27, 0x00	; 0
    5f0c:	4f 5f       	subi	r20, 0xFF	; 255
    5f0e:	5f 4f       	sbci	r21, 0xFF	; 255
    5f10:	ba cf       	rjmp	.-140    	; 0x5e86 <conv_brk+0x32>
    5f12:	bb 23       	and	r27, r27
    5f14:	19 f0       	breq	.+6      	; 0x5f1c <conv_brk+0xc8>
    5f16:	8e 81       	ldd	r24, Y+6	; 0x06
    5f18:	80 62       	ori	r24, 0x20	; 32
    5f1a:	8e 83       	std	Y+6, r24	; 0x06
    5f1c:	91 10       	cpse	r9, r1
    5f1e:	03 c0       	rjmp	.+6      	; 0x5f26 <conv_brk+0xd2>
    5f20:	99 24       	eor	r9, r9
    5f22:	93 94       	inc	r9
    5f24:	15 c0       	rjmp	.+42     	; 0x5f50 <conv_brk+0xfc>
    5f26:	f6 01       	movw	r30, r12
    5f28:	ce 01       	movw	r24, r28
    5f2a:	81 96       	adiw	r24, 0x21	; 33
    5f2c:	20 81       	ld	r18, Z
    5f2e:	20 95       	com	r18
    5f30:	21 93       	st	Z+, r18
    5f32:	e8 17       	cp	r30, r24
    5f34:	f9 07       	cpc	r31, r25
    5f36:	d1 f7       	brne	.-12     	; 0x5f2c <conv_brk+0xd8>
    5f38:	f3 cf       	rjmp	.-26     	; 0x5f20 <conv_brk+0xcc>
    5f3a:	e1 14       	cp	r14, r1
    5f3c:	f1 04       	cpc	r15, r1
    5f3e:	29 f0       	breq	.+10     	; 0x5f4a <conv_brk+0xf6>
    5f40:	d7 01       	movw	r26, r14
    5f42:	8c 93       	st	X, r24
    5f44:	f7 01       	movw	r30, r14
    5f46:	31 96       	adiw	r30, 0x01	; 1
    5f48:	7f 01       	movw	r14, r30
    5f4a:	61 50       	subi	r22, 0x01	; 1
    5f4c:	f1 f0       	breq	.+60     	; 0x5f8a <conv_brk+0x136>
    5f4e:	91 2c       	mov	r9, r1
    5f50:	c5 01       	movw	r24, r10
    5f52:	69 a3       	std	Y+33, r22	; 0x21
    5f54:	75 d1       	rcall	.+746    	; 0x6240 <fgetc>
    5f56:	69 a1       	ldd	r22, Y+33	; 0x21
    5f58:	97 fd       	sbrc	r25, 7
    5f5a:	15 c0       	rjmp	.+42     	; 0x5f86 <conv_brk+0x132>
    5f5c:	28 2f       	mov	r18, r24
    5f5e:	26 95       	lsr	r18
    5f60:	26 95       	lsr	r18
    5f62:	26 95       	lsr	r18
    5f64:	f6 01       	movw	r30, r12
    5f66:	e2 0f       	add	r30, r18
    5f68:	f1 1d       	adc	r31, r1
    5f6a:	20 81       	ld	r18, Z
    5f6c:	30 e0       	ldi	r19, 0x00	; 0
    5f6e:	ac 01       	movw	r20, r24
    5f70:	47 70       	andi	r20, 0x07	; 7
    5f72:	55 27       	eor	r21, r21
    5f74:	02 c0       	rjmp	.+4      	; 0x5f7a <conv_brk+0x126>
    5f76:	35 95       	asr	r19
    5f78:	27 95       	ror	r18
    5f7a:	4a 95       	dec	r20
    5f7c:	e2 f7       	brpl	.-8      	; 0x5f76 <conv_brk+0x122>
    5f7e:	20 fd       	sbrc	r18, 0
    5f80:	dc cf       	rjmp	.-72     	; 0x5f3a <conv_brk+0xe6>
    5f82:	b5 01       	movw	r22, r10
    5f84:	cd d1       	rcall	.+922    	; 0x6320 <ungetc>
    5f86:	91 10       	cpse	r9, r1
    5f88:	88 cf       	rjmp	.-240    	; 0x5e9a <conv_brk+0x46>
    5f8a:	e1 14       	cp	r14, r1
    5f8c:	f1 04       	cpc	r15, r1
    5f8e:	11 f0       	breq	.+4      	; 0x5f94 <conv_brk+0x140>
    5f90:	d7 01       	movw	r26, r14
    5f92:	1c 92       	st	X, r1
    5f94:	c8 01       	movw	r24, r16
    5f96:	a1 96       	adiw	r28, 0x21	; 33
    5f98:	ed e0       	ldi	r30, 0x0D	; 13
    5f9a:	5a c2       	rjmp	.+1204   	; 0x6450 <__epilogue_restores__+0xa>

00005f9c <vfscanf>:
    5f9c:	4f 92       	push	r4
    5f9e:	5f 92       	push	r5
    5fa0:	7f 92       	push	r7
    5fa2:	8f 92       	push	r8
    5fa4:	9f 92       	push	r9
    5fa6:	af 92       	push	r10
    5fa8:	bf 92       	push	r11
    5faa:	cf 92       	push	r12
    5fac:	df 92       	push	r13
    5fae:	ef 92       	push	r14
    5fb0:	ff 92       	push	r15
    5fb2:	0f 93       	push	r16
    5fb4:	1f 93       	push	r17
    5fb6:	cf 93       	push	r28
    5fb8:	df 93       	push	r29
    5fba:	1f 92       	push	r1
    5fbc:	cd b7       	in	r28, 0x3d	; 61
    5fbe:	de b7       	in	r29, 0x3e	; 62
    5fc0:	8c 01       	movw	r16, r24
    5fc2:	2b 01       	movw	r4, r22
    5fc4:	7a 01       	movw	r14, r20
    5fc6:	fc 01       	movw	r30, r24
    5fc8:	16 82       	std	Z+6, r1	; 0x06
    5fca:	17 82       	std	Z+7, r1	; 0x07
    5fcc:	a1 2c       	mov	r10, r1
    5fce:	f8 01       	movw	r30, r16
    5fd0:	d3 80       	ldd	r13, Z+3	; 0x03
    5fd2:	f2 01       	movw	r30, r4
    5fd4:	d3 fc       	sbrc	r13, 3
    5fd6:	85 91       	lpm	r24, Z+
    5fd8:	d3 fe       	sbrs	r13, 3
    5fda:	81 91       	ld	r24, Z+
    5fdc:	38 2f       	mov	r19, r24
    5fde:	2f 01       	movw	r4, r30
    5fe0:	88 23       	and	r24, r24
    5fe2:	09 f4       	brne	.+2      	; 0x5fe6 <vfscanf+0x4a>
    5fe4:	ee c0       	rjmp	.+476    	; 0x61c2 <vfscanf+0x226>
    5fe6:	90 e0       	ldi	r25, 0x00	; 0
    5fe8:	39 83       	std	Y+1, r19	; 0x01
    5fea:	01 d1       	rcall	.+514    	; 0x61ee <isspace>
    5fec:	39 81       	ldd	r19, Y+1	; 0x01
    5fee:	89 2b       	or	r24, r25
    5ff0:	19 f0       	breq	.+6      	; 0x5ff8 <vfscanf+0x5c>
    5ff2:	c8 01       	movw	r24, r16
    5ff4:	90 de       	rcall	.-736    	; 0x5d16 <skip_spaces>
    5ff6:	eb cf       	rjmp	.-42     	; 0x5fce <vfscanf+0x32>
    5ff8:	35 32       	cpi	r19, 0x25	; 37
    5ffa:	41 f4       	brne	.+16     	; 0x600c <vfscanf+0x70>
    5ffc:	f2 01       	movw	r30, r4
    5ffe:	d3 fc       	sbrc	r13, 3
    6000:	35 91       	lpm	r19, Z+
    6002:	d3 fe       	sbrs	r13, 3
    6004:	31 91       	ld	r19, Z+
    6006:	2f 01       	movw	r4, r30
    6008:	35 32       	cpi	r19, 0x25	; 37
    600a:	59 f4       	brne	.+22     	; 0x6022 <vfscanf+0x86>
    600c:	c8 01       	movw	r24, r16
    600e:	39 83       	std	Y+1, r19	; 0x01
    6010:	17 d1       	rcall	.+558    	; 0x6240 <fgetc>
    6012:	39 81       	ldd	r19, Y+1	; 0x01
    6014:	97 fd       	sbrc	r25, 7
    6016:	d3 c0       	rjmp	.+422    	; 0x61be <vfscanf+0x222>
    6018:	38 17       	cp	r19, r24
    601a:	c9 f2       	breq	.-78     	; 0x5fce <vfscanf+0x32>
    601c:	b8 01       	movw	r22, r16
    601e:	80 d1       	rcall	.+768    	; 0x6320 <ungetc>
    6020:	d0 c0       	rjmp	.+416    	; 0x61c2 <vfscanf+0x226>
    6022:	3a 32       	cpi	r19, 0x2A	; 42
    6024:	41 f4       	brne	.+16     	; 0x6036 <vfscanf+0x9a>
    6026:	d3 fc       	sbrc	r13, 3
    6028:	35 91       	lpm	r19, Z+
    602a:	d3 fe       	sbrs	r13, 3
    602c:	31 91       	ld	r19, Z+
    602e:	2f 01       	movw	r4, r30
    6030:	bb 24       	eor	r11, r11
    6032:	b3 94       	inc	r11
    6034:	01 c0       	rjmp	.+2      	; 0x6038 <vfscanf+0x9c>
    6036:	b1 2c       	mov	r11, r1
    6038:	71 2c       	mov	r7, r1
    603a:	20 ed       	ldi	r18, 0xD0	; 208
    603c:	23 0f       	add	r18, r19
    603e:	2a 30       	cpi	r18, 0x0A	; 10
    6040:	88 f4       	brcc	.+34     	; 0x6064 <vfscanf+0xc8>
    6042:	fb 2d       	mov	r31, r11
    6044:	f2 60       	ori	r31, 0x02	; 2
    6046:	bf 2e       	mov	r11, r31
    6048:	67 2d       	mov	r22, r7
    604a:	70 e0       	ldi	r23, 0x00	; 0
    604c:	80 e0       	ldi	r24, 0x00	; 0
    604e:	90 e0       	ldi	r25, 0x00	; 0
    6050:	40 e2       	ldi	r20, 0x20	; 32
    6052:	41 de       	rcall	.-894    	; 0x5cd6 <mulacc>
    6054:	76 2e       	mov	r7, r22
    6056:	f2 01       	movw	r30, r4
    6058:	d3 fc       	sbrc	r13, 3
    605a:	35 91       	lpm	r19, Z+
    605c:	d3 fe       	sbrs	r13, 3
    605e:	31 91       	ld	r19, Z+
    6060:	2f 01       	movw	r4, r30
    6062:	eb cf       	rjmp	.-42     	; 0x603a <vfscanf+0x9e>
    6064:	b1 fe       	sbrs	r11, 1
    6066:	03 c0       	rjmp	.+6      	; 0x606e <vfscanf+0xd2>
    6068:	71 10       	cpse	r7, r1
    606a:	03 c0       	rjmp	.+6      	; 0x6072 <vfscanf+0xd6>
    606c:	aa c0       	rjmp	.+340    	; 0x61c2 <vfscanf+0x226>
    606e:	77 24       	eor	r7, r7
    6070:	7a 94       	dec	r7
    6072:	38 36       	cpi	r19, 0x68	; 104
    6074:	19 f0       	breq	.+6      	; 0x607c <vfscanf+0xe0>
    6076:	3c 36       	cpi	r19, 0x6C	; 108
    6078:	61 f0       	breq	.+24     	; 0x6092 <vfscanf+0xf6>
    607a:	14 c0       	rjmp	.+40     	; 0x60a4 <vfscanf+0x108>
    607c:	f2 01       	movw	r30, r4
    607e:	d3 fc       	sbrc	r13, 3
    6080:	35 91       	lpm	r19, Z+
    6082:	d3 fe       	sbrs	r13, 3
    6084:	31 91       	ld	r19, Z+
    6086:	2f 01       	movw	r4, r30
    6088:	38 36       	cpi	r19, 0x68	; 104
    608a:	61 f4       	brne	.+24     	; 0x60a4 <vfscanf+0x108>
    608c:	fb 2d       	mov	r31, r11
    608e:	f8 60       	ori	r31, 0x08	; 8
    6090:	bf 2e       	mov	r11, r31
    6092:	8b 2d       	mov	r24, r11
    6094:	84 60       	ori	r24, 0x04	; 4
    6096:	b8 2e       	mov	r11, r24
    6098:	f2 01       	movw	r30, r4
    609a:	d3 fc       	sbrc	r13, 3
    609c:	35 91       	lpm	r19, Z+
    609e:	d3 fe       	sbrs	r13, 3
    60a0:	31 91       	ld	r19, Z+
    60a2:	2f 01       	movw	r4, r30
    60a4:	33 23       	and	r19, r19
    60a6:	09 f4       	brne	.+2      	; 0x60aa <vfscanf+0x10e>
    60a8:	8c c0       	rjmp	.+280    	; 0x61c2 <vfscanf+0x226>
    60aa:	63 2f       	mov	r22, r19
    60ac:	70 e0       	ldi	r23, 0x00	; 0
    60ae:	88 e3       	ldi	r24, 0x38	; 56
    60b0:	92 e0       	ldi	r25, 0x02	; 2
    60b2:	39 83       	std	Y+1, r19	; 0x01
    60b4:	a4 d0       	rcall	.+328    	; 0x61fe <strchr_P>
    60b6:	39 81       	ldd	r19, Y+1	; 0x01
    60b8:	89 2b       	or	r24, r25
    60ba:	09 f4       	brne	.+2      	; 0x60be <vfscanf+0x122>
    60bc:	82 c0       	rjmp	.+260    	; 0x61c2 <vfscanf+0x226>
    60be:	b0 fc       	sbrc	r11, 0
    60c0:	07 c0       	rjmp	.+14     	; 0x60d0 <vfscanf+0x134>
    60c2:	f7 01       	movw	r30, r14
    60c4:	c0 80       	ld	r12, Z
    60c6:	d1 80       	ldd	r13, Z+1	; 0x01
    60c8:	c7 01       	movw	r24, r14
    60ca:	02 96       	adiw	r24, 0x02	; 2
    60cc:	7c 01       	movw	r14, r24
    60ce:	02 c0       	rjmp	.+4      	; 0x60d4 <vfscanf+0x138>
    60d0:	c1 2c       	mov	r12, r1
    60d2:	d1 2c       	mov	r13, r1
    60d4:	3e 36       	cpi	r19, 0x6E	; 110
    60d6:	49 f4       	brne	.+18     	; 0x60ea <vfscanf+0x14e>
    60d8:	f8 01       	movw	r30, r16
    60da:	46 81       	ldd	r20, Z+6	; 0x06
    60dc:	57 81       	ldd	r21, Z+7	; 0x07
    60de:	60 e0       	ldi	r22, 0x00	; 0
    60e0:	70 e0       	ldi	r23, 0x00	; 0
    60e2:	2b 2d       	mov	r18, r11
    60e4:	c6 01       	movw	r24, r12
    60e6:	eb dd       	rcall	.-1066   	; 0x5cbe <putval>
    60e8:	72 cf       	rjmp	.-284    	; 0x5fce <vfscanf+0x32>
    60ea:	33 36       	cpi	r19, 0x63	; 99
    60ec:	99 f4       	brne	.+38     	; 0x6114 <vfscanf+0x178>
    60ee:	b1 fc       	sbrc	r11, 1
    60f0:	02 c0       	rjmp	.+4      	; 0x60f6 <vfscanf+0x15a>
    60f2:	77 24       	eor	r7, r7
    60f4:	73 94       	inc	r7
    60f6:	c8 01       	movw	r24, r16
    60f8:	a3 d0       	rcall	.+326    	; 0x6240 <fgetc>
    60fa:	97 fd       	sbrc	r25, 7
    60fc:	60 c0       	rjmp	.+192    	; 0x61be <vfscanf+0x222>
    60fe:	c1 14       	cp	r12, r1
    6100:	d1 04       	cpc	r13, r1
    6102:	29 f0       	breq	.+10     	; 0x610e <vfscanf+0x172>
    6104:	f6 01       	movw	r30, r12
    6106:	80 83       	st	Z, r24
    6108:	c6 01       	movw	r24, r12
    610a:	01 96       	adiw	r24, 0x01	; 1
    610c:	6c 01       	movw	r12, r24
    610e:	7a 94       	dec	r7
    6110:	91 f7       	brne	.-28     	; 0x60f6 <vfscanf+0x15a>
    6112:	51 c0       	rjmp	.+162    	; 0x61b6 <vfscanf+0x21a>
    6114:	3b 35       	cpi	r19, 0x5B	; 91
    6116:	51 f4       	brne	.+20     	; 0x612c <vfscanf+0x190>
    6118:	92 01       	movw	r18, r4
    611a:	a6 01       	movw	r20, r12
    611c:	67 2d       	mov	r22, r7
    611e:	c8 01       	movw	r24, r16
    6120:	99 de       	rcall	.-718    	; 0x5e54 <conv_brk>
    6122:	2c 01       	movw	r4, r24
    6124:	00 97       	sbiw	r24, 0x00	; 0
    6126:	09 f0       	breq	.+2      	; 0x612a <vfscanf+0x18e>
    6128:	46 c0       	rjmp	.+140    	; 0x61b6 <vfscanf+0x21a>
    612a:	40 c0       	rjmp	.+128    	; 0x61ac <vfscanf+0x210>
    612c:	c8 01       	movw	r24, r16
    612e:	39 83       	std	Y+1, r19	; 0x01
    6130:	f2 dd       	rcall	.-1052   	; 0x5d16 <skip_spaces>
    6132:	39 81       	ldd	r19, Y+1	; 0x01
    6134:	97 fd       	sbrc	r25, 7
    6136:	43 c0       	rjmp	.+134    	; 0x61be <vfscanf+0x222>
    6138:	3f 36       	cpi	r19, 0x6F	; 111
    613a:	51 f1       	breq	.+84     	; 0x6190 <vfscanf+0x1f4>
    613c:	28 f4       	brcc	.+10     	; 0x6148 <vfscanf+0x1ac>
    613e:	34 36       	cpi	r19, 0x64	; 100
    6140:	19 f1       	breq	.+70     	; 0x6188 <vfscanf+0x1ec>
    6142:	39 36       	cpi	r19, 0x69	; 105
    6144:	61 f1       	breq	.+88     	; 0x619e <vfscanf+0x202>
    6146:	28 c0       	rjmp	.+80     	; 0x6198 <vfscanf+0x1fc>
    6148:	33 37       	cpi	r19, 0x73	; 115
    614a:	69 f0       	breq	.+26     	; 0x6166 <vfscanf+0x1ca>
    614c:	35 37       	cpi	r19, 0x75	; 117
    614e:	e1 f0       	breq	.+56     	; 0x6188 <vfscanf+0x1ec>
    6150:	23 c0       	rjmp	.+70     	; 0x6198 <vfscanf+0x1fc>
    6152:	c1 14       	cp	r12, r1
    6154:	d1 04       	cpc	r13, r1
    6156:	29 f0       	breq	.+10     	; 0x6162 <vfscanf+0x1c6>
    6158:	f6 01       	movw	r30, r12
    615a:	80 82       	st	Z, r8
    615c:	c6 01       	movw	r24, r12
    615e:	01 96       	adiw	r24, 0x01	; 1
    6160:	6c 01       	movw	r12, r24
    6162:	7a 94       	dec	r7
    6164:	59 f0       	breq	.+22     	; 0x617c <vfscanf+0x1e0>
    6166:	c8 01       	movw	r24, r16
    6168:	6b d0       	rcall	.+214    	; 0x6240 <fgetc>
    616a:	4c 01       	movw	r8, r24
    616c:	97 fd       	sbrc	r25, 7
    616e:	06 c0       	rjmp	.+12     	; 0x617c <vfscanf+0x1e0>
    6170:	3e d0       	rcall	.+124    	; 0x61ee <isspace>
    6172:	89 2b       	or	r24, r25
    6174:	71 f3       	breq	.-36     	; 0x6152 <vfscanf+0x1b6>
    6176:	b8 01       	movw	r22, r16
    6178:	c4 01       	movw	r24, r8
    617a:	d2 d0       	rcall	.+420    	; 0x6320 <ungetc>
    617c:	c1 14       	cp	r12, r1
    617e:	d1 04       	cpc	r13, r1
    6180:	d1 f0       	breq	.+52     	; 0x61b6 <vfscanf+0x21a>
    6182:	f6 01       	movw	r30, r12
    6184:	10 82       	st	Z, r1
    6186:	17 c0       	rjmp	.+46     	; 0x61b6 <vfscanf+0x21a>
    6188:	fb 2d       	mov	r31, r11
    618a:	f0 62       	ori	r31, 0x20	; 32
    618c:	bf 2e       	mov	r11, r31
    618e:	07 c0       	rjmp	.+14     	; 0x619e <vfscanf+0x202>
    6190:	8b 2d       	mov	r24, r11
    6192:	80 61       	ori	r24, 0x10	; 16
    6194:	b8 2e       	mov	r11, r24
    6196:	03 c0       	rjmp	.+6      	; 0x619e <vfscanf+0x202>
    6198:	9b 2d       	mov	r25, r11
    619a:	90 64       	ori	r25, 0x40	; 64
    619c:	b9 2e       	mov	r11, r25
    619e:	2b 2d       	mov	r18, r11
    61a0:	a6 01       	movw	r20, r12
    61a2:	67 2d       	mov	r22, r7
    61a4:	c8 01       	movw	r24, r16
    61a6:	cd dd       	rcall	.-1126   	; 0x5d42 <conv_int>
    61a8:	81 11       	cpse	r24, r1
    61aa:	05 c0       	rjmp	.+10     	; 0x61b6 <vfscanf+0x21a>
    61ac:	f8 01       	movw	r30, r16
    61ae:	83 81       	ldd	r24, Z+3	; 0x03
    61b0:	80 73       	andi	r24, 0x30	; 48
    61b2:	29 f4       	brne	.+10     	; 0x61be <vfscanf+0x222>
    61b4:	06 c0       	rjmp	.+12     	; 0x61c2 <vfscanf+0x226>
    61b6:	b0 fc       	sbrc	r11, 0
    61b8:	0a cf       	rjmp	.-492    	; 0x5fce <vfscanf+0x32>
    61ba:	a3 94       	inc	r10
    61bc:	08 cf       	rjmp	.-496    	; 0x5fce <vfscanf+0x32>
    61be:	aa 20       	and	r10, r10
    61c0:	19 f0       	breq	.+6      	; 0x61c8 <vfscanf+0x22c>
    61c2:	8a 2d       	mov	r24, r10
    61c4:	90 e0       	ldi	r25, 0x00	; 0
    61c6:	02 c0       	rjmp	.+4      	; 0x61cc <vfscanf+0x230>
    61c8:	8f ef       	ldi	r24, 0xFF	; 255
    61ca:	9f ef       	ldi	r25, 0xFF	; 255
    61cc:	0f 90       	pop	r0
    61ce:	df 91       	pop	r29
    61d0:	cf 91       	pop	r28
    61d2:	1f 91       	pop	r17
    61d4:	0f 91       	pop	r16
    61d6:	ff 90       	pop	r15
    61d8:	ef 90       	pop	r14
    61da:	df 90       	pop	r13
    61dc:	cf 90       	pop	r12
    61de:	bf 90       	pop	r11
    61e0:	af 90       	pop	r10
    61e2:	9f 90       	pop	r9
    61e4:	8f 90       	pop	r8
    61e6:	7f 90       	pop	r7
    61e8:	5f 90       	pop	r5
    61ea:	4f 90       	pop	r4
    61ec:	08 95       	ret

000061ee <isspace>:
    61ee:	91 11       	cpse	r25, r1
    61f0:	0e c1       	rjmp	.+540    	; 0x640e <__ctype_isfalse>
    61f2:	80 32       	cpi	r24, 0x20	; 32
    61f4:	19 f0       	breq	.+6      	; 0x61fc <isspace+0xe>
    61f6:	89 50       	subi	r24, 0x09	; 9
    61f8:	85 50       	subi	r24, 0x05	; 5
    61fa:	d0 f7       	brcc	.-12     	; 0x61f0 <isspace+0x2>
    61fc:	08 95       	ret

000061fe <strchr_P>:
    61fe:	fc 01       	movw	r30, r24
    6200:	05 90       	lpm	r0, Z+
    6202:	06 16       	cp	r0, r22
    6204:	21 f0       	breq	.+8      	; 0x620e <strchr_P+0x10>
    6206:	00 20       	and	r0, r0
    6208:	d9 f7       	brne	.-10     	; 0x6200 <strchr_P+0x2>
    620a:	c0 01       	movw	r24, r0
    620c:	08 95       	ret
    620e:	31 97       	sbiw	r30, 0x01	; 1
    6210:	cf 01       	movw	r24, r30
    6212:	08 95       	ret

00006214 <strnlen_P>:
    6214:	fc 01       	movw	r30, r24
    6216:	05 90       	lpm	r0, Z+
    6218:	61 50       	subi	r22, 0x01	; 1
    621a:	70 40       	sbci	r23, 0x00	; 0
    621c:	01 10       	cpse	r0, r1
    621e:	d8 f7       	brcc	.-10     	; 0x6216 <strnlen_P+0x2>
    6220:	80 95       	com	r24
    6222:	90 95       	com	r25
    6224:	8e 0f       	add	r24, r30
    6226:	9f 1f       	adc	r25, r31
    6228:	08 95       	ret

0000622a <strnlen>:
    622a:	fc 01       	movw	r30, r24
    622c:	61 50       	subi	r22, 0x01	; 1
    622e:	70 40       	sbci	r23, 0x00	; 0
    6230:	01 90       	ld	r0, Z+
    6232:	01 10       	cpse	r0, r1
    6234:	d8 f7       	brcc	.-10     	; 0x622c <strnlen+0x2>
    6236:	80 95       	com	r24
    6238:	90 95       	com	r25
    623a:	8e 0f       	add	r24, r30
    623c:	9f 1f       	adc	r25, r31
    623e:	08 95       	ret

00006240 <fgetc>:
    6240:	cf 93       	push	r28
    6242:	df 93       	push	r29
    6244:	ec 01       	movw	r28, r24
    6246:	2b 81       	ldd	r18, Y+3	; 0x03
    6248:	20 ff       	sbrs	r18, 0
    624a:	33 c0       	rjmp	.+102    	; 0x62b2 <fgetc+0x72>
    624c:	26 ff       	sbrs	r18, 6
    624e:	0a c0       	rjmp	.+20     	; 0x6264 <fgetc+0x24>
    6250:	2f 7b       	andi	r18, 0xBF	; 191
    6252:	2b 83       	std	Y+3, r18	; 0x03
    6254:	8e 81       	ldd	r24, Y+6	; 0x06
    6256:	9f 81       	ldd	r25, Y+7	; 0x07
    6258:	01 96       	adiw	r24, 0x01	; 1
    625a:	8e 83       	std	Y+6, r24	; 0x06
    625c:	9f 83       	std	Y+7, r25	; 0x07
    625e:	8a 81       	ldd	r24, Y+2	; 0x02
    6260:	90 e0       	ldi	r25, 0x00	; 0
    6262:	29 c0       	rjmp	.+82     	; 0x62b6 <fgetc+0x76>
    6264:	22 ff       	sbrs	r18, 2
    6266:	0f c0       	rjmp	.+30     	; 0x6286 <fgetc+0x46>
    6268:	e8 81       	ld	r30, Y
    626a:	f9 81       	ldd	r31, Y+1	; 0x01
    626c:	80 81       	ld	r24, Z
    626e:	99 27       	eor	r25, r25
    6270:	87 fd       	sbrc	r24, 7
    6272:	90 95       	com	r25
    6274:	00 97       	sbiw	r24, 0x00	; 0
    6276:	19 f4       	brne	.+6      	; 0x627e <fgetc+0x3e>
    6278:	20 62       	ori	r18, 0x20	; 32
    627a:	2b 83       	std	Y+3, r18	; 0x03
    627c:	1a c0       	rjmp	.+52     	; 0x62b2 <fgetc+0x72>
    627e:	31 96       	adiw	r30, 0x01	; 1
    6280:	e8 83       	st	Y, r30
    6282:	f9 83       	std	Y+1, r31	; 0x01
    6284:	0e c0       	rjmp	.+28     	; 0x62a2 <fgetc+0x62>
    6286:	ea 85       	ldd	r30, Y+10	; 0x0a
    6288:	fb 85       	ldd	r31, Y+11	; 0x0b
    628a:	09 95       	icall
    628c:	97 ff       	sbrs	r25, 7
    628e:	09 c0       	rjmp	.+18     	; 0x62a2 <fgetc+0x62>
    6290:	2b 81       	ldd	r18, Y+3	; 0x03
    6292:	01 96       	adiw	r24, 0x01	; 1
    6294:	11 f4       	brne	.+4      	; 0x629a <fgetc+0x5a>
    6296:	80 e1       	ldi	r24, 0x10	; 16
    6298:	01 c0       	rjmp	.+2      	; 0x629c <fgetc+0x5c>
    629a:	80 e2       	ldi	r24, 0x20	; 32
    629c:	82 2b       	or	r24, r18
    629e:	8b 83       	std	Y+3, r24	; 0x03
    62a0:	08 c0       	rjmp	.+16     	; 0x62b2 <fgetc+0x72>
    62a2:	2e 81       	ldd	r18, Y+6	; 0x06
    62a4:	3f 81       	ldd	r19, Y+7	; 0x07
    62a6:	2f 5f       	subi	r18, 0xFF	; 255
    62a8:	3f 4f       	sbci	r19, 0xFF	; 255
    62aa:	2e 83       	std	Y+6, r18	; 0x06
    62ac:	3f 83       	std	Y+7, r19	; 0x07
    62ae:	99 27       	eor	r25, r25
    62b0:	02 c0       	rjmp	.+4      	; 0x62b6 <fgetc+0x76>
    62b2:	8f ef       	ldi	r24, 0xFF	; 255
    62b4:	9f ef       	ldi	r25, 0xFF	; 255
    62b6:	df 91       	pop	r29
    62b8:	cf 91       	pop	r28
    62ba:	08 95       	ret

000062bc <fputc>:
    62bc:	0f 93       	push	r16
    62be:	1f 93       	push	r17
    62c0:	cf 93       	push	r28
    62c2:	df 93       	push	r29
    62c4:	18 2f       	mov	r17, r24
    62c6:	09 2f       	mov	r16, r25
    62c8:	eb 01       	movw	r28, r22
    62ca:	8b 81       	ldd	r24, Y+3	; 0x03
    62cc:	81 fd       	sbrc	r24, 1
    62ce:	03 c0       	rjmp	.+6      	; 0x62d6 <fputc+0x1a>
    62d0:	8f ef       	ldi	r24, 0xFF	; 255
    62d2:	9f ef       	ldi	r25, 0xFF	; 255
    62d4:	20 c0       	rjmp	.+64     	; 0x6316 <fputc+0x5a>
    62d6:	82 ff       	sbrs	r24, 2
    62d8:	10 c0       	rjmp	.+32     	; 0x62fa <fputc+0x3e>
    62da:	4e 81       	ldd	r20, Y+6	; 0x06
    62dc:	5f 81       	ldd	r21, Y+7	; 0x07
    62de:	2c 81       	ldd	r18, Y+4	; 0x04
    62e0:	3d 81       	ldd	r19, Y+5	; 0x05
    62e2:	42 17       	cp	r20, r18
    62e4:	53 07       	cpc	r21, r19
    62e6:	7c f4       	brge	.+30     	; 0x6306 <fputc+0x4a>
    62e8:	e8 81       	ld	r30, Y
    62ea:	f9 81       	ldd	r31, Y+1	; 0x01
    62ec:	9f 01       	movw	r18, r30
    62ee:	2f 5f       	subi	r18, 0xFF	; 255
    62f0:	3f 4f       	sbci	r19, 0xFF	; 255
    62f2:	28 83       	st	Y, r18
    62f4:	39 83       	std	Y+1, r19	; 0x01
    62f6:	10 83       	st	Z, r17
    62f8:	06 c0       	rjmp	.+12     	; 0x6306 <fputc+0x4a>
    62fa:	e8 85       	ldd	r30, Y+8	; 0x08
    62fc:	f9 85       	ldd	r31, Y+9	; 0x09
    62fe:	81 2f       	mov	r24, r17
    6300:	09 95       	icall
    6302:	89 2b       	or	r24, r25
    6304:	29 f7       	brne	.-54     	; 0x62d0 <fputc+0x14>
    6306:	2e 81       	ldd	r18, Y+6	; 0x06
    6308:	3f 81       	ldd	r19, Y+7	; 0x07
    630a:	2f 5f       	subi	r18, 0xFF	; 255
    630c:	3f 4f       	sbci	r19, 0xFF	; 255
    630e:	2e 83       	std	Y+6, r18	; 0x06
    6310:	3f 83       	std	Y+7, r19	; 0x07
    6312:	81 2f       	mov	r24, r17
    6314:	90 2f       	mov	r25, r16
    6316:	df 91       	pop	r29
    6318:	cf 91       	pop	r28
    631a:	1f 91       	pop	r17
    631c:	0f 91       	pop	r16
    631e:	08 95       	ret

00006320 <ungetc>:
    6320:	fb 01       	movw	r30, r22
    6322:	23 81       	ldd	r18, Z+3	; 0x03
    6324:	20 ff       	sbrs	r18, 0
    6326:	12 c0       	rjmp	.+36     	; 0x634c <ungetc+0x2c>
    6328:	26 fd       	sbrc	r18, 6
    632a:	10 c0       	rjmp	.+32     	; 0x634c <ungetc+0x2c>
    632c:	8f 3f       	cpi	r24, 0xFF	; 255
    632e:	3f ef       	ldi	r19, 0xFF	; 255
    6330:	93 07       	cpc	r25, r19
    6332:	61 f0       	breq	.+24     	; 0x634c <ungetc+0x2c>
    6334:	82 83       	std	Z+2, r24	; 0x02
    6336:	2f 7d       	andi	r18, 0xDF	; 223
    6338:	20 64       	ori	r18, 0x40	; 64
    633a:	23 83       	std	Z+3, r18	; 0x03
    633c:	26 81       	ldd	r18, Z+6	; 0x06
    633e:	37 81       	ldd	r19, Z+7	; 0x07
    6340:	21 50       	subi	r18, 0x01	; 1
    6342:	31 09       	sbc	r19, r1
    6344:	26 83       	std	Z+6, r18	; 0x06
    6346:	37 83       	std	Z+7, r19	; 0x07
    6348:	99 27       	eor	r25, r25
    634a:	08 95       	ret
    634c:	8f ef       	ldi	r24, 0xFF	; 255
    634e:	9f ef       	ldi	r25, 0xFF	; 255
    6350:	08 95       	ret

00006352 <__ultoa_invert>:
    6352:	fa 01       	movw	r30, r20
    6354:	aa 27       	eor	r26, r26
    6356:	28 30       	cpi	r18, 0x08	; 8
    6358:	51 f1       	breq	.+84     	; 0x63ae <__ultoa_invert+0x5c>
    635a:	20 31       	cpi	r18, 0x10	; 16
    635c:	81 f1       	breq	.+96     	; 0x63be <__ultoa_invert+0x6c>
    635e:	e8 94       	clt
    6360:	6f 93       	push	r22
    6362:	6e 7f       	andi	r22, 0xFE	; 254
    6364:	6e 5f       	subi	r22, 0xFE	; 254
    6366:	7f 4f       	sbci	r23, 0xFF	; 255
    6368:	8f 4f       	sbci	r24, 0xFF	; 255
    636a:	9f 4f       	sbci	r25, 0xFF	; 255
    636c:	af 4f       	sbci	r26, 0xFF	; 255
    636e:	b1 e0       	ldi	r27, 0x01	; 1
    6370:	3e d0       	rcall	.+124    	; 0x63ee <__ultoa_invert+0x9c>
    6372:	b4 e0       	ldi	r27, 0x04	; 4
    6374:	3c d0       	rcall	.+120    	; 0x63ee <__ultoa_invert+0x9c>
    6376:	67 0f       	add	r22, r23
    6378:	78 1f       	adc	r23, r24
    637a:	89 1f       	adc	r24, r25
    637c:	9a 1f       	adc	r25, r26
    637e:	a1 1d       	adc	r26, r1
    6380:	68 0f       	add	r22, r24
    6382:	79 1f       	adc	r23, r25
    6384:	8a 1f       	adc	r24, r26
    6386:	91 1d       	adc	r25, r1
    6388:	a1 1d       	adc	r26, r1
    638a:	6a 0f       	add	r22, r26
    638c:	71 1d       	adc	r23, r1
    638e:	81 1d       	adc	r24, r1
    6390:	91 1d       	adc	r25, r1
    6392:	a1 1d       	adc	r26, r1
    6394:	20 d0       	rcall	.+64     	; 0x63d6 <__ultoa_invert+0x84>
    6396:	09 f4       	brne	.+2      	; 0x639a <__ultoa_invert+0x48>
    6398:	68 94       	set
    639a:	3f 91       	pop	r19
    639c:	2a e0       	ldi	r18, 0x0A	; 10
    639e:	26 9f       	mul	r18, r22
    63a0:	11 24       	eor	r1, r1
    63a2:	30 19       	sub	r19, r0
    63a4:	30 5d       	subi	r19, 0xD0	; 208
    63a6:	31 93       	st	Z+, r19
    63a8:	de f6       	brtc	.-74     	; 0x6360 <__ultoa_invert+0xe>
    63aa:	cf 01       	movw	r24, r30
    63ac:	08 95       	ret
    63ae:	46 2f       	mov	r20, r22
    63b0:	47 70       	andi	r20, 0x07	; 7
    63b2:	40 5d       	subi	r20, 0xD0	; 208
    63b4:	41 93       	st	Z+, r20
    63b6:	b3 e0       	ldi	r27, 0x03	; 3
    63b8:	0f d0       	rcall	.+30     	; 0x63d8 <__ultoa_invert+0x86>
    63ba:	c9 f7       	brne	.-14     	; 0x63ae <__ultoa_invert+0x5c>
    63bc:	f6 cf       	rjmp	.-20     	; 0x63aa <__ultoa_invert+0x58>
    63be:	46 2f       	mov	r20, r22
    63c0:	4f 70       	andi	r20, 0x0F	; 15
    63c2:	40 5d       	subi	r20, 0xD0	; 208
    63c4:	4a 33       	cpi	r20, 0x3A	; 58
    63c6:	18 f0       	brcs	.+6      	; 0x63ce <__ultoa_invert+0x7c>
    63c8:	49 5d       	subi	r20, 0xD9	; 217
    63ca:	31 fd       	sbrc	r19, 1
    63cc:	40 52       	subi	r20, 0x20	; 32
    63ce:	41 93       	st	Z+, r20
    63d0:	02 d0       	rcall	.+4      	; 0x63d6 <__ultoa_invert+0x84>
    63d2:	a9 f7       	brne	.-22     	; 0x63be <__ultoa_invert+0x6c>
    63d4:	ea cf       	rjmp	.-44     	; 0x63aa <__ultoa_invert+0x58>
    63d6:	b4 e0       	ldi	r27, 0x04	; 4
    63d8:	a6 95       	lsr	r26
    63da:	97 95       	ror	r25
    63dc:	87 95       	ror	r24
    63de:	77 95       	ror	r23
    63e0:	67 95       	ror	r22
    63e2:	ba 95       	dec	r27
    63e4:	c9 f7       	brne	.-14     	; 0x63d8 <__ultoa_invert+0x86>
    63e6:	00 97       	sbiw	r24, 0x00	; 0
    63e8:	61 05       	cpc	r22, r1
    63ea:	71 05       	cpc	r23, r1
    63ec:	08 95       	ret
    63ee:	9b 01       	movw	r18, r22
    63f0:	ac 01       	movw	r20, r24
    63f2:	0a 2e       	mov	r0, r26
    63f4:	06 94       	lsr	r0
    63f6:	57 95       	ror	r21
    63f8:	47 95       	ror	r20
    63fa:	37 95       	ror	r19
    63fc:	27 95       	ror	r18
    63fe:	ba 95       	dec	r27
    6400:	c9 f7       	brne	.-14     	; 0x63f4 <__ultoa_invert+0xa2>
    6402:	62 0f       	add	r22, r18
    6404:	73 1f       	adc	r23, r19
    6406:	84 1f       	adc	r24, r20
    6408:	95 1f       	adc	r25, r21
    640a:	a0 1d       	adc	r26, r0
    640c:	08 95       	ret

0000640e <__ctype_isfalse>:
    640e:	99 27       	eor	r25, r25
    6410:	88 27       	eor	r24, r24

00006412 <__ctype_istrue>:
    6412:	08 95       	ret

00006414 <__prologue_saves__>:
    6414:	2f 92       	push	r2
    6416:	3f 92       	push	r3
    6418:	4f 92       	push	r4
    641a:	5f 92       	push	r5
    641c:	6f 92       	push	r6
    641e:	7f 92       	push	r7
    6420:	8f 92       	push	r8
    6422:	9f 92       	push	r9
    6424:	af 92       	push	r10
    6426:	bf 92       	push	r11
    6428:	cf 92       	push	r12
    642a:	df 92       	push	r13
    642c:	ef 92       	push	r14
    642e:	ff 92       	push	r15
    6430:	0f 93       	push	r16
    6432:	1f 93       	push	r17
    6434:	cf 93       	push	r28
    6436:	df 93       	push	r29
    6438:	cd b7       	in	r28, 0x3d	; 61
    643a:	de b7       	in	r29, 0x3e	; 62
    643c:	ca 1b       	sub	r28, r26
    643e:	db 0b       	sbc	r29, r27
    6440:	cd bf       	out	0x3d, r28	; 61
    6442:	de bf       	out	0x3e, r29	; 62
    6444:	09 94       	ijmp

00006446 <__epilogue_restores__>:
    6446:	2a 88       	ldd	r2, Y+18	; 0x12
    6448:	39 88       	ldd	r3, Y+17	; 0x11
    644a:	48 88       	ldd	r4, Y+16	; 0x10
    644c:	5f 84       	ldd	r5, Y+15	; 0x0f
    644e:	6e 84       	ldd	r6, Y+14	; 0x0e
    6450:	7d 84       	ldd	r7, Y+13	; 0x0d
    6452:	8c 84       	ldd	r8, Y+12	; 0x0c
    6454:	9b 84       	ldd	r9, Y+11	; 0x0b
    6456:	aa 84       	ldd	r10, Y+10	; 0x0a
    6458:	b9 84       	ldd	r11, Y+9	; 0x09
    645a:	c8 84       	ldd	r12, Y+8	; 0x08
    645c:	df 80       	ldd	r13, Y+7	; 0x07
    645e:	ee 80       	ldd	r14, Y+6	; 0x06
    6460:	fd 80       	ldd	r15, Y+5	; 0x05
    6462:	0c 81       	ldd	r16, Y+4	; 0x04
    6464:	1b 81       	ldd	r17, Y+3	; 0x03
    6466:	aa 81       	ldd	r26, Y+2	; 0x02
    6468:	b9 81       	ldd	r27, Y+1	; 0x01
    646a:	ce 0f       	add	r28, r30
    646c:	d1 1d       	adc	r29, r1
    646e:	cd bf       	out	0x3d, r28	; 61
    6470:	de bf       	out	0x3e, r29	; 62
    6472:	ed 01       	movw	r28, r26
    6474:	08 95       	ret

00006476 <_exit>:
    6476:	f8 94       	cli

00006478 <__stop_program>:
    6478:	ff cf       	rjmp	.-2      	; 0x6478 <__stop_program>
