=====
SETUP
3.151
39.180
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_0_s0
45.995
=====
SETUP
3.151
39.180
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_1_s0
45.995
=====
SETUP
3.165
39.166
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_3_s0
45.981
=====
SETUP
3.180
39.151
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_15_s0
45.966
=====
SETUP
3.180
39.151
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_19_s0
45.966
=====
SETUP
3.192
39.139
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_4_s0
45.954
=====
SETUP
3.192
39.139
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_5_s0
45.954
=====
SETUP
3.192
39.139
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_6_s0
45.954
=====
SETUP
3.192
39.139
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_7_s0
45.954
=====
SETUP
3.349
38.982
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_17_s0
45.797
=====
SETUP
3.349
38.982
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_18_s0
45.797
=====
SETUP
3.363
38.968
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_11_s0
45.783
=====
SETUP
3.363
38.968
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_12_s0
45.783
=====
SETUP
3.364
38.968
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_16_s0
45.783
=====
SETUP
3.364
38.968
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_20_s0
45.783
=====
SETUP
3.384
38.947
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_2_s0
45.762
=====
SETUP
3.396
38.935
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_21_s0
45.750
=====
SETUP
3.396
38.935
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_22_s0
45.750
=====
SETUP
3.573
38.758
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_23_s0
45.573
=====
SETUP
3.719
38.613
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/sdram_byte_select_vector_3_s2
44.098
44.560
sdram_interface_init/sdram_byte_select_vector_1_s0
45.428
=====
SETUP
3.751
38.580
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_8_s0
45.395
=====
SETUP
3.751
38.580
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_9_s0
45.395
=====
SETUP
3.798
38.533
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_13_s0
45.348
=====
SETUP
3.798
38.533
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_14_s0
45.348
=====
SETUP
3.967
38.365
42.331
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_0_s1
5.329
5.561
cpu_1/control_bypass_ex/n86_s0
6.773
7.343
cpu_1/control_bypass_ex/n87_s0
7.343
7.378
cpu_1/control_bypass_ex/n88_s0
7.378
7.413
cpu_1/control_bypass_ex/n89_s0
7.413
7.448
cpu_1/control_bypass_ex/n90_s0
7.448
7.483
cpu_1/control_bypass_ex/n91_s0
7.483
7.519
cpu_1/control_bypass_ex/n92_s0
7.519
7.554
cpu_1/control_bypass_ex/n93_s0
7.554
7.589
cpu_1/control_bypass_ex/n94_s0
7.589
7.624
cpu_1/control_bypass_ex/n95_s0
7.624
7.659
cpu_1/control_bypass_ex/n96_s0
7.659
7.695
cpu_1/control_bypass_ex/n97_s0
7.695
7.730
cpu_1/n11717_s11
8.989
9.559
cpu_1/n11717_s13
9.561
10.078
cpu_1/n11716_s4
11.316
11.871
cpu_1/n11719_s3
12.634
13.005
cpu_1/ALUInB_0_s2
13.185
13.556
cpu_1/ALUInA_31_s129
14.988
15.359
cpu_1/cpu_alu/n61_s3
15.364
16.066
cpu_1/data_addr_Z_27_s5
16.845
18.695
cpu_1/data_addr_Z_27_s1
18.697
19.214
cpu_1/data_addr_Z_27_s
20.193
23.372
bu/n395_s4
25.114
26.359
bu/n395_s1
26.373
28.693
bu/bus_ready_Z_s4
29.179
29.749
bu/bus_ready_Z_s0
29.750
30.267
cpu_1/ALUInB_3_s3
31.122
31.575
cpu_1/ALUInB_4_s4
32.801
33.172
cpu_1/data_addr_Z_19_s5
33.884
34.255
cpu_1/data_addr_Z_31_s2
35.033
35.603
cpu_1/data_addr_Z_31_s0
35.776
36.293
clint_inst/n675_s13
36.743
37.298
SecondStageRAM/bram_array[0].bram_inst/wen0_s6
38.157
38.619
SecondStageRAM/bram_array[0].bram_inst/wen0_s3
38.620
39.175
bu/data_out_new_31_s14
40.147
40.664
mem/n359_s10
42.027
42.544
sdram_interface_init/n1774_s1
44.093
44.555
sdram_interface_init/sdram_data_out_10_s0
45.180
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_7_s0
3.583
3.784
ram_controller_inst/n1631_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_7_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_9_s0
3.583
3.784
ram_controller_inst/n1629_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_9_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_10_s0
3.583
3.784
ram_controller_inst/n1628_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_10_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_11_s0
3.583
3.784
ram_controller_inst/n1627_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_11_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_15_s0
3.583
3.784
ram_controller_inst/n1623_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_15_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_20_s0
3.583
3.784
ram_controller_inst/n1618_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_20_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_21_s0
3.583
3.784
ram_controller_inst/n1617_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_21_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_28_s0
3.583
3.784
ram_controller_inst/n1610_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_28_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_30_s0
3.583
3.784
ram_controller_inst/n1608_s10
3.901
4.133
ram_controller_inst/I_sdrc_data_30_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
u_i_cache/offset_reg_5_s0
3.583
3.784
u_i_cache/n457_s4
3.901
4.133
u_i_cache/ptr_5_s1
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
u_i_cache/offset_reg_7_s0
3.583
3.784
u_i_cache/n455_s4
3.901
4.133
u_i_cache/ptr_7_s1
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_4_s0
3.583
3.784
u_i_cache/pc_to_write_4_s0
4.133
=====
HOLD
-2.081
4.133
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_29_s0
3.583
3.784
u_i_cache/pc_to_write_29_s0
4.133
=====
HOLD
-2.078
4.136
6.214
clk_ibuf
0.000
1.392
u_i_cache/tag_reg_5_s0
3.583
3.784
u_i_cache/tag_valid_to_write_5_s0
4.136
=====
HOLD
-2.078
4.136
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_17_s0
3.583
3.784
u_i_cache/icache_addr_15_s0
4.136
=====
HOLD
-2.076
4.138
6.214
clk_ibuf
0.000
1.392
sdram_interface_init/sdram_data_out_1_s0
3.583
3.784
ram_controller_inst/n1637_s10
3.906
4.138
ram_controller_inst/I_sdrc_data_1_s0
4.138
=====
HOLD
-2.076
4.138
6.214
clk_ibuf
0.000
1.392
u_i_cache/offset_reg_6_s0
3.583
3.784
u_i_cache/n456_s4
3.906
4.138
u_i_cache/ptr_6_s1
4.138
=====
HOLD
-2.076
4.138
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_2_s0
3.583
3.784
u_i_cache/pc_to_write_2_s0
4.138
=====
HOLD
-2.076
4.138
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_5_s0
3.583
3.784
u_i_cache/pc_to_write_5_s0
4.138
=====
HOLD
-2.076
4.138
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_23_s0
3.583
3.784
u_i_cache/pc_to_write_23_s0
4.138
=====
HOLD
-2.075
4.140
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_11_s0
3.583
3.784
u_i_cache/pc_to_write_11_s0
4.140
=====
HOLD
-2.075
4.140
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_11_s0
3.583
3.784
u_i_cache/icache_addr_9_s0
4.140
=====
HOLD
-2.073
4.141
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_12_s0
3.583
3.784
u_i_cache/pc_to_write_12_s0
4.141
=====
HOLD
-2.073
4.141
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_14_s0
3.583
3.784
u_i_cache/pc_to_write_14_s0
4.141
=====
HOLD
-2.073
4.141
6.214
clk_ibuf
0.000
1.392
u_i_cache/pc_reg_17_s0
3.583
3.784
u_i_cache/pc_to_write_17_s0
4.141
