<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May 13 22:44:16 2018" VIVADOVERSION="2018.1">

  <SYSTEMINFO ARCH="kintexu" DEVICE="xcku115" NAME="pr" PACKAGE="flva1517" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CONTROL_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CONTROL_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CONTROL_awqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CONTROL_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CONTROL_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CONTROL_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CONTROL_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CONTROL_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CONTROL_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CONTROL_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CONTROL_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CONTROL_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CONTROL_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CONTROL_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CONTROL_arqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CONTROL_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CONTROL_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CONTROL_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CONTROL_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CONTROL_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CONTROL_rready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S_AXIS_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXIS_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="M_AXIS_tkeep" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_MEM_awid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="S_AXI_MEM_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="S_AXI_MEM_awlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S_AXI_MEM_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_MEM_awburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_MEM_awlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="S_AXI_MEM_awcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S_AXI_MEM_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="S_AXI_MEM_awqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_awvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_awready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="511" NAME="S_AXI_MEM_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="S_AXI_MEM_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_wlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_wvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_wready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_MEM_bid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_MEM_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_bvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_bready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_MEM_arid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="63" NAME="S_AXI_MEM_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="S_AXI_MEM_arlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S_AXI_MEM_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_MEM_arburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_MEM_arlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="S_AXI_MEM_arcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S_AXI_MEM_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="S_AXI_MEM_arqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_arvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_arready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_MEM_rid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="511" NAME="S_AXI_MEM_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_MEM_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_rlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_MEM_rvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_MEM_rready" SIGIS="undef"/>
    <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="conv_layer_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="conv_layer_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="aclk"/>
        <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CONTROL" DATAWIDTH="32" NAME="S_AXI_CONTROL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CONTROL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CONTROL_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_CONTROL_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CONTROL_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CONTROL_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CONTROL_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CONTROL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CONTROL_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CONTROL_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CONTROL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CONTROL_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CONTROL_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CONTROL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CONTROL_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_CONTROL_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CONTROL_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CONTROL_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CONTROL_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CONTROL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CONTROL_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CONTROL_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BUS_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CTRL_BUS_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="conv_layer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CONTROL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL_BUS"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="conv_layer_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_tlast"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="pcl_axifull_bridge_0_m_axi" DATAWIDTH="512" NAME="S_AXI_MEM" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_MEM_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_MEM_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_MEM_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_MEM_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_MEM_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_MEM_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_MEM_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_MEM_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_MEM_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_MEM_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_MEM_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_MEM_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_MEM_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_MEM_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_MEM_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_MEM_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_MEM_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_MEM_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_MEM_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_MEM_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_MEM_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_MEM_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_MEM_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_MEM_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_MEM_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_MEM_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_MEM_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_MEM_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_MEM_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_MEM_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_MEM_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_MEM_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_MEM_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_MEM_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_MEM_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_MEM_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_MEM_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/axi_dwidth_converter_0" HWVERSION="2.1" INSTANCE="axi_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_axi_dwidth_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="m_axi_mem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axifull_bridge_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="conv_layer_0_m_axi_mem" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dwidth_converter_0_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axis_data_fifo_0" HWVERSION="1.1" INSTANCE="axis_data_fifo_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_axis_data_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/conv_layer_0" HWVERSION="1.0" INSTANCE="conv_layer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="conv_layer" VLNV="xilinx.com:hls:conv_layer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_BUS_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BUS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_MEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_MEM_TARGET_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MEM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_conv_layer_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="4"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BUS_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BUS_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_BUS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BUS_AWVALID" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BUS_AWREADY" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_BUS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_BUS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BUS_WVALID" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BUS_WREADY" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BUS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BUS_BVALID" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BUS_BREADY" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_BUS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BUS_ARVALID" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BUS_ARREADY" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_BUS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BUS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BUS_RVALID" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BUS_RREADY" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcl_axilite_bridge_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_AWVALID" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_AWREADY" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_WLAST" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_WVALID" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_WREADY" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_BVALID" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_BREADY" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_mem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_ARVALID" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_ARREADY" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_RLAST" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mem_RVALID" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mem_RREADY" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcl_axilite_bridge_0_m_axi" DATAWIDTH="32" NAME="s_axi_CTRL_BUS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_BUS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_BUS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_BUS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_BUS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_BUS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_BUS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_BUS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BUS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BUS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BUS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_BUS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_BUS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_BUS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_BUS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_BUS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_BUS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_BUS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_layer_0_m_axi_mem" DATAWIDTH="32" NAME="m_axi_mem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mem_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mem_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mem_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mem_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mem_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mem_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mem_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="S_AXI_MEM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mem" MEMTYPE="REGISTER"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE FULLNAME="/pcl_axifull_bridge_0" HWVERSION="1.0" INSTANCE="pcl_axifull_bridge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="pcl_axifull_bridge" VLNV="xilinx.com:ip:pcl_axifull_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="M_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_SLAVE_ID" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_pcl_axifull_bridge_0_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="m_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcl_axifull_bridge_0_m_axi" DATAWIDTH="512" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dwidth_converter_0_M_AXI" DATAWIDTH="512" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/pcl_axilite_bridge_0" HWVERSION="1.0" INSTANCE="pcl_axilite_bridge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="pcl_axilite_bridge" VLNV="xilinx.com:ip:pcl_axilite_bridge:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pr_pcl_axilite_bridge_0_0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="conv_layer_0_s_axi_CTRL_BUS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_layer_0" PORT="s_axi_CTRL_BUS_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="pcl_axilite_bridge_0_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CONTROL" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pr_CLK_DATA"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
