<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Extending lowRISC with new devices &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Extending lowRISC with new devices</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>In this tutorial, we will cover how to</p>

<ul>
<li>Add a device as an I/O slave</li>
<li>Add a device as a DMA master</li>
</ul>

<h2 id="add-an-i-o-slave-device:9fb76d0adca12c8a958f9337edf7602b">Add an I/O slave device</h2>

<p>The lowRISC chip uses NASTI-Lite (UC Berkeley implementation of AXI-Lite) as the interface for all I/O devices. The data width is 32-bits. Implement the <a href="http://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf" title="Xilinx AXI Specification">standard AXI4-Lite interface</a> for the new device, and follow these instructions to connect it to the chip:</p>

<p>First, we assign an address to the new device. To do so, we open src/main/scala/Configs.scala and find the declaration of <code>externalIOAddrMap</code>. We then add the following line to the appropriate location:</p>

<pre><code class="language-scala">entries += AddrMapEntry(&quot;devicename&quot;, MemSize(size, alignment, MemAttr(AddrMapProt.RW)))
</code></pre>

<p>Replacing devicename, size, and alignment to values that suit the new device. It may also be necessary to modify MemAttr to another value (such as AddrMapProt.RWX to allow code execution on the address).</p>

<p>The I/O Crossbar is implemented in SystemVerilog, so we are now finished with the Chisel (Scala) code.</p>

<p>Next, we can open src/main/verilog/chip_top.sv and instantiate an nasti_channel interface:</p>

<pre><code class="language-verilog"> nasti_channel
     #(
       .ADDR_WIDTH  ( `ROCKET_PADDR_WIDTH       ),
       .DATA_WIDTH  ( `LOWRISC_IO_DAT_WIDTH     ))
   io_yourdevice_lite();
</code></pre>

<p>Instantiate the new device and connect it with the nasti_channel, clk and rstn signal. Find the declaration of io_slicer and add the nasti_channel to it by replacing an ios_dmm device.</p>

<p>Increment NUM_DEVICE by one, and set io_crossbar.BASEx and MASKx (replace x with a number)</p>

<pre><code class="language-verilog">defparam io_crossbar.BASEx = `DEV_MAP__io_ext_yourdevice__BASE;
defparam io_crossbar.MASKx = `DEV_MAP__io_ext_yourdevice__MASK;
</code></pre>

<p>The lowRISC chip is now connected to the new device, and can be accessed using the <code>DEV_MAP__io_ext_yourdevice__BASE</code> address declared in the file dev_map.h.</p>

<h2 id="add-a-dma-master-device:9fb76d0adca12c8a958f9337edf7602b">Add a DMA master device</h2>

<p>Despite the fact that memory bus in lowRISC uses the TileLink protocol instead
of AXI, it is still possible to use an AXI device as a master device.  Adding
a DMA device is a little bit harder, due to the need to instantiate a bridge
between TileLink and AXI for each AXI master device. <strong>Notice: The current
bridge implementation provided by UC Berkeley restricts burst size to be
either 1 or 8, and only INCR mode is allowed.</strong> The implementation of AXI we
used was called NASTI (&lsquo;Not A STandard Interface&rsquo;) by its authors. All future
references to AXI use the NASTI name.</p>

<p>To add the device, first we add a new slot to the TileLink. Find <code>case TLKey(&quot;L1toL2&quot;)</code> in Configs.scala, and increment the nCachelessClients value by one.</p>

<p>Next, we need to expose pins from the Chisel code to chip_top.sv. To do this open LowRISCChip.scala, find class TopIO, and add</p>

<pre><code class="language-scala">val nasti_yourdevice = new NastiIO()(p.alterPartial({case BusId =&gt; &quot;mem&quot;})).flip
</code></pre>

<p>Next, we need to connect the NASTI interface to our TileLink bus. Instantiate a converter and append to the uncached_clients list:</p>

<pre><code class="language-scala">val axi_yourdevice = Module(new TileLinkIONastiIOConverter()(coherentNetParams))
axi_yourdevice.io.nasti &lt;&gt; io.nasti_yourdevice
uncached_clients :+= axi_yourdevice.io.tl
</code></pre>

<p>Now after regenerating the Verilog file from Chisel, we are able to see many
NASTI pins exposed from the Rocket module, which we can wire to our device
in chip_top.sv.</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    


        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a <a href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution ShareAlike 4.0 International License</a>
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

