#define TIPM_LOCK 		 	 -15 
#define IPL_LOCK 		 	 251658240 
#define PSW_I_MASK 		 	 65536 
#define PSW_IPL_MASK 		 	 251658240 
#define EXC_GET_PSW_OFFSET 		 	 80 


#define SIL_DLY_TIM1 	 	 69 
#define SIL_DLY_TIM2 	 	 50 
/*
 *  Architecture-dependent Definitions (RX72n)
 */


