

================================================================
== Vivado HLS Report for 'cmpy_complex_top_Loop_2_proc'
================================================================
* Date:           Mon Feb 08 23:42:45 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DispCheck
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        34|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 36
* Pipeline: 1
  Pipeline-0: II = 1, D = 34, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	36  / (!tmp_18_i)
	3  / (tmp_18_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	2  / true
36 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: stg_37 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i40* %cmp, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_1: stg_38 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i24* %prealign_V, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_1: stg_39 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i24* %sig, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_1: stg_40 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %nL, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_41 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i10* %factor_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: factor_V_read [1/1] 4.38ns
entry:5  %factor_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %factor_V)

ST_1: nL_read [1/1] 4.38ns
entry:6  %nL_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %nL)

ST_1: OP2_V [1/1] 0.00ns
entry:7  %OP2_V = sext i10 %factor_V_read to i28

ST_1: stg_45 [1/1] 1.57ns
entry:8  br label %.preheader.i


 <State 2>: 8.46ns
ST_2: p_Val2_7 [1/1] 0.00ns
.preheader.i:0  %p_Val2_7 = phi i31 [ 0, %entry ], [ %x, %_ifconv ]

ST_2: i_op_assign_cast_i [1/1] 0.00ns
.preheader.i:1  %i_op_assign_cast_i = zext i31 %p_Val2_7 to i32

ST_2: tmp_18_i [1/1] 2.52ns
.preheader.i:2  %tmp_18_i = icmp slt i32 %i_op_assign_cast_i, %nL_read

ST_2: x [1/1] 2.44ns
.preheader.i:3  %x = add i31 %p_Val2_7, 1

ST_2: stg_50 [1/1] 0.00ns
.preheader.i:4  br i1 %tmp_18_i, label %_ifconv, label %.exit

ST_2: prealign_V_read [1/1] 0.00ns
_ifconv:2  %prealign_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %prealign_V)

ST_2: tmp [1/1] 0.00ns
_ifconv:3  %tmp = trunc i24 %prealign_V_read to i18

ST_2: OP1_V [1/1] 0.00ns
_ifconv:4  %OP1_V = sext i18 %tmp to i28

ST_2: p_Val2_s [1/1] 6.38ns
_ifconv:5  %p_Val2_s = mul i28 %OP2_V, %OP1_V

ST_2: p_Val2_8 [1/1] 0.00ns
_ifconv:6  %p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_s, i32 9, i32 26)

ST_2: tmp_1057 [1/1] 0.00ns
_ifconv:7  %tmp_1057 = trunc i31 %p_Val2_7 to i12

ST_2: tmp_1058 [1/1] 0.00ns
_ifconv:9  %tmp_1058 = trunc i31 %p_Val2_7 to i2

ST_2: sig_read [1/1] 0.00ns
_ifconv:20  %sig_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %sig)

ST_2: s_M_real_V [1/1] 0.00ns
_ifconv:21  %s_M_real_V = trunc i24 %sig_read to i10

ST_2: s_M_imag_V [1/1] 0.00ns
_ifconv:22  %s_M_imag_V = call i10 @_ssdm_op_PartSelect.i10.i24.i32.i32(i24 %sig_read, i32 10, i32 19)

ST_2: x_cartesian_M_real_V [1/1] 0.00ns
_ifconv:23  %x_cartesian_M_real_V = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %s_M_real_V, i5 0)

ST_2: x_cartesian_M_imag_V [1/1] 0.00ns
_ifconv:24  %x_cartesian_M_imag_V = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %s_M_imag_V, i5 0)

ST_2: p_Val2_11 [11/11] 7.55ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_2: tmp_1989_i [1/1] 0.00ns
_ifconv:29  %tmp_1989_i = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %p_Val2_s, i32 9, i32 13)

ST_2: OP1_V_3 [1/1] 0.00ns
_ifconv:101  %OP1_V_3 = sext i10 %s_M_real_V to i20

ST_2: p_Val2_26 [1/1] 6.38ns
_ifconv:102  %p_Val2_26 = mul i20 %OP1_V_3, %OP1_V_3

ST_2: OP1_V_4 [1/1] 0.00ns
_ifconv:103  %OP1_V_4 = sext i10 %s_M_imag_V to i20

ST_2: p_Val2_1 [1/1] 6.38ns
_ifconv:104  %p_Val2_1 = mul i20 %OP1_V_4, %OP1_V_4

ST_2: val_V [1/1] 2.08ns
_ifconv:105  %val_V = add i20 %p_Val2_26, %p_Val2_1


 <State 3>: 8.51ns
ST_3: tmp_22_i [1/1] 0.00ns
_ifconv:8  %tmp_22_i = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_1057, i6 0)

ST_3: OP1_V_1_i [1/1] 2.08ns
_ifconv:11  %OP1_V_1_i = add i18 %p_Val2_8, %tmp_22_i

ST_3: tmp_1059 [1/1] 0.00ns
_ifconv:12  %tmp_1059 = trunc i18 %OP1_V_1_i to i8

ST_3: t_V [1/1] 0.00ns
_ifconv:13  %t_V = shl i18 %OP1_V_1_i, 1

ST_3: tmp_171_tr_i [1/1] 0.00ns
_ifconv:14  %tmp_171_tr_i = zext i18 %t_V to i19

ST_3: tmp_1061 [1/1] 0.00ns
_ifconv:15  %tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %OP1_V_1_i, i32 16)

ST_3: p_neg_i [1/1] 2.08ns
_ifconv:16  %p_neg_i = sub i19 0, %tmp_171_tr_i

ST_3: tmp_1984_i [1/1] 0.00ns
_ifconv:17  %tmp_1984_i = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %p_neg_i, i32 1, i32 8)

ST_3: tmp_1985_i [1/1] 1.72ns
_ifconv:18  %tmp_1985_i = sub i8 0, %tmp_1984_i

ST_3: tmp_1987_i [1/1] 1.37ns
_ifconv:19  %tmp_1987_i = select i1 %tmp_1061, i8 %tmp_1985_i, i8 %tmp_1059

ST_3: p_Val2_11 [10/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_3: ret_V [1/1] 0.00ns
_ifconv:28  %ret_V = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %OP1_V_1_i, i32 5, i32 16)

ST_3: p_Result_7_i [1/1] 0.00ns
_ifconv:30  %p_Result_7_i = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1989_i, i1 false)

ST_3: tmp_23_i [1/1] 1.94ns
_ifconv:31  %tmp_23_i = icmp eq i6 %p_Result_7_i, 0

ST_3: ret_V_1 [1/1] 1.84ns
_ifconv:32  %ret_V_1 = add i12 1, %ret_V

ST_3: p_i [1/1] 1.37ns
_ifconv:33  %p_i = select i1 %tmp_23_i, i12 %ret_V, i12 %ret_V_1

ST_3: p_2_i [1/1] 1.37ns
_ifconv:34  %p_2_i = select i1 %tmp_1061, i12 %p_i, i12 %ret_V

ST_3: xuout_V_i [11/11] 4.40ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 4>: 8.64ns
ST_4: tmp_1988_i [1/1] 0.00ns
_ifconv:10  %tmp_1988_i = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_1058, i6 0)

ST_4: p_Val2_11 [9/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_4: p_Val2_3_i [1/1] 1.72ns
_ifconv:79  %p_Val2_3_i = sub i8 %tmp_1987_i, %tmp_1988_i

ST_4: xuout_V_i [10/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 5>: 8.64ns
ST_5: p_Val2_11 [8/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_5: xuout_V_i [9/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 6>: 8.64ns
ST_6: p_Val2_11 [7/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_6: xuout_V_i [8/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 7>: 8.64ns
ST_7: p_Val2_11 [6/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_7: xuout_V_i [7/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 8>: 8.64ns
ST_8: p_Val2_11 [5/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_8: xuout_V_i [6/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 9>: 8.64ns
ST_9: p_Val2_11 [4/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_9: xuout_V_i [5/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 10>: 8.64ns
ST_10: p_Val2_11 [3/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_10: xuout_V_i [4/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 11>: 8.64ns
ST_11: p_Val2_11 [2/11] 8.51ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_11: tmp_24_i [1/1] 0.00ns
_ifconv:35  %tmp_24_i = sext i12 %p_2_i to i64

ST_11: refAtans_V_addr [1/1] 0.00ns
_ifconv:36  %refAtans_V_addr = getelementptr [2048 x i20]* %refAtans_V, i64 0, i64 %tmp_24_i

ST_11: p_Val2_13 [2/2] 2.71ns
_ifconv:37  %p_Val2_13 = load i20* %refAtans_V_addr, align 4

ST_11: xuout_V_i [3/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 12>: 8.64ns
ST_12: p_Val2_11 [1/11] 8.39ns
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

ST_12: tmp_1063 [1/1] 0.00ns
_ifconv:26  %tmp_1063 = trunc i16 %p_Val2_11 to i15

ST_12: p_Val2_13 [1/2] 2.71ns
_ifconv:37  %p_Val2_13 = load i20* %refAtans_V_addr, align 4

ST_12: xuout_V_i [2/11] 8.64ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 13>: 8.16ns
ST_13: p_Val2_14 [1/1] 0.00ns
_ifconv:27  %p_Val2_14 = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %tmp_1063, i5 0)

ST_13: dRes_V [1/1] 2.08ns
_ifconv:38  %dRes_V = sub i20 %p_Val2_13, %p_Val2_14

ST_13: tmp_26_i [1/1] 0.00ns
_ifconv:39  %tmp_26_i = call i38 @_ssdm_op_BitConcatenate.i38.i20.i18(i20 %dRes_V, i18 0)

ST_13: sext_cast [1/1] 0.00ns
_ifconv:40  %sext_cast = sext i38 %tmp_26_i to i77

ST_13: mul [7/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

ST_13: tmp_1064 [1/1] 0.00ns
_ifconv:43  %tmp_1064 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V, i32 19)

ST_13: xuout_V_i [1/11] 7.31ns
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)


 <State 14>: 6.08ns
ST_14: mul [6/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast


 <State 15>: 6.08ns
ST_15: mul [5/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast


 <State 16>: 6.08ns
ST_16: mul [4/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast


 <State 17>: 6.08ns
ST_17: mul [3/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast


 <State 18>: 6.08ns
ST_18: mul [2/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast


 <State 19>: 6.08ns
ST_19: mul [1/7] 6.08ns
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

ST_19: tmp_1066 [1/1] 0.00ns
_ifconv:45  %tmp_1066 = call i21 @_ssdm_op_PartSelect.i21.i77.i32.i32(i77 %mul, i32 56, i32 76)


 <State 20>: 8.70ns
ST_20: neg_mul [1/1] 3.88ns
_ifconv:42  %neg_mul = sub i77 0, %mul

ST_20: tmp_1065 [1/1] 0.00ns
_ifconv:44  %tmp_1065 = call i21 @_ssdm_op_PartSelect.i21.i77.i32.i32(i77 %neg_mul, i32 56, i32 76)

ST_20: p_v_v [1/1] 1.37ns
_ifconv:46  %p_v_v = select i1 %tmp_1064, i21 %tmp_1065, i21 %tmp_1066

ST_20: tmp_1067 [1/1] 0.00ns
_ifconv:47  %tmp_1067 = trunc i21 %p_v_v to i20

ST_20: neg_ti [1/1] 2.08ns
_ifconv:48  %neg_ti = sub i20 0, %tmp_1067

ST_20: tmp_1068 [1/1] 0.00ns
_ifconv:49  %tmp_1068 = trunc i21 %p_v_v to i20

ST_20: tmp_145 [1/1] 1.37ns
_ifconv:50  %tmp_145 = select i1 %tmp_1064, i20 %tmp_1068, i20 %neg_ti


 <State 21>: 7.50ns
ST_21: p_Val2_16 [1/1] 1.37ns
_ifconv:51  %p_Val2_16 = xor i20 %tmp_145, -524288

ST_21: tmp_i [1/1] 0.00ns
_ifconv:52  %tmp_i = call i38 @_ssdm_op_BitConcatenate.i38.i20.i18(i20 %p_Val2_16, i18 0)

ST_21: tmp_1069 [1/1] 0.00ns
_ifconv:53  %tmp_1069 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_16, i32 19)

ST_21: p_neg_i2 [1/1] 2.68ns
_ifconv:54  %p_neg_i2 = sub i38 0, %tmp_i

ST_21: p_cast2_i [1/1] 0.00ns
_ifconv:55  %p_cast2_i = call i19 @_ssdm_op_PartSelect.i19.i20.i32.i32(i20 %p_Val2_16, i32 1, i32 19)

ST_21: p_cast_i [1/1] 0.00ns
_ifconv:56  %p_cast_i = zext i19 %p_cast2_i to i20

ST_21: tmp_146 [1/1] 0.00ns
_ifconv:57  %tmp_146 = call i19 @_ssdm_op_PartSelect.i19.i38.i32.i32(i38 %p_neg_i2, i32 19, i32 37)

ST_21: tmp_5_i [1/1] 0.00ns
_ifconv:58  %tmp_5_i = zext i19 %tmp_146 to i20

ST_21: tmp_6_i [1/1] 2.08ns
_ifconv:59  %tmp_6_i = sub i20 0, %p_cast_i

ST_21: p_Val2_17 [1/1] 1.37ns
_ifconv:60  %p_Val2_17 = select i1 %tmp_1069, i20 %tmp_5_i, i20 %tmp_6_i

ST_21: tmp_1_i [1/1] 0.00ns
_ifconv:61  %tmp_1_i = sext i20 %p_Val2_17 to i21

ST_21: r_V [1/1] 2.08ns
_ifconv:62  %r_V = add i21 131072, %tmp_1_i

ST_21: tmp_1070 [1/1] 0.00ns
_ifconv:63  %tmp_1070 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 20)

ST_21: tmp_1071 [1/1] 0.00ns
_ifconv:64  %tmp_1071 = trunc i21 %r_V to i18

ST_21: tmp_1072 [1/1] 0.00ns
_ifconv:66  %tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 18)

ST_21: tmp_1073 [1/1] 0.00ns
_ifconv:67  %tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 18)


 <State 22>: 7.13ns
ST_22: tmp_2_i [1/1] 2.31ns
_ifconv:65  %tmp_2_i = icmp eq i18 %tmp_1071, 0

ST_22: tmp_1074 [1/1] 1.37ns
_ifconv:68  %tmp_1074 = xor i1 %tmp_1072, true

ST_22: tmp_1075 [1/1] 1.37ns
_ifconv:69  %tmp_1075 = select i1 %tmp_2_i, i1 %tmp_1073, i1 %tmp_1074

ST_22: tmp_149 [1/1] 1.37ns
_ifconv:70  %tmp_149 = select i1 %tmp_1070, i1 %tmp_1075, i1 %tmp_1073

ST_22: p_Val2_9_i [1/1] 0.00ns
_ifconv:71  %p_Val2_9_i = call i20 @_ssdm_op_BitConcatenate.i20.i1.i19(i1 %tmp_149, i19 0)

ST_22: p_Val2_i5 [1/1] 2.08ns
_ifconv:72  %p_Val2_i5 = sub i20 %p_Val2_16, %p_Val2_9_i


 <State 23>: 8.47ns
ST_23: p_shl_i [1/1] 0.00ns
_ifconv:73  %p_shl_i = call i39 @_ssdm_op_BitConcatenate.i39.i20.i19(i20 %p_Val2_i5, i19 0)

ST_23: p_shl_cast_i [1/1] 0.00ns
_ifconv:74  %p_shl_cast_i = sext i39 %p_shl_i to i40

ST_23: p_Val2_19 [1/1] 2.68ns
_ifconv:75  %p_Val2_19 = sub i40 0, %p_shl_cast_i

ST_23: tmp_1076 [1/1] 0.00ns
_ifconv:76  %tmp_1076 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_19, i32 17)

ST_23: tmp_1990_i [1/1] 0.00ns
_ifconv:77  %tmp_1990_i = call i19 @_ssdm_op_PartSelect.i19.i40.i32.i32(i40 %p_Val2_19, i32 19, i32 37)

ST_23: p_Val2_20 [1/1] 0.00ns
_ifconv:78  %p_Val2_20 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp_1990_i, i1 %tmp_1076)

ST_23: tmp_29_i [1/1] 0.00ns
_ifconv:80  %tmp_29_i = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %p_Val2_3_i, i12 0)

ST_23: dRes_V_1 [1/1] 2.08ns
_ifconv:81  %dRes_V_1 = sub i20 %p_Val2_20, %tmp_29_i

ST_23: signbit [1/1] 0.00ns
_ifconv:82  %signbit = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V_1, i32 19)

ST_23: tmp_1_i7 [1/1] 0.00ns
_ifconv:83  %tmp_1_i7 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %dRes_V_1, i32 5, i32 19)

ST_23: tmp_1078 [1/1] 0.00ns
_ifconv:85  %tmp_1078 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V_1, i32 4)

ST_23: tmp_1079 [1/1] 0.00ns
_ifconv:86  %tmp_1079 = trunc i20 %dRes_V_1 to i1

ST_23: tmp_3_i2 [1/1] 1.37ns
_ifconv:87  %tmp_3_i2 = or i1 %tmp_1079, %tmp_1078

ST_23: tmp_4_i1 [1/1] 0.00ns
_ifconv:88  %tmp_4_i1 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %dRes_V_1, i32 1, i32 3)

ST_23: tmp_6_i1 [1/1] 0.00ns
_ifconv:89  %tmp_6_i1 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i3.i1(i16 0, i3 %tmp_4_i1, i1 %tmp_3_i2)

ST_23: tmp_7_i [1/1] 2.34ns
_ifconv:90  %tmp_7_i = icmp ne i20 %tmp_6_i1, 0


 <State 24>: 3.33ns
ST_24: p_Val2_22 [1/1] 0.00ns
_ifconv:84  %p_Val2_22 = sext i15 %tmp_1_i7 to i16

ST_24: qb_assign [1/1] 1.37ns
_ifconv:91  %qb_assign = and i1 %tmp_7_i, %signbit

ST_24: tmp_8_i [1/1] 0.00ns
_ifconv:92  %tmp_8_i = zext i1 %qb_assign to i16

ST_24: p_Val2_30 [1/1] 1.96ns
_ifconv:93  %p_Val2_30 = add i16 %tmp_8_i, %p_Val2_22


 <State 25>: 8.51ns
ST_25: call_ret_i_i [8/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 26>: 8.51ns
ST_26: call_ret_i_i [7/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 27>: 8.51ns
ST_27: call_ret_i_i [6/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 28>: 8.51ns
ST_28: call_ret_i_i [5/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 29>: 8.51ns
ST_29: call_ret_i_i [4/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 30>: 8.51ns
ST_30: call_ret_i_i [3/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 31>: 8.51ns
ST_31: call_ret_i_i [2/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)


 <State 32>: 8.51ns
ST_32: call_ret_i_i [1/8] 8.51ns
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

ST_32: xout_cartesian_M_real_V [1/1] 0.00ns
_ifconv:95  %xout_cartesian_M_real_V = extractvalue { i16, i16 } %call_ret_i_i, 0

ST_32: xout_cartesian_M_imag_V [1/1] 0.00ns
_ifconv:96  %xout_cartesian_M_imag_V = extractvalue { i16, i16 } %call_ret_i_i, 1


 <State 33>: 6.08ns
ST_33: sincosOut_M_real_V [1/1] 0.00ns
_ifconv:97  %sincosOut_M_real_V = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %xout_cartesian_M_real_V, i4 0)

ST_33: sincosOut_M_imag_V [1/1] 0.00ns
_ifconv:98  %sincosOut_M_imag_V = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %xout_cartesian_M_imag_V, i4 0)

ST_33: OP1_V_3_cast [1/1] 0.00ns
_ifconv:99  %OP1_V_3_cast = sext i20 %sincosOut_M_real_V to i39

ST_33: OP1_V_4_cast [1/1] 0.00ns
_ifconv:100  %OP1_V_4_cast = sext i20 %sincosOut_M_imag_V to i39

ST_33: OP2_V_3_cast [1/1] 0.00ns
_ifconv:107  %OP2_V_3_cast = zext i19 %xuout_V_i to i39

ST_33: p_Val2_28 [3/3] 6.08ns
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

ST_33: p_Val2_2 [3/3] 6.08ns
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast


 <State 34>: 6.08ns
ST_34: p_Val2_28 [2/3] 6.08ns
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

ST_34: p_Val2_2 [2/3] 6.08ns
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast


 <State 35>: 8.16ns
ST_35: tmp_1981_i [1/1] 0.00ns
_ifconv:0  %tmp_1981_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str269)

ST_35: stg_196 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str266) nounwind

ST_35: p_Val2_28 [1/3] 6.08ns
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

ST_35: p_Val2_2 [1/3] 6.08ns
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast

ST_35: p_Val2_3 [1/1] 0.00ns
_ifconv:110  %p_Val2_3 = call i20 @_ssdm_op_PartSelect.i20.i39.i32.i32(i39 %p_Val2_2, i32 18, i32 37)

ST_35: tmp_1080 [1/1] 0.00ns
_ifconv:111  %tmp_1080 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_2, i32 17)

ST_35: tmp_31_i [1/1] 0.00ns
_ifconv:112  %tmp_31_i = zext i1 %tmp_1080 to i20

ST_35: p_Val2_31 [1/1] 2.08ns
_ifconv:113  %p_Val2_31 = add i20 %tmp_31_i, %p_Val2_3

ST_35: p_Val2_29 [1/1] 0.00ns
_ifconv:114  %p_Val2_29 = call i20 @_ssdm_op_PartSelect.i20.i39.i32.i32(i39 %p_Val2_28, i32 18, i32 37)

ST_35: tmp_1081 [1/1] 0.00ns
_ifconv:115  %tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_28, i32 17)

ST_35: tmp_33_i [1/1] 0.00ns
_ifconv:116  %tmp_33_i = zext i1 %tmp_1081 to i20

ST_35: p_Val2_32 [1/1] 2.08ns
_ifconv:117  %p_Val2_32 = add i20 %tmp_33_i, %p_Val2_29

ST_35: cmp_M_imag_V_addr192425_part_s [1/1] 0.00ns
_ifconv:118  %cmp_M_imag_V_addr192425_part_s = call i40 @_ssdm_op_BitConcatenate.i40.i20.i20(i20 %p_Val2_32, i20 %p_Val2_31)

ST_35: stg_208 [1/1] 0.00ns
_ifconv:119  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %cmp, i40 %cmp_M_imag_V_addr192425_part_s)

ST_35: empty [1/1] 0.00ns
_ifconv:120  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str269, i32 %tmp_1981_i)

ST_35: stg_210 [1/1] 0.00ns
_ifconv:121  br label %.preheader.i


 <State 36>: 0.00ns
ST_36: stg_211 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ factor_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa6a4d8cb40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nL]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa6a4d8c2d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ refAtans_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xa6a4d8c870; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prealign_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8cf30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8c630; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xa6a4d8bb80; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_37                         (specinterface  ) [ 0000000000000000000000000000000000000]
stg_38                         (specinterface  ) [ 0000000000000000000000000000000000000]
stg_39                         (specinterface  ) [ 0000000000000000000000000000000000000]
stg_40                         (specinterface  ) [ 0000000000000000000000000000000000000]
stg_41                         (specinterface  ) [ 0000000000000000000000000000000000000]
factor_V_read                  (read           ) [ 0000000000000000000000000000000000000]
nL_read                        (read           ) [ 0011111111111111111111111111111111110]
OP2_V                          (sext           ) [ 0011111111111111111111111111111111110]
stg_45                         (br             ) [ 0111111111111111111111111111111111110]
p_Val2_7                       (phi            ) [ 0010000000000000000000000000000000000]
i_op_assign_cast_i             (zext           ) [ 0000000000000000000000000000000000000]
tmp_18_i                       (icmp           ) [ 0011111111111111111111111111111111110]
x                              (add            ) [ 0111111111111111111111111111111111110]
stg_50                         (br             ) [ 0000000000000000000000000000000000000]
prealign_V_read                (read           ) [ 0000000000000000000000000000000000000]
tmp                            (trunc          ) [ 0000000000000000000000000000000000000]
OP1_V                          (sext           ) [ 0000000000000000000000000000000000000]
p_Val2_s                       (mul            ) [ 0000000000000000000000000000000000000]
p_Val2_8                       (partselect     ) [ 0011000000000000000000000000000000000]
tmp_1057                       (trunc          ) [ 0011000000000000000000000000000000000]
tmp_1058                       (trunc          ) [ 0011100000000000000000000000000000000]
sig_read                       (read           ) [ 0000000000000000000000000000000000000]
s_M_real_V                     (trunc          ) [ 0000000000000000000000000000000000000]
s_M_imag_V                     (partselect     ) [ 0000000000000000000000000000000000000]
x_cartesian_M_real_V           (bitconcatenate ) [ 0000000000000000000000000000000000000]
x_cartesian_M_imag_V           (bitconcatenate ) [ 0000000000000000000000000000000000000]
tmp_1989_i                     (partselect     ) [ 0011000000000000000000000000000000000]
OP1_V_3                        (sext           ) [ 0000000000000000000000000000000000000]
p_Val2_26                      (mul            ) [ 0000000000000000000000000000000000000]
OP1_V_4                        (sext           ) [ 0000000000000000000000000000000000000]
p_Val2_1                       (mul            ) [ 0000000000000000000000000000000000000]
val_V                          (add            ) [ 0011000000000000000000000000000000000]
tmp_22_i                       (bitconcatenate ) [ 0000000000000000000000000000000000000]
OP1_V_1_i                      (add            ) [ 0000000000000000000000000000000000000]
tmp_1059                       (trunc          ) [ 0000000000000000000000000000000000000]
t_V                            (shl            ) [ 0000000000000000000000000000000000000]
tmp_171_tr_i                   (zext           ) [ 0000000000000000000000000000000000000]
tmp_1061                       (bitselect      ) [ 0000000000000000000000000000000000000]
p_neg_i                        (sub            ) [ 0000000000000000000000000000000000000]
tmp_1984_i                     (partselect     ) [ 0000000000000000000000000000000000000]
tmp_1985_i                     (sub            ) [ 0000000000000000000000000000000000000]
tmp_1987_i                     (select         ) [ 0010100000000000000000000000000000000]
ret_V                          (partselect     ) [ 0000000000000000000000000000000000000]
p_Result_7_i                   (bitconcatenate ) [ 0000000000000000000000000000000000000]
tmp_23_i                       (icmp           ) [ 0000000000000000000000000000000000000]
ret_V_1                        (add            ) [ 0000000000000000000000000000000000000]
p_i                            (select         ) [ 0000000000000000000000000000000000000]
p_2_i                          (select         ) [ 0010111111110000000000000000000000000]
tmp_1988_i                     (bitconcatenate ) [ 0000000000000000000000000000000000000]
p_Val2_3_i                     (sub            ) [ 0010011111111111111111110000000000000]
tmp_24_i                       (sext           ) [ 0000000000000000000000000000000000000]
refAtans_V_addr                (getelementptr  ) [ 0010000000001000000000000000000000000]
p_Val2_11                      (call           ) [ 0000000000000000000000000000000000000]
tmp_1063                       (trunc          ) [ 0010000000000100000000000000000000000]
p_Val2_13                      (load           ) [ 0010000000000100000000000000000000000]
p_Val2_14                      (bitconcatenate ) [ 0000000000000000000000000000000000000]
dRes_V                         (sub            ) [ 0000000000000000000000000000000000000]
tmp_26_i                       (bitconcatenate ) [ 0000000000000000000000000000000000000]
sext_cast                      (sext           ) [ 0010000000000011111100000000000000000]
tmp_1064                       (bitselect      ) [ 0010000000000011111110000000000000000]
xuout_V_i                      (call           ) [ 0010000000000011111111111111111111000]
mul                            (mul            ) [ 0010000000000000000010000000000000000]
tmp_1066                       (partselect     ) [ 0010000000000000000010000000000000000]
neg_mul                        (sub            ) [ 0000000000000000000000000000000000000]
tmp_1065                       (partselect     ) [ 0000000000000000000000000000000000000]
p_v_v                          (select         ) [ 0000000000000000000000000000000000000]
tmp_1067                       (trunc          ) [ 0000000000000000000000000000000000000]
neg_ti                         (sub            ) [ 0000000000000000000000000000000000000]
tmp_1068                       (trunc          ) [ 0000000000000000000000000000000000000]
tmp_145                        (select         ) [ 0010000000000000000001000000000000000]
p_Val2_16                      (xor            ) [ 0010000000000000000000100000000000000]
tmp_i                          (bitconcatenate ) [ 0000000000000000000000000000000000000]
tmp_1069                       (bitselect      ) [ 0000000000000000000000000000000000000]
p_neg_i2                       (sub            ) [ 0000000000000000000000000000000000000]
p_cast2_i                      (partselect     ) [ 0000000000000000000000000000000000000]
p_cast_i                       (zext           ) [ 0000000000000000000000000000000000000]
tmp_146                        (partselect     ) [ 0000000000000000000000000000000000000]
tmp_5_i                        (zext           ) [ 0000000000000000000000000000000000000]
tmp_6_i                        (sub            ) [ 0000000000000000000000000000000000000]
p_Val2_17                      (select         ) [ 0000000000000000000000000000000000000]
tmp_1_i                        (sext           ) [ 0000000000000000000000000000000000000]
r_V                            (add            ) [ 0000000000000000000000000000000000000]
tmp_1070                       (bitselect      ) [ 0010000000000000000000100000000000000]
tmp_1071                       (trunc          ) [ 0010000000000000000000100000000000000]
tmp_1072                       (bitselect      ) [ 0010000000000000000000100000000000000]
tmp_1073                       (bitselect      ) [ 0010000000000000000000100000000000000]
tmp_2_i                        (icmp           ) [ 0000000000000000000000000000000000000]
tmp_1074                       (xor            ) [ 0000000000000000000000000000000000000]
tmp_1075                       (select         ) [ 0000000000000000000000000000000000000]
tmp_149                        (select         ) [ 0000000000000000000000000000000000000]
p_Val2_9_i                     (bitconcatenate ) [ 0000000000000000000000000000000000000]
p_Val2_i5                      (sub            ) [ 0010000000000000000000010000000000000]
p_shl_i                        (bitconcatenate ) [ 0000000000000000000000000000000000000]
p_shl_cast_i                   (sext           ) [ 0000000000000000000000000000000000000]
p_Val2_19                      (sub            ) [ 0000000000000000000000000000000000000]
tmp_1076                       (bitselect      ) [ 0000000000000000000000000000000000000]
tmp_1990_i                     (partselect     ) [ 0000000000000000000000000000000000000]
p_Val2_20                      (bitconcatenate ) [ 0000000000000000000000000000000000000]
tmp_29_i                       (bitconcatenate ) [ 0000000000000000000000000000000000000]
dRes_V_1                       (sub            ) [ 0000000000000000000000000000000000000]
signbit                        (bitselect      ) [ 0010000000000000000000001000000000000]
tmp_1_i7                       (partselect     ) [ 0010000000000000000000001000000000000]
tmp_1078                       (bitselect      ) [ 0000000000000000000000000000000000000]
tmp_1079                       (trunc          ) [ 0000000000000000000000000000000000000]
tmp_3_i2                       (or             ) [ 0000000000000000000000000000000000000]
tmp_4_i1                       (partselect     ) [ 0000000000000000000000000000000000000]
tmp_6_i1                       (bitconcatenate ) [ 0000000000000000000000000000000000000]
tmp_7_i                        (icmp           ) [ 0010000000000000000000001000000000000]
p_Val2_22                      (sext           ) [ 0000000000000000000000000000000000000]
qb_assign                      (and            ) [ 0000000000000000000000000000000000000]
tmp_8_i                        (zext           ) [ 0000000000000000000000000000000000000]
p_Val2_30                      (add            ) [ 0010000000000000000000000100000000000]
call_ret_i_i                   (call           ) [ 0000000000000000000000000000000000000]
xout_cartesian_M_real_V        (extractvalue   ) [ 0010000000000000000000000000000001000]
xout_cartesian_M_imag_V        (extractvalue   ) [ 0010000000000000000000000000000001000]
sincosOut_M_real_V             (bitconcatenate ) [ 0000000000000000000000000000000000000]
sincosOut_M_imag_V             (bitconcatenate ) [ 0000000000000000000000000000000000000]
OP1_V_3_cast                   (sext           ) [ 0010000000000000000000000000000000110]
OP1_V_4_cast                   (sext           ) [ 0010000000000000000000000000000000110]
OP2_V_3_cast                   (zext           ) [ 0010000000000000000000000000000000110]
tmp_1981_i                     (specregionbegin) [ 0000000000000000000000000000000000000]
stg_196                        (specpipeline   ) [ 0000000000000000000000000000000000000]
p_Val2_28                      (mul            ) [ 0000000000000000000000000000000000000]
p_Val2_2                       (mul            ) [ 0000000000000000000000000000000000000]
p_Val2_3                       (partselect     ) [ 0000000000000000000000000000000000000]
tmp_1080                       (bitselect      ) [ 0000000000000000000000000000000000000]
tmp_31_i                       (zext           ) [ 0000000000000000000000000000000000000]
p_Val2_31                      (add            ) [ 0000000000000000000000000000000000000]
p_Val2_29                      (partselect     ) [ 0000000000000000000000000000000000000]
tmp_1081                       (bitselect      ) [ 0000000000000000000000000000000000000]
tmp_33_i                       (zext           ) [ 0000000000000000000000000000000000000]
p_Val2_32                      (add            ) [ 0000000000000000000000000000000000000]
cmp_M_imag_V_addr192425_part_s (bitconcatenate ) [ 0000000000000000000000000000000000000]
stg_208                        (write          ) [ 0000000000000000000000000000000000000]
empty                          (specregionend  ) [ 0000000000000000000000000000000000000]
stg_210                        (br             ) [ 0111111111111111111111111111111111110]
stg_211                        (ret            ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="factor_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nL">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nL"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="refAtans_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refAtans_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prealign_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prealign_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sig">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_cordic_base"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i15.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i20.i18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i77.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i1.i19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i20.i19"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_cordic_base.1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i39.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i20.i20"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="factor_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="factor_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="nL_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nL_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="prealign_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="0"/>
<pin id="199" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prealign_V_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sig_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sig_read/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="stg_208_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="40" slack="0"/>
<pin id="211" dir="0" index="2" bw="40" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_208/35 "/>
</bind>
</comp>

<comp id="215" class="1004" name="refAtans_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="refAtans_V_addr/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="225" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_Val2_7_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="1"/>
<pin id="229" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Val2_7_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="31" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_cmpy_complex_top_cordic_base_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="0"/>
<pin id="241" dir="0" index="2" bw="15" slack="0"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_11/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_cmpy_complex_top_cordic_base_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/25 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="19" slack="0"/>
<pin id="251" dir="0" index="1" bw="20" slack="1"/>
<pin id="252" dir="1" index="2" bw="19" slack="20"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="xuout_V_i/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="OP2_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_op_assign_cast_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast_i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_18_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="x_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="24" slack="0"/>
<pin id="275" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="OP1_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="0"/>
<pin id="279" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_Val2_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="18" slack="0"/>
<pin id="283" dir="0" index="1" bw="28" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_1057_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1057/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_1058_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1058/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="s_M_real_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s_M_real_V/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="s_M_imag_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s_M_imag_V/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="x_cartesian_M_real_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_cartesian_M_real_V/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="x_cartesian_M_imag_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_cartesian_M_imag_V/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_1989_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="28" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1989_i/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="OP1_V_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Val2_26_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_26/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="OP1_V_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_Val2_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="val_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="0"/>
<pin id="361" dir="0" index="1" bw="20" slack="0"/>
<pin id="362" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_22_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="18" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_i/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="OP1_V_1_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="18" slack="1"/>
<pin id="374" dir="0" index="1" bw="18" slack="0"/>
<pin id="375" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="OP1_V_1_i/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_1059_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="18" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1059/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="t_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_171_tr_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="18" slack="0"/>
<pin id="389" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171_tr_i/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_1061_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="18" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1061/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_neg_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="0"/>
<pin id="402" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1984_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="19" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="0" index="3" bw="5" slack="0"/>
<pin id="410" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1984_i/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1985_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1985_i/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1987_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1987_i/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="ret_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="18" slack="0"/>
<pin id="432" dir="0" index="2" bw="4" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Result_7_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="1"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7_i/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_23_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ret_V_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="12" slack="0"/>
<pin id="461" dir="0" index="2" bw="12" slack="0"/>
<pin id="462" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_2_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="0"/>
<pin id="469" dir="0" index="2" bw="12" slack="0"/>
<pin id="470" dir="1" index="3" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_i/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_1988_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="2"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1988_i/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Val2_3_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="19"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3_i/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_24_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="8"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_i/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_1063_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1063/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Val2_14_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="20" slack="0"/>
<pin id="496" dir="0" index="1" bw="15" slack="1"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_14/13 "/>
</bind>
</comp>

<comp id="501" class="1004" name="dRes_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="20" slack="1"/>
<pin id="503" dir="0" index="1" bw="20" slack="0"/>
<pin id="504" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dRes_V/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_26_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="38" slack="0"/>
<pin id="508" dir="0" index="1" bw="20" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_i/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="38" slack="0"/>
<pin id="516" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="40" slack="0"/>
<pin id="520" dir="0" index="1" bw="38" slack="0"/>
<pin id="521" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_1064_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="20" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1064/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_1066_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="21" slack="0"/>
<pin id="534" dir="0" index="1" bw="77" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="0" index="3" bw="8" slack="0"/>
<pin id="537" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1066/19 "/>
</bind>
</comp>

<comp id="542" class="1004" name="neg_mul_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="77" slack="1"/>
<pin id="545" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/20 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_1065_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="21" slack="0"/>
<pin id="549" dir="0" index="1" bw="77" slack="0"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="0" index="3" bw="8" slack="0"/>
<pin id="552" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1065/20 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_v_v_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="7"/>
<pin id="559" dir="0" index="1" bw="21" slack="0"/>
<pin id="560" dir="0" index="2" bw="21" slack="1"/>
<pin id="561" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v_v/20 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_1067_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="21" slack="0"/>
<pin id="565" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1067/20 "/>
</bind>
</comp>

<comp id="567" class="1004" name="neg_ti_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="20" slack="0"/>
<pin id="570" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/20 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_1068_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="21" slack="0"/>
<pin id="575" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1068/20 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_145_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="7"/>
<pin id="579" dir="0" index="1" bw="20" slack="0"/>
<pin id="580" dir="0" index="2" bw="20" slack="0"/>
<pin id="581" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_145/20 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Val2_16_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="20" slack="1"/>
<pin id="586" dir="0" index="1" bw="20" slack="0"/>
<pin id="587" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Val2_16/21 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="38" slack="0"/>
<pin id="591" dir="0" index="1" bw="20" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/21 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_1069_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="20" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1069/21 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_neg_i2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="38" slack="0"/>
<pin id="608" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i2/21 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_cast2_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="19" slack="0"/>
<pin id="613" dir="0" index="1" bw="20" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2_i/21 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_cast_i_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="19" slack="0"/>
<pin id="623" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/21 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_146_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="19" slack="0"/>
<pin id="627" dir="0" index="1" bw="38" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_146/21 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_5_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="19" slack="0"/>
<pin id="637" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/21 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_6_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="19" slack="0"/>
<pin id="642" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/21 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Val2_17_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="19" slack="0"/>
<pin id="648" dir="0" index="2" bw="20" slack="0"/>
<pin id="649" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_17/21 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_1_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="20" slack="0"/>
<pin id="655" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i/21 "/>
</bind>
</comp>

<comp id="657" class="1004" name="r_V_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="19" slack="0"/>
<pin id="659" dir="0" index="1" bw="20" slack="0"/>
<pin id="660" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/21 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_1070_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="21" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1070/21 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_1071_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="21" slack="0"/>
<pin id="673" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1071/21 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_1072_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="21" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1072/21 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_1073_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="21" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1073/21 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_2_i_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="18" slack="1"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/22 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_1074_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1074/22 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_1075_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="1"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1075/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_149_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="1"/>
<pin id="712" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_149/22 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_Val2_9_i_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_9_i/22 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Val2_i5_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="20" slack="1"/>
<pin id="724" dir="0" index="1" bw="20" slack="0"/>
<pin id="725" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i5/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_shl_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="39" slack="0"/>
<pin id="729" dir="0" index="1" bw="20" slack="1"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/23 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_shl_cast_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="39" slack="0"/>
<pin id="736" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast_i/23 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_Val2_19_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="39" slack="0"/>
<pin id="741" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_19/23 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_1076_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="40" slack="0"/>
<pin id="747" dir="0" index="2" bw="6" slack="0"/>
<pin id="748" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1076/23 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_1990_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="19" slack="0"/>
<pin id="754" dir="0" index="1" bw="40" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="0" index="3" bw="7" slack="0"/>
<pin id="757" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1990_i/23 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Val2_20_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="20" slack="0"/>
<pin id="764" dir="0" index="1" bw="19" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_20/23 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_29_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="20" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="19"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_i/23 "/>
</bind>
</comp>

<comp id="777" class="1004" name="dRes_V_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="20" slack="0"/>
<pin id="779" dir="0" index="1" bw="20" slack="0"/>
<pin id="780" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dRes_V_1/23 "/>
</bind>
</comp>

<comp id="783" class="1004" name="signbit_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="20" slack="0"/>
<pin id="786" dir="0" index="2" bw="6" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/23 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_1_i7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="15" slack="0"/>
<pin id="793" dir="0" index="1" bw="20" slack="0"/>
<pin id="794" dir="0" index="2" bw="4" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i7/23 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_1078_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="20" slack="0"/>
<pin id="804" dir="0" index="2" bw="4" slack="0"/>
<pin id="805" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1078/23 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_1079_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="20" slack="0"/>
<pin id="811" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1079/23 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_3_i2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3_i2/23 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_4_i1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="0" index="1" bw="20" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="0" index="3" bw="3" slack="0"/>
<pin id="824" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i1/23 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_6_i1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="20" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="3" slack="0"/>
<pin id="833" dir="0" index="3" bw="1" slack="0"/>
<pin id="834" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i1/23 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_7_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="20" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/23 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_Val2_22_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="15" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_22/24 "/>
</bind>
</comp>

<comp id="848" class="1004" name="qb_assign_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="0" index="1" bw="1" slack="1"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign/24 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_8_i_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/24 "/>
</bind>
</comp>

<comp id="856" class="1004" name="p_Val2_30_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="15" slack="0"/>
<pin id="859" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_30/24 "/>
</bind>
</comp>

<comp id="862" class="1004" name="xout_cartesian_M_real_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="xout_cartesian_M_real_V/32 "/>
</bind>
</comp>

<comp id="866" class="1004" name="xout_cartesian_M_imag_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="xout_cartesian_M_imag_V/32 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sincosOut_M_real_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="20" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="1"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sincosOut_M_real_V/33 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sincosOut_M_imag_V_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="20" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="1"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sincosOut_M_imag_V/33 "/>
</bind>
</comp>

<comp id="884" class="1004" name="OP1_V_3_cast_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="20" slack="0"/>
<pin id="886" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3_cast/33 "/>
</bind>
</comp>

<comp id="888" class="1004" name="OP1_V_4_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="20" slack="0"/>
<pin id="890" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast/33 "/>
</bind>
</comp>

<comp id="892" class="1004" name="OP2_V_3_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="19" slack="20"/>
<pin id="894" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_cast/33 "/>
</bind>
</comp>

<comp id="895" class="1004" name="grp_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="19" slack="0"/>
<pin id="897" dir="0" index="1" bw="20" slack="0"/>
<pin id="898" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_28/33 "/>
</bind>
</comp>

<comp id="901" class="1004" name="grp_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="19" slack="0"/>
<pin id="903" dir="0" index="1" bw="20" slack="0"/>
<pin id="904" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/33 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Val2_3_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="20" slack="0"/>
<pin id="909" dir="0" index="1" bw="39" slack="0"/>
<pin id="910" dir="0" index="2" bw="6" slack="0"/>
<pin id="911" dir="0" index="3" bw="7" slack="0"/>
<pin id="912" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/35 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_1080_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="39" slack="0"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1080/35 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_31_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_i/35 "/>
</bind>
</comp>

<comp id="929" class="1004" name="p_Val2_31_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="20" slack="0"/>
<pin id="932" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/35 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_Val2_29_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="20" slack="0"/>
<pin id="937" dir="0" index="1" bw="39" slack="0"/>
<pin id="938" dir="0" index="2" bw="6" slack="0"/>
<pin id="939" dir="0" index="3" bw="7" slack="0"/>
<pin id="940" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_29/35 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_1081_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="39" slack="0"/>
<pin id="948" dir="0" index="2" bw="6" slack="0"/>
<pin id="949" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1081/35 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_33_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_i/35 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_Val2_32_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="20" slack="0"/>
<pin id="960" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_32/35 "/>
</bind>
</comp>

<comp id="963" class="1004" name="cmp_M_imag_V_addr192425_part_s_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="40" slack="0"/>
<pin id="965" dir="0" index="1" bw="20" slack="0"/>
<pin id="966" dir="0" index="2" bw="20" slack="0"/>
<pin id="967" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="cmp_M_imag_V_addr192425_part_s/35 "/>
</bind>
</comp>

<comp id="972" class="1007" name="p_Val2_s_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="1"/>
<pin id="974" dir="0" index="1" bw="18" slack="0"/>
<pin id="975" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="nL_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nL_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="OP2_V_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="28" slack="1"/>
<pin id="986" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_18_i_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="993" class="1005" name="x_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="31" slack="0"/>
<pin id="995" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="998" class="1005" name="p_Val2_8_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="18" slack="1"/>
<pin id="1000" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_1057_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="1"/>
<pin id="1005" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1057 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_1058_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="2" slack="2"/>
<pin id="1010" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1058 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_1989_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="1"/>
<pin id="1015" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1989_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="val_V_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="20" slack="1"/>
<pin id="1020" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_1987_i_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1987_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_2_i_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="8"/>
<pin id="1030" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="p_2_i "/>
</bind>
</comp>

<comp id="1033" class="1005" name="p_Val2_3_i_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="19"/>
<pin id="1035" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="p_Val2_3_i "/>
</bind>
</comp>

<comp id="1038" class="1005" name="refAtans_V_addr_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="11" slack="1"/>
<pin id="1040" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="refAtans_V_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_1063_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="15" slack="1"/>
<pin id="1045" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1063 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="p_Val2_13_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="20" slack="1"/>
<pin id="1050" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="sext_cast_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="77" slack="1"/>
<pin id="1055" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_1064_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="6"/>
<pin id="1060" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_1064 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="xuout_V_i_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="19" slack="20"/>
<pin id="1066" dir="1" index="1" bw="19" slack="20"/>
</pin_list>
<bind>
<opset="xuout_V_i "/>
</bind>
</comp>

<comp id="1069" class="1005" name="mul_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="77" slack="1"/>
<pin id="1071" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_1066_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="21" slack="1"/>
<pin id="1076" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1066 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_145_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="20" slack="1"/>
<pin id="1081" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="p_Val2_16_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="20" slack="1"/>
<pin id="1086" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_1070_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1070 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_1071_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="18" slack="1"/>
<pin id="1096" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1071 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_1072_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1072 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_1073_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1073 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="p_Val2_i5_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="20" slack="1"/>
<pin id="1112" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i5 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="signbit_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_1_i7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="15" slack="1"/>
<pin id="1122" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_7_i_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1130" class="1005" name="p_Val2_30_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="xout_cartesian_M_real_V_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="1"/>
<pin id="1137" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xout_cartesian_M_real_V "/>
</bind>
</comp>

<comp id="1140" class="1005" name="xout_cartesian_M_imag_V_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="1"/>
<pin id="1142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xout_cartesian_M_imag_V "/>
</bind>
</comp>

<comp id="1145" class="1005" name="OP1_V_3_cast_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="39" slack="1"/>
<pin id="1147" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3_cast "/>
</bind>
</comp>

<comp id="1150" class="1005" name="OP1_V_4_cast_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="39" slack="1"/>
<pin id="1152" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4_cast "/>
</bind>
</comp>

<comp id="1155" class="1005" name="OP2_V_3_cast_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="39" slack="1"/>
<pin id="1157" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="188"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="180" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="162" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="184" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="231" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="231" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="196" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="293"><net_src comp="231" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="231" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="202" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="202" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="302" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="329"><net_src comp="321" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="342"><net_src comp="298" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="302" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="343" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="372" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="387" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="405" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="391" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="377" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="372" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="84" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="429" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="429" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="391" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="458" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="429" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="493"><net_src comp="238" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="92" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="96" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="98" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="100" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="501" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="44" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="538"><net_src comp="102" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="518" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="106" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="546"><net_src comp="108" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="104" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="106" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="547" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="110" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="557" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="567" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="112" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="94" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="96" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="100" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="584" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="114" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="589" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="116" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="584" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="611" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="118" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="605" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="44" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="120" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="110" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="621" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="597" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="635" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="124" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="126" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="124" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="657" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="128" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="124" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="657" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="128" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="96" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="130" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="691" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="132" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="708" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="66" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="134" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="66" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="727" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="136" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="138" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="738" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="140" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="142" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="738" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="44" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="120" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="767"><net_src comp="144" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="752" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="744" pin="3"/><net_sink comp="762" pin=2"/></net>

<net id="775"><net_src comp="146" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="148" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="762" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="770" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="100" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="44" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="797"><net_src comp="150" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="777" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="78" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="44" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="806"><net_src comp="100" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="777" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="152" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="812"><net_src comp="777" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="801" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="825"><net_src comp="154" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="777" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="70" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="156" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="835"><net_src comp="158" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="160" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="819" pin="4"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="813" pin="2"/><net_sink comp="829" pin=3"/></net>

<net id="843"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="110" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="855"><net_src comp="848" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="845" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="244" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="244" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="164" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="166" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="164" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="166" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="887"><net_src comp="870" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="877" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="888" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="892" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="884" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="913"><net_src comp="174" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="128" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="120" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="922"><net_src comp="176" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="901" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="140" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="907" pin="4"/><net_sink comp="929" pin=1"/></net>

<net id="941"><net_src comp="174" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="895" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="128" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="120" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="950"><net_src comp="176" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="895" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="140" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="945" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="935" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="178" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="929" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="971"><net_src comp="963" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="976"><net_src comp="277" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="977"><net_src comp="972" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="978"><net_src comp="972" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="982"><net_src comp="190" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="987"><net_src comp="254" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="992"><net_src comp="262" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="267" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1001"><net_src comp="281" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1006"><net_src comp="290" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1011"><net_src comp="294" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1016"><net_src comp="330" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1021"><net_src comp="359" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1026"><net_src comp="421" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1031"><net_src comp="466" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1036"><net_src comp="481" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1041"><net_src comp="215" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1046"><net_src comp="490" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1051"><net_src comp="222" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1056"><net_src comp="514" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1061"><net_src comp="524" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1067"><net_src comp="249" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1072"><net_src comp="518" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1077"><net_src comp="532" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1082"><net_src comp="577" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1087"><net_src comp="584" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1092"><net_src comp="663" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1097"><net_src comp="671" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1102"><net_src comp="675" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1107"><net_src comp="683" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1113"><net_src comp="722" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1118"><net_src comp="783" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1123"><net_src comp="791" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1128"><net_src comp="839" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1133"><net_src comp="856" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1138"><net_src comp="862" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1143"><net_src comp="866" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1148"><net_src comp="884" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1153"><net_src comp="888" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1158"><net_src comp="892" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="901" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cmp | {35 }
  - Chain level:
	State 1
	State 2
		i_op_assign_cast_i : 1
		tmp_18_i : 2
		x : 1
		stg_50 : 3
		OP1_V : 1
		p_Val2_s : 2
		p_Val2_8 : 3
		tmp_1057 : 1
		tmp_1058 : 1
		x_cartesian_M_real_V : 1
		x_cartesian_M_imag_V : 1
		p_Val2_11 : 2
		tmp_1989_i : 3
		OP1_V_3 : 1
		p_Val2_26 : 2
		OP1_V_4 : 1
		p_Val2_1 : 2
		val_V : 3
	State 3
		OP1_V_1_i : 1
		tmp_1059 : 2
		t_V : 2
		tmp_171_tr_i : 2
		tmp_1061 : 2
		p_neg_i : 3
		tmp_1984_i : 4
		tmp_1985_i : 5
		tmp_1987_i : 6
		ret_V : 2
		tmp_23_i : 1
		ret_V_1 : 3
		p_i : 4
		p_2_i : 5
	State 4
		p_Val2_3_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		refAtans_V_addr : 1
		p_Val2_13 : 2
	State 12
		tmp_1063 : 1
	State 13
		dRes_V : 1
		tmp_26_i : 2
		sext_cast : 3
		mul : 4
		tmp_1064 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_1066 : 1
	State 20
		tmp_1065 : 1
		p_v_v : 2
		tmp_1067 : 3
		neg_ti : 4
		tmp_1068 : 3
		tmp_145 : 5
	State 21
		p_neg_i2 : 1
		p_cast_i : 1
		tmp_146 : 2
		tmp_5_i : 3
		tmp_6_i : 2
		p_Val2_17 : 4
		tmp_1_i : 5
		r_V : 6
		tmp_1070 : 7
		tmp_1071 : 7
		tmp_1072 : 7
		tmp_1073 : 7
	State 22
		tmp_149 : 1
		p_Val2_9_i : 2
		p_Val2_i5 : 3
	State 23
		p_shl_cast_i : 1
		p_Val2_19 : 2
		tmp_1076 : 3
		tmp_1990_i : 3
		p_Val2_20 : 4
		dRes_V_1 : 5
		signbit : 6
		tmp_1_i7 : 6
		tmp_1078 : 6
		tmp_1079 : 6
		tmp_3_i2 : 7
		tmp_4_i1 : 6
		tmp_6_i1 : 7
		tmp_7_i : 8
	State 24
		p_Val2_30 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		xout_cartesian_M_real_V : 1
		xout_cartesian_M_imag_V : 1
	State 33
		OP1_V_3_cast : 1
		OP1_V_4_cast : 1
		p_Val2_28 : 2
		p_Val2_2 : 2
	State 34
	State 35
		p_Val2_3 : 1
		tmp_1080 : 1
		tmp_31_i : 2
		p_Val2_31 : 3
		p_Val2_29 : 1
		tmp_1081 : 1
		tmp_33_i : 2
		p_Val2_32 : 3
		cmp_M_imag_V_addr192425_part_s : 4
		stg_208 : 5
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |      grp_cmpy_complex_top_cordic_base_fu_238     |    0    |  1.571  |   622   |   1440  |
|   call   |     grp_cmpy_complex_top_cordic_base_1_fu_244    |    0    |    0    |   581   |   1334  |
|          | grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249 |    0    |    0    |   331   |   1559  |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                  p_neg_i_fu_399                  |    0    |    0    |    0    |    18   |
|          |                 tmp_1985_i_fu_415                |    0    |    0    |    0    |    8    |
|          |                 p_Val2_3_i_fu_481                |    0    |    0    |    0    |    8    |
|          |                   dRes_V_fu_501                  |    0    |    0    |    0    |    20   |
|          |                  neg_mul_fu_542                  |    0    |    0    |    0    |    77   |
|    sub   |                   neg_ti_fu_567                  |    0    |    0    |    0    |    20   |
|          |                  p_neg_i2_fu_605                 |    0    |    0    |    0    |    38   |
|          |                  tmp_6_i_fu_639                  |    0    |    0    |    0    |    19   |
|          |                 p_Val2_i5_fu_722                 |    0    |    0    |    0    |    20   |
|          |                 p_Val2_19_fu_738                 |    0    |    0    |    0    |    39   |
|          |                  dRes_V_1_fu_777                 |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                     x_fu_267                     |    0    |    0    |    0    |    31   |
|          |                   val_V_fu_359                   |    0    |    0    |    0    |    20   |
|          |                 OP1_V_1_i_fu_372                 |    0    |    0    |    0    |    18   |
|    add   |                  ret_V_1_fu_452                  |    0    |    0    |    0    |    12   |
|          |                    r_V_fu_657                    |    0    |    0    |    0    |    20   |
|          |                 p_Val2_30_fu_856                 |    0    |    0    |    0    |    15   |
|          |                 p_Val2_31_fu_929                 |    0    |    0    |    0    |    20   |
|          |                 p_Val2_32_fu_957                 |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_1987_i_fu_421                |    0    |    0    |    0    |    8    |
|          |                    p_i_fu_458                    |    0    |    0    |    0    |    12   |
|          |                   p_2_i_fu_466                   |    0    |    0    |    0    |    12   |
|  select  |                   p_v_v_fu_557                   |    0    |    0    |    0    |    21   |
|          |                  tmp_145_fu_577                  |    0    |    0    |    0    |    20   |
|          |                 p_Val2_17_fu_645                 |    0    |    0    |    0    |    20   |
|          |                  tmp_1075_fu_701                 |    0    |    0    |    0    |    1    |
|          |                  tmp_149_fu_708                  |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_18_i_fu_262                 |    0    |    0    |    0    |    11   |
|   icmp   |                  tmp_23_i_fu_446                 |    0    |    0    |    0    |    3    |
|          |                  tmp_2_i_fu_691                  |    0    |    0    |    0    |    7    |
|          |                  tmp_7_i_fu_839                  |    0    |    0    |    0    |    7    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 p_Val2_16_fu_584                 |    0    |    0    |    0    |    26   |
|          |                  tmp_1074_fu_696                 |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 p_Val2_26_fu_343                 |    1    |    0    |    0    |    0    |
|          |                  p_Val2_1_fu_353                 |    1    |    0    |    0    |    0    |
|    mul   |                    grp_fu_518                    |    5    |    0    |    0    |    0    |
|          |                    grp_fu_895                    |    2    |    0    |    0    |    0    |
|          |                    grp_fu_901                    |    2    |    0    |    0    |    0    |
|          |                  p_Val2_s_fu_972                 |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    or    |                  tmp_3_i2_fu_813                 |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    and   |                 qb_assign_fu_848                 |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |             factor_V_read_read_fu_184            |    0    |    0    |    0    |    0    |
|   read   |                nL_read_read_fu_190               |    0    |    0    |    0    |    0    |
|          |            prealign_V_read_read_fu_196           |    0    |    0    |    0    |    0    |
|          |               sig_read_read_fu_202               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   write  |               stg_208_write_fu_208               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                   OP2_V_fu_254                   |    0    |    0    |    0    |    0    |
|          |                   OP1_V_fu_277                   |    0    |    0    |    0    |    0    |
|          |                  OP1_V_3_fu_339                  |    0    |    0    |    0    |    0    |
|          |                  OP1_V_4_fu_349                  |    0    |    0    |    0    |    0    |
|          |                  tmp_24_i_fu_486                 |    0    |    0    |    0    |    0    |
|   sext   |                 sext_cast_fu_514                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1_i_fu_653                  |    0    |    0    |    0    |    0    |
|          |                p_shl_cast_i_fu_734               |    0    |    0    |    0    |    0    |
|          |                 p_Val2_22_fu_845                 |    0    |    0    |    0    |    0    |
|          |                OP1_V_3_cast_fu_884               |    0    |    0    |    0    |    0    |
|          |                OP1_V_4_cast_fu_888               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |             i_op_assign_cast_i_fu_258            |    0    |    0    |    0    |    0    |
|          |                tmp_171_tr_i_fu_387               |    0    |    0    |    0    |    0    |
|          |                  p_cast_i_fu_621                 |    0    |    0    |    0    |    0    |
|   zext   |                  tmp_5_i_fu_635                  |    0    |    0    |    0    |    0    |
|          |                  tmp_8_i_fu_852                  |    0    |    0    |    0    |    0    |
|          |                OP2_V_3_cast_fu_892               |    0    |    0    |    0    |    0    |
|          |                  tmp_31_i_fu_925                 |    0    |    0    |    0    |    0    |
|          |                  tmp_33_i_fu_953                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_fu_273                    |    0    |    0    |    0    |    0    |
|          |                  tmp_1057_fu_290                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1058_fu_294                 |    0    |    0    |    0    |    0    |
|          |                 s_M_real_V_fu_298                |    0    |    0    |    0    |    0    |
|   trunc  |                  tmp_1059_fu_377                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1063_fu_490                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1067_fu_563                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1068_fu_573                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1071_fu_671                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1079_fu_809                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                  p_Val2_8_fu_281                 |    0    |    0    |    0    |    0    |
|          |                 s_M_imag_V_fu_302                |    0    |    0    |    0    |    0    |
|          |                 tmp_1989_i_fu_330                |    0    |    0    |    0    |    0    |
|          |                 tmp_1984_i_fu_405                |    0    |    0    |    0    |    0    |
|          |                   ret_V_fu_429                   |    0    |    0    |    0    |    0    |
|          |                  tmp_1066_fu_532                 |    0    |    0    |    0    |    0    |
|partselect|                  tmp_1065_fu_547                 |    0    |    0    |    0    |    0    |
|          |                 p_cast2_i_fu_611                 |    0    |    0    |    0    |    0    |
|          |                  tmp_146_fu_625                  |    0    |    0    |    0    |    0    |
|          |                 tmp_1990_i_fu_752                |    0    |    0    |    0    |    0    |
|          |                  tmp_1_i7_fu_791                 |    0    |    0    |    0    |    0    |
|          |                  tmp_4_i1_fu_819                 |    0    |    0    |    0    |    0    |
|          |                  p_Val2_3_fu_907                 |    0    |    0    |    0    |    0    |
|          |                 p_Val2_29_fu_935                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |            x_cartesian_M_real_V_fu_312           |    0    |    0    |    0    |    0    |
|          |            x_cartesian_M_imag_V_fu_321           |    0    |    0    |    0    |    0    |
|          |                  tmp_22_i_fu_365                 |    0    |    0    |    0    |    0    |
|          |                p_Result_7_i_fu_439               |    0    |    0    |    0    |    0    |
|          |                 tmp_1988_i_fu_474                |    0    |    0    |    0    |    0    |
|          |                 p_Val2_14_fu_494                 |    0    |    0    |    0    |    0    |
|          |                  tmp_26_i_fu_506                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_i_fu_589                   |    0    |    0    |    0    |    0    |
|          |                 p_Val2_9_i_fu_714                |    0    |    0    |    0    |    0    |
|          |                  p_shl_i_fu_727                  |    0    |    0    |    0    |    0    |
|          |                 p_Val2_20_fu_762                 |    0    |    0    |    0    |    0    |
|          |                  tmp_29_i_fu_770                 |    0    |    0    |    0    |    0    |
|          |                  tmp_6_i1_fu_829                 |    0    |    0    |    0    |    0    |
|          |             sincosOut_M_real_V_fu_870            |    0    |    0    |    0    |    0    |
|          |             sincosOut_M_imag_V_fu_877            |    0    |    0    |    0    |    0    |
|          |       cmp_M_imag_V_addr192425_part_s_fu_963      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    shl   |                    t_V_fu_381                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_1061_fu_391                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1064_fu_524                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1069_fu_597                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1070_fu_663                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1072_fu_675                 |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_1073_fu_683                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1076_fu_744                 |    0    |    0    |    0    |    0    |
|          |                  signbit_fu_783                  |    0    |    0    |    0    |    0    |
|          |                  tmp_1078_fu_801                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1080_fu_917                 |    0    |    0    |    0    |    0    |
|          |                  tmp_1081_fu_945                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|extractvalue|          xout_cartesian_M_real_V_fu_862          |    0    |    0    |    0    |    0    |
|          |          xout_cartesian_M_imag_V_fu_866          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    12   |  1.571  |   1534  |   4928  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      OP1_V_3_cast_reg_1145     |   39   |
|      OP1_V_4_cast_reg_1150     |   39   |
|      OP2_V_3_cast_reg_1155     |   39   |
|          OP2_V_reg_984         |   28   |
|          mul_reg_1069          |   77   |
|         nL_read_reg_979        |   32   |
|         p_2_i_reg_1028         |   12   |
|       p_Val2_13_reg_1048       |   20   |
|       p_Val2_16_reg_1084       |   20   |
|       p_Val2_30_reg_1130       |   16   |
|       p_Val2_3_i_reg_1033      |    8   |
|        p_Val2_7_reg_227        |   31   |
|        p_Val2_8_reg_998        |   18   |
|       p_Val2_i5_reg_1110       |   20   |
|    refAtans_V_addr_reg_1038    |   11   |
|       sext_cast_reg_1053       |   77   |
|        signbit_reg_1115        |    1   |
|        tmp_1057_reg_1003       |   12   |
|        tmp_1058_reg_1008       |    2   |
|        tmp_1063_reg_1043       |   15   |
|        tmp_1064_reg_1058       |    1   |
|        tmp_1066_reg_1074       |   21   |
|        tmp_1070_reg_1089       |    1   |
|        tmp_1071_reg_1094       |   18   |
|        tmp_1072_reg_1099       |    1   |
|        tmp_1073_reg_1104       |    1   |
|        tmp_145_reg_1079        |   20   |
|        tmp_18_i_reg_989        |    1   |
|       tmp_1987_i_reg_1023      |    8   |
|       tmp_1989_i_reg_1013      |    5   |
|        tmp_1_i7_reg_1120       |   15   |
|        tmp_7_i_reg_1125        |    1   |
|         val_V_reg_1018         |   20   |
|            x_reg_993           |   31   |
|xout_cartesian_M_imag_V_reg_1140|   16   |
|xout_cartesian_M_real_V_reg_1135|   16   |
|       xuout_V_i_reg_1064       |   19   |
+--------------------------------+--------+
|              Total             |   712  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_222 |  p0  |   2  |  11  |   22   ||    11   |
|     grp_fu_518    |  p1  |   2  |  38  |   76   ||    38   |
|     grp_fu_895    |  p0  |   2  |  19  |   38   ||    19   |
|     grp_fu_895    |  p1  |   2  |  20  |   40   ||    20   |
|     grp_fu_901    |  p0  |   2  |  19  |   38   ||    19   |
|     grp_fu_901    |  p1  |   2  |  20  |   40   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   254  ||  9.426  ||   127   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    1   |  1534  |  4928  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   127  |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |  2246  |  5055  |
+-----------+--------+--------+--------+--------+
