#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 13 21:34:43 2025
# Process ID         : 22764
# Current directory  : E:/Datum/Computer_Architecture_Project/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent14244 E:\Datum\Computer_Architecture_Project\project_1\project_1.xpr
# Log file           : E:/Datum/Computer_Architecture_Project/project_1/vivado.log
# Journal file       : E:/Datum/Computer_Architecture_Project/project_1\vivado.jou
# Running On         : DESKTOP-QBI20TU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600K
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16983 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19533 MB
# Available Virtual  : 7531 MB
#-----------------------------------------------------------
start_gui
open_project E:/Datum/Computer_Architecture_Project/project_1/project_1.xpr
update_compile_order -fileset sources_1
file mkdir E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v
update_compile_order -fileset sources_1
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v
update_compile_order -fileset sources_1
file mkdir E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex
set_property file_type Verilog [get_files  E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex]
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex
file delete -force E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.hex
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem
set_property file_type Verilog [get_files  E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem]
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem
file delete -force E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt
set_property file_type Verilog [get_files  E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt]
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt
file delete -force E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt
remove_files  -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.txt
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem
set_property file_type Verilog [get_files  E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/instructions.mem]
update_compile_order -fileset sim_1
