<dec f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='165' type='145'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='90' c='_ZN12_GLOBAL__N_15isOddEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='2186' u='r' c='_ZL22MatchNeonVectorRegNameN4llvm9StringRefE'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='324'/>
<use f='llvm/llvm/lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp' l='677'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1201' u='r' c='_ZL21getNextVectorRegisterjj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp' l='1202' c='_ZL21getNextVectorRegisterjj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='222' u='r' c='_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
