{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491164451781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:20:51 2017 " "Processing started: Sun Apr 02 16:20:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491164451782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491164452243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase4-bdf_type " "Found design unit 1: phase4-bdf_type" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase4 " "Found entity 1: phase4" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3-bdf_type " "Found design unit 1: phase3-bdf_type" {  } { { "phase3.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3 " "Found entity 1: phase3" {  } { { "phase3.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_64_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64_tb-register_64_tb_arch " "Found design unit 1: register_64_tb-register_64_tb_arch" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/reg_64_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64_tb " "Found entity 1: register_64_tb" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/reg_64_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_R0-behavioral " "Found design unit 1: register_R0-behavioral" {  } { { "register_R0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_R0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch " "Found design unit 1: select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel_tb " "Found entity 1: select_encode_logic_sel_tb" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel-behavioral " "Found design unit 1: select_encode_logic_sel-behavioral" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel " "Found entity 1: select_encode_logic_sel" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behavioral " "Found design unit 1: register_32-behavioral" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic-behavioral " "Found design unit 1: con_ff_logic-behavioral" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic " "Found entity 1: con_ff_logic" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavioral " "Found design unit 1: d_flipflop-behavioral" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic_tb-con_ff_logic_tb_arch " "Found design unit 1: con_ff_logic_tb-con_ff_logic_tb_arch" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic_tb " "Found entity 1: con_ff_logic_tb" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_splicer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar_splicer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR_splicer-behavioral " "Found design unit 1: MAR_splicer-behavioral" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR_splicer " "Found entity 1: MAR_splicer" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecencodelogic_r_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecencodelogic_r_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectEncodeLogic_R_splitter-behavioral " "Found design unit 1: SelectEncodeLogic_R_splitter-behavioral" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/SelecEncodeLogic_R_splitter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectEncodeLogic_R_splitter " "Found entity 1: SelectEncodeLogic_R_splitter" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/SelecEncodeLogic_R_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_conff_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_conff_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_ConFF_Split-behavioral " "Found design unit 1: IR_ConFF_Split-behavioral" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IR_ConFF_Split.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_ConFF_Split " "Found entity 1: IR_ConFF_Split" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IR_ConFF_Split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_ta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ta-SYN " "Found design unit 1: ram_ta-SYN" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_TA " "Found entity 1: ram_TA" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164452999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncPC-behavioral " "Found design unit 1: IncPC-behavioral" {  } { { "IncPC.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IncPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "IncPC.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IncPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r14mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r14mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R14MUX-behavioral " "Found design unit 1: R14MUX-behavioral" {  } { { "R14MUX.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/R14MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""} { "Info" "ISGN_ENTITY_NAME" "1 R14MUX " "Found entity 1: R14MUX" {  } { { "R14MUX.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/R14MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_port_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_port_reg-behavioral " "Found design unit 1: in_port_reg-behavioral" {  } { { "in_port_reg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/in_port_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_port_reg " "Found entity 1: in_port_reg" {  } { { "in_port_reg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/in_port_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3_tb-phase3_tb_arch " "Found design unit 1: phase3_tb-phase3_tb_arch" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Display_Out-Behavior " "Found design unit 1: Seven_Seg_Display_Out-Behavior" {  } { { "Seven_Seg_Display_Out.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Seven_Seg_Display_Out.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Display_Out " "Found entity 1: Seven_Seg_Display_Out" {  } { { "Seven_Seg_Display_Out.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Seven_Seg_Display_Out.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_splitter-behavioral " "Found design unit 1: display_splitter-behavioral" {  } { { "display_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/display_splitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_splitter " "Found entity 1: display_splitter" {  } { { "display_splitter.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/display_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase4 " "Elaborating entity \"phase4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491164453142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:b2v_C_sign_extended " "Elaborating entity \"register_32\" for hierarchy \"register_32:b2v_C_sign_extended\"" {  } { { "phase4.vhd" "b2v_C_sign_extended" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:b2v_inst " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:b2v_inst\"" {  } { { "phase4.vhd" "b2v_inst" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:b2v_inst1 " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:b2v_inst1\"" {  } { { "phase4.vhd" "b2v_inst1" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC IncPC:b2v_inst10 " "Elaborating entity \"IncPC\" for hierarchy \"IncPC:b2v_inst10\"" {  } { { "phase4.vhd" "b2v_inst10" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:b2v_inst11 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:b2v_inst11\"" {  } { { "phase4.vhd" "b2v_inst11" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop control_unit.vhd(63) " "VHDL Process Statement warning at control_unit.vhd(63): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453307 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gra control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Gra\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grb control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Grb\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grc control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Grc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Rin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Rout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MDRout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zhighout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zlowout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zlowout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"HIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"LOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453308 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "In_portout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"In_portout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"HIin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"LOin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Con_in control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Con_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Yin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453309 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MDRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Out_portin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Out_portin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"BAout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R14MUX_enable control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"R14MUX_enable\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IncPC_enable control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"IncPC_enable\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_signal control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"write_signal\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_signal control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"read_signal\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MARin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"MARin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Cin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_cs control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"ALU_cs\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"Zhighin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZLowin control_unit.vhd(534) " "VHDL Process Statement warning at control_unit.vhd(534): inferring latch(es) for signal or variable \"ZLowin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453310 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowin control_unit.vhd(534) " "Inferred latch for \"ZLowin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighin control_unit.vhd(534) " "Inferred latch for \"Zhighin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[0\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[0\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[1\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[1\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[2\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[2\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[3\] control_unit.vhd(534) " "Inferred latch for \"ALU_cs\[3\]\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin control_unit.vhd(534) " "Inferred latch for \"Cin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.vhd(534) " "Inferred latch for \"MARin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.vhd(534) " "Inferred latch for \"PCout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_signal control_unit.vhd(534) " "Inferred latch for \"read_signal\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_signal control_unit.vhd(534) " "Inferred latch for \"write_signal\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC_enable control_unit.vhd(534) " "Inferred latch for \"IncPC_enable\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14MUX_enable control_unit.vhd(534) " "Inferred latch for \"R14MUX_enable\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.vhd(534) " "Inferred latch for \"BAout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_portin control_unit.vhd(534) " "Inferred latch for \"Out_portin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.vhd(534) " "Inferred latch for \"MDRin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.vhd(534) " "Inferred latch for \"Zin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.vhd(534) " "Inferred latch for \"Yin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453311 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.vhd(534) " "Inferred latch for \"IRin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.vhd(534) " "Inferred latch for \"PCin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Con_in control_unit.vhd(534) " "Inferred latch for \"Con_in\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.vhd(534) " "Inferred latch for \"LOin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.vhd(534) " "Inferred latch for \"HIin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.vhd(534) " "Inferred latch for \"Cout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "In_portout control_unit.vhd(534) " "Inferred latch for \"In_portout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.vhd(534) " "Inferred latch for \"LOout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.vhd(534) " "Inferred latch for \"HIout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.vhd(534) " "Inferred latch for \"Zlowout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.vhd(534) " "Inferred latch for \"Zhighout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.vhd(534) " "Inferred latch for \"MDRout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.vhd(534) " "Inferred latch for \"Rout\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.vhd(534) " "Inferred latch for \"Rin\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.vhd(534) " "Inferred latch for \"Grc\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.vhd(534) " "Inferred latch for \"Grb\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.vhd(534) " "Inferred latch for \"Gra\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453312 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(534) " "Inferred latch for \"run\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453313 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(534) " "Inferred latch for \"clear\" at control_unit.vhd(534)" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491164453313 "|phase3|control_unit:b2v_inst11"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1491164453313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R14MUX R14MUX:b2v_inst12 " "Elaborating entity \"R14MUX\" for hierarchy \"R14MUX:b2v_inst12\"" {  } { { "phase4.vhd" "b2v_inst12" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port_reg in_port_reg:b2v_inst13 " "Elaborating entity \"in_port_reg\" for hierarchy \"in_port_reg:b2v_inst13\"" {  } { { "phase4.vhd" "b2v_inst13" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Display_Out Seven_Seg_Display_Out:b2v_inst14 " "Elaborating entity \"Seven_Seg_Display_Out\" for hierarchy \"Seven_Seg_Display_Out:b2v_inst14\"" {  } { { "phase4.vhd" "b2v_inst14" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_R0 register_R0:b2v_inst16 " "Elaborating entity \"register_R0\" for hierarchy \"register_R0:b2v_inst16\"" {  } { { "phase4.vhd" "b2v_inst16" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff_logic con_ff_logic:b2v_inst17 " "Elaborating entity \"con_ff_logic\" for hierarchy \"con_ff_logic:b2v_inst17\"" {  } { { "phase4.vhd" "b2v_inst17" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con " "Elaborating entity \"d_flipflop\" for hierarchy \"con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con\"" {  } { { "con_ff_logic.vhd" "d_ff_con" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable D_flipflop.vhd(14) " "VHDL Process Statement warning at D_flipflop.vhd(14): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453351 "|phase3|con_ff_logic:b2v_inst17|d_flipflop:d_ff_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ConFF_Split IR_ConFF_Split:b2v_inst18 " "Elaborating entity \"IR_ConFF_Split\" for hierarchy \"IR_ConFF_Split:b2v_inst18\"" {  } { { "phase4.vhd" "b2v_inst18" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_splitter display_splitter:b2v_inst19 " "Elaborating entity \"display_splitter\" for hierarchy \"display_splitter:b2v_inst19\"" {  } { { "phase4.vhd" "b2v_inst19" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_TA ram_TA:b2v_inst2 " "Elaborating entity \"ram_TA\" for hierarchy \"ram_TA:b2v_inst2\"" {  } { { "phase4.vhd" "b2v_inst2" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "altsyncram_component" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164453449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_mif.mif " "Parameter \"init_file\" = \"ram_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453451 ""}  } { { "ram_TA.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164453451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7i1 " "Found entity 1: altsyncram_k7i1" {  } { { "db/altsyncram_k7i1.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/altsyncram_k7i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164453547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164453547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7i1 ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated " "Elaborating entity \"altsyncram_k7i1\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:b2v_inst21 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:b2v_inst21\"" {  } { { "phase4.vhd" "b2v_inst21" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491164453606 "|phase4|clock_divider:b2v_inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst3\"" {  } { { "phase4.vhd" "b2v_inst3" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453632 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_C ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491164453635 "|phase3|ALU:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_split Z_split:b2v_inst4 " "Elaborating entity \"Z_split\" for hierarchy \"Z_split:b2v_inst4\"" {  } { { "phase4.vhd" "b2v_inst4" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic_sel select_encode_logic_sel:b2v_inst5 " "Elaborating entity \"select_encode_logic_sel\" for hierarchy \"select_encode_logic_sel:b2v_inst5\"" {  } { { "phase4.vhd" "b2v_inst5" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMUX MDMUX:b2v_inst6 " "Elaborating entity \"MDMUX\" for hierarchy \"MDMUX:b2v_inst6\"" {  } { { "phase4.vhd" "b2v_inst6" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_splicer MAR_splicer:b2v_inst7 " "Elaborating entity \"MAR_splicer\" for hierarchy \"MAR_splicer:b2v_inst7\"" {  } { { "phase4.vhd" "b2v_inst7" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncodeLogic_R_splitter SelectEncodeLogic_R_splitter:b2v_inst8 " "Elaborating entity \"SelectEncodeLogic_R_splitter\" for hierarchy \"SelectEncodeLogic_R_splitter:b2v_inst8\"" {  } { { "phase4.vhd" "b2v_inst8" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:b2v_Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:b2v_Z\"" {  } { { "phase4.vhd" "b2v_Z" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164453691 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:b2v_inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:b2v_inst3\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:b2v_inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:b2v_inst3\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:b2v_inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:b2v_inst3\|Mod0\"" {  } { { "ALU.vhd" "Mod0" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464922 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1491164464922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164464972 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164464972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465122 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164465122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_01p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_01p " "Found entity 1: lpm_divide_01p" {  } { { "db/lpm_divide_01p.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_divide_01p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:b2v_inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:b2v_inst3\|lpm_divide:Mod0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:b2v_inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:b2v_inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164465592 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491164465592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491164465677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491164465677 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "372 " "Ignored 372 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1491164468561 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:b2v_inst11\|HIin control_unit:b2v_inst11\|Zhighout " "Duplicate LATCH primitive \"control_unit:b2v_inst11\|HIin\" merged with LATCH primitive \"control_unit:b2v_inst11\|Zhighout\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164468787 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:b2v_inst11\|Zhighin control_unit:b2v_inst11\|ZLowin " "Duplicate LATCH primitive \"control_unit:b2v_inst11\|Zhighin\" merged with LATCH primitive \"control_unit:b2v_inst11\|ZLowin\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491164468787 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1491164468787 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:b2v_inst11\|present_state.halt control_unit:b2v_inst11\|present_state.halt~_emulated control_unit:b2v_inst11\|present_state.halt~1 " "Register \"control_unit:b2v_inst11\|present_state.halt\" is converted into an equivalent circuit using register \"control_unit:b2v_inst11\|present_state.halt~_emulated\" and latch \"control_unit:b2v_inst11\|present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1491164468849 "|phase4|control_unit:b2v_inst11|present_state.halt"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:b2v_inst11\|present_state.reset_statea control_unit:b2v_inst11\|present_state.reset_statea~_emulated control_unit:b2v_inst11\|present_state.reset_statea~1 " "Register \"control_unit:b2v_inst11\|present_state.reset_statea\" is converted into an equivalent circuit using register \"control_unit:b2v_inst11\|present_state.reset_statea~_emulated\" and latch \"control_unit:b2v_inst11\|present_state.reset_statea~1\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1491164468849 "|phase4|control_unit:b2v_inst11|present_state.reset_statea"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1491164468849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "run VCC " "Pin \"run\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|run"} { "Warning" "WMLS_MLS_STUCK_PIN" "output1\[7\] VCC " "Pin \"output1\[7\]\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|output1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output2\[7\] VCC " "Pin \"output2\[7\]\" is stuck at VCC" {  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491164480552 "|phase4|output2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491164480552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491164481536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491164489623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164489623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6171 " "Implemented 6171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6079 " "Implemented 6079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1491164490145 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1491164490145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491164490145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:21:30 2017 " "Processing ended: Sun Apr 02 16:21:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164490191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491164491795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164491796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:21:31 2017 " "Processing started: Sun Apr 02 16:21:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164491796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491164491796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491164491796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491164491900 ""}
{ "Info" "0" "" "Project  = finalProject" {  } {  } 0 0 "Project  = finalProject" 0 0 "Fitter" 0 0 1491164491901 ""}
{ "Info" "0" "" "Revision = finalProject" {  } {  } 0 0 "Revision = finalProject" 0 0 "Fitter" 0 0 1491164491901 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491164492080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalProject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"finalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491164492158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491164492240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491164492241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491164492241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491164492476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491164492491 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491164492868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491164492868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491164492868 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491164492868 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11701 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491164492881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11703 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491164492881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11705 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491164492881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11707 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491164492881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11709 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491164492881 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491164492881 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491164492885 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1491164492926 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 52 " "No exact pin location assignment(s) for 41 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[0\] " "Pin output1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[0] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[1\] " "Pin output1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[1] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[2\] " "Pin output1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[2] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[3\] " "Pin output1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[3] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[4\] " "Pin output1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[4] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[5\] " "Pin output1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[5] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[6\] " "Pin output1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[6] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output1\[7\] " "Pin output1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output1[7] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[0\] " "Pin output2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[0] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[1\] " "Pin output2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[1] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[2\] " "Pin output2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[2] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[3\] " "Pin output2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[3] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[4\] " "Pin output2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[4] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[5\] " "Pin output2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[5] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[6\] " "Pin output2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[6] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output2\[7\] " "Pin output2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output2[7] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Pin clk_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[22\] " "Pin in_port_input\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[22] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[26\] " "Pin in_port_input\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[26] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[18\] " "Pin in_port_input\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[18] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[21\] " "Pin in_port_input\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[21] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[25\] " "Pin in_port_input\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[25] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[17\] " "Pin in_port_input\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[17] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[20\] " "Pin in_port_input\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[20] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[24\] " "Pin in_port_input\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[24] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[16\] " "Pin in_port_input\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[16] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[19\] " "Pin in_port_input\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[19] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[23\] " "Pin in_port_input\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[23] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[15\] " "Pin in_port_input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[15] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[14\] " "Pin in_port_input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[14] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[13\] " "Pin in_port_input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[13] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[12\] " "Pin in_port_input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[12] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[11\] " "Pin in_port_input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[11] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[10\] " "Pin in_port_input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[10] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[9\] " "Pin in_port_input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[9] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[8\] " "Pin in_port_input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[8] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[29\] " "Pin in_port_input\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[29] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[30\] " "Pin in_port_input\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[30] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[31\] " "Pin in_port_input\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[31] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[27\] " "Pin in_port_input\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[27] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_input\[28\] " "Pin in_port_input\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_port_input[28] } } } { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_input[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1491164494371 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1491164494371 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491164495504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491164495512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491164495513 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~17\|combout " "Node \"b2v_inst3\|Mux36~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495553 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~16\|datad " "Node \"b2v_inst3\|Mux36~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495553 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~16\|combout " "Node \"b2v_inst3\|Mux36~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495553 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~17\|datad " "Node \"b2v_inst3\|Mux36~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495553 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495553 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux4~3\|combout " "Node \"b2v_inst3\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux4~3\|datad " "Node \"b2v_inst3\|Mux4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495554 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux48~7\|combout " "Node \"b2v_inst3\|Mux48~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux48~7\|datad " "Node \"b2v_inst3\|Mux48~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495554 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux16~3\|combout " "Node \"b2v_inst3\|Mux16~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux16~3\|datad " "Node \"b2v_inst3\|Mux16~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495554 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux47~7\|combout " "Node \"b2v_inst3\|Mux47~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux47~7\|datad " "Node \"b2v_inst3\|Mux47~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495554 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux15~3\|combout " "Node \"b2v_inst3\|Mux15~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux15~3\|datad " "Node \"b2v_inst3\|Mux15~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495554 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495554 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~17\|combout " "Node \"b2v_inst3\|Mux34~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~16\|datad " "Node \"b2v_inst3\|Mux34~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~16\|combout " "Node \"b2v_inst3\|Mux34~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~17\|datad " "Node \"b2v_inst3\|Mux34~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495555 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|combout " "Node \"b2v_inst3\|Mux2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~3\|dataa " "Node \"b2v_inst3\|Mux2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~3\|combout " "Node \"b2v_inst3\|Mux2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|dataa " "Node \"b2v_inst3\|Mux2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~7\|datad " "Node \"b2v_inst3\|Mux2~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~7\|combout " "Node \"b2v_inst3\|Mux2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|datad " "Node \"b2v_inst3\|Mux2~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495555 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~18\|combout " "Node \"b2v_inst3\|Mux33~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~16\|datad " "Node \"b2v_inst3\|Mux33~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~16\|combout " "Node \"b2v_inst3\|Mux33~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~17\|datab " "Node \"b2v_inst3\|Mux33~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~17\|combout " "Node \"b2v_inst3\|Mux33~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~18\|dataa " "Node \"b2v_inst3\|Mux33~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495555 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495555 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux63~7\|combout " "Node \"b2v_inst3\|Mux63~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux63~7\|datad " "Node \"b2v_inst3\|Mux63~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495556 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~18\|combout " "Node \"b2v_inst3\|Mux46~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~16\|datad " "Node \"b2v_inst3\|Mux46~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~16\|combout " "Node \"b2v_inst3\|Mux46~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~17\|datab " "Node \"b2v_inst3\|Mux46~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~17\|combout " "Node \"b2v_inst3\|Mux46~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~18\|datac " "Node \"b2v_inst3\|Mux46~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495556 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux32~1\|combout " "Node \"b2v_inst3\|Mux32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux32~1\|datad " "Node \"b2v_inst3\|Mux32~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495556 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~16\|combout " "Node \"b2v_inst3\|Mux62~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~14\|datad " "Node \"b2v_inst3\|Mux62~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~14\|combout " "Node \"b2v_inst3\|Mux62~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~15\|datab " "Node \"b2v_inst3\|Mux62~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~15\|combout " "Node \"b2v_inst3\|Mux62~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~16\|dataa " "Node \"b2v_inst3\|Mux62~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495557 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495557 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~16\|combout " "Node \"b2v_inst3\|Mux61~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~14\|datad " "Node \"b2v_inst3\|Mux61~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~14\|combout " "Node \"b2v_inst3\|Mux61~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~15\|datab " "Node \"b2v_inst3\|Mux61~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~15\|combout " "Node \"b2v_inst3\|Mux61~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~16\|dataa " "Node \"b2v_inst3\|Mux61~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495558 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~18\|combout " "Node \"b2v_inst3\|Mux35~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~16\|datad " "Node \"b2v_inst3\|Mux35~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~16\|combout " "Node \"b2v_inst3\|Mux35~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~17\|datab " "Node \"b2v_inst3\|Mux35~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~17\|combout " "Node \"b2v_inst3\|Mux35~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~18\|dataa " "Node \"b2v_inst3\|Mux35~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495558 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495558 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~17\|combout " "Node \"b2v_inst3\|Mux45~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~15\|datad " "Node \"b2v_inst3\|Mux45~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~15\|combout " "Node \"b2v_inst3\|Mux45~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~16\|datab " "Node \"b2v_inst3\|Mux45~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~16\|combout " "Node \"b2v_inst3\|Mux45~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~17\|dataa " "Node \"b2v_inst3\|Mux45~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495559 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~20\|combout " "Node \"b2v_inst3\|Mux39~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~17\|datad " "Node \"b2v_inst3\|Mux39~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~17\|combout " "Node \"b2v_inst3\|Mux39~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~18\|datab " "Node \"b2v_inst3\|Mux39~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~18\|combout " "Node \"b2v_inst3\|Mux39~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~20\|datac " "Node \"b2v_inst3\|Mux39~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495559 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495559 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~17\|combout " "Node \"b2v_inst3\|Mux37~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~16\|datad " "Node \"b2v_inst3\|Mux37~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~16\|combout " "Node \"b2v_inst3\|Mux37~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~17\|datad " "Node \"b2v_inst3\|Mux37~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495560 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~16\|combout " "Node \"b2v_inst3\|Mux58~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~14\|datad " "Node \"b2v_inst3\|Mux58~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~14\|combout " "Node \"b2v_inst3\|Mux58~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~15\|datab " "Node \"b2v_inst3\|Mux58~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~15\|combout " "Node \"b2v_inst3\|Mux58~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~16\|dataa " "Node \"b2v_inst3\|Mux58~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495560 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~17\|combout " "Node \"b2v_inst3\|Mux60~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~15\|datad " "Node \"b2v_inst3\|Mux60~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~15\|combout " "Node \"b2v_inst3\|Mux60~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~16\|datab " "Node \"b2v_inst3\|Mux60~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~16\|combout " "Node \"b2v_inst3\|Mux60~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~17\|dataa " "Node \"b2v_inst3\|Mux60~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495561 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~31\|combout " "Node \"b2v_inst3\|Mux57~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~29\|datad " "Node \"b2v_inst3\|Mux57~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~29\|combout " "Node \"b2v_inst3\|Mux57~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~30\|datab " "Node \"b2v_inst3\|Mux57~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~30\|combout " "Node \"b2v_inst3\|Mux57~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~31\|dataa " "Node \"b2v_inst3\|Mux57~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495562 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~17\|combout " "Node \"b2v_inst3\|Mux56~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~15\|datad " "Node \"b2v_inst3\|Mux56~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~15\|combout " "Node \"b2v_inst3\|Mux56~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~16\|datab " "Node \"b2v_inst3\|Mux56~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~16\|combout " "Node \"b2v_inst3\|Mux56~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~17\|dataa " "Node \"b2v_inst3\|Mux56~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495562 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~29\|combout " "Node \"b2v_inst3\|Mux38~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~27\|datad " "Node \"b2v_inst3\|Mux38~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~27\|combout " "Node \"b2v_inst3\|Mux38~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~28\|datab " "Node \"b2v_inst3\|Mux38~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~28\|combout " "Node \"b2v_inst3\|Mux38~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~29\|datac " "Node \"b2v_inst3\|Mux38~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495563 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495563 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~21\|combout " "Node \"b2v_inst3\|Mux40~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~18\|datad " "Node \"b2v_inst3\|Mux40~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~18\|combout " "Node \"b2v_inst3\|Mux40~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~19\|datab " "Node \"b2v_inst3\|Mux40~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~19\|combout " "Node \"b2v_inst3\|Mux40~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~21\|datac " "Node \"b2v_inst3\|Mux40~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495564 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~17\|combout " "Node \"b2v_inst3\|Mux55~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~15\|datad " "Node \"b2v_inst3\|Mux55~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~15\|combout " "Node \"b2v_inst3\|Mux55~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~16\|datab " "Node \"b2v_inst3\|Mux55~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~16\|combout " "Node \"b2v_inst3\|Mux55~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~17\|dataa " "Node \"b2v_inst3\|Mux55~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495564 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~17\|combout " "Node \"b2v_inst3\|Mux59~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~15\|datad " "Node \"b2v_inst3\|Mux59~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~15\|combout " "Node \"b2v_inst3\|Mux59~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~16\|datab " "Node \"b2v_inst3\|Mux59~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~16\|combout " "Node \"b2v_inst3\|Mux59~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~17\|dataa " "Node \"b2v_inst3\|Mux59~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495565 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~16\|combout " "Node \"b2v_inst3\|Mux49~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~14\|datad " "Node \"b2v_inst3\|Mux49~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~14\|combout " "Node \"b2v_inst3\|Mux49~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~15\|datab " "Node \"b2v_inst3\|Mux49~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~15\|combout " "Node \"b2v_inst3\|Mux49~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~16\|dataa " "Node \"b2v_inst3\|Mux49~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495565 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495565 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~18\|combout " "Node \"b2v_inst3\|Mux54~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~16\|datad " "Node \"b2v_inst3\|Mux54~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~16\|combout " "Node \"b2v_inst3\|Mux54~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~17\|datab " "Node \"b2v_inst3\|Mux54~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~17\|combout " "Node \"b2v_inst3\|Mux54~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~18\|dataa " "Node \"b2v_inst3\|Mux54~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495566 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~20\|combout " "Node \"b2v_inst3\|Mux41~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~17\|datad " "Node \"b2v_inst3\|Mux41~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~17\|combout " "Node \"b2v_inst3\|Mux41~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~18\|datab " "Node \"b2v_inst3\|Mux41~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~18\|combout " "Node \"b2v_inst3\|Mux41~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~20\|datac " "Node \"b2v_inst3\|Mux41~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495566 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495566 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~16\|combout " "Node \"b2v_inst3\|Mux53~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~14\|datad " "Node \"b2v_inst3\|Mux53~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~14\|combout " "Node \"b2v_inst3\|Mux53~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~15\|datab " "Node \"b2v_inst3\|Mux53~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~15\|combout " "Node \"b2v_inst3\|Mux53~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~16\|dataa " "Node \"b2v_inst3\|Mux53~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495567 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~17\|combout " "Node \"b2v_inst3\|Mux43~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~16\|datad " "Node \"b2v_inst3\|Mux43~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~16\|combout " "Node \"b2v_inst3\|Mux43~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~17\|datad " "Node \"b2v_inst3\|Mux43~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495567 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~16\|combout " "Node \"b2v_inst3\|Mux52~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~14\|datad " "Node \"b2v_inst3\|Mux52~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~14\|combout " "Node \"b2v_inst3\|Mux52~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~15\|datab " "Node \"b2v_inst3\|Mux52~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~15\|combout " "Node \"b2v_inst3\|Mux52~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~16\|dataa " "Node \"b2v_inst3\|Mux52~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495567 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495567 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~15\|combout " "Node \"b2v_inst3\|Mux42~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~14\|datad " "Node \"b2v_inst3\|Mux42~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~14\|combout " "Node \"b2v_inst3\|Mux42~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~15\|datad " "Node \"b2v_inst3\|Mux42~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495568 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~17\|combout " "Node \"b2v_inst3\|Mux51~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~15\|datad " "Node \"b2v_inst3\|Mux51~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~15\|combout " "Node \"b2v_inst3\|Mux51~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~16\|datab " "Node \"b2v_inst3\|Mux51~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~16\|combout " "Node \"b2v_inst3\|Mux51~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~17\|dataa " "Node \"b2v_inst3\|Mux51~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495568 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495568 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~18\|combout " "Node \"b2v_inst3\|Mux44~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~16\|datad " "Node \"b2v_inst3\|Mux44~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~16\|combout " "Node \"b2v_inst3\|Mux44~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~17\|datab " "Node \"b2v_inst3\|Mux44~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~17\|combout " "Node \"b2v_inst3\|Mux44~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~18\|dataa " "Node \"b2v_inst3\|Mux44~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495569 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~16\|combout " "Node \"b2v_inst3\|Mux50~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~14\|datad " "Node \"b2v_inst3\|Mux50~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~14\|combout " "Node \"b2v_inst3\|Mux50~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~15\|datab " "Node \"b2v_inst3\|Mux50~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~15\|combout " "Node \"b2v_inst3\|Mux50~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~16\|dataa " "Node \"b2v_inst3\|Mux50~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495569 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux18~4\|combout " "Node \"b2v_inst3\|Mux18~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux18~4\|datad " "Node \"b2v_inst3\|Mux18~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495570 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495570 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux12~3\|combout " "Node \"b2v_inst3\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux12~3\|datad " "Node \"b2v_inst3\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495570 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495570 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux19~3\|combout " "Node \"b2v_inst3\|Mux19~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux19~3\|datad " "Node \"b2v_inst3\|Mux19~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux10~3\|combout " "Node \"b2v_inst3\|Mux10~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux10~3\|datad " "Node \"b2v_inst3\|Mux10~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux20~3\|combout " "Node \"b2v_inst3\|Mux20~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux20~3\|datad " "Node \"b2v_inst3\|Mux20~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux11~3\|combout " "Node \"b2v_inst3\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux11~3\|datad " "Node \"b2v_inst3\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux21~3\|combout " "Node \"b2v_inst3\|Mux21~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux21~3\|datad " "Node \"b2v_inst3\|Mux21~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux9~3\|combout " "Node \"b2v_inst3\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux9~3\|datad " "Node \"b2v_inst3\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux22~3\|combout " "Node \"b2v_inst3\|Mux22~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux22~3\|datad " "Node \"b2v_inst3\|Mux22~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux17~3\|combout " "Node \"b2v_inst3\|Mux17~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux17~3\|datad " "Node \"b2v_inst3\|Mux17~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux27~3\|combout " "Node \"b2v_inst3\|Mux27~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux27~3\|datad " "Node \"b2v_inst3\|Mux27~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux23~3\|combout " "Node \"b2v_inst3\|Mux23~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux23~3\|datad " "Node \"b2v_inst3\|Mux23~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux8~3\|combout " "Node \"b2v_inst3\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux8~3\|datad " "Node \"b2v_inst3\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux6~3\|combout " "Node \"b2v_inst3\|Mux6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux6~3\|datad " "Node \"b2v_inst3\|Mux6~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux24~3\|combout " "Node \"b2v_inst3\|Mux24~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux24~3\|datad " "Node \"b2v_inst3\|Mux24~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux25~3\|combout " "Node \"b2v_inst3\|Mux25~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux25~3\|datad " "Node \"b2v_inst3\|Mux25~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux28~13\|combout " "Node \"b2v_inst3\|Mux28~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux28~13\|datad " "Node \"b2v_inst3\|Mux28~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux26~3\|combout " "Node \"b2v_inst3\|Mux26~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux26~3\|datad " "Node \"b2v_inst3\|Mux26~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux5~3\|combout " "Node \"b2v_inst3\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux5~3\|datad " "Node \"b2v_inst3\|Mux5~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495574 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux7~3\|combout " "Node \"b2v_inst3\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux7~3\|datad " "Node \"b2v_inst3\|Mux7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495574 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux13~3\|combout " "Node \"b2v_inst3\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux13~3\|datad " "Node \"b2v_inst3\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495574 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux3~3\|combout " "Node \"b2v_inst3\|Mux3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux3~3\|datad " "Node \"b2v_inst3\|Mux3~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495574 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux29~3\|combout " "Node \"b2v_inst3\|Mux29~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux29~3\|datad " "Node \"b2v_inst3\|Mux29~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495574 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux30~3\|combout " "Node \"b2v_inst3\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux30~3\|datad " "Node \"b2v_inst3\|Mux30~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495575 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|combout " "Node \"b2v_inst3\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~2\|dataa " "Node \"b2v_inst3\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~2\|combout " "Node \"b2v_inst3\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|dataa " "Node \"b2v_inst3\|Mux0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~6\|datad " "Node \"b2v_inst3\|Mux0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~6\|combout " "Node \"b2v_inst3\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|datad " "Node \"b2v_inst3\|Mux0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495575 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux14~3\|combout " "Node \"b2v_inst3\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux14~3\|datad " "Node \"b2v_inst3\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495575 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux31~3\|combout " "Node \"b2v_inst3\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux31~3\|datad " "Node \"b2v_inst3\|Mux31~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495575 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux1~3\|combout " "Node \"b2v_inst3\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux1~3\|datad " "Node \"b2v_inst3\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164495576 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1491164495576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491164495654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491164495655 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491164495656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:b2v_inst11\|present_state.reset_stateb~0  " "Automatically promoted node control_unit:b2v_inst11\|present_state.reset_stateb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.reset_stateb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 5105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491164496162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_in~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""}  } { { "phase4.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 11664 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491164496162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:b2v_inst21\|temp  " "Automatically promoted node clock_divider:b2v_inst21\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.mfhi3a " "Destination node control_unit:b2v_inst11\|present_state.mfhi3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.mfhi3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.ld3a " "Destination node control_unit:b2v_inst11\|present_state.ld3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.ld3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.ldi3a " "Destination node control_unit:b2v_inst11\|present_state.ldi3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.ldi3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.ldr_init " "Destination node control_unit:b2v_inst11\|present_state.ldr_init" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.ldr_init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.st3a " "Destination node control_unit:b2v_inst11\|present_state.st3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.st3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.str_init " "Destination node control_unit:b2v_inst11\|present_state.str_init" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.str_init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.addi3a " "Destination node control_unit:b2v_inst11\|present_state.addi3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.addi3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.add3a " "Destination node control_unit:b2v_inst11\|present_state.add3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.add3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.sub3a " "Destination node control_unit:b2v_inst11\|present_state.sub3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.sub3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:b2v_inst11\|present_state.mul3a " "Destination node control_unit:b2v_inst11\|present_state.mul3a" {  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|present_state.mul3a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491164496162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164496162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491164496162 ""}  } { { "clock_divider.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:b2v_inst21|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491164496162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:b2v_inst11\|WideOr203  " "Automatically promoted node control_unit:b2v_inst11\|WideOr203 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491164496163 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd" 536 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:b2v_inst11|WideOr203 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491164496163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491164497200 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491164497208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491164497209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491164497235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491164497269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491164497278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491164497844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1491164497852 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Created 64 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1491164497852 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491164497852 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 24 16 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 24 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1491164497882 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1491164497882 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1491164497882 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 16 17 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1491164497883 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1491164497883 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1491164497883 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491164498058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491164500544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491164504863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491164504936 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491164538809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491164538810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491164540396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491164555452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491164555452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:10 " "Fitter routing operations ending: elapsed time is 00:01:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491164611289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491164611295 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491164611295 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "20.25 " "Total time spent on timing analysis during the Fitter is 20.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491164611534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491164611608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491164613294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491164613365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491164614790 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491164617477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/output_files/finalProject.fit.smsg " "Generated suppressed messages file C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/output_files/finalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491164619459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 310 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 310 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164621232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:23:41 2017 " "Processing ended: Sun Apr 02 16:23:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164621232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164621232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164621232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491164621232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491164622585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164622586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:23:42 2017 " "Processing started: Sun Apr 02 16:23:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164622586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491164622586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491164622586 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491164624135 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491164624202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164624766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:23:44 2017 " "Processing ended: Sun Apr 02 16:23:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164624766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164624766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164624766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491164624766 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491164625527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491164626217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164626219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:23:45 2017 " "Processing started: Sun Apr 02 16:23:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164626219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491164626219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalProject -c finalProject " "Command: quartus_sta finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491164626219 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491164626328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491164626678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491164626678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491164626749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491164626749 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1491164627346 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491164627507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491164627508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:b2v_inst21\|temp clock_divider:b2v_inst21\|temp " "create_clock -period 1.000 -name clock_divider:b2v_inst21\|temp clock_divider:b2v_inst21\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491164627537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491164627537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491164627537 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491164627537 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~17\|combout " "Node \"b2v_inst3\|Mux34~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627550 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~16\|datab " "Node \"b2v_inst3\|Mux34~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627550 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~16\|combout " "Node \"b2v_inst3\|Mux34~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627550 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux34~17\|datab " "Node \"b2v_inst3\|Mux34~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627550 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627550 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|combout " "Node \"b2v_inst3\|Mux2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~3\|dataa " "Node \"b2v_inst3\|Mux2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~3\|combout " "Node \"b2v_inst3\|Mux2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|dataa " "Node \"b2v_inst3\|Mux2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~7\|datad " "Node \"b2v_inst3\|Mux2~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~7\|combout " "Node \"b2v_inst3\|Mux2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux2~8\|datab " "Node \"b2v_inst3\|Mux2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627551 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627551 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~29\|combout " "Node \"b2v_inst3\|Mux38~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~27\|datac " "Node \"b2v_inst3\|Mux38~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~27\|combout " "Node \"b2v_inst3\|Mux38~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~28\|datac " "Node \"b2v_inst3\|Mux38~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~28\|combout " "Node \"b2v_inst3\|Mux38~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux38~29\|datac " "Node \"b2v_inst3\|Mux38~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627552 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627552 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux6~3\|combout " "Node \"b2v_inst3\|Mux6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux6~3\|dataa " "Node \"b2v_inst3\|Mux6~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627556 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux4~3\|combout " "Node \"b2v_inst3\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux4~3\|datab " "Node \"b2v_inst3\|Mux4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627556 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~17\|combout " "Node \"b2v_inst3\|Mux36~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~16\|datac " "Node \"b2v_inst3\|Mux36~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~16\|combout " "Node \"b2v_inst3\|Mux36~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux36~17\|dataa " "Node \"b2v_inst3\|Mux36~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627556 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627556 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux32~1\|combout " "Node \"b2v_inst3\|Mux32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627557 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux32~1\|dataa " "Node \"b2v_inst3\|Mux32~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627557 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627557 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|combout " "Node \"b2v_inst3\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~2\|datab " "Node \"b2v_inst3\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~2\|combout " "Node \"b2v_inst3\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|dataa " "Node \"b2v_inst3\|Mux0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~6\|datac " "Node \"b2v_inst3\|Mux0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~6\|combout " "Node \"b2v_inst3\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux0~7\|datab " "Node \"b2v_inst3\|Mux0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627558 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux14~3\|combout " "Node \"b2v_inst3\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux14~3\|dataa " "Node \"b2v_inst3\|Mux14~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627558 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627558 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~18\|combout " "Node \"b2v_inst3\|Mux46~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~16\|datab " "Node \"b2v_inst3\|Mux46~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~16\|combout " "Node \"b2v_inst3\|Mux46~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~17\|datac " "Node \"b2v_inst3\|Mux46~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~17\|combout " "Node \"b2v_inst3\|Mux46~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux46~18\|datab " "Node \"b2v_inst3\|Mux46~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627559 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux5~3\|combout " "Node \"b2v_inst3\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux5~3\|datab " "Node \"b2v_inst3\|Mux5~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627559 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627559 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~17\|combout " "Node \"b2v_inst3\|Mux37~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~16\|dataa " "Node \"b2v_inst3\|Mux37~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~16\|combout " "Node \"b2v_inst3\|Mux37~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux37~17\|dataa " "Node \"b2v_inst3\|Mux37~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627560 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux1~3\|combout " "Node \"b2v_inst3\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux1~3\|dataa " "Node \"b2v_inst3\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627560 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627560 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~18\|combout " "Node \"b2v_inst3\|Mux33~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~16\|datab " "Node \"b2v_inst3\|Mux33~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~16\|combout " "Node \"b2v_inst3\|Mux33~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~17\|dataa " "Node \"b2v_inst3\|Mux33~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~17\|combout " "Node \"b2v_inst3\|Mux33~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux33~18\|dataa " "Node \"b2v_inst3\|Mux33~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627561 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~20\|combout " "Node \"b2v_inst3\|Mux39~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~17\|dataa " "Node \"b2v_inst3\|Mux39~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~17\|combout " "Node \"b2v_inst3\|Mux39~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~18\|datab " "Node \"b2v_inst3\|Mux39~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~18\|combout " "Node \"b2v_inst3\|Mux39~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux39~20\|datab " "Node \"b2v_inst3\|Mux39~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627561 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627561 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux7~3\|combout " "Node \"b2v_inst3\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627562 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux7~3\|dataa " "Node \"b2v_inst3\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627562 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627562 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux63~7\|combout " "Node \"b2v_inst3\|Mux63~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux63~7\|datab " "Node \"b2v_inst3\|Mux63~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627564 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux31~3\|combout " "Node \"b2v_inst3\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627564 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux31~3\|dataa " "Node \"b2v_inst3\|Mux31~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627564 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627564 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~16\|combout " "Node \"b2v_inst3\|Mux62~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~14\|datac " "Node \"b2v_inst3\|Mux62~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~14\|combout " "Node \"b2v_inst3\|Mux62~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~15\|datac " "Node \"b2v_inst3\|Mux62~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~15\|combout " "Node \"b2v_inst3\|Mux62~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux62~16\|datac " "Node \"b2v_inst3\|Mux62~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627565 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux30~3\|combout " "Node \"b2v_inst3\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux30~3\|dataa " "Node \"b2v_inst3\|Mux30~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627565 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627565 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux9~3\|combout " "Node \"b2v_inst3\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux9~3\|datab " "Node \"b2v_inst3\|Mux9~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627566 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~16\|combout " "Node \"b2v_inst3\|Mux61~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~14\|dataa " "Node \"b2v_inst3\|Mux61~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~14\|combout " "Node \"b2v_inst3\|Mux61~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~15\|datab " "Node \"b2v_inst3\|Mux61~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~15\|combout " "Node \"b2v_inst3\|Mux61~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux61~16\|datab " "Node \"b2v_inst3\|Mux61~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627566 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627566 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~17\|combout " "Node \"b2v_inst3\|Mux60~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~15\|dataa " "Node \"b2v_inst3\|Mux60~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~15\|combout " "Node \"b2v_inst3\|Mux60~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~16\|datad " "Node \"b2v_inst3\|Mux60~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~16\|combout " "Node \"b2v_inst3\|Mux60~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux60~17\|dataa " "Node \"b2v_inst3\|Mux60~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627567 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~17\|combout " "Node \"b2v_inst3\|Mux59~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~15\|datac " "Node \"b2v_inst3\|Mux59~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~15\|combout " "Node \"b2v_inst3\|Mux59~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~16\|datac " "Node \"b2v_inst3\|Mux59~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~16\|combout " "Node \"b2v_inst3\|Mux59~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux59~17\|dataa " "Node \"b2v_inst3\|Mux59~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627567 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627567 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~18\|combout " "Node \"b2v_inst3\|Mux35~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~16\|datab " "Node \"b2v_inst3\|Mux35~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~16\|combout " "Node \"b2v_inst3\|Mux35~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~17\|datab " "Node \"b2v_inst3\|Mux35~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~17\|combout " "Node \"b2v_inst3\|Mux35~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux35~18\|dataa " "Node \"b2v_inst3\|Mux35~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627568 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~16\|combout " "Node \"b2v_inst3\|Mux58~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~14\|datac " "Node \"b2v_inst3\|Mux58~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~14\|combout " "Node \"b2v_inst3\|Mux58~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~15\|datab " "Node \"b2v_inst3\|Mux58~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~15\|combout " "Node \"b2v_inst3\|Mux58~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux58~16\|dataa " "Node \"b2v_inst3\|Mux58~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627568 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627568 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux25~3\|combout " "Node \"b2v_inst3\|Mux25~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux25~3\|datac " "Node \"b2v_inst3\|Mux25~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627569 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux24~3\|combout " "Node \"b2v_inst3\|Mux24~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux24~3\|dataa " "Node \"b2v_inst3\|Mux24~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627569 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux17~3\|combout " "Node \"b2v_inst3\|Mux17~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux17~3\|datab " "Node \"b2v_inst3\|Mux17~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627569 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~16\|combout " "Node \"b2v_inst3\|Mux49~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~14\|dataa " "Node \"b2v_inst3\|Mux49~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~14\|combout " "Node \"b2v_inst3\|Mux49~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~15\|datad " "Node \"b2v_inst3\|Mux49~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~15\|combout " "Node \"b2v_inst3\|Mux49~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux49~16\|dataa " "Node \"b2v_inst3\|Mux49~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627569 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627569 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux23~3\|combout " "Node \"b2v_inst3\|Mux23~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux23~3\|dataa " "Node \"b2v_inst3\|Mux23~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627570 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux19~3\|combout " "Node \"b2v_inst3\|Mux19~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux19~3\|datab " "Node \"b2v_inst3\|Mux19~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627570 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~21\|combout " "Node \"b2v_inst3\|Mux40~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~18\|dataa " "Node \"b2v_inst3\|Mux40~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~18\|combout " "Node \"b2v_inst3\|Mux40~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~19\|datac " "Node \"b2v_inst3\|Mux40~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~19\|combout " "Node \"b2v_inst3\|Mux40~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux40~21\|datab " "Node \"b2v_inst3\|Mux40~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627570 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627570 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux8~3\|combout " "Node \"b2v_inst3\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux8~3\|datab " "Node \"b2v_inst3\|Mux8~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux13~3\|combout " "Node \"b2v_inst3\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux13~3\|dataa " "Node \"b2v_inst3\|Mux13~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux20~3\|combout " "Node \"b2v_inst3\|Mux20~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux20~3\|dataa " "Node \"b2v_inst3\|Mux20~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux12~3\|combout " "Node \"b2v_inst3\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux12~3\|dataa " "Node \"b2v_inst3\|Mux12~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627571 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~18\|combout " "Node \"b2v_inst3\|Mux44~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~16\|datac " "Node \"b2v_inst3\|Mux44~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~16\|combout " "Node \"b2v_inst3\|Mux44~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~17\|datab " "Node \"b2v_inst3\|Mux44~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~17\|combout " "Node \"b2v_inst3\|Mux44~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux44~18\|datab " "Node \"b2v_inst3\|Mux44~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627571 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627571 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux48~7\|combout " "Node \"b2v_inst3\|Mux48~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux48~7\|dataa " "Node \"b2v_inst3\|Mux48~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux22~3\|combout " "Node \"b2v_inst3\|Mux22~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux22~3\|dataa " "Node \"b2v_inst3\|Mux22~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux21~3\|combout " "Node \"b2v_inst3\|Mux21~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux21~3\|dataa " "Node \"b2v_inst3\|Mux21~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627572 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux10~3\|combout " "Node \"b2v_inst3\|Mux10~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux10~3\|dataa " "Node \"b2v_inst3\|Mux10~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627572 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627572 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~15\|combout " "Node \"b2v_inst3\|Mux42~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~14\|datab " "Node \"b2v_inst3\|Mux42~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~14\|combout " "Node \"b2v_inst3\|Mux42~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux42~15\|datab " "Node \"b2v_inst3\|Mux42~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux11~3\|combout " "Node \"b2v_inst3\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux11~3\|datab " "Node \"b2v_inst3\|Mux11~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux18~4\|combout " "Node \"b2v_inst3\|Mux18~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux18~4\|datab " "Node \"b2v_inst3\|Mux18~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux15~3\|combout " "Node \"b2v_inst3\|Mux15~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux15~3\|datab " "Node \"b2v_inst3\|Mux15~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux47~7\|combout " "Node \"b2v_inst3\|Mux47~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux47~7\|dataa " "Node \"b2v_inst3\|Mux47~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627573 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627573 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~16\|combout " "Node \"b2v_inst3\|Mux50~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~14\|dataa " "Node \"b2v_inst3\|Mux50~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~14\|combout " "Node \"b2v_inst3\|Mux50~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~15\|datab " "Node \"b2v_inst3\|Mux50~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~15\|combout " "Node \"b2v_inst3\|Mux50~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux50~16\|datab " "Node \"b2v_inst3\|Mux50~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627574 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~17\|combout " "Node \"b2v_inst3\|Mux43~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~16\|dataa " "Node \"b2v_inst3\|Mux43~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~16\|combout " "Node \"b2v_inst3\|Mux43~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux43~17\|datab " "Node \"b2v_inst3\|Mux43~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627574 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627574 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~16\|combout " "Node \"b2v_inst3\|Mux53~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~14\|datac " "Node \"b2v_inst3\|Mux53~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~14\|combout " "Node \"b2v_inst3\|Mux53~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~15\|datad " "Node \"b2v_inst3\|Mux53~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~15\|combout " "Node \"b2v_inst3\|Mux53~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux53~16\|dataa " "Node \"b2v_inst3\|Mux53~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627575 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~18\|combout " "Node \"b2v_inst3\|Mux54~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~16\|dataa " "Node \"b2v_inst3\|Mux54~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~16\|combout " "Node \"b2v_inst3\|Mux54~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~17\|datac " "Node \"b2v_inst3\|Mux54~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~17\|combout " "Node \"b2v_inst3\|Mux54~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux54~18\|datab " "Node \"b2v_inst3\|Mux54~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627575 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux16~3\|combout " "Node \"b2v_inst3\|Mux16~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux16~3\|dataa " "Node \"b2v_inst3\|Mux16~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627575 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627575 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~16\|combout " "Node \"b2v_inst3\|Mux52~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~14\|datab " "Node \"b2v_inst3\|Mux52~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~14\|combout " "Node \"b2v_inst3\|Mux52~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~15\|dataa " "Node \"b2v_inst3\|Mux52~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~15\|combout " "Node \"b2v_inst3\|Mux52~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux52~16\|datab " "Node \"b2v_inst3\|Mux52~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627576 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~17\|combout " "Node \"b2v_inst3\|Mux45~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~15\|datab " "Node \"b2v_inst3\|Mux45~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~15\|combout " "Node \"b2v_inst3\|Mux45~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~16\|datac " "Node \"b2v_inst3\|Mux45~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~16\|combout " "Node \"b2v_inst3\|Mux45~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux45~17\|dataa " "Node \"b2v_inst3\|Mux45~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627576 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~17\|combout " "Node \"b2v_inst3\|Mux51~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~15\|dataa " "Node \"b2v_inst3\|Mux51~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~15\|combout " "Node \"b2v_inst3\|Mux51~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~16\|datad " "Node \"b2v_inst3\|Mux51~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~16\|combout " "Node \"b2v_inst3\|Mux51~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux51~17\|datab " "Node \"b2v_inst3\|Mux51~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627576 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627576 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~17\|combout " "Node \"b2v_inst3\|Mux55~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~15\|dataa " "Node \"b2v_inst3\|Mux55~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~15\|combout " "Node \"b2v_inst3\|Mux55~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~16\|datab " "Node \"b2v_inst3\|Mux55~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~16\|combout " "Node \"b2v_inst3\|Mux55~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux55~17\|datab " "Node \"b2v_inst3\|Mux55~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627577 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~17\|combout " "Node \"b2v_inst3\|Mux56~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~15\|datab " "Node \"b2v_inst3\|Mux56~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~15\|combout " "Node \"b2v_inst3\|Mux56~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~16\|datab " "Node \"b2v_inst3\|Mux56~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~16\|combout " "Node \"b2v_inst3\|Mux56~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux56~17\|datac " "Node \"b2v_inst3\|Mux56~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627577 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627577 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~31\|combout " "Node \"b2v_inst3\|Mux57~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~29\|datac " "Node \"b2v_inst3\|Mux57~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~29\|combout " "Node \"b2v_inst3\|Mux57~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~30\|datac " "Node \"b2v_inst3\|Mux57~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~30\|combout " "Node \"b2v_inst3\|Mux57~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux57~31\|dataa " "Node \"b2v_inst3\|Mux57~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627578 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux26~3\|combout " "Node \"b2v_inst3\|Mux26~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux26~3\|dataa " "Node \"b2v_inst3\|Mux26~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627578 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux3~3\|combout " "Node \"b2v_inst3\|Mux3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux3~3\|dataa " "Node \"b2v_inst3\|Mux3~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627578 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux27~3\|combout " "Node \"b2v_inst3\|Mux27~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux27~3\|datab " "Node \"b2v_inst3\|Mux27~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627578 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627578 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux28~13\|combout " "Node \"b2v_inst3\|Mux28~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627579 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux28~13\|datab " "Node \"b2v_inst3\|Mux28~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627579 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627579 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux29~3\|combout " "Node \"b2v_inst3\|Mux29~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627579 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux29~3\|dataa " "Node \"b2v_inst3\|Mux29~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627579 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627579 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~20\|combout " "Node \"b2v_inst3\|Mux41~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~17\|dataa " "Node \"b2v_inst3\|Mux41~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~17\|combout " "Node \"b2v_inst3\|Mux41~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~18\|datac " "Node \"b2v_inst3\|Mux41~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~18\|combout " "Node \"b2v_inst3\|Mux41~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst3\|Mux41~20\|dataa " "Node \"b2v_inst3\|Mux41~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491164627580 ""}  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1491164627580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1491164627787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491164627788 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491164627790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1491164627804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491164630986 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491164630986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -135.795 " "Worst-case setup slack is -135.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -135.795    -25353.812 clock_divider:b2v_inst21\|temp  " " -135.795    -25353.812 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927       -60.268 clk_in  " "   -2.927       -60.268 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316        -7.708 reset  " "   -1.316        -7.708 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164630991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.797 " "Worst-case hold slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797       -66.186 reset  " "   -4.797       -66.186 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -0.127 clk_in  " "   -0.127        -0.127 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clock_divider:b2v_inst21\|temp  " "    0.382         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164631153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.792 " "Worst-case recovery slack is -2.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792      -390.034 clock_divider:b2v_inst21\|temp  " "   -2.792      -390.034 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177        -3.287 clk_in  " "   -0.177        -3.287 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164631169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.045 " "Worst-case removal slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.402 clk_in  " "   -0.045        -0.402 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 clock_divider:b2v_inst21\|temp  " "    1.127         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164631183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.419 reset  " "   -3.000       -45.419 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk_in  " "   -3.000       -36.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484     -1332.936 clock_divider:b2v_inst21\|temp  " "   -2.484     -1332.936 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164631189 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491164638755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1491164638819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1491164640949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491164641915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491164641915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -121.675 " "Worst-case setup slack is -121.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.675    -22803.416 clock_divider:b2v_inst21\|temp  " " -121.675    -22803.416 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558       -49.731 clk_in  " "   -2.558       -49.731 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -4.875 reset  " "   -1.074        -4.875 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164641934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.337 " "Worst-case hold slack is -4.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337       -59.159 reset  " "   -4.337       -59.159 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.131 clk_in  " "   -0.131        -0.131 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 clock_divider:b2v_inst21\|temp  " "    0.333         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164642157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.505 " "Worst-case recovery slack is -2.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505      -347.344 clock_divider:b2v_inst21\|temp  " "   -2.505      -347.344 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -2.169 clk_in  " "   -0.133        -2.169 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164642211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.008 " "Worst-case removal slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008        -0.008 clk_in  " "   -0.008        -0.008 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051         0.000 clock_divider:b2v_inst21\|temp  " "    1.051         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164642239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk_in  " "   -3.000       -36.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.140 reset  " "   -3.000       -22.140 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.484     -1332.936 clock_divider:b2v_inst21\|temp  " "   -2.484     -1332.936 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164642251 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491164649708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491164650241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491164650241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -77.302 " "Worst-case setup slack is -77.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.302    -14507.589 clock_divider:b2v_inst21\|temp  " "  -77.302    -14507.589 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254       -20.717 clk_in  " "   -1.254       -20.717 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466        -1.347 reset  " "   -0.466        -1.347 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164650255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.877 " "Worst-case hold slack is -2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877       -40.363 reset  " "   -2.877       -40.363 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.162 clk_in  " "   -0.162        -0.162 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 clock_divider:b2v_inst21\|temp  " "    0.201         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164650430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.753 " "Worst-case recovery slack is -1.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753      -249.223 clock_divider:b2v_inst21\|temp  " "   -1.753      -249.223 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -4.339 clk_in  " "   -0.184        -4.339 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164650457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.124 " "Worst-case removal slack is -0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -3.245 clk_in  " "   -0.124        -3.245 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576         0.000 clock_divider:b2v_inst21\|temp  " "    0.576         0.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164650499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -65.628 reset  " "   -3.000       -65.628 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.907 clk_in  " "   -3.000       -37.907 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -1191.000 clock_divider:b2v_inst21\|temp  " "   -1.000     -1191.000 clock_divider:b2v_inst21\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491164650548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491164657461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491164657462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 310 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 310 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164657784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:24:17 2017 " "Processing ended: Sun Apr 02 16:24:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164657784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164657784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164657784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164657784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:24:18 2017 " "Processing started: Sun Apr 02 16:24:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_85c_slow.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_85c_slow.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164661491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_0c_slow.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_0c_slow.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164662807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_min_1200mv_0c_fast.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_min_1200mv_0c_fast.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164664108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164665351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_85c_vhd_slow.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164666203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_0c_vhd_slow.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164667036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_min_1200mv_0c_vhd_fast.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164667862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_vhd.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_vhd.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164668700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:24:28 2017 " "Processing ended: Sun Apr 02 16:24:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 666 s " "Quartus II Full Compilation was successful. 0 errors, 666 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164669610 ""}
