// Seed: 3931676433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd67,
    parameter id_18 = 32'd4,
    parameter id_22 = 32'd13,
    parameter id_4  = 32'd61
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21
);
  output tri0 id_21;
  input wire id_20;
  input wire id_19;
  input wire _id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_3,
      id_19,
      id_3,
      id_3,
      id_20,
      id_15,
      id_3
  );
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_22;
  logic [1 : id_11] id_23;
  assign id_21 = {id_14, -1} === id_9 >= id_10[id_22 : id_18];
  logic [id_11 : id_4  <  -1] id_24;
  ;
endmodule
