
DUCT_NRF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b22c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c80  0800b340  0800b340  0000c340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfc0  0800bfc0  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfc0  0800bfc0  0000cfc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfc8  0800bfc8  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfc8  0800bfc8  0000cfc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bfcc  0800bfcc  0000cfcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bfd0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  200001d8  0800c1a4  0000d1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200005c4  0800c1a4  0000d5c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c0a  00000000  00000000  0000d1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037b4  00000000  00000000  0001fe07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  000235c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eac  00000000  00000000  000248d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8de  00000000  00000000  00025784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017623  00000000  00000000  00040062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f667  00000000  00000000  00057685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6cec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006298  00000000  00000000  000e6d30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000ecfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b324 	.word	0x0800b324

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800b324 	.word	0x0800b324

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <PROCESS_C02>:
uint8_t C02_LOW_BYTE = 0;

uint32_t PPM_VALUE;

//PROCESS CO2 SENSOR DATA
void PROCESS_C02(uint8_t c) {
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
	switch (current_c02_state) {
 800109a:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <PROCESS_C02+0x110>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b0e      	cmp	r3, #14
 80010a0:	d879      	bhi.n	8001196 <PROCESS_C02+0x106>
 80010a2:	a201      	add	r2, pc, #4	@ (adr r2, 80010a8 <PROCESS_C02+0x18>)
 80010a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a8:	080010e5 	.word	0x080010e5
 80010ac:	080010fb 	.word	0x080010fb
 80010b0:	08001111 	.word	0x08001111
 80010b4:	08001119 	.word	0x08001119
 80010b8:	08001121 	.word	0x08001121
 80010bc:	08001129 	.word	0x08001129
 80010c0:	08001131 	.word	0x08001131
 80010c4:	0800113f 	.word	0x0800113f
 80010c8:	0800115f 	.word	0x0800115f
 80010cc:	08001167 	.word	0x08001167
 80010d0:	0800116f 	.word	0x0800116f
 80010d4:	08001177 	.word	0x08001177
 80010d8:	0800117f 	.word	0x0800117f
 80010dc:	08001187 	.word	0x08001187
 80010e0:	0800118f 	.word	0x0800118f
	case CO2_STATE_BYTE_0:
		if (c == 0x42) {
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2b42      	cmp	r3, #66	@ 0x42
 80010e8:	d103      	bne.n	80010f2 <PROCESS_C02+0x62>
			current_c02_state = CO2_STATE_BYTE_1;
 80010ea:	4b2d      	ldr	r3, [pc, #180]	@ (80011a0 <PROCESS_C02+0x110>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
		} else {
			current_c02_state = CO2_STATE_BYTE_0;
		}
		break;
 80010f0:	e051      	b.n	8001196 <PROCESS_C02+0x106>
			current_c02_state = CO2_STATE_BYTE_0;
 80010f2:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <PROCESS_C02+0x110>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
		break;
 80010f8:	e04d      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_1:
		if (c == 0x4D) {
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b4d      	cmp	r3, #77	@ 0x4d
 80010fe:	d103      	bne.n	8001108 <PROCESS_C02+0x78>
			current_c02_state = CO2_STATE_BYTE_2;
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <PROCESS_C02+0x110>)
 8001102:	2202      	movs	r2, #2
 8001104:	701a      	strb	r2, [r3, #0]
		} else {
			current_c02_state = CO2_STATE_BYTE_0;
		}
		break;
 8001106:	e046      	b.n	8001196 <PROCESS_C02+0x106>
			current_c02_state = CO2_STATE_BYTE_0;
 8001108:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <PROCESS_C02+0x110>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
		break;
 800110e:	e042      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_2:
		current_c02_state = CO2_STATE_BYTE_3;
 8001110:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <PROCESS_C02+0x110>)
 8001112:	2203      	movs	r2, #3
 8001114:	701a      	strb	r2, [r3, #0]
		break;
 8001116:	e03e      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_3:
		current_c02_state = CO2_STATE_BYTE_4;
 8001118:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <PROCESS_C02+0x110>)
 800111a:	2204      	movs	r2, #4
 800111c:	701a      	strb	r2, [r3, #0]
		break;
 800111e:	e03a      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_4:
		current_c02_state = CO2_STATE_BYTE_5;
 8001120:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <PROCESS_C02+0x110>)
 8001122:	2205      	movs	r2, #5
 8001124:	701a      	strb	r2, [r3, #0]
		break;
 8001126:	e036      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_5:
		current_c02_state = CO2_STATE_BYTE_6;
 8001128:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <PROCESS_C02+0x110>)
 800112a:	2206      	movs	r2, #6
 800112c:	701a      	strb	r2, [r3, #0]
		break;
 800112e:	e032      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_6:
		current_c02_state = CO2_STATE_BYTE_7;
 8001130:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <PROCESS_C02+0x110>)
 8001132:	2207      	movs	r2, #7
 8001134:	701a      	strb	r2, [r3, #0]
		C02_HIGH_BYTE = c;
 8001136:	4a1b      	ldr	r2, [pc, #108]	@ (80011a4 <PROCESS_C02+0x114>)
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	7013      	strb	r3, [r2, #0]
		break;
 800113c:	e02b      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_7:
		current_c02_state = CO2_STATE_BYTE_8;
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <PROCESS_C02+0x110>)
 8001140:	2208      	movs	r2, #8
 8001142:	701a      	strb	r2, [r3, #0]
		C02_LOW_BYTE = c;
 8001144:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <PROCESS_C02+0x118>)
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	7013      	strb	r3, [r2, #0]
		PPM_VALUE = (C02_HIGH_BYTE * 256) + C02_LOW_BYTE;
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <PROCESS_C02+0x114>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	4a15      	ldr	r2, [pc, #84]	@ (80011a8 <PROCESS_C02+0x118>)
 8001152:	7812      	ldrb	r2, [r2, #0]
 8001154:	4413      	add	r3, r2
 8001156:	461a      	mov	r2, r3
 8001158:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <PROCESS_C02+0x11c>)
 800115a:	601a      	str	r2, [r3, #0]
		break;
 800115c:	e01b      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_8:
		current_c02_state = CO2_STATE_BYTE_9;
 800115e:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <PROCESS_C02+0x110>)
 8001160:	2209      	movs	r2, #9
 8001162:	701a      	strb	r2, [r3, #0]
		break;
 8001164:	e017      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_9:
		current_c02_state = CO2_STATE_BYTE_10;
 8001166:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <PROCESS_C02+0x110>)
 8001168:	220a      	movs	r2, #10
 800116a:	701a      	strb	r2, [r3, #0]
		break;
 800116c:	e013      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_10:
		current_c02_state = CO2_STATE_BYTE_11;
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <PROCESS_C02+0x110>)
 8001170:	220b      	movs	r2, #11
 8001172:	701a      	strb	r2, [r3, #0]
		break;
 8001174:	e00f      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_11:
		current_c02_state = CO2_STATE_BYTE_12;
 8001176:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <PROCESS_C02+0x110>)
 8001178:	220c      	movs	r2, #12
 800117a:	701a      	strb	r2, [r3, #0]
		break;
 800117c:	e00b      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_12:
		current_c02_state = CO2_STATE_BYTE_13;
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <PROCESS_C02+0x110>)
 8001180:	220d      	movs	r2, #13
 8001182:	701a      	strb	r2, [r3, #0]
		break;
 8001184:	e007      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_13:
		current_c02_state = CO2_STATE_BYTE_14;
 8001186:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <PROCESS_C02+0x110>)
 8001188:	220e      	movs	r2, #14
 800118a:	701a      	strb	r2, [r3, #0]
		break;
 800118c:	e003      	b.n	8001196 <PROCESS_C02+0x106>
	case CO2_STATE_BYTE_14:
		current_c02_state = CO2_STATE_BYTE_0;
 800118e:	4b04      	ldr	r3, [pc, #16]	@ (80011a0 <PROCESS_C02+0x110>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
		break;
 8001194:	bf00      	nop
	}
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	200001f4 	.word	0x200001f4
 80011a4:	200001f5 	.word	0x200001f5
 80011a8:	200001f6 	.word	0x200001f6
 80011ac:	200001f8 	.word	0x200001f8

080011b0 <microDelay>:

//EXTERN
extern TIM_HandleTypeDef htim1;
extern float tCelsius;

void microDelay(uint16_t delay) {
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80011ba:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <microDelay+0x2c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2200      	movs	r2, #0
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 80011c2:	bf00      	nop
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <microDelay+0x2c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d3f9      	bcc.n	80011c4 <microDelay+0x14>
		;
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	20000378 	.word	0x20000378

080011e0 <DHT11_Start>:

uint8_t DHT11_Start(void) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = { 0 };
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT11_PIN;
 80011f6:	2310      	movs	r3, #16
 80011f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2302      	movs	r3, #2
 8001200:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4619      	mov	r1, r3
 800120a:	482a      	ldr	r0, [pc, #168]	@ (80012b4 <DHT11_Start+0xd4>)
 800120c:	f003 f89c 	bl	8004348 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001210:	2200      	movs	r2, #0
 8001212:	2110      	movs	r1, #16
 8001214:	4827      	ldr	r0, [pc, #156]	@ (80012b4 <DHT11_Start+0xd4>)
 8001216:	f003 fa32 	bl	800467e <HAL_GPIO_WritePin>
	HAL_Delay(20);   // wait for 20ms
 800121a:	2014      	movs	r0, #20
 800121c:	f002 fcb0 	bl	8003b80 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001220:	2201      	movs	r2, #1
 8001222:	2110      	movs	r1, #16
 8001224:	4823      	ldr	r0, [pc, #140]	@ (80012b4 <DHT11_Start+0xd4>)
 8001226:	f003 fa2a 	bl	800467e <HAL_GPIO_WritePin>
	microDelay(30);   // wait for 30us
 800122a:	201e      	movs	r0, #30
 800122c:	f7ff ffc0 	bl	80011b0 <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001234:	2301      	movs	r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	4619      	mov	r1, r3
 800123c:	481d      	ldr	r0, [pc, #116]	@ (80012b4 <DHT11_Start+0xd4>)
 800123e:	f003 f883 	bl	8004348 <HAL_GPIO_Init>
	microDelay(40);
 8001242:	2028      	movs	r0, #40	@ 0x28
 8001244:	f7ff ffb4 	bl	80011b0 <microDelay>
	if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) {
 8001248:	2110      	movs	r1, #16
 800124a:	481a      	ldr	r0, [pc, #104]	@ (80012b4 <DHT11_Start+0xd4>)
 800124c:	f003 fa00 	bl	8004650 <HAL_GPIO_ReadPin>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d10b      	bne.n	800126e <DHT11_Start+0x8e>
		microDelay(80);
 8001256:	2050      	movs	r0, #80	@ 0x50
 8001258:	f7ff ffaa 	bl	80011b0 <microDelay>
		if ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))
 800125c:	2110      	movs	r1, #16
 800125e:	4815      	ldr	r0, [pc, #84]	@ (80012b4 <DHT11_Start+0xd4>)
 8001260:	f003 f9f6 	bl	8004650 <HAL_GPIO_ReadPin>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <DHT11_Start+0x8e>
			Response = 1;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
	}
	pMillis = HAL_GetTick();
 800126e:	f002 fc7d 	bl	8003b6c <HAL_GetTick>
 8001272:	4603      	mov	r3, r0
 8001274:	4a10      	ldr	r2, [pc, #64]	@ (80012b8 <DHT11_Start+0xd8>)
 8001276:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 8001278:	f002 fc78 	bl	8003b6c <HAL_GetTick>
 800127c:	4603      	mov	r3, r0
 800127e:	4a0f      	ldr	r2, [pc, #60]	@ (80012bc <DHT11_Start+0xdc>)
 8001280:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 8001282:	e004      	b.n	800128e <DHT11_Start+0xae>
		cMillis = HAL_GetTick();
 8001284:	f002 fc72 	bl	8003b6c <HAL_GetTick>
 8001288:	4603      	mov	r3, r0
 800128a:	4a0c      	ldr	r2, [pc, #48]	@ (80012bc <DHT11_Start+0xdc>)
 800128c:	6013      	str	r3, [r2, #0]
	while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 800128e:	2110      	movs	r1, #16
 8001290:	4808      	ldr	r0, [pc, #32]	@ (80012b4 <DHT11_Start+0xd4>)
 8001292:	f003 f9dd 	bl	8004650 <HAL_GPIO_ReadPin>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d006      	beq.n	80012aa <DHT11_Start+0xca>
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <DHT11_Start+0xd8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	1c9a      	adds	r2, r3, #2
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <DHT11_Start+0xdc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d8ec      	bhi.n	8001284 <DHT11_Start+0xa4>
	}
	return Response;
 80012aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40010800 	.word	0x40010800
 80012b8:	20000204 	.word	0x20000204
 80012bc:	20000208 	.word	0x20000208

080012c0 <DHT11_Read>:

uint8_t DHT11_Read(void) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
	uint8_t a, b;
	for (a = 0; a < 8; a++) {
 80012c6:	2300      	movs	r3, #0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	e063      	b.n	8001394 <DHT11_Read+0xd4>
		pMillis = HAL_GetTick();
 80012cc:	f002 fc4e 	bl	8003b6c <HAL_GetTick>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a34      	ldr	r2, [pc, #208]	@ (80013a4 <DHT11_Read+0xe4>)
 80012d4:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 80012d6:	f002 fc49 	bl	8003b6c <HAL_GetTick>
 80012da:	4603      	mov	r3, r0
 80012dc:	4a32      	ldr	r2, [pc, #200]	@ (80013a8 <DHT11_Read+0xe8>)
 80012de:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 80012e0:	e004      	b.n	80012ec <DHT11_Read+0x2c>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
			cMillis = HAL_GetTick();
 80012e2:	f002 fc43 	bl	8003b6c <HAL_GetTick>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a2f      	ldr	r2, [pc, #188]	@ (80013a8 <DHT11_Read+0xe8>)
 80012ea:	6013      	str	r3, [r2, #0]
		while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 80012ec:	2110      	movs	r1, #16
 80012ee:	482f      	ldr	r0, [pc, #188]	@ (80013ac <DHT11_Read+0xec>)
 80012f0:	f003 f9ae 	bl	8004650 <HAL_GPIO_ReadPin>
 80012f4:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {  // wait for the pin to go high
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d106      	bne.n	8001308 <DHT11_Read+0x48>
 80012fa:	4b2a      	ldr	r3, [pc, #168]	@ (80013a4 <DHT11_Read+0xe4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	1c9a      	adds	r2, r3, #2
 8001300:	4b29      	ldr	r3, [pc, #164]	@ (80013a8 <DHT11_Read+0xe8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	d8ec      	bhi.n	80012e2 <DHT11_Read+0x22>
		}
		microDelay(40);   // wait for 40 us
 8001308:	2028      	movs	r0, #40	@ 0x28
 800130a:	f7ff ff51 	bl	80011b0 <microDelay>
		if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))   // if the pin is low
 800130e:	2110      	movs	r1, #16
 8001310:	4826      	ldr	r0, [pc, #152]	@ (80013ac <DHT11_Read+0xec>)
 8001312:	f003 f99d 	bl	8004650 <HAL_GPIO_ReadPin>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10e      	bne.n	800133a <DHT11_Read+0x7a>
			b &= ~(1 << (7 - a));
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	f1c3 0307 	rsb	r3, r3, #7
 8001322:	2201      	movs	r2, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	b25b      	sxtb	r3, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	b25a      	sxtb	r2, r3
 800132e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001332:	4013      	ands	r3, r2
 8001334:	b25b      	sxtb	r3, r3
 8001336:	71bb      	strb	r3, [r7, #6]
 8001338:	e00b      	b.n	8001352 <DHT11_Read+0x92>
		else
			b |= (1 << (7 - a));
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f1c3 0307 	rsb	r3, r3, #7
 8001340:	2201      	movs	r2, #1
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	b25a      	sxtb	r2, r3
 8001348:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800134c:	4313      	orrs	r3, r2
 800134e:	b25b      	sxtb	r3, r3
 8001350:	71bb      	strb	r3, [r7, #6]
		pMillis = HAL_GetTick();
 8001352:	f002 fc0b 	bl	8003b6c <HAL_GetTick>
 8001356:	4603      	mov	r3, r0
 8001358:	4a12      	ldr	r2, [pc, #72]	@ (80013a4 <DHT11_Read+0xe4>)
 800135a:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 800135c:	f002 fc06 	bl	8003b6c <HAL_GetTick>
 8001360:	4603      	mov	r3, r0
 8001362:	4a11      	ldr	r2, [pc, #68]	@ (80013a8 <DHT11_Read+0xe8>)
 8001364:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001366:	e004      	b.n	8001372 <DHT11_Read+0xb2>
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
			cMillis = HAL_GetTick();
 8001368:	f002 fc00 	bl	8003b6c <HAL_GetTick>
 800136c:	4603      	mov	r3, r0
 800136e:	4a0e      	ldr	r2, [pc, #56]	@ (80013a8 <DHT11_Read+0xe8>)
 8001370:	6013      	str	r3, [r2, #0]
		while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001372:	2110      	movs	r1, #16
 8001374:	480d      	ldr	r0, [pc, #52]	@ (80013ac <DHT11_Read+0xec>)
 8001376:	f003 f96b 	bl	8004650 <HAL_GPIO_ReadPin>
 800137a:	4603      	mov	r3, r0
				&& pMillis + 2 > cMillis) {  // wait for the pin to go low
 800137c:	2b00      	cmp	r3, #0
 800137e:	d006      	beq.n	800138e <DHT11_Read+0xce>
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <DHT11_Read+0xe4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	1c9a      	adds	r2, r3, #2
 8001386:	4b08      	ldr	r3, [pc, #32]	@ (80013a8 <DHT11_Read+0xe8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	d8ec      	bhi.n	8001368 <DHT11_Read+0xa8>
	for (a = 0; a < 8; a++) {
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	3301      	adds	r3, #1
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2b07      	cmp	r3, #7
 8001398:	d998      	bls.n	80012cc <DHT11_Read+0xc>
		}
	}
	return b;
 800139a:	79bb      	ldrb	r3, [r7, #6]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000204 	.word	0x20000204
 80013a8:	20000208 	.word	0x20000208
 80013ac:	40010800 	.word	0x40010800

080013b0 <DHT11_READ_TEMP_AND_HUM>:

bool DHT11_READ_TEMP_AND_HUM() {
 80013b0:	b598      	push	{r3, r4, r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	if (DHT11_Start()) {
 80013b4:	f7ff ff14 	bl	80011e0 <DHT11_Start>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 8085 	beq.w	80014ca <DHT11_READ_TEMP_AND_HUM+0x11a>
		RHI = DHT11_Read(); // Relative humidity integral
 80013c0:	f7ff ff7e 	bl	80012c0 <DHT11_Read>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b41      	ldr	r3, [pc, #260]	@ (80014d0 <DHT11_READ_TEMP_AND_HUM+0x120>)
 80013ca:	701a      	strb	r2, [r3, #0]
		RHD = DHT11_Read(); // Relative humidity decimal
 80013cc:	f7ff ff78 	bl	80012c0 <DHT11_Read>
 80013d0:	4603      	mov	r3, r0
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b3f      	ldr	r3, [pc, #252]	@ (80014d4 <DHT11_READ_TEMP_AND_HUM+0x124>)
 80013d6:	701a      	strb	r2, [r3, #0]
		TCI = DHT11_Read(); // Celsius integral
 80013d8:	f7ff ff72 	bl	80012c0 <DHT11_Read>
 80013dc:	4603      	mov	r3, r0
 80013de:	461a      	mov	r2, r3
 80013e0:	4b3d      	ldr	r3, [pc, #244]	@ (80014d8 <DHT11_READ_TEMP_AND_HUM+0x128>)
 80013e2:	701a      	strb	r2, [r3, #0]
		TCD = DHT11_Read(); // Celsius decimal
 80013e4:	f7ff ff6c 	bl	80012c0 <DHT11_Read>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b3b      	ldr	r3, [pc, #236]	@ (80014dc <DHT11_READ_TEMP_AND_HUM+0x12c>)
 80013ee:	701a      	strb	r2, [r3, #0]
		SUM = DHT11_Read(); // Check sum
 80013f0:	f7ff ff66 	bl	80012c0 <DHT11_Read>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461a      	mov	r2, r3
 80013f8:	4b39      	ldr	r3, [pc, #228]	@ (80014e0 <DHT11_READ_TEMP_AND_HUM+0x130>)
 80013fa:	701a      	strb	r2, [r3, #0]
		if (RHI + RHD + TCI + TCD == SUM) {
 80013fc:	4b34      	ldr	r3, [pc, #208]	@ (80014d0 <DHT11_READ_TEMP_AND_HUM+0x120>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	4b34      	ldr	r3, [pc, #208]	@ (80014d4 <DHT11_READ_TEMP_AND_HUM+0x124>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4a33      	ldr	r2, [pc, #204]	@ (80014d8 <DHT11_READ_TEMP_AND_HUM+0x128>)
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	4413      	add	r3, r2
 800140e:	4a33      	ldr	r2, [pc, #204]	@ (80014dc <DHT11_READ_TEMP_AND_HUM+0x12c>)
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	4413      	add	r3, r2
 8001414:	4a32      	ldr	r2, [pc, #200]	@ (80014e0 <DHT11_READ_TEMP_AND_HUM+0x130>)
 8001416:	7812      	ldrb	r2, [r2, #0]
 8001418:	4293      	cmp	r3, r2
 800141a:	d154      	bne.n	80014c6 <DHT11_READ_TEMP_AND_HUM+0x116>
			// Can use RHI and TCI for any purposes if whole number only needed
			tCelsius = (float) TCI + (float) (TCD / 10.0);
 800141c:	4b2e      	ldr	r3, [pc, #184]	@ (80014d8 <DHT11_READ_TEMP_AND_HUM+0x128>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fc57 	bl	8000cd4 <__aeabi_ui2f>
 8001426:	4604      	mov	r4, r0
 8001428:	4b2c      	ldr	r3, [pc, #176]	@ (80014dc <DHT11_READ_TEMP_AND_HUM+0x12c>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f7fe ffe9 	bl	8000404 <__aeabi_i2d>
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b2b      	ldr	r3, [pc, #172]	@ (80014e4 <DHT11_READ_TEMP_AND_HUM+0x134>)
 8001438:	f7ff f978 	bl	800072c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fb40 	bl	8000ac8 <__aeabi_d2f>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fb91 	bl	8000b74 <__addsf3>
 8001452:	4603      	mov	r3, r0
 8001454:	461a      	mov	r2, r3
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <DHT11_READ_TEMP_AND_HUM+0x138>)
 8001458:	601a      	str	r2, [r3, #0]
			tFahrenheit = tCelsius * 9 / 5 + 32;
 800145a:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <DHT11_READ_TEMP_AND_HUM+0x138>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4923      	ldr	r1, [pc, #140]	@ (80014ec <DHT11_READ_TEMP_AND_HUM+0x13c>)
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fc8f 	bl	8000d84 <__aeabi_fmul>
 8001466:	4603      	mov	r3, r0
 8001468:	4921      	ldr	r1, [pc, #132]	@ (80014f0 <DHT11_READ_TEMP_AND_HUM+0x140>)
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff fd3e 	bl	8000eec <__aeabi_fdiv>
 8001470:	4603      	mov	r3, r0
 8001472:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fb7c 	bl	8000b74 <__addsf3>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <DHT11_READ_TEMP_AND_HUM+0x144>)
 8001482:	601a      	str	r2, [r3, #0]
			RH = (float) RHI + (float) (RHD / 10.0);
 8001484:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <DHT11_READ_TEMP_AND_HUM+0x120>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc23 	bl	8000cd4 <__aeabi_ui2f>
 800148e:	4604      	mov	r4, r0
 8001490:	4b10      	ldr	r3, [pc, #64]	@ (80014d4 <DHT11_READ_TEMP_AND_HUM+0x124>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7fe ffb5 	bl	8000404 <__aeabi_i2d>
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <DHT11_READ_TEMP_AND_HUM+0x134>)
 80014a0:	f7ff f944 	bl	800072c <__aeabi_ddiv>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff fb0c 	bl	8000ac8 <__aeabi_d2f>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4619      	mov	r1, r3
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff fb5d 	bl	8000b74 <__addsf3>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <DHT11_READ_TEMP_AND_HUM+0x148>)
 80014c0:	601a      	str	r2, [r3, #0]
			// Can use tCelsius, tFahrenheit and RH for any purposes
			return true;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e002      	b.n	80014cc <DHT11_READ_TEMP_AND_HUM+0x11c>
		}
		return false;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <DHT11_READ_TEMP_AND_HUM+0x11c>
	}
	return false;
 80014ca:	2300      	movs	r3, #0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	bd98      	pop	{r3, r4, r7, pc}
 80014d0:	200001fc 	.word	0x200001fc
 80014d4:	200001fd 	.word	0x200001fd
 80014d8:	200001fe 	.word	0x200001fe
 80014dc:	200001ff 	.word	0x200001ff
 80014e0:	20000200 	.word	0x20000200
 80014e4:	40240000 	.word	0x40240000
 80014e8:	2000020c 	.word	0x2000020c
 80014ec:	41100000 	.word	0x41100000
 80014f0:	40a00000 	.word	0x40a00000
 80014f4:	20000210 	.word	0x20000210
 80014f8:	20000214 	.word	0x20000214

080014fc <NRF24_DelayMicroSeconds>:
//Debugging UART handle
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec) {
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar * ((SystemCoreClock / 1000000) / 3);
 8001508:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <NRF24_DelayMicroSeconds+0x38>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <NRF24_DelayMicroSeconds+0x3c>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	0c9a      	lsrs	r2, r3, #18
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	60fb      	str	r3, [r7, #12]
	while (uSecVar--)
 800151c:	bf00      	nop
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1e5a      	subs	r2, r3, #1
 8001522:	60fa      	str	r2, [r7, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1fa      	bne.n	800151e <NRF24_DelayMicroSeconds+0x22>
		;
}
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	20000000 	.word	0x20000000
 8001538:	165e9f81 	.word	0x165e9f81

0800153c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	if (state)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d008      	beq.n	800155c <NRF24_csn+0x20>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 800154a:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <NRF24_csn+0x38>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a0a      	ldr	r2, [pc, #40]	@ (8001578 <NRF24_csn+0x3c>)
 8001550:	8811      	ldrh	r1, [r2, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	4618      	mov	r0, r3
 8001556:	f003 f892 	bl	800467e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 800155a:	e007      	b.n	800156c <NRF24_csn+0x30>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <NRF24_csn+0x38>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a05      	ldr	r2, [pc, #20]	@ (8001578 <NRF24_csn+0x3c>)
 8001562:	8811      	ldrh	r1, [r2, #0]
 8001564:	2200      	movs	r2, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f003 f889 	bl	800467e <HAL_GPIO_WritePin>
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000228 	.word	0x20000228
 8001578:	2000022c 	.word	0x2000022c

0800157c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
	if (state)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d008      	beq.n	800159c <NRF24_ce+0x20>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 800158a:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <NRF24_ce+0x38>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <NRF24_ce+0x3c>)
 8001590:	8811      	ldrh	r1, [r2, #0]
 8001592:	2201      	movs	r2, #1
 8001594:	4618      	mov	r0, r3
 8001596:	f003 f872 	bl	800467e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 800159a:	e007      	b.n	80015ac <NRF24_ce+0x30>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <NRF24_ce+0x38>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a05      	ldr	r2, [pc, #20]	@ (80015b8 <NRF24_ce+0x3c>)
 80015a2:	8811      	ldrh	r1, [r2, #0]
 80015a4:	2200      	movs	r2, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f003 f869 	bl	800467e <HAL_GPIO_WritePin>
}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000228 	.word	0x20000228
 80015b8:	2000022e 	.word	0x2000022e

080015bc <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff ffb8 	bl	800153c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg & 0x1F;
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	f003 031f 	and.w	r3, r3, #31
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80015d6:	f107 010c 	add.w	r1, r7, #12
 80015da:	2364      	movs	r3, #100	@ 0x64
 80015dc:	2201      	movs	r2, #1
 80015de:	480a      	ldr	r0, [pc, #40]	@ (8001608 <NRF24_read_register+0x4c>)
 80015e0:	f003 fd12 	bl	8005008 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	1c59      	adds	r1, r3, #1
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	2201      	movs	r2, #1
 80015ee:	4806      	ldr	r0, [pc, #24]	@ (8001608 <NRF24_read_register+0x4c>)
 80015f0:	f003 fe4d 	bl	800528e <HAL_SPI_Receive>
	retData = spiBuf[1];
 80015f4:	7b7b      	ldrb	r3, [r7, #13]
 80015f6:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f7ff ff9f 	bl	800153c <NRF24_csn>
	return retData;
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000230 	.word	0x20000230

0800160c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
 8001618:	4613      	mov	r3, r2
 800161a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800161c:	2000      	movs	r0, #0
 800161e:	f7ff ff8d 	bl	800153c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg & 0x1F;
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	f003 031f 	and.w	r3, r3, #31
 8001628:	b2db      	uxtb	r3, r3
 800162a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800162c:	f107 010c 	add.w	r1, r7, #12
 8001630:	2364      	movs	r3, #100	@ 0x64
 8001632:	2201      	movs	r2, #1
 8001634:	4808      	ldr	r0, [pc, #32]	@ (8001658 <NRF24_read_registerN+0x4c>)
 8001636:	f003 fce7 	bl	8005008 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800163a:	79bb      	ldrb	r3, [r7, #6]
 800163c:	b29a      	uxth	r2, r3
 800163e:	2364      	movs	r3, #100	@ 0x64
 8001640:	6839      	ldr	r1, [r7, #0]
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <NRF24_read_registerN+0x4c>)
 8001644:	f003 fe23 	bl	800528e <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8001648:	2001      	movs	r0, #1
 800164a:	f7ff ff77 	bl	800153c <NRF24_csn>
}
 800164e:	bf00      	nop
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000230 	.word	0x20000230

0800165c <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	460a      	mov	r2, r1
 8001666:	71fb      	strb	r3, [r7, #7]
 8001668:	4613      	mov	r3, r2
 800166a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff ff65 	bl	800153c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg | 0x20;
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	f043 0320 	orr.w	r3, r3, #32
 8001678:	b2db      	uxtb	r3, r3
 800167a:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 800167c:	79bb      	ldrb	r3, [r7, #6]
 800167e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8001680:	f107 010c 	add.w	r1, r7, #12
 8001684:	2364      	movs	r3, #100	@ 0x64
 8001686:	2202      	movs	r2, #2
 8001688:	4804      	ldr	r0, [pc, #16]	@ (800169c <NRF24_write_register+0x40>)
 800168a:	f003 fcbd 	bl	8005008 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800168e:	2001      	movs	r0, #1
 8001690:	f7ff ff54 	bl	800153c <NRF24_csn>
}
 8001694:	bf00      	nop
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000230 	.word	0x20000230

080016a0 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t *buf, uint8_t len) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
 80016ac:	4613      	mov	r3, r2
 80016ae:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80016b0:	2000      	movs	r0, #0
 80016b2:	f7ff ff43 	bl	800153c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg | 0x20;
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	f043 0320 	orr.w	r3, r3, #32
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80016c0:	f107 010c 	add.w	r1, r7, #12
 80016c4:	2364      	movs	r3, #100	@ 0x64
 80016c6:	2201      	movs	r2, #1
 80016c8:	4808      	ldr	r0, [pc, #32]	@ (80016ec <NRF24_write_registerN+0x4c>)
 80016ca:	f003 fc9d 	bl	8005008 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*) buf, len, 100);
 80016ce:	79bb      	ldrb	r3, [r7, #6]
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	2364      	movs	r3, #100	@ 0x64
 80016d4:	6839      	ldr	r1, [r7, #0]
 80016d6:	4805      	ldr	r0, [pc, #20]	@ (80016ec <NRF24_write_registerN+0x4c>)
 80016d8:	f003 fc96 	bl	8005008 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80016dc:	2001      	movs	r0, #1
 80016de:	f7ff ff2d 	bl	800153c <NRF24_csn>
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000230 	.word	0x20000230

080016f0 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void *buf, uint8_t len) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 80016fc:	2000      	movs	r0, #0
 80016fe:	f7ff ff1d 	bl	800153c <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8001702:	23a0      	movs	r3, #160	@ 0xa0
 8001704:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8001706:	f107 010f 	add.w	r1, r7, #15
 800170a:	2364      	movs	r3, #100	@ 0x64
 800170c:	2201      	movs	r2, #1
 800170e:	4808      	ldr	r0, [pc, #32]	@ (8001730 <NRF24_write_payload+0x40>)
 8001710:	f003 fc7a 	bl	8005008 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*) buf, len, 100);
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	b29a      	uxth	r2, r3
 8001718:	2364      	movs	r3, #100	@ 0x64
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	4804      	ldr	r0, [pc, #16]	@ (8001730 <NRF24_write_payload+0x40>)
 800171e:	f003 fc73 	bl	8005008 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8001722:	2001      	movs	r0, #1
 8001724:	f7ff ff0a 	bl	800153c <NRF24_csn>
}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000230 	.word	0x20000230

08001734 <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void *buf, uint8_t len) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8001740:	f000 fa84 	bl	8001c4c <NRF24_getPayloadSize>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	4293      	cmp	r3, r2
 800174c:	d303      	bcc.n	8001756 <NRF24_read_payload+0x22>
 800174e:	f000 fa7d 	bl	8001c4c <NRF24_getPayloadSize>
 8001752:	4603      	mov	r3, r0
 8001754:	e000      	b.n	8001758 <NRF24_read_payload+0x24>
 8001756:	78fb      	ldrb	r3, [r7, #3]
 8001758:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 800175a:	2000      	movs	r0, #0
 800175c:	f7ff feee 	bl	800153c <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8001760:	2361      	movs	r3, #97	@ 0x61
 8001762:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8001764:	f107 010e 	add.w	r1, r7, #14
 8001768:	2364      	movs	r3, #100	@ 0x64
 800176a:	2201      	movs	r2, #1
 800176c:	4808      	ldr	r0, [pc, #32]	@ (8001790 <NRF24_read_payload+0x5c>)
 800176e:	f003 fc4b 	bl	8005008 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, (uint8_t*) buf, data_len, 100);
 8001772:	7bfb      	ldrb	r3, [r7, #15]
 8001774:	b29a      	uxth	r2, r3
 8001776:	2364      	movs	r3, #100	@ 0x64
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <NRF24_read_payload+0x5c>)
 800177c:	f003 fd87 	bl	800528e <HAL_SPI_Receive>
	NRF24_csn(1);
 8001780:	2001      	movs	r0, #1
 8001782:	f7ff fedb 	bl	800153c <NRF24_csn>
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000230 	.word	0x20000230

08001794 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void) {
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8001798:	21ff      	movs	r1, #255	@ 0xff
 800179a:	20e1      	movs	r0, #225	@ 0xe1
 800179c:	f7ff ff5e 	bl	800165c <NRF24_write_register>
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80017a8:	21ff      	movs	r1, #255	@ 0xff
 80017aa:	20e2      	movs	r0, #226	@ 0xe2
 80017ac:	f7ff ff56 	bl	800165c <NRF24_write_register>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80017ba:	2007      	movs	r0, #7
 80017bc:	f7ff fefe 	bl	80015bc <NRF24_read_register>
 80017c0:	4603      	mov	r3, r0
 80017c2:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80017c4:	79fb      	ldrb	r3, [r7, #7]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin,
		uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI) {
 80017d0:	b082      	sub	sp, #8
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	460b      	mov	r3, r1
 80017de:	807b      	strh	r3, [r7, #2]
 80017e0:	4613      	mov	r3, r2
 80017e2:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80017e4:	4b66      	ldr	r3, [pc, #408]	@ (8001980 <NRF24_begin+0x1b0>)
 80017e6:	4618      	mov	r0, r3
 80017e8:	f107 031c 	add.w	r3, r7, #28
 80017ec:	2258      	movs	r2, #88	@ 0x58
 80017ee:	4619      	mov	r1, r3
 80017f0:	f006 fa6f 	bl	8007cd2 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 80017f4:	4a63      	ldr	r2, [pc, #396]	@ (8001984 <NRF24_begin+0x1b4>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 80017fa:	4a63      	ldr	r2, [pc, #396]	@ (8001988 <NRF24_begin+0x1b8>)
 80017fc:	887b      	ldrh	r3, [r7, #2]
 80017fe:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8001800:	4a62      	ldr	r2, [pc, #392]	@ (800198c <NRF24_begin+0x1bc>)
 8001802:	883b      	ldrh	r3, [r7, #0]
 8001804:	8013      	strh	r3, [r2, #0]

	//Put pins to idle state
	NRF24_csn(1);
 8001806:	2001      	movs	r0, #1
 8001808:	f7ff fe98 	bl	800153c <NRF24_csn>
	NRF24_ce(0);
 800180c:	2000      	movs	r0, #0
 800180e:	f7ff feb5 	bl	800157c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8001812:	2005      	movs	r0, #5
 8001814:	f002 f9b4 	bl	8003b80 <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8001818:	2108      	movs	r1, #8
 800181a:	2000      	movs	r0, #0
 800181c:	f7ff ff1e 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8001820:	213f      	movs	r1, #63	@ 0x3f
 8001822:	2001      	movs	r0, #1
 8001824:	f7ff ff1a 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8001828:	2103      	movs	r1, #3
 800182a:	2002      	movs	r0, #2
 800182c:	f7ff ff16 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8001830:	2103      	movs	r1, #3
 8001832:	2003      	movs	r0, #3
 8001834:	f7ff ff12 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8001838:	2103      	movs	r1, #3
 800183a:	2004      	movs	r0, #4
 800183c:	f7ff ff0e 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8001840:	2102      	movs	r1, #2
 8001842:	2005      	movs	r0, #5
 8001844:	f7ff ff0a 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8001848:	210f      	movs	r1, #15
 800184a:	2006      	movs	r0, #6
 800184c:	f7ff ff06 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8001850:	210e      	movs	r1, #14
 8001852:	2007      	movs	r0, #7
 8001854:	f7ff ff02 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8001858:	2100      	movs	r1, #0
 800185a:	2008      	movs	r0, #8
 800185c:	f7ff fefe 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8001860:	2100      	movs	r1, #0
 8001862:	2009      	movs	r0, #9
 8001864:	f7ff fefa 	bl	800165c <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4] = 0xE7;
 8001868:	23e7      	movs	r3, #231	@ 0xe7
 800186a:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xE7;
 800186c:	23e7      	movs	r3, #231	@ 0xe7
 800186e:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xE7;
 8001870:	23e7      	movs	r3, #231	@ 0xe7
 8001872:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xE7;
 8001874:	23e7      	movs	r3, #231	@ 0xe7
 8001876:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xE7;
 8001878:	23e7      	movs	r3, #231	@ 0xe7
 800187a:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	2205      	movs	r2, #5
 8001882:	4619      	mov	r1, r3
 8001884:	200a      	movs	r0, #10
 8001886:	f7ff ff0b 	bl	80016a0 <NRF24_write_registerN>
	pipeAddrVar[4] = 0xC2;
 800188a:	23c2      	movs	r3, #194	@ 0xc2
 800188c:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xC2;
 800188e:	23c2      	movs	r3, #194	@ 0xc2
 8001890:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xC2;
 8001892:	23c2      	movs	r3, #194	@ 0xc2
 8001894:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xC2;
 8001896:	23c2      	movs	r3, #194	@ 0xc2
 8001898:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xC2;
 800189a:	23c2      	movs	r3, #194	@ 0xc2
 800189c:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	2205      	movs	r2, #5
 80018a4:	4619      	mov	r1, r3
 80018a6:	200b      	movs	r0, #11
 80018a8:	f7ff fefa 	bl	80016a0 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80018ac:	21c3      	movs	r1, #195	@ 0xc3
 80018ae:	200c      	movs	r0, #12
 80018b0:	f7ff fed4 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80018b4:	21c4      	movs	r1, #196	@ 0xc4
 80018b6:	200d      	movs	r0, #13
 80018b8:	f7ff fed0 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80018bc:	21c5      	movs	r1, #197	@ 0xc5
 80018be:	200e      	movs	r0, #14
 80018c0:	f7ff fecc 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80018c4:	21c6      	movs	r1, #198	@ 0xc6
 80018c6:	200f      	movs	r0, #15
 80018c8:	f7ff fec8 	bl	800165c <NRF24_write_register>
	pipeAddrVar[4] = 0xE7;
 80018cc:	23e7      	movs	r3, #231	@ 0xe7
 80018ce:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xE7;
 80018d0:	23e7      	movs	r3, #231	@ 0xe7
 80018d2:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xE7;
 80018d4:	23e7      	movs	r3, #231	@ 0xe7
 80018d6:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xE7;
 80018d8:	23e7      	movs	r3, #231	@ 0xe7
 80018da:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xE7;
 80018dc:	23e7      	movs	r3, #231	@ 0xe7
 80018de:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 80018e0:	f107 0308 	add.w	r3, r7, #8
 80018e4:	2205      	movs	r2, #5
 80018e6:	4619      	mov	r1, r3
 80018e8:	2010      	movs	r0, #16
 80018ea:	f7ff fed9 	bl	80016a0 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 80018ee:	2100      	movs	r1, #0
 80018f0:	2011      	movs	r0, #17
 80018f2:	f7ff feb3 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 80018f6:	2100      	movs	r1, #0
 80018f8:	2012      	movs	r0, #18
 80018fa:	f7ff feaf 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 80018fe:	2100      	movs	r1, #0
 8001900:	2013      	movs	r0, #19
 8001902:	f7ff feab 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001906:	2100      	movs	r1, #0
 8001908:	2014      	movs	r0, #20
 800190a:	f7ff fea7 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800190e:	2100      	movs	r1, #0
 8001910:	2015      	movs	r0, #21
 8001912:	f7ff fea3 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8001916:	2100      	movs	r1, #0
 8001918:	2016      	movs	r0, #22
 800191a:	f7ff fe9f 	bl	800165c <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 800191e:	f000 fb11 	bl	8001f44 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8001922:	2100      	movs	r1, #0
 8001924:	201c      	movs	r0, #28
 8001926:	f7ff fe99 	bl	800165c <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800192a:	2100      	movs	r1, #0
 800192c:	201d      	movs	r0, #29
 800192e:	f7ff fe95 	bl	800165c <NRF24_write_register>
	printRadioSettings();
 8001932:	f000 fb21 	bl	8001f78 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8001936:	210f      	movs	r1, #15
 8001938:	200f      	movs	r0, #15
 800193a:	f000 f941 	bl	8001bc0 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800193e:	2003      	movs	r0, #3
 8001940:	f000 f9ae 	bl	8001ca0 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8001944:	2001      	movs	r0, #1
 8001946:	f000 f9e5 	bl	8001d14 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 800194a:	2002      	movs	r0, #2
 800194c:	f000 fa28 	bl	8001da0 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8001950:	f000 f98e 	bl	8001c70 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8001954:	2020      	movs	r0, #32
 8001956:	f000 f963 	bl	8001c20 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 800195a:	f000 faea 	bl	8001f32 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800195e:	204c      	movs	r0, #76	@ 0x4c
 8001960:	f000 f949 	bl	8001bf6 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8001964:	f7ff ff16 	bl	8001794 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001968:	f7ff ff1c 	bl	80017a4 <NRF24_flush_rx>

	NRF24_powerDown();
 800196c:	f000 fa40 	bl	8001df0 <NRF24_powerDown>

}
 8001970:	bf00      	nop
 8001972:	3710      	adds	r7, #16
 8001974:	46bd      	mov	sp, r7
 8001976:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800197a:	b002      	add	sp, #8
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20000230 	.word	0x20000230
 8001984:	20000228 	.word	0x20000228
 8001988:	2000022c 	.word	0x2000022c
 800198c:	2000022e 	.word	0x2000022e

08001990 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void) {
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG,
			NRF24_read_register(REG_CONFIG) | (1UL << 1) | (1UL << 0));
 8001994:	2000      	movs	r0, #0
 8001996:	f7ff fe11 	bl	80015bc <NRF24_read_register>
 800199a:	4603      	mov	r3, r0
	NRF24_write_register(REG_CONFIG,
 800199c:	f043 0303 	orr.w	r3, r3, #3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	4619      	mov	r1, r3
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fe59 	bl	800165c <NRF24_write_register>
	//Restore pipe 0 address if exists
	if (pipe0_reading_address)
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <NRF24_startListening+0x48>)
 80019ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	d004      	beq.n	80019be <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0,
 80019b4:	2205      	movs	r2, #5
 80019b6:	4908      	ldr	r1, [pc, #32]	@ (80019d8 <NRF24_startListening+0x48>)
 80019b8:	200a      	movs	r0, #10
 80019ba:	f7ff fe71 	bl	80016a0 <NRF24_write_registerN>
				(uint8_t*) (&pipe0_reading_address), 5);

	//Flush buffers
	NRF24_flush_tx();
 80019be:	f7ff fee9 	bl	8001794 <NRF24_flush_tx>
	NRF24_flush_rx();
 80019c2:	f7ff feef 	bl	80017a4 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 80019c6:	2001      	movs	r0, #1
 80019c8:	f7ff fdd8 	bl	800157c <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 80019cc:	2096      	movs	r0, #150	@ 0x96
 80019ce:	f7ff fd95 	bl	80014fc <NRF24_DelayMicroSeconds>
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000218 	.word	0x20000218

080019dc <NRF24_stopListening>:
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff fdcb 	bl	800157c <NRF24_ce>
	NRF24_flush_tx();
 80019e6:	f7ff fed5 	bl	8001794 <NRF24_flush_tx>
	NRF24_flush_rx();
 80019ea:	f7ff fedb 	bl	80017a4 <NRF24_flush_rx>
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write(const void *buf, uint8_t len) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8001a00:	f000 fa97 	bl	8001f32 <NRF24_resetStatus>
	NRF24_startWrite(buf, len);
 8001a04:	78fb      	ldrb	r3, [r7, #3]
 8001a06:	4619      	mov	r1, r3
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 fa30 	bl	8001e6e <NRF24_startWrite>
	//Data monitor
	uint8_t observe_tx;
	uint8_t status;
	uint32_t sent_at = HAL_GetTick();
 8001a0e:	f002 f8ad 	bl	8003b6c <HAL_GetTick>
 8001a12:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8001a14:	230a      	movs	r3, #10
 8001a16:	613b      	str	r3, [r7, #16]
	do {
		NRF24_read_registerN(REG_OBSERVE_TX, &observe_tx, 1);
 8001a18:	f107 030d 	add.w	r3, r7, #13
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4619      	mov	r1, r3
 8001a20:	2008      	movs	r0, #8
 8001a22:	f7ff fdf3 	bl	800160c <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8001a26:	f7ff fec5 	bl	80017b4 <NRF24_get_status>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	73fb      	strb	r3, [r7, #15]
	} while (!(status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT)))
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
			&& (HAL_GetTick() - sent_at < timeout));
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d107      	bne.n	8001a48 <NRF24_write+0x54>
 8001a38:	f002 f898 	bl	8003b6c <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d8e7      	bhi.n	8001a18 <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
	NRF24_whatHappened(&tx_ok, &tx_fail, &ack_payload_available);
 8001a48:	f107 010b 	add.w	r1, r7, #11
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	4a0c      	ldr	r2, [pc, #48]	@ (8001a84 <NRF24_write+0x90>)
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 fa3a 	bl	8001ecc <NRF24_whatHappened>
	retStatus = tx_ok;
 8001a58:	7b3b      	ldrb	r3, [r7, #12]
 8001a5a:	73bb      	strb	r3, [r7, #14]
	if (ack_payload_available) {
 8001a5c:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <NRF24_write+0x90>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <NRF24_write+0x7c>
		ack_payload_length = NRF24_getDynamicPayloadSize();
 8001a64:	f000 f8fc 	bl	8001c60 <NRF24_getDynamicPayloadSize>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <NRF24_write+0x94>)
 8001a6e:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 8001a70:	f000 f80c 	bl	8001a8c <NRF24_available>
	NRF24_flush_tx();
 8001a74:	f7ff fe8e 	bl	8001794 <NRF24_flush_tx>
	return retStatus;
 8001a78:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000220 	.word	0x20000220
 8001a88:	20000221 	.word	0x20000221

08001a8c <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8001a90:	2000      	movs	r0, #0
 8001a92:	f000 f9bc 	bl	8001e0e <NRF24_availablePipe>
 8001a96:	4603      	mov	r3, r0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <NRF24_read>:
//17. Read received data
bool NRF24_read(void *buf, uint8_t len) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload(buf, len);
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff fe41 	bl	8001734 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001ab2:	2017      	movs	r0, #23
 8001ab4:	f7ff fd82 	bl	80015bc <NRF24_read_register>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8001ac0:	f7ff fe70 	bl	80017a4 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001ac4:	f000 f8cc 	bl	8001c60 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	bf14      	ite	ne
 8001ace:	2301      	movne	r3, #1
 8001ad0:	2300      	moveq	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address) {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t*) (&address), 5);
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	2205      	movs	r2, #5
 8001aea:	4619      	mov	r1, r3
 8001aec:	200a      	movs	r0, #10
 8001aee:	f7ff fdd7 	bl	80016a0 <NRF24_write_registerN>
	NRF24_write_registerN(REG_TX_ADDR, (uint8_t*) (&address), 5);
 8001af2:	463b      	mov	r3, r7
 8001af4:	2205      	movs	r2, #5
 8001af6:	4619      	mov	r1, r3
 8001af8:	2010      	movs	r0, #16
 8001afa:	f7ff fdd1 	bl	80016a0 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 8001afe:	2320      	movs	r3, #32
 8001b00:	73fb      	strb	r3, [r7, #15]
	NRF24_write_register(REG_RX_PW_P0, MIN(payload_size, max_payload_size));
 8001b02:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <NRF24_openWritingPipe+0x44>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	bf28      	it	cs
 8001b0c:	4613      	movcs	r3, r2
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	4619      	mov	r1, r3
 8001b12:	2011      	movs	r0, #17
 8001b14:	f7ff fda2 	bl	800165c <NRF24_write_register>
}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000222 	.word	0x20000222

08001b24 <NRF24_openReadingPipe>:
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address) {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4601      	mov	r1, r0
 8001b2c:	e9c7 2300 	strd	r2, r3, [r7]
 8001b30:	460b      	mov	r3, r1
 8001b32:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d104      	bne.n	8001b44 <NRF24_openReadingPipe+0x20>
		pipe0_reading_address = address;
 8001b3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b3e:	491c      	ldr	r1, [pc, #112]	@ (8001bb0 <NRF24_openReadingPipe+0x8c>)
 8001b40:	e9c1 2300 	strd	r2, r3, [r1]

	if (number <= 6) {
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	2b06      	cmp	r3, #6
 8001b48:	d82d      	bhi.n	8001ba6 <NRF24_openReadingPipe+0x82>
		if (number < 2) {
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d808      	bhi.n	8001b62 <NRF24_openReadingPipe+0x3e>
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number],
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	4a18      	ldr	r2, [pc, #96]	@ (8001bb4 <NRF24_openReadingPipe+0x90>)
 8001b54:	5cd3      	ldrb	r3, [r2, r3]
 8001b56:	4639      	mov	r1, r7
 8001b58:	2205      	movs	r2, #5
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fda0 	bl	80016a0 <NRF24_write_registerN>
 8001b60:	e007      	b.n	8001b72 <NRF24_openReadingPipe+0x4e>
					(uint8_t*) (&address), 5);
		} else {
			NRF24_write_registerN(NRF24_ADDR_REGS[number],
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	4a13      	ldr	r2, [pc, #76]	@ (8001bb4 <NRF24_openReadingPipe+0x90>)
 8001b66:	5cd3      	ldrb	r3, [r2, r3]
 8001b68:	4639      	mov	r1, r7
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff fd97 	bl	80016a0 <NRF24_write_registerN>
					(uint8_t*) (&address), 1);
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number], payload_size);
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	4a10      	ldr	r2, [pc, #64]	@ (8001bb8 <NRF24_openReadingPipe+0x94>)
 8001b76:	5cd3      	ldrb	r3, [r2, r3]
 8001b78:	4a10      	ldr	r2, [pc, #64]	@ (8001bbc <NRF24_openReadingPipe+0x98>)
 8001b7a:	7812      	ldrb	r2, [r2, #0]
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fd6c 	bl	800165c <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR,
				NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 8001b84:	2002      	movs	r0, #2
 8001b86:	f7ff fd19 	bl	80015bc <NRF24_read_register>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	b25a      	sxtb	r2, r3
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2101      	movs	r1, #1
 8001b92:	fa01 f303 	lsl.w	r3, r1, r3
 8001b96:	b25b      	sxtb	r3, r3
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	b25b      	sxtb	r3, r3
		NRF24_write_register(REG_EN_RXADDR,
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	2002      	movs	r0, #2
 8001ba2:	f7ff fd5b 	bl	800165c <NRF24_write_register>
	}

}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000218 	.word	0x20000218
 8001bb4:	0800bb54 	.word	0x0800bb54
 8001bb8:	0800bb5c 	.word	0x0800bb5c
 8001bbc:	20000222 	.word	0x20000222

08001bc0 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460a      	mov	r2, r1
 8001bca:	71fb      	strb	r3, [r7, #7]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,
			(delay & 0xf) << BIT_ARD | (count & 0xf) << BIT_ARC);
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	b25a      	sxtb	r2, r3
 8001bd6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	b25b      	sxtb	r3, r3
 8001be0:	4313      	orrs	r3, r2
 8001be2:	b25b      	sxtb	r3, r3
	NRF24_write_register(REG_SETUP_RETR,
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4619      	mov	r1, r3
 8001be8:	2004      	movs	r0, #4
 8001bea:	f7ff fd37 	bl	800165c <NRF24_write_register>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel) {
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8001c00:	237f      	movs	r3, #127	@ 0x7f
 8001c02:	73fb      	strb	r3, [r7, #15]
	NRF24_write_register(REG_RF_CH, MIN(channel, max_channel));
 8001c04:	7bfa      	ldrb	r2, [r7, #15]
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	bf28      	it	cs
 8001c0c:	4613      	movcs	r3, r2
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	4619      	mov	r1, r3
 8001c12:	2005      	movs	r0, #5
 8001c14:	f7ff fd22 	bl	800165c <NRF24_write_register>
}
 8001c18:	bf00      	nop
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size) {
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8001c2a:	2320      	movs	r3, #32
 8001c2c:	73fb      	strb	r3, [r7, #15]
	payload_size = MIN(size, max_payload_size);
 8001c2e:	7bfa      	ldrb	r2, [r7, #15]
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	4293      	cmp	r3, r2
 8001c34:	bf28      	it	cs
 8001c36:	4613      	movcs	r3, r2
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <NRF24_setPayloadSize+0x28>)
 8001c3c:	701a      	strb	r2, [r3, #0]
}
 8001c3e:	bf00      	nop
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	20000222 	.word	0x20000222

08001c4c <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
	return payload_size;
 8001c50:	4b02      	ldr	r3, [pc, #8]	@ (8001c5c <NRF24_getPayloadSize+0x10>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	20000222 	.word	0x20000222

08001c60 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8001c64:	2060      	movs	r0, #96	@ 0x60
 8001c66:	f7ff fca9 	bl	80015bc <NRF24_read_register>
 8001c6a:	4603      	mov	r3, r0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <NRF24_disableDynamicPayloads>:
			NRF24_read_register(
					REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
	dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,
			NRF24_read_register(REG_FEATURE) & ~(_BV(BIT_EN_DPL)));
 8001c74:	201d      	movs	r0, #29
 8001c76:	f7ff fca1 	bl	80015bc <NRF24_read_register>
 8001c7a:	4603      	mov	r3, r0
	NRF24_write_register(REG_FEATURE,
 8001c7c:	f023 0304 	bic.w	r3, r3, #4
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	4619      	mov	r1, r3
 8001c84:	201d      	movs	r0, #29
 8001c86:	f7ff fce9 	bl	800165c <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD, 0);
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	201c      	movs	r0, #28
 8001c8e:	f7ff fce5 	bl	800165c <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8001c92:	4b02      	ldr	r3, [pc, #8]	@ (8001c9c <NRF24_disableDynamicPayloads+0x2c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000223 	.word	0x20000223

08001ca0 <NRF24_setPALevel>:
		}
		NRF24_write_register( REG_EN_AA, en_aa);
	}
}
//30. Set transmit power level
void NRF24_setPALevel(rf24_pa_dbm_e level) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP);
 8001caa:	2006      	movs	r0, #6
 8001cac:	f7ff fc86 	bl	80015bc <NRF24_read_register>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	73fb      	strb	r3, [r7, #15]
	setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	f023 0306 	bic.w	r3, r3, #6
 8001cba:	73fb      	strb	r3, [r7, #15]

	// switch uses RAM (evil!)
	if (level == RF24_PA_0dB) {
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	2b03      	cmp	r3, #3
 8001cc0:	d104      	bne.n	8001ccc <NRF24_setPALevel+0x2c>
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	f043 0306 	orr.w	r3, r3, #6
 8001cc8:	73fb      	strb	r3, [r7, #15]
 8001cca:	e019      	b.n	8001d00 <NRF24_setPALevel+0x60>
	} else if (level == RF24_PA_m6dB) {
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d104      	bne.n	8001cdc <NRF24_setPALevel+0x3c>
		setup |= _BV(RF_PWR_HIGH);
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	73fb      	strb	r3, [r7, #15]
 8001cda:	e011      	b.n	8001d00 <NRF24_setPALevel+0x60>
	} else if (level == RF24_PA_m12dB) {
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d104      	bne.n	8001cec <NRF24_setPALevel+0x4c>
		setup |= _BV(RF_PWR_LOW);
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	73fb      	strb	r3, [r7, #15]
 8001cea:	e009      	b.n	8001d00 <NRF24_setPALevel+0x60>
	} else if (level == RF24_PA_m18dB) {
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d006      	beq.n	8001d00 <NRF24_setPALevel+0x60>
		// nothing
	} else if (level == RF24_PA_ERROR) {
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d103      	bne.n	8001d00 <NRF24_setPALevel+0x60>
		// On error, go to maximum PA
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	f043 0306 	orr.w	r3, r3, #6
 8001cfe:	73fb      	strb	r3, [r7, #15]
	}

	NRF24_write_register( REG_RF_SETUP, setup);
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	4619      	mov	r1, r3
 8001d04:	2006      	movs	r0, #6
 8001d06:	f7ff fca9 	bl	800165c <NRF24_write_register>
}
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <NRF24_setDataRate>:
	}

	return result;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	73fb      	strb	r3, [r7, #15]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP);
 8001d22:	2006      	movs	r0, #6
 8001d24:	f7ff fc4a 	bl	80015bc <NRF24_read_register>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	73bb      	strb	r3, [r7, #14]

	// HIGH and LOW '00' is 1Mbs - our default
	wide_band = false;
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <NRF24_setDataRate+0x88>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
	setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH));
 8001d32:	7bbb      	ldrb	r3, [r7, #14]
 8001d34:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001d38:	73bb      	strb	r3, [r7, #14]
	if (speed == RF24_250KBPS) {
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d107      	bne.n	8001d50 <NRF24_setDataRate+0x3c>
		// Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
		// Making it '10'.
		wide_band = false;
 8001d40:	4b16      	ldr	r3, [pc, #88]	@ (8001d9c <NRF24_setDataRate+0x88>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	701a      	strb	r2, [r3, #0]
		setup |= _BV(RF_DR_LOW);
 8001d46:	7bbb      	ldrb	r3, [r7, #14]
 8001d48:	f043 0320 	orr.w	r3, r3, #32
 8001d4c:	73bb      	strb	r3, [r7, #14]
 8001d4e:	e00d      	b.n	8001d6c <NRF24_setDataRate+0x58>
	} else {
		// Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
		// Making it '01'
		if (speed == RF24_2MBPS) {
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d107      	bne.n	8001d66 <NRF24_setDataRate+0x52>
			wide_band = true;
 8001d56:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <NRF24_setDataRate+0x88>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]
			setup |= _BV(RF_DR_HIGH);
 8001d5c:	7bbb      	ldrb	r3, [r7, #14]
 8001d5e:	f043 0308 	orr.w	r3, r3, #8
 8001d62:	73bb      	strb	r3, [r7, #14]
 8001d64:	e002      	b.n	8001d6c <NRF24_setDataRate+0x58>
		} else {
			// 1Mbs
			wide_band = false;
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <NRF24_setDataRate+0x88>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	701a      	strb	r2, [r3, #0]
		}
	}
	NRF24_write_register(REG_RF_SETUP, setup);
 8001d6c:	7bbb      	ldrb	r3, [r7, #14]
 8001d6e:	4619      	mov	r1, r3
 8001d70:	2006      	movs	r0, #6
 8001d72:	f7ff fc73 	bl	800165c <NRF24_write_register>

	// Verify our result
	if (NRF24_read_register(REG_RF_SETUP) == setup) {
 8001d76:	2006      	movs	r0, #6
 8001d78:	f7ff fc20 	bl	80015bc <NRF24_read_register>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	7bbb      	ldrb	r3, [r7, #14]
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d102      	bne.n	8001d8c <NRF24_setDataRate+0x78>
		result = true;
 8001d86:	2301      	movs	r3, #1
 8001d88:	73fb      	strb	r3, [r7, #15]
 8001d8a:	e002      	b.n	8001d92 <NRF24_setDataRate+0x7e>
	} else {
		wide_band = false;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	@ (8001d9c <NRF24_setDataRate+0x88>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
	}

	return result;
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000224 	.word	0x20000224

08001da0 <NRF24_setCRCLength>:
		result = RF24_1MBPS;
	}
	return result;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG)
 8001daa:	2000      	movs	r0, #0
 8001dac:	f7ff fc06 	bl	80015bc <NRF24_read_register>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f023 030c 	bic.w	r3, r3, #12
 8001db6:	73fb      	strb	r3, [r7, #15]
			& ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC));

	// switch uses RAM
	if (length == RF24_CRC_DISABLED) {
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00f      	beq.n	8001dde <NRF24_setCRCLength+0x3e>
		// Do nothing, we turned it off above.
	} else if (length == RF24_CRC_8) {
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d104      	bne.n	8001dce <NRF24_setCRCLength+0x2e>
		config |= _BV(BIT_EN_CRC);
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	f043 0308 	orr.w	r3, r3, #8
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	e007      	b.n	8001dde <NRF24_setCRCLength+0x3e>
	} else {
		config |= _BV(BIT_EN_CRC);
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	f043 0308 	orr.w	r3, r3, #8
 8001dd4:	73fb      	strb	r3, [r7, #15]
		config |= _BV(BIT_CRCO);
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	73fb      	strb	r3, [r7, #15]
	}
	NRF24_write_register( REG_CONFIG, config);
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	4619      	mov	r1, r3
 8001de2:	2000      	movs	r0, #0
 8001de4:	f7ff fc3a 	bl	800165c <NRF24_write_register>
}
 8001de8:	bf00      	nop
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <NRF24_powerDown>:
void NRF24_powerUp(void) {
	NRF24_write_register(REG_CONFIG,
			NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,
			NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001df4:	2000      	movs	r0, #0
 8001df6:	f7ff fbe1 	bl	80015bc <NRF24_read_register>
 8001dfa:	4603      	mov	r3, r0
	NRF24_write_register(REG_CONFIG,
 8001dfc:	f023 0302 	bic.w	r3, r3, #2
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	4619      	mov	r1, r3
 8001e04:	2000      	movs	r0, #0
 8001e06:	f7ff fc29 	bl	800165c <NRF24_write_register>
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t *pipe_num) {
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001e16:	f7ff fccd 	bl	80017b4 <NRF24_get_status>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	73fb      	strb	r3, [r7, #15]

	bool result = (status & _BV(BIT_RX_DR));
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	bf14      	ite	ne
 8001e28:	2301      	movne	r3, #1
 8001e2a:	2300      	moveq	r3, #0
 8001e2c:	73bb      	strb	r3, [r7, #14]

	if (result) {
 8001e2e:	7bbb      	ldrb	r3, [r7, #14]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d017      	beq.n	8001e64 <NRF24_availablePipe+0x56>
		// If the caller wants the pipe number, include that
		if (pipe_num)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <NRF24_availablePipe+0x3c>
			*pipe_num = (status >> BIT_RX_P_NO) & 0x7;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	085b      	lsrs	r3, r3, #1
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	701a      	strb	r2, [r3, #0]

		// Clear the status bit
		NRF24_write_register(REG_STATUS, _BV(BIT_RX_DR));
 8001e4a:	2140      	movs	r1, #64	@ 0x40
 8001e4c:	2007      	movs	r0, #7
 8001e4e:	f7ff fc05 	bl	800165c <NRF24_write_register>

		// Handle ack payload receipt
		if (status & _BV(BIT_TX_DS)) {
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	f003 0320 	and.w	r3, r3, #32
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <NRF24_availablePipe+0x56>
			NRF24_write_register(REG_STATUS, _BV(BIT_TX_DS));
 8001e5c:	2120      	movs	r1, #32
 8001e5e:	2007      	movs	r0, #7
 8001e60:	f7ff fbfc 	bl	800165c <NRF24_write_register>
		}
	}
	return result;
 8001e64:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite(const void *buf, uint8_t len) {
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	70fb      	strb	r3, [r7, #3]
	// Transmitter power-up
	NRF24_ce(0);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7ff fb7e 	bl	800157c <NRF24_ce>
	NRF24_write_register(REG_CONFIG,
			(NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP))
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7ff fb9b 	bl	80015bc <NRF24_read_register>
 8001e86:	4603      	mov	r3, r0
					& ~_BV(BIT_PRIM_RX));
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	b2db      	uxtb	r3, r3
	NRF24_write_register(REG_CONFIG,
 8001e8e:	f023 0301 	bic.w	r3, r3, #1
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	4619      	mov	r1, r3
 8001e96:	2000      	movs	r0, #0
 8001e98:	f7ff fbe0 	bl	800165c <NRF24_write_register>
	NRF24_ce(1);
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	f7ff fb6d 	bl	800157c <NRF24_ce>
	NRF24_DelayMicroSeconds(150);
 8001ea2:	2096      	movs	r0, #150	@ 0x96
 8001ea4:	f7ff fb2a 	bl	80014fc <NRF24_DelayMicroSeconds>

	// Send the payload
	NRF24_write_payload(buf, len);
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fc1f 	bl	80016f0 <NRF24_write_payload>

	// Enable Tx for 15usec
	NRF24_ce(1);
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f7ff fb62 	bl	800157c <NRF24_ce>
	NRF24_DelayMicroSeconds(15);
 8001eb8:	200f      	movs	r0, #15
 8001eba:	f7ff fb1f 	bl	80014fc <NRF24_DelayMicroSeconds>
	NRF24_ce(0);
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f7ff fb5c 	bl	800157c <NRF24_ce>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <NRF24_whatHappened>:
	bool result = ack_payload_available;
	ack_payload_available = false;
	return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok, bool *tx_fail, bool *rx_ready) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001ed8:	f7ff fc6c 	bl	80017b4 <NRF24_get_status>
 8001edc:	4603      	mov	r3, r0
 8001ede:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,
 8001ee6:	2170      	movs	r1, #112	@ 0x70
 8001ee8:	2007      	movs	r0, #7
 8001eea:	f7ff fbb7 	bl	800165c <NRF24_write_register>
			_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT));
	// Report to the user what happened
	*tx_ok = status & _BV(BIT_TX_DS);
 8001eee:	7dfb      	ldrb	r3, [r7, #23]
 8001ef0:	f003 0320 	and.w	r3, r3, #32
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	bf14      	ite	ne
 8001ef8:	2301      	movne	r3, #1
 8001efa:	2300      	moveq	r3, #0
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	701a      	strb	r2, [r3, #0]
	*tx_fail = status & _BV(BIT_MAX_RT);
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
 8001f04:	f003 0310 	and.w	r3, r3, #16
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	bf14      	ite	ne
 8001f0c:	2301      	movne	r3, #1
 8001f0e:	2300      	moveq	r3, #0
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	701a      	strb	r2, [r3, #0]
	*rx_ready = status & _BV(BIT_RX_DR);
 8001f16:	7dfb      	ldrb	r3, [r7, #23]
 8001f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	bf14      	ite	ne
 8001f20:	2301      	movne	r3, #1
 8001f22:	2300      	moveq	r3, #0
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	701a      	strb	r2, [r3, #0]
}
 8001f2a:	bf00      	nop
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <NRF24_resetStatus>:
bool NRF24_testRPD(void) {
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,
 8001f36:	2170      	movs	r1, #112	@ 0x70
 8001f38:	2007      	movs	r0, #7
 8001f3a:	f7ff fb8f 	bl	800165c <NRF24_write_register>
			_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT));
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f7ff faf6 	bl	800153c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8001f50:	2350      	movs	r3, #80	@ 0x50
 8001f52:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8001f54:	2373      	movs	r3, #115	@ 0x73
 8001f56:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8001f58:	1d39      	adds	r1, r7, #4
 8001f5a:	2364      	movs	r3, #100	@ 0x64
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	4805      	ldr	r0, [pc, #20]	@ (8001f74 <NRF24_ACTIVATE_cmd+0x30>)
 8001f60:	f003 f852 	bl	8005008 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8001f64:	2001      	movs	r0, #1
 8001f66:	f7ff fae9 	bl	800153c <NRF24_csn>
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20000230 	.word	0x20000230

08001f78 <printRadioSettings>:
//48. Get AckPayload Size
uint8_t NRF24_GetAckPayloadSize(void) {
	return ack_payload_length;
}

void printRadioSettings(void) {
 8001f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f7a:	b0a1      	sub	sp, #132	@ 0x84
 8001f7c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf,
 8001f7e:	f107 0308 	add.w	r3, r7, #8
 8001f82:	49c3      	ldr	r1, [pc, #780]	@ (8002290 <printRadioSettings+0x318>)
 8001f84:	4618      	mov	r0, r3
 8001f86:	f005 fda1 	bl	8007acc <siprintf>
			"\r\n**********************************************\r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8001f8a:	f107 0308 	add.w	r3, r7, #8
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe f8de 	bl	8000150 <strlen>
 8001f94:	4603      	mov	r3, r0
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	f107 0108 	add.w	r1, r7, #8
 8001f9c:	230a      	movs	r3, #10
 8001f9e:	48bd      	ldr	r0, [pc, #756]	@ (8002294 <printRadioSettings+0x31c>)
 8001fa0:	f004 f83e 	bl	8006020 <HAL_UART_Transmit>
			10);
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	f7ff fb09 	bl	80015bc <NRF24_read_register>
 8001faa:	4603      	mov	r3, r0
 8001fac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (reg8Val & (1 << 3)) {
 8001fb0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001fb4:	f003 0308 	and.w	r3, r3, #8
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <printRadioSettings+0x6c>
		if (reg8Val & (1 << 2))
 8001fbc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d006      	beq.n	8001fd6 <printRadioSettings+0x5e>
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001fc8:	f107 0308 	add.w	r3, r7, #8
 8001fcc:	49b2      	ldr	r1, [pc, #712]	@ (8002298 <printRadioSettings+0x320>)
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f005 fd7c 	bl	8007acc <siprintf>
 8001fd4:	e00c      	b.n	8001ff0 <printRadioSettings+0x78>
		else
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001fd6:	f107 0308 	add.w	r3, r7, #8
 8001fda:	49b0      	ldr	r1, [pc, #704]	@ (800229c <printRadioSettings+0x324>)
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f005 fd75 	bl	8007acc <siprintf>
 8001fe2:	e005      	b.n	8001ff0 <printRadioSettings+0x78>
	} else {
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	49ad      	ldr	r1, [pc, #692]	@ (80022a0 <printRadioSettings+0x328>)
 8001fea:	4618      	mov	r0, r3
 8001fec:	f005 fd6e 	bl	8007acc <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe f8ab 	bl	8000150 <strlen>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	f107 0108 	add.w	r1, r7, #8
 8002002:	230a      	movs	r3, #10
 8002004:	48a3      	ldr	r0, [pc, #652]	@ (8002294 <printRadioSettings+0x31c>)
 8002006:	f004 f80b 	bl	8006020 <HAL_UART_Transmit>
			10);
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 800200a:	2001      	movs	r0, #1
 800200c:	f7ff fad6 	bl	80015bc <NRF24_read_register>
 8002010:	4603      	mov	r3, r0
 8002012:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf,
			"ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 8002016:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800201a:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf,
 800201e:	2b00      	cmp	r3, #0
 8002020:	bfcc      	ite	gt
 8002022:	2301      	movgt	r3, #1
 8002024:	2300      	movle	r3, #0
 8002026:	b2db      	uxtb	r3, r3
 8002028:	461d      	mov	r5, r3
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 800202a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800202e:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf,
 8002032:	2b00      	cmp	r3, #0
 8002034:	bfcc      	ite	gt
 8002036:	2301      	movgt	r3, #1
 8002038:	2300      	movle	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461e      	mov	r6, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 800203e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002042:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf,
 8002046:	2b00      	cmp	r3, #0
 8002048:	bfcc      	ite	gt
 800204a:	2301      	movgt	r3, #1
 800204c:	2300      	movle	r3, #0
 800204e:	b2db      	uxtb	r3, r3
 8002050:	461a      	mov	r2, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 8002052:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002056:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf,
 800205a:	2b00      	cmp	r3, #0
 800205c:	bfcc      	ite	gt
 800205e:	2301      	movgt	r3, #1
 8002060:	2300      	movle	r3, #0
 8002062:	b2db      	uxtb	r3, r3
 8002064:	4619      	mov	r1, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8002066:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800206a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf,
 800206e:	2b00      	cmp	r3, #0
 8002070:	bfcc      	ite	gt
 8002072:	2301      	movgt	r3, #1
 8002074:	2300      	movle	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	461c      	mov	r4, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 800207a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800207e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf,
 8002082:	2b00      	cmp	r3, #0
 8002084:	bfcc      	ite	gt
 8002086:	2301      	movgt	r3, #1
 8002088:	2300      	movle	r3, #0
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f107 0008 	add.w	r0, r7, #8
 8002090:	9303      	str	r3, [sp, #12]
 8002092:	9402      	str	r4, [sp, #8]
 8002094:	9101      	str	r1, [sp, #4]
 8002096:	9200      	str	r2, [sp, #0]
 8002098:	4633      	mov	r3, r6
 800209a:	462a      	mov	r2, r5
 800209c:	4981      	ldr	r1, [pc, #516]	@ (80022a4 <printRadioSettings+0x32c>)
 800209e:	f005 fd15 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80020a2:	f107 0308 	add.w	r3, r7, #8
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe f852 	bl	8000150 <strlen>
 80020ac:	4603      	mov	r3, r0
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	f107 0108 	add.w	r1, r7, #8
 80020b4:	230a      	movs	r3, #10
 80020b6:	4877      	ldr	r0, [pc, #476]	@ (8002294 <printRadioSettings+0x31c>)
 80020b8:	f003 ffb2 	bl	8006020 <HAL_UART_Transmit>
			10);
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80020bc:	2002      	movs	r0, #2
 80020be:	f7ff fa7d 	bl	80015bc <NRF24_read_register>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf,
			"EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 80020c8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020cc:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf,
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	bfcc      	ite	gt
 80020d4:	2301      	movgt	r3, #1
 80020d6:	2300      	movle	r3, #0
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	461d      	mov	r5, r3
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 80020dc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020e0:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf,
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bfcc      	ite	gt
 80020e8:	2301      	movgt	r3, #1
 80020ea:	2300      	movle	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	461e      	mov	r6, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 80020f0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020f4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf,
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	bfcc      	ite	gt
 80020fc:	2301      	movgt	r3, #1
 80020fe:	2300      	movle	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	461a      	mov	r2, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 8002104:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002108:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf,
 800210c:	2b00      	cmp	r3, #0
 800210e:	bfcc      	ite	gt
 8002110:	2301      	movgt	r3, #1
 8002112:	2300      	movle	r3, #0
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4619      	mov	r1, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8002118:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800211c:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf,
 8002120:	2b00      	cmp	r3, #0
 8002122:	bfcc      	ite	gt
 8002124:	2301      	movgt	r3, #1
 8002126:	2300      	movle	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	461c      	mov	r4, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 800212c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002130:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf,
 8002134:	2b00      	cmp	r3, #0
 8002136:	bfcc      	ite	gt
 8002138:	2301      	movgt	r3, #1
 800213a:	2300      	movle	r3, #0
 800213c:	b2db      	uxtb	r3, r3
 800213e:	f107 0008 	add.w	r0, r7, #8
 8002142:	9303      	str	r3, [sp, #12]
 8002144:	9402      	str	r4, [sp, #8]
 8002146:	9101      	str	r1, [sp, #4]
 8002148:	9200      	str	r2, [sp, #0]
 800214a:	4633      	mov	r3, r6
 800214c:	462a      	mov	r2, r5
 800214e:	4956      	ldr	r1, [pc, #344]	@ (80022a8 <printRadioSettings+0x330>)
 8002150:	f005 fcbc 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	4618      	mov	r0, r3
 800215a:	f7fd fff9 	bl	8000150 <strlen>
 800215e:	4603      	mov	r3, r0
 8002160:	b29a      	uxth	r2, r3
 8002162:	f107 0108 	add.w	r1, r7, #8
 8002166:	230a      	movs	r3, #10
 8002168:	484a      	ldr	r0, [pc, #296]	@ (8002294 <printRadioSettings+0x31c>)
 800216a:	f003 ff59 	bl	8006020 <HAL_UART_Transmit>
			10);
	//d) Address width
	reg8Val = NRF24_read_register(0x03) & 0x03;
 800216e:	2003      	movs	r0, #3
 8002170:	f7ff fa24 	bl	80015bc <NRF24_read_register>
 8002174:	4603      	mov	r3, r0
 8002176:	f003 0303 	and.w	r3, r3, #3
 800217a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val += 2;
 800217e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002182:	3302      	adds	r3, #2
 8002184:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8002188:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	4946      	ldr	r1, [pc, #280]	@ (80022ac <printRadioSettings+0x334>)
 8002192:	4618      	mov	r0, r3
 8002194:	f005 fc9a 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002198:	f107 0308 	add.w	r3, r7, #8
 800219c:	4618      	mov	r0, r3
 800219e:	f7fd ffd7 	bl	8000150 <strlen>
 80021a2:	4603      	mov	r3, r0
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	f107 0108 	add.w	r1, r7, #8
 80021aa:	230a      	movs	r3, #10
 80021ac:	4839      	ldr	r0, [pc, #228]	@ (8002294 <printRadioSettings+0x31c>)
 80021ae:	f003 ff37 	bl	8006020 <HAL_UART_Transmit>
			10);
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 80021b2:	2005      	movs	r0, #5
 80021b4:	f7ff fa02 	bl	80015bc <NRF24_read_register>
 80021b8:	4603      	mov	r3, r0
 80021ba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val & 0x7F);
 80021be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80021c6:	f107 0308 	add.w	r3, r7, #8
 80021ca:	4939      	ldr	r1, [pc, #228]	@ (80022b0 <printRadioSettings+0x338>)
 80021cc:	4618      	mov	r0, r3
 80021ce:	f005 fc7d 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80021d2:	f107 0308 	add.w	r3, r7, #8
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fd ffba 	bl	8000150 <strlen>
 80021dc:	4603      	mov	r3, r0
 80021de:	b29a      	uxth	r2, r3
 80021e0:	f107 0108 	add.w	r1, r7, #8
 80021e4:	230a      	movs	r3, #10
 80021e6:	482b      	ldr	r0, [pc, #172]	@ (8002294 <printRadioSettings+0x31c>)
 80021e8:	f003 ff1a 	bl	8006020 <HAL_UART_Transmit>
			10);
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80021ec:	2006      	movs	r0, #6
 80021ee:	f7ff f9e5 	bl	80015bc <NRF24_read_register>
 80021f2:	4603      	mov	r3, r0
 80021f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (reg8Val & (1 << 3))
 80021f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021fc:	f003 0308 	and.w	r3, r3, #8
 8002200:	2b00      	cmp	r3, #0
 8002202:	d006      	beq.n	8002212 <printRadioSettings+0x29a>
		sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8002204:	f107 0308 	add.w	r3, r7, #8
 8002208:	492a      	ldr	r1, [pc, #168]	@ (80022b4 <printRadioSettings+0x33c>)
 800220a:	4618      	mov	r0, r3
 800220c:	f005 fc5e 	bl	8007acc <siprintf>
 8002210:	e005      	b.n	800221e <printRadioSettings+0x2a6>
	else
		sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8002212:	f107 0308 	add.w	r3, r7, #8
 8002216:	4928      	ldr	r1, [pc, #160]	@ (80022b8 <printRadioSettings+0x340>)
 8002218:	4618      	mov	r0, r3
 800221a:	f005 fc57 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800221e:	f107 0308 	add.w	r3, r7, #8
 8002222:	4618      	mov	r0, r3
 8002224:	f7fd ff94 	bl	8000150 <strlen>
 8002228:	4603      	mov	r3, r0
 800222a:	b29a      	uxth	r2, r3
 800222c:	f107 0108 	add.w	r1, r7, #8
 8002230:	230a      	movs	r3, #10
 8002232:	4818      	ldr	r0, [pc, #96]	@ (8002294 <printRadioSettings+0x31c>)
 8002234:	f003 fef4 	bl	8006020 <HAL_UART_Transmit>
			10);
	reg8Val &= (3 << 1);
 8002238:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800223c:	f003 0306 	and.w	r3, r3, #6
 8002240:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val = (reg8Val >> 1);
 8002244:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002248:	085b      	lsrs	r3, r3, #1
 800224a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (reg8Val == 0)
 800224e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002252:	2b00      	cmp	r3, #0
 8002254:	d106      	bne.n	8002264 <printRadioSettings+0x2ec>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8002256:	f107 0308 	add.w	r3, r7, #8
 800225a:	4918      	ldr	r1, [pc, #96]	@ (80022bc <printRadioSettings+0x344>)
 800225c:	4618      	mov	r0, r3
 800225e:	f005 fc35 	bl	8007acc <siprintf>
 8002262:	e03b      	b.n	80022dc <printRadioSettings+0x364>
	else if (reg8Val == 1)
 8002264:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002268:	2b01      	cmp	r3, #1
 800226a:	d106      	bne.n	800227a <printRadioSettings+0x302>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	4913      	ldr	r1, [pc, #76]	@ (80022c0 <printRadioSettings+0x348>)
 8002272:	4618      	mov	r0, r3
 8002274:	f005 fc2a 	bl	8007acc <siprintf>
 8002278:	e030      	b.n	80022dc <printRadioSettings+0x364>
	else if (reg8Val == 2)
 800227a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800227e:	2b02      	cmp	r3, #2
 8002280:	d122      	bne.n	80022c8 <printRadioSettings+0x350>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8002282:	f107 0308 	add.w	r3, r7, #8
 8002286:	490f      	ldr	r1, [pc, #60]	@ (80022c4 <printRadioSettings+0x34c>)
 8002288:	4618      	mov	r0, r3
 800228a:	f005 fc1f 	bl	8007acc <siprintf>
 800228e:	e025      	b.n	80022dc <printRadioSettings+0x364>
 8002290:	0800b340 	.word	0x0800b340
 8002294:	20000288 	.word	0x20000288
 8002298:	0800b374 	.word	0x0800b374
 800229c:	0800b390 	.word	0x0800b390
 80022a0:	0800b3ac 	.word	0x0800b3ac
 80022a4:	0800b3c0 	.word	0x0800b3c0
 80022a8:	0800b404 	.word	0x0800b404
 80022ac:	0800b450 	.word	0x0800b450
 80022b0:	0800b46c 	.word	0x0800b46c
 80022b4:	0800b480 	.word	0x0800b480
 80022b8:	0800b498 	.word	0x0800b498
 80022bc:	0800b4b0 	.word	0x0800b4b0
 80022c0:	0800b4c4 	.word	0x0800b4c4
 80022c4:	0800b4d8 	.word	0x0800b4d8
	else if (reg8Val == 3)
 80022c8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d105      	bne.n	80022dc <printRadioSettings+0x364>
		sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 80022d0:	f107 0308 	add.w	r3, r7, #8
 80022d4:	49d7      	ldr	r1, [pc, #860]	@ (8002634 <printRadioSettings+0x6bc>)
 80022d6:	4618      	mov	r0, r3
 80022d8:	f005 fbf8 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80022dc:	f107 0308 	add.w	r3, r7, #8
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fd ff35 	bl	8000150 <strlen>
 80022e6:	4603      	mov	r3, r0
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	f107 0108 	add.w	r1, r7, #8
 80022ee:	230a      	movs	r3, #10
 80022f0:	48d1      	ldr	r0, [pc, #836]	@ (8002638 <printRadioSettings+0x6c0>)
 80022f2:	f003 fe95 	bl	8006020 <HAL_UART_Transmit>
			10);
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 80022f6:	463b      	mov	r3, r7
 80022f8:	2205      	movs	r2, #5
 80022fa:	4619      	mov	r1, r3
 80022fc:	200a      	movs	r0, #10
 80022fe:	f7ff f985 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 8002302:	793b      	ldrb	r3, [r7, #4]
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002304:	461c      	mov	r4, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 8002306:	78fb      	ldrb	r3, [r7, #3]
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002308:	461d      	mov	r5, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 800230a:	78bb      	ldrb	r3, [r7, #2]
 800230c:	787a      	ldrb	r2, [r7, #1]
			pipeAddrs[0]);
 800230e:	7839      	ldrb	r1, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002310:	f107 0008 	add.w	r0, r7, #8
 8002314:	9102      	str	r1, [sp, #8]
 8002316:	9201      	str	r2, [sp, #4]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	462b      	mov	r3, r5
 800231c:	4622      	mov	r2, r4
 800231e:	49c7      	ldr	r1, [pc, #796]	@ (800263c <printRadioSettings+0x6c4>)
 8002320:	f005 fbd4 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002324:	f107 0308 	add.w	r3, r7, #8
 8002328:	4618      	mov	r0, r3
 800232a:	f7fd ff11 	bl	8000150 <strlen>
 800232e:	4603      	mov	r3, r0
 8002330:	b29a      	uxth	r2, r3
 8002332:	f107 0108 	add.w	r1, r7, #8
 8002336:	230a      	movs	r3, #10
 8002338:	48bf      	ldr	r0, [pc, #764]	@ (8002638 <printRadioSettings+0x6c0>)
 800233a:	f003 fe71 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 1, pipeAddrs, 5);
 800233e:	463b      	mov	r3, r7
 8002340:	2205      	movs	r2, #5
 8002342:	4619      	mov	r1, r3
 8002344:	200b      	movs	r0, #11
 8002346:	f7ff f961 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 800234a:	793b      	ldrb	r3, [r7, #4]
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 800234c:	461c      	mov	r4, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 800234e:	78fb      	ldrb	r3, [r7, #3]
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002350:	461d      	mov	r5, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 8002352:	78bb      	ldrb	r3, [r7, #2]
 8002354:	787a      	ldrb	r2, [r7, #1]
			pipeAddrs[0]);
 8002356:	7839      	ldrb	r1, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002358:	f107 0008 	add.w	r0, r7, #8
 800235c:	9102      	str	r1, [sp, #8]
 800235e:	9201      	str	r2, [sp, #4]
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	462b      	mov	r3, r5
 8002364:	4622      	mov	r2, r4
 8002366:	49b6      	ldr	r1, [pc, #728]	@ (8002640 <printRadioSettings+0x6c8>)
 8002368:	f005 fbb0 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800236c:	f107 0308 	add.w	r3, r7, #8
 8002370:	4618      	mov	r0, r3
 8002372:	f7fd feed 	bl	8000150 <strlen>
 8002376:	4603      	mov	r3, r0
 8002378:	b29a      	uxth	r2, r3
 800237a:	f107 0108 	add.w	r1, r7, #8
 800237e:	230a      	movs	r3, #10
 8002380:	48ad      	ldr	r0, [pc, #692]	@ (8002638 <printRadioSettings+0x6c0>)
 8002382:	f003 fe4d 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 2, pipeAddrs, 1);
 8002386:	463b      	mov	r3, r7
 8002388:	2201      	movs	r2, #1
 800238a:	4619      	mov	r1, r3
 800238c:	200c      	movs	r0, #12
 800238e:	f7ff f93d 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
			pipeAddrs[0]);
 8002392:	783b      	ldrb	r3, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8002394:	461a      	mov	r2, r3
 8002396:	f107 0308 	add.w	r3, r7, #8
 800239a:	49aa      	ldr	r1, [pc, #680]	@ (8002644 <printRadioSettings+0x6cc>)
 800239c:	4618      	mov	r0, r3
 800239e:	f005 fb95 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80023a2:	f107 0308 	add.w	r3, r7, #8
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fd fed2 	bl	8000150 <strlen>
 80023ac:	4603      	mov	r3, r0
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	f107 0108 	add.w	r1, r7, #8
 80023b4:	230a      	movs	r3, #10
 80023b6:	48a0      	ldr	r0, [pc, #640]	@ (8002638 <printRadioSettings+0x6c0>)
 80023b8:	f003 fe32 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 3, pipeAddrs, 1);
 80023bc:	463b      	mov	r3, r7
 80023be:	2201      	movs	r2, #1
 80023c0:	4619      	mov	r1, r3
 80023c2:	200d      	movs	r0, #13
 80023c4:	f7ff f922 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
			pipeAddrs[0]);
 80023c8:	783b      	ldrb	r3, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 80023ca:	461a      	mov	r2, r3
 80023cc:	f107 0308 	add.w	r3, r7, #8
 80023d0:	499d      	ldr	r1, [pc, #628]	@ (8002648 <printRadioSettings+0x6d0>)
 80023d2:	4618      	mov	r0, r3
 80023d4:	f005 fb7a 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80023d8:	f107 0308 	add.w	r3, r7, #8
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fd feb7 	bl	8000150 <strlen>
 80023e2:	4603      	mov	r3, r0
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	f107 0108 	add.w	r1, r7, #8
 80023ea:	230a      	movs	r3, #10
 80023ec:	4892      	ldr	r0, [pc, #584]	@ (8002638 <printRadioSettings+0x6c0>)
 80023ee:	f003 fe17 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 4, pipeAddrs, 1);
 80023f2:	463b      	mov	r3, r7
 80023f4:	2201      	movs	r2, #1
 80023f6:	4619      	mov	r1, r3
 80023f8:	200e      	movs	r0, #14
 80023fa:	f7ff f907 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
			pipeAddrs[0]);
 80023fe:	783b      	ldrb	r3, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8002400:	461a      	mov	r2, r3
 8002402:	f107 0308 	add.w	r3, r7, #8
 8002406:	4991      	ldr	r1, [pc, #580]	@ (800264c <printRadioSettings+0x6d4>)
 8002408:	4618      	mov	r0, r3
 800240a:	f005 fb5f 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800240e:	f107 0308 	add.w	r3, r7, #8
 8002412:	4618      	mov	r0, r3
 8002414:	f7fd fe9c 	bl	8000150 <strlen>
 8002418:	4603      	mov	r3, r0
 800241a:	b29a      	uxth	r2, r3
 800241c:	f107 0108 	add.w	r1, r7, #8
 8002420:	230a      	movs	r3, #10
 8002422:	4885      	ldr	r0, [pc, #532]	@ (8002638 <printRadioSettings+0x6c0>)
 8002424:	f003 fdfc 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 5, pipeAddrs, 1);
 8002428:	463b      	mov	r3, r7
 800242a:	2201      	movs	r2, #1
 800242c:	4619      	mov	r1, r3
 800242e:	200f      	movs	r0, #15
 8002430:	f7ff f8ec 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
			pipeAddrs[0]);
 8002434:	783b      	ldrb	r3, [r7, #0]
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8002436:	461a      	mov	r2, r3
 8002438:	f107 0308 	add.w	r3, r7, #8
 800243c:	4984      	ldr	r1, [pc, #528]	@ (8002650 <printRadioSettings+0x6d8>)
 800243e:	4618      	mov	r0, r3
 8002440:	f005 fb44 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	4618      	mov	r0, r3
 800244a:	f7fd fe81 	bl	8000150 <strlen>
 800244e:	4603      	mov	r3, r0
 8002450:	b29a      	uxth	r2, r3
 8002452:	f107 0108 	add.w	r1, r7, #8
 8002456:	230a      	movs	r3, #10
 8002458:	4877      	ldr	r0, [pc, #476]	@ (8002638 <printRadioSettings+0x6c0>)
 800245a:	f003 fde1 	bl	8006020 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 6, pipeAddrs, 5);
 800245e:	463b      	mov	r3, r7
 8002460:	2205      	movs	r2, #5
 8002462:	4619      	mov	r1, r3
 8002464:	2010      	movs	r0, #16
 8002466:	f7ff f8d1 	bl	800160c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 800246a:	793b      	ldrb	r3, [r7, #4]
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 800246c:	461c      	mov	r4, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 800246e:	78fb      	ldrb	r3, [r7, #3]
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002470:	461d      	mov	r5, r3
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
 8002472:	78bb      	ldrb	r3, [r7, #2]
 8002474:	787a      	ldrb	r2, [r7, #1]
			pipeAddrs[0]);
 8002476:	7839      	ldrb	r1, [r7, #0]
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8002478:	f107 0008 	add.w	r0, r7, #8
 800247c:	9102      	str	r1, [sp, #8]
 800247e:	9201      	str	r2, [sp, #4]
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	462b      	mov	r3, r5
 8002484:	4622      	mov	r2, r4
 8002486:	4973      	ldr	r1, [pc, #460]	@ (8002654 <printRadioSettings+0x6dc>)
 8002488:	f005 fb20 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800248c:	f107 0308 	add.w	r3, r7, #8
 8002490:	4618      	mov	r0, r3
 8002492:	f7fd fe5d 	bl	8000150 <strlen>
 8002496:	4603      	mov	r3, r0
 8002498:	b29a      	uxth	r2, r3
 800249a:	f107 0108 	add.w	r1, r7, #8
 800249e:	230a      	movs	r3, #10
 80024a0:	4865      	ldr	r0, [pc, #404]	@ (8002638 <printRadioSettings+0x6c0>)
 80024a2:	f003 fdbd 	bl	8006020 <HAL_UART_Transmit>
			10);

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80024a6:	2011      	movs	r0, #17
 80024a8:	f7ff f888 	bl	80015bc <NRF24_read_register>
 80024ac:	4603      	mov	r3, r0
 80024ae:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 80024b2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80024b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024ba:	f107 0308 	add.w	r3, r7, #8
 80024be:	4966      	ldr	r1, [pc, #408]	@ (8002658 <printRadioSettings+0x6e0>)
 80024c0:	4618      	mov	r0, r3
 80024c2:	f005 fb03 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80024c6:	f107 0308 	add.w	r3, r7, #8
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fd fe40 	bl	8000150 <strlen>
 80024d0:	4603      	mov	r3, r0
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	f107 0108 	add.w	r1, r7, #8
 80024d8:	230a      	movs	r3, #10
 80024da:	4857      	ldr	r0, [pc, #348]	@ (8002638 <printRadioSettings+0x6c0>)
 80024dc:	f003 fda0 	bl	8006020 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 1);
 80024e0:	2012      	movs	r0, #18
 80024e2:	f7ff f86b 	bl	80015bc <NRF24_read_register>
 80024e6:	4603      	mov	r3, r0
 80024e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 80024ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80024f0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024f4:	f107 0308 	add.w	r3, r7, #8
 80024f8:	4958      	ldr	r1, [pc, #352]	@ (800265c <printRadioSettings+0x6e4>)
 80024fa:	4618      	mov	r0, r3
 80024fc:	f005 fae6 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002500:	f107 0308 	add.w	r3, r7, #8
 8002504:	4618      	mov	r0, r3
 8002506:	f7fd fe23 	bl	8000150 <strlen>
 800250a:	4603      	mov	r3, r0
 800250c:	b29a      	uxth	r2, r3
 800250e:	f107 0108 	add.w	r1, r7, #8
 8002512:	230a      	movs	r3, #10
 8002514:	4848      	ldr	r0, [pc, #288]	@ (8002638 <printRadioSettings+0x6c0>)
 8002516:	f003 fd83 	bl	8006020 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 2);
 800251a:	2013      	movs	r0, #19
 800251c:	f7ff f84e 	bl	80015bc <NRF24_read_register>
 8002520:	4603      	mov	r3, r0
 8002522:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8002526:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800252a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800252e:	f107 0308 	add.w	r3, r7, #8
 8002532:	494b      	ldr	r1, [pc, #300]	@ (8002660 <printRadioSettings+0x6e8>)
 8002534:	4618      	mov	r0, r3
 8002536:	f005 fac9 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800253a:	f107 0308 	add.w	r3, r7, #8
 800253e:	4618      	mov	r0, r3
 8002540:	f7fd fe06 	bl	8000150 <strlen>
 8002544:	4603      	mov	r3, r0
 8002546:	b29a      	uxth	r2, r3
 8002548:	f107 0108 	add.w	r1, r7, #8
 800254c:	230a      	movs	r3, #10
 800254e:	483a      	ldr	r0, [pc, #232]	@ (8002638 <printRadioSettings+0x6c0>)
 8002550:	f003 fd66 	bl	8006020 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 3);
 8002554:	2014      	movs	r0, #20
 8002556:	f7ff f831 	bl	80015bc <NRF24_read_register>
 800255a:	4603      	mov	r3, r0
 800255c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8002560:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002564:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002568:	f107 0308 	add.w	r3, r7, #8
 800256c:	493d      	ldr	r1, [pc, #244]	@ (8002664 <printRadioSettings+0x6ec>)
 800256e:	4618      	mov	r0, r3
 8002570:	f005 faac 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002574:	f107 0308 	add.w	r3, r7, #8
 8002578:	4618      	mov	r0, r3
 800257a:	f7fd fde9 	bl	8000150 <strlen>
 800257e:	4603      	mov	r3, r0
 8002580:	b29a      	uxth	r2, r3
 8002582:	f107 0108 	add.w	r1, r7, #8
 8002586:	230a      	movs	r3, #10
 8002588:	482b      	ldr	r0, [pc, #172]	@ (8002638 <printRadioSettings+0x6c0>)
 800258a:	f003 fd49 	bl	8006020 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 4);
 800258e:	2015      	movs	r0, #21
 8002590:	f7ff f814 	bl	80015bc <NRF24_read_register>
 8002594:	4603      	mov	r3, r0
 8002596:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 800259a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800259e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025a2:	f107 0308 	add.w	r3, r7, #8
 80025a6:	4930      	ldr	r1, [pc, #192]	@ (8002668 <printRadioSettings+0x6f0>)
 80025a8:	4618      	mov	r0, r3
 80025aa:	f005 fa8f 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80025ae:	f107 0308 	add.w	r3, r7, #8
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd fdcc 	bl	8000150 <strlen>
 80025b8:	4603      	mov	r3, r0
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f107 0108 	add.w	r1, r7, #8
 80025c0:	230a      	movs	r3, #10
 80025c2:	481d      	ldr	r0, [pc, #116]	@ (8002638 <printRadioSettings+0x6c0>)
 80025c4:	f003 fd2c 	bl	8006020 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 5);
 80025c8:	2016      	movs	r0, #22
 80025ca:	f7fe fff7 	bl	80015bc <NRF24_read_register>
 80025ce:	4603      	mov	r3, r0
 80025d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 80025d4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80025d8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025dc:	f107 0308 	add.w	r3, r7, #8
 80025e0:	4922      	ldr	r1, [pc, #136]	@ (800266c <printRadioSettings+0x6f4>)
 80025e2:	4618      	mov	r0, r3
 80025e4:	f005 fa72 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80025e8:	f107 0308 	add.w	r3, r7, #8
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd fdaf 	bl	8000150 <strlen>
 80025f2:	4603      	mov	r3, r0
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	f107 0108 	add.w	r1, r7, #8
 80025fa:	230a      	movs	r3, #10
 80025fc:	480e      	ldr	r0, [pc, #56]	@ (8002638 <printRadioSettings+0x6c0>)
 80025fe:	f003 fd0f 	bl	8006020 <HAL_UART_Transmit>
			10);

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8002602:	201c      	movs	r0, #28
 8002604:	f7fe ffda 	bl	80015bc <NRF24_read_register>
 8002608:	4603      	mov	r3, r0
 800260a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf,
			"DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 800260e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002612:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf,
 8002616:	2b00      	cmp	r3, #0
 8002618:	bfcc      	ite	gt
 800261a:	2301      	movgt	r3, #1
 800261c:	2300      	movle	r3, #0
 800261e:	b2db      	uxtb	r3, r3
 8002620:	461d      	mov	r5, r3
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
 8002622:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002626:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf,
 800262a:	2b00      	cmp	r3, #0
 800262c:	bfcc      	ite	gt
 800262e:	2301      	movgt	r3, #1
 8002630:	2300      	movle	r3, #0
 8002632:	e01d      	b.n	8002670 <printRadioSettings+0x6f8>
 8002634:	0800b4ec 	.word	0x0800b4ec
 8002638:	20000288 	.word	0x20000288
 800263c:	0800b500 	.word	0x0800b500
 8002640:	0800b530 	.word	0x0800b530
 8002644:	0800b560 	.word	0x0800b560
 8002648:	0800b588 	.word	0x0800b588
 800264c:	0800b5b0 	.word	0x0800b5b0
 8002650:	0800b5d8 	.word	0x0800b5d8
 8002654:	0800b600 	.word	0x0800b600
 8002658:	0800b62c 	.word	0x0800b62c
 800265c:	0800b648 	.word	0x0800b648
 8002660:	0800b664 	.word	0x0800b664
 8002664:	0800b680 	.word	0x0800b680
 8002668:	0800b69c 	.word	0x0800b69c
 800266c:	0800b6b8 	.word	0x0800b6b8
 8002670:	b2db      	uxtb	r3, r3
 8002672:	461e      	mov	r6, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 8002674:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002678:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf,
 800267c:	2b00      	cmp	r3, #0
 800267e:	bfcc      	ite	gt
 8002680:	2301      	movgt	r3, #1
 8002682:	2300      	movle	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	461a      	mov	r2, r3
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
 8002688:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800268c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf,
 8002690:	2b00      	cmp	r3, #0
 8002692:	bfcc      	ite	gt
 8002694:	2301      	movgt	r3, #1
 8002696:	2300      	movle	r3, #0
 8002698:	b2db      	uxtb	r3, r3
 800269a:	4619      	mov	r1, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 800269c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80026a0:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf,
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	bfcc      	ite	gt
 80026a8:	2301      	movgt	r3, #1
 80026aa:	2300      	movle	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	461c      	mov	r4, r3
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80026b0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80026b4:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf,
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bfcc      	ite	gt
 80026bc:	2301      	movgt	r3, #1
 80026be:	2300      	movle	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	f107 0008 	add.w	r0, r7, #8
 80026c6:	9303      	str	r3, [sp, #12]
 80026c8:	9402      	str	r4, [sp, #8]
 80026ca:	9101      	str	r1, [sp, #4]
 80026cc:	9200      	str	r2, [sp, #0]
 80026ce:	4633      	mov	r3, r6
 80026d0:	462a      	mov	r2, r5
 80026d2:	4936      	ldr	r1, [pc, #216]	@ (80027ac <printRadioSettings+0x834>)
 80026d4:	f005 f9fa 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 80026d8:	f107 0308 	add.w	r3, r7, #8
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd fd37 	bl	8000150 <strlen>
 80026e2:	4603      	mov	r3, r0
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	f107 0108 	add.w	r1, r7, #8
 80026ea:	230a      	movs	r3, #10
 80026ec:	4830      	ldr	r0, [pc, #192]	@ (80027b0 <printRadioSettings+0x838>)
 80026ee:	f003 fc97 	bl	8006020 <HAL_UART_Transmit>
			10);

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 80026f2:	201d      	movs	r0, #29
 80026f4:	f7fe ff62 	bl	80015bc <NRF24_read_register>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (reg8Val & (1 << 2))
 80026fe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002702:	f003 0304 	and.w	r3, r3, #4
 8002706:	2b00      	cmp	r3, #0
 8002708:	d006      	beq.n	8002718 <printRadioSettings+0x7a0>
		sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 800270a:	f107 0308 	add.w	r3, r7, #8
 800270e:	4929      	ldr	r1, [pc, #164]	@ (80027b4 <printRadioSettings+0x83c>)
 8002710:	4618      	mov	r0, r3
 8002712:	f005 f9db 	bl	8007acc <siprintf>
 8002716:	e005      	b.n	8002724 <printRadioSettings+0x7ac>
	else
		sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8002718:	f107 0308 	add.w	r3, r7, #8
 800271c:	4926      	ldr	r1, [pc, #152]	@ (80027b8 <printRadioSettings+0x840>)
 800271e:	4618      	mov	r0, r3
 8002720:	f005 f9d4 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002724:	f107 0308 	add.w	r3, r7, #8
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd fd11 	bl	8000150 <strlen>
 800272e:	4603      	mov	r3, r0
 8002730:	b29a      	uxth	r2, r3
 8002732:	f107 0108 	add.w	r1, r7, #8
 8002736:	230a      	movs	r3, #10
 8002738:	481d      	ldr	r0, [pc, #116]	@ (80027b0 <printRadioSettings+0x838>)
 800273a:	f003 fc71 	bl	8006020 <HAL_UART_Transmit>
			10);

	//k) EN_ACK_PAY
	if (reg8Val & (1 << 1))
 800273e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d006      	beq.n	8002758 <printRadioSettings+0x7e0>
		sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 800274a:	f107 0308 	add.w	r3, r7, #8
 800274e:	491b      	ldr	r1, [pc, #108]	@ (80027bc <printRadioSettings+0x844>)
 8002750:	4618      	mov	r0, r3
 8002752:	f005 f9bb 	bl	8007acc <siprintf>
 8002756:	e005      	b.n	8002764 <printRadioSettings+0x7ec>
	else
		sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8002758:	f107 0308 	add.w	r3, r7, #8
 800275c:	4918      	ldr	r1, [pc, #96]	@ (80027c0 <printRadioSettings+0x848>)
 800275e:	4618      	mov	r0, r3
 8002760:	f005 f9b4 	bl	8007acc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 8002764:	f107 0308 	add.w	r3, r7, #8
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd fcf1 	bl	8000150 <strlen>
 800276e:	4603      	mov	r3, r0
 8002770:	b29a      	uxth	r2, r3
 8002772:	f107 0108 	add.w	r1, r7, #8
 8002776:	230a      	movs	r3, #10
 8002778:	480d      	ldr	r0, [pc, #52]	@ (80027b0 <printRadioSettings+0x838>)
 800277a:	f003 fc51 	bl	8006020 <HAL_UART_Transmit>
			10);

	sprintf(uartTxBuf,
 800277e:	f107 0308 	add.w	r3, r7, #8
 8002782:	4910      	ldr	r1, [pc, #64]	@ (80027c4 <printRadioSettings+0x84c>)
 8002784:	4618      	mov	r0, r3
 8002786:	f005 f9a1 	bl	8007acc <siprintf>
			"\r\n**********************************************\r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
 800278a:	f107 0308 	add.w	r3, r7, #8
 800278e:	4618      	mov	r0, r3
 8002790:	f7fd fcde 	bl	8000150 <strlen>
 8002794:	4603      	mov	r3, r0
 8002796:	b29a      	uxth	r2, r3
 8002798:	f107 0108 	add.w	r1, r7, #8
 800279c:	230a      	movs	r3, #10
 800279e:	4804      	ldr	r0, [pc, #16]	@ (80027b0 <printRadioSettings+0x838>)
 80027a0:	f003 fc3e 	bl	8006020 <HAL_UART_Transmit>
			10);
}
 80027a4:	bf00      	nop
 80027a6:	3774      	adds	r7, #116	@ 0x74
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027ac:	0800b6d4 	.word	0x0800b6d4
 80027b0:	20000288 	.word	0x20000288
 80027b4:	0800b720 	.word	0x0800b720
 80027b8:	0800b738 	.word	0x0800b738
 80027bc:	0800b750 	.word	0x0800b750
 80027c0:	0800b76c 	.word	0x0800b76c
 80027c4:	0800b340 	.word	0x0800b340

080027c8 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t*) uartTxBuf, strlen(uartTxBuf),
			10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart) {
 80027c8:	b084      	sub	sp, #16
 80027ca:	b580      	push	{r7, lr}
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	f107 0c08 	add.w	ip, r7, #8
 80027d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <nrf24_DebugUART_Init+0x2c>)
 80027d8:	4618      	mov	r0, r3
 80027da:	f107 0308 	add.w	r3, r7, #8
 80027de:	2248      	movs	r2, #72	@ 0x48
 80027e0:	4619      	mov	r1, r3
 80027e2:	f005 fa76 	bl	8007cd2 <memcpy>
}
 80027e6:	bf00      	nop
 80027e8:	46bd      	mov	sp, r7
 80027ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027ee:	b004      	add	sp, #16
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	20000288 	.word	0x20000288

080027f8 <ee_write_16>:

/*
 * @brief write data into the EEPROM
 * @args UINT16_T ADDRESS TO WRITE , UINT64_T DATA TO WRITE
 * */
bool ee_write_16(uint32_t Address_To_Write, uint16_t Data_To_Write) {
 80027f8:	b5b0      	push	{r4, r5, r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	807b      	strh	r3, [r7, #2]
	HAL_FLASH_Unlock();
 8002804:	f001 fc10 	bl	8004028 <HAL_FLASH_Unlock>
	HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 8002808:	887b      	ldrh	r3, [r7, #2]
 800280a:	2200      	movs	r2, #0
 800280c:	461c      	mov	r4, r3
 800280e:	4615      	mov	r5, r2
 8002810:	4622      	mov	r2, r4
 8002812:	462b      	mov	r3, r5
 8002814:	6879      	ldr	r1, [r7, #4]
 8002816:	2001      	movs	r0, #1
 8002818:	f001 fb96 	bl	8003f48 <HAL_FLASH_Program>
 800281c:	4603      	mov	r3, r0
 800281e:	73fb      	strb	r3, [r7, #15]
			Address_To_Write, Data_To_Write);
	if (status != HAL_OK) {
 8002820:	7bfb      	ldrb	r3, [r7, #15]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <ee_write_16+0x36>
		HAL_FLASH_Lock();
 8002826:	f001 fc25 	bl	8004074 <HAL_FLASH_Lock>
		return false;
 800282a:	2300      	movs	r3, #0
 800282c:	e002      	b.n	8002834 <ee_write_16+0x3c>
	} else {
		HAL_FLASH_Lock();
 800282e:	f001 fc21 	bl	8004074 <HAL_FLASH_Lock>
		return true;
 8002832:	2301      	movs	r3, #1
	}
	return false;
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bdb0      	pop	{r4, r5, r7, pc}

0800283c <ee_read_16>:
/*
 * Read Data into the EEPROM
 * @brief read uin16_t data type from the ee-prom
 * @args Address to read from the ee-prom
 * */
uint16_t ee_read_16(uint32_t Address_To_Read) {
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
	uint16_t RData;
	HAL_FLASH_Unlock();
 8002844:	f001 fbf0 	bl	8004028 <HAL_FLASH_Unlock>
	uint32_t *RDAddr = (uint32_t*) Address_To_Read;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	60fb      	str	r3, [r7, #12]
	RData = *RDAddr;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	817b      	strh	r3, [r7, #10]
	HAL_FLASH_Lock();
 8002852:	f001 fc0f 	bl	8004074 <HAL_FLASH_Lock>
	return RData;
 8002856:	897b      	ldrh	r3, [r7, #10]
}
 8002858:	4618      	mov	r0, r3
 800285a:	3710      	adds	r7, #16
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <ee_write_64>:

/*
 * @brief write data into the EEPROM
 * @args UINT32_T ADDRESS TO WRITE , UINT64_T DATA TO WRITE
 * */
bool ee_write_64(uint32_t Address_To_Write, uint64_t Data_To_Write) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	e9c7 2300 	strd	r2, r3, [r7]
	HAL_FLASH_Unlock();
 800286c:	f001 fbdc 	bl	8004028 <HAL_FLASH_Unlock>
	HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 8002870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002874:	68f9      	ldr	r1, [r7, #12]
 8002876:	2003      	movs	r0, #3
 8002878:	f001 fb66 	bl	8003f48 <HAL_FLASH_Program>
 800287c:	4603      	mov	r3, r0
 800287e:	75fb      	strb	r3, [r7, #23]
			Address_To_Write, Data_To_Write);
	if (status != HAL_OK) {
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <ee_write_64+0x2e>
		HAL_FLASH_Lock();
 8002886:	f001 fbf5 	bl	8004074 <HAL_FLASH_Lock>
		return false;
 800288a:	2300      	movs	r3, #0
 800288c:	e002      	b.n	8002894 <ee_write_64+0x34>
	} else {
		HAL_FLASH_Lock();
 800288e:	f001 fbf1 	bl	8004074 <HAL_FLASH_Lock>
		return true;
 8002892:	2301      	movs	r3, #1
	}
	return false;
}
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <ee_read_64>:
/*
 * Read Data into the EEPROM
 * @brief read uin64_t data type from the ee-prom
 * @args Address to read from the ee-prom
 * */
uint64_t ee_read_64(uint32_t Address_To_Read) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
	uint64_t RData;
	HAL_FLASH_Unlock();
 80028a4:	f001 fbc0 	bl	8004028 <HAL_FLASH_Unlock>
	uint64_t *RDAddr = (uint64_t*) Address_To_Read;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	617b      	str	r3, [r7, #20]
	RData = *RDAddr;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	HAL_FLASH_Lock();
 80028b6:	f001 fbdd 	bl	8004074 <HAL_FLASH_Lock>
	return RData;
 80028ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80028be:	4610      	mov	r0, r2
 80028c0:	4619      	mov	r1, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <ee_format_page>:
/*
 * @brief Erase the page before writing data (if using repeated memory location) into the specific page
 * @args Starting adress of the page to eras and nmber of pages to erase
 */
bool ee_format_page(uint32_t Starting_Address, uint8_t Number_Of_Pages) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	70fb      	strb	r3, [r7, #3]
	HAL_FLASH_Unlock();
 80028d4:	f001 fba8 	bl	8004028 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef flashErase;
	uint32_t page_error;
	flashErase.NbPages = Number_Of_Pages;
 80028d8:	78fb      	ldrb	r3, [r7, #3]
 80028da:	61fb      	str	r3, [r7, #28]
	flashErase.PageAddress = Starting_Address;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	61bb      	str	r3, [r7, #24]
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 80028e0:	2300      	movs	r3, #0
 80028e2:	613b      	str	r3, [r7, #16]
	flashErase.Banks = FLASH_BANK_1; //Later if u will be using high density then consider using bank 2 also
 80028e4:	2301      	movs	r3, #1
 80028e6:	617b      	str	r3, [r7, #20]
	if (HAL_FLASHEx_Erase(&flashErase, &page_error) == HAL_OK) {
 80028e8:	f107 020c 	add.w	r2, r7, #12
 80028ec:	f107 0310 	add.w	r3, r7, #16
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f001 fc80 	bl	80041f8 <HAL_FLASHEx_Erase>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d103      	bne.n	8002906 <ee_format_page+0x3e>
		HAL_FLASH_Lock();
 80028fe:	f001 fbb9 	bl	8004074 <HAL_FLASH_Lock>
		return true;
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <ee_format_page+0x40>
	} else {
		return false;
 8002906:	2300      	movs	r3, #0
	}
	return false;
}
 8002908:	4618      	mov	r0, r3
 800290a:	3720      	adds	r7, #32
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002916:	f107 0310 	add.w	r3, r7, #16
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	609a      	str	r2, [r3, #8]
 8002922:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002924:	4b37      	ldr	r3, [pc, #220]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	4a36      	ldr	r2, [pc, #216]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800292a:	f043 0310 	orr.w	r3, r3, #16
 800292e:	6193      	str	r3, [r2, #24]
 8002930:	4b34      	ldr	r3, [pc, #208]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800293c:	4b31      	ldr	r3, [pc, #196]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	4a30      	ldr	r2, [pc, #192]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002942:	f043 0320 	orr.w	r3, r3, #32
 8002946:	6193      	str	r3, [r2, #24]
 8002948:	4b2e      	ldr	r3, [pc, #184]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	f003 0320 	and.w	r3, r3, #32
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002954:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	4a2a      	ldr	r2, [pc, #168]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800295a:	f043 0304 	orr.w	r3, r3, #4
 800295e:	6193      	str	r3, [r2, #24]
 8002960:	4b28      	ldr	r3, [pc, #160]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	607b      	str	r3, [r7, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800296c:	4b25      	ldr	r3, [pc, #148]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	4a24      	ldr	r2, [pc, #144]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 8002972:	f043 0308 	orr.w	r3, r3, #8
 8002976:	6193      	str	r3, [r2, #24]
 8002978:	4b22      	ldr	r3, [pc, #136]	@ (8002a04 <MX_GPIO_Init+0xf4>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 0308 	and.w	r3, r3, #8
 8002980:	603b      	str	r3, [r7, #0]
 8002982:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002984:	2200      	movs	r2, #0
 8002986:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800298a:	481f      	ldr	r0, [pc, #124]	@ (8002a08 <MX_GPIO_Init+0xf8>)
 800298c:	f001 fe77 	bl	800467e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8002990:	2200      	movs	r2, #0
 8002992:	2110      	movs	r1, #16
 8002994:	481d      	ldr	r0, [pc, #116]	@ (8002a0c <MX_GPIO_Init+0xfc>)
 8002996:	f001 fe72 	bl	800467e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CE_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	2103      	movs	r1, #3
 800299e:	481c      	ldr	r0, [pc, #112]	@ (8002a10 <MX_GPIO_Init+0x100>)
 80029a0:	f001 fe6d 	bl	800467e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80029a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029aa:	2301      	movs	r3, #1
 80029ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2302      	movs	r3, #2
 80029b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 0310 	add.w	r3, r7, #16
 80029ba:	4619      	mov	r1, r3
 80029bc:	4812      	ldr	r0, [pc, #72]	@ (8002a08 <MX_GPIO_Init+0xf8>)
 80029be:	f001 fcc3 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80029c2:	2310      	movs	r3, #16
 80029c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c6:	2301      	movs	r3, #1
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2302      	movs	r3, #2
 80029d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80029d2:	f107 0310 	add.w	r3, r7, #16
 80029d6:	4619      	mov	r1, r3
 80029d8:	480c      	ldr	r0, [pc, #48]	@ (8002a0c <MX_GPIO_Init+0xfc>)
 80029da:	f001 fcb5 	bl	8004348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|NRF_CSN_Pin;
 80029de:	2303      	movs	r3, #3
 80029e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2302      	movs	r3, #2
 80029ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ee:	f107 0310 	add.w	r3, r7, #16
 80029f2:	4619      	mov	r1, r3
 80029f4:	4806      	ldr	r0, [pc, #24]	@ (8002a10 <MX_GPIO_Init+0x100>)
 80029f6:	f001 fca7 	bl	8004348 <HAL_GPIO_Init>

}
 80029fa:	bf00      	nop
 80029fc:	3720      	adds	r7, #32
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40011000 	.word	0x40011000
 8002a0c:	40010800 	.word	0x40010800
 8002a10:	40010c00 	.word	0x40010c00

08002a14 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002a1a:	f001 f84f 	bl	8003abc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002a1e:	f000 f8a7 	bl	8002b70 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002a22:	f7ff ff75 	bl	8002910 <MX_GPIO_Init>
	MX_TIM1_Init();
 8002a26:	f000 fb61 	bl	80030ec <MX_TIM1_Init>
	MX_USART2_UART_Init();
 8002a2a:	f000 fbf7 	bl	800321c <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8002a2e:	f000 f99d 	bl	8002d6c <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8002a32:	f000 fbc9 	bl	80031c8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 8002a36:	483b      	ldr	r0, [pc, #236]	@ (8002b24 <main+0x110>)
 8002a38:	f003 f83a 	bl	8005ab0 <HAL_TIM_Base_Start>
	HAL_UART_Receive_IT(&huart2, &r, 1); //for C02
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	493a      	ldr	r1, [pc, #232]	@ (8002b28 <main+0x114>)
 8002a40:	483a      	ldr	r0, [pc, #232]	@ (8002b2c <main+0x118>)
 8002a42:	f003 fb70 	bl	8006126 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(Debug_Port, (uint8_t*) rx_data, 1); //FOR DEBUG
 8002a46:	2201      	movs	r2, #1
 8002a48:	4939      	ldr	r1, [pc, #228]	@ (8002b30 <main+0x11c>)
 8002a4a:	483a      	ldr	r0, [pc, #232]	@ (8002b34 <main+0x120>)
 8002a4c:	f003 fb6b 	bl	8006126 <HAL_UART_Receive_IT>

	//Read PIPE ADDRESS / CHANNEL NUMBER data from flash memory
	uint64_t READ_PIPE_ADRESS = ee_read_64(FLASH_ADDR_4_PIPE_ADDR_FOR_NRF);
 8002a50:	4839      	ldr	r0, [pc, #228]	@ (8002b38 <main+0x124>)
 8002a52:	f7ff ff23 	bl	800289c <ee_read_64>
 8002a56:	e9c7 0102 	strd	r0, r1, [r7, #8]
	My_Pipe_Address = READ_PIPE_ADRESS;
 8002a5a:	4938      	ldr	r1, [pc, #224]	@ (8002b3c <main+0x128>)
 8002a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a60:	e9c1 2300 	strd	r2, r3, [r1]
	My_Channel_Num = ee_read_16(FLASH_ADDR_4_Self_Channel);
 8002a64:	4836      	ldr	r0, [pc, #216]	@ (8002b40 <main+0x12c>)
 8002a66:	f7ff fee9 	bl	800283c <ee_read_16>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	4b35      	ldr	r3, [pc, #212]	@ (8002b44 <main+0x130>)
 8002a70:	701a      	strb	r2, [r3, #0]
	target_pipe_addr = READ_PIPE_ADRESS;
 8002a72:	4935      	ldr	r1, [pc, #212]	@ (8002b48 <main+0x134>)
 8002a74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a78:	e9c1 2300 	strd	r2, r3, [r1]

	target_pipe_addr = READ_PIPE_ADRESS;
 8002a7c:	4932      	ldr	r1, [pc, #200]	@ (8002b48 <main+0x134>)
 8002a7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a82:	e9c1 2300 	strd	r2, r3, [r1]
	target_channel_addr = My_Channel_Num;
 8002a86:	4b2f      	ldr	r3, [pc, #188]	@ (8002b44 <main+0x130>)
 8002a88:	781a      	ldrb	r2, [r3, #0]
 8002a8a:	4b30      	ldr	r3, [pc, #192]	@ (8002b4c <main+0x138>)
 8002a8c:	701a      	strb	r2, [r3, #0]

	uint16_t my_device_id = ee_read_16(FLASH_ADDR_4_DEVICE_ID);
 8002a8e:	4830      	ldr	r0, [pc, #192]	@ (8002b50 <main+0x13c>)
 8002a90:	f7ff fed4 	bl	800283c <ee_read_16>
 8002a94:	4603      	mov	r3, r0
 8002a96:	80fb      	strh	r3, [r7, #6]
	// Split the uint16_t value into two uint8_t values
	my_node_id[0] = my_device_id & 0xFF;         // Least significant byte
 8002a98:	88fb      	ldrh	r3, [r7, #6]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b54 <main+0x140>)
 8002a9e:	701a      	strb	r2, [r3, #0]
	my_node_id[1] = (my_device_id >> 8) & 0xFF;  // Most significant byte
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	0a1b      	lsrs	r3, r3, #8
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	b2da      	uxtb	r2, r3
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b54 <main+0x140>)
 8002aaa:	705a      	strb	r2, [r3, #1]

	nrf_init();
 8002aac:	f000 f8ee 	bl	8002c8c <nrf_init>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (NRF24_available()) {
 8002ab0:	f7fe ffec 	bl	8001a8c <NRF24_available>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <main+0xaa>
			Manage_NRF_Data();
 8002aba:	f000 fc83 	bl	80033c4 <Manage_NRF_Data>
		}
		//=====HANDLE UART DEBUG PORT DATA
		if (data_avlbl_from_UART_to_read) {
 8002abe:	4b26      	ldr	r3, [pc, #152]	@ (8002b58 <main+0x144>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d023      	beq.n	8002b0e <main+0xfa>
			Print_Debug_Data(
 8002ac6:	4825      	ldr	r0, [pc, #148]	@ (8002b5c <main+0x148>)
 8002ac8:	f000 fd8a 	bl	80035e0 <Print_Debug_Data>
					(char*) "\nMSG received from UART DEBUG PORT ::> ");
			HAL_UART_Transmit(&huart1, received_data_from_UART, 32, 100);
 8002acc:	2364      	movs	r3, #100	@ 0x64
 8002ace:	2220      	movs	r2, #32
 8002ad0:	4923      	ldr	r1, [pc, #140]	@ (8002b60 <main+0x14c>)
 8002ad2:	4818      	ldr	r0, [pc, #96]	@ (8002b34 <main+0x120>)
 8002ad4:	f003 faa4 	bl	8006020 <HAL_UART_Transmit>
			Print_Debug_Data((char*) "\n");
 8002ad8:	4822      	ldr	r0, [pc, #136]	@ (8002b64 <main+0x150>)
 8002ada:	f000 fd81 	bl	80035e0 <Print_Debug_Data>
			Manage_Received_Data_From_UART((uint8_t*) received_data_from_UART,
 8002ade:	2120      	movs	r1, #32
 8002ae0:	481f      	ldr	r0, [pc, #124]	@ (8002b60 <main+0x14c>)
 8002ae2:	f000 fd91 	bl	8003608 <Manage_Received_Data_From_UART>
					32);
			//AFTER USING THE DATA CLEAR THE RX BUFFER
			uint8_t i;
			if (rx_buffer_pos == 0) { //RESET THE BUFFER ONLY WHEN RX { BUFFER == 0 }
 8002ae6:	4b20      	ldr	r3, [pc, #128]	@ (8002b68 <main+0x154>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10c      	bne.n	8002b08 <main+0xf4>
				for (i = 0; i < 20; i++)
 8002aee:	2300      	movs	r3, #0
 8002af0:	75fb      	strb	r3, [r7, #23]
 8002af2:	e006      	b.n	8002b02 <main+0xee>
					received_data_from_UART[i] = 0;
 8002af4:	7dfb      	ldrb	r3, [r7, #23]
 8002af6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b60 <main+0x14c>)
 8002af8:	2100      	movs	r1, #0
 8002afa:	54d1      	strb	r1, [r2, r3]
				for (i = 0; i < 20; i++)
 8002afc:	7dfb      	ldrb	r3, [r7, #23]
 8002afe:	3301      	adds	r3, #1
 8002b00:	75fb      	strb	r3, [r7, #23]
 8002b02:	7dfb      	ldrb	r3, [r7, #23]
 8002b04:	2b13      	cmp	r3, #19
 8002b06:	d9f5      	bls.n	8002af4 <main+0xe0>
			}
			data_avlbl_from_UART_to_read = false;
 8002b08:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <main+0x144>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	701a      	strb	r2, [r3, #0]
		}
		DHT11_READ_TEMP_AND_HUM();
 8002b0e:	f7fe fc4f 	bl	80013b0 <DHT11_READ_TEMP_AND_HUM>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002b12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b16:	4815      	ldr	r0, [pc, #84]	@ (8002b6c <main+0x158>)
 8002b18:	f001 fdc9 	bl	80046ae <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8002b1c:	2064      	movs	r0, #100	@ 0x64
 8002b1e:	f001 f82f 	bl	8003b80 <HAL_Delay>
		if (NRF24_available()) {
 8002b22:	e7c5      	b.n	8002ab0 <main+0x9c>
 8002b24:	20000378 	.word	0x20000378
 8002b28:	200002d0 	.word	0x200002d0
 8002b2c:	20000408 	.word	0x20000408
 8002b30:	200002d4 	.word	0x200002d4
 8002b34:	200003c0 	.word	0x200003c0
 8002b38:	0800e808 	.word	0x0800e808
 8002b3c:	20000300 	.word	0x20000300
 8002b40:	0800e804 	.word	0x0800e804
 8002b44:	20000308 	.word	0x20000308
 8002b48:	20000310 	.word	0x20000310
 8002b4c:	20000318 	.word	0x20000318
 8002b50:	0800e818 	.word	0x0800e818
 8002b54:	20000450 	.word	0x20000450
 8002b58:	200002f8 	.word	0x200002f8
 8002b5c:	0800b884 	.word	0x0800b884
 8002b60:	200002d8 	.word	0x200002d8
 8002b64:	0800b8ac 	.word	0x0800b8ac
 8002b68:	200002d1 	.word	0x200002d1
 8002b6c:	40011000 	.word	0x40011000

08002b70 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b090      	sub	sp, #64	@ 0x40
 8002b74:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002b76:	f107 0318 	add.w	r3, r7, #24
 8002b7a:	2228      	movs	r2, #40	@ 0x28
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f005 f807 	bl	8007b92 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002b84:	1d3b      	adds	r3, r7, #4
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
 8002b8c:	609a      	str	r2, [r3, #8]
 8002b8e:	60da      	str	r2, [r3, #12]
 8002b90:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b92:	2301      	movs	r3, #1
 8002b94:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b9a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bac:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002bae:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002bb4:	f107 0318 	add.w	r3, r7, #24
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f001 fd91 	bl	80046e0 <HAL_RCC_OscConfig>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <SystemClock_Config+0x58>
		Error_Handler();
 8002bc4:	f000 f85c 	bl	8002c80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002bc8:	230f      	movs	r3, #15
 8002bca:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bd8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	2102      	movs	r1, #2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f001 fffe 	bl	8004be4 <HAL_RCC_ClockConfig>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <SystemClock_Config+0x82>
		Error_Handler();
 8002bee:	f000 f847 	bl	8002c80 <Error_Handler>
	}
}
 8002bf2:	bf00      	nop
 8002bf4:	3740      	adds	r7, #64	@ 0x40
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a15      	ldr	r2, [pc, #84]	@ (8002c60 <HAL_UART_RxCpltCallback+0x64>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d104      	bne.n	8002c18 <HAL_UART_RxCpltCallback+0x1c>
		PROCESS_C02(r);
 8002c0e:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <HAL_UART_RxCpltCallback+0x68>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fe fa3c 	bl	8001090 <PROCESS_C02>
	}
	if (huart->Instance == USART1) {
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a12      	ldr	r2, [pc, #72]	@ (8002c68 <HAL_UART_RxCpltCallback+0x6c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d11a      	bne.n	8002c58 <HAL_UART_RxCpltCallback+0x5c>
		if (rx_data[0] != '/') { //if it is not equal to 'COMMAND END' then write data into INCREMENTED POS of rx_buffer
 8002c22:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <HAL_UART_RxCpltCallback+0x70>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c28:	d00b      	beq.n	8002c42 <HAL_UART_RxCpltCallback+0x46>
			received_data_from_UART[rx_buffer_pos++] = rx_data[0];
 8002c2a:	4b11      	ldr	r3, [pc, #68]	@ (8002c70 <HAL_UART_RxCpltCallback+0x74>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	b2d1      	uxtb	r1, r2
 8002c32:	4a0f      	ldr	r2, [pc, #60]	@ (8002c70 <HAL_UART_RxCpltCallback+0x74>)
 8002c34:	7011      	strb	r1, [r2, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <HAL_UART_RxCpltCallback+0x70>)
 8002c3a:	7819      	ldrb	r1, [r3, #0]
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <HAL_UART_RxCpltCallback+0x78>)
 8002c3e:	5499      	strb	r1, [r3, r2]
 8002c40:	e005      	b.n	8002c4e <HAL_UART_RxCpltCallback+0x52>

		} else { // HERE IT MEANS if(rx_data[0] == '/') IF it is equal to 'COMMAND END' then clear the buffer, compare data and move on
			rx_buffer_pos = 0;
 8002c42:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_UART_RxCpltCallback+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
			//USE THE DATA RECEIVED FROM INTERRUTP HERE
			data_avlbl_from_UART_to_read = true;
 8002c48:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <HAL_UART_RxCpltCallback+0x7c>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	701a      	strb	r2, [r3, #0]
			//process the data, and clear the buffer
		}
		HAL_UART_Receive_IT(&huart1, rx_data, 1); //REINIT THE UART INTERRUPT NOW
 8002c4e:	2201      	movs	r2, #1
 8002c50:	4906      	ldr	r1, [pc, #24]	@ (8002c6c <HAL_UART_RxCpltCallback+0x70>)
 8002c52:	480a      	ldr	r0, [pc, #40]	@ (8002c7c <HAL_UART_RxCpltCallback+0x80>)
 8002c54:	f003 fa67 	bl	8006126 <HAL_UART_Receive_IT>
	}
}
 8002c58:	bf00      	nop
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40004400 	.word	0x40004400
 8002c64:	200002d0 	.word	0x200002d0
 8002c68:	40013800 	.word	0x40013800
 8002c6c:	200002d4 	.word	0x200002d4
 8002c70:	200002d1 	.word	0x200002d1
 8002c74:	200002d8 	.word	0x200002d8
 8002c78:	200002f8 	.word	0x200002f8
 8002c7c:	200003c0 	.word	0x200003c0

08002c80 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c84:	b672      	cpsid	i
}
 8002c86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <Error_Handler+0x8>

08002c8c <nrf_init>:
uint8_t target_channel_addr = 0;

extern SPI_HandleTypeDef hspi1;
extern UART_HandleTypeDef huart1;

void nrf_init(void) {
 8002c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c8e:	b097      	sub	sp, #92	@ 0x5c
 8002c90:	af16      	add	r7, sp, #88	@ 0x58
	NRF24_begin(NRF_CE_GPIO_Port, NRF_CSN_Pin, NRF_CE_Pin, hspi1);
 8002c92:	4c1a      	ldr	r4, [pc, #104]	@ (8002cfc <nrf_init+0x70>)
 8002c94:	4668      	mov	r0, sp
 8002c96:	1d23      	adds	r3, r4, #4
 8002c98:	2254      	movs	r2, #84	@ 0x54
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	f005 f819 	bl	8007cd2 <memcpy>
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	2102      	movs	r1, #2
 8002ca6:	4816      	ldr	r0, [pc, #88]	@ (8002d00 <nrf_init+0x74>)
 8002ca8:	f7fe fd92 	bl	80017d0 <NRF24_begin>
	nrf24_DebugUART_Init(huart1);
 8002cac:	4e15      	ldr	r6, [pc, #84]	@ (8002d04 <nrf_init+0x78>)
 8002cae:	466d      	mov	r5, sp
 8002cb0:	f106 0410 	add.w	r4, r6, #16
 8002cb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cc0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cc4:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cc8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002ccc:	f7ff fd7c 	bl	80027c8 <nrf24_DebugUART_Init>
	NRF24_setChannel(My_Channel_Num);
 8002cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8002d08 <nrf_init+0x7c>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe ff8e 	bl	8001bf6 <NRF24_setChannel>
	NRF24_setPayloadSize(32);
 8002cda:	2020      	movs	r0, #32
 8002cdc:	f7fe ffa0 	bl	8001c20 <NRF24_setPayloadSize>
	NRF24_openReadingPipe(1, My_Pipe_Address);
 8002ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8002d0c <nrf_init+0x80>)
 8002ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	f7fe ff1c 	bl	8001b24 <NRF24_openReadingPipe>
	NRF24_startListening();
 8002cec:	f7fe fe50 	bl	8001990 <NRF24_startListening>
	printRadioSettings();
 8002cf0:	f7ff f942 	bl	8001f78 <printRadioSettings>
}
 8002cf4:	bf00      	nop
 8002cf6:	3704      	adds	r7, #4
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfc:	2000031c 	.word	0x2000031c
 8002d00:	40010c00 	.word	0x40010c00
 8002d04:	200003c0 	.word	0x200003c0
 8002d08:	20000308 	.word	0x20000308
 8002d0c:	20000300 	.word	0x20000300

08002d10 <Switch_to_Transmitt_mode>:
void Switch_to_Transmitt_mode() {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
	NRF24_stopListening();
 8002d14:	f7fe fe62 	bl	80019dc <NRF24_stopListening>
	NRF24_openWritingPipe(target_pipe_addr);
 8002d18:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <Switch_to_Transmitt_mode+0x24>)
 8002d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1e:	4610      	mov	r0, r2
 8002d20:	4619      	mov	r1, r3
 8002d22:	f7fe fedb 	bl	8001adc <NRF24_openWritingPipe>
	NRF24_setChannel(target_channel_addr);
 8002d26:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <Switch_to_Transmitt_mode+0x28>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fe ff63 	bl	8001bf6 <NRF24_setChannel>
}
 8002d30:	bf00      	nop
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20000310 	.word	0x20000310
 8002d38:	20000318 	.word	0x20000318

08002d3c <Switch_to_Receiver_mode>:
void Switch_to_Receiver_mode(void) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
	NRF24_stopListening();
 8002d40:	f7fe fe4c 	bl	80019dc <NRF24_stopListening>
	NRF24_setChannel(My_Channel_Num);
 8002d44:	4b07      	ldr	r3, [pc, #28]	@ (8002d64 <Switch_to_Receiver_mode+0x28>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe ff54 	bl	8001bf6 <NRF24_setChannel>
	NRF24_openReadingPipe(1, My_Pipe_Address);
 8002d4e:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <Switch_to_Receiver_mode+0x2c>)
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	2001      	movs	r0, #1
 8002d56:	f7fe fee5 	bl	8001b24 <NRF24_openReadingPipe>
	NRF24_startListening();
 8002d5a:	f7fe fe19 	bl	8001990 <NRF24_startListening>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000308 	.word	0x20000308
 8002d68:	20000300 	.word	0x20000300

08002d6c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002d70:	4b17      	ldr	r3, [pc, #92]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d72:	4a18      	ldr	r2, [pc, #96]	@ (8002dd4 <MX_SPI1_Init+0x68>)
 8002d74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d76:	4b16      	ldr	r3, [pc, #88]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d7e:	4b14      	ldr	r3, [pc, #80]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d84:	4b12      	ldr	r3, [pc, #72]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d8a:	4b11      	ldr	r3, [pc, #68]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d90:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d96:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002da0:	2218      	movs	r2, #24
 8002da2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002da4:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002daa:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002db0:	4b07      	ldr	r3, [pc, #28]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002db6:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002db8:	220a      	movs	r2, #10
 8002dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002dbc:	4804      	ldr	r0, [pc, #16]	@ (8002dd0 <MX_SPI1_Init+0x64>)
 8002dbe:	f002 f89f 	bl	8004f00 <HAL_SPI_Init>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002dc8:	f7ff ff5a 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	2000031c 	.word	0x2000031c
 8002dd4:	40013000 	.word	0x40013000

08002dd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de0:	f107 0310 	add.w	r3, r7, #16
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1b      	ldr	r2, [pc, #108]	@ (8002e60 <HAL_SPI_MspInit+0x88>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d12f      	bne.n	8002e58 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002df8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	4a19      	ldr	r2, [pc, #100]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002dfe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e02:	6193      	str	r3, [r2, #24]
 8002e04:	4b17      	ldr	r3, [pc, #92]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e10:	4b14      	ldr	r3, [pc, #80]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	4a13      	ldr	r2, [pc, #76]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002e16:	f043 0304 	orr.w	r3, r3, #4
 8002e1a:	6193      	str	r3, [r2, #24]
 8002e1c:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_SPI_MspInit+0x8c>)
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002e28:	23a0      	movs	r3, #160	@ 0xa0
 8002e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e30:	2303      	movs	r3, #3
 8002e32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e34:	f107 0310 	add.w	r3, r7, #16
 8002e38:	4619      	mov	r1, r3
 8002e3a:	480b      	ldr	r0, [pc, #44]	@ (8002e68 <HAL_SPI_MspInit+0x90>)
 8002e3c:	f001 fa84 	bl	8004348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e40:	2340      	movs	r3, #64	@ 0x40
 8002e42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4c:	f107 0310 	add.w	r3, r7, #16
 8002e50:	4619      	mov	r1, r3
 8002e52:	4805      	ldr	r0, [pc, #20]	@ (8002e68 <HAL_SPI_MspInit+0x90>)
 8002e54:	f001 fa78 	bl	8004348 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e58:	bf00      	nop
 8002e5a:	3720      	adds	r7, #32
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40013000 	.word	0x40013000
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40010800 	.word	0x40010800

08002e6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e72:	4b15      	ldr	r3, [pc, #84]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6193      	str	r3, [r2, #24]
 8002e7e:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e94:	61d3      	str	r3, [r2, #28]
 8002e96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <HAL_MspInit+0x5c>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e9e:	607b      	str	r3, [r7, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_MspInit+0x60>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ecc <HAL_MspInit+0x60>)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40010000 	.word	0x40010000

08002ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <NMI_Handler+0x4>

08002ed8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <HardFault_Handler+0x4>

08002ee0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <MemManage_Handler+0x4>

08002ee8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eec:	bf00      	nop
 8002eee:	e7fd      	b.n	8002eec <BusFault_Handler+0x4>

08002ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef4:	bf00      	nop
 8002ef6:	e7fd      	b.n	8002ef4 <UsageFault_Handler+0x4>

08002ef8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f20:	f000 fe12 	bl	8003b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f2c:	4802      	ldr	r0, [pc, #8]	@ (8002f38 <USART1_IRQHandler+0x10>)
 8002f2e:	f003 f91f 	bl	8006170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	200003c0 	.word	0x200003c0

08002f3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002f40:	4804      	ldr	r0, [pc, #16]	@ (8002f54 <USART2_IRQHandler+0x18>)
 8002f42:	f003 f915 	bl	8006170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  HAL_UART_Receive_IT(&huart2, &r, 1);
 8002f46:	2201      	movs	r2, #1
 8002f48:	4903      	ldr	r1, [pc, #12]	@ (8002f58 <USART2_IRQHandler+0x1c>)
 8002f4a:	4802      	ldr	r0, [pc, #8]	@ (8002f54 <USART2_IRQHandler+0x18>)
 8002f4c:	f003 f8eb 	bl	8006126 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000408 	.word	0x20000408
 8002f58:	200002d0 	.word	0x200002d0

08002f5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  return 1;
 8002f60:	2301      	movs	r3, #1
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr

08002f6a <_kill>:

int _kill(int pid, int sig)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
 8002f72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f74:	f004 fe72 	bl	8007c5c <__errno>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2216      	movs	r2, #22
 8002f7c:	601a      	str	r2, [r3, #0]
  return -1;
 8002f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <_exit>:

void _exit (int status)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f92:	f04f 31ff 	mov.w	r1, #4294967295
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffe7 	bl	8002f6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <_exit+0x12>

08002fa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	e00a      	b.n	8002fc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fb2:	f3af 8000 	nop.w
 8002fb6:	4601      	mov	r1, r0
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	60ba      	str	r2, [r7, #8]
 8002fbe:	b2ca      	uxtb	r2, r1
 8002fc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	617b      	str	r3, [r7, #20]
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	dbf0      	blt.n	8002fb2 <_read+0x12>
  }

  return len;
 8002fd0:	687b      	ldr	r3, [r7, #4]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b086      	sub	sp, #24
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	e009      	b.n	8003000 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	60ba      	str	r2, [r7, #8]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	429a      	cmp	r2, r3
 8003006:	dbf1      	blt.n	8002fec <_write+0x12>
  }
  return len;
 8003008:	687b      	ldr	r3, [r7, #4]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <_close>:

int _close(int file)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800301a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800301e:	4618      	mov	r0, r3
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003038:	605a      	str	r2, [r3, #4]
  return 0;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <_isatty>:

int _isatty(int file)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800304e:	2301      	movs	r3, #1
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr

0800305a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800305a:	b480      	push	{r7}
 800305c:	b085      	sub	sp, #20
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
	...

08003074 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800307c:	4a14      	ldr	r2, [pc, #80]	@ (80030d0 <_sbrk+0x5c>)
 800307e:	4b15      	ldr	r3, [pc, #84]	@ (80030d4 <_sbrk+0x60>)
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003088:	4b13      	ldr	r3, [pc, #76]	@ (80030d8 <_sbrk+0x64>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d102      	bne.n	8003096 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003090:	4b11      	ldr	r3, [pc, #68]	@ (80030d8 <_sbrk+0x64>)
 8003092:	4a12      	ldr	r2, [pc, #72]	@ (80030dc <_sbrk+0x68>)
 8003094:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003096:	4b10      	ldr	r3, [pc, #64]	@ (80030d8 <_sbrk+0x64>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4413      	add	r3, r2
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d207      	bcs.n	80030b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030a4:	f004 fdda 	bl	8007c5c <__errno>
 80030a8:	4603      	mov	r3, r0
 80030aa:	220c      	movs	r2, #12
 80030ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030ae:	f04f 33ff 	mov.w	r3, #4294967295
 80030b2:	e009      	b.n	80030c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030b4:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <_sbrk+0x64>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030ba:	4b07      	ldr	r3, [pc, #28]	@ (80030d8 <_sbrk+0x64>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4413      	add	r3, r2
 80030c2:	4a05      	ldr	r2, [pc, #20]	@ (80030d8 <_sbrk+0x64>)
 80030c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030c6:	68fb      	ldr	r3, [r7, #12]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	20005000 	.word	0x20005000
 80030d4:	00000400 	.word	0x00000400
 80030d8:	20000374 	.word	0x20000374
 80030dc:	200005c8 	.word	0x200005c8

080030e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f2:	f107 0308 	add.w	r3, r7, #8
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	605a      	str	r2, [r3, #4]
 80030fc:	609a      	str	r2, [r3, #8]
 80030fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003100:	463b      	mov	r3, r7
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003108:	4b1e      	ldr	r3, [pc, #120]	@ (8003184 <MX_TIM1_Init+0x98>)
 800310a:	4a1f      	ldr	r2, [pc, #124]	@ (8003188 <MX_TIM1_Init+0x9c>)
 800310c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800310e:	4b1d      	ldr	r3, [pc, #116]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003110:	2247      	movs	r2, #71	@ 0x47
 8003112:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003114:	4b1b      	ldr	r3, [pc, #108]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003116:	2200      	movs	r2, #0
 8003118:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800311a:	4b1a      	ldr	r3, [pc, #104]	@ (8003184 <MX_TIM1_Init+0x98>)
 800311c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003120:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003122:	4b18      	ldr	r3, [pc, #96]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003124:	2200      	movs	r2, #0
 8003126:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003128:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <MX_TIM1_Init+0x98>)
 800312a:	2200      	movs	r2, #0
 800312c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800312e:	4b15      	ldr	r3, [pc, #84]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003130:	2200      	movs	r2, #0
 8003132:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003134:	4813      	ldr	r0, [pc, #76]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003136:	f002 fc6b 	bl	8005a10 <HAL_TIM_Base_Init>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003140:	f7ff fd9e 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003144:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003148:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800314a:	f107 0308 	add.w	r3, r7, #8
 800314e:	4619      	mov	r1, r3
 8003150:	480c      	ldr	r0, [pc, #48]	@ (8003184 <MX_TIM1_Init+0x98>)
 8003152:	f002 fcf7 	bl	8005b44 <HAL_TIM_ConfigClockSource>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800315c:	f7ff fd90 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003160:	2300      	movs	r3, #0
 8003162:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003164:	2300      	movs	r3, #0
 8003166:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003168:	463b      	mov	r3, r7
 800316a:	4619      	mov	r1, r3
 800316c:	4805      	ldr	r0, [pc, #20]	@ (8003184 <MX_TIM1_Init+0x98>)
 800316e:	f002 fea9 	bl	8005ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003178:	f7ff fd82 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800317c:	bf00      	nop
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20000378 	.word	0x20000378
 8003188:	40012c00 	.word	0x40012c00

0800318c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a09      	ldr	r2, [pc, #36]	@ (80031c0 <HAL_TIM_Base_MspInit+0x34>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d10b      	bne.n	80031b6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800319e:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <HAL_TIM_Base_MspInit+0x38>)
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	4a08      	ldr	r2, [pc, #32]	@ (80031c4 <HAL_TIM_Base_MspInit+0x38>)
 80031a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80031a8:	6193      	str	r3, [r2, #24]
 80031aa:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <HAL_TIM_Base_MspInit+0x38>)
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80031b6:	bf00      	nop
 80031b8:	3714      	adds	r7, #20
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	40012c00 	.word	0x40012c00
 80031c4:	40021000 	.word	0x40021000

080031c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031cc:	4b11      	ldr	r3, [pc, #68]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031ce:	4a12      	ldr	r2, [pc, #72]	@ (8003218 <MX_USART1_UART_Init+0x50>)
 80031d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031d2:	4b10      	ldr	r3, [pc, #64]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031da:	4b0e      	ldr	r3, [pc, #56]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031dc:	2200      	movs	r2, #0
 80031de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031ec:	4b09      	ldr	r3, [pc, #36]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031ee:	220c      	movs	r2, #12
 80031f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031f2:	4b08      	ldr	r3, [pc, #32]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031f8:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031fe:	4805      	ldr	r0, [pc, #20]	@ (8003214 <MX_USART1_UART_Init+0x4c>)
 8003200:	f002 febe 	bl	8005f80 <HAL_UART_Init>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800320a:	f7ff fd39 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	200003c0 	.word	0x200003c0
 8003218:	40013800 	.word	0x40013800

0800321c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003220:	4b11      	ldr	r3, [pc, #68]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003222:	4a12      	ldr	r2, [pc, #72]	@ (800326c <MX_USART2_UART_Init+0x50>)
 8003224:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003226:	4b10      	ldr	r3, [pc, #64]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003228:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800322c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800322e:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003234:	4b0c      	ldr	r3, [pc, #48]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003236:	2200      	movs	r2, #0
 8003238:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800323a:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 800323c:	2200      	movs	r2, #0
 800323e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003240:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003242:	220c      	movs	r2, #12
 8003244:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003246:	4b08      	ldr	r3, [pc, #32]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003248:	2200      	movs	r2, #0
 800324a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 800324e:	2200      	movs	r2, #0
 8003250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003252:	4805      	ldr	r0, [pc, #20]	@ (8003268 <MX_USART2_UART_Init+0x4c>)
 8003254:	f002 fe94 	bl	8005f80 <HAL_UART_Init>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800325e:	f7ff fd0f 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	20000408 	.word	0x20000408
 800326c:	40004400 	.word	0x40004400

08003270 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	@ 0x28
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003278:	f107 0318 	add.w	r3, r7, #24
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a3f      	ldr	r2, [pc, #252]	@ (8003388 <HAL_UART_MspInit+0x118>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d13a      	bne.n	8003306 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003290:	4b3e      	ldr	r3, [pc, #248]	@ (800338c <HAL_UART_MspInit+0x11c>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	4a3d      	ldr	r2, [pc, #244]	@ (800338c <HAL_UART_MspInit+0x11c>)
 8003296:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800329a:	6193      	str	r3, [r2, #24]
 800329c:	4b3b      	ldr	r3, [pc, #236]	@ (800338c <HAL_UART_MspInit+0x11c>)
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032a4:	617b      	str	r3, [r7, #20]
 80032a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a8:	4b38      	ldr	r3, [pc, #224]	@ (800338c <HAL_UART_MspInit+0x11c>)
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	4a37      	ldr	r2, [pc, #220]	@ (800338c <HAL_UART_MspInit+0x11c>)
 80032ae:	f043 0304 	orr.w	r3, r3, #4
 80032b2:	6193      	str	r3, [r2, #24]
 80032b4:	4b35      	ldr	r3, [pc, #212]	@ (800338c <HAL_UART_MspInit+0x11c>)
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c6:	2302      	movs	r3, #2
 80032c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032ca:	2303      	movs	r3, #3
 80032cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ce:	f107 0318 	add.w	r3, r7, #24
 80032d2:	4619      	mov	r1, r3
 80032d4:	482e      	ldr	r0, [pc, #184]	@ (8003390 <HAL_UART_MspInit+0x120>)
 80032d6:	f001 f837 	bl	8004348 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e4:	2300      	movs	r3, #0
 80032e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	f107 0318 	add.w	r3, r7, #24
 80032ec:	4619      	mov	r1, r3
 80032ee:	4828      	ldr	r0, [pc, #160]	@ (8003390 <HAL_UART_MspInit+0x120>)
 80032f0:	f001 f82a 	bl	8004348 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032f4:	2200      	movs	r2, #0
 80032f6:	2100      	movs	r1, #0
 80032f8:	2025      	movs	r0, #37	@ 0x25
 80032fa:	f000 fd3c 	bl	8003d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032fe:	2025      	movs	r0, #37	@ 0x25
 8003300:	f000 fd55 	bl	8003dae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003304:	e03c      	b.n	8003380 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a22      	ldr	r2, [pc, #136]	@ (8003394 <HAL_UART_MspInit+0x124>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d137      	bne.n	8003380 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003310:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <HAL_UART_MspInit+0x11c>)
 8003312:	69db      	ldr	r3, [r3, #28]
 8003314:	4a1d      	ldr	r2, [pc, #116]	@ (800338c <HAL_UART_MspInit+0x11c>)
 8003316:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800331a:	61d3      	str	r3, [r2, #28]
 800331c:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <HAL_UART_MspInit+0x11c>)
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003328:	4b18      	ldr	r3, [pc, #96]	@ (800338c <HAL_UART_MspInit+0x11c>)
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	4a17      	ldr	r2, [pc, #92]	@ (800338c <HAL_UART_MspInit+0x11c>)
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	6193      	str	r3, [r2, #24]
 8003334:	4b15      	ldr	r3, [pc, #84]	@ (800338c <HAL_UART_MspInit+0x11c>)
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003340:	2304      	movs	r3, #4
 8003342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003348:	2303      	movs	r3, #3
 800334a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800334c:	f107 0318 	add.w	r3, r7, #24
 8003350:	4619      	mov	r1, r3
 8003352:	480f      	ldr	r0, [pc, #60]	@ (8003390 <HAL_UART_MspInit+0x120>)
 8003354:	f000 fff8 	bl	8004348 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003358:	2308      	movs	r3, #8
 800335a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800335c:	2300      	movs	r3, #0
 800335e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003360:	2300      	movs	r3, #0
 8003362:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003364:	f107 0318 	add.w	r3, r7, #24
 8003368:	4619      	mov	r1, r3
 800336a:	4809      	ldr	r0, [pc, #36]	@ (8003390 <HAL_UART_MspInit+0x120>)
 800336c:	f000 ffec 	bl	8004348 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003370:	2200      	movs	r2, #0
 8003372:	2100      	movs	r1, #0
 8003374:	2026      	movs	r0, #38	@ 0x26
 8003376:	f000 fcfe 	bl	8003d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800337a:	2026      	movs	r0, #38	@ 0x26
 800337c:	f000 fd17 	bl	8003dae <HAL_NVIC_EnableIRQ>
}
 8003380:	bf00      	nop
 8003382:	3728      	adds	r7, #40	@ 0x28
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40013800 	.word	0x40013800
 800338c:	40021000 	.word	0x40021000
 8003390:	40010800 	.word	0x40010800
 8003394:	40004400 	.word	0x40004400

08003398 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800339c:	f3bf 8f4f 	dsb	sy
}
 80033a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <__NVIC_SystemReset+0x24>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80033aa:	4904      	ldr	r1, [pc, #16]	@ (80033bc <__NVIC_SystemReset+0x24>)
 80033ac:	4b04      	ldr	r3, [pc, #16]	@ (80033c0 <__NVIC_SystemReset+0x28>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80033b2:	f3bf 8f4f 	dsb	sy
}
 80033b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80033b8:	bf00      	nop
 80033ba:	e7fd      	b.n	80033b8 <__NVIC_SystemReset+0x20>
 80033bc:	e000ed00 	.word	0xe000ed00
 80033c0:	05fa0004 	.word	0x05fa0004

080033c4 <Manage_NRF_Data>:
extern float RH;
extern uint32_t PPM_VALUE;

void Transmitt_reply_to_gateway(char *msg);

void Manage_NRF_Data() {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b09a      	sub	sp, #104	@ 0x68
 80033c8:	af00      	add	r7, sp, #0
	uint8_t temp;
	char received_data_from_gateway[50] = "";
 80033ca:	2300      	movs	r3, #0
 80033cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80033d2:	222e      	movs	r2, #46	@ 0x2e
 80033d4:	2100      	movs	r1, #0
 80033d6:	4618      	mov	r0, r3
 80033d8:	f004 fbdb 	bl	8007b92 <memset>
	NRF24_read(received_data_from_gateway, 5); //store received data
 80033dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80033e0:	2105      	movs	r1, #5
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7fe fb5a 	bl	8001a9c <NRF24_read>

	//copy the 3rd byte, it is the command
	char rcvd_command;
	rcvd_command = received_data_from_gateway[2];
 80033e8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80033ec:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//commands
	char get_temperature = '0';
 80033f0:	2330      	movs	r3, #48	@ 0x30
 80033f2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	char get_humidity = '1';
 80033f6:	2331      	movs	r3, #49	@ 0x31
 80033f8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	char get_CO2 = '2';
 80033fc:	2332      	movs	r3, #50	@ 0x32
 80033fe:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62

	char return_data[10];
	//==================if received command is to GET TEMPERATURE ===========//
	if (rcvd_command == get_temperature) {  //Read Temp From Sensor
 8003402:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8003406:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800340a:	429a      	cmp	r2, r3
 800340c:	d10e      	bne.n	800342c <Manage_NRF_Data+0x68>
		DHT11_READ_TEMP_AND_HUM();
 800340e:	f7fd ffcf 	bl	80013b0 <DHT11_READ_TEMP_AND_HUM>
		// Convert float to string
		sprintf(return_data, "%f", tCelsius);
 8003412:	4b41      	ldr	r3, [pc, #260]	@ (8003518 <Manage_NRF_Data+0x154>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd f806 	bl	8000428 <__aeabi_f2d>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003424:	493d      	ldr	r1, [pc, #244]	@ (800351c <Manage_NRF_Data+0x158>)
 8003426:	f004 fb51 	bl	8007acc <siprintf>
 800342a:	e029      	b.n	8003480 <Manage_NRF_Data+0xbc>
	} else if (rcvd_command == get_humidity) {  //Read Temp From Sensor
 800342c:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8003430:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003434:	429a      	cmp	r2, r3
 8003436:	d10e      	bne.n	8003456 <Manage_NRF_Data+0x92>
		DHT11_READ_TEMP_AND_HUM();
 8003438:	f7fd ffba 	bl	80013b0 <DHT11_READ_TEMP_AND_HUM>
		// Convert float to string
		sprintf(return_data, "%f", RH);
 800343c:	4b38      	ldr	r3, [pc, #224]	@ (8003520 <Manage_NRF_Data+0x15c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fc fff1 	bl	8000428 <__aeabi_f2d>
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800344e:	4933      	ldr	r1, [pc, #204]	@ (800351c <Manage_NRF_Data+0x158>)
 8003450:	f004 fb3c 	bl	8007acc <siprintf>
 8003454:	e014      	b.n	8003480 <Manage_NRF_Data+0xbc>
	} else if (rcvd_command == get_CO2) {  //Read Temp From Sensor
 8003456:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 800345a:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 800345e:	429a      	cmp	r2, r3
 8003460:	d10a      	bne.n	8003478 <Manage_NRF_Data+0xb4>
		DHT11_READ_TEMP_AND_HUM();
 8003462:	f7fd ffa5 	bl	80013b0 <DHT11_READ_TEMP_AND_HUM>
		// Convert float to string
		sprintf(return_data, "%lu", PPM_VALUE);
 8003466:	4b2f      	ldr	r3, [pc, #188]	@ (8003524 <Manage_NRF_Data+0x160>)
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800346e:	492e      	ldr	r1, [pc, #184]	@ (8003528 <Manage_NRF_Data+0x164>)
 8003470:	4618      	mov	r0, r3
 8003472:	f004 fb2b 	bl	8007acc <siprintf>
 8003476:	e003      	b.n	8003480 <Manage_NRF_Data+0xbc>
	} else {
		Print_Debug_Data((char*) "INVALID COMMAND RECEIVED \n");
 8003478:	482c      	ldr	r0, [pc, #176]	@ (800352c <Manage_NRF_Data+0x168>)
 800347a:	f000 f8b1 	bl	80035e0 <Print_Debug_Data>
 800347e:	e047      	b.n	8003510 <Manage_NRF_Data+0x14c>
		return;
	}
	char return_string1[32];
	memcpy(return_string1, my_node_id, 2);
 8003480:	4b2b      	ldr	r3, [pc, #172]	@ (8003530 <Manage_NRF_Data+0x16c>)
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	80bb      	strh	r3, [r7, #4]
	return_string1[2] = rcvd_command;
 8003486:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800348a:	71bb      	strb	r3, [r7, #6]
	return_string1[3] = return_data[0];
 800348c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003490:	71fb      	strb	r3, [r7, #7]
	return_string1[4] = return_data[1];
 8003492:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003496:	723b      	strb	r3, [r7, #8]
	return_string1[5] = return_data[2];
 8003498:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800349c:	727b      	strb	r3, [r7, #9]
	return_string1[6] = return_data[3];
 800349e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034a2:	72bb      	strb	r3, [r7, #10]

//If it is getting PPM, data will be 4 digit
	if (rcvd_command == get_CO2) {
 80034a4:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80034a8:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d103      	bne.n	80034b8 <Manage_NRF_Data+0xf4>
		temp = 7;
 80034b0:	2307      	movs	r3, #7
 80034b2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80034b6:	e002      	b.n	80034be <Manage_NRF_Data+0xfa>
	} else {
		temp = 5;
 80034b8:	2305      	movs	r3, #5
 80034ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	for (uint8_t i = temp; i < 32; i++) {
 80034be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80034c2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80034c6:	e00b      	b.n	80034e0 <Manage_NRF_Data+0x11c>
		return_string1[i] = '\0';
 80034c8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80034cc:	3368      	adds	r3, #104	@ 0x68
 80034ce:	443b      	add	r3, r7
 80034d0:	2200      	movs	r2, #0
 80034d2:	f803 2c64 	strb.w	r2, [r3, #-100]
	for (uint8_t i = temp; i < 32; i++) {
 80034d6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80034da:	3301      	adds	r3, #1
 80034dc:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80034e0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80034e4:	2b1f      	cmp	r3, #31
 80034e6:	d9ef      	bls.n	80034c8 <Manage_NRF_Data+0x104>
	}

	HAL_UART_Transmit(&huart1, (uint8_t*) "\nReturning data ::> ",
 80034e8:	230a      	movs	r3, #10
 80034ea:	2214      	movs	r2, #20
 80034ec:	4911      	ldr	r1, [pc, #68]	@ (8003534 <Manage_NRF_Data+0x170>)
 80034ee:	4812      	ldr	r0, [pc, #72]	@ (8003538 <Manage_NRF_Data+0x174>)
 80034f0:	f002 fd96 	bl	8006020 <HAL_UART_Transmit>
			strlen("\nReturning data ::> "), 10);
	HAL_UART_Transmit(&huart1, (uint8_t*) return_string1, 7, 10);
 80034f4:	1d39      	adds	r1, r7, #4
 80034f6:	230a      	movs	r3, #10
 80034f8:	2207      	movs	r2, #7
 80034fa:	480f      	ldr	r0, [pc, #60]	@ (8003538 <Manage_NRF_Data+0x174>)
 80034fc:	f002 fd90 	bl	8006020 <HAL_UART_Transmit>
	Switch_to_Transmitt_mode();
 8003500:	f7ff fc06 	bl	8002d10 <Switch_to_Transmitt_mode>
	Transmitt_reply_to_gateway(return_string1);
 8003504:	1d3b      	adds	r3, r7, #4
 8003506:	4618      	mov	r0, r3
 8003508:	f000 f818 	bl	800353c <Transmitt_reply_to_gateway>
	Switch_to_Receiver_mode();
 800350c:	f7ff fc16 	bl	8002d3c <Switch_to_Receiver_mode>
}
 8003510:	3768      	adds	r7, #104	@ 0x68
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	2000020c 	.word	0x2000020c
 800351c:	0800b8b0 	.word	0x0800b8b0
 8003520:	20000214 	.word	0x20000214
 8003524:	200001f8 	.word	0x200001f8
 8003528:	0800b8b4 	.word	0x0800b8b4
 800352c:	0800b8b8 	.word	0x0800b8b8
 8003530:	20000450 	.word	0x20000450
 8003534:	0800b8d4 	.word	0x0800b8d4
 8003538:	200003c0 	.word	0x200003c0

0800353c <Transmitt_reply_to_gateway>:
void Transmitt_reply_to_gateway(char *msg) {
 800353c:	b580      	push	{r7, lr}
 800353e:	b08e      	sub	sp, #56	@ 0x38
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,
 8003544:	230a      	movs	r3, #10
 8003546:	2231      	movs	r2, #49	@ 0x31
 8003548:	4920      	ldr	r1, [pc, #128]	@ (80035cc <Transmitt_reply_to_gateway+0x90>)
 800354a:	4821      	ldr	r0, [pc, #132]	@ (80035d0 <Transmitt_reply_to_gateway+0x94>)
 800354c:	f002 fd68 	bl	8006020 <HAL_UART_Transmit>
			(uint8_t*) "\nTransmitting reply to gateway .. waiting for ack",
			strlen("\nTransmitting reply to gateway .. waiting for ack"), 10);
	char received_data_from_srvr1[40];
	memcpy(received_data_from_srvr1, msg, 32);
 8003550:	f107 030c 	add.w	r3, r7, #12
 8003554:	2220      	movs	r2, #32
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4618      	mov	r0, r3
 800355a:	f004 fbba 	bl	8007cd2 <memcpy>
	for (int i = 0; i <= 10; i++) {
 800355e:	2300      	movs	r3, #0
 8003560:	637b      	str	r3, [r7, #52]	@ 0x34
 8003562:	e026      	b.n	80035b2 <Transmitt_reply_to_gateway+0x76>
		if (!NRF24_write(received_data_from_srvr1, 32)) {
 8003564:	f107 030c 	add.w	r3, r7, #12
 8003568:	2120      	movs	r1, #32
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe fa42 	bl	80019f4 <NRF24_write>
 8003570:	4603      	mov	r3, r0
 8003572:	f083 0301 	eor.w	r3, r3, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d010      	beq.n	800359e <Transmitt_reply_to_gateway+0x62>
			NRF24_write(received_data_from_srvr1, 32);
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	2120      	movs	r1, #32
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe fa36 	bl	80019f4 <NRF24_write>
			HAL_UART_Transmit(&huart1, (uint8_t*) ".", strlen("."), 10);
 8003588:	230a      	movs	r3, #10
 800358a:	2201      	movs	r2, #1
 800358c:	4911      	ldr	r1, [pc, #68]	@ (80035d4 <Transmitt_reply_to_gateway+0x98>)
 800358e:	4810      	ldr	r0, [pc, #64]	@ (80035d0 <Transmitt_reply_to_gateway+0x94>)
 8003590:	f002 fd46 	bl	8006020 <HAL_UART_Transmit>
			HAL_Delay(400);
 8003594:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8003598:	f000 faf2 	bl	8003b80 <HAL_Delay>
 800359c:	e006      	b.n	80035ac <Transmitt_reply_to_gateway+0x70>
		} else {
			HAL_UART_Transmit(&huart1,
 800359e:	230a      	movs	r3, #10
 80035a0:	222a      	movs	r2, #42	@ 0x2a
 80035a2:	490d      	ldr	r1, [pc, #52]	@ (80035d8 <Transmitt_reply_to_gateway+0x9c>)
 80035a4:	480a      	ldr	r0, [pc, #40]	@ (80035d0 <Transmitt_reply_to_gateway+0x94>)
 80035a6:	f002 fd3b 	bl	8006020 <HAL_UART_Transmit>
					(uint8_t*) "\nReply Transmitted to gateway successfully",
					strlen("\nReply Transmitted to gateway successfully"), 10);
			break;
 80035aa:	e005      	b.n	80035b8 <Transmitt_reply_to_gateway+0x7c>
	for (int i = 0; i <= 10; i++) {
 80035ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ae:	3301      	adds	r3, #1
 80035b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80035b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b4:	2b0a      	cmp	r3, #10
 80035b6:	ddd5      	ble.n	8003564 <Transmitt_reply_to_gateway+0x28>
		}
	}
	HAL_UART_Transmit(&huart1,
 80035b8:	230a      	movs	r3, #10
 80035ba:	2231      	movs	r2, #49	@ 0x31
 80035bc:	4907      	ldr	r1, [pc, #28]	@ (80035dc <Transmitt_reply_to_gateway+0xa0>)
 80035be:	4804      	ldr	r0, [pc, #16]	@ (80035d0 <Transmitt_reply_to_gateway+0x94>)
 80035c0:	f002 fd2e 	bl	8006020 <HAL_UART_Transmit>
			(uint8_t*) "\nTransmission Failed, No acknowledgement received",
			strlen("\nTransmission Failed, No acknowledgement received"), 10);

}
 80035c4:	bf00      	nop
 80035c6:	3738      	adds	r7, #56	@ 0x38
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	0800b8ec 	.word	0x0800b8ec
 80035d0:	200003c0 	.word	0x200003c0
 80035d4:	0800b920 	.word	0x0800b920
 80035d8:	0800b924 	.word	0x0800b924
 80035dc:	0800b950 	.word	0x0800b950

080035e0 <Print_Debug_Data>:

void Print_Debug_Data(char *Debug_Msg) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (const uint8_t*) Debug_Msg, strlen(Debug_Msg),
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7fc fdb1 	bl	8000150 <strlen>
 80035ee:	4603      	mov	r3, r0
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	23c8      	movs	r3, #200	@ 0xc8
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	4803      	ldr	r0, [pc, #12]	@ (8003604 <Print_Debug_Data+0x24>)
 80035f8:	f002 fd12 	bl	8006020 <HAL_UART_Transmit>
			200);
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	200003c0 	.word	0x200003c0

08003608 <Manage_Received_Data_From_UART>:
void Manage_Received_Data_From_UART(uint8_t UART_DATA[], size_t data_length) {
 8003608:	b580      	push	{r7, lr}
 800360a:	b08a      	sub	sp, #40	@ 0x28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
// Check if the first element is '*'
	if (data_length > 0 && UART_DATA[0] == '*') {
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 80c0 	beq.w	800379a <Manage_Received_Data_From_UART+0x192>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003620:	f040 80bb 	bne.w	800379a <Manage_Received_Data_From_UART+0x192>

//IF THE COMAMND IS TO ERASE FDLASH [It will erase the next three page, which contain the data ]
		if (strncmp((char*) &UART_DATA[1], "ERASE_NRF_DATA", 14) == 0) {
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3301      	adds	r3, #1
 8003628:	220e      	movs	r2, #14
 800362a:	495e      	ldr	r1, [pc, #376]	@ (80037a4 <Manage_Received_Data_From_UART+0x19c>)
 800362c:	4618      	mov	r0, r3
 800362e:	f004 fab8 	bl	8007ba2 <strncmp>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d114      	bne.n	8003662 <Manage_Received_Data_From_UART+0x5a>
			//Erase FLASH_ADDR_4_No_Of_Polling_Node
			bool status = ee_format_page(FLASH_ADDR_START_PG_29_USER_VAR, 4);
 8003638:	2104      	movs	r1, #4
 800363a:	485b      	ldr	r0, [pc, #364]	@ (80037a8 <Manage_Received_Data_From_UART+0x1a0>)
 800363c:	f7ff f944 	bl	80028c8 <ee_format_page>
 8003640:	4603      	mov	r3, r0
 8003642:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (!status) {
 8003646:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800364a:	f083 0301 	eor.w	r3, r3, #1
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <Manage_Received_Data_From_UART+0x54>
				Print_Debug_Data(
 8003654:	4855      	ldr	r0, [pc, #340]	@ (80037ac <Manage_Received_Data_From_UART+0x1a4>)
 8003656:	f7ff ffc3 	bl	80035e0 <Print_Debug_Data>
 800365a:	e002      	b.n	8003662 <Manage_Received_Data_From_UART+0x5a>
						(char*) "[ERASE FLASH ERROR] UNABLE TO ERASE \n");
			} else {
				Print_Debug_Data(
 800365c:	4854      	ldr	r0, [pc, #336]	@ (80037b0 <Manage_Received_Data_From_UART+0x1a8>)
 800365e:	f7ff ffbf 	bl	80035e0 <Print_Debug_Data>
						(char*) "[ERASE FLASH ] FLASH ERASED SUCCESFULLY \n");
			}
		}

//IF THE COMAMND IS TO STORE NRF CHANNEL
		if (strncmp((char*) &UART_DATA[1], "NRF_CH:", 7) == 0) {
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3301      	adds	r3, #1
 8003666:	2207      	movs	r2, #7
 8003668:	4952      	ldr	r1, [pc, #328]	@ (80037b4 <Manage_Received_Data_From_UART+0x1ac>)
 800366a:	4618      	mov	r0, r3
 800366c:	f004 fa99 	bl	8007ba2 <strncmp>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d12d      	bne.n	80036d2 <Manage_Received_Data_From_UART+0xca>
			//if the condition meet, then the next two byte is the channel
			uint8_t nrfChannel[2];
			nrfChannel[0] = UART_DATA[8];
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	7a1b      	ldrb	r3, [r3, #8]
 800367a:	733b      	strb	r3, [r7, #12]
			nrfChannel[1] = UART_DATA[9];
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	7a5b      	ldrb	r3, [r3, #9]
 8003680:	737b      	strb	r3, [r7, #13]
			// Convert ASCII characters to numeric values
			uint8_t highValue = nrfChannel[0] - '0';
 8003682:	7b3b      	ldrb	r3, [r7, #12]
 8003684:	3b30      	subs	r3, #48	@ 0x30
 8003686:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			uint8_t lowValue = nrfChannel[1] - '0';
 800368a:	7b7b      	ldrb	r3, [r7, #13]
 800368c:	3b30      	subs	r3, #48	@ 0x30
 800368e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			// Combine the digits into a single uint8_t
			uint8_t nrfChannel_8_t = (highValue * 10) + lowValue;
 8003692:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003696:	461a      	mov	r2, r3
 8003698:	0092      	lsls	r2, r2, #2
 800369a:	4413      	add	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036a4:	4413      	add	r3, r2
 80036a6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			if (!ee_write_16(FLASH_ADDR_4_Self_Channel, nrfChannel_8_t)) {
 80036aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	4619      	mov	r1, r3
 80036b2:	4841      	ldr	r0, [pc, #260]	@ (80037b8 <Manage_Received_Data_From_UART+0x1b0>)
 80036b4:	f7ff f8a0 	bl	80027f8 <ee_write_16>
 80036b8:	4603      	mov	r3, r0
 80036ba:	f083 0301 	eor.w	r3, r3, #1
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <Manage_Received_Data_From_UART+0xc4>
				Print_Debug_Data(
 80036c4:	483d      	ldr	r0, [pc, #244]	@ (80037bc <Manage_Received_Data_From_UART+0x1b4>)
 80036c6:	f7ff ff8b 	bl	80035e0 <Print_Debug_Data>
 80036ca:	e002      	b.n	80036d2 <Manage_Received_Data_From_UART+0xca>
						(char*) "[ERROR WRITING FLASH] UNABLE TO WRITE CHANNEL Variable\n");
			} else {
				Print_Debug_Data(
 80036cc:	483c      	ldr	r0, [pc, #240]	@ (80037c0 <Manage_Received_Data_From_UART+0x1b8>)
 80036ce:	f7ff ff87 	bl	80035e0 <Print_Debug_Data>
						(char*) "[Writing Channel] Channel Written SUCCESFULLY \n");
			}
		}
//IF THE COMAMND IS TO STORE NRF PIPE ADDRESS
		if (strncmp((char*) &UART_DATA[1], "NRF_PIPE_ADDR:", 14) == 0) {
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	3301      	adds	r3, #1
 80036d6:	220e      	movs	r2, #14
 80036d8:	493a      	ldr	r1, [pc, #232]	@ (80037c4 <Manage_Received_Data_From_UART+0x1bc>)
 80036da:	4618      	mov	r0, r3
 80036dc:	f004 fa61 	bl	8007ba2 <strncmp>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d14d      	bne.n	8003782 <Manage_Received_Data_From_UART+0x17a>
			// If the condition is met, copy the next two bytes to another array
			uint8_t PIPE_Addr[2];
			PIPE_Addr[0] = UART_DATA[15];
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	7bdb      	ldrb	r3, [r3, #15]
 80036ea:	723b      	strb	r3, [r7, #8]
			PIPE_Addr[1] = UART_DATA[16];
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7c1b      	ldrb	r3, [r3, #16]
 80036f0:	727b      	strb	r3, [r7, #9]
			//process the command

			//STORE THE NODE ID, like 01 or 02, which will be required for REPLY
			uint16_t DEVICE_ADDRESS = (PIPE_Addr[1] << 8) | PIPE_Addr[0];
 80036f2:	7a7b      	ldrb	r3, [r7, #9]
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	b21a      	sxth	r2, r3
 80036f8:	7a3b      	ldrb	r3, [r7, #8]
 80036fa:	b21b      	sxth	r3, r3
 80036fc:	4313      	orrs	r3, r2
 80036fe:	b21b      	sxth	r3, r3
 8003700:	847b      	strh	r3, [r7, #34]	@ 0x22
			if (!ee_write_16(FLASH_ADDR_4_DEVICE_ID, DEVICE_ADDRESS)) {
 8003702:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003704:	4619      	mov	r1, r3
 8003706:	4830      	ldr	r0, [pc, #192]	@ (80037c8 <Manage_Received_Data_From_UART+0x1c0>)
 8003708:	f7ff f876 	bl	80027f8 <ee_write_16>
 800370c:	4603      	mov	r3, r0
 800370e:	f083 0301 	eor.w	r3, r3, #1
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <Manage_Received_Data_From_UART+0x118>
				Print_Debug_Data(
 8003718:	482c      	ldr	r0, [pc, #176]	@ (80037cc <Manage_Received_Data_From_UART+0x1c4>)
 800371a:	f7ff ff61 	bl	80035e0 <Print_Debug_Data>
 800371e:	e002      	b.n	8003726 <Manage_Received_Data_From_UART+0x11e>
						(char*) "[ERROR WRITING FLASH] UNABLE TO WRITE DEVICE ID Variable\n");
			} else {
				Print_Debug_Data(
 8003720:	482b      	ldr	r0, [pc, #172]	@ (80037d0 <Manage_Received_Data_From_UART+0x1c8>)
 8003722:	f7ff ff5d 	bl	80035e0 <Print_Debug_Data>
						(char*) "[Writing DEVICE ID] DEVICE ID Written SUCCESFULLY \n");
			}

			HAL_Delay(100);
 8003726:	2064      	movs	r0, #100	@ 0x64
 8003728:	f000 fa2a 	bl	8003b80 <HAL_Delay>

			// Convert ASCII characters to numeric values
			uint8_t highValue = PIPE_Addr[0] - '0';
 800372c:	7a3b      	ldrb	r3, [r7, #8]
 800372e:	3b30      	subs	r3, #48	@ 0x30
 8003730:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			uint8_t lowValue = PIPE_Addr[1] - '0';
 8003734:	7a7b      	ldrb	r3, [r7, #9]
 8003736:	3b30      	subs	r3, #48	@ 0x30
 8003738:	f887 3020 	strb.w	r3, [r7, #32]
			// Combine the digits into a single uint8_t
			uint8_t nrf_8_t = (highValue * 10) + lowValue;
 800373c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003740:	461a      	mov	r2, r3
 8003742:	0092      	lsls	r2, r2, #2
 8003744:	4413      	add	r3, r2
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	b2da      	uxtb	r2, r3
 800374a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800374e:	4413      	add	r3, r2
 8003750:	77fb      	strb	r3, [r7, #31]
			//copy the gateway code of finding address, and save the address
			uint64_t NRF_Pipe_Addr = Get_Pipe_Address(nrf_8_t);
 8003752:	7ffb      	ldrb	r3, [r7, #31]
 8003754:	4618      	mov	r0, r3
 8003756:	f000 f847 	bl	80037e8 <Get_Pipe_Address>
 800375a:	e9c7 0104 	strd	r0, r1, [r7, #16]
			//WRITE IT EEPROM
			if (!ee_write_64(FLASH_ADDR_4_PIPE_ADDR_FOR_NRF, NRF_Pipe_Addr)) {
 800375e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003762:	481c      	ldr	r0, [pc, #112]	@ (80037d4 <Manage_Received_Data_From_UART+0x1cc>)
 8003764:	f7ff f87c 	bl	8002860 <ee_write_64>
 8003768:	4603      	mov	r3, r0
 800376a:	f083 0301 	eor.w	r3, r3, #1
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <Manage_Received_Data_From_UART+0x174>
				Print_Debug_Data(
 8003774:	4818      	ldr	r0, [pc, #96]	@ (80037d8 <Manage_Received_Data_From_UART+0x1d0>)
 8003776:	f7ff ff33 	bl	80035e0 <Print_Debug_Data>
 800377a:	e002      	b.n	8003782 <Manage_Received_Data_From_UART+0x17a>
						(char*) "[UART CB] UNABLE TO WRITE NRF PIPE ADDRES\n");
			} else {
				Print_Debug_Data(
 800377c:	4817      	ldr	r0, [pc, #92]	@ (80037dc <Manage_Received_Data_From_UART+0x1d4>)
 800377e:	f7ff ff2f 	bl	80035e0 <Print_Debug_Data>
						(char*) "[UART CB] VALID ADDRESS FOUND AND IS SAVED INTO THE EMULATED EEPROM\n");
			}
		}
//IF THE COMMAND IS TO RESTART STM32
		if (strncmp((char*) &UART_DATA[1], "RESTART", 7) == 0) {
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3301      	adds	r3, #1
 8003786:	2207      	movs	r2, #7
 8003788:	4915      	ldr	r1, [pc, #84]	@ (80037e0 <Manage_Received_Data_From_UART+0x1d8>)
 800378a:	4618      	mov	r0, r3
 800378c:	f004 fa09 	bl	8007ba2 <strncmp>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <Manage_Received_Data_From_UART+0x192>
			NVIC_SystemReset();
 8003796:	f7ff fdff 	bl	8003398 <__NVIC_SystemReset>
		}
	}
}
 800379a:	bf00      	nop
 800379c:	3728      	adds	r7, #40	@ 0x28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	0800b984 	.word	0x0800b984
 80037a8:	0800e800 	.word	0x0800e800
 80037ac:	0800b994 	.word	0x0800b994
 80037b0:	0800b9bc 	.word	0x0800b9bc
 80037b4:	0800b9e8 	.word	0x0800b9e8
 80037b8:	0800e804 	.word	0x0800e804
 80037bc:	0800b9f0 	.word	0x0800b9f0
 80037c0:	0800ba28 	.word	0x0800ba28
 80037c4:	0800ba58 	.word	0x0800ba58
 80037c8:	0800e818 	.word	0x0800e818
 80037cc:	0800ba68 	.word	0x0800ba68
 80037d0:	0800baa4 	.word	0x0800baa4
 80037d4:	0800e808 	.word	0x0800e808
 80037d8:	0800bad8 	.word	0x0800bad8
 80037dc:	0800bb04 	.word	0x0800bb04
 80037e0:	0800bb4c 	.word	0x0800bb4c
 80037e4:	00000000 	.word	0x00000000

080037e8 <Get_Pipe_Address>:

uint64_t Get_Pipe_Address(uint8_t nrf_8_t) {
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
	switch (nrf_8_t) {
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	3b01      	subs	r3, #1
 80037f6:	2b1d      	cmp	r3, #29
 80037f8:	f200 80b8 	bhi.w	800396c <Get_Pipe_Address+0x184>
 80037fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003804 <Get_Pipe_Address+0x1c>)
 80037fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003802:	bf00      	nop
 8003804:	0800387d 	.word	0x0800387d
 8003808:	08003885 	.word	0x08003885
 800380c:	0800388d 	.word	0x0800388d
 8003810:	08003895 	.word	0x08003895
 8003814:	0800389d 	.word	0x0800389d
 8003818:	080038a5 	.word	0x080038a5
 800381c:	080038ad 	.word	0x080038ad
 8003820:	080038b5 	.word	0x080038b5
 8003824:	080038bd 	.word	0x080038bd
 8003828:	080038c5 	.word	0x080038c5
 800382c:	080038cd 	.word	0x080038cd
 8003830:	080038d5 	.word	0x080038d5
 8003834:	080038dd 	.word	0x080038dd
 8003838:	080038e5 	.word	0x080038e5
 800383c:	080038ed 	.word	0x080038ed
 8003840:	080038f5 	.word	0x080038f5
 8003844:	080038fd 	.word	0x080038fd
 8003848:	08003905 	.word	0x08003905
 800384c:	0800390d 	.word	0x0800390d
 8003850:	08003915 	.word	0x08003915
 8003854:	0800391d 	.word	0x0800391d
 8003858:	08003925 	.word	0x08003925
 800385c:	0800392d 	.word	0x0800392d
 8003860:	08003935 	.word	0x08003935
 8003864:	0800393d 	.word	0x0800393d
 8003868:	08003945 	.word	0x08003945
 800386c:	0800394d 	.word	0x0800394d
 8003870:	08003955 	.word	0x08003955
 8003874:	0800395d 	.word	0x0800395d
 8003878:	08003965 	.word	0x08003965
	case 1:
		return 0x11223344AA;
 800387c:	a340      	add	r3, pc, #256	@ (adr r3, 8003980 <Get_Pipe_Address+0x198>)
 800387e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003882:	e077      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 2:
		return 0x11223344AB;
 8003884:	a340      	add	r3, pc, #256	@ (adr r3, 8003988 <Get_Pipe_Address+0x1a0>)
 8003886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388a:	e073      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 3:
		return 0x11223344AC;
 800388c:	a340      	add	r3, pc, #256	@ (adr r3, 8003990 <Get_Pipe_Address+0x1a8>)
 800388e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003892:	e06f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 4:
		return 0x11223344AD;
 8003894:	a340      	add	r3, pc, #256	@ (adr r3, 8003998 <Get_Pipe_Address+0x1b0>)
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	e06b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 5:
		return 0x11223344AE;
 800389c:	a340      	add	r3, pc, #256	@ (adr r3, 80039a0 <Get_Pipe_Address+0x1b8>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	e067      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 6:
		return 0x11223344AF;
 80038a4:	a340      	add	r3, pc, #256	@ (adr r3, 80039a8 <Get_Pipe_Address+0x1c0>)
 80038a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038aa:	e063      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 7:
		return 0x11223344B0;
 80038ac:	a340      	add	r3, pc, #256	@ (adr r3, 80039b0 <Get_Pipe_Address+0x1c8>)
 80038ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b2:	e05f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 8:
		return 0x11223344B1;
 80038b4:	a340      	add	r3, pc, #256	@ (adr r3, 80039b8 <Get_Pipe_Address+0x1d0>)
 80038b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ba:	e05b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 9:
		return 0x11223344B2;
 80038bc:	a340      	add	r3, pc, #256	@ (adr r3, 80039c0 <Get_Pipe_Address+0x1d8>)
 80038be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c2:	e057      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 10:
		return 0x11223344B3;
 80038c4:	a340      	add	r3, pc, #256	@ (adr r3, 80039c8 <Get_Pipe_Address+0x1e0>)
 80038c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ca:	e053      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 11:
		return 0x11223344B4;
 80038cc:	a340      	add	r3, pc, #256	@ (adr r3, 80039d0 <Get_Pipe_Address+0x1e8>)
 80038ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d2:	e04f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 12:
		return 0x11223344B5;
 80038d4:	a340      	add	r3, pc, #256	@ (adr r3, 80039d8 <Get_Pipe_Address+0x1f0>)
 80038d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038da:	e04b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 13:
		return 0x11223344B6;
 80038dc:	a340      	add	r3, pc, #256	@ (adr r3, 80039e0 <Get_Pipe_Address+0x1f8>)
 80038de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e2:	e047      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 14:
		return 0x11223344B7;
 80038e4:	a340      	add	r3, pc, #256	@ (adr r3, 80039e8 <Get_Pipe_Address+0x200>)
 80038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ea:	e043      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 15:
		return 0x11223344B8;
 80038ec:	a340      	add	r3, pc, #256	@ (adr r3, 80039f0 <Get_Pipe_Address+0x208>)
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	e03f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 16:
		return 0x11223344B9;
 80038f4:	a340      	add	r3, pc, #256	@ (adr r3, 80039f8 <Get_Pipe_Address+0x210>)
 80038f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fa:	e03b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 17:
		return 0x11223344BA;
 80038fc:	a340      	add	r3, pc, #256	@ (adr r3, 8003a00 <Get_Pipe_Address+0x218>)
 80038fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003902:	e037      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 18:
		return 0x11223344BB;
 8003904:	a340      	add	r3, pc, #256	@ (adr r3, 8003a08 <Get_Pipe_Address+0x220>)
 8003906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390a:	e033      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 19:
		return 0x11223344BC;
 800390c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a10 <Get_Pipe_Address+0x228>)
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	e02f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 20:
		return 0x11223344BD;
 8003914:	a340      	add	r3, pc, #256	@ (adr r3, 8003a18 <Get_Pipe_Address+0x230>)
 8003916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391a:	e02b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 21:
		return 0x11223344BE;
 800391c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a20 <Get_Pipe_Address+0x238>)
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	e027      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 22:
		return 0x11223344BF;
 8003924:	a340      	add	r3, pc, #256	@ (adr r3, 8003a28 <Get_Pipe_Address+0x240>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	e023      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 23:
		return 0x11223344C0;
 800392c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a30 <Get_Pipe_Address+0x248>)
 800392e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003932:	e01f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 24:
		return 0x11223344C1;
 8003934:	a340      	add	r3, pc, #256	@ (adr r3, 8003a38 <Get_Pipe_Address+0x250>)
 8003936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393a:	e01b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 25:
		return 0x11223344C2;
 800393c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a40 <Get_Pipe_Address+0x258>)
 800393e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003942:	e017      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 26:
		return 0x11223344C3;
 8003944:	a340      	add	r3, pc, #256	@ (adr r3, 8003a48 <Get_Pipe_Address+0x260>)
 8003946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394a:	e013      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 27:
		return 0x11223344C4;
 800394c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a50 <Get_Pipe_Address+0x268>)
 800394e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003952:	e00f      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 28:
		return 0x11223344C5;
 8003954:	a340      	add	r3, pc, #256	@ (adr r3, 8003a58 <Get_Pipe_Address+0x270>)
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	e00b      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 29:
		return 0x11223344C6;
 800395c:	a340      	add	r3, pc, #256	@ (adr r3, 8003a60 <Get_Pipe_Address+0x278>)
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	e007      	b.n	8003974 <Get_Pipe_Address+0x18c>
	case 30:
		return 0x11223344C7;
 8003964:	a340      	add	r3, pc, #256	@ (adr r3, 8003a68 <Get_Pipe_Address+0x280>)
 8003966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396a:	e003      	b.n	8003974 <Get_Pipe_Address+0x18c>
	default:
		return 0;
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
	}
	return 0;
}
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr
 8003980:	223344aa 	.word	0x223344aa
 8003984:	00000011 	.word	0x00000011
 8003988:	223344ab 	.word	0x223344ab
 800398c:	00000011 	.word	0x00000011
 8003990:	223344ac 	.word	0x223344ac
 8003994:	00000011 	.word	0x00000011
 8003998:	223344ad 	.word	0x223344ad
 800399c:	00000011 	.word	0x00000011
 80039a0:	223344ae 	.word	0x223344ae
 80039a4:	00000011 	.word	0x00000011
 80039a8:	223344af 	.word	0x223344af
 80039ac:	00000011 	.word	0x00000011
 80039b0:	223344b0 	.word	0x223344b0
 80039b4:	00000011 	.word	0x00000011
 80039b8:	223344b1 	.word	0x223344b1
 80039bc:	00000011 	.word	0x00000011
 80039c0:	223344b2 	.word	0x223344b2
 80039c4:	00000011 	.word	0x00000011
 80039c8:	223344b3 	.word	0x223344b3
 80039cc:	00000011 	.word	0x00000011
 80039d0:	223344b4 	.word	0x223344b4
 80039d4:	00000011 	.word	0x00000011
 80039d8:	223344b5 	.word	0x223344b5
 80039dc:	00000011 	.word	0x00000011
 80039e0:	223344b6 	.word	0x223344b6
 80039e4:	00000011 	.word	0x00000011
 80039e8:	223344b7 	.word	0x223344b7
 80039ec:	00000011 	.word	0x00000011
 80039f0:	223344b8 	.word	0x223344b8
 80039f4:	00000011 	.word	0x00000011
 80039f8:	223344b9 	.word	0x223344b9
 80039fc:	00000011 	.word	0x00000011
 8003a00:	223344ba 	.word	0x223344ba
 8003a04:	00000011 	.word	0x00000011
 8003a08:	223344bb 	.word	0x223344bb
 8003a0c:	00000011 	.word	0x00000011
 8003a10:	223344bc 	.word	0x223344bc
 8003a14:	00000011 	.word	0x00000011
 8003a18:	223344bd 	.word	0x223344bd
 8003a1c:	00000011 	.word	0x00000011
 8003a20:	223344be 	.word	0x223344be
 8003a24:	00000011 	.word	0x00000011
 8003a28:	223344bf 	.word	0x223344bf
 8003a2c:	00000011 	.word	0x00000011
 8003a30:	223344c0 	.word	0x223344c0
 8003a34:	00000011 	.word	0x00000011
 8003a38:	223344c1 	.word	0x223344c1
 8003a3c:	00000011 	.word	0x00000011
 8003a40:	223344c2 	.word	0x223344c2
 8003a44:	00000011 	.word	0x00000011
 8003a48:	223344c3 	.word	0x223344c3
 8003a4c:	00000011 	.word	0x00000011
 8003a50:	223344c4 	.word	0x223344c4
 8003a54:	00000011 	.word	0x00000011
 8003a58:	223344c5 	.word	0x223344c5
 8003a5c:	00000011 	.word	0x00000011
 8003a60:	223344c6 	.word	0x223344c6
 8003a64:	00000011 	.word	0x00000011
 8003a68:	223344c7 	.word	0x223344c7
 8003a6c:	00000011 	.word	0x00000011

08003a70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a70:	f7ff fb36 	bl	80030e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a74:	480b      	ldr	r0, [pc, #44]	@ (8003aa4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003a76:	490c      	ldr	r1, [pc, #48]	@ (8003aa8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003a78:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <LoopFillZerobss+0x16>)
  movs r3, #0
 8003a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a7c:	e002      	b.n	8003a84 <LoopCopyDataInit>

08003a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a82:	3304      	adds	r3, #4

08003a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a88:	d3f9      	bcc.n	8003a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a8a:	4a09      	ldr	r2, [pc, #36]	@ (8003ab0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003a8c:	4c09      	ldr	r4, [pc, #36]	@ (8003ab4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a90:	e001      	b.n	8003a96 <LoopFillZerobss>

08003a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a94:	3204      	adds	r2, #4

08003a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a98:	d3fb      	bcc.n	8003a92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a9a:	f004 f8e5 	bl	8007c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003a9e:	f7fe ffb9 	bl	8002a14 <main>
  bx lr
 8003aa2:	4770      	bx	lr
  ldr r0, =_sdata
 8003aa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aa8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003aac:	0800bfd0 	.word	0x0800bfd0
  ldr r2, =_sbss
 8003ab0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003ab4:	200005c4 	.word	0x200005c4

08003ab8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ab8:	e7fe      	b.n	8003ab8 <ADC1_2_IRQHandler>
	...

08003abc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ac0:	4b08      	ldr	r3, [pc, #32]	@ (8003ae4 <HAL_Init+0x28>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a07      	ldr	r2, [pc, #28]	@ (8003ae4 <HAL_Init+0x28>)
 8003ac6:	f043 0310 	orr.w	r3, r3, #16
 8003aca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003acc:	2003      	movs	r0, #3
 8003ace:	f000 f947 	bl	8003d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ad2:	200f      	movs	r0, #15
 8003ad4:	f000 f808 	bl	8003ae8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ad8:	f7ff f9c8 	bl	8002e6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40022000 	.word	0x40022000

08003ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003af0:	4b12      	ldr	r3, [pc, #72]	@ (8003b3c <HAL_InitTick+0x54>)
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	4b12      	ldr	r3, [pc, #72]	@ (8003b40 <HAL_InitTick+0x58>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	4619      	mov	r1, r3
 8003afa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 f95f 	bl	8003dca <HAL_SYSTICK_Config>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e00e      	b.n	8003b34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b0f      	cmp	r3, #15
 8003b1a:	d80a      	bhi.n	8003b32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	f04f 30ff 	mov.w	r0, #4294967295
 8003b24:	f000 f927 	bl	8003d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b28:	4a06      	ldr	r2, [pc, #24]	@ (8003b44 <HAL_InitTick+0x5c>)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000000 	.word	0x20000000
 8003b40:	20000008 	.word	0x20000008
 8003b44:	20000004 	.word	0x20000004

08003b48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b4c:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <HAL_IncTick+0x1c>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	461a      	mov	r2, r3
 8003b52:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <HAL_IncTick+0x20>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4413      	add	r3, r2
 8003b58:	4a03      	ldr	r2, [pc, #12]	@ (8003b68 <HAL_IncTick+0x20>)
 8003b5a:	6013      	str	r3, [r2, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr
 8003b64:	20000008 	.word	0x20000008
 8003b68:	20000454 	.word	0x20000454

08003b6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b70:	4b02      	ldr	r3, [pc, #8]	@ (8003b7c <HAL_GetTick+0x10>)
 8003b72:	681b      	ldr	r3, [r3, #0]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr
 8003b7c:	20000454 	.word	0x20000454

08003b80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b88:	f7ff fff0 	bl	8003b6c <HAL_GetTick>
 8003b8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b98:	d005      	beq.n	8003ba6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc4 <HAL_Delay+0x44>)
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ba6:	bf00      	nop
 8003ba8:	f7ff ffe0 	bl	8003b6c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d8f7      	bhi.n	8003ba8 <HAL_Delay+0x28>
  {
  }
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	20000008 	.word	0x20000008

08003bc8 <__NVIC_SetPriorityGrouping>:
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <__NVIC_SetPriorityGrouping+0x44>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003be4:	4013      	ands	r3, r2
 8003be6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bfa:	4a04      	ldr	r2, [pc, #16]	@ (8003c0c <__NVIC_SetPriorityGrouping+0x44>)
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	60d3      	str	r3, [r2, #12]
}
 8003c00:	bf00      	nop
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	e000ed00 	.word	0xe000ed00

08003c10 <__NVIC_GetPriorityGrouping>:
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c14:	4b04      	ldr	r3, [pc, #16]	@ (8003c28 <__NVIC_GetPriorityGrouping+0x18>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	0a1b      	lsrs	r3, r3, #8
 8003c1a:	f003 0307 	and.w	r3, r3, #7
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bc80      	pop	{r7}
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	e000ed00 	.word	0xe000ed00

08003c2c <__NVIC_EnableIRQ>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	4603      	mov	r3, r0
 8003c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	db0b      	blt.n	8003c56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	f003 021f 	and.w	r2, r3, #31
 8003c44:	4906      	ldr	r1, [pc, #24]	@ (8003c60 <__NVIC_EnableIRQ+0x34>)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr
 8003c60:	e000e100 	.word	0xe000e100

08003c64 <__NVIC_SetPriority>:
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	6039      	str	r1, [r7, #0]
 8003c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	db0a      	blt.n	8003c8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	b2da      	uxtb	r2, r3
 8003c7c:	490c      	ldr	r1, [pc, #48]	@ (8003cb0 <__NVIC_SetPriority+0x4c>)
 8003c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c82:	0112      	lsls	r2, r2, #4
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	440b      	add	r3, r1
 8003c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003c8c:	e00a      	b.n	8003ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	4908      	ldr	r1, [pc, #32]	@ (8003cb4 <__NVIC_SetPriority+0x50>)
 8003c94:	79fb      	ldrb	r3, [r7, #7]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	3b04      	subs	r3, #4
 8003c9c:	0112      	lsls	r2, r2, #4
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	761a      	strb	r2, [r3, #24]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	e000e100 	.word	0xe000e100
 8003cb4:	e000ed00 	.word	0xe000ed00

08003cb8 <NVIC_EncodePriority>:
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b089      	sub	sp, #36	@ 0x24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	f1c3 0307 	rsb	r3, r3, #7
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	bf28      	it	cs
 8003cd6:	2304      	movcs	r3, #4
 8003cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	d902      	bls.n	8003ce8 <NVIC_EncodePriority+0x30>
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	3b03      	subs	r3, #3
 8003ce6:	e000      	b.n	8003cea <NVIC_EncodePriority+0x32>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cec:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43da      	mvns	r2, r3
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	401a      	ands	r2, r3
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d00:	f04f 31ff 	mov.w	r1, #4294967295
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0a:	43d9      	mvns	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d10:	4313      	orrs	r3, r2
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3724      	adds	r7, #36	@ 0x24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr

08003d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d2c:	d301      	bcc.n	8003d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e00f      	b.n	8003d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d32:	4a0a      	ldr	r2, [pc, #40]	@ (8003d5c <SysTick_Config+0x40>)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d3a:	210f      	movs	r1, #15
 8003d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d40:	f7ff ff90 	bl	8003c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <SysTick_Config+0x40>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d4a:	4b04      	ldr	r3, [pc, #16]	@ (8003d5c <SysTick_Config+0x40>)
 8003d4c:	2207      	movs	r2, #7
 8003d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	e000e010 	.word	0xe000e010

08003d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff ff2d 	bl	8003bc8 <__NVIC_SetPriorityGrouping>
}
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b086      	sub	sp, #24
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	607a      	str	r2, [r7, #4]
 8003d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d88:	f7ff ff42 	bl	8003c10 <__NVIC_GetPriorityGrouping>
 8003d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	6978      	ldr	r0, [r7, #20]
 8003d94:	f7ff ff90 	bl	8003cb8 <NVIC_EncodePriority>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9e:	4611      	mov	r1, r2
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff ff5f 	bl	8003c64 <__NVIC_SetPriority>
}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b082      	sub	sp, #8
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	4603      	mov	r3, r0
 8003db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff ff35 	bl	8003c2c <__NVIC_EnableIRQ>
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b082      	sub	sp, #8
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff ffa2 	bl	8003d1c <SysTick_Config>
 8003dd8:	4603      	mov	r3, r0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dea:	2300      	movs	r3, #0
 8003dec:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d008      	beq.n	8003e0c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2204      	movs	r2, #4
 8003dfe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e020      	b.n	8003e4e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 020e 	bic.w	r2, r2, #14
 8003e1a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0201 	bic.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e34:	2101      	movs	r1, #1
 8003e36:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d005      	beq.n	8003e7c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2204      	movs	r2, #4
 8003e74:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	73fb      	strb	r3, [r7, #15]
 8003e7a:	e051      	b.n	8003f20 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 020e 	bic.w	r2, r2, #14
 8003e8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0201 	bic.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a22      	ldr	r2, [pc, #136]	@ (8003f2c <HAL_DMA_Abort_IT+0xd4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d029      	beq.n	8003efa <HAL_DMA_Abort_IT+0xa2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a21      	ldr	r2, [pc, #132]	@ (8003f30 <HAL_DMA_Abort_IT+0xd8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d022      	beq.n	8003ef6 <HAL_DMA_Abort_IT+0x9e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f34 <HAL_DMA_Abort_IT+0xdc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01a      	beq.n	8003ef0 <HAL_DMA_Abort_IT+0x98>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8003f38 <HAL_DMA_Abort_IT+0xe0>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d012      	beq.n	8003eea <HAL_DMA_Abort_IT+0x92>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f3c <HAL_DMA_Abort_IT+0xe4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_DMA_Abort_IT+0x8c>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8003f40 <HAL_DMA_Abort_IT+0xe8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d102      	bne.n	8003ede <HAL_DMA_Abort_IT+0x86>
 8003ed8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003edc:	e00e      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003ede:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ee2:	e00b      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003ee4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ee8:	e008      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003eea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003eee:	e005      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003ef0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ef4:	e002      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003ef6:	2310      	movs	r3, #16
 8003ef8:	e000      	b.n	8003efc <HAL_DMA_Abort_IT+0xa4>
 8003efa:	2301      	movs	r3, #1
 8003efc:	4a11      	ldr	r2, [pc, #68]	@ (8003f44 <HAL_DMA_Abort_IT+0xec>)
 8003efe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	4798      	blx	r3
    } 
  }
  return status;
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40020008 	.word	0x40020008
 8003f30:	4002001c 	.word	0x4002001c
 8003f34:	40020030 	.word	0x40020030
 8003f38:	40020044 	.word	0x40020044
 8003f3c:	40020058 	.word	0x40020058
 8003f40:	4002006c 	.word	0x4002006c
 8003f44:	40020000 	.word	0x40020000

08003f48 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003f62:	4b2f      	ldr	r3, [pc, #188]	@ (8004020 <HAL_FLASH_Program+0xd8>)
 8003f64:	7e1b      	ldrb	r3, [r3, #24]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_FLASH_Program+0x26>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e054      	b.n	8004018 <HAL_FLASH_Program+0xd0>
 8003f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8004020 <HAL_FLASH_Program+0xd8>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003f74:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003f78:	f000 f8a8 	bl	80040cc <FLASH_WaitForLastOperation>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003f80:	7dfb      	ldrb	r3, [r7, #23]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d144      	bne.n	8004010 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d102      	bne.n	8003f92 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	757b      	strb	r3, [r7, #21]
 8003f90:	e007      	b.n	8003fa2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d102      	bne.n	8003f9e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	757b      	strb	r3, [r7, #21]
 8003f9c:	e001      	b.n	8003fa2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	75bb      	strb	r3, [r7, #22]
 8003fa6:	e02d      	b.n	8004004 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003fa8:	7dbb      	ldrb	r3, [r7, #22]
 8003faa:	005a      	lsls	r2, r3, #1
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	eb02 0c03 	add.w	ip, r2, r3
 8003fb2:	7dbb      	ldrb	r3, [r7, #22]
 8003fb4:	0119      	lsls	r1, r3, #4
 8003fb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fba:	f1c1 0620 	rsb	r6, r1, #32
 8003fbe:	f1a1 0020 	sub.w	r0, r1, #32
 8003fc2:	fa22 f401 	lsr.w	r4, r2, r1
 8003fc6:	fa03 f606 	lsl.w	r6, r3, r6
 8003fca:	4334      	orrs	r4, r6
 8003fcc:	fa23 f000 	lsr.w	r0, r3, r0
 8003fd0:	4304      	orrs	r4, r0
 8003fd2:	fa23 f501 	lsr.w	r5, r3, r1
 8003fd6:	b2a3      	uxth	r3, r4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4660      	mov	r0, ip
 8003fdc:	f000 f85a 	bl	8004094 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003fe0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003fe4:	f000 f872 	bl	80040cc <FLASH_WaitForLastOperation>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003fec:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <HAL_FLASH_Program+0xdc>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8004024 <HAL_FLASH_Program+0xdc>)
 8003ff2:	f023 0301 	bic.w	r3, r3, #1
 8003ff6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003ff8:	7dfb      	ldrb	r3, [r7, #23]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d107      	bne.n	800400e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003ffe:	7dbb      	ldrb	r3, [r7, #22]
 8004000:	3301      	adds	r3, #1
 8004002:	75bb      	strb	r3, [r7, #22]
 8004004:	7dba      	ldrb	r2, [r7, #22]
 8004006:	7d7b      	ldrb	r3, [r7, #21]
 8004008:	429a      	cmp	r2, r3
 800400a:	d3cd      	bcc.n	8003fa8 <HAL_FLASH_Program+0x60>
 800400c:	e000      	b.n	8004010 <HAL_FLASH_Program+0xc8>
      {
        break;
 800400e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004010:	4b03      	ldr	r3, [pc, #12]	@ (8004020 <HAL_FLASH_Program+0xd8>)
 8004012:	2200      	movs	r2, #0
 8004014:	761a      	strb	r2, [r3, #24]

  return status;
 8004016:	7dfb      	ldrb	r3, [r7, #23]
}
 8004018:	4618      	mov	r0, r3
 800401a:	371c      	adds	r7, #28
 800401c:	46bd      	mov	sp, r7
 800401e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004020:	20000458 	.word	0x20000458
 8004024:	40022000 	.word	0x40022000

08004028 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800402e:	2300      	movs	r3, #0
 8004030:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004032:	4b0d      	ldr	r3, [pc, #52]	@ (8004068 <HAL_FLASH_Unlock+0x40>)
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00d      	beq.n	800405a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800403e:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <HAL_FLASH_Unlock+0x40>)
 8004040:	4a0a      	ldr	r2, [pc, #40]	@ (800406c <HAL_FLASH_Unlock+0x44>)
 8004042:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004044:	4b08      	ldr	r3, [pc, #32]	@ (8004068 <HAL_FLASH_Unlock+0x40>)
 8004046:	4a0a      	ldr	r2, [pc, #40]	@ (8004070 <HAL_FLASH_Unlock+0x48>)
 8004048:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800404a:	4b07      	ldr	r3, [pc, #28]	@ (8004068 <HAL_FLASH_Unlock+0x40>)
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800405a:	79fb      	ldrb	r3, [r7, #7]
}
 800405c:	4618      	mov	r0, r3
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	40022000 	.word	0x40022000
 800406c:	45670123 	.word	0x45670123
 8004070:	cdef89ab 	.word	0xcdef89ab

08004074 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004078:	4b05      	ldr	r3, [pc, #20]	@ (8004090 <HAL_FLASH_Lock+0x1c>)
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	4a04      	ldr	r2, [pc, #16]	@ (8004090 <HAL_FLASH_Lock+0x1c>)
 800407e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004082:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	46bd      	mov	sp, r7
 800408a:	bc80      	pop	{r7}
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40022000 	.word	0x40022000

08004094 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	460b      	mov	r3, r1
 800409e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80040a0:	4b08      	ldr	r3, [pc, #32]	@ (80040c4 <FLASH_Program_HalfWord+0x30>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80040a6:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <FLASH_Program_HalfWord+0x34>)
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	4a07      	ldr	r2, [pc, #28]	@ (80040c8 <FLASH_Program_HalfWord+0x34>)
 80040ac:	f043 0301 	orr.w	r3, r3, #1
 80040b0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	887a      	ldrh	r2, [r7, #2]
 80040b6:	801a      	strh	r2, [r3, #0]
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	20000458 	.word	0x20000458
 80040c8:	40022000 	.word	0x40022000

080040cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80040d4:	f7ff fd4a 	bl	8003b6c <HAL_GetTick>
 80040d8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80040da:	e010      	b.n	80040fe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e2:	d00c      	beq.n	80040fe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d007      	beq.n	80040fa <FLASH_WaitForLastOperation+0x2e>
 80040ea:	f7ff fd3f 	bl	8003b6c <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d201      	bcs.n	80040fe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e025      	b.n	800414a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80040fe:	4b15      	ldr	r3, [pc, #84]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1e8      	bne.n	80040dc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800410a:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004116:	4b0f      	ldr	r3, [pc, #60]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 8004118:	2220      	movs	r2, #32
 800411a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800411c:	4b0d      	ldr	r3, [pc, #52]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f003 0310 	and.w	r3, r3, #16
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004128:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004130:	2b00      	cmp	r3, #0
 8004132:	d105      	bne.n	8004140 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004134:	4b07      	ldr	r3, [pc, #28]	@ (8004154 <FLASH_WaitForLastOperation+0x88>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800413c:	2b00      	cmp	r3, #0
 800413e:	d003      	beq.n	8004148 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004140:	f000 f80a 	bl	8004158 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e000      	b.n	800414a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	40022000 	.word	0x40022000

08004158 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004162:	4b23      	ldr	r3, [pc, #140]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800416e:	4b21      	ldr	r3, [pc, #132]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	f043 0302 	orr.w	r3, r3, #2
 8004176:	4a1f      	ldr	r2, [pc, #124]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 8004178:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f043 0310 	orr.w	r3, r3, #16
 8004180:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004182:	4b1b      	ldr	r3, [pc, #108]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0304 	and.w	r3, r3, #4
 800418a:	2b00      	cmp	r3, #0
 800418c:	d009      	beq.n	80041a2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800418e:	4b19      	ldr	r3, [pc, #100]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	f043 0301 	orr.w	r3, r3, #1
 8004196:	4a17      	ldr	r2, [pc, #92]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 8004198:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80041a2:	4b13      	ldr	r3, [pc, #76]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80041ae:	4b11      	ldr	r3, [pc, #68]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f043 0304 	orr.w	r3, r3, #4
 80041b6:	4a0f      	ldr	r2, [pc, #60]	@ (80041f4 <FLASH_SetErrorCode+0x9c>)
 80041b8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80041ba:	4b0d      	ldr	r3, [pc, #52]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	4a0c      	ldr	r2, [pc, #48]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041c0:	f023 0301 	bic.w	r3, r3, #1
 80041c4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f240 1201 	movw	r2, #257	@ 0x101
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d106      	bne.n	80041de <FLASH_SetErrorCode+0x86>
 80041d0:	4b07      	ldr	r3, [pc, #28]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	4a06      	ldr	r2, [pc, #24]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041d6:	f023 0301 	bic.w	r3, r3, #1
 80041da:	61d3      	str	r3, [r2, #28]
}  
 80041dc:	e002      	b.n	80041e4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80041de:	4a04      	ldr	r2, [pc, #16]	@ (80041f0 <FLASH_SetErrorCode+0x98>)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	60d3      	str	r3, [r2, #12]
}  
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bc80      	pop	{r7}
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40022000 	.word	0x40022000
 80041f4:	20000458 	.word	0x20000458

080041f8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8004206:	2300      	movs	r3, #0
 8004208:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800420a:	4b2f      	ldr	r3, [pc, #188]	@ (80042c8 <HAL_FLASHEx_Erase+0xd0>)
 800420c:	7e1b      	ldrb	r3, [r3, #24]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d101      	bne.n	8004216 <HAL_FLASHEx_Erase+0x1e>
 8004212:	2302      	movs	r3, #2
 8004214:	e053      	b.n	80042be <HAL_FLASHEx_Erase+0xc6>
 8004216:	4b2c      	ldr	r3, [pc, #176]	@ (80042c8 <HAL_FLASHEx_Erase+0xd0>)
 8004218:	2201      	movs	r2, #1
 800421a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b02      	cmp	r3, #2
 8004222:	d116      	bne.n	8004252 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004224:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004228:	f7ff ff50 	bl	80040cc <FLASH_WaitForLastOperation>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d141      	bne.n	80042b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8004232:	2001      	movs	r0, #1
 8004234:	f000 f84c 	bl	80042d0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004238:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800423c:	f7ff ff46 	bl	80040cc <FLASH_WaitForLastOperation>
 8004240:	4603      	mov	r3, r0
 8004242:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004244:	4b21      	ldr	r3, [pc, #132]	@ (80042cc <HAL_FLASHEx_Erase+0xd4>)
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	4a20      	ldr	r2, [pc, #128]	@ (80042cc <HAL_FLASHEx_Erase+0xd4>)
 800424a:	f023 0304 	bic.w	r3, r3, #4
 800424e:	6113      	str	r3, [r2, #16]
 8004250:	e031      	b.n	80042b6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004252:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004256:	f7ff ff39 	bl	80040cc <FLASH_WaitForLastOperation>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d12a      	bne.n	80042b6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	f04f 32ff 	mov.w	r2, #4294967295
 8004266:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	e019      	b.n	80042a4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8004270:	68b8      	ldr	r0, [r7, #8]
 8004272:	f000 f849 	bl	8004308 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004276:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800427a:	f7ff ff27 	bl	80040cc <FLASH_WaitForLastOperation>
 800427e:	4603      	mov	r3, r0
 8004280:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004282:	4b12      	ldr	r3, [pc, #72]	@ (80042cc <HAL_FLASHEx_Erase+0xd4>)
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	4a11      	ldr	r2, [pc, #68]	@ (80042cc <HAL_FLASHEx_Erase+0xd4>)
 8004288:	f023 0302 	bic.w	r3, r3, #2
 800428c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	601a      	str	r2, [r3, #0]
            break;
 800429a:	e00c      	b.n	80042b6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042a2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	029a      	lsls	r2, r3, #10
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	4413      	add	r3, r2
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d3dc      	bcc.n	8004270 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80042b6:	4b04      	ldr	r3, [pc, #16]	@ (80042c8 <HAL_FLASHEx_Erase+0xd0>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	761a      	strb	r2, [r3, #24]

  return status;
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000458 	.word	0x20000458
 80042cc:	40022000 	.word	0x40022000

080042d0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80042d8:	4b09      	ldr	r3, [pc, #36]	@ (8004300 <FLASH_MassErase+0x30>)
 80042da:	2200      	movs	r2, #0
 80042dc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80042de:	4b09      	ldr	r3, [pc, #36]	@ (8004304 <FLASH_MassErase+0x34>)
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	4a08      	ldr	r2, [pc, #32]	@ (8004304 <FLASH_MassErase+0x34>)
 80042e4:	f043 0304 	orr.w	r3, r3, #4
 80042e8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80042ea:	4b06      	ldr	r3, [pc, #24]	@ (8004304 <FLASH_MassErase+0x34>)
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	4a05      	ldr	r2, [pc, #20]	@ (8004304 <FLASH_MassErase+0x34>)
 80042f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042f4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr
 8004300:	20000458 	.word	0x20000458
 8004304:	40022000 	.word	0x40022000

08004308 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004310:	4b0b      	ldr	r3, [pc, #44]	@ (8004340 <FLASH_PageErase+0x38>)
 8004312:	2200      	movs	r2, #0
 8004314:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004316:	4b0b      	ldr	r3, [pc, #44]	@ (8004344 <FLASH_PageErase+0x3c>)
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	4a0a      	ldr	r2, [pc, #40]	@ (8004344 <FLASH_PageErase+0x3c>)
 800431c:	f043 0302 	orr.w	r3, r3, #2
 8004320:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8004322:	4a08      	ldr	r2, [pc, #32]	@ (8004344 <FLASH_PageErase+0x3c>)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004328:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <FLASH_PageErase+0x3c>)
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	4a05      	ldr	r2, [pc, #20]	@ (8004344 <FLASH_PageErase+0x3c>)
 800432e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004332:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	bc80      	pop	{r7}
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000458 	.word	0x20000458
 8004344:	40022000 	.word	0x40022000

08004348 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004348:	b480      	push	{r7}
 800434a:	b08b      	sub	sp, #44	@ 0x2c
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004352:	2300      	movs	r3, #0
 8004354:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004356:	2300      	movs	r3, #0
 8004358:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800435a:	e169      	b.n	8004630 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800435c:	2201      	movs	r2, #1
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	4013      	ands	r3, r2
 800436e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	429a      	cmp	r2, r3
 8004376:	f040 8158 	bne.w	800462a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	4a9a      	ldr	r2, [pc, #616]	@ (80045e8 <HAL_GPIO_Init+0x2a0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d05e      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
 8004384:	4a98      	ldr	r2, [pc, #608]	@ (80045e8 <HAL_GPIO_Init+0x2a0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d875      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 800438a:	4a98      	ldr	r2, [pc, #608]	@ (80045ec <HAL_GPIO_Init+0x2a4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d058      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
 8004390:	4a96      	ldr	r2, [pc, #600]	@ (80045ec <HAL_GPIO_Init+0x2a4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d86f      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 8004396:	4a96      	ldr	r2, [pc, #600]	@ (80045f0 <HAL_GPIO_Init+0x2a8>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d052      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
 800439c:	4a94      	ldr	r2, [pc, #592]	@ (80045f0 <HAL_GPIO_Init+0x2a8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d869      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 80043a2:	4a94      	ldr	r2, [pc, #592]	@ (80045f4 <HAL_GPIO_Init+0x2ac>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d04c      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
 80043a8:	4a92      	ldr	r2, [pc, #584]	@ (80045f4 <HAL_GPIO_Init+0x2ac>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d863      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 80043ae:	4a92      	ldr	r2, [pc, #584]	@ (80045f8 <HAL_GPIO_Init+0x2b0>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d046      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
 80043b4:	4a90      	ldr	r2, [pc, #576]	@ (80045f8 <HAL_GPIO_Init+0x2b0>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d85d      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 80043ba:	2b12      	cmp	r3, #18
 80043bc:	d82a      	bhi.n	8004414 <HAL_GPIO_Init+0xcc>
 80043be:	2b12      	cmp	r3, #18
 80043c0:	d859      	bhi.n	8004476 <HAL_GPIO_Init+0x12e>
 80043c2:	a201      	add	r2, pc, #4	@ (adr r2, 80043c8 <HAL_GPIO_Init+0x80>)
 80043c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c8:	08004443 	.word	0x08004443
 80043cc:	0800441d 	.word	0x0800441d
 80043d0:	0800442f 	.word	0x0800442f
 80043d4:	08004471 	.word	0x08004471
 80043d8:	08004477 	.word	0x08004477
 80043dc:	08004477 	.word	0x08004477
 80043e0:	08004477 	.word	0x08004477
 80043e4:	08004477 	.word	0x08004477
 80043e8:	08004477 	.word	0x08004477
 80043ec:	08004477 	.word	0x08004477
 80043f0:	08004477 	.word	0x08004477
 80043f4:	08004477 	.word	0x08004477
 80043f8:	08004477 	.word	0x08004477
 80043fc:	08004477 	.word	0x08004477
 8004400:	08004477 	.word	0x08004477
 8004404:	08004477 	.word	0x08004477
 8004408:	08004477 	.word	0x08004477
 800440c:	08004425 	.word	0x08004425
 8004410:	08004439 	.word	0x08004439
 8004414:	4a79      	ldr	r2, [pc, #484]	@ (80045fc <HAL_GPIO_Init+0x2b4>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d013      	beq.n	8004442 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800441a:	e02c      	b.n	8004476 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	623b      	str	r3, [r7, #32]
          break;
 8004422:	e029      	b.n	8004478 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	3304      	adds	r3, #4
 800442a:	623b      	str	r3, [r7, #32]
          break;
 800442c:	e024      	b.n	8004478 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	3308      	adds	r3, #8
 8004434:	623b      	str	r3, [r7, #32]
          break;
 8004436:	e01f      	b.n	8004478 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	330c      	adds	r3, #12
 800443e:	623b      	str	r3, [r7, #32]
          break;
 8004440:	e01a      	b.n	8004478 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d102      	bne.n	8004450 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800444a:	2304      	movs	r3, #4
 800444c:	623b      	str	r3, [r7, #32]
          break;
 800444e:	e013      	b.n	8004478 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d105      	bne.n	8004464 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004458:	2308      	movs	r3, #8
 800445a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	69fa      	ldr	r2, [r7, #28]
 8004460:	611a      	str	r2, [r3, #16]
          break;
 8004462:	e009      	b.n	8004478 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004464:	2308      	movs	r3, #8
 8004466:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	615a      	str	r2, [r3, #20]
          break;
 800446e:	e003      	b.n	8004478 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004470:	2300      	movs	r3, #0
 8004472:	623b      	str	r3, [r7, #32]
          break;
 8004474:	e000      	b.n	8004478 <HAL_GPIO_Init+0x130>
          break;
 8004476:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	2bff      	cmp	r3, #255	@ 0xff
 800447c:	d801      	bhi.n	8004482 <HAL_GPIO_Init+0x13a>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	e001      	b.n	8004486 <HAL_GPIO_Init+0x13e>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3304      	adds	r3, #4
 8004486:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	2bff      	cmp	r3, #255	@ 0xff
 800448c:	d802      	bhi.n	8004494 <HAL_GPIO_Init+0x14c>
 800448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	e002      	b.n	800449a <HAL_GPIO_Init+0x152>
 8004494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004496:	3b08      	subs	r3, #8
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	210f      	movs	r1, #15
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	fa01 f303 	lsl.w	r3, r1, r3
 80044a8:	43db      	mvns	r3, r3
 80044aa:	401a      	ands	r2, r3
 80044ac:	6a39      	ldr	r1, [r7, #32]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	fa01 f303 	lsl.w	r3, r1, r3
 80044b4:	431a      	orrs	r2, r3
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 80b1 	beq.w	800462a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80044c8:	4b4d      	ldr	r3, [pc, #308]	@ (8004600 <HAL_GPIO_Init+0x2b8>)
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	4a4c      	ldr	r2, [pc, #304]	@ (8004600 <HAL_GPIO_Init+0x2b8>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	6193      	str	r3, [r2, #24]
 80044d4:	4b4a      	ldr	r3, [pc, #296]	@ (8004600 <HAL_GPIO_Init+0x2b8>)
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80044e0:	4a48      	ldr	r2, [pc, #288]	@ (8004604 <HAL_GPIO_Init+0x2bc>)
 80044e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e4:	089b      	lsrs	r3, r3, #2
 80044e6:	3302      	adds	r3, #2
 80044e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	220f      	movs	r2, #15
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43db      	mvns	r3, r3
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	4013      	ands	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a40      	ldr	r2, [pc, #256]	@ (8004608 <HAL_GPIO_Init+0x2c0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d013      	beq.n	8004534 <HAL_GPIO_Init+0x1ec>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a3f      	ldr	r2, [pc, #252]	@ (800460c <HAL_GPIO_Init+0x2c4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00d      	beq.n	8004530 <HAL_GPIO_Init+0x1e8>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a3e      	ldr	r2, [pc, #248]	@ (8004610 <HAL_GPIO_Init+0x2c8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d007      	beq.n	800452c <HAL_GPIO_Init+0x1e4>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a3d      	ldr	r2, [pc, #244]	@ (8004614 <HAL_GPIO_Init+0x2cc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d101      	bne.n	8004528 <HAL_GPIO_Init+0x1e0>
 8004524:	2303      	movs	r3, #3
 8004526:	e006      	b.n	8004536 <HAL_GPIO_Init+0x1ee>
 8004528:	2304      	movs	r3, #4
 800452a:	e004      	b.n	8004536 <HAL_GPIO_Init+0x1ee>
 800452c:	2302      	movs	r3, #2
 800452e:	e002      	b.n	8004536 <HAL_GPIO_Init+0x1ee>
 8004530:	2301      	movs	r3, #1
 8004532:	e000      	b.n	8004536 <HAL_GPIO_Init+0x1ee>
 8004534:	2300      	movs	r3, #0
 8004536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004538:	f002 0203 	and.w	r2, r2, #3
 800453c:	0092      	lsls	r2, r2, #2
 800453e:	4093      	lsls	r3, r2
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004546:	492f      	ldr	r1, [pc, #188]	@ (8004604 <HAL_GPIO_Init+0x2bc>)
 8004548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454a:	089b      	lsrs	r3, r3, #2
 800454c:	3302      	adds	r3, #2
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d006      	beq.n	800456e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004560:	4b2d      	ldr	r3, [pc, #180]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	492c      	ldr	r1, [pc, #176]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]
 800456c:	e006      	b.n	800457c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800456e:	4b2a      	ldr	r3, [pc, #168]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 8004570:	689a      	ldr	r2, [r3, #8]
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	43db      	mvns	r3, r3
 8004576:	4928      	ldr	r1, [pc, #160]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 8004578:	4013      	ands	r3, r2
 800457a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d006      	beq.n	8004596 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004588:	4b23      	ldr	r3, [pc, #140]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	4922      	ldr	r1, [pc, #136]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	4313      	orrs	r3, r2
 8004592:	60cb      	str	r3, [r1, #12]
 8004594:	e006      	b.n	80045a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004596:	4b20      	ldr	r3, [pc, #128]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	43db      	mvns	r3, r3
 800459e:	491e      	ldr	r1, [pc, #120]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045a0:	4013      	ands	r3, r2
 80045a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d006      	beq.n	80045be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80045b0:	4b19      	ldr	r3, [pc, #100]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	4918      	ldr	r1, [pc, #96]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	604b      	str	r3, [r1, #4]
 80045bc:	e006      	b.n	80045cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045be:	4b16      	ldr	r3, [pc, #88]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	4914      	ldr	r1, [pc, #80]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d021      	beq.n	800461c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80045d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	490e      	ldr	r1, [pc, #56]	@ (8004618 <HAL_GPIO_Init+0x2d0>)
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]
 80045e4:	e021      	b.n	800462a <HAL_GPIO_Init+0x2e2>
 80045e6:	bf00      	nop
 80045e8:	10320000 	.word	0x10320000
 80045ec:	10310000 	.word	0x10310000
 80045f0:	10220000 	.word	0x10220000
 80045f4:	10210000 	.word	0x10210000
 80045f8:	10120000 	.word	0x10120000
 80045fc:	10110000 	.word	0x10110000
 8004600:	40021000 	.word	0x40021000
 8004604:	40010000 	.word	0x40010000
 8004608:	40010800 	.word	0x40010800
 800460c:	40010c00 	.word	0x40010c00
 8004610:	40011000 	.word	0x40011000
 8004614:	40011400 	.word	0x40011400
 8004618:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800461c:	4b0b      	ldr	r3, [pc, #44]	@ (800464c <HAL_GPIO_Init+0x304>)
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	43db      	mvns	r3, r3
 8004624:	4909      	ldr	r1, [pc, #36]	@ (800464c <HAL_GPIO_Init+0x304>)
 8004626:	4013      	ands	r3, r2
 8004628:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	3301      	adds	r3, #1
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	fa22 f303 	lsr.w	r3, r2, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	f47f ae8e 	bne.w	800435c <HAL_GPIO_Init+0x14>
  }
}
 8004640:	bf00      	nop
 8004642:	bf00      	nop
 8004644:	372c      	adds	r7, #44	@ 0x2c
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr
 800464c:	40010400 	.word	0x40010400

08004650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	887b      	ldrh	r3, [r7, #2]
 8004662:	4013      	ands	r3, r2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004668:	2301      	movs	r3, #1
 800466a:	73fb      	strb	r3, [r7, #15]
 800466c:	e001      	b.n	8004672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800466e:	2300      	movs	r3, #0
 8004670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004672:	7bfb      	ldrb	r3, [r7, #15]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr

0800467e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	460b      	mov	r3, r1
 8004688:	807b      	strh	r3, [r7, #2]
 800468a:	4613      	mov	r3, r2
 800468c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800468e:	787b      	ldrb	r3, [r7, #1]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004694:	887a      	ldrh	r2, [r7, #2]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800469a:	e003      	b.n	80046a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800469c:	887b      	ldrh	r3, [r7, #2]
 800469e:	041a      	lsls	r2, r3, #16
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	611a      	str	r2, [r3, #16]
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bc80      	pop	{r7}
 80046ac:	4770      	bx	lr

080046ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	460b      	mov	r3, r1
 80046b8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80046c0:	887a      	ldrh	r2, [r7, #2]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4013      	ands	r3, r2
 80046c6:	041a      	lsls	r2, r3, #16
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	43d9      	mvns	r1, r3
 80046cc:	887b      	ldrh	r3, [r7, #2]
 80046ce:	400b      	ands	r3, r1
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	611a      	str	r2, [r3, #16]
}
 80046d6:	bf00      	nop
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr

080046e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e272      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 8087 	beq.w	800480e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004700:	4b92      	ldr	r3, [pc, #584]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f003 030c 	and.w	r3, r3, #12
 8004708:	2b04      	cmp	r3, #4
 800470a:	d00c      	beq.n	8004726 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800470c:	4b8f      	ldr	r3, [pc, #572]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f003 030c 	and.w	r3, r3, #12
 8004714:	2b08      	cmp	r3, #8
 8004716:	d112      	bne.n	800473e <HAL_RCC_OscConfig+0x5e>
 8004718:	4b8c      	ldr	r3, [pc, #560]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004724:	d10b      	bne.n	800473e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004726:	4b89      	ldr	r3, [pc, #548]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d06c      	beq.n	800480c <HAL_RCC_OscConfig+0x12c>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d168      	bne.n	800480c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e24c      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004746:	d106      	bne.n	8004756 <HAL_RCC_OscConfig+0x76>
 8004748:	4b80      	ldr	r3, [pc, #512]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a7f      	ldr	r2, [pc, #508]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800474e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	e02e      	b.n	80047b4 <HAL_RCC_OscConfig+0xd4>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10c      	bne.n	8004778 <HAL_RCC_OscConfig+0x98>
 800475e:	4b7b      	ldr	r3, [pc, #492]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a7a      	ldr	r2, [pc, #488]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004764:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004768:	6013      	str	r3, [r2, #0]
 800476a:	4b78      	ldr	r3, [pc, #480]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a77      	ldr	r2, [pc, #476]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004770:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004774:	6013      	str	r3, [r2, #0]
 8004776:	e01d      	b.n	80047b4 <HAL_RCC_OscConfig+0xd4>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004780:	d10c      	bne.n	800479c <HAL_RCC_OscConfig+0xbc>
 8004782:	4b72      	ldr	r3, [pc, #456]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a71      	ldr	r2, [pc, #452]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004788:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800478c:	6013      	str	r3, [r2, #0]
 800478e:	4b6f      	ldr	r3, [pc, #444]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a6e      	ldr	r2, [pc, #440]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004798:	6013      	str	r3, [r2, #0]
 800479a:	e00b      	b.n	80047b4 <HAL_RCC_OscConfig+0xd4>
 800479c:	4b6b      	ldr	r3, [pc, #428]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a6a      	ldr	r2, [pc, #424]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80047a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047a6:	6013      	str	r3, [r2, #0]
 80047a8:	4b68      	ldr	r3, [pc, #416]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a67      	ldr	r2, [pc, #412]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80047ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d013      	beq.n	80047e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047bc:	f7ff f9d6 	bl	8003b6c <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c4:	f7ff f9d2 	bl	8003b6c <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b64      	cmp	r3, #100	@ 0x64
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e200      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d6:	4b5d      	ldr	r3, [pc, #372]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0f0      	beq.n	80047c4 <HAL_RCC_OscConfig+0xe4>
 80047e2:	e014      	b.n	800480e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e4:	f7ff f9c2 	bl	8003b6c <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ec:	f7ff f9be 	bl	8003b6c <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b64      	cmp	r3, #100	@ 0x64
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e1ec      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047fe:	4b53      	ldr	r3, [pc, #332]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1f0      	bne.n	80047ec <HAL_RCC_OscConfig+0x10c>
 800480a:	e000      	b.n	800480e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800480c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b00      	cmp	r3, #0
 8004818:	d063      	beq.n	80048e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800481a:	4b4c      	ldr	r3, [pc, #304]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f003 030c 	and.w	r3, r3, #12
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004826:	4b49      	ldr	r3, [pc, #292]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b08      	cmp	r3, #8
 8004830:	d11c      	bne.n	800486c <HAL_RCC_OscConfig+0x18c>
 8004832:	4b46      	ldr	r3, [pc, #280]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d116      	bne.n	800486c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800483e:	4b43      	ldr	r3, [pc, #268]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d005      	beq.n	8004856 <HAL_RCC_OscConfig+0x176>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d001      	beq.n	8004856 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e1c0      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004856:	4b3d      	ldr	r3, [pc, #244]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	4939      	ldr	r1, [pc, #228]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004866:	4313      	orrs	r3, r2
 8004868:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800486a:	e03a      	b.n	80048e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d020      	beq.n	80048b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004874:	4b36      	ldr	r3, [pc, #216]	@ (8004950 <HAL_RCC_OscConfig+0x270>)
 8004876:	2201      	movs	r2, #1
 8004878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487a:	f7ff f977 	bl	8003b6c <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004882:	f7ff f973 	bl	8003b6c <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e1a1      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004894:	4b2d      	ldr	r3, [pc, #180]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0f0      	beq.n	8004882 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a0:	4b2a      	ldr	r3, [pc, #168]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	00db      	lsls	r3, r3, #3
 80048ae:	4927      	ldr	r1, [pc, #156]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	600b      	str	r3, [r1, #0]
 80048b4:	e015      	b.n	80048e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048b6:	4b26      	ldr	r3, [pc, #152]	@ (8004950 <HAL_RCC_OscConfig+0x270>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048bc:	f7ff f956 	bl	8003b6c <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048c4:	f7ff f952 	bl	8003b6c <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e180      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d6:	4b1d      	ldr	r3, [pc, #116]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f0      	bne.n	80048c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d03a      	beq.n	8004964 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d019      	beq.n	800492a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048f6:	4b17      	ldr	r3, [pc, #92]	@ (8004954 <HAL_RCC_OscConfig+0x274>)
 80048f8:	2201      	movs	r2, #1
 80048fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048fc:	f7ff f936 	bl	8003b6c <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004904:	f7ff f932 	bl	8003b6c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e160      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004916:	4b0d      	ldr	r3, [pc, #52]	@ (800494c <HAL_RCC_OscConfig+0x26c>)
 8004918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0f0      	beq.n	8004904 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004922:	2001      	movs	r0, #1
 8004924:	f000 face 	bl	8004ec4 <RCC_Delay>
 8004928:	e01c      	b.n	8004964 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800492a:	4b0a      	ldr	r3, [pc, #40]	@ (8004954 <HAL_RCC_OscConfig+0x274>)
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004930:	f7ff f91c 	bl	8003b6c <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004936:	e00f      	b.n	8004958 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004938:	f7ff f918 	bl	8003b6c <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d908      	bls.n	8004958 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e146      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
 800494a:	bf00      	nop
 800494c:	40021000 	.word	0x40021000
 8004950:	42420000 	.word	0x42420000
 8004954:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004958:	4b92      	ldr	r3, [pc, #584]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 800495a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1e9      	bne.n	8004938 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 80a6 	beq.w	8004abe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004972:	2300      	movs	r3, #0
 8004974:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004976:	4b8b      	ldr	r3, [pc, #556]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10d      	bne.n	800499e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004982:	4b88      	ldr	r3, [pc, #544]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	4a87      	ldr	r2, [pc, #540]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800498c:	61d3      	str	r3, [r2, #28]
 800498e:	4b85      	ldr	r3, [pc, #532]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004996:	60bb      	str	r3, [r7, #8]
 8004998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800499a:	2301      	movs	r3, #1
 800499c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499e:	4b82      	ldr	r3, [pc, #520]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c8>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d118      	bne.n	80049dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049aa:	4b7f      	ldr	r3, [pc, #508]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a7e      	ldr	r2, [pc, #504]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c8>)
 80049b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049b6:	f7ff f8d9 	bl	8003b6c <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049be:	f7ff f8d5 	bl	8003b6c <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b64      	cmp	r3, #100	@ 0x64
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e103      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d0:	4b75      	ldr	r3, [pc, #468]	@ (8004ba8 <HAL_RCC_OscConfig+0x4c8>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0f0      	beq.n	80049be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d106      	bne.n	80049f2 <HAL_RCC_OscConfig+0x312>
 80049e4:	4b6f      	ldr	r3, [pc, #444]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 80049ea:	f043 0301 	orr.w	r3, r3, #1
 80049ee:	6213      	str	r3, [r2, #32]
 80049f0:	e02d      	b.n	8004a4e <HAL_RCC_OscConfig+0x36e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10c      	bne.n	8004a14 <HAL_RCC_OscConfig+0x334>
 80049fa:	4b6a      	ldr	r3, [pc, #424]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	4a69      	ldr	r2, [pc, #420]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a00:	f023 0301 	bic.w	r3, r3, #1
 8004a04:	6213      	str	r3, [r2, #32]
 8004a06:	4b67      	ldr	r3, [pc, #412]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	4a66      	ldr	r2, [pc, #408]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a0c:	f023 0304 	bic.w	r3, r3, #4
 8004a10:	6213      	str	r3, [r2, #32]
 8004a12:	e01c      	b.n	8004a4e <HAL_RCC_OscConfig+0x36e>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2b05      	cmp	r3, #5
 8004a1a:	d10c      	bne.n	8004a36 <HAL_RCC_OscConfig+0x356>
 8004a1c:	4b61      	ldr	r3, [pc, #388]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	4a60      	ldr	r2, [pc, #384]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a22:	f043 0304 	orr.w	r3, r3, #4
 8004a26:	6213      	str	r3, [r2, #32]
 8004a28:	4b5e      	ldr	r3, [pc, #376]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a2e:	f043 0301 	orr.w	r3, r3, #1
 8004a32:	6213      	str	r3, [r2, #32]
 8004a34:	e00b      	b.n	8004a4e <HAL_RCC_OscConfig+0x36e>
 8004a36:	4b5b      	ldr	r3, [pc, #364]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a3c:	f023 0301 	bic.w	r3, r3, #1
 8004a40:	6213      	str	r3, [r2, #32]
 8004a42:	4b58      	ldr	r3, [pc, #352]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	4a57      	ldr	r2, [pc, #348]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a48:	f023 0304 	bic.w	r3, r3, #4
 8004a4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d015      	beq.n	8004a82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a56:	f7ff f889 	bl	8003b6c <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a5c:	e00a      	b.n	8004a74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a5e:	f7ff f885 	bl	8003b6c <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d901      	bls.n	8004a74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e0b1      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a74:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d0ee      	beq.n	8004a5e <HAL_RCC_OscConfig+0x37e>
 8004a80:	e014      	b.n	8004aac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a82:	f7ff f873 	bl	8003b6c <HAL_GetTick>
 8004a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a88:	e00a      	b.n	8004aa0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a8a:	f7ff f86f 	bl	8003b6c <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d901      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e09b      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aa0:	4b40      	ldr	r3, [pc, #256]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1ee      	bne.n	8004a8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d105      	bne.n	8004abe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004ab8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004abc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f000 8087 	beq.w	8004bd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ac8:	4b36      	ldr	r3, [pc, #216]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f003 030c 	and.w	r3, r3, #12
 8004ad0:	2b08      	cmp	r3, #8
 8004ad2:	d061      	beq.n	8004b98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d146      	bne.n	8004b6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004adc:	4b33      	ldr	r3, [pc, #204]	@ (8004bac <HAL_RCC_OscConfig+0x4cc>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae2:	f7ff f843 	bl	8003b6c <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aea:	f7ff f83f 	bl	8003b6c <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e06d      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004afc:	4b29      	ldr	r3, [pc, #164]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f0      	bne.n	8004aea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b10:	d108      	bne.n	8004b24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b12:	4b24      	ldr	r3, [pc, #144]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	4921      	ldr	r1, [pc, #132]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b24:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a19      	ldr	r1, [r3, #32]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	430b      	orrs	r3, r1
 8004b36:	491b      	ldr	r1, [pc, #108]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bac <HAL_RCC_OscConfig+0x4cc>)
 8004b3e:	2201      	movs	r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b42:	f7ff f813 	bl	8003b6c <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b48:	e008      	b.n	8004b5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4a:	f7ff f80f 	bl	8003b6c <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d901      	bls.n	8004b5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e03d      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b5c:	4b11      	ldr	r3, [pc, #68]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f0      	beq.n	8004b4a <HAL_RCC_OscConfig+0x46a>
 8004b68:	e035      	b.n	8004bd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6a:	4b10      	ldr	r3, [pc, #64]	@ (8004bac <HAL_RCC_OscConfig+0x4cc>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b70:	f7fe fffc 	bl	8003b6c <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b78:	f7fe fff8 	bl	8003b6c <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e026      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <HAL_RCC_OscConfig+0x4c4>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x498>
 8004b96:	e01e      	b.n	8004bd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d107      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e019      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	40007000 	.word	0x40007000
 8004bac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8004be0 <HAL_RCC_OscConfig+0x500>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d106      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d001      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40021000 	.word	0x40021000

08004be4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e0d0      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bf8:	4b6a      	ldr	r3, [pc, #424]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d910      	bls.n	8004c28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c06:	4b67      	ldr	r3, [pc, #412]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f023 0207 	bic.w	r2, r3, #7
 8004c0e:	4965      	ldr	r1, [pc, #404]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c16:	4b63      	ldr	r3, [pc, #396]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d001      	beq.n	8004c28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e0b8      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d020      	beq.n	8004c76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d005      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c40:	4b59      	ldr	r3, [pc, #356]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	4a58      	ldr	r2, [pc, #352]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0308 	and.w	r3, r3, #8
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d005      	beq.n	8004c64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c58:	4b53      	ldr	r3, [pc, #332]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	4a52      	ldr	r2, [pc, #328]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c5e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004c62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c64:	4b50      	ldr	r3, [pc, #320]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	494d      	ldr	r1, [pc, #308]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d040      	beq.n	8004d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d107      	bne.n	8004c9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c8a:	4b47      	ldr	r3, [pc, #284]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d115      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e07f      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d107      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca2:	4b41      	ldr	r3, [pc, #260]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d109      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e073      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cb2:	4b3d      	ldr	r3, [pc, #244]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e06b      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cc2:	4b39      	ldr	r3, [pc, #228]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f023 0203 	bic.w	r2, r3, #3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	4936      	ldr	r1, [pc, #216]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cd4:	f7fe ff4a 	bl	8003b6c <HAL_GetTick>
 8004cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cda:	e00a      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cdc:	f7fe ff46 	bl	8003b6c <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e053      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf2:	4b2d      	ldr	r3, [pc, #180]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f003 020c 	and.w	r2, r3, #12
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d1eb      	bne.n	8004cdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d04:	4b27      	ldr	r3, [pc, #156]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d210      	bcs.n	8004d34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d12:	4b24      	ldr	r3, [pc, #144]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f023 0207 	bic.w	r2, r3, #7
 8004d1a:	4922      	ldr	r1, [pc, #136]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d22:	4b20      	ldr	r3, [pc, #128]	@ (8004da4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d001      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e032      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d008      	beq.n	8004d52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d40:	4b19      	ldr	r3, [pc, #100]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	4916      	ldr	r1, [pc, #88]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d009      	beq.n	8004d72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d5e:	4b12      	ldr	r3, [pc, #72]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	00db      	lsls	r3, r3, #3
 8004d6c:	490e      	ldr	r1, [pc, #56]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d72:	f000 f821 	bl	8004db8 <HAL_RCC_GetSysClockFreq>
 8004d76:	4602      	mov	r2, r0
 8004d78:	4b0b      	ldr	r3, [pc, #44]	@ (8004da8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	091b      	lsrs	r3, r3, #4
 8004d7e:	f003 030f 	and.w	r3, r3, #15
 8004d82:	490a      	ldr	r1, [pc, #40]	@ (8004dac <HAL_RCC_ClockConfig+0x1c8>)
 8004d84:	5ccb      	ldrb	r3, [r1, r3]
 8004d86:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8a:	4a09      	ldr	r2, [pc, #36]	@ (8004db0 <HAL_RCC_ClockConfig+0x1cc>)
 8004d8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d8e:	4b09      	ldr	r3, [pc, #36]	@ (8004db4 <HAL_RCC_ClockConfig+0x1d0>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7fe fea8 	bl	8003ae8 <HAL_InitTick>

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40022000 	.word	0x40022000
 8004da8:	40021000 	.word	0x40021000
 8004dac:	0800bb64 	.word	0x0800bb64
 8004db0:	20000000 	.word	0x20000000
 8004db4:	20000004 	.word	0x20000004

08004db8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b087      	sub	sp, #28
 8004dbc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	60bb      	str	r3, [r7, #8]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e4c <HAL_RCC_GetSysClockFreq+0x94>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d002      	beq.n	8004de8 <HAL_RCC_GetSysClockFreq+0x30>
 8004de2:	2b08      	cmp	r3, #8
 8004de4:	d003      	beq.n	8004dee <HAL_RCC_GetSysClockFreq+0x36>
 8004de6:	e027      	b.n	8004e38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004de8:	4b19      	ldr	r3, [pc, #100]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dea:	613b      	str	r3, [r7, #16]
      break;
 8004dec:	e027      	b.n	8004e3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	0c9b      	lsrs	r3, r3, #18
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	4a17      	ldr	r2, [pc, #92]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004df8:	5cd3      	ldrb	r3, [r2, r3]
 8004dfa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d010      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e06:	4b11      	ldr	r3, [pc, #68]	@ (8004e4c <HAL_RCC_GetSysClockFreq+0x94>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	0c5b      	lsrs	r3, r3, #17
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	4a11      	ldr	r2, [pc, #68]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e12:	5cd3      	ldrb	r3, [r2, r3]
 8004e14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a0d      	ldr	r2, [pc, #52]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e1a:	fb03 f202 	mul.w	r2, r3, r2
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	e004      	b.n	8004e32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e2c:	fb02 f303 	mul.w	r3, r2, r3
 8004e30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	613b      	str	r3, [r7, #16]
      break;
 8004e36:	e002      	b.n	8004e3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e38:	4b05      	ldr	r3, [pc, #20]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e3a:	613b      	str	r3, [r7, #16]
      break;
 8004e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e3e:	693b      	ldr	r3, [r7, #16]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bc80      	pop	{r7}
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	007a1200 	.word	0x007a1200
 8004e54:	0800bb7c 	.word	0x0800bb7c
 8004e58:	0800bb8c 	.word	0x0800bb8c
 8004e5c:	003d0900 	.word	0x003d0900

08004e60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e64:	4b02      	ldr	r3, [pc, #8]	@ (8004e70 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e66:	681b      	ldr	r3, [r3, #0]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bc80      	pop	{r7}
 8004e6e:	4770      	bx	lr
 8004e70:	20000000 	.word	0x20000000

08004e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e78:	f7ff fff2 	bl	8004e60 <HAL_RCC_GetHCLKFreq>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	4b05      	ldr	r3, [pc, #20]	@ (8004e94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	0a1b      	lsrs	r3, r3, #8
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	4903      	ldr	r1, [pc, #12]	@ (8004e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e8a:	5ccb      	ldrb	r3, [r1, r3]
 8004e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40021000 	.word	0x40021000
 8004e98:	0800bb74 	.word	0x0800bb74

08004e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ea0:	f7ff ffde 	bl	8004e60 <HAL_RCC_GetHCLKFreq>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	0adb      	lsrs	r3, r3, #11
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	4903      	ldr	r1, [pc, #12]	@ (8004ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eb2:	5ccb      	ldrb	r3, [r1, r3]
 8004eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	0800bb74 	.word	0x0800bb74

08004ec4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef8 <RCC_Delay+0x34>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8004efc <RCC_Delay+0x38>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	0a5b      	lsrs	r3, r3, #9
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	fb02 f303 	mul.w	r3, r2, r3
 8004ede:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ee0:	bf00      	nop
  }
  while (Delay --);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1e5a      	subs	r2, r3, #1
 8004ee6:	60fa      	str	r2, [r7, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1f9      	bne.n	8004ee0 <RCC_Delay+0x1c>
}
 8004eec:	bf00      	nop
 8004eee:	bf00      	nop
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bc80      	pop	{r7}
 8004ef6:	4770      	bx	lr
 8004ef8:	20000000 	.word	0x20000000
 8004efc:	10624dd3 	.word	0x10624dd3

08004f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e076      	b.n	8005000 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d108      	bne.n	8004f2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f22:	d009      	beq.n	8004f38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	61da      	str	r2, [r3, #28]
 8004f2a:	e005      	b.n	8004f38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fd ff40 	bl	8002dd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f80:	431a      	orrs	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a1b      	ldr	r3, [r3, #32]
 8004fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbc:	ea42 0103 	orr.w	r1, r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	0c1a      	lsrs	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f002 0204 	and.w	r2, r2, #4
 8004fde:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	69da      	ldr	r2, [r3, #28]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3708      	adds	r7, #8
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b088      	sub	sp, #32
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	603b      	str	r3, [r7, #0]
 8005014:	4613      	mov	r3, r2
 8005016:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005018:	2300      	movs	r3, #0
 800501a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005022:	2b01      	cmp	r3, #1
 8005024:	d101      	bne.n	800502a <HAL_SPI_Transmit+0x22>
 8005026:	2302      	movs	r3, #2
 8005028:	e12d      	b.n	8005286 <HAL_SPI_Transmit+0x27e>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005032:	f7fe fd9b 	bl	8003b6c <HAL_GetTick>
 8005036:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005038:	88fb      	ldrh	r3, [r7, #6]
 800503a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005042:	b2db      	uxtb	r3, r3
 8005044:	2b01      	cmp	r3, #1
 8005046:	d002      	beq.n	800504e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005048:	2302      	movs	r3, #2
 800504a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800504c:	e116      	b.n	800527c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <HAL_SPI_Transmit+0x52>
 8005054:	88fb      	ldrh	r3, [r7, #6]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d102      	bne.n	8005060 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800505e:	e10d      	b.n	800527c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2203      	movs	r2, #3
 8005064:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	88fa      	ldrh	r2, [r7, #6]
 8005078:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	88fa      	ldrh	r2, [r7, #6]
 800507e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a6:	d10f      	bne.n	80050c8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d2:	2b40      	cmp	r3, #64	@ 0x40
 80050d4:	d007      	beq.n	80050e6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ee:	d14f      	bne.n	8005190 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <HAL_SPI_Transmit+0xf6>
 80050f8:	8afb      	ldrh	r3, [r7, #22]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d142      	bne.n	8005184 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005102:	881a      	ldrh	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510e:	1c9a      	adds	r2, r3, #2
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005122:	e02f      	b.n	8005184 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b02      	cmp	r3, #2
 8005130:	d112      	bne.n	8005158 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005136:	881a      	ldrh	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005142:	1c9a      	adds	r2, r3, #2
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005156:	e015      	b.n	8005184 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005158:	f7fe fd08 	bl	8003b6c <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d803      	bhi.n	8005170 <HAL_SPI_Transmit+0x168>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516e:	d102      	bne.n	8005176 <HAL_SPI_Transmit+0x16e>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005182:	e07b      	b.n	800527c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005188:	b29b      	uxth	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1ca      	bne.n	8005124 <HAL_SPI_Transmit+0x11c>
 800518e:	e050      	b.n	8005232 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d002      	beq.n	800519e <HAL_SPI_Transmit+0x196>
 8005198:	8afb      	ldrh	r3, [r7, #22]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d144      	bne.n	8005228 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	330c      	adds	r3, #12
 80051a8:	7812      	ldrb	r2, [r2, #0]
 80051aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051c4:	e030      	b.n	8005228 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d113      	bne.n	80051fc <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	330c      	adds	r3, #12
 80051de:	7812      	ldrb	r2, [r2, #0]
 80051e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80051fa:	e015      	b.n	8005228 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051fc:	f7fe fcb6 	bl	8003b6c <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d803      	bhi.n	8005214 <HAL_SPI_Transmit+0x20c>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005212:	d102      	bne.n	800521a <HAL_SPI_Transmit+0x212>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005226:	e029      	b.n	800527c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800522c:	b29b      	uxth	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1c9      	bne.n	80051c6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	6839      	ldr	r1, [r7, #0]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 fbcc 	bl	80059d4 <SPI_EndRxTxTransaction>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2220      	movs	r2, #32
 8005246:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10a      	bne.n	8005266 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005250:	2300      	movs	r3, #0
 8005252:	613b      	str	r3, [r7, #16]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	613b      	str	r3, [r7, #16]
 8005264:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	77fb      	strb	r3, [r7, #31]
 8005272:	e003      	b.n	800527c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005284:	7ffb      	ldrb	r3, [r7, #31]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3720      	adds	r7, #32
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b088      	sub	sp, #32
 8005292:	af02      	add	r7, sp, #8
 8005294:	60f8      	str	r0, [r7, #12]
 8005296:	60b9      	str	r1, [r7, #8]
 8005298:	603b      	str	r3, [r7, #0]
 800529a:	4613      	mov	r3, r2
 800529c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d002      	beq.n	80052b4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80052ae:	2302      	movs	r3, #2
 80052b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052b2:	e0fb      	b.n	80054ac <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052bc:	d112      	bne.n	80052e4 <HAL_SPI_Receive+0x56>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10e      	bne.n	80052e4 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2204      	movs	r2, #4
 80052ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052ce:	88fa      	ldrh	r2, [r7, #6]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	4613      	mov	r3, r2
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	68b9      	ldr	r1, [r7, #8]
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f8ef 	bl	80054be <HAL_SPI_TransmitReceive>
 80052e0:	4603      	mov	r3, r0
 80052e2:	e0e8      	b.n	80054b6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d101      	bne.n	80052f2 <HAL_SPI_Receive+0x64>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e0e1      	b.n	80054b6 <HAL_SPI_Receive+0x228>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052fa:	f7fe fc37 	bl	8003b6c <HAL_GetTick>
 80052fe:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <HAL_SPI_Receive+0x7e>
 8005306:	88fb      	ldrh	r3, [r7, #6]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d102      	bne.n	8005312 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005310:	e0cc      	b.n	80054ac <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2204      	movs	r2, #4
 8005316:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	68ba      	ldr	r2, [r7, #8]
 8005324:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	88fa      	ldrh	r2, [r7, #6]
 800532a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	88fa      	ldrh	r2, [r7, #6]
 8005330:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005358:	d10f      	bne.n	800537a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005368:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005378:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	d007      	beq.n	8005398 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005396:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d16a      	bne.n	8005476 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053a0:	e032      	b.n	8005408 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d115      	bne.n	80053dc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f103 020c 	add.w	r2, r3, #12
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053bc:	7812      	ldrb	r2, [r2, #0]
 80053be:	b2d2      	uxtb	r2, r2
 80053c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053da:	e015      	b.n	8005408 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053dc:	f7fe fbc6 	bl	8003b6c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d803      	bhi.n	80053f4 <HAL_SPI_Receive+0x166>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f2:	d102      	bne.n	80053fa <HAL_SPI_Receive+0x16c>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d106      	bne.n	8005408 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005406:	e051      	b.n	80054ac <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1c7      	bne.n	80053a2 <HAL_SPI_Receive+0x114>
 8005412:	e035      	b.n	8005480 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b01      	cmp	r3, #1
 8005420:	d113      	bne.n	800544a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68da      	ldr	r2, [r3, #12]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542c:	b292      	uxth	r2, r2
 800542e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005434:	1c9a      	adds	r2, r3, #2
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800543e:	b29b      	uxth	r3, r3
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005448:	e015      	b.n	8005476 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800544a:	f7fe fb8f 	bl	8003b6c <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	683a      	ldr	r2, [r7, #0]
 8005456:	429a      	cmp	r2, r3
 8005458:	d803      	bhi.n	8005462 <HAL_SPI_Receive+0x1d4>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005460:	d102      	bne.n	8005468 <HAL_SPI_Receive+0x1da>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d106      	bne.n	8005476 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005474:	e01a      	b.n	80054ac <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1c9      	bne.n	8005414 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	6839      	ldr	r1, [r7, #0]
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 fa53 	bl	8005930 <SPI_EndRxTransaction>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	75fb      	strb	r3, [r7, #23]
 80054a2:	e003      	b.n	80054ac <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80054b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3718      	adds	r7, #24
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80054be:	b580      	push	{r7, lr}
 80054c0:	b08c      	sub	sp, #48	@ 0x30
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	60f8      	str	r0, [r7, #12]
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054cc:	2301      	movs	r3, #1
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054d0:	2300      	movs	r3, #0
 80054d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d101      	bne.n	80054e4 <HAL_SPI_TransmitReceive+0x26>
 80054e0:	2302      	movs	r3, #2
 80054e2:	e198      	b.n	8005816 <HAL_SPI_TransmitReceive+0x358>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ec:	f7fe fb3e 	bl	8003b6c <HAL_GetTick>
 80054f0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005502:	887b      	ldrh	r3, [r7, #2]
 8005504:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005506:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800550a:	2b01      	cmp	r3, #1
 800550c:	d00f      	beq.n	800552e <HAL_SPI_TransmitReceive+0x70>
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005514:	d107      	bne.n	8005526 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <HAL_SPI_TransmitReceive+0x68>
 800551e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005522:	2b04      	cmp	r3, #4
 8005524:	d003      	beq.n	800552e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005526:	2302      	movs	r3, #2
 8005528:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800552c:	e16d      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d005      	beq.n	8005540 <HAL_SPI_TransmitReceive+0x82>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_SPI_TransmitReceive+0x82>
 800553a:	887b      	ldrh	r3, [r7, #2]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d103      	bne.n	8005548 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005546:	e160      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b04      	cmp	r3, #4
 8005552:	d003      	beq.n	800555c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2205      	movs	r2, #5
 8005558:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	887a      	ldrh	r2, [r7, #2]
 800556c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	887a      	ldrh	r2, [r7, #2]
 8005572:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	887a      	ldrh	r2, [r7, #2]
 800557e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	887a      	ldrh	r2, [r7, #2]
 8005584:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559c:	2b40      	cmp	r3, #64	@ 0x40
 800559e:	d007      	beq.n	80055b0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b8:	d17c      	bne.n	80056b4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0x10a>
 80055c2:	8b7b      	ldrh	r3, [r7, #26]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d16a      	bne.n	800569e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055cc:	881a      	ldrh	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	1c9a      	adds	r2, r3, #2
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055ec:	e057      	b.n	800569e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d11b      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x176>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d016      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x176>
 8005606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005608:	2b01      	cmp	r3, #1
 800560a:	d113      	bne.n	8005634 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005610:	881a      	ldrh	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561c:	1c9a      	adds	r2, r3, #2
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b01      	cmp	r3, #1
 8005640:	d119      	bne.n	8005676 <HAL_SPI_TransmitReceive+0x1b8>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d014      	beq.n	8005676 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	b292      	uxth	r2, r2
 8005658:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	1c9a      	adds	r2, r3, #2
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005672:	2301      	movs	r3, #1
 8005674:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005676:	f7fe fa79 	bl	8003b6c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005682:	429a      	cmp	r2, r3
 8005684:	d80b      	bhi.n	800569e <HAL_SPI_TransmitReceive+0x1e0>
 8005686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d007      	beq.n	800569e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800569c:	e0b5      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1a2      	bne.n	80055ee <HAL_SPI_TransmitReceive+0x130>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d19d      	bne.n	80055ee <HAL_SPI_TransmitReceive+0x130>
 80056b2:	e080      	b.n	80057b6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d002      	beq.n	80056c2 <HAL_SPI_TransmitReceive+0x204>
 80056bc:	8b7b      	ldrh	r3, [r7, #26]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d16f      	bne.n	80057a2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	330c      	adds	r3, #12
 80056cc:	7812      	ldrb	r2, [r2, #0]
 80056ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b01      	subs	r3, #1
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056e8:	e05b      	b.n	80057a2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d11c      	bne.n	8005732 <HAL_SPI_TransmitReceive+0x274>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d017      	beq.n	8005732 <HAL_SPI_TransmitReceive+0x274>
 8005702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005704:	2b01      	cmp	r3, #1
 8005706:	d114      	bne.n	8005732 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	330c      	adds	r3, #12
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b01      	cmp	r3, #1
 800573e:	d119      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x2b6>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	d014      	beq.n	8005774 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005754:	b2d2      	uxtb	r2, r2
 8005756:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005770:	2301      	movs	r3, #1
 8005772:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005774:	f7fe f9fa 	bl	8003b6c <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005780:	429a      	cmp	r2, r3
 8005782:	d803      	bhi.n	800578c <HAL_SPI_TransmitReceive+0x2ce>
 8005784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578a:	d102      	bne.n	8005792 <HAL_SPI_TransmitReceive+0x2d4>
 800578c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578e:	2b00      	cmp	r3, #0
 8005790:	d107      	bne.n	80057a2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80057a0:	e033      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d19e      	bne.n	80056ea <HAL_SPI_TransmitReceive+0x22c>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d199      	bne.n	80056ea <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 f90a 	bl	80059d4 <SPI_EndRxTxTransaction>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d006      	beq.n	80057d4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2220      	movs	r2, #32
 80057d0:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80057d2:	e01a      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057dc:	2300      	movs	r3, #0
 80057de:	617b      	str	r3, [r7, #20]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005800:	e003      	b.n	800580a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005812:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005816:	4618      	mov	r0, r3
 8005818:	3730      	adds	r7, #48	@ 0x30
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
	...

08005820 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b088      	sub	sp, #32
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	603b      	str	r3, [r7, #0]
 800582c:	4613      	mov	r3, r2
 800582e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005830:	f7fe f99c 	bl	8003b6c <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005838:	1a9b      	subs	r3, r3, r2
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	4413      	add	r3, r2
 800583e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005840:	f7fe f994 	bl	8003b6c <HAL_GetTick>
 8005844:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005846:	4b39      	ldr	r3, [pc, #228]	@ (800592c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	015b      	lsls	r3, r3, #5
 800584c:	0d1b      	lsrs	r3, r3, #20
 800584e:	69fa      	ldr	r2, [r7, #28]
 8005850:	fb02 f303 	mul.w	r3, r2, r3
 8005854:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005856:	e054      	b.n	8005902 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585e:	d050      	beq.n	8005902 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005860:	f7fe f984 	bl	8003b6c <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	429a      	cmp	r2, r3
 800586e:	d902      	bls.n	8005876 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d13d      	bne.n	80058f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005884:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800588e:	d111      	bne.n	80058b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005898:	d004      	beq.n	80058a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a2:	d107      	bne.n	80058b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058bc:	d10f      	bne.n	80058de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2201      	movs	r2, #1
 80058e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e017      	b.n	8005922 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d101      	bne.n	80058fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058f8:	2300      	movs	r3, #0
 80058fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	3b01      	subs	r3, #1
 8005900:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	4013      	ands	r3, r2
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	429a      	cmp	r2, r3
 8005910:	bf0c      	ite	eq
 8005912:	2301      	moveq	r3, #1
 8005914:	2300      	movne	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	461a      	mov	r2, r3
 800591a:	79fb      	ldrb	r3, [r7, #7]
 800591c:	429a      	cmp	r2, r3
 800591e:	d19b      	bne.n	8005858 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3720      	adds	r7, #32
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	20000000 	.word	0x20000000

08005930 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af02      	add	r7, sp, #8
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005944:	d111      	bne.n	800596a <SPI_EndRxTransaction+0x3a>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800594e:	d004      	beq.n	800595a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005958:	d107      	bne.n	800596a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005968:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005972:	d117      	bne.n	80059a4 <SPI_EndRxTransaction+0x74>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800597c:	d112      	bne.n	80059a4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	2200      	movs	r2, #0
 8005986:	2101      	movs	r1, #1
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f7ff ff49 	bl	8005820 <SPI_WaitFlagStateUntilTimeout>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01a      	beq.n	80059ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005998:	f043 0220 	orr.w	r2, r3, #32
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e013      	b.n	80059cc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2200      	movs	r2, #0
 80059ac:	2180      	movs	r1, #128	@ 0x80
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7ff ff36 	bl	8005820 <SPI_WaitFlagStateUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d007      	beq.n	80059ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059be:	f043 0220 	orr.w	r2, r3, #32
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e000      	b.n	80059cc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af02      	add	r7, sp, #8
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	2200      	movs	r2, #0
 80059e8:	2180      	movs	r1, #128	@ 0x80
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f7ff ff18 	bl	8005820 <SPI_WaitFlagStateUntilTimeout>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d007      	beq.n	8005a06 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	f043 0220 	orr.w	r2, r3, #32
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e000      	b.n	8005a08 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e041      	b.n	8005aa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fd fba8 	bl	800318c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4610      	mov	r0, r2
 8005a50:	f000 f940 	bl	8005cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
	...

08005ab0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d001      	beq.n	8005ac8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e032      	b.n	8005b2e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a18      	ldr	r2, [pc, #96]	@ (8005b38 <HAL_TIM_Base_Start+0x88>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d00e      	beq.n	8005af8 <HAL_TIM_Base_Start+0x48>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae2:	d009      	beq.n	8005af8 <HAL_TIM_Base_Start+0x48>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a14      	ldr	r2, [pc, #80]	@ (8005b3c <HAL_TIM_Base_Start+0x8c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_Base_Start+0x48>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a13      	ldr	r2, [pc, #76]	@ (8005b40 <HAL_TIM_Base_Start+0x90>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d111      	bne.n	8005b1c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f003 0307 	and.w	r3, r3, #7
 8005b02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2b06      	cmp	r3, #6
 8005b08:	d010      	beq.n	8005b2c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0201 	orr.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1a:	e007      	b.n	8005b2c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr
 8005b38:	40012c00 	.word	0x40012c00
 8005b3c:	40000400 	.word	0x40000400
 8005b40:	40000800 	.word	0x40000800

08005b44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_TIM_ConfigClockSource+0x1c>
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	e0b4      	b.n	8005cca <HAL_TIM_ConfigClockSource+0x186>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b98:	d03e      	beq.n	8005c18 <HAL_TIM_ConfigClockSource+0xd4>
 8005b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b9e:	f200 8087 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba6:	f000 8086 	beq.w	8005cb6 <HAL_TIM_ConfigClockSource+0x172>
 8005baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bae:	d87f      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb0:	2b70      	cmp	r3, #112	@ 0x70
 8005bb2:	d01a      	beq.n	8005bea <HAL_TIM_ConfigClockSource+0xa6>
 8005bb4:	2b70      	cmp	r3, #112	@ 0x70
 8005bb6:	d87b      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb8:	2b60      	cmp	r3, #96	@ 0x60
 8005bba:	d050      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x11a>
 8005bbc:	2b60      	cmp	r3, #96	@ 0x60
 8005bbe:	d877      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc0:	2b50      	cmp	r3, #80	@ 0x50
 8005bc2:	d03c      	beq.n	8005c3e <HAL_TIM_ConfigClockSource+0xfa>
 8005bc4:	2b50      	cmp	r3, #80	@ 0x50
 8005bc6:	d873      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc8:	2b40      	cmp	r3, #64	@ 0x40
 8005bca:	d058      	beq.n	8005c7e <HAL_TIM_ConfigClockSource+0x13a>
 8005bcc:	2b40      	cmp	r3, #64	@ 0x40
 8005bce:	d86f      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd0:	2b30      	cmp	r3, #48	@ 0x30
 8005bd2:	d064      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x15a>
 8005bd4:	2b30      	cmp	r3, #48	@ 0x30
 8005bd6:	d86b      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd8:	2b20      	cmp	r3, #32
 8005bda:	d060      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x15a>
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d867      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d05c      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x15a>
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d05a      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	e062      	b.n	8005cb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bfa:	f000 f944 	bl	8005e86 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	609a      	str	r2, [r3, #8]
      break;
 8005c16:	e04f      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c28:	f000 f92d 	bl	8005e86 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c3a:	609a      	str	r2, [r3, #8]
      break;
 8005c3c:	e03c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f000 f8a4 	bl	8005d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2150      	movs	r1, #80	@ 0x50
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 f8fb 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 8005c5c:	e02c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f000 f8c2 	bl	8005df4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2160      	movs	r1, #96	@ 0x60
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 f8eb 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 8005c7c:	e01c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f000 f884 	bl	8005d98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2140      	movs	r1, #64	@ 0x40
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 f8db 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 8005c9c:	e00c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4610      	mov	r0, r2
 8005caa:	f000 f8d2 	bl	8005e52 <TIM_ITRx_SetConfig>
      break;
 8005cae:	e003      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8005cb4:	e000      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
	...

08005cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a29      	ldr	r2, [pc, #164]	@ (8005d8c <TIM_Base_SetConfig+0xb8>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d00b      	beq.n	8005d04 <TIM_Base_SetConfig+0x30>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf2:	d007      	beq.n	8005d04 <TIM_Base_SetConfig+0x30>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a26      	ldr	r2, [pc, #152]	@ (8005d90 <TIM_Base_SetConfig+0xbc>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d003      	beq.n	8005d04 <TIM_Base_SetConfig+0x30>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a25      	ldr	r2, [pc, #148]	@ (8005d94 <TIM_Base_SetConfig+0xc0>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d108      	bne.n	8005d16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <TIM_Base_SetConfig+0xb8>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d00b      	beq.n	8005d36 <TIM_Base_SetConfig+0x62>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d24:	d007      	beq.n	8005d36 <TIM_Base_SetConfig+0x62>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a19      	ldr	r2, [pc, #100]	@ (8005d90 <TIM_Base_SetConfig+0xbc>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d003      	beq.n	8005d36 <TIM_Base_SetConfig+0x62>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a18      	ldr	r2, [pc, #96]	@ (8005d94 <TIM_Base_SetConfig+0xc0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d108      	bne.n	8005d48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a07      	ldr	r2, [pc, #28]	@ (8005d8c <TIM_Base_SetConfig+0xb8>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d103      	bne.n	8005d7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	691a      	ldr	r2, [r3, #16]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	615a      	str	r2, [r3, #20]
}
 8005d82:	bf00      	nop
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr
 8005d8c:	40012c00 	.word	0x40012c00
 8005d90:	40000400 	.word	0x40000400
 8005d94:	40000800 	.word	0x40000800

08005d98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f023 0201 	bic.w	r2, r3, #1
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	011b      	lsls	r3, r3, #4
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f023 030a 	bic.w	r3, r3, #10
 8005dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	621a      	str	r2, [r3, #32]
}
 8005dea:	bf00      	nop
 8005dec:	371c      	adds	r7, #28
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bc80      	pop	{r7}
 8005df2:	4770      	bx	lr

08005df4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b087      	sub	sp, #28
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f023 0210 	bic.w	r2, r3, #16
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	031b      	lsls	r3, r3, #12
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e30:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	621a      	str	r2, [r3, #32]
}
 8005e48:	bf00      	nop
 8005e4a:	371c      	adds	r7, #28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr

08005e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b085      	sub	sp, #20
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
 8005e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f043 0307 	orr.w	r3, r3, #7
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	609a      	str	r2, [r3, #8]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr

08005e86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b087      	sub	sp, #28
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	60f8      	str	r0, [r7, #12]
 8005e8e:	60b9      	str	r1, [r7, #8]
 8005e90:	607a      	str	r2, [r7, #4]
 8005e92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ea0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	021a      	lsls	r2, r3, #8
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	609a      	str	r2, [r3, #8]
}
 8005eba:	bf00      	nop
 8005ebc:	371c      	adds	r7, #28
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d101      	bne.n	8005edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	e046      	b.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a16      	ldr	r2, [pc, #88]	@ (8005f74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d00e      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f28:	d009      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a12      	ldr	r2, [pc, #72]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d004      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a10      	ldr	r2, [pc, #64]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d10c      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bc80      	pop	{r7}
 8005f72:	4770      	bx	lr
 8005f74:	40012c00 	.word	0x40012c00
 8005f78:	40000400 	.word	0x40000400
 8005f7c:	40000800 	.word	0x40000800

08005f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e042      	b.n	8006018 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d106      	bne.n	8005fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fd f962 	bl	8003270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2224      	movs	r2, #36	@ 0x24
 8005fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fdc5 	bl	8006b54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2220      	movs	r2, #32
 800600c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b08a      	sub	sp, #40	@ 0x28
 8006024:	af02      	add	r7, sp, #8
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	4613      	mov	r3, r2
 800602e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b20      	cmp	r3, #32
 800603e:	d16d      	bne.n	800611c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d002      	beq.n	800604c <HAL_UART_Transmit+0x2c>
 8006046:	88fb      	ldrh	r3, [r7, #6]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d101      	bne.n	8006050 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e066      	b.n	800611e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2221      	movs	r2, #33	@ 0x21
 800605a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800605e:	f7fd fd85 	bl	8003b6c <HAL_GetTick>
 8006062:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	88fa      	ldrh	r2, [r7, #6]
 8006068:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	88fa      	ldrh	r2, [r7, #6]
 800606e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006078:	d108      	bne.n	800608c <HAL_UART_Transmit+0x6c>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d104      	bne.n	800608c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006082:	2300      	movs	r3, #0
 8006084:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	61bb      	str	r3, [r7, #24]
 800608a:	e003      	b.n	8006094 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006090:	2300      	movs	r3, #0
 8006092:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006094:	e02a      	b.n	80060ec <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	2200      	movs	r2, #0
 800609e:	2180      	movs	r1, #128	@ 0x80
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f000 fb14 	bl	80066ce <UART_WaitOnFlagUntilTimeout>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e036      	b.n	800611e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	881b      	ldrh	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	3302      	adds	r3, #2
 80060ca:	61bb      	str	r3, [r7, #24]
 80060cc:	e007      	b.n	80060de <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	781a      	ldrb	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	3301      	adds	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b01      	subs	r3, #1
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1cf      	bne.n	8006096 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2200      	movs	r2, #0
 80060fe:	2140      	movs	r1, #64	@ 0x40
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 fae4 	bl	80066ce <UART_WaitOnFlagUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e006      	b.n	800611e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2220      	movs	r2, #32
 8006114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006118:	2300      	movs	r3, #0
 800611a:	e000      	b.n	800611e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800611c:	2302      	movs	r3, #2
  }
}
 800611e:	4618      	mov	r0, r3
 8006120:	3720      	adds	r7, #32
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b084      	sub	sp, #16
 800612a:	af00      	add	r7, sp, #0
 800612c:	60f8      	str	r0, [r7, #12]
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	4613      	mov	r3, r2
 8006132:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b20      	cmp	r3, #32
 800613e:	d112      	bne.n	8006166 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d002      	beq.n	800614c <HAL_UART_Receive_IT+0x26>
 8006146:	88fb      	ldrh	r3, [r7, #6]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e00b      	b.n	8006168 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	461a      	mov	r2, r3
 800615a:	68b9      	ldr	r1, [r7, #8]
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 fb24 	bl	80067aa <UART_Start_Receive_IT>
 8006162:	4603      	mov	r3, r0
 8006164:	e000      	b.n	8006168 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006166:	2302      	movs	r3, #2
  }
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b0ba      	sub	sp, #232	@ 0xe8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006196:	2300      	movs	r3, #0
 8006198:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800619c:	2300      	movs	r3, #0
 800619e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80061ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10f      	bne.n	80061d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ba:	f003 0320 	and.w	r3, r3, #32
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d009      	beq.n	80061d6 <HAL_UART_IRQHandler+0x66>
 80061c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fc01 	bl	80069d6 <UART_Receive_IT>
      return;
 80061d4:	e25b      	b.n	800668e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 80de 	beq.w	800639c <HAL_UART_IRQHandler+0x22c>
 80061e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d106      	bne.n	80061fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 80d1 	beq.w	800639c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00b      	beq.n	800621e <HAL_UART_IRQHandler+0xae>
 8006206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800620a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d005      	beq.n	800621e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006216:	f043 0201 	orr.w	r2, r3, #1
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800621e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d00b      	beq.n	8006242 <HAL_UART_IRQHandler+0xd2>
 800622a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623a:	f043 0202 	orr.w	r2, r3, #2
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00b      	beq.n	8006266 <HAL_UART_IRQHandler+0xf6>
 800624e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006252:	f003 0301 	and.w	r3, r3, #1
 8006256:	2b00      	cmp	r3, #0
 8006258:	d005      	beq.n	8006266 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800625e:	f043 0204 	orr.w	r2, r3, #4
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d011      	beq.n	8006296 <HAL_UART_IRQHandler+0x126>
 8006272:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d105      	bne.n	800628a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800627e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d005      	beq.n	8006296 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628e:	f043 0208 	orr.w	r2, r3, #8
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 81f2 	beq.w	8006684 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d008      	beq.n	80062be <HAL_UART_IRQHandler+0x14e>
 80062ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062b0:	f003 0320 	and.w	r3, r3, #32
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d002      	beq.n	80062be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fb8c 	bl	80069d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	695b      	ldr	r3, [r3, #20]
 80062c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	bf14      	ite	ne
 80062cc:	2301      	movne	r3, #1
 80062ce:	2300      	moveq	r3, #0
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062da:	f003 0308 	and.w	r3, r3, #8
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d103      	bne.n	80062ea <HAL_UART_IRQHandler+0x17a>
 80062e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d04f      	beq.n	800638a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fa96 	bl	800681c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d041      	beq.n	8006382 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3314      	adds	r3, #20
 8006304:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006308:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800630c:	e853 3f00 	ldrex	r3, [r3]
 8006310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006314:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800631c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3314      	adds	r3, #20
 8006326:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800632a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800632e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006332:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006336:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800633a:	e841 2300 	strex	r3, r2, [r1]
 800633e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006342:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1d9      	bne.n	80062fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634e:	2b00      	cmp	r3, #0
 8006350:	d013      	beq.n	800637a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006356:	4a7e      	ldr	r2, [pc, #504]	@ (8006550 <HAL_UART_IRQHandler+0x3e0>)
 8006358:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635e:	4618      	mov	r0, r3
 8006360:	f7fd fd7a 	bl	8003e58 <HAL_DMA_Abort_IT>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d016      	beq.n	8006398 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800636e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006374:	4610      	mov	r0, r2
 8006376:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006378:	e00e      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f993 	bl	80066a6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006380:	e00a      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f98f 	bl	80066a6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e006      	b.n	8006398 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f98b 	bl	80066a6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006396:	e175      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	bf00      	nop
    return;
 800639a:	e173      	b.n	8006684 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	f040 814f 	bne.w	8006644 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063aa:	f003 0310 	and.w	r3, r3, #16
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 8148 	beq.w	8006644 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b8:	f003 0310 	and.w	r3, r3, #16
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 8141 	beq.w	8006644 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063c2:	2300      	movs	r3, #0
 80063c4:	60bb      	str	r3, [r7, #8]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	60bb      	str	r3, [r7, #8]
 80063d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 80b6 	beq.w	8006554 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f000 8145 	beq.w	8006688 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006402:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006406:	429a      	cmp	r2, r3
 8006408:	f080 813e 	bcs.w	8006688 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006412:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	2b20      	cmp	r3, #32
 800641c:	f000 8088 	beq.w	8006530 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	330c      	adds	r3, #12
 8006426:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800642e:	e853 3f00 	ldrex	r3, [r3]
 8006432:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006436:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800643a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800643e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	330c      	adds	r3, #12
 8006448:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800644c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006450:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006458:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800645c:	e841 2300 	strex	r3, r2, [r1]
 8006460:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006464:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1d9      	bne.n	8006420 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3314      	adds	r3, #20
 8006472:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800647c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800647e:	f023 0301 	bic.w	r3, r3, #1
 8006482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	3314      	adds	r3, #20
 800648c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006490:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006494:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006496:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006498:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800649c:	e841 2300 	strex	r3, r2, [r1]
 80064a0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80064a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e1      	bne.n	800646c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3314      	adds	r3, #20
 80064ae:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80064b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3314      	adds	r3, #20
 80064c8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80064cc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80064ce:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80064d2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80064d4:	e841 2300 	strex	r3, r2, [r1]
 80064d8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80064da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e3      	bne.n	80064a8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	330c      	adds	r3, #12
 80064f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064f8:	e853 3f00 	ldrex	r3, [r3]
 80064fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80064fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006500:	f023 0310 	bic.w	r3, r3, #16
 8006504:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	330c      	adds	r3, #12
 800650e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006512:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006514:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006518:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800651a:	e841 2300 	strex	r3, r2, [r1]
 800651e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006520:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1e3      	bne.n	80064ee <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800652a:	4618      	mov	r0, r3
 800652c:	f7fd fc59 	bl	8003de2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800653e:	b29b      	uxth	r3, r3
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	b29b      	uxth	r3, r3
 8006544:	4619      	mov	r1, r3
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f8b6 	bl	80066b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800654c:	e09c      	b.n	8006688 <HAL_UART_IRQHandler+0x518>
 800654e:	bf00      	nop
 8006550:	080068e1 	.word	0x080068e1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800655c:	b29b      	uxth	r3, r3
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006568:	b29b      	uxth	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 808e 	beq.w	800668c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006570:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 8089 	beq.w	800668c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	e853 3f00 	ldrex	r3, [r3]
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800658a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006590:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	330c      	adds	r3, #12
 800659a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800659e:	647a      	str	r2, [r7, #68]	@ 0x44
 80065a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065a6:	e841 2300 	strex	r3, r2, [r1]
 80065aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1e3      	bne.n	800657a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	3314      	adds	r3, #20
 80065b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065bc:	e853 3f00 	ldrex	r3, [r3]
 80065c0:	623b      	str	r3, [r7, #32]
   return(result);
 80065c2:	6a3b      	ldr	r3, [r7, #32]
 80065c4:	f023 0301 	bic.w	r3, r3, #1
 80065c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3314      	adds	r3, #20
 80065d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80065d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80065d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065de:	e841 2300 	strex	r3, r2, [r1]
 80065e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1e3      	bne.n	80065b2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	330c      	adds	r3, #12
 80065fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	e853 3f00 	ldrex	r3, [r3]
 8006606:	60fb      	str	r3, [r7, #12]
   return(result);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f023 0310 	bic.w	r3, r3, #16
 800660e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	330c      	adds	r3, #12
 8006618:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800661c:	61fa      	str	r2, [r7, #28]
 800661e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006620:	69b9      	ldr	r1, [r7, #24]
 8006622:	69fa      	ldr	r2, [r7, #28]
 8006624:	e841 2300 	strex	r3, r2, [r1]
 8006628:	617b      	str	r3, [r7, #20]
   return(result);
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1e3      	bne.n	80065f8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006636:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800663a:	4619      	mov	r1, r3
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f83b 	bl	80066b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006642:	e023      	b.n	800668c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800664c:	2b00      	cmp	r3, #0
 800664e:	d009      	beq.n	8006664 <HAL_UART_IRQHandler+0x4f4>
 8006650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 f953 	bl	8006908 <UART_Transmit_IT>
    return;
 8006662:	e014      	b.n	800668e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00e      	beq.n	800668e <HAL_UART_IRQHandler+0x51e>
 8006670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006678:	2b00      	cmp	r3, #0
 800667a:	d008      	beq.n	800668e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 f992 	bl	80069a6 <UART_EndTransmit_IT>
    return;
 8006682:	e004      	b.n	800668e <HAL_UART_IRQHandler+0x51e>
    return;
 8006684:	bf00      	nop
 8006686:	e002      	b.n	800668e <HAL_UART_IRQHandler+0x51e>
      return;
 8006688:	bf00      	nop
 800668a:	e000      	b.n	800668e <HAL_UART_IRQHandler+0x51e>
      return;
 800668c:	bf00      	nop
  }
}
 800668e:	37e8      	adds	r7, #232	@ 0xe8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bc80      	pop	{r7}
 80066a4:	4770      	bx	lr

080066a6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066a6:	b480      	push	{r7}
 80066a8:	b083      	sub	sp, #12
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066ae:	bf00      	nop
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bc80      	pop	{r7}
 80066b6:	4770      	bx	lr

080066b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bc80      	pop	{r7}
 80066cc:	4770      	bx	lr

080066ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b090      	sub	sp, #64	@ 0x40
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	60f8      	str	r0, [r7, #12]
 80066d6:	60b9      	str	r1, [r7, #8]
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	4613      	mov	r3, r2
 80066dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066de:	e050      	b.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e6:	d04c      	beq.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d007      	beq.n	80066fe <UART_WaitOnFlagUntilTimeout+0x30>
 80066ee:	f7fd fa3d 	bl	8003b6c <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d241      	bcs.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	330c      	adds	r3, #12
 8006704:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8006714:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800671e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006720:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006722:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006724:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006726:	e841 2300 	strex	r3, r2, [r1]
 800672a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800672c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1e5      	bne.n	80066fe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3314      	adds	r3, #20
 8006738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	613b      	str	r3, [r7, #16]
   return(result);
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f023 0301 	bic.w	r3, r3, #1
 8006748:	63bb      	str	r3, [r7, #56]	@ 0x38
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3314      	adds	r3, #20
 8006750:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006752:	623a      	str	r2, [r7, #32]
 8006754:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	69f9      	ldr	r1, [r7, #28]
 8006758:	6a3a      	ldr	r2, [r7, #32]
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e5      	bne.n	8006732 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2220      	movs	r2, #32
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e00f      	b.n	80067a2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	4013      	ands	r3, r2
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	429a      	cmp	r2, r3
 8006790:	bf0c      	ite	eq
 8006792:	2301      	moveq	r3, #1
 8006794:	2300      	movne	r3, #0
 8006796:	b2db      	uxtb	r3, r3
 8006798:	461a      	mov	r2, r3
 800679a:	79fb      	ldrb	r3, [r7, #7]
 800679c:	429a      	cmp	r2, r3
 800679e:	d09f      	beq.n	80066e0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3740      	adds	r7, #64	@ 0x40
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b085      	sub	sp, #20
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	4613      	mov	r3, r2
 80067b6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	88fa      	ldrh	r2, [r7, #6]
 80067c2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	88fa      	ldrh	r2, [r7, #6]
 80067c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2200      	movs	r2, #0
 80067ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2222      	movs	r2, #34	@ 0x22
 80067d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d007      	beq.n	80067f0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68da      	ldr	r2, [r3, #12]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067ee:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	695a      	ldr	r2, [r3, #20]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f042 0201 	orr.w	r2, r2, #1
 80067fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0220 	orr.w	r2, r2, #32
 800680e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3714      	adds	r7, #20
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr

0800681c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800681c:	b480      	push	{r7}
 800681e:	b095      	sub	sp, #84	@ 0x54
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	330c      	adds	r3, #12
 800682a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006836:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800683a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	330c      	adds	r3, #12
 8006842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006844:	643a      	str	r2, [r7, #64]	@ 0x40
 8006846:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800684a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800684c:	e841 2300 	strex	r3, r2, [r1]
 8006850:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1e5      	bne.n	8006824 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3314      	adds	r3, #20
 800685e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006860:	6a3b      	ldr	r3, [r7, #32]
 8006862:	e853 3f00 	ldrex	r3, [r3]
 8006866:	61fb      	str	r3, [r7, #28]
   return(result);
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f023 0301 	bic.w	r3, r3, #1
 800686e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3314      	adds	r3, #20
 8006876:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006878:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800687a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800687e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006880:	e841 2300 	strex	r3, r2, [r1]
 8006884:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1e5      	bne.n	8006858 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006890:	2b01      	cmp	r3, #1
 8006892:	d119      	bne.n	80068c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	330c      	adds	r3, #12
 800689a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	e853 3f00 	ldrex	r3, [r3]
 80068a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f023 0310 	bic.w	r3, r3, #16
 80068aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	330c      	adds	r3, #12
 80068b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068b4:	61ba      	str	r2, [r7, #24]
 80068b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b8:	6979      	ldr	r1, [r7, #20]
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	e841 2300 	strex	r3, r2, [r1]
 80068c0:	613b      	str	r3, [r7, #16]
   return(result);
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1e5      	bne.n	8006894 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2220      	movs	r2, #32
 80068cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80068d6:	bf00      	nop
 80068d8:	3754      	adds	r7, #84	@ 0x54
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f7ff fed3 	bl	80066a6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006900:	bf00      	nop
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b21      	cmp	r3, #33	@ 0x21
 800691a:	d13e      	bne.n	800699a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006924:	d114      	bne.n	8006950 <UART_Transmit_IT+0x48>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d110      	bne.n	8006950 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	881b      	ldrh	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006942:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a1b      	ldr	r3, [r3, #32]
 8006948:	1c9a      	adds	r2, r3, #2
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	621a      	str	r2, [r3, #32]
 800694e:	e008      	b.n	8006962 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a1b      	ldr	r3, [r3, #32]
 8006954:	1c59      	adds	r1, r3, #1
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	6211      	str	r1, [r2, #32]
 800695a:	781a      	ldrb	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006966:	b29b      	uxth	r3, r3
 8006968:	3b01      	subs	r3, #1
 800696a:	b29b      	uxth	r3, r3
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	4619      	mov	r1, r3
 8006970:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10f      	bne.n	8006996 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006984:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68da      	ldr	r2, [r3, #12]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006994:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006996:	2300      	movs	r3, #0
 8006998:	e000      	b.n	800699c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800699a:	2302      	movs	r3, #2
  }
}
 800699c:	4618      	mov	r0, r3
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc80      	pop	{r7}
 80069a4:	4770      	bx	lr

080069a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b082      	sub	sp, #8
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68da      	ldr	r2, [r3, #12]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2220      	movs	r2, #32
 80069c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7ff fe64 	bl	8006694 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3708      	adds	r7, #8
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b08c      	sub	sp, #48	@ 0x30
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	2b22      	cmp	r3, #34	@ 0x22
 80069e8:	f040 80ae 	bne.w	8006b48 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069f4:	d117      	bne.n	8006a26 <UART_Receive_IT+0x50>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d113      	bne.n	8006a26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a06:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1e:	1c9a      	adds	r2, r3, #2
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a24:	e026      	b.n	8006a74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a38:	d007      	beq.n	8006a4a <UART_Receive_IT+0x74>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10a      	bne.n	8006a58 <UART_Receive_IT+0x82>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d106      	bne.n	8006a58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	b2da      	uxtb	r2, r3
 8006a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a54:	701a      	strb	r2, [r3, #0]
 8006a56:	e008      	b.n	8006a6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a64:	b2da      	uxtb	r2, r3
 8006a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6e:	1c5a      	adds	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	4619      	mov	r1, r3
 8006a82:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d15d      	bne.n	8006b44 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f022 0220 	bic.w	r2, r2, #32
 8006a96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006aa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	695a      	ldr	r2, [r3, #20]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0201 	bic.w	r2, r2, #1
 8006ab6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d135      	bne.n	8006b3a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	330c      	adds	r3, #12
 8006ada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	e853 3f00 	ldrex	r3, [r3]
 8006ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f023 0310 	bic.w	r3, r3, #16
 8006aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	330c      	adds	r3, #12
 8006af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af4:	623a      	str	r2, [r7, #32]
 8006af6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af8:	69f9      	ldr	r1, [r7, #28]
 8006afa:	6a3a      	ldr	r2, [r7, #32]
 8006afc:	e841 2300 	strex	r3, r2, [r1]
 8006b00:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e5      	bne.n	8006ad4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b10      	cmp	r3, #16
 8006b14:	d10a      	bne.n	8006b2c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60fb      	str	r3, [r7, #12]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	60fb      	str	r3, [r7, #12]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b30:	4619      	mov	r1, r3
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f7ff fdc0 	bl	80066b8 <HAL_UARTEx_RxEventCallback>
 8006b38:	e002      	b.n	8006b40 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7fc f85e 	bl	8002bfc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	e002      	b.n	8006b4a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006b44:	2300      	movs	r3, #0
 8006b46:	e000      	b.n	8006b4a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006b48:	2302      	movs	r3, #2
  }
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3730      	adds	r7, #48	@ 0x30
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	689a      	ldr	r2, [r3, #8]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006b8e:	f023 030c 	bic.w	r3, r3, #12
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	6812      	ldr	r2, [r2, #0]
 8006b96:	68b9      	ldr	r1, [r7, #8]
 8006b98:	430b      	orrs	r3, r1
 8006b9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699a      	ldr	r2, [r3, #24]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a2c      	ldr	r2, [pc, #176]	@ (8006c68 <UART_SetConfig+0x114>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d103      	bne.n	8006bc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006bbc:	f7fe f96e 	bl	8004e9c <HAL_RCC_GetPCLK2Freq>
 8006bc0:	60f8      	str	r0, [r7, #12]
 8006bc2:	e002      	b.n	8006bca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006bc4:	f7fe f956 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 8006bc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	4613      	mov	r3, r2
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	4413      	add	r3, r2
 8006bd2:	009a      	lsls	r2, r3, #2
 8006bd4:	441a      	add	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be0:	4a22      	ldr	r2, [pc, #136]	@ (8006c6c <UART_SetConfig+0x118>)
 8006be2:	fba2 2303 	umull	r2, r3, r2, r3
 8006be6:	095b      	lsrs	r3, r3, #5
 8006be8:	0119      	lsls	r1, r3, #4
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	4613      	mov	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	009a      	lsls	r2, r3, #2
 8006bf4:	441a      	add	r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c00:	4b1a      	ldr	r3, [pc, #104]	@ (8006c6c <UART_SetConfig+0x118>)
 8006c02:	fba3 0302 	umull	r0, r3, r3, r2
 8006c06:	095b      	lsrs	r3, r3, #5
 8006c08:	2064      	movs	r0, #100	@ 0x64
 8006c0a:	fb00 f303 	mul.w	r3, r0, r3
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	011b      	lsls	r3, r3, #4
 8006c12:	3332      	adds	r3, #50	@ 0x32
 8006c14:	4a15      	ldr	r2, [pc, #84]	@ (8006c6c <UART_SetConfig+0x118>)
 8006c16:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1a:	095b      	lsrs	r3, r3, #5
 8006c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c20:	4419      	add	r1, r3
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4613      	mov	r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4413      	add	r3, r2
 8006c2a:	009a      	lsls	r2, r3, #2
 8006c2c:	441a      	add	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c38:	4b0c      	ldr	r3, [pc, #48]	@ (8006c6c <UART_SetConfig+0x118>)
 8006c3a:	fba3 0302 	umull	r0, r3, r3, r2
 8006c3e:	095b      	lsrs	r3, r3, #5
 8006c40:	2064      	movs	r0, #100	@ 0x64
 8006c42:	fb00 f303 	mul.w	r3, r0, r3
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	3332      	adds	r3, #50	@ 0x32
 8006c4c:	4a07      	ldr	r2, [pc, #28]	@ (8006c6c <UART_SetConfig+0x118>)
 8006c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c52:	095b      	lsrs	r3, r3, #5
 8006c54:	f003 020f 	and.w	r2, r3, #15
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	440a      	add	r2, r1
 8006c5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006c60:	bf00      	nop
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	40013800 	.word	0x40013800
 8006c6c:	51eb851f 	.word	0x51eb851f

08006c70 <__cvt>:
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c76:	461d      	mov	r5, r3
 8006c78:	bfbb      	ittet	lt
 8006c7a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006c7e:	461d      	movlt	r5, r3
 8006c80:	2300      	movge	r3, #0
 8006c82:	232d      	movlt	r3, #45	@ 0x2d
 8006c84:	b088      	sub	sp, #32
 8006c86:	4614      	mov	r4, r2
 8006c88:	bfb8      	it	lt
 8006c8a:	4614      	movlt	r4, r2
 8006c8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006c8e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006c90:	7013      	strb	r3, [r2, #0]
 8006c92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c94:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006c98:	f023 0820 	bic.w	r8, r3, #32
 8006c9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ca0:	d005      	beq.n	8006cae <__cvt+0x3e>
 8006ca2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ca6:	d100      	bne.n	8006caa <__cvt+0x3a>
 8006ca8:	3601      	adds	r6, #1
 8006caa:	2302      	movs	r3, #2
 8006cac:	e000      	b.n	8006cb0 <__cvt+0x40>
 8006cae:	2303      	movs	r3, #3
 8006cb0:	aa07      	add	r2, sp, #28
 8006cb2:	9204      	str	r2, [sp, #16]
 8006cb4:	aa06      	add	r2, sp, #24
 8006cb6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006cba:	e9cd 3600 	strd	r3, r6, [sp]
 8006cbe:	4622      	mov	r2, r4
 8006cc0:	462b      	mov	r3, r5
 8006cc2:	f001 f8a1 	bl	8007e08 <_dtoa_r>
 8006cc6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006cca:	4607      	mov	r7, r0
 8006ccc:	d119      	bne.n	8006d02 <__cvt+0x92>
 8006cce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006cd0:	07db      	lsls	r3, r3, #31
 8006cd2:	d50e      	bpl.n	8006cf2 <__cvt+0x82>
 8006cd4:	eb00 0906 	add.w	r9, r0, r6
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2300      	movs	r3, #0
 8006cdc:	4620      	mov	r0, r4
 8006cde:	4629      	mov	r1, r5
 8006ce0:	f7f9 fe62 	bl	80009a8 <__aeabi_dcmpeq>
 8006ce4:	b108      	cbz	r0, 8006cea <__cvt+0x7a>
 8006ce6:	f8cd 901c 	str.w	r9, [sp, #28]
 8006cea:	2230      	movs	r2, #48	@ 0x30
 8006cec:	9b07      	ldr	r3, [sp, #28]
 8006cee:	454b      	cmp	r3, r9
 8006cf0:	d31e      	bcc.n	8006d30 <__cvt+0xc0>
 8006cf2:	4638      	mov	r0, r7
 8006cf4:	9b07      	ldr	r3, [sp, #28]
 8006cf6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006cf8:	1bdb      	subs	r3, r3, r7
 8006cfa:	6013      	str	r3, [r2, #0]
 8006cfc:	b008      	add	sp, #32
 8006cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d02:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d06:	eb00 0906 	add.w	r9, r0, r6
 8006d0a:	d1e5      	bne.n	8006cd8 <__cvt+0x68>
 8006d0c:	7803      	ldrb	r3, [r0, #0]
 8006d0e:	2b30      	cmp	r3, #48	@ 0x30
 8006d10:	d10a      	bne.n	8006d28 <__cvt+0xb8>
 8006d12:	2200      	movs	r2, #0
 8006d14:	2300      	movs	r3, #0
 8006d16:	4620      	mov	r0, r4
 8006d18:	4629      	mov	r1, r5
 8006d1a:	f7f9 fe45 	bl	80009a8 <__aeabi_dcmpeq>
 8006d1e:	b918      	cbnz	r0, 8006d28 <__cvt+0xb8>
 8006d20:	f1c6 0601 	rsb	r6, r6, #1
 8006d24:	f8ca 6000 	str.w	r6, [sl]
 8006d28:	f8da 3000 	ldr.w	r3, [sl]
 8006d2c:	4499      	add	r9, r3
 8006d2e:	e7d3      	b.n	8006cd8 <__cvt+0x68>
 8006d30:	1c59      	adds	r1, r3, #1
 8006d32:	9107      	str	r1, [sp, #28]
 8006d34:	701a      	strb	r2, [r3, #0]
 8006d36:	e7d9      	b.n	8006cec <__cvt+0x7c>

08006d38 <__exponent>:
 8006d38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d3a:	2900      	cmp	r1, #0
 8006d3c:	bfb6      	itet	lt
 8006d3e:	232d      	movlt	r3, #45	@ 0x2d
 8006d40:	232b      	movge	r3, #43	@ 0x2b
 8006d42:	4249      	neglt	r1, r1
 8006d44:	2909      	cmp	r1, #9
 8006d46:	7002      	strb	r2, [r0, #0]
 8006d48:	7043      	strb	r3, [r0, #1]
 8006d4a:	dd29      	ble.n	8006da0 <__exponent+0x68>
 8006d4c:	f10d 0307 	add.w	r3, sp, #7
 8006d50:	461d      	mov	r5, r3
 8006d52:	270a      	movs	r7, #10
 8006d54:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d58:	461a      	mov	r2, r3
 8006d5a:	fb07 1416 	mls	r4, r7, r6, r1
 8006d5e:	3430      	adds	r4, #48	@ 0x30
 8006d60:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d64:	460c      	mov	r4, r1
 8006d66:	2c63      	cmp	r4, #99	@ 0x63
 8006d68:	4631      	mov	r1, r6
 8006d6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d6e:	dcf1      	bgt.n	8006d54 <__exponent+0x1c>
 8006d70:	3130      	adds	r1, #48	@ 0x30
 8006d72:	1e94      	subs	r4, r2, #2
 8006d74:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d78:	4623      	mov	r3, r4
 8006d7a:	1c41      	adds	r1, r0, #1
 8006d7c:	42ab      	cmp	r3, r5
 8006d7e:	d30a      	bcc.n	8006d96 <__exponent+0x5e>
 8006d80:	f10d 0309 	add.w	r3, sp, #9
 8006d84:	1a9b      	subs	r3, r3, r2
 8006d86:	42ac      	cmp	r4, r5
 8006d88:	bf88      	it	hi
 8006d8a:	2300      	movhi	r3, #0
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	4403      	add	r3, r0
 8006d90:	1a18      	subs	r0, r3, r0
 8006d92:	b003      	add	sp, #12
 8006d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d96:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d9a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d9e:	e7ed      	b.n	8006d7c <__exponent+0x44>
 8006da0:	2330      	movs	r3, #48	@ 0x30
 8006da2:	3130      	adds	r1, #48	@ 0x30
 8006da4:	7083      	strb	r3, [r0, #2]
 8006da6:	70c1      	strb	r1, [r0, #3]
 8006da8:	1d03      	adds	r3, r0, #4
 8006daa:	e7f1      	b.n	8006d90 <__exponent+0x58>

08006dac <_printf_float>:
 8006dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db0:	b091      	sub	sp, #68	@ 0x44
 8006db2:	460c      	mov	r4, r1
 8006db4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006db8:	4616      	mov	r6, r2
 8006dba:	461f      	mov	r7, r3
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	f000 ff03 	bl	8007bc8 <_localeconv_r>
 8006dc2:	6803      	ldr	r3, [r0, #0]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	9308      	str	r3, [sp, #32]
 8006dc8:	f7f9 f9c2 	bl	8000150 <strlen>
 8006dcc:	2300      	movs	r3, #0
 8006dce:	930e      	str	r3, [sp, #56]	@ 0x38
 8006dd0:	f8d8 3000 	ldr.w	r3, [r8]
 8006dd4:	9009      	str	r0, [sp, #36]	@ 0x24
 8006dd6:	3307      	adds	r3, #7
 8006dd8:	f023 0307 	bic.w	r3, r3, #7
 8006ddc:	f103 0208 	add.w	r2, r3, #8
 8006de0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006de4:	f8d4 b000 	ldr.w	fp, [r4]
 8006de8:	f8c8 2000 	str.w	r2, [r8]
 8006dec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006df0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006df4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006df6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e06:	4b9c      	ldr	r3, [pc, #624]	@ (8007078 <_printf_float+0x2cc>)
 8006e08:	f7f9 fe00 	bl	8000a0c <__aeabi_dcmpun>
 8006e0c:	bb70      	cbnz	r0, 8006e6c <_printf_float+0xc0>
 8006e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e12:	f04f 32ff 	mov.w	r2, #4294967295
 8006e16:	4b98      	ldr	r3, [pc, #608]	@ (8007078 <_printf_float+0x2cc>)
 8006e18:	f7f9 fdda 	bl	80009d0 <__aeabi_dcmple>
 8006e1c:	bb30      	cbnz	r0, 8006e6c <_printf_float+0xc0>
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2300      	movs	r3, #0
 8006e22:	4640      	mov	r0, r8
 8006e24:	4649      	mov	r1, r9
 8006e26:	f7f9 fdc9 	bl	80009bc <__aeabi_dcmplt>
 8006e2a:	b110      	cbz	r0, 8006e32 <_printf_float+0x86>
 8006e2c:	232d      	movs	r3, #45	@ 0x2d
 8006e2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e32:	4a92      	ldr	r2, [pc, #584]	@ (800707c <_printf_float+0x2d0>)
 8006e34:	4b92      	ldr	r3, [pc, #584]	@ (8007080 <_printf_float+0x2d4>)
 8006e36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e3a:	bf94      	ite	ls
 8006e3c:	4690      	movls	r8, r2
 8006e3e:	4698      	movhi	r8, r3
 8006e40:	2303      	movs	r3, #3
 8006e42:	f04f 0900 	mov.w	r9, #0
 8006e46:	6123      	str	r3, [r4, #16]
 8006e48:	f02b 0304 	bic.w	r3, fp, #4
 8006e4c:	6023      	str	r3, [r4, #0]
 8006e4e:	4633      	mov	r3, r6
 8006e50:	4621      	mov	r1, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	9700      	str	r7, [sp, #0]
 8006e56:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006e58:	f000 f9d4 	bl	8007204 <_printf_common>
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	f040 8090 	bne.w	8006f82 <_printf_float+0x1d6>
 8006e62:	f04f 30ff 	mov.w	r0, #4294967295
 8006e66:	b011      	add	sp, #68	@ 0x44
 8006e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6c:	4642      	mov	r2, r8
 8006e6e:	464b      	mov	r3, r9
 8006e70:	4640      	mov	r0, r8
 8006e72:	4649      	mov	r1, r9
 8006e74:	f7f9 fdca 	bl	8000a0c <__aeabi_dcmpun>
 8006e78:	b148      	cbz	r0, 8006e8e <_printf_float+0xe2>
 8006e7a:	464b      	mov	r3, r9
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	bfb8      	it	lt
 8006e80:	232d      	movlt	r3, #45	@ 0x2d
 8006e82:	4a80      	ldr	r2, [pc, #512]	@ (8007084 <_printf_float+0x2d8>)
 8006e84:	bfb8      	it	lt
 8006e86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8007088 <_printf_float+0x2dc>)
 8006e8c:	e7d3      	b.n	8006e36 <_printf_float+0x8a>
 8006e8e:	6863      	ldr	r3, [r4, #4]
 8006e90:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006e94:	1c5a      	adds	r2, r3, #1
 8006e96:	d13f      	bne.n	8006f18 <_printf_float+0x16c>
 8006e98:	2306      	movs	r3, #6
 8006e9a:	6063      	str	r3, [r4, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006ea2:	6023      	str	r3, [r4, #0]
 8006ea4:	9206      	str	r2, [sp, #24]
 8006ea6:	aa0e      	add	r2, sp, #56	@ 0x38
 8006ea8:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006eac:	aa0d      	add	r2, sp, #52	@ 0x34
 8006eae:	9203      	str	r2, [sp, #12]
 8006eb0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006eb4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006eb8:	6863      	ldr	r3, [r4, #4]
 8006eba:	4642      	mov	r2, r8
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	464b      	mov	r3, r9
 8006ec2:	910a      	str	r1, [sp, #40]	@ 0x28
 8006ec4:	f7ff fed4 	bl	8006c70 <__cvt>
 8006ec8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006eca:	4680      	mov	r8, r0
 8006ecc:	2947      	cmp	r1, #71	@ 0x47
 8006ece:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006ed0:	d128      	bne.n	8006f24 <_printf_float+0x178>
 8006ed2:	1cc8      	adds	r0, r1, #3
 8006ed4:	db02      	blt.n	8006edc <_printf_float+0x130>
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	4299      	cmp	r1, r3
 8006eda:	dd40      	ble.n	8006f5e <_printf_float+0x1b2>
 8006edc:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ee0:	fa5f fa8a 	uxtb.w	sl, sl
 8006ee4:	4652      	mov	r2, sl
 8006ee6:	3901      	subs	r1, #1
 8006ee8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006eec:	910d      	str	r1, [sp, #52]	@ 0x34
 8006eee:	f7ff ff23 	bl	8006d38 <__exponent>
 8006ef2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ef4:	4681      	mov	r9, r0
 8006ef6:	1813      	adds	r3, r2, r0
 8006ef8:	2a01      	cmp	r2, #1
 8006efa:	6123      	str	r3, [r4, #16]
 8006efc:	dc02      	bgt.n	8006f04 <_printf_float+0x158>
 8006efe:	6822      	ldr	r2, [r4, #0]
 8006f00:	07d2      	lsls	r2, r2, #31
 8006f02:	d501      	bpl.n	8006f08 <_printf_float+0x15c>
 8006f04:	3301      	adds	r3, #1
 8006f06:	6123      	str	r3, [r4, #16]
 8006f08:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d09e      	beq.n	8006e4e <_printf_float+0xa2>
 8006f10:	232d      	movs	r3, #45	@ 0x2d
 8006f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f16:	e79a      	b.n	8006e4e <_printf_float+0xa2>
 8006f18:	2947      	cmp	r1, #71	@ 0x47
 8006f1a:	d1bf      	bne.n	8006e9c <_printf_float+0xf0>
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1bd      	bne.n	8006e9c <_printf_float+0xf0>
 8006f20:	2301      	movs	r3, #1
 8006f22:	e7ba      	b.n	8006e9a <_printf_float+0xee>
 8006f24:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f28:	d9dc      	bls.n	8006ee4 <_printf_float+0x138>
 8006f2a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f2e:	d118      	bne.n	8006f62 <_printf_float+0x1b6>
 8006f30:	2900      	cmp	r1, #0
 8006f32:	6863      	ldr	r3, [r4, #4]
 8006f34:	dd0b      	ble.n	8006f4e <_printf_float+0x1a2>
 8006f36:	6121      	str	r1, [r4, #16]
 8006f38:	b913      	cbnz	r3, 8006f40 <_printf_float+0x194>
 8006f3a:	6822      	ldr	r2, [r4, #0]
 8006f3c:	07d0      	lsls	r0, r2, #31
 8006f3e:	d502      	bpl.n	8006f46 <_printf_float+0x19a>
 8006f40:	3301      	adds	r3, #1
 8006f42:	440b      	add	r3, r1
 8006f44:	6123      	str	r3, [r4, #16]
 8006f46:	f04f 0900 	mov.w	r9, #0
 8006f4a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f4c:	e7dc      	b.n	8006f08 <_printf_float+0x15c>
 8006f4e:	b913      	cbnz	r3, 8006f56 <_printf_float+0x1aa>
 8006f50:	6822      	ldr	r2, [r4, #0]
 8006f52:	07d2      	lsls	r2, r2, #31
 8006f54:	d501      	bpl.n	8006f5a <_printf_float+0x1ae>
 8006f56:	3302      	adds	r3, #2
 8006f58:	e7f4      	b.n	8006f44 <_printf_float+0x198>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e7f2      	b.n	8006f44 <_printf_float+0x198>
 8006f5e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f64:	4299      	cmp	r1, r3
 8006f66:	db05      	blt.n	8006f74 <_printf_float+0x1c8>
 8006f68:	6823      	ldr	r3, [r4, #0]
 8006f6a:	6121      	str	r1, [r4, #16]
 8006f6c:	07d8      	lsls	r0, r3, #31
 8006f6e:	d5ea      	bpl.n	8006f46 <_printf_float+0x19a>
 8006f70:	1c4b      	adds	r3, r1, #1
 8006f72:	e7e7      	b.n	8006f44 <_printf_float+0x198>
 8006f74:	2900      	cmp	r1, #0
 8006f76:	bfcc      	ite	gt
 8006f78:	2201      	movgt	r2, #1
 8006f7a:	f1c1 0202 	rsble	r2, r1, #2
 8006f7e:	4413      	add	r3, r2
 8006f80:	e7e0      	b.n	8006f44 <_printf_float+0x198>
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	055a      	lsls	r2, r3, #21
 8006f86:	d407      	bmi.n	8006f98 <_printf_float+0x1ec>
 8006f88:	6923      	ldr	r3, [r4, #16]
 8006f8a:	4642      	mov	r2, r8
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4628      	mov	r0, r5
 8006f90:	47b8      	blx	r7
 8006f92:	3001      	adds	r0, #1
 8006f94:	d12b      	bne.n	8006fee <_printf_float+0x242>
 8006f96:	e764      	b.n	8006e62 <_printf_float+0xb6>
 8006f98:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f9c:	f240 80dc 	bls.w	8007158 <_printf_float+0x3ac>
 8006fa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f7f9 fcfe 	bl	80009a8 <__aeabi_dcmpeq>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	d033      	beq.n	8007018 <_printf_float+0x26c>
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	4a35      	ldr	r2, [pc, #212]	@ (800708c <_printf_float+0x2e0>)
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f43f af51 	beq.w	8006e62 <_printf_float+0xb6>
 8006fc0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006fc4:	4543      	cmp	r3, r8
 8006fc6:	db02      	blt.n	8006fce <_printf_float+0x222>
 8006fc8:	6823      	ldr	r3, [r4, #0]
 8006fca:	07d8      	lsls	r0, r3, #31
 8006fcc:	d50f      	bpl.n	8006fee <_printf_float+0x242>
 8006fce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	47b8      	blx	r7
 8006fd8:	3001      	adds	r0, #1
 8006fda:	f43f af42 	beq.w	8006e62 <_printf_float+0xb6>
 8006fde:	f04f 0900 	mov.w	r9, #0
 8006fe2:	f108 38ff 	add.w	r8, r8, #4294967295
 8006fe6:	f104 0a1a 	add.w	sl, r4, #26
 8006fea:	45c8      	cmp	r8, r9
 8006fec:	dc09      	bgt.n	8007002 <_printf_float+0x256>
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	079b      	lsls	r3, r3, #30
 8006ff2:	f100 8102 	bmi.w	80071fa <_printf_float+0x44e>
 8006ff6:	68e0      	ldr	r0, [r4, #12]
 8006ff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ffa:	4298      	cmp	r0, r3
 8006ffc:	bfb8      	it	lt
 8006ffe:	4618      	movlt	r0, r3
 8007000:	e731      	b.n	8006e66 <_printf_float+0xba>
 8007002:	2301      	movs	r3, #1
 8007004:	4652      	mov	r2, sl
 8007006:	4631      	mov	r1, r6
 8007008:	4628      	mov	r0, r5
 800700a:	47b8      	blx	r7
 800700c:	3001      	adds	r0, #1
 800700e:	f43f af28 	beq.w	8006e62 <_printf_float+0xb6>
 8007012:	f109 0901 	add.w	r9, r9, #1
 8007016:	e7e8      	b.n	8006fea <_printf_float+0x23e>
 8007018:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800701a:	2b00      	cmp	r3, #0
 800701c:	dc38      	bgt.n	8007090 <_printf_float+0x2e4>
 800701e:	2301      	movs	r3, #1
 8007020:	4631      	mov	r1, r6
 8007022:	4628      	mov	r0, r5
 8007024:	4a19      	ldr	r2, [pc, #100]	@ (800708c <_printf_float+0x2e0>)
 8007026:	47b8      	blx	r7
 8007028:	3001      	adds	r0, #1
 800702a:	f43f af1a 	beq.w	8006e62 <_printf_float+0xb6>
 800702e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007032:	ea59 0303 	orrs.w	r3, r9, r3
 8007036:	d102      	bne.n	800703e <_printf_float+0x292>
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	07d9      	lsls	r1, r3, #31
 800703c:	d5d7      	bpl.n	8006fee <_printf_float+0x242>
 800703e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007042:	4631      	mov	r1, r6
 8007044:	4628      	mov	r0, r5
 8007046:	47b8      	blx	r7
 8007048:	3001      	adds	r0, #1
 800704a:	f43f af0a 	beq.w	8006e62 <_printf_float+0xb6>
 800704e:	f04f 0a00 	mov.w	sl, #0
 8007052:	f104 0b1a 	add.w	fp, r4, #26
 8007056:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007058:	425b      	negs	r3, r3
 800705a:	4553      	cmp	r3, sl
 800705c:	dc01      	bgt.n	8007062 <_printf_float+0x2b6>
 800705e:	464b      	mov	r3, r9
 8007060:	e793      	b.n	8006f8a <_printf_float+0x1de>
 8007062:	2301      	movs	r3, #1
 8007064:	465a      	mov	r2, fp
 8007066:	4631      	mov	r1, r6
 8007068:	4628      	mov	r0, r5
 800706a:	47b8      	blx	r7
 800706c:	3001      	adds	r0, #1
 800706e:	f43f aef8 	beq.w	8006e62 <_printf_float+0xb6>
 8007072:	f10a 0a01 	add.w	sl, sl, #1
 8007076:	e7ee      	b.n	8007056 <_printf_float+0x2aa>
 8007078:	7fefffff 	.word	0x7fefffff
 800707c:	0800bb8e 	.word	0x0800bb8e
 8007080:	0800bb92 	.word	0x0800bb92
 8007084:	0800bb96 	.word	0x0800bb96
 8007088:	0800bb9a 	.word	0x0800bb9a
 800708c:	0800bb9e 	.word	0x0800bb9e
 8007090:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007092:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007096:	4553      	cmp	r3, sl
 8007098:	bfa8      	it	ge
 800709a:	4653      	movge	r3, sl
 800709c:	2b00      	cmp	r3, #0
 800709e:	4699      	mov	r9, r3
 80070a0:	dc36      	bgt.n	8007110 <_printf_float+0x364>
 80070a2:	f04f 0b00 	mov.w	fp, #0
 80070a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070aa:	f104 021a 	add.w	r2, r4, #26
 80070ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80070b2:	eba3 0309 	sub.w	r3, r3, r9
 80070b6:	455b      	cmp	r3, fp
 80070b8:	dc31      	bgt.n	800711e <_printf_float+0x372>
 80070ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070bc:	459a      	cmp	sl, r3
 80070be:	dc3a      	bgt.n	8007136 <_printf_float+0x38a>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	07da      	lsls	r2, r3, #31
 80070c4:	d437      	bmi.n	8007136 <_printf_float+0x38a>
 80070c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070c8:	ebaa 0903 	sub.w	r9, sl, r3
 80070cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ce:	ebaa 0303 	sub.w	r3, sl, r3
 80070d2:	4599      	cmp	r9, r3
 80070d4:	bfa8      	it	ge
 80070d6:	4699      	movge	r9, r3
 80070d8:	f1b9 0f00 	cmp.w	r9, #0
 80070dc:	dc33      	bgt.n	8007146 <_printf_float+0x39a>
 80070de:	f04f 0800 	mov.w	r8, #0
 80070e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070e6:	f104 0b1a 	add.w	fp, r4, #26
 80070ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070ec:	ebaa 0303 	sub.w	r3, sl, r3
 80070f0:	eba3 0309 	sub.w	r3, r3, r9
 80070f4:	4543      	cmp	r3, r8
 80070f6:	f77f af7a 	ble.w	8006fee <_printf_float+0x242>
 80070fa:	2301      	movs	r3, #1
 80070fc:	465a      	mov	r2, fp
 80070fe:	4631      	mov	r1, r6
 8007100:	4628      	mov	r0, r5
 8007102:	47b8      	blx	r7
 8007104:	3001      	adds	r0, #1
 8007106:	f43f aeac 	beq.w	8006e62 <_printf_float+0xb6>
 800710a:	f108 0801 	add.w	r8, r8, #1
 800710e:	e7ec      	b.n	80070ea <_printf_float+0x33e>
 8007110:	4642      	mov	r2, r8
 8007112:	4631      	mov	r1, r6
 8007114:	4628      	mov	r0, r5
 8007116:	47b8      	blx	r7
 8007118:	3001      	adds	r0, #1
 800711a:	d1c2      	bne.n	80070a2 <_printf_float+0x2f6>
 800711c:	e6a1      	b.n	8006e62 <_printf_float+0xb6>
 800711e:	2301      	movs	r3, #1
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	920a      	str	r2, [sp, #40]	@ 0x28
 8007126:	47b8      	blx	r7
 8007128:	3001      	adds	r0, #1
 800712a:	f43f ae9a 	beq.w	8006e62 <_printf_float+0xb6>
 800712e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007130:	f10b 0b01 	add.w	fp, fp, #1
 8007134:	e7bb      	b.n	80070ae <_printf_float+0x302>
 8007136:	4631      	mov	r1, r6
 8007138:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800713c:	4628      	mov	r0, r5
 800713e:	47b8      	blx	r7
 8007140:	3001      	adds	r0, #1
 8007142:	d1c0      	bne.n	80070c6 <_printf_float+0x31a>
 8007144:	e68d      	b.n	8006e62 <_printf_float+0xb6>
 8007146:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007148:	464b      	mov	r3, r9
 800714a:	4631      	mov	r1, r6
 800714c:	4628      	mov	r0, r5
 800714e:	4442      	add	r2, r8
 8007150:	47b8      	blx	r7
 8007152:	3001      	adds	r0, #1
 8007154:	d1c3      	bne.n	80070de <_printf_float+0x332>
 8007156:	e684      	b.n	8006e62 <_printf_float+0xb6>
 8007158:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800715c:	f1ba 0f01 	cmp.w	sl, #1
 8007160:	dc01      	bgt.n	8007166 <_printf_float+0x3ba>
 8007162:	07db      	lsls	r3, r3, #31
 8007164:	d536      	bpl.n	80071d4 <_printf_float+0x428>
 8007166:	2301      	movs	r3, #1
 8007168:	4642      	mov	r2, r8
 800716a:	4631      	mov	r1, r6
 800716c:	4628      	mov	r0, r5
 800716e:	47b8      	blx	r7
 8007170:	3001      	adds	r0, #1
 8007172:	f43f ae76 	beq.w	8006e62 <_printf_float+0xb6>
 8007176:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800717a:	4631      	mov	r1, r6
 800717c:	4628      	mov	r0, r5
 800717e:	47b8      	blx	r7
 8007180:	3001      	adds	r0, #1
 8007182:	f43f ae6e 	beq.w	8006e62 <_printf_float+0xb6>
 8007186:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800718a:	2200      	movs	r2, #0
 800718c:	2300      	movs	r3, #0
 800718e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007192:	f7f9 fc09 	bl	80009a8 <__aeabi_dcmpeq>
 8007196:	b9c0      	cbnz	r0, 80071ca <_printf_float+0x41e>
 8007198:	4653      	mov	r3, sl
 800719a:	f108 0201 	add.w	r2, r8, #1
 800719e:	4631      	mov	r1, r6
 80071a0:	4628      	mov	r0, r5
 80071a2:	47b8      	blx	r7
 80071a4:	3001      	adds	r0, #1
 80071a6:	d10c      	bne.n	80071c2 <_printf_float+0x416>
 80071a8:	e65b      	b.n	8006e62 <_printf_float+0xb6>
 80071aa:	2301      	movs	r3, #1
 80071ac:	465a      	mov	r2, fp
 80071ae:	4631      	mov	r1, r6
 80071b0:	4628      	mov	r0, r5
 80071b2:	47b8      	blx	r7
 80071b4:	3001      	adds	r0, #1
 80071b6:	f43f ae54 	beq.w	8006e62 <_printf_float+0xb6>
 80071ba:	f108 0801 	add.w	r8, r8, #1
 80071be:	45d0      	cmp	r8, sl
 80071c0:	dbf3      	blt.n	80071aa <_printf_float+0x3fe>
 80071c2:	464b      	mov	r3, r9
 80071c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80071c8:	e6e0      	b.n	8006f8c <_printf_float+0x1e0>
 80071ca:	f04f 0800 	mov.w	r8, #0
 80071ce:	f104 0b1a 	add.w	fp, r4, #26
 80071d2:	e7f4      	b.n	80071be <_printf_float+0x412>
 80071d4:	2301      	movs	r3, #1
 80071d6:	4642      	mov	r2, r8
 80071d8:	e7e1      	b.n	800719e <_printf_float+0x3f2>
 80071da:	2301      	movs	r3, #1
 80071dc:	464a      	mov	r2, r9
 80071de:	4631      	mov	r1, r6
 80071e0:	4628      	mov	r0, r5
 80071e2:	47b8      	blx	r7
 80071e4:	3001      	adds	r0, #1
 80071e6:	f43f ae3c 	beq.w	8006e62 <_printf_float+0xb6>
 80071ea:	f108 0801 	add.w	r8, r8, #1
 80071ee:	68e3      	ldr	r3, [r4, #12]
 80071f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80071f2:	1a5b      	subs	r3, r3, r1
 80071f4:	4543      	cmp	r3, r8
 80071f6:	dcf0      	bgt.n	80071da <_printf_float+0x42e>
 80071f8:	e6fd      	b.n	8006ff6 <_printf_float+0x24a>
 80071fa:	f04f 0800 	mov.w	r8, #0
 80071fe:	f104 0919 	add.w	r9, r4, #25
 8007202:	e7f4      	b.n	80071ee <_printf_float+0x442>

08007204 <_printf_common>:
 8007204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007208:	4616      	mov	r6, r2
 800720a:	4698      	mov	r8, r3
 800720c:	688a      	ldr	r2, [r1, #8]
 800720e:	690b      	ldr	r3, [r1, #16]
 8007210:	4607      	mov	r7, r0
 8007212:	4293      	cmp	r3, r2
 8007214:	bfb8      	it	lt
 8007216:	4613      	movlt	r3, r2
 8007218:	6033      	str	r3, [r6, #0]
 800721a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800721e:	460c      	mov	r4, r1
 8007220:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007224:	b10a      	cbz	r2, 800722a <_printf_common+0x26>
 8007226:	3301      	adds	r3, #1
 8007228:	6033      	str	r3, [r6, #0]
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	0699      	lsls	r1, r3, #26
 800722e:	bf42      	ittt	mi
 8007230:	6833      	ldrmi	r3, [r6, #0]
 8007232:	3302      	addmi	r3, #2
 8007234:	6033      	strmi	r3, [r6, #0]
 8007236:	6825      	ldr	r5, [r4, #0]
 8007238:	f015 0506 	ands.w	r5, r5, #6
 800723c:	d106      	bne.n	800724c <_printf_common+0x48>
 800723e:	f104 0a19 	add.w	sl, r4, #25
 8007242:	68e3      	ldr	r3, [r4, #12]
 8007244:	6832      	ldr	r2, [r6, #0]
 8007246:	1a9b      	subs	r3, r3, r2
 8007248:	42ab      	cmp	r3, r5
 800724a:	dc2b      	bgt.n	80072a4 <_printf_common+0xa0>
 800724c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007250:	6822      	ldr	r2, [r4, #0]
 8007252:	3b00      	subs	r3, #0
 8007254:	bf18      	it	ne
 8007256:	2301      	movne	r3, #1
 8007258:	0692      	lsls	r2, r2, #26
 800725a:	d430      	bmi.n	80072be <_printf_common+0xba>
 800725c:	4641      	mov	r1, r8
 800725e:	4638      	mov	r0, r7
 8007260:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007264:	47c8      	blx	r9
 8007266:	3001      	adds	r0, #1
 8007268:	d023      	beq.n	80072b2 <_printf_common+0xae>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	6922      	ldr	r2, [r4, #16]
 800726e:	f003 0306 	and.w	r3, r3, #6
 8007272:	2b04      	cmp	r3, #4
 8007274:	bf14      	ite	ne
 8007276:	2500      	movne	r5, #0
 8007278:	6833      	ldreq	r3, [r6, #0]
 800727a:	f04f 0600 	mov.w	r6, #0
 800727e:	bf08      	it	eq
 8007280:	68e5      	ldreq	r5, [r4, #12]
 8007282:	f104 041a 	add.w	r4, r4, #26
 8007286:	bf08      	it	eq
 8007288:	1aed      	subeq	r5, r5, r3
 800728a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800728e:	bf08      	it	eq
 8007290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007294:	4293      	cmp	r3, r2
 8007296:	bfc4      	itt	gt
 8007298:	1a9b      	subgt	r3, r3, r2
 800729a:	18ed      	addgt	r5, r5, r3
 800729c:	42b5      	cmp	r5, r6
 800729e:	d11a      	bne.n	80072d6 <_printf_common+0xd2>
 80072a0:	2000      	movs	r0, #0
 80072a2:	e008      	b.n	80072b6 <_printf_common+0xb2>
 80072a4:	2301      	movs	r3, #1
 80072a6:	4652      	mov	r2, sl
 80072a8:	4641      	mov	r1, r8
 80072aa:	4638      	mov	r0, r7
 80072ac:	47c8      	blx	r9
 80072ae:	3001      	adds	r0, #1
 80072b0:	d103      	bne.n	80072ba <_printf_common+0xb6>
 80072b2:	f04f 30ff 	mov.w	r0, #4294967295
 80072b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ba:	3501      	adds	r5, #1
 80072bc:	e7c1      	b.n	8007242 <_printf_common+0x3e>
 80072be:	2030      	movs	r0, #48	@ 0x30
 80072c0:	18e1      	adds	r1, r4, r3
 80072c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072c6:	1c5a      	adds	r2, r3, #1
 80072c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072cc:	4422      	add	r2, r4
 80072ce:	3302      	adds	r3, #2
 80072d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072d4:	e7c2      	b.n	800725c <_printf_common+0x58>
 80072d6:	2301      	movs	r3, #1
 80072d8:	4622      	mov	r2, r4
 80072da:	4641      	mov	r1, r8
 80072dc:	4638      	mov	r0, r7
 80072de:	47c8      	blx	r9
 80072e0:	3001      	adds	r0, #1
 80072e2:	d0e6      	beq.n	80072b2 <_printf_common+0xae>
 80072e4:	3601      	adds	r6, #1
 80072e6:	e7d9      	b.n	800729c <_printf_common+0x98>

080072e8 <_printf_i>:
 80072e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072ec:	7e0f      	ldrb	r7, [r1, #24]
 80072ee:	4691      	mov	r9, r2
 80072f0:	2f78      	cmp	r7, #120	@ 0x78
 80072f2:	4680      	mov	r8, r0
 80072f4:	460c      	mov	r4, r1
 80072f6:	469a      	mov	sl, r3
 80072f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072fe:	d807      	bhi.n	8007310 <_printf_i+0x28>
 8007300:	2f62      	cmp	r7, #98	@ 0x62
 8007302:	d80a      	bhi.n	800731a <_printf_i+0x32>
 8007304:	2f00      	cmp	r7, #0
 8007306:	f000 80d3 	beq.w	80074b0 <_printf_i+0x1c8>
 800730a:	2f58      	cmp	r7, #88	@ 0x58
 800730c:	f000 80ba 	beq.w	8007484 <_printf_i+0x19c>
 8007310:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007314:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007318:	e03a      	b.n	8007390 <_printf_i+0xa8>
 800731a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800731e:	2b15      	cmp	r3, #21
 8007320:	d8f6      	bhi.n	8007310 <_printf_i+0x28>
 8007322:	a101      	add	r1, pc, #4	@ (adr r1, 8007328 <_printf_i+0x40>)
 8007324:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007328:	08007381 	.word	0x08007381
 800732c:	08007395 	.word	0x08007395
 8007330:	08007311 	.word	0x08007311
 8007334:	08007311 	.word	0x08007311
 8007338:	08007311 	.word	0x08007311
 800733c:	08007311 	.word	0x08007311
 8007340:	08007395 	.word	0x08007395
 8007344:	08007311 	.word	0x08007311
 8007348:	08007311 	.word	0x08007311
 800734c:	08007311 	.word	0x08007311
 8007350:	08007311 	.word	0x08007311
 8007354:	08007497 	.word	0x08007497
 8007358:	080073bf 	.word	0x080073bf
 800735c:	08007451 	.word	0x08007451
 8007360:	08007311 	.word	0x08007311
 8007364:	08007311 	.word	0x08007311
 8007368:	080074b9 	.word	0x080074b9
 800736c:	08007311 	.word	0x08007311
 8007370:	080073bf 	.word	0x080073bf
 8007374:	08007311 	.word	0x08007311
 8007378:	08007311 	.word	0x08007311
 800737c:	08007459 	.word	0x08007459
 8007380:	6833      	ldr	r3, [r6, #0]
 8007382:	1d1a      	adds	r2, r3, #4
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	6032      	str	r2, [r6, #0]
 8007388:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800738c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007390:	2301      	movs	r3, #1
 8007392:	e09e      	b.n	80074d2 <_printf_i+0x1ea>
 8007394:	6833      	ldr	r3, [r6, #0]
 8007396:	6820      	ldr	r0, [r4, #0]
 8007398:	1d19      	adds	r1, r3, #4
 800739a:	6031      	str	r1, [r6, #0]
 800739c:	0606      	lsls	r6, r0, #24
 800739e:	d501      	bpl.n	80073a4 <_printf_i+0xbc>
 80073a0:	681d      	ldr	r5, [r3, #0]
 80073a2:	e003      	b.n	80073ac <_printf_i+0xc4>
 80073a4:	0645      	lsls	r5, r0, #25
 80073a6:	d5fb      	bpl.n	80073a0 <_printf_i+0xb8>
 80073a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073ac:	2d00      	cmp	r5, #0
 80073ae:	da03      	bge.n	80073b8 <_printf_i+0xd0>
 80073b0:	232d      	movs	r3, #45	@ 0x2d
 80073b2:	426d      	negs	r5, r5
 80073b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073b8:	230a      	movs	r3, #10
 80073ba:	4859      	ldr	r0, [pc, #356]	@ (8007520 <_printf_i+0x238>)
 80073bc:	e011      	b.n	80073e2 <_printf_i+0xfa>
 80073be:	6821      	ldr	r1, [r4, #0]
 80073c0:	6833      	ldr	r3, [r6, #0]
 80073c2:	0608      	lsls	r0, r1, #24
 80073c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80073c8:	d402      	bmi.n	80073d0 <_printf_i+0xe8>
 80073ca:	0649      	lsls	r1, r1, #25
 80073cc:	bf48      	it	mi
 80073ce:	b2ad      	uxthmi	r5, r5
 80073d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80073d2:	6033      	str	r3, [r6, #0]
 80073d4:	bf14      	ite	ne
 80073d6:	230a      	movne	r3, #10
 80073d8:	2308      	moveq	r3, #8
 80073da:	4851      	ldr	r0, [pc, #324]	@ (8007520 <_printf_i+0x238>)
 80073dc:	2100      	movs	r1, #0
 80073de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073e2:	6866      	ldr	r6, [r4, #4]
 80073e4:	2e00      	cmp	r6, #0
 80073e6:	bfa8      	it	ge
 80073e8:	6821      	ldrge	r1, [r4, #0]
 80073ea:	60a6      	str	r6, [r4, #8]
 80073ec:	bfa4      	itt	ge
 80073ee:	f021 0104 	bicge.w	r1, r1, #4
 80073f2:	6021      	strge	r1, [r4, #0]
 80073f4:	b90d      	cbnz	r5, 80073fa <_printf_i+0x112>
 80073f6:	2e00      	cmp	r6, #0
 80073f8:	d04b      	beq.n	8007492 <_printf_i+0x1aa>
 80073fa:	4616      	mov	r6, r2
 80073fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007400:	fb03 5711 	mls	r7, r3, r1, r5
 8007404:	5dc7      	ldrb	r7, [r0, r7]
 8007406:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800740a:	462f      	mov	r7, r5
 800740c:	42bb      	cmp	r3, r7
 800740e:	460d      	mov	r5, r1
 8007410:	d9f4      	bls.n	80073fc <_printf_i+0x114>
 8007412:	2b08      	cmp	r3, #8
 8007414:	d10b      	bne.n	800742e <_printf_i+0x146>
 8007416:	6823      	ldr	r3, [r4, #0]
 8007418:	07df      	lsls	r7, r3, #31
 800741a:	d508      	bpl.n	800742e <_printf_i+0x146>
 800741c:	6923      	ldr	r3, [r4, #16]
 800741e:	6861      	ldr	r1, [r4, #4]
 8007420:	4299      	cmp	r1, r3
 8007422:	bfde      	ittt	le
 8007424:	2330      	movle	r3, #48	@ 0x30
 8007426:	f806 3c01 	strble.w	r3, [r6, #-1]
 800742a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800742e:	1b92      	subs	r2, r2, r6
 8007430:	6122      	str	r2, [r4, #16]
 8007432:	464b      	mov	r3, r9
 8007434:	4621      	mov	r1, r4
 8007436:	4640      	mov	r0, r8
 8007438:	f8cd a000 	str.w	sl, [sp]
 800743c:	aa03      	add	r2, sp, #12
 800743e:	f7ff fee1 	bl	8007204 <_printf_common>
 8007442:	3001      	adds	r0, #1
 8007444:	d14a      	bne.n	80074dc <_printf_i+0x1f4>
 8007446:	f04f 30ff 	mov.w	r0, #4294967295
 800744a:	b004      	add	sp, #16
 800744c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007450:	6823      	ldr	r3, [r4, #0]
 8007452:	f043 0320 	orr.w	r3, r3, #32
 8007456:	6023      	str	r3, [r4, #0]
 8007458:	2778      	movs	r7, #120	@ 0x78
 800745a:	4832      	ldr	r0, [pc, #200]	@ (8007524 <_printf_i+0x23c>)
 800745c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	6831      	ldr	r1, [r6, #0]
 8007464:	061f      	lsls	r7, r3, #24
 8007466:	f851 5b04 	ldr.w	r5, [r1], #4
 800746a:	d402      	bmi.n	8007472 <_printf_i+0x18a>
 800746c:	065f      	lsls	r7, r3, #25
 800746e:	bf48      	it	mi
 8007470:	b2ad      	uxthmi	r5, r5
 8007472:	6031      	str	r1, [r6, #0]
 8007474:	07d9      	lsls	r1, r3, #31
 8007476:	bf44      	itt	mi
 8007478:	f043 0320 	orrmi.w	r3, r3, #32
 800747c:	6023      	strmi	r3, [r4, #0]
 800747e:	b11d      	cbz	r5, 8007488 <_printf_i+0x1a0>
 8007480:	2310      	movs	r3, #16
 8007482:	e7ab      	b.n	80073dc <_printf_i+0xf4>
 8007484:	4826      	ldr	r0, [pc, #152]	@ (8007520 <_printf_i+0x238>)
 8007486:	e7e9      	b.n	800745c <_printf_i+0x174>
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	f023 0320 	bic.w	r3, r3, #32
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	e7f6      	b.n	8007480 <_printf_i+0x198>
 8007492:	4616      	mov	r6, r2
 8007494:	e7bd      	b.n	8007412 <_printf_i+0x12a>
 8007496:	6833      	ldr	r3, [r6, #0]
 8007498:	6825      	ldr	r5, [r4, #0]
 800749a:	1d18      	adds	r0, r3, #4
 800749c:	6961      	ldr	r1, [r4, #20]
 800749e:	6030      	str	r0, [r6, #0]
 80074a0:	062e      	lsls	r6, r5, #24
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	d501      	bpl.n	80074aa <_printf_i+0x1c2>
 80074a6:	6019      	str	r1, [r3, #0]
 80074a8:	e002      	b.n	80074b0 <_printf_i+0x1c8>
 80074aa:	0668      	lsls	r0, r5, #25
 80074ac:	d5fb      	bpl.n	80074a6 <_printf_i+0x1be>
 80074ae:	8019      	strh	r1, [r3, #0]
 80074b0:	2300      	movs	r3, #0
 80074b2:	4616      	mov	r6, r2
 80074b4:	6123      	str	r3, [r4, #16]
 80074b6:	e7bc      	b.n	8007432 <_printf_i+0x14a>
 80074b8:	6833      	ldr	r3, [r6, #0]
 80074ba:	2100      	movs	r1, #0
 80074bc:	1d1a      	adds	r2, r3, #4
 80074be:	6032      	str	r2, [r6, #0]
 80074c0:	681e      	ldr	r6, [r3, #0]
 80074c2:	6862      	ldr	r2, [r4, #4]
 80074c4:	4630      	mov	r0, r6
 80074c6:	f000 fbf6 	bl	8007cb6 <memchr>
 80074ca:	b108      	cbz	r0, 80074d0 <_printf_i+0x1e8>
 80074cc:	1b80      	subs	r0, r0, r6
 80074ce:	6060      	str	r0, [r4, #4]
 80074d0:	6863      	ldr	r3, [r4, #4]
 80074d2:	6123      	str	r3, [r4, #16]
 80074d4:	2300      	movs	r3, #0
 80074d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074da:	e7aa      	b.n	8007432 <_printf_i+0x14a>
 80074dc:	4632      	mov	r2, r6
 80074de:	4649      	mov	r1, r9
 80074e0:	4640      	mov	r0, r8
 80074e2:	6923      	ldr	r3, [r4, #16]
 80074e4:	47d0      	blx	sl
 80074e6:	3001      	adds	r0, #1
 80074e8:	d0ad      	beq.n	8007446 <_printf_i+0x15e>
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	079b      	lsls	r3, r3, #30
 80074ee:	d413      	bmi.n	8007518 <_printf_i+0x230>
 80074f0:	68e0      	ldr	r0, [r4, #12]
 80074f2:	9b03      	ldr	r3, [sp, #12]
 80074f4:	4298      	cmp	r0, r3
 80074f6:	bfb8      	it	lt
 80074f8:	4618      	movlt	r0, r3
 80074fa:	e7a6      	b.n	800744a <_printf_i+0x162>
 80074fc:	2301      	movs	r3, #1
 80074fe:	4632      	mov	r2, r6
 8007500:	4649      	mov	r1, r9
 8007502:	4640      	mov	r0, r8
 8007504:	47d0      	blx	sl
 8007506:	3001      	adds	r0, #1
 8007508:	d09d      	beq.n	8007446 <_printf_i+0x15e>
 800750a:	3501      	adds	r5, #1
 800750c:	68e3      	ldr	r3, [r4, #12]
 800750e:	9903      	ldr	r1, [sp, #12]
 8007510:	1a5b      	subs	r3, r3, r1
 8007512:	42ab      	cmp	r3, r5
 8007514:	dcf2      	bgt.n	80074fc <_printf_i+0x214>
 8007516:	e7eb      	b.n	80074f0 <_printf_i+0x208>
 8007518:	2500      	movs	r5, #0
 800751a:	f104 0619 	add.w	r6, r4, #25
 800751e:	e7f5      	b.n	800750c <_printf_i+0x224>
 8007520:	0800bba0 	.word	0x0800bba0
 8007524:	0800bbb1 	.word	0x0800bbb1

08007528 <_scanf_float>:
 8007528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	b087      	sub	sp, #28
 800752e:	9303      	str	r3, [sp, #12]
 8007530:	688b      	ldr	r3, [r1, #8]
 8007532:	4617      	mov	r7, r2
 8007534:	1e5a      	subs	r2, r3, #1
 8007536:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800753a:	bf82      	ittt	hi
 800753c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007540:	eb03 0b05 	addhi.w	fp, r3, r5
 8007544:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007548:	460a      	mov	r2, r1
 800754a:	f04f 0500 	mov.w	r5, #0
 800754e:	bf88      	it	hi
 8007550:	608b      	strhi	r3, [r1, #8]
 8007552:	680b      	ldr	r3, [r1, #0]
 8007554:	4680      	mov	r8, r0
 8007556:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800755a:	f842 3b1c 	str.w	r3, [r2], #28
 800755e:	460c      	mov	r4, r1
 8007560:	bf98      	it	ls
 8007562:	f04f 0b00 	movls.w	fp, #0
 8007566:	4616      	mov	r6, r2
 8007568:	46aa      	mov	sl, r5
 800756a:	46a9      	mov	r9, r5
 800756c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007570:	9201      	str	r2, [sp, #4]
 8007572:	9502      	str	r5, [sp, #8]
 8007574:	68a2      	ldr	r2, [r4, #8]
 8007576:	b152      	cbz	r2, 800758e <_scanf_float+0x66>
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	2b4e      	cmp	r3, #78	@ 0x4e
 800757e:	d865      	bhi.n	800764c <_scanf_float+0x124>
 8007580:	2b40      	cmp	r3, #64	@ 0x40
 8007582:	d83d      	bhi.n	8007600 <_scanf_float+0xd8>
 8007584:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007588:	b2c8      	uxtb	r0, r1
 800758a:	280e      	cmp	r0, #14
 800758c:	d93b      	bls.n	8007606 <_scanf_float+0xde>
 800758e:	f1b9 0f00 	cmp.w	r9, #0
 8007592:	d003      	beq.n	800759c <_scanf_float+0x74>
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800759a:	6023      	str	r3, [r4, #0]
 800759c:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075a0:	f1ba 0f01 	cmp.w	sl, #1
 80075a4:	f200 8118 	bhi.w	80077d8 <_scanf_float+0x2b0>
 80075a8:	9b01      	ldr	r3, [sp, #4]
 80075aa:	429e      	cmp	r6, r3
 80075ac:	f200 8109 	bhi.w	80077c2 <_scanf_float+0x29a>
 80075b0:	2001      	movs	r0, #1
 80075b2:	b007      	add	sp, #28
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80075bc:	2a0d      	cmp	r2, #13
 80075be:	d8e6      	bhi.n	800758e <_scanf_float+0x66>
 80075c0:	a101      	add	r1, pc, #4	@ (adr r1, 80075c8 <_scanf_float+0xa0>)
 80075c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075c6:	bf00      	nop
 80075c8:	0800770f 	.word	0x0800770f
 80075cc:	0800758f 	.word	0x0800758f
 80075d0:	0800758f 	.word	0x0800758f
 80075d4:	0800758f 	.word	0x0800758f
 80075d8:	0800776f 	.word	0x0800776f
 80075dc:	08007747 	.word	0x08007747
 80075e0:	0800758f 	.word	0x0800758f
 80075e4:	0800758f 	.word	0x0800758f
 80075e8:	0800771d 	.word	0x0800771d
 80075ec:	0800758f 	.word	0x0800758f
 80075f0:	0800758f 	.word	0x0800758f
 80075f4:	0800758f 	.word	0x0800758f
 80075f8:	0800758f 	.word	0x0800758f
 80075fc:	080076d5 	.word	0x080076d5
 8007600:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007604:	e7da      	b.n	80075bc <_scanf_float+0x94>
 8007606:	290e      	cmp	r1, #14
 8007608:	d8c1      	bhi.n	800758e <_scanf_float+0x66>
 800760a:	a001      	add	r0, pc, #4	@ (adr r0, 8007610 <_scanf_float+0xe8>)
 800760c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007610:	080076c5 	.word	0x080076c5
 8007614:	0800758f 	.word	0x0800758f
 8007618:	080076c5 	.word	0x080076c5
 800761c:	0800775b 	.word	0x0800775b
 8007620:	0800758f 	.word	0x0800758f
 8007624:	0800766d 	.word	0x0800766d
 8007628:	080076ab 	.word	0x080076ab
 800762c:	080076ab 	.word	0x080076ab
 8007630:	080076ab 	.word	0x080076ab
 8007634:	080076ab 	.word	0x080076ab
 8007638:	080076ab 	.word	0x080076ab
 800763c:	080076ab 	.word	0x080076ab
 8007640:	080076ab 	.word	0x080076ab
 8007644:	080076ab 	.word	0x080076ab
 8007648:	080076ab 	.word	0x080076ab
 800764c:	2b6e      	cmp	r3, #110	@ 0x6e
 800764e:	d809      	bhi.n	8007664 <_scanf_float+0x13c>
 8007650:	2b60      	cmp	r3, #96	@ 0x60
 8007652:	d8b1      	bhi.n	80075b8 <_scanf_float+0x90>
 8007654:	2b54      	cmp	r3, #84	@ 0x54
 8007656:	d07b      	beq.n	8007750 <_scanf_float+0x228>
 8007658:	2b59      	cmp	r3, #89	@ 0x59
 800765a:	d198      	bne.n	800758e <_scanf_float+0x66>
 800765c:	2d07      	cmp	r5, #7
 800765e:	d196      	bne.n	800758e <_scanf_float+0x66>
 8007660:	2508      	movs	r5, #8
 8007662:	e02c      	b.n	80076be <_scanf_float+0x196>
 8007664:	2b74      	cmp	r3, #116	@ 0x74
 8007666:	d073      	beq.n	8007750 <_scanf_float+0x228>
 8007668:	2b79      	cmp	r3, #121	@ 0x79
 800766a:	e7f6      	b.n	800765a <_scanf_float+0x132>
 800766c:	6821      	ldr	r1, [r4, #0]
 800766e:	05c8      	lsls	r0, r1, #23
 8007670:	d51b      	bpl.n	80076aa <_scanf_float+0x182>
 8007672:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007676:	6021      	str	r1, [r4, #0]
 8007678:	f109 0901 	add.w	r9, r9, #1
 800767c:	f1bb 0f00 	cmp.w	fp, #0
 8007680:	d003      	beq.n	800768a <_scanf_float+0x162>
 8007682:	3201      	adds	r2, #1
 8007684:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007688:	60a2      	str	r2, [r4, #8]
 800768a:	68a3      	ldr	r3, [r4, #8]
 800768c:	3b01      	subs	r3, #1
 800768e:	60a3      	str	r3, [r4, #8]
 8007690:	6923      	ldr	r3, [r4, #16]
 8007692:	3301      	adds	r3, #1
 8007694:	6123      	str	r3, [r4, #16]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	3b01      	subs	r3, #1
 800769a:	2b00      	cmp	r3, #0
 800769c:	607b      	str	r3, [r7, #4]
 800769e:	f340 8087 	ble.w	80077b0 <_scanf_float+0x288>
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	3301      	adds	r3, #1
 80076a6:	603b      	str	r3, [r7, #0]
 80076a8:	e764      	b.n	8007574 <_scanf_float+0x4c>
 80076aa:	eb1a 0105 	adds.w	r1, sl, r5
 80076ae:	f47f af6e 	bne.w	800758e <_scanf_float+0x66>
 80076b2:	460d      	mov	r5, r1
 80076b4:	468a      	mov	sl, r1
 80076b6:	6822      	ldr	r2, [r4, #0]
 80076b8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80076bc:	6022      	str	r2, [r4, #0]
 80076be:	f806 3b01 	strb.w	r3, [r6], #1
 80076c2:	e7e2      	b.n	800768a <_scanf_float+0x162>
 80076c4:	6822      	ldr	r2, [r4, #0]
 80076c6:	0610      	lsls	r0, r2, #24
 80076c8:	f57f af61 	bpl.w	800758e <_scanf_float+0x66>
 80076cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076d0:	6022      	str	r2, [r4, #0]
 80076d2:	e7f4      	b.n	80076be <_scanf_float+0x196>
 80076d4:	f1ba 0f00 	cmp.w	sl, #0
 80076d8:	d10e      	bne.n	80076f8 <_scanf_float+0x1d0>
 80076da:	f1b9 0f00 	cmp.w	r9, #0
 80076de:	d10e      	bne.n	80076fe <_scanf_float+0x1d6>
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80076e6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80076ea:	d108      	bne.n	80076fe <_scanf_float+0x1d6>
 80076ec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80076f0:	f04f 0a01 	mov.w	sl, #1
 80076f4:	6022      	str	r2, [r4, #0]
 80076f6:	e7e2      	b.n	80076be <_scanf_float+0x196>
 80076f8:	f1ba 0f02 	cmp.w	sl, #2
 80076fc:	d055      	beq.n	80077aa <_scanf_float+0x282>
 80076fe:	2d01      	cmp	r5, #1
 8007700:	d002      	beq.n	8007708 <_scanf_float+0x1e0>
 8007702:	2d04      	cmp	r5, #4
 8007704:	f47f af43 	bne.w	800758e <_scanf_float+0x66>
 8007708:	3501      	adds	r5, #1
 800770a:	b2ed      	uxtb	r5, r5
 800770c:	e7d7      	b.n	80076be <_scanf_float+0x196>
 800770e:	f1ba 0f01 	cmp.w	sl, #1
 8007712:	f47f af3c 	bne.w	800758e <_scanf_float+0x66>
 8007716:	f04f 0a02 	mov.w	sl, #2
 800771a:	e7d0      	b.n	80076be <_scanf_float+0x196>
 800771c:	b97d      	cbnz	r5, 800773e <_scanf_float+0x216>
 800771e:	f1b9 0f00 	cmp.w	r9, #0
 8007722:	f47f af37 	bne.w	8007594 <_scanf_float+0x6c>
 8007726:	6822      	ldr	r2, [r4, #0]
 8007728:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800772c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007730:	f040 8103 	bne.w	800793a <_scanf_float+0x412>
 8007734:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007738:	2501      	movs	r5, #1
 800773a:	6022      	str	r2, [r4, #0]
 800773c:	e7bf      	b.n	80076be <_scanf_float+0x196>
 800773e:	2d03      	cmp	r5, #3
 8007740:	d0e2      	beq.n	8007708 <_scanf_float+0x1e0>
 8007742:	2d05      	cmp	r5, #5
 8007744:	e7de      	b.n	8007704 <_scanf_float+0x1dc>
 8007746:	2d02      	cmp	r5, #2
 8007748:	f47f af21 	bne.w	800758e <_scanf_float+0x66>
 800774c:	2503      	movs	r5, #3
 800774e:	e7b6      	b.n	80076be <_scanf_float+0x196>
 8007750:	2d06      	cmp	r5, #6
 8007752:	f47f af1c 	bne.w	800758e <_scanf_float+0x66>
 8007756:	2507      	movs	r5, #7
 8007758:	e7b1      	b.n	80076be <_scanf_float+0x196>
 800775a:	6822      	ldr	r2, [r4, #0]
 800775c:	0591      	lsls	r1, r2, #22
 800775e:	f57f af16 	bpl.w	800758e <_scanf_float+0x66>
 8007762:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007766:	6022      	str	r2, [r4, #0]
 8007768:	f8cd 9008 	str.w	r9, [sp, #8]
 800776c:	e7a7      	b.n	80076be <_scanf_float+0x196>
 800776e:	6822      	ldr	r2, [r4, #0]
 8007770:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007774:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007778:	d006      	beq.n	8007788 <_scanf_float+0x260>
 800777a:	0550      	lsls	r0, r2, #21
 800777c:	f57f af07 	bpl.w	800758e <_scanf_float+0x66>
 8007780:	f1b9 0f00 	cmp.w	r9, #0
 8007784:	f000 80d9 	beq.w	800793a <_scanf_float+0x412>
 8007788:	0591      	lsls	r1, r2, #22
 800778a:	bf58      	it	pl
 800778c:	9902      	ldrpl	r1, [sp, #8]
 800778e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007792:	bf58      	it	pl
 8007794:	eba9 0101 	subpl.w	r1, r9, r1
 8007798:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800779c:	f04f 0900 	mov.w	r9, #0
 80077a0:	bf58      	it	pl
 80077a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80077a6:	6022      	str	r2, [r4, #0]
 80077a8:	e789      	b.n	80076be <_scanf_float+0x196>
 80077aa:	f04f 0a03 	mov.w	sl, #3
 80077ae:	e786      	b.n	80076be <_scanf_float+0x196>
 80077b0:	4639      	mov	r1, r7
 80077b2:	4640      	mov	r0, r8
 80077b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80077b8:	4798      	blx	r3
 80077ba:	2800      	cmp	r0, #0
 80077bc:	f43f aeda 	beq.w	8007574 <_scanf_float+0x4c>
 80077c0:	e6e5      	b.n	800758e <_scanf_float+0x66>
 80077c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077c6:	463a      	mov	r2, r7
 80077c8:	4640      	mov	r0, r8
 80077ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077ce:	4798      	blx	r3
 80077d0:	6923      	ldr	r3, [r4, #16]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	6123      	str	r3, [r4, #16]
 80077d6:	e6e7      	b.n	80075a8 <_scanf_float+0x80>
 80077d8:	1e6b      	subs	r3, r5, #1
 80077da:	2b06      	cmp	r3, #6
 80077dc:	d824      	bhi.n	8007828 <_scanf_float+0x300>
 80077de:	2d02      	cmp	r5, #2
 80077e0:	d836      	bhi.n	8007850 <_scanf_float+0x328>
 80077e2:	9b01      	ldr	r3, [sp, #4]
 80077e4:	429e      	cmp	r6, r3
 80077e6:	f67f aee3 	bls.w	80075b0 <_scanf_float+0x88>
 80077ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077ee:	463a      	mov	r2, r7
 80077f0:	4640      	mov	r0, r8
 80077f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077f6:	4798      	blx	r3
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	3b01      	subs	r3, #1
 80077fc:	6123      	str	r3, [r4, #16]
 80077fe:	e7f0      	b.n	80077e2 <_scanf_float+0x2ba>
 8007800:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007804:	463a      	mov	r2, r7
 8007806:	4640      	mov	r0, r8
 8007808:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800780c:	4798      	blx	r3
 800780e:	6923      	ldr	r3, [r4, #16]
 8007810:	3b01      	subs	r3, #1
 8007812:	6123      	str	r3, [r4, #16]
 8007814:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007818:	fa5f fa8a 	uxtb.w	sl, sl
 800781c:	f1ba 0f02 	cmp.w	sl, #2
 8007820:	d1ee      	bne.n	8007800 <_scanf_float+0x2d8>
 8007822:	3d03      	subs	r5, #3
 8007824:	b2ed      	uxtb	r5, r5
 8007826:	1b76      	subs	r6, r6, r5
 8007828:	6823      	ldr	r3, [r4, #0]
 800782a:	05da      	lsls	r2, r3, #23
 800782c:	d530      	bpl.n	8007890 <_scanf_float+0x368>
 800782e:	055b      	lsls	r3, r3, #21
 8007830:	d511      	bpl.n	8007856 <_scanf_float+0x32e>
 8007832:	9b01      	ldr	r3, [sp, #4]
 8007834:	429e      	cmp	r6, r3
 8007836:	f67f aebb 	bls.w	80075b0 <_scanf_float+0x88>
 800783a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800783e:	463a      	mov	r2, r7
 8007840:	4640      	mov	r0, r8
 8007842:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007846:	4798      	blx	r3
 8007848:	6923      	ldr	r3, [r4, #16]
 800784a:	3b01      	subs	r3, #1
 800784c:	6123      	str	r3, [r4, #16]
 800784e:	e7f0      	b.n	8007832 <_scanf_float+0x30a>
 8007850:	46aa      	mov	sl, r5
 8007852:	46b3      	mov	fp, r6
 8007854:	e7de      	b.n	8007814 <_scanf_float+0x2ec>
 8007856:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800785a:	6923      	ldr	r3, [r4, #16]
 800785c:	2965      	cmp	r1, #101	@ 0x65
 800785e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007862:	f106 35ff 	add.w	r5, r6, #4294967295
 8007866:	6123      	str	r3, [r4, #16]
 8007868:	d00c      	beq.n	8007884 <_scanf_float+0x35c>
 800786a:	2945      	cmp	r1, #69	@ 0x45
 800786c:	d00a      	beq.n	8007884 <_scanf_float+0x35c>
 800786e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007872:	463a      	mov	r2, r7
 8007874:	4640      	mov	r0, r8
 8007876:	4798      	blx	r3
 8007878:	6923      	ldr	r3, [r4, #16]
 800787a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800787e:	3b01      	subs	r3, #1
 8007880:	1eb5      	subs	r5, r6, #2
 8007882:	6123      	str	r3, [r4, #16]
 8007884:	463a      	mov	r2, r7
 8007886:	4640      	mov	r0, r8
 8007888:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800788c:	4798      	blx	r3
 800788e:	462e      	mov	r6, r5
 8007890:	6822      	ldr	r2, [r4, #0]
 8007892:	f012 0210 	ands.w	r2, r2, #16
 8007896:	d001      	beq.n	800789c <_scanf_float+0x374>
 8007898:	2000      	movs	r0, #0
 800789a:	e68a      	b.n	80075b2 <_scanf_float+0x8a>
 800789c:	7032      	strb	r2, [r6, #0]
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078a8:	d11c      	bne.n	80078e4 <_scanf_float+0x3bc>
 80078aa:	9b02      	ldr	r3, [sp, #8]
 80078ac:	454b      	cmp	r3, r9
 80078ae:	eba3 0209 	sub.w	r2, r3, r9
 80078b2:	d123      	bne.n	80078fc <_scanf_float+0x3d4>
 80078b4:	2200      	movs	r2, #0
 80078b6:	4640      	mov	r0, r8
 80078b8:	9901      	ldr	r1, [sp, #4]
 80078ba:	f002 fc0d 	bl	800a0d8 <_strtod_r>
 80078be:	9b03      	ldr	r3, [sp, #12]
 80078c0:	6825      	ldr	r5, [r4, #0]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f015 0f02 	tst.w	r5, #2
 80078c8:	4606      	mov	r6, r0
 80078ca:	460f      	mov	r7, r1
 80078cc:	f103 0204 	add.w	r2, r3, #4
 80078d0:	d01f      	beq.n	8007912 <_scanf_float+0x3ea>
 80078d2:	9903      	ldr	r1, [sp, #12]
 80078d4:	600a      	str	r2, [r1, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	e9c3 6700 	strd	r6, r7, [r3]
 80078dc:	68e3      	ldr	r3, [r4, #12]
 80078de:	3301      	adds	r3, #1
 80078e0:	60e3      	str	r3, [r4, #12]
 80078e2:	e7d9      	b.n	8007898 <_scanf_float+0x370>
 80078e4:	9b04      	ldr	r3, [sp, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0e4      	beq.n	80078b4 <_scanf_float+0x38c>
 80078ea:	9905      	ldr	r1, [sp, #20]
 80078ec:	230a      	movs	r3, #10
 80078ee:	4640      	mov	r0, r8
 80078f0:	3101      	adds	r1, #1
 80078f2:	f002 fc71 	bl	800a1d8 <_strtol_r>
 80078f6:	9b04      	ldr	r3, [sp, #16]
 80078f8:	9e05      	ldr	r6, [sp, #20]
 80078fa:	1ac2      	subs	r2, r0, r3
 80078fc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007900:	429e      	cmp	r6, r3
 8007902:	bf28      	it	cs
 8007904:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007908:	4630      	mov	r0, r6
 800790a:	490d      	ldr	r1, [pc, #52]	@ (8007940 <_scanf_float+0x418>)
 800790c:	f000 f8de 	bl	8007acc <siprintf>
 8007910:	e7d0      	b.n	80078b4 <_scanf_float+0x38c>
 8007912:	076d      	lsls	r5, r5, #29
 8007914:	d4dd      	bmi.n	80078d2 <_scanf_float+0x3aa>
 8007916:	9d03      	ldr	r5, [sp, #12]
 8007918:	602a      	str	r2, [r5, #0]
 800791a:	681d      	ldr	r5, [r3, #0]
 800791c:	4602      	mov	r2, r0
 800791e:	460b      	mov	r3, r1
 8007920:	f7f9 f874 	bl	8000a0c <__aeabi_dcmpun>
 8007924:	b120      	cbz	r0, 8007930 <_scanf_float+0x408>
 8007926:	4807      	ldr	r0, [pc, #28]	@ (8007944 <_scanf_float+0x41c>)
 8007928:	f000 f9e2 	bl	8007cf0 <nanf>
 800792c:	6028      	str	r0, [r5, #0]
 800792e:	e7d5      	b.n	80078dc <_scanf_float+0x3b4>
 8007930:	4630      	mov	r0, r6
 8007932:	4639      	mov	r1, r7
 8007934:	f7f9 f8c8 	bl	8000ac8 <__aeabi_d2f>
 8007938:	e7f8      	b.n	800792c <_scanf_float+0x404>
 800793a:	f04f 0900 	mov.w	r9, #0
 800793e:	e62d      	b.n	800759c <_scanf_float+0x74>
 8007940:	0800bbc2 	.word	0x0800bbc2
 8007944:	0800bf5d 	.word	0x0800bf5d

08007948 <std>:
 8007948:	2300      	movs	r3, #0
 800794a:	b510      	push	{r4, lr}
 800794c:	4604      	mov	r4, r0
 800794e:	e9c0 3300 	strd	r3, r3, [r0]
 8007952:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007956:	6083      	str	r3, [r0, #8]
 8007958:	8181      	strh	r1, [r0, #12]
 800795a:	6643      	str	r3, [r0, #100]	@ 0x64
 800795c:	81c2      	strh	r2, [r0, #14]
 800795e:	6183      	str	r3, [r0, #24]
 8007960:	4619      	mov	r1, r3
 8007962:	2208      	movs	r2, #8
 8007964:	305c      	adds	r0, #92	@ 0x5c
 8007966:	f000 f914 	bl	8007b92 <memset>
 800796a:	4b0d      	ldr	r3, [pc, #52]	@ (80079a0 <std+0x58>)
 800796c:	6224      	str	r4, [r4, #32]
 800796e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007970:	4b0c      	ldr	r3, [pc, #48]	@ (80079a4 <std+0x5c>)
 8007972:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007974:	4b0c      	ldr	r3, [pc, #48]	@ (80079a8 <std+0x60>)
 8007976:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007978:	4b0c      	ldr	r3, [pc, #48]	@ (80079ac <std+0x64>)
 800797a:	6323      	str	r3, [r4, #48]	@ 0x30
 800797c:	4b0c      	ldr	r3, [pc, #48]	@ (80079b0 <std+0x68>)
 800797e:	429c      	cmp	r4, r3
 8007980:	d006      	beq.n	8007990 <std+0x48>
 8007982:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007986:	4294      	cmp	r4, r2
 8007988:	d002      	beq.n	8007990 <std+0x48>
 800798a:	33d0      	adds	r3, #208	@ 0xd0
 800798c:	429c      	cmp	r4, r3
 800798e:	d105      	bne.n	800799c <std+0x54>
 8007990:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007998:	f000 b98a 	b.w	8007cb0 <__retarget_lock_init_recursive>
 800799c:	bd10      	pop	{r4, pc}
 800799e:	bf00      	nop
 80079a0:	08007b0d 	.word	0x08007b0d
 80079a4:	08007b2f 	.word	0x08007b2f
 80079a8:	08007b67 	.word	0x08007b67
 80079ac:	08007b8b 	.word	0x08007b8b
 80079b0:	20000478 	.word	0x20000478

080079b4 <stdio_exit_handler>:
 80079b4:	4a02      	ldr	r2, [pc, #8]	@ (80079c0 <stdio_exit_handler+0xc>)
 80079b6:	4903      	ldr	r1, [pc, #12]	@ (80079c4 <stdio_exit_handler+0x10>)
 80079b8:	4803      	ldr	r0, [pc, #12]	@ (80079c8 <stdio_exit_handler+0x14>)
 80079ba:	f000 b869 	b.w	8007a90 <_fwalk_sglue>
 80079be:	bf00      	nop
 80079c0:	2000000c 	.word	0x2000000c
 80079c4:	0800a58d 	.word	0x0800a58d
 80079c8:	2000001c 	.word	0x2000001c

080079cc <cleanup_stdio>:
 80079cc:	6841      	ldr	r1, [r0, #4]
 80079ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007a00 <cleanup_stdio+0x34>)
 80079d0:	b510      	push	{r4, lr}
 80079d2:	4299      	cmp	r1, r3
 80079d4:	4604      	mov	r4, r0
 80079d6:	d001      	beq.n	80079dc <cleanup_stdio+0x10>
 80079d8:	f002 fdd8 	bl	800a58c <_fflush_r>
 80079dc:	68a1      	ldr	r1, [r4, #8]
 80079de:	4b09      	ldr	r3, [pc, #36]	@ (8007a04 <cleanup_stdio+0x38>)
 80079e0:	4299      	cmp	r1, r3
 80079e2:	d002      	beq.n	80079ea <cleanup_stdio+0x1e>
 80079e4:	4620      	mov	r0, r4
 80079e6:	f002 fdd1 	bl	800a58c <_fflush_r>
 80079ea:	68e1      	ldr	r1, [r4, #12]
 80079ec:	4b06      	ldr	r3, [pc, #24]	@ (8007a08 <cleanup_stdio+0x3c>)
 80079ee:	4299      	cmp	r1, r3
 80079f0:	d004      	beq.n	80079fc <cleanup_stdio+0x30>
 80079f2:	4620      	mov	r0, r4
 80079f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079f8:	f002 bdc8 	b.w	800a58c <_fflush_r>
 80079fc:	bd10      	pop	{r4, pc}
 80079fe:	bf00      	nop
 8007a00:	20000478 	.word	0x20000478
 8007a04:	200004e0 	.word	0x200004e0
 8007a08:	20000548 	.word	0x20000548

08007a0c <global_stdio_init.part.0>:
 8007a0c:	b510      	push	{r4, lr}
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a3c <global_stdio_init.part.0+0x30>)
 8007a10:	4c0b      	ldr	r4, [pc, #44]	@ (8007a40 <global_stdio_init.part.0+0x34>)
 8007a12:	4a0c      	ldr	r2, [pc, #48]	@ (8007a44 <global_stdio_init.part.0+0x38>)
 8007a14:	4620      	mov	r0, r4
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	2104      	movs	r1, #4
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f7ff ff94 	bl	8007948 <std>
 8007a20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a24:	2201      	movs	r2, #1
 8007a26:	2109      	movs	r1, #9
 8007a28:	f7ff ff8e 	bl	8007948 <std>
 8007a2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a30:	2202      	movs	r2, #2
 8007a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a36:	2112      	movs	r1, #18
 8007a38:	f7ff bf86 	b.w	8007948 <std>
 8007a3c:	200005b0 	.word	0x200005b0
 8007a40:	20000478 	.word	0x20000478
 8007a44:	080079b5 	.word	0x080079b5

08007a48 <__sfp_lock_acquire>:
 8007a48:	4801      	ldr	r0, [pc, #4]	@ (8007a50 <__sfp_lock_acquire+0x8>)
 8007a4a:	f000 b932 	b.w	8007cb2 <__retarget_lock_acquire_recursive>
 8007a4e:	bf00      	nop
 8007a50:	200005b9 	.word	0x200005b9

08007a54 <__sfp_lock_release>:
 8007a54:	4801      	ldr	r0, [pc, #4]	@ (8007a5c <__sfp_lock_release+0x8>)
 8007a56:	f000 b92d 	b.w	8007cb4 <__retarget_lock_release_recursive>
 8007a5a:	bf00      	nop
 8007a5c:	200005b9 	.word	0x200005b9

08007a60 <__sinit>:
 8007a60:	b510      	push	{r4, lr}
 8007a62:	4604      	mov	r4, r0
 8007a64:	f7ff fff0 	bl	8007a48 <__sfp_lock_acquire>
 8007a68:	6a23      	ldr	r3, [r4, #32]
 8007a6a:	b11b      	cbz	r3, 8007a74 <__sinit+0x14>
 8007a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a70:	f7ff bff0 	b.w	8007a54 <__sfp_lock_release>
 8007a74:	4b04      	ldr	r3, [pc, #16]	@ (8007a88 <__sinit+0x28>)
 8007a76:	6223      	str	r3, [r4, #32]
 8007a78:	4b04      	ldr	r3, [pc, #16]	@ (8007a8c <__sinit+0x2c>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1f5      	bne.n	8007a6c <__sinit+0xc>
 8007a80:	f7ff ffc4 	bl	8007a0c <global_stdio_init.part.0>
 8007a84:	e7f2      	b.n	8007a6c <__sinit+0xc>
 8007a86:	bf00      	nop
 8007a88:	080079cd 	.word	0x080079cd
 8007a8c:	200005b0 	.word	0x200005b0

08007a90 <_fwalk_sglue>:
 8007a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a94:	4607      	mov	r7, r0
 8007a96:	4688      	mov	r8, r1
 8007a98:	4614      	mov	r4, r2
 8007a9a:	2600      	movs	r6, #0
 8007a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8007aa4:	d505      	bpl.n	8007ab2 <_fwalk_sglue+0x22>
 8007aa6:	6824      	ldr	r4, [r4, #0]
 8007aa8:	2c00      	cmp	r4, #0
 8007aaa:	d1f7      	bne.n	8007a9c <_fwalk_sglue+0xc>
 8007aac:	4630      	mov	r0, r6
 8007aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d907      	bls.n	8007ac8 <_fwalk_sglue+0x38>
 8007ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007abc:	3301      	adds	r3, #1
 8007abe:	d003      	beq.n	8007ac8 <_fwalk_sglue+0x38>
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	4638      	mov	r0, r7
 8007ac4:	47c0      	blx	r8
 8007ac6:	4306      	orrs	r6, r0
 8007ac8:	3568      	adds	r5, #104	@ 0x68
 8007aca:	e7e9      	b.n	8007aa0 <_fwalk_sglue+0x10>

08007acc <siprintf>:
 8007acc:	b40e      	push	{r1, r2, r3}
 8007ace:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ad2:	b500      	push	{lr}
 8007ad4:	b09c      	sub	sp, #112	@ 0x70
 8007ad6:	ab1d      	add	r3, sp, #116	@ 0x74
 8007ad8:	9002      	str	r0, [sp, #8]
 8007ada:	9006      	str	r0, [sp, #24]
 8007adc:	9107      	str	r1, [sp, #28]
 8007ade:	9104      	str	r1, [sp, #16]
 8007ae0:	4808      	ldr	r0, [pc, #32]	@ (8007b04 <siprintf+0x38>)
 8007ae2:	4909      	ldr	r1, [pc, #36]	@ (8007b08 <siprintf+0x3c>)
 8007ae4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae8:	9105      	str	r1, [sp, #20]
 8007aea:	6800      	ldr	r0, [r0, #0]
 8007aec:	a902      	add	r1, sp, #8
 8007aee:	9301      	str	r3, [sp, #4]
 8007af0:	f002 fbd0 	bl	800a294 <_svfiprintf_r>
 8007af4:	2200      	movs	r2, #0
 8007af6:	9b02      	ldr	r3, [sp, #8]
 8007af8:	701a      	strb	r2, [r3, #0]
 8007afa:	b01c      	add	sp, #112	@ 0x70
 8007afc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b00:	b003      	add	sp, #12
 8007b02:	4770      	bx	lr
 8007b04:	20000018 	.word	0x20000018
 8007b08:	ffff0208 	.word	0xffff0208

08007b0c <__sread>:
 8007b0c:	b510      	push	{r4, lr}
 8007b0e:	460c      	mov	r4, r1
 8007b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b14:	f000 f87e 	bl	8007c14 <_read_r>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	bfab      	itete	ge
 8007b1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b20:	181b      	addge	r3, r3, r0
 8007b22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b26:	bfac      	ite	ge
 8007b28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b2a:	81a3      	strhlt	r3, [r4, #12]
 8007b2c:	bd10      	pop	{r4, pc}

08007b2e <__swrite>:
 8007b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	461f      	mov	r7, r3
 8007b34:	898b      	ldrh	r3, [r1, #12]
 8007b36:	4605      	mov	r5, r0
 8007b38:	05db      	lsls	r3, r3, #23
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	d505      	bpl.n	8007b4c <__swrite+0x1e>
 8007b40:	2302      	movs	r3, #2
 8007b42:	2200      	movs	r2, #0
 8007b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b48:	f000 f852 	bl	8007bf0 <_lseek_r>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	4632      	mov	r2, r6
 8007b50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b54:	81a3      	strh	r3, [r4, #12]
 8007b56:	4628      	mov	r0, r5
 8007b58:	463b      	mov	r3, r7
 8007b5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	f000 b869 	b.w	8007c38 <_write_r>

08007b66 <__sseek>:
 8007b66:	b510      	push	{r4, lr}
 8007b68:	460c      	mov	r4, r1
 8007b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b6e:	f000 f83f 	bl	8007bf0 <_lseek_r>
 8007b72:	1c43      	adds	r3, r0, #1
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	bf15      	itete	ne
 8007b78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b82:	81a3      	strheq	r3, [r4, #12]
 8007b84:	bf18      	it	ne
 8007b86:	81a3      	strhne	r3, [r4, #12]
 8007b88:	bd10      	pop	{r4, pc}

08007b8a <__sclose>:
 8007b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8e:	f000 b81f 	b.w	8007bd0 <_close_r>

08007b92 <memset>:
 8007b92:	4603      	mov	r3, r0
 8007b94:	4402      	add	r2, r0
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d100      	bne.n	8007b9c <memset+0xa>
 8007b9a:	4770      	bx	lr
 8007b9c:	f803 1b01 	strb.w	r1, [r3], #1
 8007ba0:	e7f9      	b.n	8007b96 <memset+0x4>

08007ba2 <strncmp>:
 8007ba2:	b510      	push	{r4, lr}
 8007ba4:	b16a      	cbz	r2, 8007bc2 <strncmp+0x20>
 8007ba6:	3901      	subs	r1, #1
 8007ba8:	1884      	adds	r4, r0, r2
 8007baa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d103      	bne.n	8007bbe <strncmp+0x1c>
 8007bb6:	42a0      	cmp	r0, r4
 8007bb8:	d001      	beq.n	8007bbe <strncmp+0x1c>
 8007bba:	2a00      	cmp	r2, #0
 8007bbc:	d1f5      	bne.n	8007baa <strncmp+0x8>
 8007bbe:	1ad0      	subs	r0, r2, r3
 8007bc0:	bd10      	pop	{r4, pc}
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	e7fc      	b.n	8007bc0 <strncmp+0x1e>
	...

08007bc8 <_localeconv_r>:
 8007bc8:	4800      	ldr	r0, [pc, #0]	@ (8007bcc <_localeconv_r+0x4>)
 8007bca:	4770      	bx	lr
 8007bcc:	20000158 	.word	0x20000158

08007bd0 <_close_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	4d05      	ldr	r5, [pc, #20]	@ (8007bec <_close_r+0x1c>)
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	4608      	mov	r0, r1
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	f7fb fa19 	bl	8003012 <_close>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_close_r+0x1a>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_close_r+0x1a>
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	200005b4 	.word	0x200005b4

08007bf0 <_lseek_r>:
 8007bf0:	b538      	push	{r3, r4, r5, lr}
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	4608      	mov	r0, r1
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	4d05      	ldr	r5, [pc, #20]	@ (8007c10 <_lseek_r+0x20>)
 8007bfc:	602a      	str	r2, [r5, #0]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	f7fb fa2b 	bl	800305a <_lseek>
 8007c04:	1c43      	adds	r3, r0, #1
 8007c06:	d102      	bne.n	8007c0e <_lseek_r+0x1e>
 8007c08:	682b      	ldr	r3, [r5, #0]
 8007c0a:	b103      	cbz	r3, 8007c0e <_lseek_r+0x1e>
 8007c0c:	6023      	str	r3, [r4, #0]
 8007c0e:	bd38      	pop	{r3, r4, r5, pc}
 8007c10:	200005b4 	.word	0x200005b4

08007c14 <_read_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	4604      	mov	r4, r0
 8007c18:	4608      	mov	r0, r1
 8007c1a:	4611      	mov	r1, r2
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	4d05      	ldr	r5, [pc, #20]	@ (8007c34 <_read_r+0x20>)
 8007c20:	602a      	str	r2, [r5, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	f7fb f9bc 	bl	8002fa0 <_read>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d102      	bne.n	8007c32 <_read_r+0x1e>
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	b103      	cbz	r3, 8007c32 <_read_r+0x1e>
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	200005b4 	.word	0x200005b4

08007c38 <_write_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	4608      	mov	r0, r1
 8007c3e:	4611      	mov	r1, r2
 8007c40:	2200      	movs	r2, #0
 8007c42:	4d05      	ldr	r5, [pc, #20]	@ (8007c58 <_write_r+0x20>)
 8007c44:	602a      	str	r2, [r5, #0]
 8007c46:	461a      	mov	r2, r3
 8007c48:	f7fb f9c7 	bl	8002fda <_write>
 8007c4c:	1c43      	adds	r3, r0, #1
 8007c4e:	d102      	bne.n	8007c56 <_write_r+0x1e>
 8007c50:	682b      	ldr	r3, [r5, #0]
 8007c52:	b103      	cbz	r3, 8007c56 <_write_r+0x1e>
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	bd38      	pop	{r3, r4, r5, pc}
 8007c58:	200005b4 	.word	0x200005b4

08007c5c <__errno>:
 8007c5c:	4b01      	ldr	r3, [pc, #4]	@ (8007c64 <__errno+0x8>)
 8007c5e:	6818      	ldr	r0, [r3, #0]
 8007c60:	4770      	bx	lr
 8007c62:	bf00      	nop
 8007c64:	20000018 	.word	0x20000018

08007c68 <__libc_init_array>:
 8007c68:	b570      	push	{r4, r5, r6, lr}
 8007c6a:	2600      	movs	r6, #0
 8007c6c:	4d0c      	ldr	r5, [pc, #48]	@ (8007ca0 <__libc_init_array+0x38>)
 8007c6e:	4c0d      	ldr	r4, [pc, #52]	@ (8007ca4 <__libc_init_array+0x3c>)
 8007c70:	1b64      	subs	r4, r4, r5
 8007c72:	10a4      	asrs	r4, r4, #2
 8007c74:	42a6      	cmp	r6, r4
 8007c76:	d109      	bne.n	8007c8c <__libc_init_array+0x24>
 8007c78:	f003 fb54 	bl	800b324 <_init>
 8007c7c:	2600      	movs	r6, #0
 8007c7e:	4d0a      	ldr	r5, [pc, #40]	@ (8007ca8 <__libc_init_array+0x40>)
 8007c80:	4c0a      	ldr	r4, [pc, #40]	@ (8007cac <__libc_init_array+0x44>)
 8007c82:	1b64      	subs	r4, r4, r5
 8007c84:	10a4      	asrs	r4, r4, #2
 8007c86:	42a6      	cmp	r6, r4
 8007c88:	d105      	bne.n	8007c96 <__libc_init_array+0x2e>
 8007c8a:	bd70      	pop	{r4, r5, r6, pc}
 8007c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c90:	4798      	blx	r3
 8007c92:	3601      	adds	r6, #1
 8007c94:	e7ee      	b.n	8007c74 <__libc_init_array+0xc>
 8007c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c9a:	4798      	blx	r3
 8007c9c:	3601      	adds	r6, #1
 8007c9e:	e7f2      	b.n	8007c86 <__libc_init_array+0x1e>
 8007ca0:	0800bfc8 	.word	0x0800bfc8
 8007ca4:	0800bfc8 	.word	0x0800bfc8
 8007ca8:	0800bfc8 	.word	0x0800bfc8
 8007cac:	0800bfcc 	.word	0x0800bfcc

08007cb0 <__retarget_lock_init_recursive>:
 8007cb0:	4770      	bx	lr

08007cb2 <__retarget_lock_acquire_recursive>:
 8007cb2:	4770      	bx	lr

08007cb4 <__retarget_lock_release_recursive>:
 8007cb4:	4770      	bx	lr

08007cb6 <memchr>:
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	b2c9      	uxtb	r1, r1
 8007cbc:	4402      	add	r2, r0
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	d101      	bne.n	8007cc8 <memchr+0x12>
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	e003      	b.n	8007cd0 <memchr+0x1a>
 8007cc8:	7804      	ldrb	r4, [r0, #0]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	428c      	cmp	r4, r1
 8007cce:	d1f6      	bne.n	8007cbe <memchr+0x8>
 8007cd0:	bd10      	pop	{r4, pc}

08007cd2 <memcpy>:
 8007cd2:	440a      	add	r2, r1
 8007cd4:	4291      	cmp	r1, r2
 8007cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cda:	d100      	bne.n	8007cde <memcpy+0xc>
 8007cdc:	4770      	bx	lr
 8007cde:	b510      	push	{r4, lr}
 8007ce0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ce4:	4291      	cmp	r1, r2
 8007ce6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cea:	d1f9      	bne.n	8007ce0 <memcpy+0xe>
 8007cec:	bd10      	pop	{r4, pc}
	...

08007cf0 <nanf>:
 8007cf0:	4800      	ldr	r0, [pc, #0]	@ (8007cf4 <nanf+0x4>)
 8007cf2:	4770      	bx	lr
 8007cf4:	7fc00000 	.word	0x7fc00000

08007cf8 <quorem>:
 8007cf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	6903      	ldr	r3, [r0, #16]
 8007cfe:	690c      	ldr	r4, [r1, #16]
 8007d00:	4607      	mov	r7, r0
 8007d02:	42a3      	cmp	r3, r4
 8007d04:	db7e      	blt.n	8007e04 <quorem+0x10c>
 8007d06:	3c01      	subs	r4, #1
 8007d08:	00a3      	lsls	r3, r4, #2
 8007d0a:	f100 0514 	add.w	r5, r0, #20
 8007d0e:	f101 0814 	add.w	r8, r1, #20
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d18:	9301      	str	r3, [sp, #4]
 8007d1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d22:	3301      	adds	r3, #1
 8007d24:	429a      	cmp	r2, r3
 8007d26:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d2e:	d32e      	bcc.n	8007d8e <quorem+0x96>
 8007d30:	f04f 0a00 	mov.w	sl, #0
 8007d34:	46c4      	mov	ip, r8
 8007d36:	46ae      	mov	lr, r5
 8007d38:	46d3      	mov	fp, sl
 8007d3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d3e:	b298      	uxth	r0, r3
 8007d40:	fb06 a000 	mla	r0, r6, r0, sl
 8007d44:	0c1b      	lsrs	r3, r3, #16
 8007d46:	0c02      	lsrs	r2, r0, #16
 8007d48:	fb06 2303 	mla	r3, r6, r3, r2
 8007d4c:	f8de 2000 	ldr.w	r2, [lr]
 8007d50:	b280      	uxth	r0, r0
 8007d52:	b292      	uxth	r2, r2
 8007d54:	1a12      	subs	r2, r2, r0
 8007d56:	445a      	add	r2, fp
 8007d58:	f8de 0000 	ldr.w	r0, [lr]
 8007d5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d6a:	b292      	uxth	r2, r2
 8007d6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d70:	45e1      	cmp	r9, ip
 8007d72:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d76:	f84e 2b04 	str.w	r2, [lr], #4
 8007d7a:	d2de      	bcs.n	8007d3a <quorem+0x42>
 8007d7c:	9b00      	ldr	r3, [sp, #0]
 8007d7e:	58eb      	ldr	r3, [r5, r3]
 8007d80:	b92b      	cbnz	r3, 8007d8e <quorem+0x96>
 8007d82:	9b01      	ldr	r3, [sp, #4]
 8007d84:	3b04      	subs	r3, #4
 8007d86:	429d      	cmp	r5, r3
 8007d88:	461a      	mov	r2, r3
 8007d8a:	d32f      	bcc.n	8007dec <quorem+0xf4>
 8007d8c:	613c      	str	r4, [r7, #16]
 8007d8e:	4638      	mov	r0, r7
 8007d90:	f001 f9c2 	bl	8009118 <__mcmp>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	db25      	blt.n	8007de4 <quorem+0xec>
 8007d98:	4629      	mov	r1, r5
 8007d9a:	2000      	movs	r0, #0
 8007d9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007da0:	f8d1 c000 	ldr.w	ip, [r1]
 8007da4:	fa1f fe82 	uxth.w	lr, r2
 8007da8:	fa1f f38c 	uxth.w	r3, ip
 8007dac:	eba3 030e 	sub.w	r3, r3, lr
 8007db0:	4403      	add	r3, r0
 8007db2:	0c12      	lsrs	r2, r2, #16
 8007db4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007db8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dc2:	45c1      	cmp	r9, r8
 8007dc4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007dc8:	f841 3b04 	str.w	r3, [r1], #4
 8007dcc:	d2e6      	bcs.n	8007d9c <quorem+0xa4>
 8007dce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dd6:	b922      	cbnz	r2, 8007de2 <quorem+0xea>
 8007dd8:	3b04      	subs	r3, #4
 8007dda:	429d      	cmp	r5, r3
 8007ddc:	461a      	mov	r2, r3
 8007dde:	d30b      	bcc.n	8007df8 <quorem+0x100>
 8007de0:	613c      	str	r4, [r7, #16]
 8007de2:	3601      	adds	r6, #1
 8007de4:	4630      	mov	r0, r6
 8007de6:	b003      	add	sp, #12
 8007de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dec:	6812      	ldr	r2, [r2, #0]
 8007dee:	3b04      	subs	r3, #4
 8007df0:	2a00      	cmp	r2, #0
 8007df2:	d1cb      	bne.n	8007d8c <quorem+0x94>
 8007df4:	3c01      	subs	r4, #1
 8007df6:	e7c6      	b.n	8007d86 <quorem+0x8e>
 8007df8:	6812      	ldr	r2, [r2, #0]
 8007dfa:	3b04      	subs	r3, #4
 8007dfc:	2a00      	cmp	r2, #0
 8007dfe:	d1ef      	bne.n	8007de0 <quorem+0xe8>
 8007e00:	3c01      	subs	r4, #1
 8007e02:	e7ea      	b.n	8007dda <quorem+0xe2>
 8007e04:	2000      	movs	r0, #0
 8007e06:	e7ee      	b.n	8007de6 <quorem+0xee>

08007e08 <_dtoa_r>:
 8007e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	4614      	mov	r4, r2
 8007e0e:	461d      	mov	r5, r3
 8007e10:	69c7      	ldr	r7, [r0, #28]
 8007e12:	b097      	sub	sp, #92	@ 0x5c
 8007e14:	4683      	mov	fp, r0
 8007e16:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007e1a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007e1c:	b97f      	cbnz	r7, 8007e3e <_dtoa_r+0x36>
 8007e1e:	2010      	movs	r0, #16
 8007e20:	f000 fe02 	bl	8008a28 <malloc>
 8007e24:	4602      	mov	r2, r0
 8007e26:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e2a:	b920      	cbnz	r0, 8007e36 <_dtoa_r+0x2e>
 8007e2c:	21ef      	movs	r1, #239	@ 0xef
 8007e2e:	4ba8      	ldr	r3, [pc, #672]	@ (80080d0 <_dtoa_r+0x2c8>)
 8007e30:	48a8      	ldr	r0, [pc, #672]	@ (80080d4 <_dtoa_r+0x2cc>)
 8007e32:	f002 fc03 	bl	800a63c <__assert_func>
 8007e36:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e3a:	6007      	str	r7, [r0, #0]
 8007e3c:	60c7      	str	r7, [r0, #12]
 8007e3e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e42:	6819      	ldr	r1, [r3, #0]
 8007e44:	b159      	cbz	r1, 8007e5e <_dtoa_r+0x56>
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	2301      	movs	r3, #1
 8007e4a:	4093      	lsls	r3, r2
 8007e4c:	604a      	str	r2, [r1, #4]
 8007e4e:	608b      	str	r3, [r1, #8]
 8007e50:	4658      	mov	r0, fp
 8007e52:	f000 fedf 	bl	8008c14 <_Bfree>
 8007e56:	2200      	movs	r2, #0
 8007e58:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e5c:	601a      	str	r2, [r3, #0]
 8007e5e:	1e2b      	subs	r3, r5, #0
 8007e60:	bfaf      	iteee	ge
 8007e62:	2300      	movge	r3, #0
 8007e64:	2201      	movlt	r2, #1
 8007e66:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e6a:	9303      	strlt	r3, [sp, #12]
 8007e6c:	bfa8      	it	ge
 8007e6e:	6033      	strge	r3, [r6, #0]
 8007e70:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007e74:	4b98      	ldr	r3, [pc, #608]	@ (80080d8 <_dtoa_r+0x2d0>)
 8007e76:	bfb8      	it	lt
 8007e78:	6032      	strlt	r2, [r6, #0]
 8007e7a:	ea33 0308 	bics.w	r3, r3, r8
 8007e7e:	d112      	bne.n	8007ea6 <_dtoa_r+0x9e>
 8007e80:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e84:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007e8c:	4323      	orrs	r3, r4
 8007e8e:	f000 8550 	beq.w	8008932 <_dtoa_r+0xb2a>
 8007e92:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e94:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80080dc <_dtoa_r+0x2d4>
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 8552 	beq.w	8008942 <_dtoa_r+0xb3a>
 8007e9e:	f10a 0303 	add.w	r3, sl, #3
 8007ea2:	f000 bd4c 	b.w	800893e <_dtoa_r+0xb36>
 8007ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007eaa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007eae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	f7f8 fd77 	bl	80009a8 <__aeabi_dcmpeq>
 8007eba:	4607      	mov	r7, r0
 8007ebc:	b158      	cbz	r0, 8007ed6 <_dtoa_r+0xce>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007ec2:	6013      	str	r3, [r2, #0]
 8007ec4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ec6:	b113      	cbz	r3, 8007ece <_dtoa_r+0xc6>
 8007ec8:	4b85      	ldr	r3, [pc, #532]	@ (80080e0 <_dtoa_r+0x2d8>)
 8007eca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007ecc:	6013      	str	r3, [r2, #0]
 8007ece:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80080e4 <_dtoa_r+0x2dc>
 8007ed2:	f000 bd36 	b.w	8008942 <_dtoa_r+0xb3a>
 8007ed6:	ab14      	add	r3, sp, #80	@ 0x50
 8007ed8:	9301      	str	r3, [sp, #4]
 8007eda:	ab15      	add	r3, sp, #84	@ 0x54
 8007edc:	9300      	str	r3, [sp, #0]
 8007ede:	4658      	mov	r0, fp
 8007ee0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ee4:	f001 fa30 	bl	8009348 <__d2b>
 8007ee8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007eec:	4681      	mov	r9, r0
 8007eee:	2e00      	cmp	r6, #0
 8007ef0:	d077      	beq.n	8007fe2 <_dtoa_r+0x1da>
 8007ef2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ef8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f00:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007f04:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007f08:	9712      	str	r7, [sp, #72]	@ 0x48
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	4b76      	ldr	r3, [pc, #472]	@ (80080e8 <_dtoa_r+0x2e0>)
 8007f10:	f7f8 f92a 	bl	8000168 <__aeabi_dsub>
 8007f14:	a368      	add	r3, pc, #416	@ (adr r3, 80080b8 <_dtoa_r+0x2b0>)
 8007f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1a:	f7f8 fadd 	bl	80004d8 <__aeabi_dmul>
 8007f1e:	a368      	add	r3, pc, #416	@ (adr r3, 80080c0 <_dtoa_r+0x2b8>)
 8007f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f24:	f7f8 f922 	bl	800016c <__adddf3>
 8007f28:	4604      	mov	r4, r0
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	460d      	mov	r5, r1
 8007f2e:	f7f8 fa69 	bl	8000404 <__aeabi_i2d>
 8007f32:	a365      	add	r3, pc, #404	@ (adr r3, 80080c8 <_dtoa_r+0x2c0>)
 8007f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f38:	f7f8 face 	bl	80004d8 <__aeabi_dmul>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4620      	mov	r0, r4
 8007f42:	4629      	mov	r1, r5
 8007f44:	f7f8 f912 	bl	800016c <__adddf3>
 8007f48:	4604      	mov	r4, r0
 8007f4a:	460d      	mov	r5, r1
 8007f4c:	f7f8 fd74 	bl	8000a38 <__aeabi_d2iz>
 8007f50:	2200      	movs	r2, #0
 8007f52:	4607      	mov	r7, r0
 8007f54:	2300      	movs	r3, #0
 8007f56:	4620      	mov	r0, r4
 8007f58:	4629      	mov	r1, r5
 8007f5a:	f7f8 fd2f 	bl	80009bc <__aeabi_dcmplt>
 8007f5e:	b140      	cbz	r0, 8007f72 <_dtoa_r+0x16a>
 8007f60:	4638      	mov	r0, r7
 8007f62:	f7f8 fa4f 	bl	8000404 <__aeabi_i2d>
 8007f66:	4622      	mov	r2, r4
 8007f68:	462b      	mov	r3, r5
 8007f6a:	f7f8 fd1d 	bl	80009a8 <__aeabi_dcmpeq>
 8007f6e:	b900      	cbnz	r0, 8007f72 <_dtoa_r+0x16a>
 8007f70:	3f01      	subs	r7, #1
 8007f72:	2f16      	cmp	r7, #22
 8007f74:	d853      	bhi.n	800801e <_dtoa_r+0x216>
 8007f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f7a:	4b5c      	ldr	r3, [pc, #368]	@ (80080ec <_dtoa_r+0x2e4>)
 8007f7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	f7f8 fd1a 	bl	80009bc <__aeabi_dcmplt>
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	d04a      	beq.n	8008022 <_dtoa_r+0x21a>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	3f01      	subs	r7, #1
 8007f90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f94:	1b9b      	subs	r3, r3, r6
 8007f96:	1e5a      	subs	r2, r3, #1
 8007f98:	bf46      	itte	mi
 8007f9a:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f9e:	2300      	movmi	r3, #0
 8007fa0:	f04f 0800 	movpl.w	r8, #0
 8007fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fa6:	bf48      	it	mi
 8007fa8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007faa:	2f00      	cmp	r7, #0
 8007fac:	db3b      	blt.n	8008026 <_dtoa_r+0x21e>
 8007fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb0:	970e      	str	r7, [sp, #56]	@ 0x38
 8007fb2:	443b      	add	r3, r7
 8007fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fbc:	2b09      	cmp	r3, #9
 8007fbe:	d866      	bhi.n	800808e <_dtoa_r+0x286>
 8007fc0:	2b05      	cmp	r3, #5
 8007fc2:	bfc4      	itt	gt
 8007fc4:	3b04      	subgt	r3, #4
 8007fc6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007fc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fca:	bfc8      	it	gt
 8007fcc:	2400      	movgt	r4, #0
 8007fce:	f1a3 0302 	sub.w	r3, r3, #2
 8007fd2:	bfd8      	it	le
 8007fd4:	2401      	movle	r4, #1
 8007fd6:	2b03      	cmp	r3, #3
 8007fd8:	d864      	bhi.n	80080a4 <_dtoa_r+0x29c>
 8007fda:	e8df f003 	tbb	[pc, r3]
 8007fde:	382b      	.short	0x382b
 8007fe0:	5636      	.short	0x5636
 8007fe2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007fe6:	441e      	add	r6, r3
 8007fe8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fec:	2b20      	cmp	r3, #32
 8007fee:	bfc1      	itttt	gt
 8007ff0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ff4:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ff8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ffc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008000:	bfd6      	itet	le
 8008002:	f1c3 0320 	rsble	r3, r3, #32
 8008006:	ea48 0003 	orrgt.w	r0, r8, r3
 800800a:	fa04 f003 	lslle.w	r0, r4, r3
 800800e:	f7f8 f9e9 	bl	80003e4 <__aeabi_ui2d>
 8008012:	2201      	movs	r2, #1
 8008014:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008018:	3e01      	subs	r6, #1
 800801a:	9212      	str	r2, [sp, #72]	@ 0x48
 800801c:	e775      	b.n	8007f0a <_dtoa_r+0x102>
 800801e:	2301      	movs	r3, #1
 8008020:	e7b6      	b.n	8007f90 <_dtoa_r+0x188>
 8008022:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008024:	e7b5      	b.n	8007f92 <_dtoa_r+0x18a>
 8008026:	427b      	negs	r3, r7
 8008028:	930a      	str	r3, [sp, #40]	@ 0x28
 800802a:	2300      	movs	r3, #0
 800802c:	eba8 0807 	sub.w	r8, r8, r7
 8008030:	930e      	str	r3, [sp, #56]	@ 0x38
 8008032:	e7c2      	b.n	8007fba <_dtoa_r+0x1b2>
 8008034:	2300      	movs	r3, #0
 8008036:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008038:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800803a:	2b00      	cmp	r3, #0
 800803c:	dc35      	bgt.n	80080aa <_dtoa_r+0x2a2>
 800803e:	2301      	movs	r3, #1
 8008040:	461a      	mov	r2, r3
 8008042:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008046:	9221      	str	r2, [sp, #132]	@ 0x84
 8008048:	e00b      	b.n	8008062 <_dtoa_r+0x25a>
 800804a:	2301      	movs	r3, #1
 800804c:	e7f3      	b.n	8008036 <_dtoa_r+0x22e>
 800804e:	2300      	movs	r3, #0
 8008050:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008052:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008054:	18fb      	adds	r3, r7, r3
 8008056:	9308      	str	r3, [sp, #32]
 8008058:	3301      	adds	r3, #1
 800805a:	2b01      	cmp	r3, #1
 800805c:	9307      	str	r3, [sp, #28]
 800805e:	bfb8      	it	lt
 8008060:	2301      	movlt	r3, #1
 8008062:	2100      	movs	r1, #0
 8008064:	2204      	movs	r2, #4
 8008066:	f8db 001c 	ldr.w	r0, [fp, #28]
 800806a:	f102 0514 	add.w	r5, r2, #20
 800806e:	429d      	cmp	r5, r3
 8008070:	d91f      	bls.n	80080b2 <_dtoa_r+0x2aa>
 8008072:	6041      	str	r1, [r0, #4]
 8008074:	4658      	mov	r0, fp
 8008076:	f000 fd8d 	bl	8008b94 <_Balloc>
 800807a:	4682      	mov	sl, r0
 800807c:	2800      	cmp	r0, #0
 800807e:	d139      	bne.n	80080f4 <_dtoa_r+0x2ec>
 8008080:	4602      	mov	r2, r0
 8008082:	f240 11af 	movw	r1, #431	@ 0x1af
 8008086:	4b1a      	ldr	r3, [pc, #104]	@ (80080f0 <_dtoa_r+0x2e8>)
 8008088:	e6d2      	b.n	8007e30 <_dtoa_r+0x28>
 800808a:	2301      	movs	r3, #1
 800808c:	e7e0      	b.n	8008050 <_dtoa_r+0x248>
 800808e:	2401      	movs	r4, #1
 8008090:	2300      	movs	r3, #0
 8008092:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008094:	9320      	str	r3, [sp, #128]	@ 0x80
 8008096:	f04f 33ff 	mov.w	r3, #4294967295
 800809a:	2200      	movs	r2, #0
 800809c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80080a0:	2312      	movs	r3, #18
 80080a2:	e7d0      	b.n	8008046 <_dtoa_r+0x23e>
 80080a4:	2301      	movs	r3, #1
 80080a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080a8:	e7f5      	b.n	8008096 <_dtoa_r+0x28e>
 80080aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80080ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80080b0:	e7d7      	b.n	8008062 <_dtoa_r+0x25a>
 80080b2:	3101      	adds	r1, #1
 80080b4:	0052      	lsls	r2, r2, #1
 80080b6:	e7d8      	b.n	800806a <_dtoa_r+0x262>
 80080b8:	636f4361 	.word	0x636f4361
 80080bc:	3fd287a7 	.word	0x3fd287a7
 80080c0:	8b60c8b3 	.word	0x8b60c8b3
 80080c4:	3fc68a28 	.word	0x3fc68a28
 80080c8:	509f79fb 	.word	0x509f79fb
 80080cc:	3fd34413 	.word	0x3fd34413
 80080d0:	0800bbd4 	.word	0x0800bbd4
 80080d4:	0800bbeb 	.word	0x0800bbeb
 80080d8:	7ff00000 	.word	0x7ff00000
 80080dc:	0800bbd0 	.word	0x0800bbd0
 80080e0:	0800bb9f 	.word	0x0800bb9f
 80080e4:	0800bb9e 	.word	0x0800bb9e
 80080e8:	3ff80000 	.word	0x3ff80000
 80080ec:	0800bce8 	.word	0x0800bce8
 80080f0:	0800bc43 	.word	0x0800bc43
 80080f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080f8:	6018      	str	r0, [r3, #0]
 80080fa:	9b07      	ldr	r3, [sp, #28]
 80080fc:	2b0e      	cmp	r3, #14
 80080fe:	f200 80a4 	bhi.w	800824a <_dtoa_r+0x442>
 8008102:	2c00      	cmp	r4, #0
 8008104:	f000 80a1 	beq.w	800824a <_dtoa_r+0x442>
 8008108:	2f00      	cmp	r7, #0
 800810a:	dd33      	ble.n	8008174 <_dtoa_r+0x36c>
 800810c:	4b86      	ldr	r3, [pc, #536]	@ (8008328 <_dtoa_r+0x520>)
 800810e:	f007 020f 	and.w	r2, r7, #15
 8008112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008116:	05f8      	lsls	r0, r7, #23
 8008118:	e9d3 3400 	ldrd	r3, r4, [r3]
 800811c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008120:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008124:	d516      	bpl.n	8008154 <_dtoa_r+0x34c>
 8008126:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800812a:	4b80      	ldr	r3, [pc, #512]	@ (800832c <_dtoa_r+0x524>)
 800812c:	2603      	movs	r6, #3
 800812e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008132:	f7f8 fafb 	bl	800072c <__aeabi_ddiv>
 8008136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800813a:	f004 040f 	and.w	r4, r4, #15
 800813e:	4d7b      	ldr	r5, [pc, #492]	@ (800832c <_dtoa_r+0x524>)
 8008140:	b954      	cbnz	r4, 8008158 <_dtoa_r+0x350>
 8008142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800814a:	f7f8 faef 	bl	800072c <__aeabi_ddiv>
 800814e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008152:	e028      	b.n	80081a6 <_dtoa_r+0x39e>
 8008154:	2602      	movs	r6, #2
 8008156:	e7f2      	b.n	800813e <_dtoa_r+0x336>
 8008158:	07e1      	lsls	r1, r4, #31
 800815a:	d508      	bpl.n	800816e <_dtoa_r+0x366>
 800815c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008160:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008164:	f7f8 f9b8 	bl	80004d8 <__aeabi_dmul>
 8008168:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800816c:	3601      	adds	r6, #1
 800816e:	1064      	asrs	r4, r4, #1
 8008170:	3508      	adds	r5, #8
 8008172:	e7e5      	b.n	8008140 <_dtoa_r+0x338>
 8008174:	f000 80d2 	beq.w	800831c <_dtoa_r+0x514>
 8008178:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800817c:	427c      	negs	r4, r7
 800817e:	4b6a      	ldr	r3, [pc, #424]	@ (8008328 <_dtoa_r+0x520>)
 8008180:	f004 020f 	and.w	r2, r4, #15
 8008184:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818c:	f7f8 f9a4 	bl	80004d8 <__aeabi_dmul>
 8008190:	2602      	movs	r6, #2
 8008192:	2300      	movs	r3, #0
 8008194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008198:	4d64      	ldr	r5, [pc, #400]	@ (800832c <_dtoa_r+0x524>)
 800819a:	1124      	asrs	r4, r4, #4
 800819c:	2c00      	cmp	r4, #0
 800819e:	f040 80b2 	bne.w	8008306 <_dtoa_r+0x4fe>
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1d3      	bne.n	800814e <_dtoa_r+0x346>
 80081a6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80081aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	f000 80b7 	beq.w	8008320 <_dtoa_r+0x518>
 80081b2:	2200      	movs	r2, #0
 80081b4:	4620      	mov	r0, r4
 80081b6:	4629      	mov	r1, r5
 80081b8:	4b5d      	ldr	r3, [pc, #372]	@ (8008330 <_dtoa_r+0x528>)
 80081ba:	f7f8 fbff 	bl	80009bc <__aeabi_dcmplt>
 80081be:	2800      	cmp	r0, #0
 80081c0:	f000 80ae 	beq.w	8008320 <_dtoa_r+0x518>
 80081c4:	9b07      	ldr	r3, [sp, #28]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 80aa 	beq.w	8008320 <_dtoa_r+0x518>
 80081cc:	9b08      	ldr	r3, [sp, #32]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	dd37      	ble.n	8008242 <_dtoa_r+0x43a>
 80081d2:	1e7b      	subs	r3, r7, #1
 80081d4:	4620      	mov	r0, r4
 80081d6:	9304      	str	r3, [sp, #16]
 80081d8:	2200      	movs	r2, #0
 80081da:	4629      	mov	r1, r5
 80081dc:	4b55      	ldr	r3, [pc, #340]	@ (8008334 <_dtoa_r+0x52c>)
 80081de:	f7f8 f97b 	bl	80004d8 <__aeabi_dmul>
 80081e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081e6:	9c08      	ldr	r4, [sp, #32]
 80081e8:	3601      	adds	r6, #1
 80081ea:	4630      	mov	r0, r6
 80081ec:	f7f8 f90a 	bl	8000404 <__aeabi_i2d>
 80081f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081f4:	f7f8 f970 	bl	80004d8 <__aeabi_dmul>
 80081f8:	2200      	movs	r2, #0
 80081fa:	4b4f      	ldr	r3, [pc, #316]	@ (8008338 <_dtoa_r+0x530>)
 80081fc:	f7f7 ffb6 	bl	800016c <__adddf3>
 8008200:	4605      	mov	r5, r0
 8008202:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008206:	2c00      	cmp	r4, #0
 8008208:	f040 809a 	bne.w	8008340 <_dtoa_r+0x538>
 800820c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008210:	2200      	movs	r2, #0
 8008212:	4b4a      	ldr	r3, [pc, #296]	@ (800833c <_dtoa_r+0x534>)
 8008214:	f7f7 ffa8 	bl	8000168 <__aeabi_dsub>
 8008218:	4602      	mov	r2, r0
 800821a:	460b      	mov	r3, r1
 800821c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008220:	462a      	mov	r2, r5
 8008222:	4633      	mov	r3, r6
 8008224:	f7f8 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 8008228:	2800      	cmp	r0, #0
 800822a:	f040 828e 	bne.w	800874a <_dtoa_r+0x942>
 800822e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008232:	462a      	mov	r2, r5
 8008234:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008238:	f7f8 fbc0 	bl	80009bc <__aeabi_dcmplt>
 800823c:	2800      	cmp	r0, #0
 800823e:	f040 8127 	bne.w	8008490 <_dtoa_r+0x688>
 8008242:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008246:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800824a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800824c:	2b00      	cmp	r3, #0
 800824e:	f2c0 8163 	blt.w	8008518 <_dtoa_r+0x710>
 8008252:	2f0e      	cmp	r7, #14
 8008254:	f300 8160 	bgt.w	8008518 <_dtoa_r+0x710>
 8008258:	4b33      	ldr	r3, [pc, #204]	@ (8008328 <_dtoa_r+0x520>)
 800825a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800825e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008262:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008266:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008268:	2b00      	cmp	r3, #0
 800826a:	da03      	bge.n	8008274 <_dtoa_r+0x46c>
 800826c:	9b07      	ldr	r3, [sp, #28]
 800826e:	2b00      	cmp	r3, #0
 8008270:	f340 8100 	ble.w	8008474 <_dtoa_r+0x66c>
 8008274:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008278:	4656      	mov	r6, sl
 800827a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800827e:	4620      	mov	r0, r4
 8008280:	4629      	mov	r1, r5
 8008282:	f7f8 fa53 	bl	800072c <__aeabi_ddiv>
 8008286:	f7f8 fbd7 	bl	8000a38 <__aeabi_d2iz>
 800828a:	4680      	mov	r8, r0
 800828c:	f7f8 f8ba 	bl	8000404 <__aeabi_i2d>
 8008290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008294:	f7f8 f920 	bl	80004d8 <__aeabi_dmul>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4620      	mov	r0, r4
 800829e:	4629      	mov	r1, r5
 80082a0:	f7f7 ff62 	bl	8000168 <__aeabi_dsub>
 80082a4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80082a8:	9d07      	ldr	r5, [sp, #28]
 80082aa:	f806 4b01 	strb.w	r4, [r6], #1
 80082ae:	eba6 040a 	sub.w	r4, r6, sl
 80082b2:	42a5      	cmp	r5, r4
 80082b4:	4602      	mov	r2, r0
 80082b6:	460b      	mov	r3, r1
 80082b8:	f040 8116 	bne.w	80084e8 <_dtoa_r+0x6e0>
 80082bc:	f7f7 ff56 	bl	800016c <__adddf3>
 80082c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082c4:	4604      	mov	r4, r0
 80082c6:	460d      	mov	r5, r1
 80082c8:	f7f8 fb96 	bl	80009f8 <__aeabi_dcmpgt>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	f040 80f8 	bne.w	80084c2 <_dtoa_r+0x6ba>
 80082d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082d6:	4620      	mov	r0, r4
 80082d8:	4629      	mov	r1, r5
 80082da:	f7f8 fb65 	bl	80009a8 <__aeabi_dcmpeq>
 80082de:	b118      	cbz	r0, 80082e8 <_dtoa_r+0x4e0>
 80082e0:	f018 0f01 	tst.w	r8, #1
 80082e4:	f040 80ed 	bne.w	80084c2 <_dtoa_r+0x6ba>
 80082e8:	4649      	mov	r1, r9
 80082ea:	4658      	mov	r0, fp
 80082ec:	f000 fc92 	bl	8008c14 <_Bfree>
 80082f0:	2300      	movs	r3, #0
 80082f2:	7033      	strb	r3, [r6, #0]
 80082f4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082f6:	3701      	adds	r7, #1
 80082f8:	601f      	str	r7, [r3, #0]
 80082fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f000 8320 	beq.w	8008942 <_dtoa_r+0xb3a>
 8008302:	601e      	str	r6, [r3, #0]
 8008304:	e31d      	b.n	8008942 <_dtoa_r+0xb3a>
 8008306:	07e2      	lsls	r2, r4, #31
 8008308:	d505      	bpl.n	8008316 <_dtoa_r+0x50e>
 800830a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800830e:	f7f8 f8e3 	bl	80004d8 <__aeabi_dmul>
 8008312:	2301      	movs	r3, #1
 8008314:	3601      	adds	r6, #1
 8008316:	1064      	asrs	r4, r4, #1
 8008318:	3508      	adds	r5, #8
 800831a:	e73f      	b.n	800819c <_dtoa_r+0x394>
 800831c:	2602      	movs	r6, #2
 800831e:	e742      	b.n	80081a6 <_dtoa_r+0x39e>
 8008320:	9c07      	ldr	r4, [sp, #28]
 8008322:	9704      	str	r7, [sp, #16]
 8008324:	e761      	b.n	80081ea <_dtoa_r+0x3e2>
 8008326:	bf00      	nop
 8008328:	0800bce8 	.word	0x0800bce8
 800832c:	0800bcc0 	.word	0x0800bcc0
 8008330:	3ff00000 	.word	0x3ff00000
 8008334:	40240000 	.word	0x40240000
 8008338:	401c0000 	.word	0x401c0000
 800833c:	40140000 	.word	0x40140000
 8008340:	4b70      	ldr	r3, [pc, #448]	@ (8008504 <_dtoa_r+0x6fc>)
 8008342:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008344:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008348:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800834c:	4454      	add	r4, sl
 800834e:	2900      	cmp	r1, #0
 8008350:	d045      	beq.n	80083de <_dtoa_r+0x5d6>
 8008352:	2000      	movs	r0, #0
 8008354:	496c      	ldr	r1, [pc, #432]	@ (8008508 <_dtoa_r+0x700>)
 8008356:	f7f8 f9e9 	bl	800072c <__aeabi_ddiv>
 800835a:	4633      	mov	r3, r6
 800835c:	462a      	mov	r2, r5
 800835e:	f7f7 ff03 	bl	8000168 <__aeabi_dsub>
 8008362:	4656      	mov	r6, sl
 8008364:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800836c:	f7f8 fb64 	bl	8000a38 <__aeabi_d2iz>
 8008370:	4605      	mov	r5, r0
 8008372:	f7f8 f847 	bl	8000404 <__aeabi_i2d>
 8008376:	4602      	mov	r2, r0
 8008378:	460b      	mov	r3, r1
 800837a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800837e:	f7f7 fef3 	bl	8000168 <__aeabi_dsub>
 8008382:	4602      	mov	r2, r0
 8008384:	460b      	mov	r3, r1
 8008386:	3530      	adds	r5, #48	@ 0x30
 8008388:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800838c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008390:	f806 5b01 	strb.w	r5, [r6], #1
 8008394:	f7f8 fb12 	bl	80009bc <__aeabi_dcmplt>
 8008398:	2800      	cmp	r0, #0
 800839a:	d163      	bne.n	8008464 <_dtoa_r+0x65c>
 800839c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083a0:	2000      	movs	r0, #0
 80083a2:	495a      	ldr	r1, [pc, #360]	@ (800850c <_dtoa_r+0x704>)
 80083a4:	f7f7 fee0 	bl	8000168 <__aeabi_dsub>
 80083a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80083ac:	f7f8 fb06 	bl	80009bc <__aeabi_dcmplt>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	f040 8087 	bne.w	80084c4 <_dtoa_r+0x6bc>
 80083b6:	42a6      	cmp	r6, r4
 80083b8:	f43f af43 	beq.w	8008242 <_dtoa_r+0x43a>
 80083bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80083c0:	2200      	movs	r2, #0
 80083c2:	4b53      	ldr	r3, [pc, #332]	@ (8008510 <_dtoa_r+0x708>)
 80083c4:	f7f8 f888 	bl	80004d8 <__aeabi_dmul>
 80083c8:	2200      	movs	r2, #0
 80083ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083d2:	4b4f      	ldr	r3, [pc, #316]	@ (8008510 <_dtoa_r+0x708>)
 80083d4:	f7f8 f880 	bl	80004d8 <__aeabi_dmul>
 80083d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083dc:	e7c4      	b.n	8008368 <_dtoa_r+0x560>
 80083de:	4631      	mov	r1, r6
 80083e0:	4628      	mov	r0, r5
 80083e2:	f7f8 f879 	bl	80004d8 <__aeabi_dmul>
 80083e6:	4656      	mov	r6, sl
 80083e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 80083ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083f2:	f7f8 fb21 	bl	8000a38 <__aeabi_d2iz>
 80083f6:	4605      	mov	r5, r0
 80083f8:	f7f8 f804 	bl	8000404 <__aeabi_i2d>
 80083fc:	4602      	mov	r2, r0
 80083fe:	460b      	mov	r3, r1
 8008400:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008404:	f7f7 feb0 	bl	8000168 <__aeabi_dsub>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	3530      	adds	r5, #48	@ 0x30
 800840e:	f806 5b01 	strb.w	r5, [r6], #1
 8008412:	42a6      	cmp	r6, r4
 8008414:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008418:	f04f 0200 	mov.w	r2, #0
 800841c:	d124      	bne.n	8008468 <_dtoa_r+0x660>
 800841e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008422:	4b39      	ldr	r3, [pc, #228]	@ (8008508 <_dtoa_r+0x700>)
 8008424:	f7f7 fea2 	bl	800016c <__adddf3>
 8008428:	4602      	mov	r2, r0
 800842a:	460b      	mov	r3, r1
 800842c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008430:	f7f8 fae2 	bl	80009f8 <__aeabi_dcmpgt>
 8008434:	2800      	cmp	r0, #0
 8008436:	d145      	bne.n	80084c4 <_dtoa_r+0x6bc>
 8008438:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800843c:	2000      	movs	r0, #0
 800843e:	4932      	ldr	r1, [pc, #200]	@ (8008508 <_dtoa_r+0x700>)
 8008440:	f7f7 fe92 	bl	8000168 <__aeabi_dsub>
 8008444:	4602      	mov	r2, r0
 8008446:	460b      	mov	r3, r1
 8008448:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800844c:	f7f8 fab6 	bl	80009bc <__aeabi_dcmplt>
 8008450:	2800      	cmp	r0, #0
 8008452:	f43f aef6 	beq.w	8008242 <_dtoa_r+0x43a>
 8008456:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008458:	1e73      	subs	r3, r6, #1
 800845a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800845c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008460:	2b30      	cmp	r3, #48	@ 0x30
 8008462:	d0f8      	beq.n	8008456 <_dtoa_r+0x64e>
 8008464:	9f04      	ldr	r7, [sp, #16]
 8008466:	e73f      	b.n	80082e8 <_dtoa_r+0x4e0>
 8008468:	4b29      	ldr	r3, [pc, #164]	@ (8008510 <_dtoa_r+0x708>)
 800846a:	f7f8 f835 	bl	80004d8 <__aeabi_dmul>
 800846e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008472:	e7bc      	b.n	80083ee <_dtoa_r+0x5e6>
 8008474:	d10c      	bne.n	8008490 <_dtoa_r+0x688>
 8008476:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800847a:	2200      	movs	r2, #0
 800847c:	4b25      	ldr	r3, [pc, #148]	@ (8008514 <_dtoa_r+0x70c>)
 800847e:	f7f8 f82b 	bl	80004d8 <__aeabi_dmul>
 8008482:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008486:	f7f8 faad 	bl	80009e4 <__aeabi_dcmpge>
 800848a:	2800      	cmp	r0, #0
 800848c:	f000 815b 	beq.w	8008746 <_dtoa_r+0x93e>
 8008490:	2400      	movs	r4, #0
 8008492:	4625      	mov	r5, r4
 8008494:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008496:	4656      	mov	r6, sl
 8008498:	43db      	mvns	r3, r3
 800849a:	9304      	str	r3, [sp, #16]
 800849c:	2700      	movs	r7, #0
 800849e:	4621      	mov	r1, r4
 80084a0:	4658      	mov	r0, fp
 80084a2:	f000 fbb7 	bl	8008c14 <_Bfree>
 80084a6:	2d00      	cmp	r5, #0
 80084a8:	d0dc      	beq.n	8008464 <_dtoa_r+0x65c>
 80084aa:	b12f      	cbz	r7, 80084b8 <_dtoa_r+0x6b0>
 80084ac:	42af      	cmp	r7, r5
 80084ae:	d003      	beq.n	80084b8 <_dtoa_r+0x6b0>
 80084b0:	4639      	mov	r1, r7
 80084b2:	4658      	mov	r0, fp
 80084b4:	f000 fbae 	bl	8008c14 <_Bfree>
 80084b8:	4629      	mov	r1, r5
 80084ba:	4658      	mov	r0, fp
 80084bc:	f000 fbaa 	bl	8008c14 <_Bfree>
 80084c0:	e7d0      	b.n	8008464 <_dtoa_r+0x65c>
 80084c2:	9704      	str	r7, [sp, #16]
 80084c4:	4633      	mov	r3, r6
 80084c6:	461e      	mov	r6, r3
 80084c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084cc:	2a39      	cmp	r2, #57	@ 0x39
 80084ce:	d107      	bne.n	80084e0 <_dtoa_r+0x6d8>
 80084d0:	459a      	cmp	sl, r3
 80084d2:	d1f8      	bne.n	80084c6 <_dtoa_r+0x6be>
 80084d4:	9a04      	ldr	r2, [sp, #16]
 80084d6:	3201      	adds	r2, #1
 80084d8:	9204      	str	r2, [sp, #16]
 80084da:	2230      	movs	r2, #48	@ 0x30
 80084dc:	f88a 2000 	strb.w	r2, [sl]
 80084e0:	781a      	ldrb	r2, [r3, #0]
 80084e2:	3201      	adds	r2, #1
 80084e4:	701a      	strb	r2, [r3, #0]
 80084e6:	e7bd      	b.n	8008464 <_dtoa_r+0x65c>
 80084e8:	2200      	movs	r2, #0
 80084ea:	4b09      	ldr	r3, [pc, #36]	@ (8008510 <_dtoa_r+0x708>)
 80084ec:	f7f7 fff4 	bl	80004d8 <__aeabi_dmul>
 80084f0:	2200      	movs	r2, #0
 80084f2:	2300      	movs	r3, #0
 80084f4:	4604      	mov	r4, r0
 80084f6:	460d      	mov	r5, r1
 80084f8:	f7f8 fa56 	bl	80009a8 <__aeabi_dcmpeq>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	f43f aebc 	beq.w	800827a <_dtoa_r+0x472>
 8008502:	e6f1      	b.n	80082e8 <_dtoa_r+0x4e0>
 8008504:	0800bce8 	.word	0x0800bce8
 8008508:	3fe00000 	.word	0x3fe00000
 800850c:	3ff00000 	.word	0x3ff00000
 8008510:	40240000 	.word	0x40240000
 8008514:	40140000 	.word	0x40140000
 8008518:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800851a:	2a00      	cmp	r2, #0
 800851c:	f000 80db 	beq.w	80086d6 <_dtoa_r+0x8ce>
 8008520:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008522:	2a01      	cmp	r2, #1
 8008524:	f300 80bf 	bgt.w	80086a6 <_dtoa_r+0x89e>
 8008528:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800852a:	2a00      	cmp	r2, #0
 800852c:	f000 80b7 	beq.w	800869e <_dtoa_r+0x896>
 8008530:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008534:	4646      	mov	r6, r8
 8008536:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008538:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800853a:	2101      	movs	r1, #1
 800853c:	441a      	add	r2, r3
 800853e:	4658      	mov	r0, fp
 8008540:	4498      	add	r8, r3
 8008542:	9209      	str	r2, [sp, #36]	@ 0x24
 8008544:	f000 fc64 	bl	8008e10 <__i2b>
 8008548:	4605      	mov	r5, r0
 800854a:	b15e      	cbz	r6, 8008564 <_dtoa_r+0x75c>
 800854c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800854e:	2b00      	cmp	r3, #0
 8008550:	dd08      	ble.n	8008564 <_dtoa_r+0x75c>
 8008552:	42b3      	cmp	r3, r6
 8008554:	bfa8      	it	ge
 8008556:	4633      	movge	r3, r6
 8008558:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800855a:	eba8 0803 	sub.w	r8, r8, r3
 800855e:	1af6      	subs	r6, r6, r3
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	9309      	str	r3, [sp, #36]	@ 0x24
 8008564:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008566:	b1f3      	cbz	r3, 80085a6 <_dtoa_r+0x79e>
 8008568:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800856a:	2b00      	cmp	r3, #0
 800856c:	f000 80b7 	beq.w	80086de <_dtoa_r+0x8d6>
 8008570:	b18c      	cbz	r4, 8008596 <_dtoa_r+0x78e>
 8008572:	4629      	mov	r1, r5
 8008574:	4622      	mov	r2, r4
 8008576:	4658      	mov	r0, fp
 8008578:	f000 fd08 	bl	8008f8c <__pow5mult>
 800857c:	464a      	mov	r2, r9
 800857e:	4601      	mov	r1, r0
 8008580:	4605      	mov	r5, r0
 8008582:	4658      	mov	r0, fp
 8008584:	f000 fc5a 	bl	8008e3c <__multiply>
 8008588:	4649      	mov	r1, r9
 800858a:	9004      	str	r0, [sp, #16]
 800858c:	4658      	mov	r0, fp
 800858e:	f000 fb41 	bl	8008c14 <_Bfree>
 8008592:	9b04      	ldr	r3, [sp, #16]
 8008594:	4699      	mov	r9, r3
 8008596:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008598:	1b1a      	subs	r2, r3, r4
 800859a:	d004      	beq.n	80085a6 <_dtoa_r+0x79e>
 800859c:	4649      	mov	r1, r9
 800859e:	4658      	mov	r0, fp
 80085a0:	f000 fcf4 	bl	8008f8c <__pow5mult>
 80085a4:	4681      	mov	r9, r0
 80085a6:	2101      	movs	r1, #1
 80085a8:	4658      	mov	r0, fp
 80085aa:	f000 fc31 	bl	8008e10 <__i2b>
 80085ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085b0:	4604      	mov	r4, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 81c9 	beq.w	800894a <_dtoa_r+0xb42>
 80085b8:	461a      	mov	r2, r3
 80085ba:	4601      	mov	r1, r0
 80085bc:	4658      	mov	r0, fp
 80085be:	f000 fce5 	bl	8008f8c <__pow5mult>
 80085c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80085c4:	4604      	mov	r4, r0
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	f300 808f 	bgt.w	80086ea <_dtoa_r+0x8e2>
 80085cc:	9b02      	ldr	r3, [sp, #8]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f040 8087 	bne.w	80086e2 <_dtoa_r+0x8da>
 80085d4:	9b03      	ldr	r3, [sp, #12]
 80085d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f040 8083 	bne.w	80086e6 <_dtoa_r+0x8de>
 80085e0:	9b03      	ldr	r3, [sp, #12]
 80085e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085e6:	0d1b      	lsrs	r3, r3, #20
 80085e8:	051b      	lsls	r3, r3, #20
 80085ea:	b12b      	cbz	r3, 80085f8 <_dtoa_r+0x7f0>
 80085ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ee:	f108 0801 	add.w	r8, r8, #1
 80085f2:	3301      	adds	r3, #1
 80085f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80085f6:	2301      	movs	r3, #1
 80085f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80085fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f000 81aa 	beq.w	8008956 <_dtoa_r+0xb4e>
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008608:	6918      	ldr	r0, [r3, #16]
 800860a:	f000 fbb5 	bl	8008d78 <__hi0bits>
 800860e:	f1c0 0020 	rsb	r0, r0, #32
 8008612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008614:	4418      	add	r0, r3
 8008616:	f010 001f 	ands.w	r0, r0, #31
 800861a:	d071      	beq.n	8008700 <_dtoa_r+0x8f8>
 800861c:	f1c0 0320 	rsb	r3, r0, #32
 8008620:	2b04      	cmp	r3, #4
 8008622:	dd65      	ble.n	80086f0 <_dtoa_r+0x8e8>
 8008624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008626:	f1c0 001c 	rsb	r0, r0, #28
 800862a:	4403      	add	r3, r0
 800862c:	4480      	add	r8, r0
 800862e:	4406      	add	r6, r0
 8008630:	9309      	str	r3, [sp, #36]	@ 0x24
 8008632:	f1b8 0f00 	cmp.w	r8, #0
 8008636:	dd05      	ble.n	8008644 <_dtoa_r+0x83c>
 8008638:	4649      	mov	r1, r9
 800863a:	4642      	mov	r2, r8
 800863c:	4658      	mov	r0, fp
 800863e:	f000 fcff 	bl	8009040 <__lshift>
 8008642:	4681      	mov	r9, r0
 8008644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008646:	2b00      	cmp	r3, #0
 8008648:	dd05      	ble.n	8008656 <_dtoa_r+0x84e>
 800864a:	4621      	mov	r1, r4
 800864c:	461a      	mov	r2, r3
 800864e:	4658      	mov	r0, fp
 8008650:	f000 fcf6 	bl	8009040 <__lshift>
 8008654:	4604      	mov	r4, r0
 8008656:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008658:	2b00      	cmp	r3, #0
 800865a:	d053      	beq.n	8008704 <_dtoa_r+0x8fc>
 800865c:	4621      	mov	r1, r4
 800865e:	4648      	mov	r0, r9
 8008660:	f000 fd5a 	bl	8009118 <__mcmp>
 8008664:	2800      	cmp	r0, #0
 8008666:	da4d      	bge.n	8008704 <_dtoa_r+0x8fc>
 8008668:	1e7b      	subs	r3, r7, #1
 800866a:	4649      	mov	r1, r9
 800866c:	9304      	str	r3, [sp, #16]
 800866e:	220a      	movs	r2, #10
 8008670:	2300      	movs	r3, #0
 8008672:	4658      	mov	r0, fp
 8008674:	f000 faf0 	bl	8008c58 <__multadd>
 8008678:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800867a:	4681      	mov	r9, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 816c 	beq.w	800895a <_dtoa_r+0xb52>
 8008682:	2300      	movs	r3, #0
 8008684:	4629      	mov	r1, r5
 8008686:	220a      	movs	r2, #10
 8008688:	4658      	mov	r0, fp
 800868a:	f000 fae5 	bl	8008c58 <__multadd>
 800868e:	9b08      	ldr	r3, [sp, #32]
 8008690:	4605      	mov	r5, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	dc61      	bgt.n	800875a <_dtoa_r+0x952>
 8008696:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008698:	2b02      	cmp	r3, #2
 800869a:	dc3b      	bgt.n	8008714 <_dtoa_r+0x90c>
 800869c:	e05d      	b.n	800875a <_dtoa_r+0x952>
 800869e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80086a0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80086a4:	e746      	b.n	8008534 <_dtoa_r+0x72c>
 80086a6:	9b07      	ldr	r3, [sp, #28]
 80086a8:	1e5c      	subs	r4, r3, #1
 80086aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	bfbf      	itttt	lt
 80086b0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80086b2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80086b4:	1ae3      	sublt	r3, r4, r3
 80086b6:	18d2      	addlt	r2, r2, r3
 80086b8:	bfa8      	it	ge
 80086ba:	1b1c      	subge	r4, r3, r4
 80086bc:	9b07      	ldr	r3, [sp, #28]
 80086be:	bfbe      	ittt	lt
 80086c0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80086c2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80086c4:	2400      	movlt	r4, #0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	bfb5      	itete	lt
 80086ca:	eba8 0603 	sublt.w	r6, r8, r3
 80086ce:	4646      	movge	r6, r8
 80086d0:	2300      	movlt	r3, #0
 80086d2:	9b07      	ldrge	r3, [sp, #28]
 80086d4:	e730      	b.n	8008538 <_dtoa_r+0x730>
 80086d6:	4646      	mov	r6, r8
 80086d8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80086dc:	e735      	b.n	800854a <_dtoa_r+0x742>
 80086de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086e0:	e75c      	b.n	800859c <_dtoa_r+0x794>
 80086e2:	2300      	movs	r3, #0
 80086e4:	e788      	b.n	80085f8 <_dtoa_r+0x7f0>
 80086e6:	9b02      	ldr	r3, [sp, #8]
 80086e8:	e786      	b.n	80085f8 <_dtoa_r+0x7f0>
 80086ea:	2300      	movs	r3, #0
 80086ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80086ee:	e788      	b.n	8008602 <_dtoa_r+0x7fa>
 80086f0:	d09f      	beq.n	8008632 <_dtoa_r+0x82a>
 80086f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086f4:	331c      	adds	r3, #28
 80086f6:	441a      	add	r2, r3
 80086f8:	4498      	add	r8, r3
 80086fa:	441e      	add	r6, r3
 80086fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80086fe:	e798      	b.n	8008632 <_dtoa_r+0x82a>
 8008700:	4603      	mov	r3, r0
 8008702:	e7f6      	b.n	80086f2 <_dtoa_r+0x8ea>
 8008704:	9b07      	ldr	r3, [sp, #28]
 8008706:	9704      	str	r7, [sp, #16]
 8008708:	2b00      	cmp	r3, #0
 800870a:	dc20      	bgt.n	800874e <_dtoa_r+0x946>
 800870c:	9308      	str	r3, [sp, #32]
 800870e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008710:	2b02      	cmp	r3, #2
 8008712:	dd1e      	ble.n	8008752 <_dtoa_r+0x94a>
 8008714:	9b08      	ldr	r3, [sp, #32]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f47f aebc 	bne.w	8008494 <_dtoa_r+0x68c>
 800871c:	4621      	mov	r1, r4
 800871e:	2205      	movs	r2, #5
 8008720:	4658      	mov	r0, fp
 8008722:	f000 fa99 	bl	8008c58 <__multadd>
 8008726:	4601      	mov	r1, r0
 8008728:	4604      	mov	r4, r0
 800872a:	4648      	mov	r0, r9
 800872c:	f000 fcf4 	bl	8009118 <__mcmp>
 8008730:	2800      	cmp	r0, #0
 8008732:	f77f aeaf 	ble.w	8008494 <_dtoa_r+0x68c>
 8008736:	2331      	movs	r3, #49	@ 0x31
 8008738:	4656      	mov	r6, sl
 800873a:	f806 3b01 	strb.w	r3, [r6], #1
 800873e:	9b04      	ldr	r3, [sp, #16]
 8008740:	3301      	adds	r3, #1
 8008742:	9304      	str	r3, [sp, #16]
 8008744:	e6aa      	b.n	800849c <_dtoa_r+0x694>
 8008746:	9c07      	ldr	r4, [sp, #28]
 8008748:	9704      	str	r7, [sp, #16]
 800874a:	4625      	mov	r5, r4
 800874c:	e7f3      	b.n	8008736 <_dtoa_r+0x92e>
 800874e:	9b07      	ldr	r3, [sp, #28]
 8008750:	9308      	str	r3, [sp, #32]
 8008752:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008754:	2b00      	cmp	r3, #0
 8008756:	f000 8104 	beq.w	8008962 <_dtoa_r+0xb5a>
 800875a:	2e00      	cmp	r6, #0
 800875c:	dd05      	ble.n	800876a <_dtoa_r+0x962>
 800875e:	4629      	mov	r1, r5
 8008760:	4632      	mov	r2, r6
 8008762:	4658      	mov	r0, fp
 8008764:	f000 fc6c 	bl	8009040 <__lshift>
 8008768:	4605      	mov	r5, r0
 800876a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800876c:	2b00      	cmp	r3, #0
 800876e:	d05a      	beq.n	8008826 <_dtoa_r+0xa1e>
 8008770:	4658      	mov	r0, fp
 8008772:	6869      	ldr	r1, [r5, #4]
 8008774:	f000 fa0e 	bl	8008b94 <_Balloc>
 8008778:	4606      	mov	r6, r0
 800877a:	b928      	cbnz	r0, 8008788 <_dtoa_r+0x980>
 800877c:	4602      	mov	r2, r0
 800877e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008782:	4b83      	ldr	r3, [pc, #524]	@ (8008990 <_dtoa_r+0xb88>)
 8008784:	f7ff bb54 	b.w	8007e30 <_dtoa_r+0x28>
 8008788:	692a      	ldr	r2, [r5, #16]
 800878a:	f105 010c 	add.w	r1, r5, #12
 800878e:	3202      	adds	r2, #2
 8008790:	0092      	lsls	r2, r2, #2
 8008792:	300c      	adds	r0, #12
 8008794:	f7ff fa9d 	bl	8007cd2 <memcpy>
 8008798:	2201      	movs	r2, #1
 800879a:	4631      	mov	r1, r6
 800879c:	4658      	mov	r0, fp
 800879e:	f000 fc4f 	bl	8009040 <__lshift>
 80087a2:	462f      	mov	r7, r5
 80087a4:	4605      	mov	r5, r0
 80087a6:	f10a 0301 	add.w	r3, sl, #1
 80087aa:	9307      	str	r3, [sp, #28]
 80087ac:	9b08      	ldr	r3, [sp, #32]
 80087ae:	4453      	add	r3, sl
 80087b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087b2:	9b02      	ldr	r3, [sp, #8]
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80087ba:	9b07      	ldr	r3, [sp, #28]
 80087bc:	4621      	mov	r1, r4
 80087be:	3b01      	subs	r3, #1
 80087c0:	4648      	mov	r0, r9
 80087c2:	9302      	str	r3, [sp, #8]
 80087c4:	f7ff fa98 	bl	8007cf8 <quorem>
 80087c8:	4639      	mov	r1, r7
 80087ca:	9008      	str	r0, [sp, #32]
 80087cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087d0:	4648      	mov	r0, r9
 80087d2:	f000 fca1 	bl	8009118 <__mcmp>
 80087d6:	462a      	mov	r2, r5
 80087d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80087da:	4621      	mov	r1, r4
 80087dc:	4658      	mov	r0, fp
 80087de:	f000 fcb7 	bl	8009150 <__mdiff>
 80087e2:	68c2      	ldr	r2, [r0, #12]
 80087e4:	4606      	mov	r6, r0
 80087e6:	bb02      	cbnz	r2, 800882a <_dtoa_r+0xa22>
 80087e8:	4601      	mov	r1, r0
 80087ea:	4648      	mov	r0, r9
 80087ec:	f000 fc94 	bl	8009118 <__mcmp>
 80087f0:	4602      	mov	r2, r0
 80087f2:	4631      	mov	r1, r6
 80087f4:	4658      	mov	r0, fp
 80087f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80087f8:	f000 fa0c 	bl	8008c14 <_Bfree>
 80087fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80087fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008800:	9e07      	ldr	r6, [sp, #28]
 8008802:	ea43 0102 	orr.w	r1, r3, r2
 8008806:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008808:	4319      	orrs	r1, r3
 800880a:	d110      	bne.n	800882e <_dtoa_r+0xa26>
 800880c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008810:	d029      	beq.n	8008866 <_dtoa_r+0xa5e>
 8008812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008814:	2b00      	cmp	r3, #0
 8008816:	dd02      	ble.n	800881e <_dtoa_r+0xa16>
 8008818:	9b08      	ldr	r3, [sp, #32]
 800881a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800881e:	9b02      	ldr	r3, [sp, #8]
 8008820:	f883 8000 	strb.w	r8, [r3]
 8008824:	e63b      	b.n	800849e <_dtoa_r+0x696>
 8008826:	4628      	mov	r0, r5
 8008828:	e7bb      	b.n	80087a2 <_dtoa_r+0x99a>
 800882a:	2201      	movs	r2, #1
 800882c:	e7e1      	b.n	80087f2 <_dtoa_r+0x9ea>
 800882e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008830:	2b00      	cmp	r3, #0
 8008832:	db04      	blt.n	800883e <_dtoa_r+0xa36>
 8008834:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008836:	430b      	orrs	r3, r1
 8008838:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800883a:	430b      	orrs	r3, r1
 800883c:	d120      	bne.n	8008880 <_dtoa_r+0xa78>
 800883e:	2a00      	cmp	r2, #0
 8008840:	dded      	ble.n	800881e <_dtoa_r+0xa16>
 8008842:	4649      	mov	r1, r9
 8008844:	2201      	movs	r2, #1
 8008846:	4658      	mov	r0, fp
 8008848:	f000 fbfa 	bl	8009040 <__lshift>
 800884c:	4621      	mov	r1, r4
 800884e:	4681      	mov	r9, r0
 8008850:	f000 fc62 	bl	8009118 <__mcmp>
 8008854:	2800      	cmp	r0, #0
 8008856:	dc03      	bgt.n	8008860 <_dtoa_r+0xa58>
 8008858:	d1e1      	bne.n	800881e <_dtoa_r+0xa16>
 800885a:	f018 0f01 	tst.w	r8, #1
 800885e:	d0de      	beq.n	800881e <_dtoa_r+0xa16>
 8008860:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008864:	d1d8      	bne.n	8008818 <_dtoa_r+0xa10>
 8008866:	2339      	movs	r3, #57	@ 0x39
 8008868:	9a02      	ldr	r2, [sp, #8]
 800886a:	7013      	strb	r3, [r2, #0]
 800886c:	4633      	mov	r3, r6
 800886e:	461e      	mov	r6, r3
 8008870:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008874:	3b01      	subs	r3, #1
 8008876:	2a39      	cmp	r2, #57	@ 0x39
 8008878:	d052      	beq.n	8008920 <_dtoa_r+0xb18>
 800887a:	3201      	adds	r2, #1
 800887c:	701a      	strb	r2, [r3, #0]
 800887e:	e60e      	b.n	800849e <_dtoa_r+0x696>
 8008880:	2a00      	cmp	r2, #0
 8008882:	dd07      	ble.n	8008894 <_dtoa_r+0xa8c>
 8008884:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008888:	d0ed      	beq.n	8008866 <_dtoa_r+0xa5e>
 800888a:	9a02      	ldr	r2, [sp, #8]
 800888c:	f108 0301 	add.w	r3, r8, #1
 8008890:	7013      	strb	r3, [r2, #0]
 8008892:	e604      	b.n	800849e <_dtoa_r+0x696>
 8008894:	9b07      	ldr	r3, [sp, #28]
 8008896:	9a07      	ldr	r2, [sp, #28]
 8008898:	f803 8c01 	strb.w	r8, [r3, #-1]
 800889c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800889e:	4293      	cmp	r3, r2
 80088a0:	d028      	beq.n	80088f4 <_dtoa_r+0xaec>
 80088a2:	4649      	mov	r1, r9
 80088a4:	2300      	movs	r3, #0
 80088a6:	220a      	movs	r2, #10
 80088a8:	4658      	mov	r0, fp
 80088aa:	f000 f9d5 	bl	8008c58 <__multadd>
 80088ae:	42af      	cmp	r7, r5
 80088b0:	4681      	mov	r9, r0
 80088b2:	f04f 0300 	mov.w	r3, #0
 80088b6:	f04f 020a 	mov.w	r2, #10
 80088ba:	4639      	mov	r1, r7
 80088bc:	4658      	mov	r0, fp
 80088be:	d107      	bne.n	80088d0 <_dtoa_r+0xac8>
 80088c0:	f000 f9ca 	bl	8008c58 <__multadd>
 80088c4:	4607      	mov	r7, r0
 80088c6:	4605      	mov	r5, r0
 80088c8:	9b07      	ldr	r3, [sp, #28]
 80088ca:	3301      	adds	r3, #1
 80088cc:	9307      	str	r3, [sp, #28]
 80088ce:	e774      	b.n	80087ba <_dtoa_r+0x9b2>
 80088d0:	f000 f9c2 	bl	8008c58 <__multadd>
 80088d4:	4629      	mov	r1, r5
 80088d6:	4607      	mov	r7, r0
 80088d8:	2300      	movs	r3, #0
 80088da:	220a      	movs	r2, #10
 80088dc:	4658      	mov	r0, fp
 80088de:	f000 f9bb 	bl	8008c58 <__multadd>
 80088e2:	4605      	mov	r5, r0
 80088e4:	e7f0      	b.n	80088c8 <_dtoa_r+0xac0>
 80088e6:	9b08      	ldr	r3, [sp, #32]
 80088e8:	2700      	movs	r7, #0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	bfcc      	ite	gt
 80088ee:	461e      	movgt	r6, r3
 80088f0:	2601      	movle	r6, #1
 80088f2:	4456      	add	r6, sl
 80088f4:	4649      	mov	r1, r9
 80088f6:	2201      	movs	r2, #1
 80088f8:	4658      	mov	r0, fp
 80088fa:	f000 fba1 	bl	8009040 <__lshift>
 80088fe:	4621      	mov	r1, r4
 8008900:	4681      	mov	r9, r0
 8008902:	f000 fc09 	bl	8009118 <__mcmp>
 8008906:	2800      	cmp	r0, #0
 8008908:	dcb0      	bgt.n	800886c <_dtoa_r+0xa64>
 800890a:	d102      	bne.n	8008912 <_dtoa_r+0xb0a>
 800890c:	f018 0f01 	tst.w	r8, #1
 8008910:	d1ac      	bne.n	800886c <_dtoa_r+0xa64>
 8008912:	4633      	mov	r3, r6
 8008914:	461e      	mov	r6, r3
 8008916:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800891a:	2a30      	cmp	r2, #48	@ 0x30
 800891c:	d0fa      	beq.n	8008914 <_dtoa_r+0xb0c>
 800891e:	e5be      	b.n	800849e <_dtoa_r+0x696>
 8008920:	459a      	cmp	sl, r3
 8008922:	d1a4      	bne.n	800886e <_dtoa_r+0xa66>
 8008924:	9b04      	ldr	r3, [sp, #16]
 8008926:	3301      	adds	r3, #1
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	2331      	movs	r3, #49	@ 0x31
 800892c:	f88a 3000 	strb.w	r3, [sl]
 8008930:	e5b5      	b.n	800849e <_dtoa_r+0x696>
 8008932:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008934:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008994 <_dtoa_r+0xb8c>
 8008938:	b11b      	cbz	r3, 8008942 <_dtoa_r+0xb3a>
 800893a:	f10a 0308 	add.w	r3, sl, #8
 800893e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008940:	6013      	str	r3, [r2, #0]
 8008942:	4650      	mov	r0, sl
 8008944:	b017      	add	sp, #92	@ 0x5c
 8008946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800894a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800894c:	2b01      	cmp	r3, #1
 800894e:	f77f ae3d 	ble.w	80085cc <_dtoa_r+0x7c4>
 8008952:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008954:	930a      	str	r3, [sp, #40]	@ 0x28
 8008956:	2001      	movs	r0, #1
 8008958:	e65b      	b.n	8008612 <_dtoa_r+0x80a>
 800895a:	9b08      	ldr	r3, [sp, #32]
 800895c:	2b00      	cmp	r3, #0
 800895e:	f77f aed6 	ble.w	800870e <_dtoa_r+0x906>
 8008962:	4656      	mov	r6, sl
 8008964:	4621      	mov	r1, r4
 8008966:	4648      	mov	r0, r9
 8008968:	f7ff f9c6 	bl	8007cf8 <quorem>
 800896c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008970:	9b08      	ldr	r3, [sp, #32]
 8008972:	f806 8b01 	strb.w	r8, [r6], #1
 8008976:	eba6 020a 	sub.w	r2, r6, sl
 800897a:	4293      	cmp	r3, r2
 800897c:	ddb3      	ble.n	80088e6 <_dtoa_r+0xade>
 800897e:	4649      	mov	r1, r9
 8008980:	2300      	movs	r3, #0
 8008982:	220a      	movs	r2, #10
 8008984:	4658      	mov	r0, fp
 8008986:	f000 f967 	bl	8008c58 <__multadd>
 800898a:	4681      	mov	r9, r0
 800898c:	e7ea      	b.n	8008964 <_dtoa_r+0xb5c>
 800898e:	bf00      	nop
 8008990:	0800bc43 	.word	0x0800bc43
 8008994:	0800bbc7 	.word	0x0800bbc7

08008998 <_free_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4605      	mov	r5, r0
 800899c:	2900      	cmp	r1, #0
 800899e:	d040      	beq.n	8008a22 <_free_r+0x8a>
 80089a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089a4:	1f0c      	subs	r4, r1, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	bfb8      	it	lt
 80089aa:	18e4      	addlt	r4, r4, r3
 80089ac:	f000 f8e6 	bl	8008b7c <__malloc_lock>
 80089b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008a24 <_free_r+0x8c>)
 80089b2:	6813      	ldr	r3, [r2, #0]
 80089b4:	b933      	cbnz	r3, 80089c4 <_free_r+0x2c>
 80089b6:	6063      	str	r3, [r4, #4]
 80089b8:	6014      	str	r4, [r2, #0]
 80089ba:	4628      	mov	r0, r5
 80089bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089c0:	f000 b8e2 	b.w	8008b88 <__malloc_unlock>
 80089c4:	42a3      	cmp	r3, r4
 80089c6:	d908      	bls.n	80089da <_free_r+0x42>
 80089c8:	6820      	ldr	r0, [r4, #0]
 80089ca:	1821      	adds	r1, r4, r0
 80089cc:	428b      	cmp	r3, r1
 80089ce:	bf01      	itttt	eq
 80089d0:	6819      	ldreq	r1, [r3, #0]
 80089d2:	685b      	ldreq	r3, [r3, #4]
 80089d4:	1809      	addeq	r1, r1, r0
 80089d6:	6021      	streq	r1, [r4, #0]
 80089d8:	e7ed      	b.n	80089b6 <_free_r+0x1e>
 80089da:	461a      	mov	r2, r3
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	b10b      	cbz	r3, 80089e4 <_free_r+0x4c>
 80089e0:	42a3      	cmp	r3, r4
 80089e2:	d9fa      	bls.n	80089da <_free_r+0x42>
 80089e4:	6811      	ldr	r1, [r2, #0]
 80089e6:	1850      	adds	r0, r2, r1
 80089e8:	42a0      	cmp	r0, r4
 80089ea:	d10b      	bne.n	8008a04 <_free_r+0x6c>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	4401      	add	r1, r0
 80089f0:	1850      	adds	r0, r2, r1
 80089f2:	4283      	cmp	r3, r0
 80089f4:	6011      	str	r1, [r2, #0]
 80089f6:	d1e0      	bne.n	80089ba <_free_r+0x22>
 80089f8:	6818      	ldr	r0, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	4408      	add	r0, r1
 80089fe:	6010      	str	r0, [r2, #0]
 8008a00:	6053      	str	r3, [r2, #4]
 8008a02:	e7da      	b.n	80089ba <_free_r+0x22>
 8008a04:	d902      	bls.n	8008a0c <_free_r+0x74>
 8008a06:	230c      	movs	r3, #12
 8008a08:	602b      	str	r3, [r5, #0]
 8008a0a:	e7d6      	b.n	80089ba <_free_r+0x22>
 8008a0c:	6820      	ldr	r0, [r4, #0]
 8008a0e:	1821      	adds	r1, r4, r0
 8008a10:	428b      	cmp	r3, r1
 8008a12:	bf01      	itttt	eq
 8008a14:	6819      	ldreq	r1, [r3, #0]
 8008a16:	685b      	ldreq	r3, [r3, #4]
 8008a18:	1809      	addeq	r1, r1, r0
 8008a1a:	6021      	streq	r1, [r4, #0]
 8008a1c:	6063      	str	r3, [r4, #4]
 8008a1e:	6054      	str	r4, [r2, #4]
 8008a20:	e7cb      	b.n	80089ba <_free_r+0x22>
 8008a22:	bd38      	pop	{r3, r4, r5, pc}
 8008a24:	200005c0 	.word	0x200005c0

08008a28 <malloc>:
 8008a28:	4b02      	ldr	r3, [pc, #8]	@ (8008a34 <malloc+0xc>)
 8008a2a:	4601      	mov	r1, r0
 8008a2c:	6818      	ldr	r0, [r3, #0]
 8008a2e:	f000 b825 	b.w	8008a7c <_malloc_r>
 8008a32:	bf00      	nop
 8008a34:	20000018 	.word	0x20000018

08008a38 <sbrk_aligned>:
 8008a38:	b570      	push	{r4, r5, r6, lr}
 8008a3a:	4e0f      	ldr	r6, [pc, #60]	@ (8008a78 <sbrk_aligned+0x40>)
 8008a3c:	460c      	mov	r4, r1
 8008a3e:	6831      	ldr	r1, [r6, #0]
 8008a40:	4605      	mov	r5, r0
 8008a42:	b911      	cbnz	r1, 8008a4a <sbrk_aligned+0x12>
 8008a44:	f001 fde4 	bl	800a610 <_sbrk_r>
 8008a48:	6030      	str	r0, [r6, #0]
 8008a4a:	4621      	mov	r1, r4
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	f001 fddf 	bl	800a610 <_sbrk_r>
 8008a52:	1c43      	adds	r3, r0, #1
 8008a54:	d103      	bne.n	8008a5e <sbrk_aligned+0x26>
 8008a56:	f04f 34ff 	mov.w	r4, #4294967295
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	bd70      	pop	{r4, r5, r6, pc}
 8008a5e:	1cc4      	adds	r4, r0, #3
 8008a60:	f024 0403 	bic.w	r4, r4, #3
 8008a64:	42a0      	cmp	r0, r4
 8008a66:	d0f8      	beq.n	8008a5a <sbrk_aligned+0x22>
 8008a68:	1a21      	subs	r1, r4, r0
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f001 fdd0 	bl	800a610 <_sbrk_r>
 8008a70:	3001      	adds	r0, #1
 8008a72:	d1f2      	bne.n	8008a5a <sbrk_aligned+0x22>
 8008a74:	e7ef      	b.n	8008a56 <sbrk_aligned+0x1e>
 8008a76:	bf00      	nop
 8008a78:	200005bc 	.word	0x200005bc

08008a7c <_malloc_r>:
 8008a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a80:	1ccd      	adds	r5, r1, #3
 8008a82:	f025 0503 	bic.w	r5, r5, #3
 8008a86:	3508      	adds	r5, #8
 8008a88:	2d0c      	cmp	r5, #12
 8008a8a:	bf38      	it	cc
 8008a8c:	250c      	movcc	r5, #12
 8008a8e:	2d00      	cmp	r5, #0
 8008a90:	4606      	mov	r6, r0
 8008a92:	db01      	blt.n	8008a98 <_malloc_r+0x1c>
 8008a94:	42a9      	cmp	r1, r5
 8008a96:	d904      	bls.n	8008aa2 <_malloc_r+0x26>
 8008a98:	230c      	movs	r3, #12
 8008a9a:	6033      	str	r3, [r6, #0]
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b78 <_malloc_r+0xfc>
 8008aa6:	f000 f869 	bl	8008b7c <__malloc_lock>
 8008aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8008aae:	461c      	mov	r4, r3
 8008ab0:	bb44      	cbnz	r4, 8008b04 <_malloc_r+0x88>
 8008ab2:	4629      	mov	r1, r5
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	f7ff ffbf 	bl	8008a38 <sbrk_aligned>
 8008aba:	1c43      	adds	r3, r0, #1
 8008abc:	4604      	mov	r4, r0
 8008abe:	d158      	bne.n	8008b72 <_malloc_r+0xf6>
 8008ac0:	f8d8 4000 	ldr.w	r4, [r8]
 8008ac4:	4627      	mov	r7, r4
 8008ac6:	2f00      	cmp	r7, #0
 8008ac8:	d143      	bne.n	8008b52 <_malloc_r+0xd6>
 8008aca:	2c00      	cmp	r4, #0
 8008acc:	d04b      	beq.n	8008b66 <_malloc_r+0xea>
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	4639      	mov	r1, r7
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	eb04 0903 	add.w	r9, r4, r3
 8008ad8:	f001 fd9a 	bl	800a610 <_sbrk_r>
 8008adc:	4581      	cmp	r9, r0
 8008ade:	d142      	bne.n	8008b66 <_malloc_r+0xea>
 8008ae0:	6821      	ldr	r1, [r4, #0]
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	1a6d      	subs	r5, r5, r1
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	f7ff ffa6 	bl	8008a38 <sbrk_aligned>
 8008aec:	3001      	adds	r0, #1
 8008aee:	d03a      	beq.n	8008b66 <_malloc_r+0xea>
 8008af0:	6823      	ldr	r3, [r4, #0]
 8008af2:	442b      	add	r3, r5
 8008af4:	6023      	str	r3, [r4, #0]
 8008af6:	f8d8 3000 	ldr.w	r3, [r8]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	bb62      	cbnz	r2, 8008b58 <_malloc_r+0xdc>
 8008afe:	f8c8 7000 	str.w	r7, [r8]
 8008b02:	e00f      	b.n	8008b24 <_malloc_r+0xa8>
 8008b04:	6822      	ldr	r2, [r4, #0]
 8008b06:	1b52      	subs	r2, r2, r5
 8008b08:	d420      	bmi.n	8008b4c <_malloc_r+0xd0>
 8008b0a:	2a0b      	cmp	r2, #11
 8008b0c:	d917      	bls.n	8008b3e <_malloc_r+0xc2>
 8008b0e:	1961      	adds	r1, r4, r5
 8008b10:	42a3      	cmp	r3, r4
 8008b12:	6025      	str	r5, [r4, #0]
 8008b14:	bf18      	it	ne
 8008b16:	6059      	strne	r1, [r3, #4]
 8008b18:	6863      	ldr	r3, [r4, #4]
 8008b1a:	bf08      	it	eq
 8008b1c:	f8c8 1000 	streq.w	r1, [r8]
 8008b20:	5162      	str	r2, [r4, r5]
 8008b22:	604b      	str	r3, [r1, #4]
 8008b24:	4630      	mov	r0, r6
 8008b26:	f000 f82f 	bl	8008b88 <__malloc_unlock>
 8008b2a:	f104 000b 	add.w	r0, r4, #11
 8008b2e:	1d23      	adds	r3, r4, #4
 8008b30:	f020 0007 	bic.w	r0, r0, #7
 8008b34:	1ac2      	subs	r2, r0, r3
 8008b36:	bf1c      	itt	ne
 8008b38:	1a1b      	subne	r3, r3, r0
 8008b3a:	50a3      	strne	r3, [r4, r2]
 8008b3c:	e7af      	b.n	8008a9e <_malloc_r+0x22>
 8008b3e:	6862      	ldr	r2, [r4, #4]
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	bf0c      	ite	eq
 8008b44:	f8c8 2000 	streq.w	r2, [r8]
 8008b48:	605a      	strne	r2, [r3, #4]
 8008b4a:	e7eb      	b.n	8008b24 <_malloc_r+0xa8>
 8008b4c:	4623      	mov	r3, r4
 8008b4e:	6864      	ldr	r4, [r4, #4]
 8008b50:	e7ae      	b.n	8008ab0 <_malloc_r+0x34>
 8008b52:	463c      	mov	r4, r7
 8008b54:	687f      	ldr	r7, [r7, #4]
 8008b56:	e7b6      	b.n	8008ac6 <_malloc_r+0x4a>
 8008b58:	461a      	mov	r2, r3
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	42a3      	cmp	r3, r4
 8008b5e:	d1fb      	bne.n	8008b58 <_malloc_r+0xdc>
 8008b60:	2300      	movs	r3, #0
 8008b62:	6053      	str	r3, [r2, #4]
 8008b64:	e7de      	b.n	8008b24 <_malloc_r+0xa8>
 8008b66:	230c      	movs	r3, #12
 8008b68:	4630      	mov	r0, r6
 8008b6a:	6033      	str	r3, [r6, #0]
 8008b6c:	f000 f80c 	bl	8008b88 <__malloc_unlock>
 8008b70:	e794      	b.n	8008a9c <_malloc_r+0x20>
 8008b72:	6005      	str	r5, [r0, #0]
 8008b74:	e7d6      	b.n	8008b24 <_malloc_r+0xa8>
 8008b76:	bf00      	nop
 8008b78:	200005c0 	.word	0x200005c0

08008b7c <__malloc_lock>:
 8008b7c:	4801      	ldr	r0, [pc, #4]	@ (8008b84 <__malloc_lock+0x8>)
 8008b7e:	f7ff b898 	b.w	8007cb2 <__retarget_lock_acquire_recursive>
 8008b82:	bf00      	nop
 8008b84:	200005b8 	.word	0x200005b8

08008b88 <__malloc_unlock>:
 8008b88:	4801      	ldr	r0, [pc, #4]	@ (8008b90 <__malloc_unlock+0x8>)
 8008b8a:	f7ff b893 	b.w	8007cb4 <__retarget_lock_release_recursive>
 8008b8e:	bf00      	nop
 8008b90:	200005b8 	.word	0x200005b8

08008b94 <_Balloc>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	69c6      	ldr	r6, [r0, #28]
 8008b98:	4604      	mov	r4, r0
 8008b9a:	460d      	mov	r5, r1
 8008b9c:	b976      	cbnz	r6, 8008bbc <_Balloc+0x28>
 8008b9e:	2010      	movs	r0, #16
 8008ba0:	f7ff ff42 	bl	8008a28 <malloc>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	61e0      	str	r0, [r4, #28]
 8008ba8:	b920      	cbnz	r0, 8008bb4 <_Balloc+0x20>
 8008baa:	216b      	movs	r1, #107	@ 0x6b
 8008bac:	4b17      	ldr	r3, [pc, #92]	@ (8008c0c <_Balloc+0x78>)
 8008bae:	4818      	ldr	r0, [pc, #96]	@ (8008c10 <_Balloc+0x7c>)
 8008bb0:	f001 fd44 	bl	800a63c <__assert_func>
 8008bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bb8:	6006      	str	r6, [r0, #0]
 8008bba:	60c6      	str	r6, [r0, #12]
 8008bbc:	69e6      	ldr	r6, [r4, #28]
 8008bbe:	68f3      	ldr	r3, [r6, #12]
 8008bc0:	b183      	cbz	r3, 8008be4 <_Balloc+0x50>
 8008bc2:	69e3      	ldr	r3, [r4, #28]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bca:	b9b8      	cbnz	r0, 8008bfc <_Balloc+0x68>
 8008bcc:	2101      	movs	r1, #1
 8008bce:	fa01 f605 	lsl.w	r6, r1, r5
 8008bd2:	1d72      	adds	r2, r6, #5
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	0092      	lsls	r2, r2, #2
 8008bd8:	f001 fd4e 	bl	800a678 <_calloc_r>
 8008bdc:	b160      	cbz	r0, 8008bf8 <_Balloc+0x64>
 8008bde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008be2:	e00e      	b.n	8008c02 <_Balloc+0x6e>
 8008be4:	2221      	movs	r2, #33	@ 0x21
 8008be6:	2104      	movs	r1, #4
 8008be8:	4620      	mov	r0, r4
 8008bea:	f001 fd45 	bl	800a678 <_calloc_r>
 8008bee:	69e3      	ldr	r3, [r4, #28]
 8008bf0:	60f0      	str	r0, [r6, #12]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1e4      	bne.n	8008bc2 <_Balloc+0x2e>
 8008bf8:	2000      	movs	r0, #0
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}
 8008bfc:	6802      	ldr	r2, [r0, #0]
 8008bfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c02:	2300      	movs	r3, #0
 8008c04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c08:	e7f7      	b.n	8008bfa <_Balloc+0x66>
 8008c0a:	bf00      	nop
 8008c0c:	0800bbd4 	.word	0x0800bbd4
 8008c10:	0800bc54 	.word	0x0800bc54

08008c14 <_Bfree>:
 8008c14:	b570      	push	{r4, r5, r6, lr}
 8008c16:	69c6      	ldr	r6, [r0, #28]
 8008c18:	4605      	mov	r5, r0
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	b976      	cbnz	r6, 8008c3c <_Bfree+0x28>
 8008c1e:	2010      	movs	r0, #16
 8008c20:	f7ff ff02 	bl	8008a28 <malloc>
 8008c24:	4602      	mov	r2, r0
 8008c26:	61e8      	str	r0, [r5, #28]
 8008c28:	b920      	cbnz	r0, 8008c34 <_Bfree+0x20>
 8008c2a:	218f      	movs	r1, #143	@ 0x8f
 8008c2c:	4b08      	ldr	r3, [pc, #32]	@ (8008c50 <_Bfree+0x3c>)
 8008c2e:	4809      	ldr	r0, [pc, #36]	@ (8008c54 <_Bfree+0x40>)
 8008c30:	f001 fd04 	bl	800a63c <__assert_func>
 8008c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c38:	6006      	str	r6, [r0, #0]
 8008c3a:	60c6      	str	r6, [r0, #12]
 8008c3c:	b13c      	cbz	r4, 8008c4e <_Bfree+0x3a>
 8008c3e:	69eb      	ldr	r3, [r5, #28]
 8008c40:	6862      	ldr	r2, [r4, #4]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c48:	6021      	str	r1, [r4, #0]
 8008c4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c4e:	bd70      	pop	{r4, r5, r6, pc}
 8008c50:	0800bbd4 	.word	0x0800bbd4
 8008c54:	0800bc54 	.word	0x0800bc54

08008c58 <__multadd>:
 8008c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c5c:	4607      	mov	r7, r0
 8008c5e:	460c      	mov	r4, r1
 8008c60:	461e      	mov	r6, r3
 8008c62:	2000      	movs	r0, #0
 8008c64:	690d      	ldr	r5, [r1, #16]
 8008c66:	f101 0c14 	add.w	ip, r1, #20
 8008c6a:	f8dc 3000 	ldr.w	r3, [ip]
 8008c6e:	3001      	adds	r0, #1
 8008c70:	b299      	uxth	r1, r3
 8008c72:	fb02 6101 	mla	r1, r2, r1, r6
 8008c76:	0c1e      	lsrs	r6, r3, #16
 8008c78:	0c0b      	lsrs	r3, r1, #16
 8008c7a:	fb02 3306 	mla	r3, r2, r6, r3
 8008c7e:	b289      	uxth	r1, r1
 8008c80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c84:	4285      	cmp	r5, r0
 8008c86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c8a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c8e:	dcec      	bgt.n	8008c6a <__multadd+0x12>
 8008c90:	b30e      	cbz	r6, 8008cd6 <__multadd+0x7e>
 8008c92:	68a3      	ldr	r3, [r4, #8]
 8008c94:	42ab      	cmp	r3, r5
 8008c96:	dc19      	bgt.n	8008ccc <__multadd+0x74>
 8008c98:	6861      	ldr	r1, [r4, #4]
 8008c9a:	4638      	mov	r0, r7
 8008c9c:	3101      	adds	r1, #1
 8008c9e:	f7ff ff79 	bl	8008b94 <_Balloc>
 8008ca2:	4680      	mov	r8, r0
 8008ca4:	b928      	cbnz	r0, 8008cb2 <__multadd+0x5a>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	21ba      	movs	r1, #186	@ 0xba
 8008caa:	4b0c      	ldr	r3, [pc, #48]	@ (8008cdc <__multadd+0x84>)
 8008cac:	480c      	ldr	r0, [pc, #48]	@ (8008ce0 <__multadd+0x88>)
 8008cae:	f001 fcc5 	bl	800a63c <__assert_func>
 8008cb2:	6922      	ldr	r2, [r4, #16]
 8008cb4:	f104 010c 	add.w	r1, r4, #12
 8008cb8:	3202      	adds	r2, #2
 8008cba:	0092      	lsls	r2, r2, #2
 8008cbc:	300c      	adds	r0, #12
 8008cbe:	f7ff f808 	bl	8007cd2 <memcpy>
 8008cc2:	4621      	mov	r1, r4
 8008cc4:	4638      	mov	r0, r7
 8008cc6:	f7ff ffa5 	bl	8008c14 <_Bfree>
 8008cca:	4644      	mov	r4, r8
 8008ccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cd0:	3501      	adds	r5, #1
 8008cd2:	615e      	str	r6, [r3, #20]
 8008cd4:	6125      	str	r5, [r4, #16]
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cdc:	0800bc43 	.word	0x0800bc43
 8008ce0:	0800bc54 	.word	0x0800bc54

08008ce4 <__s2b>:
 8008ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce8:	4615      	mov	r5, r2
 8008cea:	2209      	movs	r2, #9
 8008cec:	461f      	mov	r7, r3
 8008cee:	3308      	adds	r3, #8
 8008cf0:	460c      	mov	r4, r1
 8008cf2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	db09      	blt.n	8008d14 <__s2b+0x30>
 8008d00:	4630      	mov	r0, r6
 8008d02:	f7ff ff47 	bl	8008b94 <_Balloc>
 8008d06:	b940      	cbnz	r0, 8008d1a <__s2b+0x36>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	21d3      	movs	r1, #211	@ 0xd3
 8008d0c:	4b18      	ldr	r3, [pc, #96]	@ (8008d70 <__s2b+0x8c>)
 8008d0e:	4819      	ldr	r0, [pc, #100]	@ (8008d74 <__s2b+0x90>)
 8008d10:	f001 fc94 	bl	800a63c <__assert_func>
 8008d14:	0052      	lsls	r2, r2, #1
 8008d16:	3101      	adds	r1, #1
 8008d18:	e7f0      	b.n	8008cfc <__s2b+0x18>
 8008d1a:	9b08      	ldr	r3, [sp, #32]
 8008d1c:	2d09      	cmp	r5, #9
 8008d1e:	6143      	str	r3, [r0, #20]
 8008d20:	f04f 0301 	mov.w	r3, #1
 8008d24:	6103      	str	r3, [r0, #16]
 8008d26:	dd16      	ble.n	8008d56 <__s2b+0x72>
 8008d28:	f104 0909 	add.w	r9, r4, #9
 8008d2c:	46c8      	mov	r8, r9
 8008d2e:	442c      	add	r4, r5
 8008d30:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d34:	4601      	mov	r1, r0
 8008d36:	220a      	movs	r2, #10
 8008d38:	4630      	mov	r0, r6
 8008d3a:	3b30      	subs	r3, #48	@ 0x30
 8008d3c:	f7ff ff8c 	bl	8008c58 <__multadd>
 8008d40:	45a0      	cmp	r8, r4
 8008d42:	d1f5      	bne.n	8008d30 <__s2b+0x4c>
 8008d44:	f1a5 0408 	sub.w	r4, r5, #8
 8008d48:	444c      	add	r4, r9
 8008d4a:	1b2d      	subs	r5, r5, r4
 8008d4c:	1963      	adds	r3, r4, r5
 8008d4e:	42bb      	cmp	r3, r7
 8008d50:	db04      	blt.n	8008d5c <__s2b+0x78>
 8008d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d56:	2509      	movs	r5, #9
 8008d58:	340a      	adds	r4, #10
 8008d5a:	e7f6      	b.n	8008d4a <__s2b+0x66>
 8008d5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d60:	4601      	mov	r1, r0
 8008d62:	220a      	movs	r2, #10
 8008d64:	4630      	mov	r0, r6
 8008d66:	3b30      	subs	r3, #48	@ 0x30
 8008d68:	f7ff ff76 	bl	8008c58 <__multadd>
 8008d6c:	e7ee      	b.n	8008d4c <__s2b+0x68>
 8008d6e:	bf00      	nop
 8008d70:	0800bc43 	.word	0x0800bc43
 8008d74:	0800bc54 	.word	0x0800bc54

08008d78 <__hi0bits>:
 8008d78:	4603      	mov	r3, r0
 8008d7a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d7e:	bf3a      	itte	cc
 8008d80:	0403      	lslcc	r3, r0, #16
 8008d82:	2010      	movcc	r0, #16
 8008d84:	2000      	movcs	r0, #0
 8008d86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d8a:	bf3c      	itt	cc
 8008d8c:	021b      	lslcc	r3, r3, #8
 8008d8e:	3008      	addcc	r0, #8
 8008d90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d94:	bf3c      	itt	cc
 8008d96:	011b      	lslcc	r3, r3, #4
 8008d98:	3004      	addcc	r0, #4
 8008d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d9e:	bf3c      	itt	cc
 8008da0:	009b      	lslcc	r3, r3, #2
 8008da2:	3002      	addcc	r0, #2
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	db05      	blt.n	8008db4 <__hi0bits+0x3c>
 8008da8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008dac:	f100 0001 	add.w	r0, r0, #1
 8008db0:	bf08      	it	eq
 8008db2:	2020      	moveq	r0, #32
 8008db4:	4770      	bx	lr

08008db6 <__lo0bits>:
 8008db6:	6803      	ldr	r3, [r0, #0]
 8008db8:	4602      	mov	r2, r0
 8008dba:	f013 0007 	ands.w	r0, r3, #7
 8008dbe:	d00b      	beq.n	8008dd8 <__lo0bits+0x22>
 8008dc0:	07d9      	lsls	r1, r3, #31
 8008dc2:	d421      	bmi.n	8008e08 <__lo0bits+0x52>
 8008dc4:	0798      	lsls	r0, r3, #30
 8008dc6:	bf49      	itett	mi
 8008dc8:	085b      	lsrmi	r3, r3, #1
 8008dca:	089b      	lsrpl	r3, r3, #2
 8008dcc:	2001      	movmi	r0, #1
 8008dce:	6013      	strmi	r3, [r2, #0]
 8008dd0:	bf5c      	itt	pl
 8008dd2:	2002      	movpl	r0, #2
 8008dd4:	6013      	strpl	r3, [r2, #0]
 8008dd6:	4770      	bx	lr
 8008dd8:	b299      	uxth	r1, r3
 8008dda:	b909      	cbnz	r1, 8008de0 <__lo0bits+0x2a>
 8008ddc:	2010      	movs	r0, #16
 8008dde:	0c1b      	lsrs	r3, r3, #16
 8008de0:	b2d9      	uxtb	r1, r3
 8008de2:	b909      	cbnz	r1, 8008de8 <__lo0bits+0x32>
 8008de4:	3008      	adds	r0, #8
 8008de6:	0a1b      	lsrs	r3, r3, #8
 8008de8:	0719      	lsls	r1, r3, #28
 8008dea:	bf04      	itt	eq
 8008dec:	091b      	lsreq	r3, r3, #4
 8008dee:	3004      	addeq	r0, #4
 8008df0:	0799      	lsls	r1, r3, #30
 8008df2:	bf04      	itt	eq
 8008df4:	089b      	lsreq	r3, r3, #2
 8008df6:	3002      	addeq	r0, #2
 8008df8:	07d9      	lsls	r1, r3, #31
 8008dfa:	d403      	bmi.n	8008e04 <__lo0bits+0x4e>
 8008dfc:	085b      	lsrs	r3, r3, #1
 8008dfe:	f100 0001 	add.w	r0, r0, #1
 8008e02:	d003      	beq.n	8008e0c <__lo0bits+0x56>
 8008e04:	6013      	str	r3, [r2, #0]
 8008e06:	4770      	bx	lr
 8008e08:	2000      	movs	r0, #0
 8008e0a:	4770      	bx	lr
 8008e0c:	2020      	movs	r0, #32
 8008e0e:	4770      	bx	lr

08008e10 <__i2b>:
 8008e10:	b510      	push	{r4, lr}
 8008e12:	460c      	mov	r4, r1
 8008e14:	2101      	movs	r1, #1
 8008e16:	f7ff febd 	bl	8008b94 <_Balloc>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	b928      	cbnz	r0, 8008e2a <__i2b+0x1a>
 8008e1e:	f240 1145 	movw	r1, #325	@ 0x145
 8008e22:	4b04      	ldr	r3, [pc, #16]	@ (8008e34 <__i2b+0x24>)
 8008e24:	4804      	ldr	r0, [pc, #16]	@ (8008e38 <__i2b+0x28>)
 8008e26:	f001 fc09 	bl	800a63c <__assert_func>
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	6144      	str	r4, [r0, #20]
 8008e2e:	6103      	str	r3, [r0, #16]
 8008e30:	bd10      	pop	{r4, pc}
 8008e32:	bf00      	nop
 8008e34:	0800bc43 	.word	0x0800bc43
 8008e38:	0800bc54 	.word	0x0800bc54

08008e3c <__multiply>:
 8008e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e40:	4614      	mov	r4, r2
 8008e42:	690a      	ldr	r2, [r1, #16]
 8008e44:	6923      	ldr	r3, [r4, #16]
 8008e46:	460f      	mov	r7, r1
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	bfa2      	ittt	ge
 8008e4c:	4623      	movge	r3, r4
 8008e4e:	460c      	movge	r4, r1
 8008e50:	461f      	movge	r7, r3
 8008e52:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008e56:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008e5a:	68a3      	ldr	r3, [r4, #8]
 8008e5c:	6861      	ldr	r1, [r4, #4]
 8008e5e:	eb0a 0609 	add.w	r6, sl, r9
 8008e62:	42b3      	cmp	r3, r6
 8008e64:	b085      	sub	sp, #20
 8008e66:	bfb8      	it	lt
 8008e68:	3101      	addlt	r1, #1
 8008e6a:	f7ff fe93 	bl	8008b94 <_Balloc>
 8008e6e:	b930      	cbnz	r0, 8008e7e <__multiply+0x42>
 8008e70:	4602      	mov	r2, r0
 8008e72:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e76:	4b43      	ldr	r3, [pc, #268]	@ (8008f84 <__multiply+0x148>)
 8008e78:	4843      	ldr	r0, [pc, #268]	@ (8008f88 <__multiply+0x14c>)
 8008e7a:	f001 fbdf 	bl	800a63c <__assert_func>
 8008e7e:	f100 0514 	add.w	r5, r0, #20
 8008e82:	462b      	mov	r3, r5
 8008e84:	2200      	movs	r2, #0
 8008e86:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e8a:	4543      	cmp	r3, r8
 8008e8c:	d321      	bcc.n	8008ed2 <__multiply+0x96>
 8008e8e:	f107 0114 	add.w	r1, r7, #20
 8008e92:	f104 0214 	add.w	r2, r4, #20
 8008e96:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e9a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e9e:	9302      	str	r3, [sp, #8]
 8008ea0:	1b13      	subs	r3, r2, r4
 8008ea2:	3b15      	subs	r3, #21
 8008ea4:	f023 0303 	bic.w	r3, r3, #3
 8008ea8:	3304      	adds	r3, #4
 8008eaa:	f104 0715 	add.w	r7, r4, #21
 8008eae:	42ba      	cmp	r2, r7
 8008eb0:	bf38      	it	cc
 8008eb2:	2304      	movcc	r3, #4
 8008eb4:	9301      	str	r3, [sp, #4]
 8008eb6:	9b02      	ldr	r3, [sp, #8]
 8008eb8:	9103      	str	r1, [sp, #12]
 8008eba:	428b      	cmp	r3, r1
 8008ebc:	d80c      	bhi.n	8008ed8 <__multiply+0x9c>
 8008ebe:	2e00      	cmp	r6, #0
 8008ec0:	dd03      	ble.n	8008eca <__multiply+0x8e>
 8008ec2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d05a      	beq.n	8008f80 <__multiply+0x144>
 8008eca:	6106      	str	r6, [r0, #16]
 8008ecc:	b005      	add	sp, #20
 8008ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed2:	f843 2b04 	str.w	r2, [r3], #4
 8008ed6:	e7d8      	b.n	8008e8a <__multiply+0x4e>
 8008ed8:	f8b1 a000 	ldrh.w	sl, [r1]
 8008edc:	f1ba 0f00 	cmp.w	sl, #0
 8008ee0:	d023      	beq.n	8008f2a <__multiply+0xee>
 8008ee2:	46a9      	mov	r9, r5
 8008ee4:	f04f 0c00 	mov.w	ip, #0
 8008ee8:	f104 0e14 	add.w	lr, r4, #20
 8008eec:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ef0:	f8d9 3000 	ldr.w	r3, [r9]
 8008ef4:	fa1f fb87 	uxth.w	fp, r7
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	fb0a 330b 	mla	r3, sl, fp, r3
 8008efe:	4463      	add	r3, ip
 8008f00:	f8d9 c000 	ldr.w	ip, [r9]
 8008f04:	0c3f      	lsrs	r7, r7, #16
 8008f06:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008f0a:	fb0a c707 	mla	r7, sl, r7, ip
 8008f0e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f18:	4572      	cmp	r2, lr
 8008f1a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008f1e:	f849 3b04 	str.w	r3, [r9], #4
 8008f22:	d8e3      	bhi.n	8008eec <__multiply+0xb0>
 8008f24:	9b01      	ldr	r3, [sp, #4]
 8008f26:	f845 c003 	str.w	ip, [r5, r3]
 8008f2a:	9b03      	ldr	r3, [sp, #12]
 8008f2c:	3104      	adds	r1, #4
 8008f2e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f32:	f1b9 0f00 	cmp.w	r9, #0
 8008f36:	d021      	beq.n	8008f7c <__multiply+0x140>
 8008f38:	46ae      	mov	lr, r5
 8008f3a:	f04f 0a00 	mov.w	sl, #0
 8008f3e:	682b      	ldr	r3, [r5, #0]
 8008f40:	f104 0c14 	add.w	ip, r4, #20
 8008f44:	f8bc b000 	ldrh.w	fp, [ip]
 8008f48:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	fb09 770b 	mla	r7, r9, fp, r7
 8008f52:	4457      	add	r7, sl
 8008f54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f58:	f84e 3b04 	str.w	r3, [lr], #4
 8008f5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f64:	f8be 3000 	ldrh.w	r3, [lr]
 8008f68:	4562      	cmp	r2, ip
 8008f6a:	fb09 330a 	mla	r3, r9, sl, r3
 8008f6e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008f72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f76:	d8e5      	bhi.n	8008f44 <__multiply+0x108>
 8008f78:	9f01      	ldr	r7, [sp, #4]
 8008f7a:	51eb      	str	r3, [r5, r7]
 8008f7c:	3504      	adds	r5, #4
 8008f7e:	e79a      	b.n	8008eb6 <__multiply+0x7a>
 8008f80:	3e01      	subs	r6, #1
 8008f82:	e79c      	b.n	8008ebe <__multiply+0x82>
 8008f84:	0800bc43 	.word	0x0800bc43
 8008f88:	0800bc54 	.word	0x0800bc54

08008f8c <__pow5mult>:
 8008f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f90:	4615      	mov	r5, r2
 8008f92:	f012 0203 	ands.w	r2, r2, #3
 8008f96:	4607      	mov	r7, r0
 8008f98:	460e      	mov	r6, r1
 8008f9a:	d007      	beq.n	8008fac <__pow5mult+0x20>
 8008f9c:	4c25      	ldr	r4, [pc, #148]	@ (8009034 <__pow5mult+0xa8>)
 8008f9e:	3a01      	subs	r2, #1
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fa6:	f7ff fe57 	bl	8008c58 <__multadd>
 8008faa:	4606      	mov	r6, r0
 8008fac:	10ad      	asrs	r5, r5, #2
 8008fae:	d03d      	beq.n	800902c <__pow5mult+0xa0>
 8008fb0:	69fc      	ldr	r4, [r7, #28]
 8008fb2:	b97c      	cbnz	r4, 8008fd4 <__pow5mult+0x48>
 8008fb4:	2010      	movs	r0, #16
 8008fb6:	f7ff fd37 	bl	8008a28 <malloc>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	61f8      	str	r0, [r7, #28]
 8008fbe:	b928      	cbnz	r0, 8008fcc <__pow5mult+0x40>
 8008fc0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8009038 <__pow5mult+0xac>)
 8008fc6:	481d      	ldr	r0, [pc, #116]	@ (800903c <__pow5mult+0xb0>)
 8008fc8:	f001 fb38 	bl	800a63c <__assert_func>
 8008fcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fd0:	6004      	str	r4, [r0, #0]
 8008fd2:	60c4      	str	r4, [r0, #12]
 8008fd4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fd8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fdc:	b94c      	cbnz	r4, 8008ff2 <__pow5mult+0x66>
 8008fde:	f240 2171 	movw	r1, #625	@ 0x271
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	f7ff ff14 	bl	8008e10 <__i2b>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	4604      	mov	r4, r0
 8008fec:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ff0:	6003      	str	r3, [r0, #0]
 8008ff2:	f04f 0900 	mov.w	r9, #0
 8008ff6:	07eb      	lsls	r3, r5, #31
 8008ff8:	d50a      	bpl.n	8009010 <__pow5mult+0x84>
 8008ffa:	4631      	mov	r1, r6
 8008ffc:	4622      	mov	r2, r4
 8008ffe:	4638      	mov	r0, r7
 8009000:	f7ff ff1c 	bl	8008e3c <__multiply>
 8009004:	4680      	mov	r8, r0
 8009006:	4631      	mov	r1, r6
 8009008:	4638      	mov	r0, r7
 800900a:	f7ff fe03 	bl	8008c14 <_Bfree>
 800900e:	4646      	mov	r6, r8
 8009010:	106d      	asrs	r5, r5, #1
 8009012:	d00b      	beq.n	800902c <__pow5mult+0xa0>
 8009014:	6820      	ldr	r0, [r4, #0]
 8009016:	b938      	cbnz	r0, 8009028 <__pow5mult+0x9c>
 8009018:	4622      	mov	r2, r4
 800901a:	4621      	mov	r1, r4
 800901c:	4638      	mov	r0, r7
 800901e:	f7ff ff0d 	bl	8008e3c <__multiply>
 8009022:	6020      	str	r0, [r4, #0]
 8009024:	f8c0 9000 	str.w	r9, [r0]
 8009028:	4604      	mov	r4, r0
 800902a:	e7e4      	b.n	8008ff6 <__pow5mult+0x6a>
 800902c:	4630      	mov	r0, r6
 800902e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009032:	bf00      	nop
 8009034:	0800bcb0 	.word	0x0800bcb0
 8009038:	0800bbd4 	.word	0x0800bbd4
 800903c:	0800bc54 	.word	0x0800bc54

08009040 <__lshift>:
 8009040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009044:	460c      	mov	r4, r1
 8009046:	4607      	mov	r7, r0
 8009048:	4691      	mov	r9, r2
 800904a:	6923      	ldr	r3, [r4, #16]
 800904c:	6849      	ldr	r1, [r1, #4]
 800904e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009052:	68a3      	ldr	r3, [r4, #8]
 8009054:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009058:	f108 0601 	add.w	r6, r8, #1
 800905c:	42b3      	cmp	r3, r6
 800905e:	db0b      	blt.n	8009078 <__lshift+0x38>
 8009060:	4638      	mov	r0, r7
 8009062:	f7ff fd97 	bl	8008b94 <_Balloc>
 8009066:	4605      	mov	r5, r0
 8009068:	b948      	cbnz	r0, 800907e <__lshift+0x3e>
 800906a:	4602      	mov	r2, r0
 800906c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009070:	4b27      	ldr	r3, [pc, #156]	@ (8009110 <__lshift+0xd0>)
 8009072:	4828      	ldr	r0, [pc, #160]	@ (8009114 <__lshift+0xd4>)
 8009074:	f001 fae2 	bl	800a63c <__assert_func>
 8009078:	3101      	adds	r1, #1
 800907a:	005b      	lsls	r3, r3, #1
 800907c:	e7ee      	b.n	800905c <__lshift+0x1c>
 800907e:	2300      	movs	r3, #0
 8009080:	f100 0114 	add.w	r1, r0, #20
 8009084:	f100 0210 	add.w	r2, r0, #16
 8009088:	4618      	mov	r0, r3
 800908a:	4553      	cmp	r3, sl
 800908c:	db33      	blt.n	80090f6 <__lshift+0xb6>
 800908e:	6920      	ldr	r0, [r4, #16]
 8009090:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009094:	f104 0314 	add.w	r3, r4, #20
 8009098:	f019 091f 	ands.w	r9, r9, #31
 800909c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090a4:	d02b      	beq.n	80090fe <__lshift+0xbe>
 80090a6:	468a      	mov	sl, r1
 80090a8:	2200      	movs	r2, #0
 80090aa:	f1c9 0e20 	rsb	lr, r9, #32
 80090ae:	6818      	ldr	r0, [r3, #0]
 80090b0:	fa00 f009 	lsl.w	r0, r0, r9
 80090b4:	4310      	orrs	r0, r2
 80090b6:	f84a 0b04 	str.w	r0, [sl], #4
 80090ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80090be:	459c      	cmp	ip, r3
 80090c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80090c4:	d8f3      	bhi.n	80090ae <__lshift+0x6e>
 80090c6:	ebac 0304 	sub.w	r3, ip, r4
 80090ca:	3b15      	subs	r3, #21
 80090cc:	f023 0303 	bic.w	r3, r3, #3
 80090d0:	3304      	adds	r3, #4
 80090d2:	f104 0015 	add.w	r0, r4, #21
 80090d6:	4584      	cmp	ip, r0
 80090d8:	bf38      	it	cc
 80090da:	2304      	movcc	r3, #4
 80090dc:	50ca      	str	r2, [r1, r3]
 80090de:	b10a      	cbz	r2, 80090e4 <__lshift+0xa4>
 80090e0:	f108 0602 	add.w	r6, r8, #2
 80090e4:	3e01      	subs	r6, #1
 80090e6:	4638      	mov	r0, r7
 80090e8:	4621      	mov	r1, r4
 80090ea:	612e      	str	r6, [r5, #16]
 80090ec:	f7ff fd92 	bl	8008c14 <_Bfree>
 80090f0:	4628      	mov	r0, r5
 80090f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80090fa:	3301      	adds	r3, #1
 80090fc:	e7c5      	b.n	800908a <__lshift+0x4a>
 80090fe:	3904      	subs	r1, #4
 8009100:	f853 2b04 	ldr.w	r2, [r3], #4
 8009104:	459c      	cmp	ip, r3
 8009106:	f841 2f04 	str.w	r2, [r1, #4]!
 800910a:	d8f9      	bhi.n	8009100 <__lshift+0xc0>
 800910c:	e7ea      	b.n	80090e4 <__lshift+0xa4>
 800910e:	bf00      	nop
 8009110:	0800bc43 	.word	0x0800bc43
 8009114:	0800bc54 	.word	0x0800bc54

08009118 <__mcmp>:
 8009118:	4603      	mov	r3, r0
 800911a:	690a      	ldr	r2, [r1, #16]
 800911c:	6900      	ldr	r0, [r0, #16]
 800911e:	b530      	push	{r4, r5, lr}
 8009120:	1a80      	subs	r0, r0, r2
 8009122:	d10e      	bne.n	8009142 <__mcmp+0x2a>
 8009124:	3314      	adds	r3, #20
 8009126:	3114      	adds	r1, #20
 8009128:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800912c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009130:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009134:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009138:	4295      	cmp	r5, r2
 800913a:	d003      	beq.n	8009144 <__mcmp+0x2c>
 800913c:	d205      	bcs.n	800914a <__mcmp+0x32>
 800913e:	f04f 30ff 	mov.w	r0, #4294967295
 8009142:	bd30      	pop	{r4, r5, pc}
 8009144:	42a3      	cmp	r3, r4
 8009146:	d3f3      	bcc.n	8009130 <__mcmp+0x18>
 8009148:	e7fb      	b.n	8009142 <__mcmp+0x2a>
 800914a:	2001      	movs	r0, #1
 800914c:	e7f9      	b.n	8009142 <__mcmp+0x2a>
	...

08009150 <__mdiff>:
 8009150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	4689      	mov	r9, r1
 8009156:	4606      	mov	r6, r0
 8009158:	4611      	mov	r1, r2
 800915a:	4648      	mov	r0, r9
 800915c:	4614      	mov	r4, r2
 800915e:	f7ff ffdb 	bl	8009118 <__mcmp>
 8009162:	1e05      	subs	r5, r0, #0
 8009164:	d112      	bne.n	800918c <__mdiff+0x3c>
 8009166:	4629      	mov	r1, r5
 8009168:	4630      	mov	r0, r6
 800916a:	f7ff fd13 	bl	8008b94 <_Balloc>
 800916e:	4602      	mov	r2, r0
 8009170:	b928      	cbnz	r0, 800917e <__mdiff+0x2e>
 8009172:	f240 2137 	movw	r1, #567	@ 0x237
 8009176:	4b3e      	ldr	r3, [pc, #248]	@ (8009270 <__mdiff+0x120>)
 8009178:	483e      	ldr	r0, [pc, #248]	@ (8009274 <__mdiff+0x124>)
 800917a:	f001 fa5f 	bl	800a63c <__assert_func>
 800917e:	2301      	movs	r3, #1
 8009180:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009184:	4610      	mov	r0, r2
 8009186:	b003      	add	sp, #12
 8009188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800918c:	bfbc      	itt	lt
 800918e:	464b      	movlt	r3, r9
 8009190:	46a1      	movlt	r9, r4
 8009192:	4630      	mov	r0, r6
 8009194:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009198:	bfba      	itte	lt
 800919a:	461c      	movlt	r4, r3
 800919c:	2501      	movlt	r5, #1
 800919e:	2500      	movge	r5, #0
 80091a0:	f7ff fcf8 	bl	8008b94 <_Balloc>
 80091a4:	4602      	mov	r2, r0
 80091a6:	b918      	cbnz	r0, 80091b0 <__mdiff+0x60>
 80091a8:	f240 2145 	movw	r1, #581	@ 0x245
 80091ac:	4b30      	ldr	r3, [pc, #192]	@ (8009270 <__mdiff+0x120>)
 80091ae:	e7e3      	b.n	8009178 <__mdiff+0x28>
 80091b0:	f100 0b14 	add.w	fp, r0, #20
 80091b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091b8:	f109 0310 	add.w	r3, r9, #16
 80091bc:	60c5      	str	r5, [r0, #12]
 80091be:	f04f 0c00 	mov.w	ip, #0
 80091c2:	f109 0514 	add.w	r5, r9, #20
 80091c6:	46d9      	mov	r9, fp
 80091c8:	6926      	ldr	r6, [r4, #16]
 80091ca:	f104 0e14 	add.w	lr, r4, #20
 80091ce:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091d2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	9b01      	ldr	r3, [sp, #4]
 80091da:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091de:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091e2:	b281      	uxth	r1, r0
 80091e4:	9301      	str	r3, [sp, #4]
 80091e6:	fa1f f38a 	uxth.w	r3, sl
 80091ea:	1a5b      	subs	r3, r3, r1
 80091ec:	0c00      	lsrs	r0, r0, #16
 80091ee:	4463      	add	r3, ip
 80091f0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091f4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091fe:	4576      	cmp	r6, lr
 8009200:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009204:	f849 3b04 	str.w	r3, [r9], #4
 8009208:	d8e6      	bhi.n	80091d8 <__mdiff+0x88>
 800920a:	1b33      	subs	r3, r6, r4
 800920c:	3b15      	subs	r3, #21
 800920e:	f023 0303 	bic.w	r3, r3, #3
 8009212:	3415      	adds	r4, #21
 8009214:	3304      	adds	r3, #4
 8009216:	42a6      	cmp	r6, r4
 8009218:	bf38      	it	cc
 800921a:	2304      	movcc	r3, #4
 800921c:	441d      	add	r5, r3
 800921e:	445b      	add	r3, fp
 8009220:	461e      	mov	r6, r3
 8009222:	462c      	mov	r4, r5
 8009224:	4544      	cmp	r4, r8
 8009226:	d30e      	bcc.n	8009246 <__mdiff+0xf6>
 8009228:	f108 0103 	add.w	r1, r8, #3
 800922c:	1b49      	subs	r1, r1, r5
 800922e:	f021 0103 	bic.w	r1, r1, #3
 8009232:	3d03      	subs	r5, #3
 8009234:	45a8      	cmp	r8, r5
 8009236:	bf38      	it	cc
 8009238:	2100      	movcc	r1, #0
 800923a:	440b      	add	r3, r1
 800923c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009240:	b199      	cbz	r1, 800926a <__mdiff+0x11a>
 8009242:	6117      	str	r7, [r2, #16]
 8009244:	e79e      	b.n	8009184 <__mdiff+0x34>
 8009246:	46e6      	mov	lr, ip
 8009248:	f854 1b04 	ldr.w	r1, [r4], #4
 800924c:	fa1f fc81 	uxth.w	ip, r1
 8009250:	44f4      	add	ip, lr
 8009252:	0c08      	lsrs	r0, r1, #16
 8009254:	4471      	add	r1, lr
 8009256:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800925a:	b289      	uxth	r1, r1
 800925c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009260:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009264:	f846 1b04 	str.w	r1, [r6], #4
 8009268:	e7dc      	b.n	8009224 <__mdiff+0xd4>
 800926a:	3f01      	subs	r7, #1
 800926c:	e7e6      	b.n	800923c <__mdiff+0xec>
 800926e:	bf00      	nop
 8009270:	0800bc43 	.word	0x0800bc43
 8009274:	0800bc54 	.word	0x0800bc54

08009278 <__ulp>:
 8009278:	4b0e      	ldr	r3, [pc, #56]	@ (80092b4 <__ulp+0x3c>)
 800927a:	400b      	ands	r3, r1
 800927c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009280:	2b00      	cmp	r3, #0
 8009282:	dc08      	bgt.n	8009296 <__ulp+0x1e>
 8009284:	425b      	negs	r3, r3
 8009286:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800928a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800928e:	da04      	bge.n	800929a <__ulp+0x22>
 8009290:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009294:	4113      	asrs	r3, r2
 8009296:	2200      	movs	r2, #0
 8009298:	e008      	b.n	80092ac <__ulp+0x34>
 800929a:	f1a2 0314 	sub.w	r3, r2, #20
 800929e:	2b1e      	cmp	r3, #30
 80092a0:	bfd6      	itet	le
 80092a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80092a6:	2201      	movgt	r2, #1
 80092a8:	40da      	lsrle	r2, r3
 80092aa:	2300      	movs	r3, #0
 80092ac:	4619      	mov	r1, r3
 80092ae:	4610      	mov	r0, r2
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	7ff00000 	.word	0x7ff00000

080092b8 <__b2d>:
 80092b8:	6902      	ldr	r2, [r0, #16]
 80092ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092bc:	f100 0614 	add.w	r6, r0, #20
 80092c0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80092c4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80092c8:	4f1e      	ldr	r7, [pc, #120]	@ (8009344 <__b2d+0x8c>)
 80092ca:	4620      	mov	r0, r4
 80092cc:	f7ff fd54 	bl	8008d78 <__hi0bits>
 80092d0:	4603      	mov	r3, r0
 80092d2:	f1c0 0020 	rsb	r0, r0, #32
 80092d6:	2b0a      	cmp	r3, #10
 80092d8:	f1a2 0504 	sub.w	r5, r2, #4
 80092dc:	6008      	str	r0, [r1, #0]
 80092de:	dc12      	bgt.n	8009306 <__b2d+0x4e>
 80092e0:	42ae      	cmp	r6, r5
 80092e2:	bf2c      	ite	cs
 80092e4:	2200      	movcs	r2, #0
 80092e6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80092ea:	f1c3 0c0b 	rsb	ip, r3, #11
 80092ee:	3315      	adds	r3, #21
 80092f0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80092f4:	fa04 f303 	lsl.w	r3, r4, r3
 80092f8:	fa22 f20c 	lsr.w	r2, r2, ip
 80092fc:	ea4e 0107 	orr.w	r1, lr, r7
 8009300:	431a      	orrs	r2, r3
 8009302:	4610      	mov	r0, r2
 8009304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009306:	42ae      	cmp	r6, r5
 8009308:	bf36      	itet	cc
 800930a:	f1a2 0508 	subcc.w	r5, r2, #8
 800930e:	2200      	movcs	r2, #0
 8009310:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009314:	3b0b      	subs	r3, #11
 8009316:	d012      	beq.n	800933e <__b2d+0x86>
 8009318:	f1c3 0720 	rsb	r7, r3, #32
 800931c:	fa22 f107 	lsr.w	r1, r2, r7
 8009320:	409c      	lsls	r4, r3
 8009322:	430c      	orrs	r4, r1
 8009324:	42b5      	cmp	r5, r6
 8009326:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800932a:	bf94      	ite	ls
 800932c:	2400      	movls	r4, #0
 800932e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009332:	409a      	lsls	r2, r3
 8009334:	40fc      	lsrs	r4, r7
 8009336:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800933a:	4322      	orrs	r2, r4
 800933c:	e7e1      	b.n	8009302 <__b2d+0x4a>
 800933e:	ea44 0107 	orr.w	r1, r4, r7
 8009342:	e7de      	b.n	8009302 <__b2d+0x4a>
 8009344:	3ff00000 	.word	0x3ff00000

08009348 <__d2b>:
 8009348:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800934c:	2101      	movs	r1, #1
 800934e:	4690      	mov	r8, r2
 8009350:	4699      	mov	r9, r3
 8009352:	9e08      	ldr	r6, [sp, #32]
 8009354:	f7ff fc1e 	bl	8008b94 <_Balloc>
 8009358:	4604      	mov	r4, r0
 800935a:	b930      	cbnz	r0, 800936a <__d2b+0x22>
 800935c:	4602      	mov	r2, r0
 800935e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009362:	4b23      	ldr	r3, [pc, #140]	@ (80093f0 <__d2b+0xa8>)
 8009364:	4823      	ldr	r0, [pc, #140]	@ (80093f4 <__d2b+0xac>)
 8009366:	f001 f969 	bl	800a63c <__assert_func>
 800936a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800936e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009372:	b10d      	cbz	r5, 8009378 <__d2b+0x30>
 8009374:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009378:	9301      	str	r3, [sp, #4]
 800937a:	f1b8 0300 	subs.w	r3, r8, #0
 800937e:	d024      	beq.n	80093ca <__d2b+0x82>
 8009380:	4668      	mov	r0, sp
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	f7ff fd17 	bl	8008db6 <__lo0bits>
 8009388:	e9dd 1200 	ldrd	r1, r2, [sp]
 800938c:	b1d8      	cbz	r0, 80093c6 <__d2b+0x7e>
 800938e:	f1c0 0320 	rsb	r3, r0, #32
 8009392:	fa02 f303 	lsl.w	r3, r2, r3
 8009396:	430b      	orrs	r3, r1
 8009398:	40c2      	lsrs	r2, r0
 800939a:	6163      	str	r3, [r4, #20]
 800939c:	9201      	str	r2, [sp, #4]
 800939e:	9b01      	ldr	r3, [sp, #4]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	bf0c      	ite	eq
 80093a4:	2201      	moveq	r2, #1
 80093a6:	2202      	movne	r2, #2
 80093a8:	61a3      	str	r3, [r4, #24]
 80093aa:	6122      	str	r2, [r4, #16]
 80093ac:	b1ad      	cbz	r5, 80093da <__d2b+0x92>
 80093ae:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093b2:	4405      	add	r5, r0
 80093b4:	6035      	str	r5, [r6, #0]
 80093b6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093bc:	6018      	str	r0, [r3, #0]
 80093be:	4620      	mov	r0, r4
 80093c0:	b002      	add	sp, #8
 80093c2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80093c6:	6161      	str	r1, [r4, #20]
 80093c8:	e7e9      	b.n	800939e <__d2b+0x56>
 80093ca:	a801      	add	r0, sp, #4
 80093cc:	f7ff fcf3 	bl	8008db6 <__lo0bits>
 80093d0:	9b01      	ldr	r3, [sp, #4]
 80093d2:	2201      	movs	r2, #1
 80093d4:	6163      	str	r3, [r4, #20]
 80093d6:	3020      	adds	r0, #32
 80093d8:	e7e7      	b.n	80093aa <__d2b+0x62>
 80093da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093e2:	6030      	str	r0, [r6, #0]
 80093e4:	6918      	ldr	r0, [r3, #16]
 80093e6:	f7ff fcc7 	bl	8008d78 <__hi0bits>
 80093ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093ee:	e7e4      	b.n	80093ba <__d2b+0x72>
 80093f0:	0800bc43 	.word	0x0800bc43
 80093f4:	0800bc54 	.word	0x0800bc54

080093f8 <__ratio>:
 80093f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093fc:	b085      	sub	sp, #20
 80093fe:	e9cd 1000 	strd	r1, r0, [sp]
 8009402:	a902      	add	r1, sp, #8
 8009404:	f7ff ff58 	bl	80092b8 <__b2d>
 8009408:	468b      	mov	fp, r1
 800940a:	4606      	mov	r6, r0
 800940c:	460f      	mov	r7, r1
 800940e:	9800      	ldr	r0, [sp, #0]
 8009410:	a903      	add	r1, sp, #12
 8009412:	f7ff ff51 	bl	80092b8 <__b2d>
 8009416:	460d      	mov	r5, r1
 8009418:	9b01      	ldr	r3, [sp, #4]
 800941a:	4689      	mov	r9, r1
 800941c:	6919      	ldr	r1, [r3, #16]
 800941e:	9b00      	ldr	r3, [sp, #0]
 8009420:	4604      	mov	r4, r0
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	4630      	mov	r0, r6
 8009426:	1ac9      	subs	r1, r1, r3
 8009428:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800942c:	1a9b      	subs	r3, r3, r2
 800942e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009432:	2b00      	cmp	r3, #0
 8009434:	bfcd      	iteet	gt
 8009436:	463a      	movgt	r2, r7
 8009438:	462a      	movle	r2, r5
 800943a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800943e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009442:	bfd8      	it	le
 8009444:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009448:	464b      	mov	r3, r9
 800944a:	4622      	mov	r2, r4
 800944c:	4659      	mov	r1, fp
 800944e:	f7f7 f96d 	bl	800072c <__aeabi_ddiv>
 8009452:	b005      	add	sp, #20
 8009454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009458 <__copybits>:
 8009458:	3901      	subs	r1, #1
 800945a:	b570      	push	{r4, r5, r6, lr}
 800945c:	1149      	asrs	r1, r1, #5
 800945e:	6914      	ldr	r4, [r2, #16]
 8009460:	3101      	adds	r1, #1
 8009462:	f102 0314 	add.w	r3, r2, #20
 8009466:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800946a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800946e:	1f05      	subs	r5, r0, #4
 8009470:	42a3      	cmp	r3, r4
 8009472:	d30c      	bcc.n	800948e <__copybits+0x36>
 8009474:	1aa3      	subs	r3, r4, r2
 8009476:	3b11      	subs	r3, #17
 8009478:	f023 0303 	bic.w	r3, r3, #3
 800947c:	3211      	adds	r2, #17
 800947e:	42a2      	cmp	r2, r4
 8009480:	bf88      	it	hi
 8009482:	2300      	movhi	r3, #0
 8009484:	4418      	add	r0, r3
 8009486:	2300      	movs	r3, #0
 8009488:	4288      	cmp	r0, r1
 800948a:	d305      	bcc.n	8009498 <__copybits+0x40>
 800948c:	bd70      	pop	{r4, r5, r6, pc}
 800948e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009492:	f845 6f04 	str.w	r6, [r5, #4]!
 8009496:	e7eb      	b.n	8009470 <__copybits+0x18>
 8009498:	f840 3b04 	str.w	r3, [r0], #4
 800949c:	e7f4      	b.n	8009488 <__copybits+0x30>

0800949e <__any_on>:
 800949e:	f100 0214 	add.w	r2, r0, #20
 80094a2:	6900      	ldr	r0, [r0, #16]
 80094a4:	114b      	asrs	r3, r1, #5
 80094a6:	4298      	cmp	r0, r3
 80094a8:	b510      	push	{r4, lr}
 80094aa:	db11      	blt.n	80094d0 <__any_on+0x32>
 80094ac:	dd0a      	ble.n	80094c4 <__any_on+0x26>
 80094ae:	f011 011f 	ands.w	r1, r1, #31
 80094b2:	d007      	beq.n	80094c4 <__any_on+0x26>
 80094b4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094b8:	fa24 f001 	lsr.w	r0, r4, r1
 80094bc:	fa00 f101 	lsl.w	r1, r0, r1
 80094c0:	428c      	cmp	r4, r1
 80094c2:	d10b      	bne.n	80094dc <__any_on+0x3e>
 80094c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d803      	bhi.n	80094d4 <__any_on+0x36>
 80094cc:	2000      	movs	r0, #0
 80094ce:	bd10      	pop	{r4, pc}
 80094d0:	4603      	mov	r3, r0
 80094d2:	e7f7      	b.n	80094c4 <__any_on+0x26>
 80094d4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094d8:	2900      	cmp	r1, #0
 80094da:	d0f5      	beq.n	80094c8 <__any_on+0x2a>
 80094dc:	2001      	movs	r0, #1
 80094de:	e7f6      	b.n	80094ce <__any_on+0x30>

080094e0 <sulp>:
 80094e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e4:	460f      	mov	r7, r1
 80094e6:	4690      	mov	r8, r2
 80094e8:	f7ff fec6 	bl	8009278 <__ulp>
 80094ec:	4604      	mov	r4, r0
 80094ee:	460d      	mov	r5, r1
 80094f0:	f1b8 0f00 	cmp.w	r8, #0
 80094f4:	d011      	beq.n	800951a <sulp+0x3a>
 80094f6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80094fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094fe:	2b00      	cmp	r3, #0
 8009500:	dd0b      	ble.n	800951a <sulp+0x3a>
 8009502:	2400      	movs	r4, #0
 8009504:	051b      	lsls	r3, r3, #20
 8009506:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800950a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800950e:	4622      	mov	r2, r4
 8009510:	462b      	mov	r3, r5
 8009512:	f7f6 ffe1 	bl	80004d8 <__aeabi_dmul>
 8009516:	4604      	mov	r4, r0
 8009518:	460d      	mov	r5, r1
 800951a:	4620      	mov	r0, r4
 800951c:	4629      	mov	r1, r5
 800951e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009522:	0000      	movs	r0, r0
 8009524:	0000      	movs	r0, r0
	...

08009528 <_strtod_l>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	b09f      	sub	sp, #124	@ 0x7c
 800952e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009530:	2200      	movs	r2, #0
 8009532:	460c      	mov	r4, r1
 8009534:	921a      	str	r2, [sp, #104]	@ 0x68
 8009536:	f04f 0a00 	mov.w	sl, #0
 800953a:	f04f 0b00 	mov.w	fp, #0
 800953e:	460a      	mov	r2, r1
 8009540:	9005      	str	r0, [sp, #20]
 8009542:	9219      	str	r2, [sp, #100]	@ 0x64
 8009544:	7811      	ldrb	r1, [r2, #0]
 8009546:	292b      	cmp	r1, #43	@ 0x2b
 8009548:	d048      	beq.n	80095dc <_strtod_l+0xb4>
 800954a:	d836      	bhi.n	80095ba <_strtod_l+0x92>
 800954c:	290d      	cmp	r1, #13
 800954e:	d830      	bhi.n	80095b2 <_strtod_l+0x8a>
 8009550:	2908      	cmp	r1, #8
 8009552:	d830      	bhi.n	80095b6 <_strtod_l+0x8e>
 8009554:	2900      	cmp	r1, #0
 8009556:	d039      	beq.n	80095cc <_strtod_l+0xa4>
 8009558:	2200      	movs	r2, #0
 800955a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800955c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800955e:	782a      	ldrb	r2, [r5, #0]
 8009560:	2a30      	cmp	r2, #48	@ 0x30
 8009562:	f040 80b1 	bne.w	80096c8 <_strtod_l+0x1a0>
 8009566:	786a      	ldrb	r2, [r5, #1]
 8009568:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800956c:	2a58      	cmp	r2, #88	@ 0x58
 800956e:	d16c      	bne.n	800964a <_strtod_l+0x122>
 8009570:	9302      	str	r3, [sp, #8]
 8009572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009574:	4a8e      	ldr	r2, [pc, #568]	@ (80097b0 <_strtod_l+0x288>)
 8009576:	9301      	str	r3, [sp, #4]
 8009578:	ab1a      	add	r3, sp, #104	@ 0x68
 800957a:	9300      	str	r3, [sp, #0]
 800957c:	9805      	ldr	r0, [sp, #20]
 800957e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009580:	a919      	add	r1, sp, #100	@ 0x64
 8009582:	f001 f8f5 	bl	800a770 <__gethex>
 8009586:	f010 060f 	ands.w	r6, r0, #15
 800958a:	4604      	mov	r4, r0
 800958c:	d005      	beq.n	800959a <_strtod_l+0x72>
 800958e:	2e06      	cmp	r6, #6
 8009590:	d126      	bne.n	80095e0 <_strtod_l+0xb8>
 8009592:	2300      	movs	r3, #0
 8009594:	3501      	adds	r5, #1
 8009596:	9519      	str	r5, [sp, #100]	@ 0x64
 8009598:	930b      	str	r3, [sp, #44]	@ 0x2c
 800959a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800959c:	2b00      	cmp	r3, #0
 800959e:	f040 8584 	bne.w	800a0aa <_strtod_l+0xb82>
 80095a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095a4:	b1bb      	cbz	r3, 80095d6 <_strtod_l+0xae>
 80095a6:	4650      	mov	r0, sl
 80095a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80095ac:	b01f      	add	sp, #124	@ 0x7c
 80095ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b2:	2920      	cmp	r1, #32
 80095b4:	d1d0      	bne.n	8009558 <_strtod_l+0x30>
 80095b6:	3201      	adds	r2, #1
 80095b8:	e7c3      	b.n	8009542 <_strtod_l+0x1a>
 80095ba:	292d      	cmp	r1, #45	@ 0x2d
 80095bc:	d1cc      	bne.n	8009558 <_strtod_l+0x30>
 80095be:	2101      	movs	r1, #1
 80095c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095c2:	1c51      	adds	r1, r2, #1
 80095c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80095c6:	7852      	ldrb	r2, [r2, #1]
 80095c8:	2a00      	cmp	r2, #0
 80095ca:	d1c7      	bne.n	800955c <_strtod_l+0x34>
 80095cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f040 8568 	bne.w	800a0a6 <_strtod_l+0xb7e>
 80095d6:	4650      	mov	r0, sl
 80095d8:	4659      	mov	r1, fp
 80095da:	e7e7      	b.n	80095ac <_strtod_l+0x84>
 80095dc:	2100      	movs	r1, #0
 80095de:	e7ef      	b.n	80095c0 <_strtod_l+0x98>
 80095e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095e2:	b13a      	cbz	r2, 80095f4 <_strtod_l+0xcc>
 80095e4:	2135      	movs	r1, #53	@ 0x35
 80095e6:	a81c      	add	r0, sp, #112	@ 0x70
 80095e8:	f7ff ff36 	bl	8009458 <__copybits>
 80095ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095ee:	9805      	ldr	r0, [sp, #20]
 80095f0:	f7ff fb10 	bl	8008c14 <_Bfree>
 80095f4:	3e01      	subs	r6, #1
 80095f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80095f8:	2e04      	cmp	r6, #4
 80095fa:	d806      	bhi.n	800960a <_strtod_l+0xe2>
 80095fc:	e8df f006 	tbb	[pc, r6]
 8009600:	201d0314 	.word	0x201d0314
 8009604:	14          	.byte	0x14
 8009605:	00          	.byte	0x00
 8009606:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800960a:	05e1      	lsls	r1, r4, #23
 800960c:	bf48      	it	mi
 800960e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009612:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009616:	0d1b      	lsrs	r3, r3, #20
 8009618:	051b      	lsls	r3, r3, #20
 800961a:	2b00      	cmp	r3, #0
 800961c:	d1bd      	bne.n	800959a <_strtod_l+0x72>
 800961e:	f7fe fb1d 	bl	8007c5c <__errno>
 8009622:	2322      	movs	r3, #34	@ 0x22
 8009624:	6003      	str	r3, [r0, #0]
 8009626:	e7b8      	b.n	800959a <_strtod_l+0x72>
 8009628:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800962c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009630:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009634:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009638:	e7e7      	b.n	800960a <_strtod_l+0xe2>
 800963a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80097b4 <_strtod_l+0x28c>
 800963e:	e7e4      	b.n	800960a <_strtod_l+0xe2>
 8009640:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009644:	f04f 3aff 	mov.w	sl, #4294967295
 8009648:	e7df      	b.n	800960a <_strtod_l+0xe2>
 800964a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800964c:	1c5a      	adds	r2, r3, #1
 800964e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009650:	785b      	ldrb	r3, [r3, #1]
 8009652:	2b30      	cmp	r3, #48	@ 0x30
 8009654:	d0f9      	beq.n	800964a <_strtod_l+0x122>
 8009656:	2b00      	cmp	r3, #0
 8009658:	d09f      	beq.n	800959a <_strtod_l+0x72>
 800965a:	2301      	movs	r3, #1
 800965c:	9309      	str	r3, [sp, #36]	@ 0x24
 800965e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009660:	220a      	movs	r2, #10
 8009662:	930c      	str	r3, [sp, #48]	@ 0x30
 8009664:	2300      	movs	r3, #0
 8009666:	461f      	mov	r7, r3
 8009668:	9308      	str	r3, [sp, #32]
 800966a:	930a      	str	r3, [sp, #40]	@ 0x28
 800966c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800966e:	7805      	ldrb	r5, [r0, #0]
 8009670:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009674:	b2d9      	uxtb	r1, r3
 8009676:	2909      	cmp	r1, #9
 8009678:	d928      	bls.n	80096cc <_strtod_l+0x1a4>
 800967a:	2201      	movs	r2, #1
 800967c:	494e      	ldr	r1, [pc, #312]	@ (80097b8 <_strtod_l+0x290>)
 800967e:	f7fe fa90 	bl	8007ba2 <strncmp>
 8009682:	2800      	cmp	r0, #0
 8009684:	d032      	beq.n	80096ec <_strtod_l+0x1c4>
 8009686:	2000      	movs	r0, #0
 8009688:	462a      	mov	r2, r5
 800968a:	4681      	mov	r9, r0
 800968c:	463d      	mov	r5, r7
 800968e:	4603      	mov	r3, r0
 8009690:	2a65      	cmp	r2, #101	@ 0x65
 8009692:	d001      	beq.n	8009698 <_strtod_l+0x170>
 8009694:	2a45      	cmp	r2, #69	@ 0x45
 8009696:	d114      	bne.n	80096c2 <_strtod_l+0x19a>
 8009698:	b91d      	cbnz	r5, 80096a2 <_strtod_l+0x17a>
 800969a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800969c:	4302      	orrs	r2, r0
 800969e:	d095      	beq.n	80095cc <_strtod_l+0xa4>
 80096a0:	2500      	movs	r5, #0
 80096a2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80096a4:	1c62      	adds	r2, r4, #1
 80096a6:	9219      	str	r2, [sp, #100]	@ 0x64
 80096a8:	7862      	ldrb	r2, [r4, #1]
 80096aa:	2a2b      	cmp	r2, #43	@ 0x2b
 80096ac:	d077      	beq.n	800979e <_strtod_l+0x276>
 80096ae:	2a2d      	cmp	r2, #45	@ 0x2d
 80096b0:	d07b      	beq.n	80097aa <_strtod_l+0x282>
 80096b2:	f04f 0c00 	mov.w	ip, #0
 80096b6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80096ba:	2909      	cmp	r1, #9
 80096bc:	f240 8082 	bls.w	80097c4 <_strtod_l+0x29c>
 80096c0:	9419      	str	r4, [sp, #100]	@ 0x64
 80096c2:	f04f 0800 	mov.w	r8, #0
 80096c6:	e0a2      	b.n	800980e <_strtod_l+0x2e6>
 80096c8:	2300      	movs	r3, #0
 80096ca:	e7c7      	b.n	800965c <_strtod_l+0x134>
 80096cc:	2f08      	cmp	r7, #8
 80096ce:	bfd5      	itete	le
 80096d0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80096d2:	9908      	ldrgt	r1, [sp, #32]
 80096d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80096d8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80096dc:	f100 0001 	add.w	r0, r0, #1
 80096e0:	bfd4      	ite	le
 80096e2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80096e4:	9308      	strgt	r3, [sp, #32]
 80096e6:	3701      	adds	r7, #1
 80096e8:	9019      	str	r0, [sp, #100]	@ 0x64
 80096ea:	e7bf      	b.n	800966c <_strtod_l+0x144>
 80096ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096ee:	1c5a      	adds	r2, r3, #1
 80096f0:	9219      	str	r2, [sp, #100]	@ 0x64
 80096f2:	785a      	ldrb	r2, [r3, #1]
 80096f4:	b37f      	cbz	r7, 8009756 <_strtod_l+0x22e>
 80096f6:	4681      	mov	r9, r0
 80096f8:	463d      	mov	r5, r7
 80096fa:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096fe:	2b09      	cmp	r3, #9
 8009700:	d912      	bls.n	8009728 <_strtod_l+0x200>
 8009702:	2301      	movs	r3, #1
 8009704:	e7c4      	b.n	8009690 <_strtod_l+0x168>
 8009706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009708:	3001      	adds	r0, #1
 800970a:	1c5a      	adds	r2, r3, #1
 800970c:	9219      	str	r2, [sp, #100]	@ 0x64
 800970e:	785a      	ldrb	r2, [r3, #1]
 8009710:	2a30      	cmp	r2, #48	@ 0x30
 8009712:	d0f8      	beq.n	8009706 <_strtod_l+0x1de>
 8009714:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009718:	2b08      	cmp	r3, #8
 800971a:	f200 84cb 	bhi.w	800a0b4 <_strtod_l+0xb8c>
 800971e:	4681      	mov	r9, r0
 8009720:	2000      	movs	r0, #0
 8009722:	4605      	mov	r5, r0
 8009724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009726:	930c      	str	r3, [sp, #48]	@ 0x30
 8009728:	3a30      	subs	r2, #48	@ 0x30
 800972a:	f100 0301 	add.w	r3, r0, #1
 800972e:	d02a      	beq.n	8009786 <_strtod_l+0x25e>
 8009730:	4499      	add	r9, r3
 8009732:	210a      	movs	r1, #10
 8009734:	462b      	mov	r3, r5
 8009736:	eb00 0c05 	add.w	ip, r0, r5
 800973a:	4563      	cmp	r3, ip
 800973c:	d10d      	bne.n	800975a <_strtod_l+0x232>
 800973e:	1c69      	adds	r1, r5, #1
 8009740:	4401      	add	r1, r0
 8009742:	4428      	add	r0, r5
 8009744:	2808      	cmp	r0, #8
 8009746:	dc16      	bgt.n	8009776 <_strtod_l+0x24e>
 8009748:	230a      	movs	r3, #10
 800974a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800974c:	fb03 2300 	mla	r3, r3, r0, r2
 8009750:	930a      	str	r3, [sp, #40]	@ 0x28
 8009752:	2300      	movs	r3, #0
 8009754:	e018      	b.n	8009788 <_strtod_l+0x260>
 8009756:	4638      	mov	r0, r7
 8009758:	e7da      	b.n	8009710 <_strtod_l+0x1e8>
 800975a:	2b08      	cmp	r3, #8
 800975c:	f103 0301 	add.w	r3, r3, #1
 8009760:	dc03      	bgt.n	800976a <_strtod_l+0x242>
 8009762:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009764:	434e      	muls	r6, r1
 8009766:	960a      	str	r6, [sp, #40]	@ 0x28
 8009768:	e7e7      	b.n	800973a <_strtod_l+0x212>
 800976a:	2b10      	cmp	r3, #16
 800976c:	bfde      	ittt	le
 800976e:	9e08      	ldrle	r6, [sp, #32]
 8009770:	434e      	mulle	r6, r1
 8009772:	9608      	strle	r6, [sp, #32]
 8009774:	e7e1      	b.n	800973a <_strtod_l+0x212>
 8009776:	280f      	cmp	r0, #15
 8009778:	dceb      	bgt.n	8009752 <_strtod_l+0x22a>
 800977a:	230a      	movs	r3, #10
 800977c:	9808      	ldr	r0, [sp, #32]
 800977e:	fb03 2300 	mla	r3, r3, r0, r2
 8009782:	9308      	str	r3, [sp, #32]
 8009784:	e7e5      	b.n	8009752 <_strtod_l+0x22a>
 8009786:	4629      	mov	r1, r5
 8009788:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800978a:	460d      	mov	r5, r1
 800978c:	1c50      	adds	r0, r2, #1
 800978e:	9019      	str	r0, [sp, #100]	@ 0x64
 8009790:	7852      	ldrb	r2, [r2, #1]
 8009792:	4618      	mov	r0, r3
 8009794:	e7b1      	b.n	80096fa <_strtod_l+0x1d2>
 8009796:	f04f 0900 	mov.w	r9, #0
 800979a:	2301      	movs	r3, #1
 800979c:	e77d      	b.n	800969a <_strtod_l+0x172>
 800979e:	f04f 0c00 	mov.w	ip, #0
 80097a2:	1ca2      	adds	r2, r4, #2
 80097a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80097a6:	78a2      	ldrb	r2, [r4, #2]
 80097a8:	e785      	b.n	80096b6 <_strtod_l+0x18e>
 80097aa:	f04f 0c01 	mov.w	ip, #1
 80097ae:	e7f8      	b.n	80097a2 <_strtod_l+0x27a>
 80097b0:	0800bdc8 	.word	0x0800bdc8
 80097b4:	7ff00000 	.word	0x7ff00000
 80097b8:	0800bdb0 	.word	0x0800bdb0
 80097bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097be:	1c51      	adds	r1, r2, #1
 80097c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80097c2:	7852      	ldrb	r2, [r2, #1]
 80097c4:	2a30      	cmp	r2, #48	@ 0x30
 80097c6:	d0f9      	beq.n	80097bc <_strtod_l+0x294>
 80097c8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80097cc:	2908      	cmp	r1, #8
 80097ce:	f63f af78 	bhi.w	80096c2 <_strtod_l+0x19a>
 80097d2:	f04f 080a 	mov.w	r8, #10
 80097d6:	3a30      	subs	r2, #48	@ 0x30
 80097d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80097da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097dc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80097de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097e0:	1c56      	adds	r6, r2, #1
 80097e2:	9619      	str	r6, [sp, #100]	@ 0x64
 80097e4:	7852      	ldrb	r2, [r2, #1]
 80097e6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80097ea:	f1be 0f09 	cmp.w	lr, #9
 80097ee:	d939      	bls.n	8009864 <_strtod_l+0x33c>
 80097f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80097f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097f6:	1a76      	subs	r6, r6, r1
 80097f8:	2e08      	cmp	r6, #8
 80097fa:	dc03      	bgt.n	8009804 <_strtod_l+0x2dc>
 80097fc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097fe:	4588      	cmp	r8, r1
 8009800:	bfa8      	it	ge
 8009802:	4688      	movge	r8, r1
 8009804:	f1bc 0f00 	cmp.w	ip, #0
 8009808:	d001      	beq.n	800980e <_strtod_l+0x2e6>
 800980a:	f1c8 0800 	rsb	r8, r8, #0
 800980e:	2d00      	cmp	r5, #0
 8009810:	d14e      	bne.n	80098b0 <_strtod_l+0x388>
 8009812:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009814:	4308      	orrs	r0, r1
 8009816:	f47f aec0 	bne.w	800959a <_strtod_l+0x72>
 800981a:	2b00      	cmp	r3, #0
 800981c:	f47f aed6 	bne.w	80095cc <_strtod_l+0xa4>
 8009820:	2a69      	cmp	r2, #105	@ 0x69
 8009822:	d028      	beq.n	8009876 <_strtod_l+0x34e>
 8009824:	dc25      	bgt.n	8009872 <_strtod_l+0x34a>
 8009826:	2a49      	cmp	r2, #73	@ 0x49
 8009828:	d025      	beq.n	8009876 <_strtod_l+0x34e>
 800982a:	2a4e      	cmp	r2, #78	@ 0x4e
 800982c:	f47f aece 	bne.w	80095cc <_strtod_l+0xa4>
 8009830:	499a      	ldr	r1, [pc, #616]	@ (8009a9c <_strtod_l+0x574>)
 8009832:	a819      	add	r0, sp, #100	@ 0x64
 8009834:	f001 f9be 	bl	800abb4 <__match>
 8009838:	2800      	cmp	r0, #0
 800983a:	f43f aec7 	beq.w	80095cc <_strtod_l+0xa4>
 800983e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	2b28      	cmp	r3, #40	@ 0x28
 8009844:	d12e      	bne.n	80098a4 <_strtod_l+0x37c>
 8009846:	4996      	ldr	r1, [pc, #600]	@ (8009aa0 <_strtod_l+0x578>)
 8009848:	aa1c      	add	r2, sp, #112	@ 0x70
 800984a:	a819      	add	r0, sp, #100	@ 0x64
 800984c:	f001 f9c6 	bl	800abdc <__hexnan>
 8009850:	2805      	cmp	r0, #5
 8009852:	d127      	bne.n	80098a4 <_strtod_l+0x37c>
 8009854:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009856:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800985a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800985e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009862:	e69a      	b.n	800959a <_strtod_l+0x72>
 8009864:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009866:	fb08 2101 	mla	r1, r8, r1, r2
 800986a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800986e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009870:	e7b5      	b.n	80097de <_strtod_l+0x2b6>
 8009872:	2a6e      	cmp	r2, #110	@ 0x6e
 8009874:	e7da      	b.n	800982c <_strtod_l+0x304>
 8009876:	498b      	ldr	r1, [pc, #556]	@ (8009aa4 <_strtod_l+0x57c>)
 8009878:	a819      	add	r0, sp, #100	@ 0x64
 800987a:	f001 f99b 	bl	800abb4 <__match>
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f aea4 	beq.w	80095cc <_strtod_l+0xa4>
 8009884:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009886:	4988      	ldr	r1, [pc, #544]	@ (8009aa8 <_strtod_l+0x580>)
 8009888:	3b01      	subs	r3, #1
 800988a:	a819      	add	r0, sp, #100	@ 0x64
 800988c:	9319      	str	r3, [sp, #100]	@ 0x64
 800988e:	f001 f991 	bl	800abb4 <__match>
 8009892:	b910      	cbnz	r0, 800989a <_strtod_l+0x372>
 8009894:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009896:	3301      	adds	r3, #1
 8009898:	9319      	str	r3, [sp, #100]	@ 0x64
 800989a:	f04f 0a00 	mov.w	sl, #0
 800989e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8009aac <_strtod_l+0x584>
 80098a2:	e67a      	b.n	800959a <_strtod_l+0x72>
 80098a4:	4882      	ldr	r0, [pc, #520]	@ (8009ab0 <_strtod_l+0x588>)
 80098a6:	f000 fec3 	bl	800a630 <nan>
 80098aa:	4682      	mov	sl, r0
 80098ac:	468b      	mov	fp, r1
 80098ae:	e674      	b.n	800959a <_strtod_l+0x72>
 80098b0:	eba8 0309 	sub.w	r3, r8, r9
 80098b4:	2f00      	cmp	r7, #0
 80098b6:	bf08      	it	eq
 80098b8:	462f      	moveq	r7, r5
 80098ba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80098bc:	2d10      	cmp	r5, #16
 80098be:	462c      	mov	r4, r5
 80098c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80098c2:	bfa8      	it	ge
 80098c4:	2410      	movge	r4, #16
 80098c6:	f7f6 fd8d 	bl	80003e4 <__aeabi_ui2d>
 80098ca:	2d09      	cmp	r5, #9
 80098cc:	4682      	mov	sl, r0
 80098ce:	468b      	mov	fp, r1
 80098d0:	dc11      	bgt.n	80098f6 <_strtod_l+0x3ce>
 80098d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	f43f ae60 	beq.w	800959a <_strtod_l+0x72>
 80098da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098dc:	dd76      	ble.n	80099cc <_strtod_l+0x4a4>
 80098de:	2b16      	cmp	r3, #22
 80098e0:	dc5d      	bgt.n	800999e <_strtod_l+0x476>
 80098e2:	4974      	ldr	r1, [pc, #464]	@ (8009ab4 <_strtod_l+0x58c>)
 80098e4:	4652      	mov	r2, sl
 80098e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098ea:	465b      	mov	r3, fp
 80098ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098f0:	f7f6 fdf2 	bl	80004d8 <__aeabi_dmul>
 80098f4:	e7d9      	b.n	80098aa <_strtod_l+0x382>
 80098f6:	4b6f      	ldr	r3, [pc, #444]	@ (8009ab4 <_strtod_l+0x58c>)
 80098f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009900:	f7f6 fdea 	bl	80004d8 <__aeabi_dmul>
 8009904:	4682      	mov	sl, r0
 8009906:	9808      	ldr	r0, [sp, #32]
 8009908:	468b      	mov	fp, r1
 800990a:	f7f6 fd6b 	bl	80003e4 <__aeabi_ui2d>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4650      	mov	r0, sl
 8009914:	4659      	mov	r1, fp
 8009916:	f7f6 fc29 	bl	800016c <__adddf3>
 800991a:	2d0f      	cmp	r5, #15
 800991c:	4682      	mov	sl, r0
 800991e:	468b      	mov	fp, r1
 8009920:	ddd7      	ble.n	80098d2 <_strtod_l+0x3aa>
 8009922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009924:	1b2c      	subs	r4, r5, r4
 8009926:	441c      	add	r4, r3
 8009928:	2c00      	cmp	r4, #0
 800992a:	f340 8096 	ble.w	8009a5a <_strtod_l+0x532>
 800992e:	f014 030f 	ands.w	r3, r4, #15
 8009932:	d00a      	beq.n	800994a <_strtod_l+0x422>
 8009934:	495f      	ldr	r1, [pc, #380]	@ (8009ab4 <_strtod_l+0x58c>)
 8009936:	4652      	mov	r2, sl
 8009938:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800993c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009940:	465b      	mov	r3, fp
 8009942:	f7f6 fdc9 	bl	80004d8 <__aeabi_dmul>
 8009946:	4682      	mov	sl, r0
 8009948:	468b      	mov	fp, r1
 800994a:	f034 040f 	bics.w	r4, r4, #15
 800994e:	d073      	beq.n	8009a38 <_strtod_l+0x510>
 8009950:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009954:	dd48      	ble.n	80099e8 <_strtod_l+0x4c0>
 8009956:	2400      	movs	r4, #0
 8009958:	46a0      	mov	r8, r4
 800995a:	46a1      	mov	r9, r4
 800995c:	940a      	str	r4, [sp, #40]	@ 0x28
 800995e:	2322      	movs	r3, #34	@ 0x22
 8009960:	f04f 0a00 	mov.w	sl, #0
 8009964:	9a05      	ldr	r2, [sp, #20]
 8009966:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8009aac <_strtod_l+0x584>
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800996e:	2b00      	cmp	r3, #0
 8009970:	f43f ae13 	beq.w	800959a <_strtod_l+0x72>
 8009974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009976:	9805      	ldr	r0, [sp, #20]
 8009978:	f7ff f94c 	bl	8008c14 <_Bfree>
 800997c:	4649      	mov	r1, r9
 800997e:	9805      	ldr	r0, [sp, #20]
 8009980:	f7ff f948 	bl	8008c14 <_Bfree>
 8009984:	4641      	mov	r1, r8
 8009986:	9805      	ldr	r0, [sp, #20]
 8009988:	f7ff f944 	bl	8008c14 <_Bfree>
 800998c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800998e:	9805      	ldr	r0, [sp, #20]
 8009990:	f7ff f940 	bl	8008c14 <_Bfree>
 8009994:	4621      	mov	r1, r4
 8009996:	9805      	ldr	r0, [sp, #20]
 8009998:	f7ff f93c 	bl	8008c14 <_Bfree>
 800999c:	e5fd      	b.n	800959a <_strtod_l+0x72>
 800999e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80099a4:	4293      	cmp	r3, r2
 80099a6:	dbbc      	blt.n	8009922 <_strtod_l+0x3fa>
 80099a8:	4c42      	ldr	r4, [pc, #264]	@ (8009ab4 <_strtod_l+0x58c>)
 80099aa:	f1c5 050f 	rsb	r5, r5, #15
 80099ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80099b2:	4652      	mov	r2, sl
 80099b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099b8:	465b      	mov	r3, fp
 80099ba:	f7f6 fd8d 	bl	80004d8 <__aeabi_dmul>
 80099be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c0:	1b5d      	subs	r5, r3, r5
 80099c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80099c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80099ca:	e791      	b.n	80098f0 <_strtod_l+0x3c8>
 80099cc:	3316      	adds	r3, #22
 80099ce:	dba8      	blt.n	8009922 <_strtod_l+0x3fa>
 80099d0:	4b38      	ldr	r3, [pc, #224]	@ (8009ab4 <_strtod_l+0x58c>)
 80099d2:	eba9 0808 	sub.w	r8, r9, r8
 80099d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80099da:	4650      	mov	r0, sl
 80099dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80099e0:	4659      	mov	r1, fp
 80099e2:	f7f6 fea3 	bl	800072c <__aeabi_ddiv>
 80099e6:	e760      	b.n	80098aa <_strtod_l+0x382>
 80099e8:	4b33      	ldr	r3, [pc, #204]	@ (8009ab8 <_strtod_l+0x590>)
 80099ea:	4650      	mov	r0, sl
 80099ec:	9308      	str	r3, [sp, #32]
 80099ee:	2300      	movs	r3, #0
 80099f0:	4659      	mov	r1, fp
 80099f2:	461e      	mov	r6, r3
 80099f4:	1124      	asrs	r4, r4, #4
 80099f6:	2c01      	cmp	r4, #1
 80099f8:	dc21      	bgt.n	8009a3e <_strtod_l+0x516>
 80099fa:	b10b      	cbz	r3, 8009a00 <_strtod_l+0x4d8>
 80099fc:	4682      	mov	sl, r0
 80099fe:	468b      	mov	fp, r1
 8009a00:	492d      	ldr	r1, [pc, #180]	@ (8009ab8 <_strtod_l+0x590>)
 8009a02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009a06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009a0a:	4652      	mov	r2, sl
 8009a0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a10:	465b      	mov	r3, fp
 8009a12:	f7f6 fd61 	bl	80004d8 <__aeabi_dmul>
 8009a16:	4b25      	ldr	r3, [pc, #148]	@ (8009aac <_strtod_l+0x584>)
 8009a18:	460a      	mov	r2, r1
 8009a1a:	400b      	ands	r3, r1
 8009a1c:	4927      	ldr	r1, [pc, #156]	@ (8009abc <_strtod_l+0x594>)
 8009a1e:	4682      	mov	sl, r0
 8009a20:	428b      	cmp	r3, r1
 8009a22:	d898      	bhi.n	8009956 <_strtod_l+0x42e>
 8009a24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009a28:	428b      	cmp	r3, r1
 8009a2a:	bf86      	itte	hi
 8009a2c:	f04f 3aff 	movhi.w	sl, #4294967295
 8009a30:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009ac0 <_strtod_l+0x598>
 8009a34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009a38:	2300      	movs	r3, #0
 8009a3a:	9308      	str	r3, [sp, #32]
 8009a3c:	e07a      	b.n	8009b34 <_strtod_l+0x60c>
 8009a3e:	07e2      	lsls	r2, r4, #31
 8009a40:	d505      	bpl.n	8009a4e <_strtod_l+0x526>
 8009a42:	9b08      	ldr	r3, [sp, #32]
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	f7f6 fd46 	bl	80004d8 <__aeabi_dmul>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	9a08      	ldr	r2, [sp, #32]
 8009a50:	3601      	adds	r6, #1
 8009a52:	3208      	adds	r2, #8
 8009a54:	1064      	asrs	r4, r4, #1
 8009a56:	9208      	str	r2, [sp, #32]
 8009a58:	e7cd      	b.n	80099f6 <_strtod_l+0x4ce>
 8009a5a:	d0ed      	beq.n	8009a38 <_strtod_l+0x510>
 8009a5c:	4264      	negs	r4, r4
 8009a5e:	f014 020f 	ands.w	r2, r4, #15
 8009a62:	d00a      	beq.n	8009a7a <_strtod_l+0x552>
 8009a64:	4b13      	ldr	r3, [pc, #76]	@ (8009ab4 <_strtod_l+0x58c>)
 8009a66:	4650      	mov	r0, sl
 8009a68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a6c:	4659      	mov	r1, fp
 8009a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a72:	f7f6 fe5b 	bl	800072c <__aeabi_ddiv>
 8009a76:	4682      	mov	sl, r0
 8009a78:	468b      	mov	fp, r1
 8009a7a:	1124      	asrs	r4, r4, #4
 8009a7c:	d0dc      	beq.n	8009a38 <_strtod_l+0x510>
 8009a7e:	2c1f      	cmp	r4, #31
 8009a80:	dd20      	ble.n	8009ac4 <_strtod_l+0x59c>
 8009a82:	2400      	movs	r4, #0
 8009a84:	46a0      	mov	r8, r4
 8009a86:	46a1      	mov	r9, r4
 8009a88:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a8a:	2322      	movs	r3, #34	@ 0x22
 8009a8c:	9a05      	ldr	r2, [sp, #20]
 8009a8e:	f04f 0a00 	mov.w	sl, #0
 8009a92:	f04f 0b00 	mov.w	fp, #0
 8009a96:	6013      	str	r3, [r2, #0]
 8009a98:	e768      	b.n	800996c <_strtod_l+0x444>
 8009a9a:	bf00      	nop
 8009a9c:	0800bb9b 	.word	0x0800bb9b
 8009aa0:	0800bdb4 	.word	0x0800bdb4
 8009aa4:	0800bb93 	.word	0x0800bb93
 8009aa8:	0800bbca 	.word	0x0800bbca
 8009aac:	7ff00000 	.word	0x7ff00000
 8009ab0:	0800bf5d 	.word	0x0800bf5d
 8009ab4:	0800bce8 	.word	0x0800bce8
 8009ab8:	0800bcc0 	.word	0x0800bcc0
 8009abc:	7ca00000 	.word	0x7ca00000
 8009ac0:	7fefffff 	.word	0x7fefffff
 8009ac4:	f014 0310 	ands.w	r3, r4, #16
 8009ac8:	bf18      	it	ne
 8009aca:	236a      	movne	r3, #106	@ 0x6a
 8009acc:	4650      	mov	r0, sl
 8009ace:	9308      	str	r3, [sp, #32]
 8009ad0:	4659      	mov	r1, fp
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	4ea9      	ldr	r6, [pc, #676]	@ (8009d7c <_strtod_l+0x854>)
 8009ad6:	07e2      	lsls	r2, r4, #31
 8009ad8:	d504      	bpl.n	8009ae4 <_strtod_l+0x5bc>
 8009ada:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ade:	f7f6 fcfb 	bl	80004d8 <__aeabi_dmul>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	1064      	asrs	r4, r4, #1
 8009ae6:	f106 0608 	add.w	r6, r6, #8
 8009aea:	d1f4      	bne.n	8009ad6 <_strtod_l+0x5ae>
 8009aec:	b10b      	cbz	r3, 8009af2 <_strtod_l+0x5ca>
 8009aee:	4682      	mov	sl, r0
 8009af0:	468b      	mov	fp, r1
 8009af2:	9b08      	ldr	r3, [sp, #32]
 8009af4:	b1b3      	cbz	r3, 8009b24 <_strtod_l+0x5fc>
 8009af6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009afa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	4659      	mov	r1, fp
 8009b02:	dd0f      	ble.n	8009b24 <_strtod_l+0x5fc>
 8009b04:	2b1f      	cmp	r3, #31
 8009b06:	dd57      	ble.n	8009bb8 <_strtod_l+0x690>
 8009b08:	2b34      	cmp	r3, #52	@ 0x34
 8009b0a:	bfd8      	it	le
 8009b0c:	f04f 33ff 	movle.w	r3, #4294967295
 8009b10:	f04f 0a00 	mov.w	sl, #0
 8009b14:	bfcf      	iteee	gt
 8009b16:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009b1a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009b1e:	4093      	lslle	r3, r2
 8009b20:	ea03 0b01 	andle.w	fp, r3, r1
 8009b24:	2200      	movs	r2, #0
 8009b26:	2300      	movs	r3, #0
 8009b28:	4650      	mov	r0, sl
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	f7f6 ff3c 	bl	80009a8 <__aeabi_dcmpeq>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	d1a6      	bne.n	8009a82 <_strtod_l+0x55a>
 8009b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b36:	463a      	mov	r2, r7
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009b3c:	462b      	mov	r3, r5
 8009b3e:	9805      	ldr	r0, [sp, #20]
 8009b40:	f7ff f8d0 	bl	8008ce4 <__s2b>
 8009b44:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f43f af05 	beq.w	8009956 <_strtod_l+0x42e>
 8009b4c:	2400      	movs	r4, #0
 8009b4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b50:	eba9 0308 	sub.w	r3, r9, r8
 8009b54:	2a00      	cmp	r2, #0
 8009b56:	bfa8      	it	ge
 8009b58:	2300      	movge	r3, #0
 8009b5a:	46a0      	mov	r8, r4
 8009b5c:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b5e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b62:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b66:	9805      	ldr	r0, [sp, #20]
 8009b68:	6859      	ldr	r1, [r3, #4]
 8009b6a:	f7ff f813 	bl	8008b94 <_Balloc>
 8009b6e:	4681      	mov	r9, r0
 8009b70:	2800      	cmp	r0, #0
 8009b72:	f43f aef4 	beq.w	800995e <_strtod_l+0x436>
 8009b76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b78:	300c      	adds	r0, #12
 8009b7a:	691a      	ldr	r2, [r3, #16]
 8009b7c:	f103 010c 	add.w	r1, r3, #12
 8009b80:	3202      	adds	r2, #2
 8009b82:	0092      	lsls	r2, r2, #2
 8009b84:	f7fe f8a5 	bl	8007cd2 <memcpy>
 8009b88:	ab1c      	add	r3, sp, #112	@ 0x70
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009b8e:	9300      	str	r3, [sp, #0]
 8009b90:	4652      	mov	r2, sl
 8009b92:	465b      	mov	r3, fp
 8009b94:	9805      	ldr	r0, [sp, #20]
 8009b96:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b9a:	f7ff fbd5 	bl	8009348 <__d2b>
 8009b9e:	901a      	str	r0, [sp, #104]	@ 0x68
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	f43f aedc 	beq.w	800995e <_strtod_l+0x436>
 8009ba6:	2101      	movs	r1, #1
 8009ba8:	9805      	ldr	r0, [sp, #20]
 8009baa:	f7ff f931 	bl	8008e10 <__i2b>
 8009bae:	4680      	mov	r8, r0
 8009bb0:	b948      	cbnz	r0, 8009bc6 <_strtod_l+0x69e>
 8009bb2:	f04f 0800 	mov.w	r8, #0
 8009bb6:	e6d2      	b.n	800995e <_strtod_l+0x436>
 8009bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8009bc0:	ea03 0a0a 	and.w	sl, r3, sl
 8009bc4:	e7ae      	b.n	8009b24 <_strtod_l+0x5fc>
 8009bc6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009bc8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009bca:	2d00      	cmp	r5, #0
 8009bcc:	bfab      	itete	ge
 8009bce:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009bd0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009bd2:	18ef      	addge	r7, r5, r3
 8009bd4:	1b5e      	sublt	r6, r3, r5
 8009bd6:	9b08      	ldr	r3, [sp, #32]
 8009bd8:	bfa8      	it	ge
 8009bda:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009bdc:	eba5 0503 	sub.w	r5, r5, r3
 8009be0:	4415      	add	r5, r2
 8009be2:	4b67      	ldr	r3, [pc, #412]	@ (8009d80 <_strtod_l+0x858>)
 8009be4:	f105 35ff 	add.w	r5, r5, #4294967295
 8009be8:	bfb8      	it	lt
 8009bea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009bec:	429d      	cmp	r5, r3
 8009bee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009bf2:	da50      	bge.n	8009c96 <_strtod_l+0x76e>
 8009bf4:	1b5b      	subs	r3, r3, r5
 8009bf6:	2b1f      	cmp	r3, #31
 8009bf8:	f04f 0101 	mov.w	r1, #1
 8009bfc:	eba2 0203 	sub.w	r2, r2, r3
 8009c00:	dc3d      	bgt.n	8009c7e <_strtod_l+0x756>
 8009c02:	fa01 f303 	lsl.w	r3, r1, r3
 8009c06:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c08:	2300      	movs	r3, #0
 8009c0a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c0c:	18bd      	adds	r5, r7, r2
 8009c0e:	9b08      	ldr	r3, [sp, #32]
 8009c10:	42af      	cmp	r7, r5
 8009c12:	4416      	add	r6, r2
 8009c14:	441e      	add	r6, r3
 8009c16:	463b      	mov	r3, r7
 8009c18:	bfa8      	it	ge
 8009c1a:	462b      	movge	r3, r5
 8009c1c:	42b3      	cmp	r3, r6
 8009c1e:	bfa8      	it	ge
 8009c20:	4633      	movge	r3, r6
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	bfc2      	ittt	gt
 8009c26:	1aed      	subgt	r5, r5, r3
 8009c28:	1af6      	subgt	r6, r6, r3
 8009c2a:	1aff      	subgt	r7, r7, r3
 8009c2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	dd16      	ble.n	8009c60 <_strtod_l+0x738>
 8009c32:	4641      	mov	r1, r8
 8009c34:	461a      	mov	r2, r3
 8009c36:	9805      	ldr	r0, [sp, #20]
 8009c38:	f7ff f9a8 	bl	8008f8c <__pow5mult>
 8009c3c:	4680      	mov	r8, r0
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d0b7      	beq.n	8009bb2 <_strtod_l+0x68a>
 8009c42:	4601      	mov	r1, r0
 8009c44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c46:	9805      	ldr	r0, [sp, #20]
 8009c48:	f7ff f8f8 	bl	8008e3c <__multiply>
 8009c4c:	900e      	str	r0, [sp, #56]	@ 0x38
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	f43f ae85 	beq.w	800995e <_strtod_l+0x436>
 8009c54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c56:	9805      	ldr	r0, [sp, #20]
 8009c58:	f7fe ffdc 	bl	8008c14 <_Bfree>
 8009c5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c60:	2d00      	cmp	r5, #0
 8009c62:	dc1d      	bgt.n	8009ca0 <_strtod_l+0x778>
 8009c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	dd23      	ble.n	8009cb2 <_strtod_l+0x78a>
 8009c6a:	4649      	mov	r1, r9
 8009c6c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c6e:	9805      	ldr	r0, [sp, #20]
 8009c70:	f7ff f98c 	bl	8008f8c <__pow5mult>
 8009c74:	4681      	mov	r9, r0
 8009c76:	b9e0      	cbnz	r0, 8009cb2 <_strtod_l+0x78a>
 8009c78:	f04f 0900 	mov.w	r9, #0
 8009c7c:	e66f      	b.n	800995e <_strtod_l+0x436>
 8009c7e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c82:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c86:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c8a:	35e2      	adds	r5, #226	@ 0xe2
 8009c8c:	fa01 f305 	lsl.w	r3, r1, r5
 8009c90:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c92:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c94:	e7ba      	b.n	8009c0c <_strtod_l+0x6e4>
 8009c96:	2300      	movs	r3, #0
 8009c98:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c9e:	e7b5      	b.n	8009c0c <_strtod_l+0x6e4>
 8009ca0:	462a      	mov	r2, r5
 8009ca2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ca4:	9805      	ldr	r0, [sp, #20]
 8009ca6:	f7ff f9cb 	bl	8009040 <__lshift>
 8009caa:	901a      	str	r0, [sp, #104]	@ 0x68
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d1d9      	bne.n	8009c64 <_strtod_l+0x73c>
 8009cb0:	e655      	b.n	800995e <_strtod_l+0x436>
 8009cb2:	2e00      	cmp	r6, #0
 8009cb4:	dd07      	ble.n	8009cc6 <_strtod_l+0x79e>
 8009cb6:	4649      	mov	r1, r9
 8009cb8:	4632      	mov	r2, r6
 8009cba:	9805      	ldr	r0, [sp, #20]
 8009cbc:	f7ff f9c0 	bl	8009040 <__lshift>
 8009cc0:	4681      	mov	r9, r0
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	d0d8      	beq.n	8009c78 <_strtod_l+0x750>
 8009cc6:	2f00      	cmp	r7, #0
 8009cc8:	dd08      	ble.n	8009cdc <_strtod_l+0x7b4>
 8009cca:	4641      	mov	r1, r8
 8009ccc:	463a      	mov	r2, r7
 8009cce:	9805      	ldr	r0, [sp, #20]
 8009cd0:	f7ff f9b6 	bl	8009040 <__lshift>
 8009cd4:	4680      	mov	r8, r0
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	f43f ae41 	beq.w	800995e <_strtod_l+0x436>
 8009cdc:	464a      	mov	r2, r9
 8009cde:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ce0:	9805      	ldr	r0, [sp, #20]
 8009ce2:	f7ff fa35 	bl	8009150 <__mdiff>
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	2800      	cmp	r0, #0
 8009cea:	f43f ae38 	beq.w	800995e <_strtod_l+0x436>
 8009cee:	68c3      	ldr	r3, [r0, #12]
 8009cf0:	4641      	mov	r1, r8
 8009cf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60c3      	str	r3, [r0, #12]
 8009cf8:	f7ff fa0e 	bl	8009118 <__mcmp>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	da45      	bge.n	8009d8c <_strtod_l+0x864>
 8009d00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d02:	ea53 030a 	orrs.w	r3, r3, sl
 8009d06:	d16b      	bne.n	8009de0 <_strtod_l+0x8b8>
 8009d08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d167      	bne.n	8009de0 <_strtod_l+0x8b8>
 8009d10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d14:	0d1b      	lsrs	r3, r3, #20
 8009d16:	051b      	lsls	r3, r3, #20
 8009d18:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d1c:	d960      	bls.n	8009de0 <_strtod_l+0x8b8>
 8009d1e:	6963      	ldr	r3, [r4, #20]
 8009d20:	b913      	cbnz	r3, 8009d28 <_strtod_l+0x800>
 8009d22:	6923      	ldr	r3, [r4, #16]
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	dd5b      	ble.n	8009de0 <_strtod_l+0x8b8>
 8009d28:	4621      	mov	r1, r4
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	9805      	ldr	r0, [sp, #20]
 8009d2e:	f7ff f987 	bl	8009040 <__lshift>
 8009d32:	4641      	mov	r1, r8
 8009d34:	4604      	mov	r4, r0
 8009d36:	f7ff f9ef 	bl	8009118 <__mcmp>
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	dd50      	ble.n	8009de0 <_strtod_l+0x8b8>
 8009d3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d42:	9a08      	ldr	r2, [sp, #32]
 8009d44:	0d1b      	lsrs	r3, r3, #20
 8009d46:	051b      	lsls	r3, r3, #20
 8009d48:	2a00      	cmp	r2, #0
 8009d4a:	d06a      	beq.n	8009e22 <_strtod_l+0x8fa>
 8009d4c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d50:	d867      	bhi.n	8009e22 <_strtod_l+0x8fa>
 8009d52:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009d56:	f67f ae98 	bls.w	8009a8a <_strtod_l+0x562>
 8009d5a:	4650      	mov	r0, sl
 8009d5c:	4659      	mov	r1, fp
 8009d5e:	4b09      	ldr	r3, [pc, #36]	@ (8009d84 <_strtod_l+0x85c>)
 8009d60:	2200      	movs	r2, #0
 8009d62:	f7f6 fbb9 	bl	80004d8 <__aeabi_dmul>
 8009d66:	4b08      	ldr	r3, [pc, #32]	@ (8009d88 <_strtod_l+0x860>)
 8009d68:	4682      	mov	sl, r0
 8009d6a:	400b      	ands	r3, r1
 8009d6c:	468b      	mov	fp, r1
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	f47f ae00 	bne.w	8009974 <_strtod_l+0x44c>
 8009d74:	2322      	movs	r3, #34	@ 0x22
 8009d76:	9a05      	ldr	r2, [sp, #20]
 8009d78:	6013      	str	r3, [r2, #0]
 8009d7a:	e5fb      	b.n	8009974 <_strtod_l+0x44c>
 8009d7c:	0800bde0 	.word	0x0800bde0
 8009d80:	fffffc02 	.word	0xfffffc02
 8009d84:	39500000 	.word	0x39500000
 8009d88:	7ff00000 	.word	0x7ff00000
 8009d8c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009d90:	d165      	bne.n	8009e5e <_strtod_l+0x936>
 8009d92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d98:	b35a      	cbz	r2, 8009df2 <_strtod_l+0x8ca>
 8009d9a:	4a99      	ldr	r2, [pc, #612]	@ (800a000 <_strtod_l+0xad8>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d12b      	bne.n	8009df8 <_strtod_l+0x8d0>
 8009da0:	9b08      	ldr	r3, [sp, #32]
 8009da2:	4651      	mov	r1, sl
 8009da4:	b303      	cbz	r3, 8009de8 <_strtod_l+0x8c0>
 8009da6:	465a      	mov	r2, fp
 8009da8:	4b96      	ldr	r3, [pc, #600]	@ (800a004 <_strtod_l+0xadc>)
 8009daa:	4013      	ands	r3, r2
 8009dac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009db0:	f04f 32ff 	mov.w	r2, #4294967295
 8009db4:	d81b      	bhi.n	8009dee <_strtod_l+0x8c6>
 8009db6:	0d1b      	lsrs	r3, r3, #20
 8009db8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8009dc0:	4299      	cmp	r1, r3
 8009dc2:	d119      	bne.n	8009df8 <_strtod_l+0x8d0>
 8009dc4:	4b90      	ldr	r3, [pc, #576]	@ (800a008 <_strtod_l+0xae0>)
 8009dc6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d102      	bne.n	8009dd2 <_strtod_l+0x8aa>
 8009dcc:	3101      	adds	r1, #1
 8009dce:	f43f adc6 	beq.w	800995e <_strtod_l+0x436>
 8009dd2:	f04f 0a00 	mov.w	sl, #0
 8009dd6:	4b8b      	ldr	r3, [pc, #556]	@ (800a004 <_strtod_l+0xadc>)
 8009dd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dda:	401a      	ands	r2, r3
 8009ddc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009de0:	9b08      	ldr	r3, [sp, #32]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1b9      	bne.n	8009d5a <_strtod_l+0x832>
 8009de6:	e5c5      	b.n	8009974 <_strtod_l+0x44c>
 8009de8:	f04f 33ff 	mov.w	r3, #4294967295
 8009dec:	e7e8      	b.n	8009dc0 <_strtod_l+0x898>
 8009dee:	4613      	mov	r3, r2
 8009df0:	e7e6      	b.n	8009dc0 <_strtod_l+0x898>
 8009df2:	ea53 030a 	orrs.w	r3, r3, sl
 8009df6:	d0a2      	beq.n	8009d3e <_strtod_l+0x816>
 8009df8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dfa:	b1db      	cbz	r3, 8009e34 <_strtod_l+0x90c>
 8009dfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dfe:	4213      	tst	r3, r2
 8009e00:	d0ee      	beq.n	8009de0 <_strtod_l+0x8b8>
 8009e02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e04:	4650      	mov	r0, sl
 8009e06:	4659      	mov	r1, fp
 8009e08:	9a08      	ldr	r2, [sp, #32]
 8009e0a:	b1bb      	cbz	r3, 8009e3c <_strtod_l+0x914>
 8009e0c:	f7ff fb68 	bl	80094e0 <sulp>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e18:	f7f6 f9a8 	bl	800016c <__adddf3>
 8009e1c:	4682      	mov	sl, r0
 8009e1e:	468b      	mov	fp, r1
 8009e20:	e7de      	b.n	8009de0 <_strtod_l+0x8b8>
 8009e22:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009e26:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009e2a:	f04f 3aff 	mov.w	sl, #4294967295
 8009e2e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009e32:	e7d5      	b.n	8009de0 <_strtod_l+0x8b8>
 8009e34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e36:	ea13 0f0a 	tst.w	r3, sl
 8009e3a:	e7e1      	b.n	8009e00 <_strtod_l+0x8d8>
 8009e3c:	f7ff fb50 	bl	80094e0 <sulp>
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e48:	f7f6 f98e 	bl	8000168 <__aeabi_dsub>
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	2300      	movs	r3, #0
 8009e50:	4682      	mov	sl, r0
 8009e52:	468b      	mov	fp, r1
 8009e54:	f7f6 fda8 	bl	80009a8 <__aeabi_dcmpeq>
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	d0c1      	beq.n	8009de0 <_strtod_l+0x8b8>
 8009e5c:	e615      	b.n	8009a8a <_strtod_l+0x562>
 8009e5e:	4641      	mov	r1, r8
 8009e60:	4620      	mov	r0, r4
 8009e62:	f7ff fac9 	bl	80093f8 <__ratio>
 8009e66:	2200      	movs	r2, #0
 8009e68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	460f      	mov	r7, r1
 8009e70:	f7f6 fdae 	bl	80009d0 <__aeabi_dcmple>
 8009e74:	2800      	cmp	r0, #0
 8009e76:	d06d      	beq.n	8009f54 <_strtod_l+0xa2c>
 8009e78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d178      	bne.n	8009f70 <_strtod_l+0xa48>
 8009e7e:	f1ba 0f00 	cmp.w	sl, #0
 8009e82:	d156      	bne.n	8009f32 <_strtod_l+0xa0a>
 8009e84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d158      	bne.n	8009f40 <_strtod_l+0xa18>
 8009e8e:	2200      	movs	r2, #0
 8009e90:	4630      	mov	r0, r6
 8009e92:	4639      	mov	r1, r7
 8009e94:	4b5d      	ldr	r3, [pc, #372]	@ (800a00c <_strtod_l+0xae4>)
 8009e96:	f7f6 fd91 	bl	80009bc <__aeabi_dcmplt>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	d157      	bne.n	8009f4e <_strtod_l+0xa26>
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	4b5a      	ldr	r3, [pc, #360]	@ (800a010 <_strtod_l+0xae8>)
 8009ea6:	f7f6 fb17 	bl	80004d8 <__aeabi_dmul>
 8009eaa:	4606      	mov	r6, r0
 8009eac:	460f      	mov	r7, r1
 8009eae:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009eb2:	9606      	str	r6, [sp, #24]
 8009eb4:	9307      	str	r3, [sp, #28]
 8009eb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eba:	4d52      	ldr	r5, [pc, #328]	@ (800a004 <_strtod_l+0xadc>)
 8009ebc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ec2:	401d      	ands	r5, r3
 8009ec4:	4b53      	ldr	r3, [pc, #332]	@ (800a014 <_strtod_l+0xaec>)
 8009ec6:	429d      	cmp	r5, r3
 8009ec8:	f040 80aa 	bne.w	800a020 <_strtod_l+0xaf8>
 8009ecc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ece:	4650      	mov	r0, sl
 8009ed0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009ed4:	4659      	mov	r1, fp
 8009ed6:	f7ff f9cf 	bl	8009278 <__ulp>
 8009eda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ede:	f7f6 fafb 	bl	80004d8 <__aeabi_dmul>
 8009ee2:	4652      	mov	r2, sl
 8009ee4:	465b      	mov	r3, fp
 8009ee6:	f7f6 f941 	bl	800016c <__adddf3>
 8009eea:	460b      	mov	r3, r1
 8009eec:	4945      	ldr	r1, [pc, #276]	@ (800a004 <_strtod_l+0xadc>)
 8009eee:	4a4a      	ldr	r2, [pc, #296]	@ (800a018 <_strtod_l+0xaf0>)
 8009ef0:	4019      	ands	r1, r3
 8009ef2:	4291      	cmp	r1, r2
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	d942      	bls.n	8009f7e <_strtod_l+0xa56>
 8009ef8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009efa:	4b43      	ldr	r3, [pc, #268]	@ (800a008 <_strtod_l+0xae0>)
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d103      	bne.n	8009f08 <_strtod_l+0x9e0>
 8009f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f02:	3301      	adds	r3, #1
 8009f04:	f43f ad2b 	beq.w	800995e <_strtod_l+0x436>
 8009f08:	f04f 3aff 	mov.w	sl, #4294967295
 8009f0c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800a008 <_strtod_l+0xae0>
 8009f10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f12:	9805      	ldr	r0, [sp, #20]
 8009f14:	f7fe fe7e 	bl	8008c14 <_Bfree>
 8009f18:	4649      	mov	r1, r9
 8009f1a:	9805      	ldr	r0, [sp, #20]
 8009f1c:	f7fe fe7a 	bl	8008c14 <_Bfree>
 8009f20:	4641      	mov	r1, r8
 8009f22:	9805      	ldr	r0, [sp, #20]
 8009f24:	f7fe fe76 	bl	8008c14 <_Bfree>
 8009f28:	4621      	mov	r1, r4
 8009f2a:	9805      	ldr	r0, [sp, #20]
 8009f2c:	f7fe fe72 	bl	8008c14 <_Bfree>
 8009f30:	e618      	b.n	8009b64 <_strtod_l+0x63c>
 8009f32:	f1ba 0f01 	cmp.w	sl, #1
 8009f36:	d103      	bne.n	8009f40 <_strtod_l+0xa18>
 8009f38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f43f ada5 	beq.w	8009a8a <_strtod_l+0x562>
 8009f40:	2200      	movs	r2, #0
 8009f42:	4b36      	ldr	r3, [pc, #216]	@ (800a01c <_strtod_l+0xaf4>)
 8009f44:	2600      	movs	r6, #0
 8009f46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f4a:	4f30      	ldr	r7, [pc, #192]	@ (800a00c <_strtod_l+0xae4>)
 8009f4c:	e7b3      	b.n	8009eb6 <_strtod_l+0x98e>
 8009f4e:	2600      	movs	r6, #0
 8009f50:	4f2f      	ldr	r7, [pc, #188]	@ (800a010 <_strtod_l+0xae8>)
 8009f52:	e7ac      	b.n	8009eae <_strtod_l+0x986>
 8009f54:	4630      	mov	r0, r6
 8009f56:	4639      	mov	r1, r7
 8009f58:	4b2d      	ldr	r3, [pc, #180]	@ (800a010 <_strtod_l+0xae8>)
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f7f6 fabc 	bl	80004d8 <__aeabi_dmul>
 8009f60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f62:	4606      	mov	r6, r0
 8009f64:	460f      	mov	r7, r1
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d0a1      	beq.n	8009eae <_strtod_l+0x986>
 8009f6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f6e:	e7a2      	b.n	8009eb6 <_strtod_l+0x98e>
 8009f70:	2200      	movs	r2, #0
 8009f72:	4b26      	ldr	r3, [pc, #152]	@ (800a00c <_strtod_l+0xae4>)
 8009f74:	4616      	mov	r6, r2
 8009f76:	461f      	mov	r7, r3
 8009f78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f7c:	e79b      	b.n	8009eb6 <_strtod_l+0x98e>
 8009f7e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f82:	9b08      	ldr	r3, [sp, #32]
 8009f84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1c1      	bne.n	8009f10 <_strtod_l+0x9e8>
 8009f8c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f90:	0d1b      	lsrs	r3, r3, #20
 8009f92:	051b      	lsls	r3, r3, #20
 8009f94:	429d      	cmp	r5, r3
 8009f96:	d1bb      	bne.n	8009f10 <_strtod_l+0x9e8>
 8009f98:	4630      	mov	r0, r6
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	f7f7 f842 	bl	8001024 <__aeabi_d2lz>
 8009fa0:	f7f6 fa6c 	bl	800047c <__aeabi_l2d>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4630      	mov	r0, r6
 8009faa:	4639      	mov	r1, r7
 8009fac:	f7f6 f8dc 	bl	8000168 <__aeabi_dsub>
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009fb8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fbe:	ea46 060a 	orr.w	r6, r6, sl
 8009fc2:	431e      	orrs	r6, r3
 8009fc4:	d069      	beq.n	800a09a <_strtod_l+0xb72>
 8009fc6:	a30a      	add	r3, pc, #40	@ (adr r3, 8009ff0 <_strtod_l+0xac8>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	f7f6 fcf6 	bl	80009bc <__aeabi_dcmplt>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	f47f accf 	bne.w	8009974 <_strtod_l+0x44c>
 8009fd6:	a308      	add	r3, pc, #32	@ (adr r3, 8009ff8 <_strtod_l+0xad0>)
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fe0:	f7f6 fd0a 	bl	80009f8 <__aeabi_dcmpgt>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d093      	beq.n	8009f10 <_strtod_l+0x9e8>
 8009fe8:	e4c4      	b.n	8009974 <_strtod_l+0x44c>
 8009fea:	bf00      	nop
 8009fec:	f3af 8000 	nop.w
 8009ff0:	94a03595 	.word	0x94a03595
 8009ff4:	3fdfffff 	.word	0x3fdfffff
 8009ff8:	35afe535 	.word	0x35afe535
 8009ffc:	3fe00000 	.word	0x3fe00000
 800a000:	000fffff 	.word	0x000fffff
 800a004:	7ff00000 	.word	0x7ff00000
 800a008:	7fefffff 	.word	0x7fefffff
 800a00c:	3ff00000 	.word	0x3ff00000
 800a010:	3fe00000 	.word	0x3fe00000
 800a014:	7fe00000 	.word	0x7fe00000
 800a018:	7c9fffff 	.word	0x7c9fffff
 800a01c:	bff00000 	.word	0xbff00000
 800a020:	9b08      	ldr	r3, [sp, #32]
 800a022:	b323      	cbz	r3, 800a06e <_strtod_l+0xb46>
 800a024:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a028:	d821      	bhi.n	800a06e <_strtod_l+0xb46>
 800a02a:	a327      	add	r3, pc, #156	@ (adr r3, 800a0c8 <_strtod_l+0xba0>)
 800a02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a030:	4630      	mov	r0, r6
 800a032:	4639      	mov	r1, r7
 800a034:	f7f6 fccc 	bl	80009d0 <__aeabi_dcmple>
 800a038:	b1a0      	cbz	r0, 800a064 <_strtod_l+0xb3c>
 800a03a:	4639      	mov	r1, r7
 800a03c:	4630      	mov	r0, r6
 800a03e:	f7f6 fd23 	bl	8000a88 <__aeabi_d2uiz>
 800a042:	2801      	cmp	r0, #1
 800a044:	bf38      	it	cc
 800a046:	2001      	movcc	r0, #1
 800a048:	f7f6 f9cc 	bl	80003e4 <__aeabi_ui2d>
 800a04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a04e:	4606      	mov	r6, r0
 800a050:	460f      	mov	r7, r1
 800a052:	b9fb      	cbnz	r3, 800a094 <_strtod_l+0xb6c>
 800a054:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a058:	9014      	str	r0, [sp, #80]	@ 0x50
 800a05a:	9315      	str	r3, [sp, #84]	@ 0x54
 800a05c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a060:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a064:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a066:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a06a:	1b5b      	subs	r3, r3, r5
 800a06c:	9311      	str	r3, [sp, #68]	@ 0x44
 800a06e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a072:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a076:	f7ff f8ff 	bl	8009278 <__ulp>
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	4650      	mov	r0, sl
 800a080:	4659      	mov	r1, fp
 800a082:	f7f6 fa29 	bl	80004d8 <__aeabi_dmul>
 800a086:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a08a:	f7f6 f86f 	bl	800016c <__adddf3>
 800a08e:	4682      	mov	sl, r0
 800a090:	468b      	mov	fp, r1
 800a092:	e776      	b.n	8009f82 <_strtod_l+0xa5a>
 800a094:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a098:	e7e0      	b.n	800a05c <_strtod_l+0xb34>
 800a09a:	a30d      	add	r3, pc, #52	@ (adr r3, 800a0d0 <_strtod_l+0xba8>)
 800a09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a0:	f7f6 fc8c 	bl	80009bc <__aeabi_dcmplt>
 800a0a4:	e79e      	b.n	8009fe4 <_strtod_l+0xabc>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0ac:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	f7ff ba77 	b.w	80095a2 <_strtod_l+0x7a>
 800a0b4:	2a65      	cmp	r2, #101	@ 0x65
 800a0b6:	f43f ab6e 	beq.w	8009796 <_strtod_l+0x26e>
 800a0ba:	2a45      	cmp	r2, #69	@ 0x45
 800a0bc:	f43f ab6b 	beq.w	8009796 <_strtod_l+0x26e>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	f7ff bba6 	b.w	8009812 <_strtod_l+0x2ea>
 800a0c6:	bf00      	nop
 800a0c8:	ffc00000 	.word	0xffc00000
 800a0cc:	41dfffff 	.word	0x41dfffff
 800a0d0:	94a03595 	.word	0x94a03595
 800a0d4:	3fcfffff 	.word	0x3fcfffff

0800a0d8 <_strtod_r>:
 800a0d8:	4b01      	ldr	r3, [pc, #4]	@ (800a0e0 <_strtod_r+0x8>)
 800a0da:	f7ff ba25 	b.w	8009528 <_strtod_l>
 800a0de:	bf00      	nop
 800a0e0:	20000068 	.word	0x20000068

0800a0e4 <_strtol_l.constprop.0>:
 800a0e4:	2b24      	cmp	r3, #36	@ 0x24
 800a0e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0ea:	4686      	mov	lr, r0
 800a0ec:	4690      	mov	r8, r2
 800a0ee:	d801      	bhi.n	800a0f4 <_strtol_l.constprop.0+0x10>
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d106      	bne.n	800a102 <_strtol_l.constprop.0+0x1e>
 800a0f4:	f7fd fdb2 	bl	8007c5c <__errno>
 800a0f8:	2316      	movs	r3, #22
 800a0fa:	6003      	str	r3, [r0, #0]
 800a0fc:	2000      	movs	r0, #0
 800a0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a102:	460d      	mov	r5, r1
 800a104:	4833      	ldr	r0, [pc, #204]	@ (800a1d4 <_strtol_l.constprop.0+0xf0>)
 800a106:	462a      	mov	r2, r5
 800a108:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a10c:	5d06      	ldrb	r6, [r0, r4]
 800a10e:	f016 0608 	ands.w	r6, r6, #8
 800a112:	d1f8      	bne.n	800a106 <_strtol_l.constprop.0+0x22>
 800a114:	2c2d      	cmp	r4, #45	@ 0x2d
 800a116:	d12d      	bne.n	800a174 <_strtol_l.constprop.0+0x90>
 800a118:	2601      	movs	r6, #1
 800a11a:	782c      	ldrb	r4, [r5, #0]
 800a11c:	1c95      	adds	r5, r2, #2
 800a11e:	f033 0210 	bics.w	r2, r3, #16
 800a122:	d109      	bne.n	800a138 <_strtol_l.constprop.0+0x54>
 800a124:	2c30      	cmp	r4, #48	@ 0x30
 800a126:	d12a      	bne.n	800a17e <_strtol_l.constprop.0+0x9a>
 800a128:	782a      	ldrb	r2, [r5, #0]
 800a12a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a12e:	2a58      	cmp	r2, #88	@ 0x58
 800a130:	d125      	bne.n	800a17e <_strtol_l.constprop.0+0x9a>
 800a132:	2310      	movs	r3, #16
 800a134:	786c      	ldrb	r4, [r5, #1]
 800a136:	3502      	adds	r5, #2
 800a138:	2200      	movs	r2, #0
 800a13a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a13e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a142:	fbbc f9f3 	udiv	r9, ip, r3
 800a146:	4610      	mov	r0, r2
 800a148:	fb03 ca19 	mls	sl, r3, r9, ip
 800a14c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a150:	2f09      	cmp	r7, #9
 800a152:	d81b      	bhi.n	800a18c <_strtol_l.constprop.0+0xa8>
 800a154:	463c      	mov	r4, r7
 800a156:	42a3      	cmp	r3, r4
 800a158:	dd27      	ble.n	800a1aa <_strtol_l.constprop.0+0xc6>
 800a15a:	1c57      	adds	r7, r2, #1
 800a15c:	d007      	beq.n	800a16e <_strtol_l.constprop.0+0x8a>
 800a15e:	4581      	cmp	r9, r0
 800a160:	d320      	bcc.n	800a1a4 <_strtol_l.constprop.0+0xc0>
 800a162:	d101      	bne.n	800a168 <_strtol_l.constprop.0+0x84>
 800a164:	45a2      	cmp	sl, r4
 800a166:	db1d      	blt.n	800a1a4 <_strtol_l.constprop.0+0xc0>
 800a168:	2201      	movs	r2, #1
 800a16a:	fb00 4003 	mla	r0, r0, r3, r4
 800a16e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a172:	e7eb      	b.n	800a14c <_strtol_l.constprop.0+0x68>
 800a174:	2c2b      	cmp	r4, #43	@ 0x2b
 800a176:	bf04      	itt	eq
 800a178:	782c      	ldrbeq	r4, [r5, #0]
 800a17a:	1c95      	addeq	r5, r2, #2
 800a17c:	e7cf      	b.n	800a11e <_strtol_l.constprop.0+0x3a>
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d1da      	bne.n	800a138 <_strtol_l.constprop.0+0x54>
 800a182:	2c30      	cmp	r4, #48	@ 0x30
 800a184:	bf0c      	ite	eq
 800a186:	2308      	moveq	r3, #8
 800a188:	230a      	movne	r3, #10
 800a18a:	e7d5      	b.n	800a138 <_strtol_l.constprop.0+0x54>
 800a18c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a190:	2f19      	cmp	r7, #25
 800a192:	d801      	bhi.n	800a198 <_strtol_l.constprop.0+0xb4>
 800a194:	3c37      	subs	r4, #55	@ 0x37
 800a196:	e7de      	b.n	800a156 <_strtol_l.constprop.0+0x72>
 800a198:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a19c:	2f19      	cmp	r7, #25
 800a19e:	d804      	bhi.n	800a1aa <_strtol_l.constprop.0+0xc6>
 800a1a0:	3c57      	subs	r4, #87	@ 0x57
 800a1a2:	e7d8      	b.n	800a156 <_strtol_l.constprop.0+0x72>
 800a1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a8:	e7e1      	b.n	800a16e <_strtol_l.constprop.0+0x8a>
 800a1aa:	1c53      	adds	r3, r2, #1
 800a1ac:	d108      	bne.n	800a1c0 <_strtol_l.constprop.0+0xdc>
 800a1ae:	2322      	movs	r3, #34	@ 0x22
 800a1b0:	4660      	mov	r0, ip
 800a1b2:	f8ce 3000 	str.w	r3, [lr]
 800a1b6:	f1b8 0f00 	cmp.w	r8, #0
 800a1ba:	d0a0      	beq.n	800a0fe <_strtol_l.constprop.0+0x1a>
 800a1bc:	1e69      	subs	r1, r5, #1
 800a1be:	e006      	b.n	800a1ce <_strtol_l.constprop.0+0xea>
 800a1c0:	b106      	cbz	r6, 800a1c4 <_strtol_l.constprop.0+0xe0>
 800a1c2:	4240      	negs	r0, r0
 800a1c4:	f1b8 0f00 	cmp.w	r8, #0
 800a1c8:	d099      	beq.n	800a0fe <_strtol_l.constprop.0+0x1a>
 800a1ca:	2a00      	cmp	r2, #0
 800a1cc:	d1f6      	bne.n	800a1bc <_strtol_l.constprop.0+0xd8>
 800a1ce:	f8c8 1000 	str.w	r1, [r8]
 800a1d2:	e794      	b.n	800a0fe <_strtol_l.constprop.0+0x1a>
 800a1d4:	0800be09 	.word	0x0800be09

0800a1d8 <_strtol_r>:
 800a1d8:	f7ff bf84 	b.w	800a0e4 <_strtol_l.constprop.0>

0800a1dc <__ssputs_r>:
 800a1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e0:	461f      	mov	r7, r3
 800a1e2:	688e      	ldr	r6, [r1, #8]
 800a1e4:	4682      	mov	sl, r0
 800a1e6:	42be      	cmp	r6, r7
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	4690      	mov	r8, r2
 800a1ec:	680b      	ldr	r3, [r1, #0]
 800a1ee:	d82d      	bhi.n	800a24c <__ssputs_r+0x70>
 800a1f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1f8:	d026      	beq.n	800a248 <__ssputs_r+0x6c>
 800a1fa:	6965      	ldr	r5, [r4, #20]
 800a1fc:	6909      	ldr	r1, [r1, #16]
 800a1fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a202:	eba3 0901 	sub.w	r9, r3, r1
 800a206:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a20a:	1c7b      	adds	r3, r7, #1
 800a20c:	444b      	add	r3, r9
 800a20e:	106d      	asrs	r5, r5, #1
 800a210:	429d      	cmp	r5, r3
 800a212:	bf38      	it	cc
 800a214:	461d      	movcc	r5, r3
 800a216:	0553      	lsls	r3, r2, #21
 800a218:	d527      	bpl.n	800a26a <__ssputs_r+0x8e>
 800a21a:	4629      	mov	r1, r5
 800a21c:	f7fe fc2e 	bl	8008a7c <_malloc_r>
 800a220:	4606      	mov	r6, r0
 800a222:	b360      	cbz	r0, 800a27e <__ssputs_r+0xa2>
 800a224:	464a      	mov	r2, r9
 800a226:	6921      	ldr	r1, [r4, #16]
 800a228:	f7fd fd53 	bl	8007cd2 <memcpy>
 800a22c:	89a3      	ldrh	r3, [r4, #12]
 800a22e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a236:	81a3      	strh	r3, [r4, #12]
 800a238:	6126      	str	r6, [r4, #16]
 800a23a:	444e      	add	r6, r9
 800a23c:	6026      	str	r6, [r4, #0]
 800a23e:	463e      	mov	r6, r7
 800a240:	6165      	str	r5, [r4, #20]
 800a242:	eba5 0509 	sub.w	r5, r5, r9
 800a246:	60a5      	str	r5, [r4, #8]
 800a248:	42be      	cmp	r6, r7
 800a24a:	d900      	bls.n	800a24e <__ssputs_r+0x72>
 800a24c:	463e      	mov	r6, r7
 800a24e:	4632      	mov	r2, r6
 800a250:	4641      	mov	r1, r8
 800a252:	6820      	ldr	r0, [r4, #0]
 800a254:	f000 f9c2 	bl	800a5dc <memmove>
 800a258:	2000      	movs	r0, #0
 800a25a:	68a3      	ldr	r3, [r4, #8]
 800a25c:	1b9b      	subs	r3, r3, r6
 800a25e:	60a3      	str	r3, [r4, #8]
 800a260:	6823      	ldr	r3, [r4, #0]
 800a262:	4433      	add	r3, r6
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a26a:	462a      	mov	r2, r5
 800a26c:	f000 fd63 	bl	800ad36 <_realloc_r>
 800a270:	4606      	mov	r6, r0
 800a272:	2800      	cmp	r0, #0
 800a274:	d1e0      	bne.n	800a238 <__ssputs_r+0x5c>
 800a276:	4650      	mov	r0, sl
 800a278:	6921      	ldr	r1, [r4, #16]
 800a27a:	f7fe fb8d 	bl	8008998 <_free_r>
 800a27e:	230c      	movs	r3, #12
 800a280:	f8ca 3000 	str.w	r3, [sl]
 800a284:	89a3      	ldrh	r3, [r4, #12]
 800a286:	f04f 30ff 	mov.w	r0, #4294967295
 800a28a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a28e:	81a3      	strh	r3, [r4, #12]
 800a290:	e7e9      	b.n	800a266 <__ssputs_r+0x8a>
	...

0800a294 <_svfiprintf_r>:
 800a294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a298:	4698      	mov	r8, r3
 800a29a:	898b      	ldrh	r3, [r1, #12]
 800a29c:	4607      	mov	r7, r0
 800a29e:	061b      	lsls	r3, r3, #24
 800a2a0:	460d      	mov	r5, r1
 800a2a2:	4614      	mov	r4, r2
 800a2a4:	b09d      	sub	sp, #116	@ 0x74
 800a2a6:	d510      	bpl.n	800a2ca <_svfiprintf_r+0x36>
 800a2a8:	690b      	ldr	r3, [r1, #16]
 800a2aa:	b973      	cbnz	r3, 800a2ca <_svfiprintf_r+0x36>
 800a2ac:	2140      	movs	r1, #64	@ 0x40
 800a2ae:	f7fe fbe5 	bl	8008a7c <_malloc_r>
 800a2b2:	6028      	str	r0, [r5, #0]
 800a2b4:	6128      	str	r0, [r5, #16]
 800a2b6:	b930      	cbnz	r0, 800a2c6 <_svfiprintf_r+0x32>
 800a2b8:	230c      	movs	r3, #12
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c0:	b01d      	add	sp, #116	@ 0x74
 800a2c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c6:	2340      	movs	r3, #64	@ 0x40
 800a2c8:	616b      	str	r3, [r5, #20]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ce:	2320      	movs	r3, #32
 800a2d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2d4:	2330      	movs	r3, #48	@ 0x30
 800a2d6:	f04f 0901 	mov.w	r9, #1
 800a2da:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2de:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a478 <_svfiprintf_r+0x1e4>
 800a2e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2e6:	4623      	mov	r3, r4
 800a2e8:	469a      	mov	sl, r3
 800a2ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2ee:	b10a      	cbz	r2, 800a2f4 <_svfiprintf_r+0x60>
 800a2f0:	2a25      	cmp	r2, #37	@ 0x25
 800a2f2:	d1f9      	bne.n	800a2e8 <_svfiprintf_r+0x54>
 800a2f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2f8:	d00b      	beq.n	800a312 <_svfiprintf_r+0x7e>
 800a2fa:	465b      	mov	r3, fp
 800a2fc:	4622      	mov	r2, r4
 800a2fe:	4629      	mov	r1, r5
 800a300:	4638      	mov	r0, r7
 800a302:	f7ff ff6b 	bl	800a1dc <__ssputs_r>
 800a306:	3001      	adds	r0, #1
 800a308:	f000 80a7 	beq.w	800a45a <_svfiprintf_r+0x1c6>
 800a30c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a30e:	445a      	add	r2, fp
 800a310:	9209      	str	r2, [sp, #36]	@ 0x24
 800a312:	f89a 3000 	ldrb.w	r3, [sl]
 800a316:	2b00      	cmp	r3, #0
 800a318:	f000 809f 	beq.w	800a45a <_svfiprintf_r+0x1c6>
 800a31c:	2300      	movs	r3, #0
 800a31e:	f04f 32ff 	mov.w	r2, #4294967295
 800a322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a326:	f10a 0a01 	add.w	sl, sl, #1
 800a32a:	9304      	str	r3, [sp, #16]
 800a32c:	9307      	str	r3, [sp, #28]
 800a32e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a332:	931a      	str	r3, [sp, #104]	@ 0x68
 800a334:	4654      	mov	r4, sl
 800a336:	2205      	movs	r2, #5
 800a338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a33c:	484e      	ldr	r0, [pc, #312]	@ (800a478 <_svfiprintf_r+0x1e4>)
 800a33e:	f7fd fcba 	bl	8007cb6 <memchr>
 800a342:	9a04      	ldr	r2, [sp, #16]
 800a344:	b9d8      	cbnz	r0, 800a37e <_svfiprintf_r+0xea>
 800a346:	06d0      	lsls	r0, r2, #27
 800a348:	bf44      	itt	mi
 800a34a:	2320      	movmi	r3, #32
 800a34c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a350:	0711      	lsls	r1, r2, #28
 800a352:	bf44      	itt	mi
 800a354:	232b      	movmi	r3, #43	@ 0x2b
 800a356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a35a:	f89a 3000 	ldrb.w	r3, [sl]
 800a35e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a360:	d015      	beq.n	800a38e <_svfiprintf_r+0xfa>
 800a362:	4654      	mov	r4, sl
 800a364:	2000      	movs	r0, #0
 800a366:	f04f 0c0a 	mov.w	ip, #10
 800a36a:	9a07      	ldr	r2, [sp, #28]
 800a36c:	4621      	mov	r1, r4
 800a36e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a372:	3b30      	subs	r3, #48	@ 0x30
 800a374:	2b09      	cmp	r3, #9
 800a376:	d94b      	bls.n	800a410 <_svfiprintf_r+0x17c>
 800a378:	b1b0      	cbz	r0, 800a3a8 <_svfiprintf_r+0x114>
 800a37a:	9207      	str	r2, [sp, #28]
 800a37c:	e014      	b.n	800a3a8 <_svfiprintf_r+0x114>
 800a37e:	eba0 0308 	sub.w	r3, r0, r8
 800a382:	fa09 f303 	lsl.w	r3, r9, r3
 800a386:	4313      	orrs	r3, r2
 800a388:	46a2      	mov	sl, r4
 800a38a:	9304      	str	r3, [sp, #16]
 800a38c:	e7d2      	b.n	800a334 <_svfiprintf_r+0xa0>
 800a38e:	9b03      	ldr	r3, [sp, #12]
 800a390:	1d19      	adds	r1, r3, #4
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	9103      	str	r1, [sp, #12]
 800a396:	2b00      	cmp	r3, #0
 800a398:	bfbb      	ittet	lt
 800a39a:	425b      	neglt	r3, r3
 800a39c:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a0:	9307      	strge	r3, [sp, #28]
 800a3a2:	9307      	strlt	r3, [sp, #28]
 800a3a4:	bfb8      	it	lt
 800a3a6:	9204      	strlt	r2, [sp, #16]
 800a3a8:	7823      	ldrb	r3, [r4, #0]
 800a3aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3ac:	d10a      	bne.n	800a3c4 <_svfiprintf_r+0x130>
 800a3ae:	7863      	ldrb	r3, [r4, #1]
 800a3b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3b2:	d132      	bne.n	800a41a <_svfiprintf_r+0x186>
 800a3b4:	9b03      	ldr	r3, [sp, #12]
 800a3b6:	3402      	adds	r4, #2
 800a3b8:	1d1a      	adds	r2, r3, #4
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	9203      	str	r2, [sp, #12]
 800a3be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3c2:	9305      	str	r3, [sp, #20]
 800a3c4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a47c <_svfiprintf_r+0x1e8>
 800a3c8:	2203      	movs	r2, #3
 800a3ca:	4650      	mov	r0, sl
 800a3cc:	7821      	ldrb	r1, [r4, #0]
 800a3ce:	f7fd fc72 	bl	8007cb6 <memchr>
 800a3d2:	b138      	cbz	r0, 800a3e4 <_svfiprintf_r+0x150>
 800a3d4:	2240      	movs	r2, #64	@ 0x40
 800a3d6:	9b04      	ldr	r3, [sp, #16]
 800a3d8:	eba0 000a 	sub.w	r0, r0, sl
 800a3dc:	4082      	lsls	r2, r0
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	3401      	adds	r4, #1
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3e8:	2206      	movs	r2, #6
 800a3ea:	4825      	ldr	r0, [pc, #148]	@ (800a480 <_svfiprintf_r+0x1ec>)
 800a3ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3f0:	f7fd fc61 	bl	8007cb6 <memchr>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d036      	beq.n	800a466 <_svfiprintf_r+0x1d2>
 800a3f8:	4b22      	ldr	r3, [pc, #136]	@ (800a484 <_svfiprintf_r+0x1f0>)
 800a3fa:	bb1b      	cbnz	r3, 800a444 <_svfiprintf_r+0x1b0>
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	3307      	adds	r3, #7
 800a400:	f023 0307 	bic.w	r3, r3, #7
 800a404:	3308      	adds	r3, #8
 800a406:	9303      	str	r3, [sp, #12]
 800a408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a40a:	4433      	add	r3, r6
 800a40c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a40e:	e76a      	b.n	800a2e6 <_svfiprintf_r+0x52>
 800a410:	460c      	mov	r4, r1
 800a412:	2001      	movs	r0, #1
 800a414:	fb0c 3202 	mla	r2, ip, r2, r3
 800a418:	e7a8      	b.n	800a36c <_svfiprintf_r+0xd8>
 800a41a:	2300      	movs	r3, #0
 800a41c:	f04f 0c0a 	mov.w	ip, #10
 800a420:	4619      	mov	r1, r3
 800a422:	3401      	adds	r4, #1
 800a424:	9305      	str	r3, [sp, #20]
 800a426:	4620      	mov	r0, r4
 800a428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a42c:	3a30      	subs	r2, #48	@ 0x30
 800a42e:	2a09      	cmp	r2, #9
 800a430:	d903      	bls.n	800a43a <_svfiprintf_r+0x1a6>
 800a432:	2b00      	cmp	r3, #0
 800a434:	d0c6      	beq.n	800a3c4 <_svfiprintf_r+0x130>
 800a436:	9105      	str	r1, [sp, #20]
 800a438:	e7c4      	b.n	800a3c4 <_svfiprintf_r+0x130>
 800a43a:	4604      	mov	r4, r0
 800a43c:	2301      	movs	r3, #1
 800a43e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a442:	e7f0      	b.n	800a426 <_svfiprintf_r+0x192>
 800a444:	ab03      	add	r3, sp, #12
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	462a      	mov	r2, r5
 800a44a:	4638      	mov	r0, r7
 800a44c:	4b0e      	ldr	r3, [pc, #56]	@ (800a488 <_svfiprintf_r+0x1f4>)
 800a44e:	a904      	add	r1, sp, #16
 800a450:	f7fc fcac 	bl	8006dac <_printf_float>
 800a454:	1c42      	adds	r2, r0, #1
 800a456:	4606      	mov	r6, r0
 800a458:	d1d6      	bne.n	800a408 <_svfiprintf_r+0x174>
 800a45a:	89ab      	ldrh	r3, [r5, #12]
 800a45c:	065b      	lsls	r3, r3, #25
 800a45e:	f53f af2d 	bmi.w	800a2bc <_svfiprintf_r+0x28>
 800a462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a464:	e72c      	b.n	800a2c0 <_svfiprintf_r+0x2c>
 800a466:	ab03      	add	r3, sp, #12
 800a468:	9300      	str	r3, [sp, #0]
 800a46a:	462a      	mov	r2, r5
 800a46c:	4638      	mov	r0, r7
 800a46e:	4b06      	ldr	r3, [pc, #24]	@ (800a488 <_svfiprintf_r+0x1f4>)
 800a470:	a904      	add	r1, sp, #16
 800a472:	f7fc ff39 	bl	80072e8 <_printf_i>
 800a476:	e7ed      	b.n	800a454 <_svfiprintf_r+0x1c0>
 800a478:	0800bf09 	.word	0x0800bf09
 800a47c:	0800bf0f 	.word	0x0800bf0f
 800a480:	0800bf13 	.word	0x0800bf13
 800a484:	08006dad 	.word	0x08006dad
 800a488:	0800a1dd 	.word	0x0800a1dd

0800a48c <__sflush_r>:
 800a48c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a492:	0716      	lsls	r6, r2, #28
 800a494:	4605      	mov	r5, r0
 800a496:	460c      	mov	r4, r1
 800a498:	d454      	bmi.n	800a544 <__sflush_r+0xb8>
 800a49a:	684b      	ldr	r3, [r1, #4]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	dc02      	bgt.n	800a4a6 <__sflush_r+0x1a>
 800a4a0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	dd48      	ble.n	800a538 <__sflush_r+0xac>
 800a4a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4a8:	2e00      	cmp	r6, #0
 800a4aa:	d045      	beq.n	800a538 <__sflush_r+0xac>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4b2:	682f      	ldr	r7, [r5, #0]
 800a4b4:	6a21      	ldr	r1, [r4, #32]
 800a4b6:	602b      	str	r3, [r5, #0]
 800a4b8:	d030      	beq.n	800a51c <__sflush_r+0x90>
 800a4ba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4bc:	89a3      	ldrh	r3, [r4, #12]
 800a4be:	0759      	lsls	r1, r3, #29
 800a4c0:	d505      	bpl.n	800a4ce <__sflush_r+0x42>
 800a4c2:	6863      	ldr	r3, [r4, #4]
 800a4c4:	1ad2      	subs	r2, r2, r3
 800a4c6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4c8:	b10b      	cbz	r3, 800a4ce <__sflush_r+0x42>
 800a4ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4cc:	1ad2      	subs	r2, r2, r3
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4d4:	6a21      	ldr	r1, [r4, #32]
 800a4d6:	47b0      	blx	r6
 800a4d8:	1c43      	adds	r3, r0, #1
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	d106      	bne.n	800a4ec <__sflush_r+0x60>
 800a4de:	6829      	ldr	r1, [r5, #0]
 800a4e0:	291d      	cmp	r1, #29
 800a4e2:	d82b      	bhi.n	800a53c <__sflush_r+0xb0>
 800a4e4:	4a28      	ldr	r2, [pc, #160]	@ (800a588 <__sflush_r+0xfc>)
 800a4e6:	410a      	asrs	r2, r1
 800a4e8:	07d6      	lsls	r6, r2, #31
 800a4ea:	d427      	bmi.n	800a53c <__sflush_r+0xb0>
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	6062      	str	r2, [r4, #4]
 800a4f0:	6922      	ldr	r2, [r4, #16]
 800a4f2:	04d9      	lsls	r1, r3, #19
 800a4f4:	6022      	str	r2, [r4, #0]
 800a4f6:	d504      	bpl.n	800a502 <__sflush_r+0x76>
 800a4f8:	1c42      	adds	r2, r0, #1
 800a4fa:	d101      	bne.n	800a500 <__sflush_r+0x74>
 800a4fc:	682b      	ldr	r3, [r5, #0]
 800a4fe:	b903      	cbnz	r3, 800a502 <__sflush_r+0x76>
 800a500:	6560      	str	r0, [r4, #84]	@ 0x54
 800a502:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a504:	602f      	str	r7, [r5, #0]
 800a506:	b1b9      	cbz	r1, 800a538 <__sflush_r+0xac>
 800a508:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a50c:	4299      	cmp	r1, r3
 800a50e:	d002      	beq.n	800a516 <__sflush_r+0x8a>
 800a510:	4628      	mov	r0, r5
 800a512:	f7fe fa41 	bl	8008998 <_free_r>
 800a516:	2300      	movs	r3, #0
 800a518:	6363      	str	r3, [r4, #52]	@ 0x34
 800a51a:	e00d      	b.n	800a538 <__sflush_r+0xac>
 800a51c:	2301      	movs	r3, #1
 800a51e:	4628      	mov	r0, r5
 800a520:	47b0      	blx	r6
 800a522:	4602      	mov	r2, r0
 800a524:	1c50      	adds	r0, r2, #1
 800a526:	d1c9      	bne.n	800a4bc <__sflush_r+0x30>
 800a528:	682b      	ldr	r3, [r5, #0]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d0c6      	beq.n	800a4bc <__sflush_r+0x30>
 800a52e:	2b1d      	cmp	r3, #29
 800a530:	d001      	beq.n	800a536 <__sflush_r+0xaa>
 800a532:	2b16      	cmp	r3, #22
 800a534:	d11d      	bne.n	800a572 <__sflush_r+0xe6>
 800a536:	602f      	str	r7, [r5, #0]
 800a538:	2000      	movs	r0, #0
 800a53a:	e021      	b.n	800a580 <__sflush_r+0xf4>
 800a53c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a540:	b21b      	sxth	r3, r3
 800a542:	e01a      	b.n	800a57a <__sflush_r+0xee>
 800a544:	690f      	ldr	r7, [r1, #16]
 800a546:	2f00      	cmp	r7, #0
 800a548:	d0f6      	beq.n	800a538 <__sflush_r+0xac>
 800a54a:	0793      	lsls	r3, r2, #30
 800a54c:	bf18      	it	ne
 800a54e:	2300      	movne	r3, #0
 800a550:	680e      	ldr	r6, [r1, #0]
 800a552:	bf08      	it	eq
 800a554:	694b      	ldreq	r3, [r1, #20]
 800a556:	1bf6      	subs	r6, r6, r7
 800a558:	600f      	str	r7, [r1, #0]
 800a55a:	608b      	str	r3, [r1, #8]
 800a55c:	2e00      	cmp	r6, #0
 800a55e:	ddeb      	ble.n	800a538 <__sflush_r+0xac>
 800a560:	4633      	mov	r3, r6
 800a562:	463a      	mov	r2, r7
 800a564:	4628      	mov	r0, r5
 800a566:	6a21      	ldr	r1, [r4, #32]
 800a568:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a56c:	47e0      	blx	ip
 800a56e:	2800      	cmp	r0, #0
 800a570:	dc07      	bgt.n	800a582 <__sflush_r+0xf6>
 800a572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a57a:	f04f 30ff 	mov.w	r0, #4294967295
 800a57e:	81a3      	strh	r3, [r4, #12]
 800a580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a582:	4407      	add	r7, r0
 800a584:	1a36      	subs	r6, r6, r0
 800a586:	e7e9      	b.n	800a55c <__sflush_r+0xd0>
 800a588:	dfbffffe 	.word	0xdfbffffe

0800a58c <_fflush_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	690b      	ldr	r3, [r1, #16]
 800a590:	4605      	mov	r5, r0
 800a592:	460c      	mov	r4, r1
 800a594:	b913      	cbnz	r3, 800a59c <_fflush_r+0x10>
 800a596:	2500      	movs	r5, #0
 800a598:	4628      	mov	r0, r5
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	b118      	cbz	r0, 800a5a6 <_fflush_r+0x1a>
 800a59e:	6a03      	ldr	r3, [r0, #32]
 800a5a0:	b90b      	cbnz	r3, 800a5a6 <_fflush_r+0x1a>
 800a5a2:	f7fd fa5d 	bl	8007a60 <__sinit>
 800a5a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d0f3      	beq.n	800a596 <_fflush_r+0xa>
 800a5ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5b0:	07d0      	lsls	r0, r2, #31
 800a5b2:	d404      	bmi.n	800a5be <_fflush_r+0x32>
 800a5b4:	0599      	lsls	r1, r3, #22
 800a5b6:	d402      	bmi.n	800a5be <_fflush_r+0x32>
 800a5b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ba:	f7fd fb7a 	bl	8007cb2 <__retarget_lock_acquire_recursive>
 800a5be:	4628      	mov	r0, r5
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	f7ff ff63 	bl	800a48c <__sflush_r>
 800a5c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5c8:	4605      	mov	r5, r0
 800a5ca:	07da      	lsls	r2, r3, #31
 800a5cc:	d4e4      	bmi.n	800a598 <_fflush_r+0xc>
 800a5ce:	89a3      	ldrh	r3, [r4, #12]
 800a5d0:	059b      	lsls	r3, r3, #22
 800a5d2:	d4e1      	bmi.n	800a598 <_fflush_r+0xc>
 800a5d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5d6:	f7fd fb6d 	bl	8007cb4 <__retarget_lock_release_recursive>
 800a5da:	e7dd      	b.n	800a598 <_fflush_r+0xc>

0800a5dc <memmove>:
 800a5dc:	4288      	cmp	r0, r1
 800a5de:	b510      	push	{r4, lr}
 800a5e0:	eb01 0402 	add.w	r4, r1, r2
 800a5e4:	d902      	bls.n	800a5ec <memmove+0x10>
 800a5e6:	4284      	cmp	r4, r0
 800a5e8:	4623      	mov	r3, r4
 800a5ea:	d807      	bhi.n	800a5fc <memmove+0x20>
 800a5ec:	1e43      	subs	r3, r0, #1
 800a5ee:	42a1      	cmp	r1, r4
 800a5f0:	d008      	beq.n	800a604 <memmove+0x28>
 800a5f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5fa:	e7f8      	b.n	800a5ee <memmove+0x12>
 800a5fc:	4601      	mov	r1, r0
 800a5fe:	4402      	add	r2, r0
 800a600:	428a      	cmp	r2, r1
 800a602:	d100      	bne.n	800a606 <memmove+0x2a>
 800a604:	bd10      	pop	{r4, pc}
 800a606:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a60a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a60e:	e7f7      	b.n	800a600 <memmove+0x24>

0800a610 <_sbrk_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	2300      	movs	r3, #0
 800a614:	4d05      	ldr	r5, [pc, #20]	@ (800a62c <_sbrk_r+0x1c>)
 800a616:	4604      	mov	r4, r0
 800a618:	4608      	mov	r0, r1
 800a61a:	602b      	str	r3, [r5, #0]
 800a61c:	f7f8 fd2a 	bl	8003074 <_sbrk>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d102      	bne.n	800a62a <_sbrk_r+0x1a>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	b103      	cbz	r3, 800a62a <_sbrk_r+0x1a>
 800a628:	6023      	str	r3, [r4, #0]
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
 800a62c:	200005b4 	.word	0x200005b4

0800a630 <nan>:
 800a630:	2000      	movs	r0, #0
 800a632:	4901      	ldr	r1, [pc, #4]	@ (800a638 <nan+0x8>)
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	7ff80000 	.word	0x7ff80000

0800a63c <__assert_func>:
 800a63c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a63e:	4614      	mov	r4, r2
 800a640:	461a      	mov	r2, r3
 800a642:	4b09      	ldr	r3, [pc, #36]	@ (800a668 <__assert_func+0x2c>)
 800a644:	4605      	mov	r5, r0
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68d8      	ldr	r0, [r3, #12]
 800a64a:	b954      	cbnz	r4, 800a662 <__assert_func+0x26>
 800a64c:	4b07      	ldr	r3, [pc, #28]	@ (800a66c <__assert_func+0x30>)
 800a64e:	461c      	mov	r4, r3
 800a650:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a654:	9100      	str	r1, [sp, #0]
 800a656:	462b      	mov	r3, r5
 800a658:	4905      	ldr	r1, [pc, #20]	@ (800a670 <__assert_func+0x34>)
 800a65a:	f000 fba7 	bl	800adac <fiprintf>
 800a65e:	f000 fbb7 	bl	800add0 <abort>
 800a662:	4b04      	ldr	r3, [pc, #16]	@ (800a674 <__assert_func+0x38>)
 800a664:	e7f4      	b.n	800a650 <__assert_func+0x14>
 800a666:	bf00      	nop
 800a668:	20000018 	.word	0x20000018
 800a66c:	0800bf5d 	.word	0x0800bf5d
 800a670:	0800bf2f 	.word	0x0800bf2f
 800a674:	0800bf22 	.word	0x0800bf22

0800a678 <_calloc_r>:
 800a678:	b570      	push	{r4, r5, r6, lr}
 800a67a:	fba1 5402 	umull	r5, r4, r1, r2
 800a67e:	b93c      	cbnz	r4, 800a690 <_calloc_r+0x18>
 800a680:	4629      	mov	r1, r5
 800a682:	f7fe f9fb 	bl	8008a7c <_malloc_r>
 800a686:	4606      	mov	r6, r0
 800a688:	b928      	cbnz	r0, 800a696 <_calloc_r+0x1e>
 800a68a:	2600      	movs	r6, #0
 800a68c:	4630      	mov	r0, r6
 800a68e:	bd70      	pop	{r4, r5, r6, pc}
 800a690:	220c      	movs	r2, #12
 800a692:	6002      	str	r2, [r0, #0]
 800a694:	e7f9      	b.n	800a68a <_calloc_r+0x12>
 800a696:	462a      	mov	r2, r5
 800a698:	4621      	mov	r1, r4
 800a69a:	f7fd fa7a 	bl	8007b92 <memset>
 800a69e:	e7f5      	b.n	800a68c <_calloc_r+0x14>

0800a6a0 <rshift>:
 800a6a0:	6903      	ldr	r3, [r0, #16]
 800a6a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6aa:	f100 0414 	add.w	r4, r0, #20
 800a6ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a6b2:	dd46      	ble.n	800a742 <rshift+0xa2>
 800a6b4:	f011 011f 	ands.w	r1, r1, #31
 800a6b8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a6bc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a6c0:	d10c      	bne.n	800a6dc <rshift+0x3c>
 800a6c2:	4629      	mov	r1, r5
 800a6c4:	f100 0710 	add.w	r7, r0, #16
 800a6c8:	42b1      	cmp	r1, r6
 800a6ca:	d335      	bcc.n	800a738 <rshift+0x98>
 800a6cc:	1a9b      	subs	r3, r3, r2
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	1eea      	subs	r2, r5, #3
 800a6d2:	4296      	cmp	r6, r2
 800a6d4:	bf38      	it	cc
 800a6d6:	2300      	movcc	r3, #0
 800a6d8:	4423      	add	r3, r4
 800a6da:	e015      	b.n	800a708 <rshift+0x68>
 800a6dc:	46a1      	mov	r9, r4
 800a6de:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6e2:	f1c1 0820 	rsb	r8, r1, #32
 800a6e6:	40cf      	lsrs	r7, r1
 800a6e8:	f105 0e04 	add.w	lr, r5, #4
 800a6ec:	4576      	cmp	r6, lr
 800a6ee:	46f4      	mov	ip, lr
 800a6f0:	d816      	bhi.n	800a720 <rshift+0x80>
 800a6f2:	1a9a      	subs	r2, r3, r2
 800a6f4:	0092      	lsls	r2, r2, #2
 800a6f6:	3a04      	subs	r2, #4
 800a6f8:	3501      	adds	r5, #1
 800a6fa:	42ae      	cmp	r6, r5
 800a6fc:	bf38      	it	cc
 800a6fe:	2200      	movcc	r2, #0
 800a700:	18a3      	adds	r3, r4, r2
 800a702:	50a7      	str	r7, [r4, r2]
 800a704:	b107      	cbz	r7, 800a708 <rshift+0x68>
 800a706:	3304      	adds	r3, #4
 800a708:	42a3      	cmp	r3, r4
 800a70a:	eba3 0204 	sub.w	r2, r3, r4
 800a70e:	bf08      	it	eq
 800a710:	2300      	moveq	r3, #0
 800a712:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a716:	6102      	str	r2, [r0, #16]
 800a718:	bf08      	it	eq
 800a71a:	6143      	streq	r3, [r0, #20]
 800a71c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a720:	f8dc c000 	ldr.w	ip, [ip]
 800a724:	fa0c fc08 	lsl.w	ip, ip, r8
 800a728:	ea4c 0707 	orr.w	r7, ip, r7
 800a72c:	f849 7b04 	str.w	r7, [r9], #4
 800a730:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a734:	40cf      	lsrs	r7, r1
 800a736:	e7d9      	b.n	800a6ec <rshift+0x4c>
 800a738:	f851 cb04 	ldr.w	ip, [r1], #4
 800a73c:	f847 cf04 	str.w	ip, [r7, #4]!
 800a740:	e7c2      	b.n	800a6c8 <rshift+0x28>
 800a742:	4623      	mov	r3, r4
 800a744:	e7e0      	b.n	800a708 <rshift+0x68>

0800a746 <__hexdig_fun>:
 800a746:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a74a:	2b09      	cmp	r3, #9
 800a74c:	d802      	bhi.n	800a754 <__hexdig_fun+0xe>
 800a74e:	3820      	subs	r0, #32
 800a750:	b2c0      	uxtb	r0, r0
 800a752:	4770      	bx	lr
 800a754:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a758:	2b05      	cmp	r3, #5
 800a75a:	d801      	bhi.n	800a760 <__hexdig_fun+0x1a>
 800a75c:	3847      	subs	r0, #71	@ 0x47
 800a75e:	e7f7      	b.n	800a750 <__hexdig_fun+0xa>
 800a760:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a764:	2b05      	cmp	r3, #5
 800a766:	d801      	bhi.n	800a76c <__hexdig_fun+0x26>
 800a768:	3827      	subs	r0, #39	@ 0x27
 800a76a:	e7f1      	b.n	800a750 <__hexdig_fun+0xa>
 800a76c:	2000      	movs	r0, #0
 800a76e:	4770      	bx	lr

0800a770 <__gethex>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	468a      	mov	sl, r1
 800a776:	4690      	mov	r8, r2
 800a778:	b085      	sub	sp, #20
 800a77a:	9302      	str	r3, [sp, #8]
 800a77c:	680b      	ldr	r3, [r1, #0]
 800a77e:	9001      	str	r0, [sp, #4]
 800a780:	1c9c      	adds	r4, r3, #2
 800a782:	46a1      	mov	r9, r4
 800a784:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a788:	2830      	cmp	r0, #48	@ 0x30
 800a78a:	d0fa      	beq.n	800a782 <__gethex+0x12>
 800a78c:	eba9 0303 	sub.w	r3, r9, r3
 800a790:	f1a3 0b02 	sub.w	fp, r3, #2
 800a794:	f7ff ffd7 	bl	800a746 <__hexdig_fun>
 800a798:	4605      	mov	r5, r0
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d168      	bne.n	800a870 <__gethex+0x100>
 800a79e:	2201      	movs	r2, #1
 800a7a0:	4648      	mov	r0, r9
 800a7a2:	499f      	ldr	r1, [pc, #636]	@ (800aa20 <__gethex+0x2b0>)
 800a7a4:	f7fd f9fd 	bl	8007ba2 <strncmp>
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	d167      	bne.n	800a87e <__gethex+0x10e>
 800a7ae:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a7b2:	4626      	mov	r6, r4
 800a7b4:	f7ff ffc7 	bl	800a746 <__hexdig_fun>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d062      	beq.n	800a882 <__gethex+0x112>
 800a7bc:	4623      	mov	r3, r4
 800a7be:	7818      	ldrb	r0, [r3, #0]
 800a7c0:	4699      	mov	r9, r3
 800a7c2:	2830      	cmp	r0, #48	@ 0x30
 800a7c4:	f103 0301 	add.w	r3, r3, #1
 800a7c8:	d0f9      	beq.n	800a7be <__gethex+0x4e>
 800a7ca:	f7ff ffbc 	bl	800a746 <__hexdig_fun>
 800a7ce:	fab0 f580 	clz	r5, r0
 800a7d2:	f04f 0b01 	mov.w	fp, #1
 800a7d6:	096d      	lsrs	r5, r5, #5
 800a7d8:	464a      	mov	r2, r9
 800a7da:	4616      	mov	r6, r2
 800a7dc:	7830      	ldrb	r0, [r6, #0]
 800a7de:	3201      	adds	r2, #1
 800a7e0:	f7ff ffb1 	bl	800a746 <__hexdig_fun>
 800a7e4:	2800      	cmp	r0, #0
 800a7e6:	d1f8      	bne.n	800a7da <__gethex+0x6a>
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	498c      	ldr	r1, [pc, #560]	@ (800aa20 <__gethex+0x2b0>)
 800a7ee:	f7fd f9d8 	bl	8007ba2 <strncmp>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	d13f      	bne.n	800a876 <__gethex+0x106>
 800a7f6:	b944      	cbnz	r4, 800a80a <__gethex+0x9a>
 800a7f8:	1c74      	adds	r4, r6, #1
 800a7fa:	4622      	mov	r2, r4
 800a7fc:	4616      	mov	r6, r2
 800a7fe:	7830      	ldrb	r0, [r6, #0]
 800a800:	3201      	adds	r2, #1
 800a802:	f7ff ffa0 	bl	800a746 <__hexdig_fun>
 800a806:	2800      	cmp	r0, #0
 800a808:	d1f8      	bne.n	800a7fc <__gethex+0x8c>
 800a80a:	1ba4      	subs	r4, r4, r6
 800a80c:	00a7      	lsls	r7, r4, #2
 800a80e:	7833      	ldrb	r3, [r6, #0]
 800a810:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a814:	2b50      	cmp	r3, #80	@ 0x50
 800a816:	d13e      	bne.n	800a896 <__gethex+0x126>
 800a818:	7873      	ldrb	r3, [r6, #1]
 800a81a:	2b2b      	cmp	r3, #43	@ 0x2b
 800a81c:	d033      	beq.n	800a886 <__gethex+0x116>
 800a81e:	2b2d      	cmp	r3, #45	@ 0x2d
 800a820:	d034      	beq.n	800a88c <__gethex+0x11c>
 800a822:	2400      	movs	r4, #0
 800a824:	1c71      	adds	r1, r6, #1
 800a826:	7808      	ldrb	r0, [r1, #0]
 800a828:	f7ff ff8d 	bl	800a746 <__hexdig_fun>
 800a82c:	1e43      	subs	r3, r0, #1
 800a82e:	b2db      	uxtb	r3, r3
 800a830:	2b18      	cmp	r3, #24
 800a832:	d830      	bhi.n	800a896 <__gethex+0x126>
 800a834:	f1a0 0210 	sub.w	r2, r0, #16
 800a838:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a83c:	f7ff ff83 	bl	800a746 <__hexdig_fun>
 800a840:	f100 3cff 	add.w	ip, r0, #4294967295
 800a844:	fa5f fc8c 	uxtb.w	ip, ip
 800a848:	f1bc 0f18 	cmp.w	ip, #24
 800a84c:	f04f 030a 	mov.w	r3, #10
 800a850:	d91e      	bls.n	800a890 <__gethex+0x120>
 800a852:	b104      	cbz	r4, 800a856 <__gethex+0xe6>
 800a854:	4252      	negs	r2, r2
 800a856:	4417      	add	r7, r2
 800a858:	f8ca 1000 	str.w	r1, [sl]
 800a85c:	b1ed      	cbz	r5, 800a89a <__gethex+0x12a>
 800a85e:	f1bb 0f00 	cmp.w	fp, #0
 800a862:	bf0c      	ite	eq
 800a864:	2506      	moveq	r5, #6
 800a866:	2500      	movne	r5, #0
 800a868:	4628      	mov	r0, r5
 800a86a:	b005      	add	sp, #20
 800a86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a870:	2500      	movs	r5, #0
 800a872:	462c      	mov	r4, r5
 800a874:	e7b0      	b.n	800a7d8 <__gethex+0x68>
 800a876:	2c00      	cmp	r4, #0
 800a878:	d1c7      	bne.n	800a80a <__gethex+0x9a>
 800a87a:	4627      	mov	r7, r4
 800a87c:	e7c7      	b.n	800a80e <__gethex+0x9e>
 800a87e:	464e      	mov	r6, r9
 800a880:	462f      	mov	r7, r5
 800a882:	2501      	movs	r5, #1
 800a884:	e7c3      	b.n	800a80e <__gethex+0x9e>
 800a886:	2400      	movs	r4, #0
 800a888:	1cb1      	adds	r1, r6, #2
 800a88a:	e7cc      	b.n	800a826 <__gethex+0xb6>
 800a88c:	2401      	movs	r4, #1
 800a88e:	e7fb      	b.n	800a888 <__gethex+0x118>
 800a890:	fb03 0002 	mla	r0, r3, r2, r0
 800a894:	e7ce      	b.n	800a834 <__gethex+0xc4>
 800a896:	4631      	mov	r1, r6
 800a898:	e7de      	b.n	800a858 <__gethex+0xe8>
 800a89a:	4629      	mov	r1, r5
 800a89c:	eba6 0309 	sub.w	r3, r6, r9
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	2b07      	cmp	r3, #7
 800a8a4:	dc0a      	bgt.n	800a8bc <__gethex+0x14c>
 800a8a6:	9801      	ldr	r0, [sp, #4]
 800a8a8:	f7fe f974 	bl	8008b94 <_Balloc>
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	b940      	cbnz	r0, 800a8c2 <__gethex+0x152>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	21e4      	movs	r1, #228	@ 0xe4
 800a8b4:	4b5b      	ldr	r3, [pc, #364]	@ (800aa24 <__gethex+0x2b4>)
 800a8b6:	485c      	ldr	r0, [pc, #368]	@ (800aa28 <__gethex+0x2b8>)
 800a8b8:	f7ff fec0 	bl	800a63c <__assert_func>
 800a8bc:	3101      	adds	r1, #1
 800a8be:	105b      	asrs	r3, r3, #1
 800a8c0:	e7ef      	b.n	800a8a2 <__gethex+0x132>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	f100 0a14 	add.w	sl, r0, #20
 800a8c8:	4655      	mov	r5, sl
 800a8ca:	469b      	mov	fp, r3
 800a8cc:	45b1      	cmp	r9, r6
 800a8ce:	d337      	bcc.n	800a940 <__gethex+0x1d0>
 800a8d0:	f845 bb04 	str.w	fp, [r5], #4
 800a8d4:	eba5 050a 	sub.w	r5, r5, sl
 800a8d8:	10ad      	asrs	r5, r5, #2
 800a8da:	6125      	str	r5, [r4, #16]
 800a8dc:	4658      	mov	r0, fp
 800a8de:	f7fe fa4b 	bl	8008d78 <__hi0bits>
 800a8e2:	016d      	lsls	r5, r5, #5
 800a8e4:	f8d8 6000 	ldr.w	r6, [r8]
 800a8e8:	1a2d      	subs	r5, r5, r0
 800a8ea:	42b5      	cmp	r5, r6
 800a8ec:	dd54      	ble.n	800a998 <__gethex+0x228>
 800a8ee:	1bad      	subs	r5, r5, r6
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	f7fe fdd3 	bl	800949e <__any_on>
 800a8f8:	4681      	mov	r9, r0
 800a8fa:	b178      	cbz	r0, 800a91c <__gethex+0x1ac>
 800a8fc:	f04f 0901 	mov.w	r9, #1
 800a900:	1e6b      	subs	r3, r5, #1
 800a902:	1159      	asrs	r1, r3, #5
 800a904:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a908:	f003 021f 	and.w	r2, r3, #31
 800a90c:	fa09 f202 	lsl.w	r2, r9, r2
 800a910:	420a      	tst	r2, r1
 800a912:	d003      	beq.n	800a91c <__gethex+0x1ac>
 800a914:	454b      	cmp	r3, r9
 800a916:	dc36      	bgt.n	800a986 <__gethex+0x216>
 800a918:	f04f 0902 	mov.w	r9, #2
 800a91c:	4629      	mov	r1, r5
 800a91e:	4620      	mov	r0, r4
 800a920:	f7ff febe 	bl	800a6a0 <rshift>
 800a924:	442f      	add	r7, r5
 800a926:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a92a:	42bb      	cmp	r3, r7
 800a92c:	da42      	bge.n	800a9b4 <__gethex+0x244>
 800a92e:	4621      	mov	r1, r4
 800a930:	9801      	ldr	r0, [sp, #4]
 800a932:	f7fe f96f 	bl	8008c14 <_Bfree>
 800a936:	2300      	movs	r3, #0
 800a938:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a93a:	25a3      	movs	r5, #163	@ 0xa3
 800a93c:	6013      	str	r3, [r2, #0]
 800a93e:	e793      	b.n	800a868 <__gethex+0xf8>
 800a940:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a944:	2a2e      	cmp	r2, #46	@ 0x2e
 800a946:	d012      	beq.n	800a96e <__gethex+0x1fe>
 800a948:	2b20      	cmp	r3, #32
 800a94a:	d104      	bne.n	800a956 <__gethex+0x1e6>
 800a94c:	f845 bb04 	str.w	fp, [r5], #4
 800a950:	f04f 0b00 	mov.w	fp, #0
 800a954:	465b      	mov	r3, fp
 800a956:	7830      	ldrb	r0, [r6, #0]
 800a958:	9303      	str	r3, [sp, #12]
 800a95a:	f7ff fef4 	bl	800a746 <__hexdig_fun>
 800a95e:	9b03      	ldr	r3, [sp, #12]
 800a960:	f000 000f 	and.w	r0, r0, #15
 800a964:	4098      	lsls	r0, r3
 800a966:	ea4b 0b00 	orr.w	fp, fp, r0
 800a96a:	3304      	adds	r3, #4
 800a96c:	e7ae      	b.n	800a8cc <__gethex+0x15c>
 800a96e:	45b1      	cmp	r9, r6
 800a970:	d8ea      	bhi.n	800a948 <__gethex+0x1d8>
 800a972:	2201      	movs	r2, #1
 800a974:	4630      	mov	r0, r6
 800a976:	492a      	ldr	r1, [pc, #168]	@ (800aa20 <__gethex+0x2b0>)
 800a978:	9303      	str	r3, [sp, #12]
 800a97a:	f7fd f912 	bl	8007ba2 <strncmp>
 800a97e:	9b03      	ldr	r3, [sp, #12]
 800a980:	2800      	cmp	r0, #0
 800a982:	d1e1      	bne.n	800a948 <__gethex+0x1d8>
 800a984:	e7a2      	b.n	800a8cc <__gethex+0x15c>
 800a986:	4620      	mov	r0, r4
 800a988:	1ea9      	subs	r1, r5, #2
 800a98a:	f7fe fd88 	bl	800949e <__any_on>
 800a98e:	2800      	cmp	r0, #0
 800a990:	d0c2      	beq.n	800a918 <__gethex+0x1a8>
 800a992:	f04f 0903 	mov.w	r9, #3
 800a996:	e7c1      	b.n	800a91c <__gethex+0x1ac>
 800a998:	da09      	bge.n	800a9ae <__gethex+0x23e>
 800a99a:	1b75      	subs	r5, r6, r5
 800a99c:	4621      	mov	r1, r4
 800a99e:	462a      	mov	r2, r5
 800a9a0:	9801      	ldr	r0, [sp, #4]
 800a9a2:	f7fe fb4d 	bl	8009040 <__lshift>
 800a9a6:	4604      	mov	r4, r0
 800a9a8:	1b7f      	subs	r7, r7, r5
 800a9aa:	f100 0a14 	add.w	sl, r0, #20
 800a9ae:	f04f 0900 	mov.w	r9, #0
 800a9b2:	e7b8      	b.n	800a926 <__gethex+0x1b6>
 800a9b4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a9b8:	42bd      	cmp	r5, r7
 800a9ba:	dd6f      	ble.n	800aa9c <__gethex+0x32c>
 800a9bc:	1bed      	subs	r5, r5, r7
 800a9be:	42ae      	cmp	r6, r5
 800a9c0:	dc34      	bgt.n	800aa2c <__gethex+0x2bc>
 800a9c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9c6:	2b02      	cmp	r3, #2
 800a9c8:	d022      	beq.n	800aa10 <__gethex+0x2a0>
 800a9ca:	2b03      	cmp	r3, #3
 800a9cc:	d024      	beq.n	800aa18 <__gethex+0x2a8>
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d115      	bne.n	800a9fe <__gethex+0x28e>
 800a9d2:	42ae      	cmp	r6, r5
 800a9d4:	d113      	bne.n	800a9fe <__gethex+0x28e>
 800a9d6:	2e01      	cmp	r6, #1
 800a9d8:	d10b      	bne.n	800a9f2 <__gethex+0x282>
 800a9da:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a9de:	9a02      	ldr	r2, [sp, #8]
 800a9e0:	2562      	movs	r5, #98	@ 0x62
 800a9e2:	6013      	str	r3, [r2, #0]
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	6123      	str	r3, [r4, #16]
 800a9e8:	f8ca 3000 	str.w	r3, [sl]
 800a9ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9ee:	601c      	str	r4, [r3, #0]
 800a9f0:	e73a      	b.n	800a868 <__gethex+0xf8>
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	1e71      	subs	r1, r6, #1
 800a9f6:	f7fe fd52 	bl	800949e <__any_on>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d1ed      	bne.n	800a9da <__gethex+0x26a>
 800a9fe:	4621      	mov	r1, r4
 800aa00:	9801      	ldr	r0, [sp, #4]
 800aa02:	f7fe f907 	bl	8008c14 <_Bfree>
 800aa06:	2300      	movs	r3, #0
 800aa08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa0a:	2550      	movs	r5, #80	@ 0x50
 800aa0c:	6013      	str	r3, [r2, #0]
 800aa0e:	e72b      	b.n	800a868 <__gethex+0xf8>
 800aa10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d1f3      	bne.n	800a9fe <__gethex+0x28e>
 800aa16:	e7e0      	b.n	800a9da <__gethex+0x26a>
 800aa18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1dd      	bne.n	800a9da <__gethex+0x26a>
 800aa1e:	e7ee      	b.n	800a9fe <__gethex+0x28e>
 800aa20:	0800bdb0 	.word	0x0800bdb0
 800aa24:	0800bc43 	.word	0x0800bc43
 800aa28:	0800bf5e 	.word	0x0800bf5e
 800aa2c:	1e6f      	subs	r7, r5, #1
 800aa2e:	f1b9 0f00 	cmp.w	r9, #0
 800aa32:	d130      	bne.n	800aa96 <__gethex+0x326>
 800aa34:	b127      	cbz	r7, 800aa40 <__gethex+0x2d0>
 800aa36:	4639      	mov	r1, r7
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f7fe fd30 	bl	800949e <__any_on>
 800aa3e:	4681      	mov	r9, r0
 800aa40:	2301      	movs	r3, #1
 800aa42:	4629      	mov	r1, r5
 800aa44:	1b76      	subs	r6, r6, r5
 800aa46:	2502      	movs	r5, #2
 800aa48:	117a      	asrs	r2, r7, #5
 800aa4a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa4e:	f007 071f 	and.w	r7, r7, #31
 800aa52:	40bb      	lsls	r3, r7
 800aa54:	4213      	tst	r3, r2
 800aa56:	4620      	mov	r0, r4
 800aa58:	bf18      	it	ne
 800aa5a:	f049 0902 	orrne.w	r9, r9, #2
 800aa5e:	f7ff fe1f 	bl	800a6a0 <rshift>
 800aa62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aa66:	f1b9 0f00 	cmp.w	r9, #0
 800aa6a:	d047      	beq.n	800aafc <__gethex+0x38c>
 800aa6c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa70:	2b02      	cmp	r3, #2
 800aa72:	d015      	beq.n	800aaa0 <__gethex+0x330>
 800aa74:	2b03      	cmp	r3, #3
 800aa76:	d017      	beq.n	800aaa8 <__gethex+0x338>
 800aa78:	2b01      	cmp	r3, #1
 800aa7a:	d109      	bne.n	800aa90 <__gethex+0x320>
 800aa7c:	f019 0f02 	tst.w	r9, #2
 800aa80:	d006      	beq.n	800aa90 <__gethex+0x320>
 800aa82:	f8da 3000 	ldr.w	r3, [sl]
 800aa86:	ea49 0903 	orr.w	r9, r9, r3
 800aa8a:	f019 0f01 	tst.w	r9, #1
 800aa8e:	d10e      	bne.n	800aaae <__gethex+0x33e>
 800aa90:	f045 0510 	orr.w	r5, r5, #16
 800aa94:	e032      	b.n	800aafc <__gethex+0x38c>
 800aa96:	f04f 0901 	mov.w	r9, #1
 800aa9a:	e7d1      	b.n	800aa40 <__gethex+0x2d0>
 800aa9c:	2501      	movs	r5, #1
 800aa9e:	e7e2      	b.n	800aa66 <__gethex+0x2f6>
 800aaa0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaa2:	f1c3 0301 	rsb	r3, r3, #1
 800aaa6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d0f0      	beq.n	800aa90 <__gethex+0x320>
 800aaae:	f04f 0c00 	mov.w	ip, #0
 800aab2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aab6:	f104 0314 	add.w	r3, r4, #20
 800aaba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aabe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aac2:	4618      	mov	r0, r3
 800aac4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aac8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aacc:	d01b      	beq.n	800ab06 <__gethex+0x396>
 800aace:	3201      	adds	r2, #1
 800aad0:	6002      	str	r2, [r0, #0]
 800aad2:	2d02      	cmp	r5, #2
 800aad4:	f104 0314 	add.w	r3, r4, #20
 800aad8:	d13c      	bne.n	800ab54 <__gethex+0x3e4>
 800aada:	f8d8 2000 	ldr.w	r2, [r8]
 800aade:	3a01      	subs	r2, #1
 800aae0:	42b2      	cmp	r2, r6
 800aae2:	d109      	bne.n	800aaf8 <__gethex+0x388>
 800aae4:	2201      	movs	r2, #1
 800aae6:	1171      	asrs	r1, r6, #5
 800aae8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aaec:	f006 061f 	and.w	r6, r6, #31
 800aaf0:	fa02 f606 	lsl.w	r6, r2, r6
 800aaf4:	421e      	tst	r6, r3
 800aaf6:	d13a      	bne.n	800ab6e <__gethex+0x3fe>
 800aaf8:	f045 0520 	orr.w	r5, r5, #32
 800aafc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aafe:	601c      	str	r4, [r3, #0]
 800ab00:	9b02      	ldr	r3, [sp, #8]
 800ab02:	601f      	str	r7, [r3, #0]
 800ab04:	e6b0      	b.n	800a868 <__gethex+0xf8>
 800ab06:	4299      	cmp	r1, r3
 800ab08:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab0c:	d8d9      	bhi.n	800aac2 <__gethex+0x352>
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	459b      	cmp	fp, r3
 800ab12:	db17      	blt.n	800ab44 <__gethex+0x3d4>
 800ab14:	6861      	ldr	r1, [r4, #4]
 800ab16:	9801      	ldr	r0, [sp, #4]
 800ab18:	3101      	adds	r1, #1
 800ab1a:	f7fe f83b 	bl	8008b94 <_Balloc>
 800ab1e:	4681      	mov	r9, r0
 800ab20:	b918      	cbnz	r0, 800ab2a <__gethex+0x3ba>
 800ab22:	4602      	mov	r2, r0
 800ab24:	2184      	movs	r1, #132	@ 0x84
 800ab26:	4b19      	ldr	r3, [pc, #100]	@ (800ab8c <__gethex+0x41c>)
 800ab28:	e6c5      	b.n	800a8b6 <__gethex+0x146>
 800ab2a:	6922      	ldr	r2, [r4, #16]
 800ab2c:	f104 010c 	add.w	r1, r4, #12
 800ab30:	3202      	adds	r2, #2
 800ab32:	0092      	lsls	r2, r2, #2
 800ab34:	300c      	adds	r0, #12
 800ab36:	f7fd f8cc 	bl	8007cd2 <memcpy>
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	9801      	ldr	r0, [sp, #4]
 800ab3e:	f7fe f869 	bl	8008c14 <_Bfree>
 800ab42:	464c      	mov	r4, r9
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	1c5a      	adds	r2, r3, #1
 800ab48:	6122      	str	r2, [r4, #16]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab50:	615a      	str	r2, [r3, #20]
 800ab52:	e7be      	b.n	800aad2 <__gethex+0x362>
 800ab54:	6922      	ldr	r2, [r4, #16]
 800ab56:	455a      	cmp	r2, fp
 800ab58:	dd0b      	ble.n	800ab72 <__gethex+0x402>
 800ab5a:	2101      	movs	r1, #1
 800ab5c:	4620      	mov	r0, r4
 800ab5e:	f7ff fd9f 	bl	800a6a0 <rshift>
 800ab62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab66:	3701      	adds	r7, #1
 800ab68:	42bb      	cmp	r3, r7
 800ab6a:	f6ff aee0 	blt.w	800a92e <__gethex+0x1be>
 800ab6e:	2501      	movs	r5, #1
 800ab70:	e7c2      	b.n	800aaf8 <__gethex+0x388>
 800ab72:	f016 061f 	ands.w	r6, r6, #31
 800ab76:	d0fa      	beq.n	800ab6e <__gethex+0x3fe>
 800ab78:	4453      	add	r3, sl
 800ab7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab7e:	f7fe f8fb 	bl	8008d78 <__hi0bits>
 800ab82:	f1c6 0620 	rsb	r6, r6, #32
 800ab86:	42b0      	cmp	r0, r6
 800ab88:	dbe7      	blt.n	800ab5a <__gethex+0x3ea>
 800ab8a:	e7f0      	b.n	800ab6e <__gethex+0x3fe>
 800ab8c:	0800bc43 	.word	0x0800bc43

0800ab90 <L_shift>:
 800ab90:	f1c2 0208 	rsb	r2, r2, #8
 800ab94:	0092      	lsls	r2, r2, #2
 800ab96:	b570      	push	{r4, r5, r6, lr}
 800ab98:	f1c2 0620 	rsb	r6, r2, #32
 800ab9c:	6843      	ldr	r3, [r0, #4]
 800ab9e:	6804      	ldr	r4, [r0, #0]
 800aba0:	fa03 f506 	lsl.w	r5, r3, r6
 800aba4:	432c      	orrs	r4, r5
 800aba6:	40d3      	lsrs	r3, r2
 800aba8:	6004      	str	r4, [r0, #0]
 800abaa:	f840 3f04 	str.w	r3, [r0, #4]!
 800abae:	4288      	cmp	r0, r1
 800abb0:	d3f4      	bcc.n	800ab9c <L_shift+0xc>
 800abb2:	bd70      	pop	{r4, r5, r6, pc}

0800abb4 <__match>:
 800abb4:	b530      	push	{r4, r5, lr}
 800abb6:	6803      	ldr	r3, [r0, #0]
 800abb8:	3301      	adds	r3, #1
 800abba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abbe:	b914      	cbnz	r4, 800abc6 <__match+0x12>
 800abc0:	6003      	str	r3, [r0, #0]
 800abc2:	2001      	movs	r0, #1
 800abc4:	bd30      	pop	{r4, r5, pc}
 800abc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800abce:	2d19      	cmp	r5, #25
 800abd0:	bf98      	it	ls
 800abd2:	3220      	addls	r2, #32
 800abd4:	42a2      	cmp	r2, r4
 800abd6:	d0f0      	beq.n	800abba <__match+0x6>
 800abd8:	2000      	movs	r0, #0
 800abda:	e7f3      	b.n	800abc4 <__match+0x10>

0800abdc <__hexnan>:
 800abdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe0:	2500      	movs	r5, #0
 800abe2:	680b      	ldr	r3, [r1, #0]
 800abe4:	4682      	mov	sl, r0
 800abe6:	115e      	asrs	r6, r3, #5
 800abe8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800abec:	f013 031f 	ands.w	r3, r3, #31
 800abf0:	bf18      	it	ne
 800abf2:	3604      	addne	r6, #4
 800abf4:	1f37      	subs	r7, r6, #4
 800abf6:	4690      	mov	r8, r2
 800abf8:	46b9      	mov	r9, r7
 800abfa:	463c      	mov	r4, r7
 800abfc:	46ab      	mov	fp, r5
 800abfe:	b087      	sub	sp, #28
 800ac00:	6801      	ldr	r1, [r0, #0]
 800ac02:	9301      	str	r3, [sp, #4]
 800ac04:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac08:	9502      	str	r5, [sp, #8]
 800ac0a:	784a      	ldrb	r2, [r1, #1]
 800ac0c:	1c4b      	adds	r3, r1, #1
 800ac0e:	9303      	str	r3, [sp, #12]
 800ac10:	b342      	cbz	r2, 800ac64 <__hexnan+0x88>
 800ac12:	4610      	mov	r0, r2
 800ac14:	9105      	str	r1, [sp, #20]
 800ac16:	9204      	str	r2, [sp, #16]
 800ac18:	f7ff fd95 	bl	800a746 <__hexdig_fun>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d151      	bne.n	800acc4 <__hexnan+0xe8>
 800ac20:	9a04      	ldr	r2, [sp, #16]
 800ac22:	9905      	ldr	r1, [sp, #20]
 800ac24:	2a20      	cmp	r2, #32
 800ac26:	d818      	bhi.n	800ac5a <__hexnan+0x7e>
 800ac28:	9b02      	ldr	r3, [sp, #8]
 800ac2a:	459b      	cmp	fp, r3
 800ac2c:	dd13      	ble.n	800ac56 <__hexnan+0x7a>
 800ac2e:	454c      	cmp	r4, r9
 800ac30:	d206      	bcs.n	800ac40 <__hexnan+0x64>
 800ac32:	2d07      	cmp	r5, #7
 800ac34:	dc04      	bgt.n	800ac40 <__hexnan+0x64>
 800ac36:	462a      	mov	r2, r5
 800ac38:	4649      	mov	r1, r9
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f7ff ffa8 	bl	800ab90 <L_shift>
 800ac40:	4544      	cmp	r4, r8
 800ac42:	d952      	bls.n	800acea <__hexnan+0x10e>
 800ac44:	2300      	movs	r3, #0
 800ac46:	f1a4 0904 	sub.w	r9, r4, #4
 800ac4a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac4e:	461d      	mov	r5, r3
 800ac50:	464c      	mov	r4, r9
 800ac52:	f8cd b008 	str.w	fp, [sp, #8]
 800ac56:	9903      	ldr	r1, [sp, #12]
 800ac58:	e7d7      	b.n	800ac0a <__hexnan+0x2e>
 800ac5a:	2a29      	cmp	r2, #41	@ 0x29
 800ac5c:	d157      	bne.n	800ad0e <__hexnan+0x132>
 800ac5e:	3102      	adds	r1, #2
 800ac60:	f8ca 1000 	str.w	r1, [sl]
 800ac64:	f1bb 0f00 	cmp.w	fp, #0
 800ac68:	d051      	beq.n	800ad0e <__hexnan+0x132>
 800ac6a:	454c      	cmp	r4, r9
 800ac6c:	d206      	bcs.n	800ac7c <__hexnan+0xa0>
 800ac6e:	2d07      	cmp	r5, #7
 800ac70:	dc04      	bgt.n	800ac7c <__hexnan+0xa0>
 800ac72:	462a      	mov	r2, r5
 800ac74:	4649      	mov	r1, r9
 800ac76:	4620      	mov	r0, r4
 800ac78:	f7ff ff8a 	bl	800ab90 <L_shift>
 800ac7c:	4544      	cmp	r4, r8
 800ac7e:	d936      	bls.n	800acee <__hexnan+0x112>
 800ac80:	4623      	mov	r3, r4
 800ac82:	f1a8 0204 	sub.w	r2, r8, #4
 800ac86:	f853 1b04 	ldr.w	r1, [r3], #4
 800ac8a:	429f      	cmp	r7, r3
 800ac8c:	f842 1f04 	str.w	r1, [r2, #4]!
 800ac90:	d2f9      	bcs.n	800ac86 <__hexnan+0xaa>
 800ac92:	1b3b      	subs	r3, r7, r4
 800ac94:	f023 0303 	bic.w	r3, r3, #3
 800ac98:	3304      	adds	r3, #4
 800ac9a:	3401      	adds	r4, #1
 800ac9c:	3e03      	subs	r6, #3
 800ac9e:	42b4      	cmp	r4, r6
 800aca0:	bf88      	it	hi
 800aca2:	2304      	movhi	r3, #4
 800aca4:	2200      	movs	r2, #0
 800aca6:	4443      	add	r3, r8
 800aca8:	f843 2b04 	str.w	r2, [r3], #4
 800acac:	429f      	cmp	r7, r3
 800acae:	d2fb      	bcs.n	800aca8 <__hexnan+0xcc>
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	b91b      	cbnz	r3, 800acbc <__hexnan+0xe0>
 800acb4:	4547      	cmp	r7, r8
 800acb6:	d128      	bne.n	800ad0a <__hexnan+0x12e>
 800acb8:	2301      	movs	r3, #1
 800acba:	603b      	str	r3, [r7, #0]
 800acbc:	2005      	movs	r0, #5
 800acbe:	b007      	add	sp, #28
 800acc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc4:	3501      	adds	r5, #1
 800acc6:	2d08      	cmp	r5, #8
 800acc8:	f10b 0b01 	add.w	fp, fp, #1
 800accc:	dd06      	ble.n	800acdc <__hexnan+0x100>
 800acce:	4544      	cmp	r4, r8
 800acd0:	d9c1      	bls.n	800ac56 <__hexnan+0x7a>
 800acd2:	2300      	movs	r3, #0
 800acd4:	2501      	movs	r5, #1
 800acd6:	f844 3c04 	str.w	r3, [r4, #-4]
 800acda:	3c04      	subs	r4, #4
 800acdc:	6822      	ldr	r2, [r4, #0]
 800acde:	f000 000f 	and.w	r0, r0, #15
 800ace2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ace6:	6020      	str	r0, [r4, #0]
 800ace8:	e7b5      	b.n	800ac56 <__hexnan+0x7a>
 800acea:	2508      	movs	r5, #8
 800acec:	e7b3      	b.n	800ac56 <__hexnan+0x7a>
 800acee:	9b01      	ldr	r3, [sp, #4]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d0dd      	beq.n	800acb0 <__hexnan+0xd4>
 800acf4:	f04f 32ff 	mov.w	r2, #4294967295
 800acf8:	f1c3 0320 	rsb	r3, r3, #32
 800acfc:	40da      	lsrs	r2, r3
 800acfe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad02:	4013      	ands	r3, r2
 800ad04:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad08:	e7d2      	b.n	800acb0 <__hexnan+0xd4>
 800ad0a:	3f04      	subs	r7, #4
 800ad0c:	e7d0      	b.n	800acb0 <__hexnan+0xd4>
 800ad0e:	2004      	movs	r0, #4
 800ad10:	e7d5      	b.n	800acbe <__hexnan+0xe2>

0800ad12 <__ascii_mbtowc>:
 800ad12:	b082      	sub	sp, #8
 800ad14:	b901      	cbnz	r1, 800ad18 <__ascii_mbtowc+0x6>
 800ad16:	a901      	add	r1, sp, #4
 800ad18:	b142      	cbz	r2, 800ad2c <__ascii_mbtowc+0x1a>
 800ad1a:	b14b      	cbz	r3, 800ad30 <__ascii_mbtowc+0x1e>
 800ad1c:	7813      	ldrb	r3, [r2, #0]
 800ad1e:	600b      	str	r3, [r1, #0]
 800ad20:	7812      	ldrb	r2, [r2, #0]
 800ad22:	1e10      	subs	r0, r2, #0
 800ad24:	bf18      	it	ne
 800ad26:	2001      	movne	r0, #1
 800ad28:	b002      	add	sp, #8
 800ad2a:	4770      	bx	lr
 800ad2c:	4610      	mov	r0, r2
 800ad2e:	e7fb      	b.n	800ad28 <__ascii_mbtowc+0x16>
 800ad30:	f06f 0001 	mvn.w	r0, #1
 800ad34:	e7f8      	b.n	800ad28 <__ascii_mbtowc+0x16>

0800ad36 <_realloc_r>:
 800ad36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad3a:	4680      	mov	r8, r0
 800ad3c:	4615      	mov	r5, r2
 800ad3e:	460c      	mov	r4, r1
 800ad40:	b921      	cbnz	r1, 800ad4c <_realloc_r+0x16>
 800ad42:	4611      	mov	r1, r2
 800ad44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad48:	f7fd be98 	b.w	8008a7c <_malloc_r>
 800ad4c:	b92a      	cbnz	r2, 800ad5a <_realloc_r+0x24>
 800ad4e:	f7fd fe23 	bl	8008998 <_free_r>
 800ad52:	2400      	movs	r4, #0
 800ad54:	4620      	mov	r0, r4
 800ad56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5a:	f000 f840 	bl	800adde <_malloc_usable_size_r>
 800ad5e:	4285      	cmp	r5, r0
 800ad60:	4606      	mov	r6, r0
 800ad62:	d802      	bhi.n	800ad6a <_realloc_r+0x34>
 800ad64:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ad68:	d8f4      	bhi.n	800ad54 <_realloc_r+0x1e>
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	4640      	mov	r0, r8
 800ad6e:	f7fd fe85 	bl	8008a7c <_malloc_r>
 800ad72:	4607      	mov	r7, r0
 800ad74:	2800      	cmp	r0, #0
 800ad76:	d0ec      	beq.n	800ad52 <_realloc_r+0x1c>
 800ad78:	42b5      	cmp	r5, r6
 800ad7a:	462a      	mov	r2, r5
 800ad7c:	4621      	mov	r1, r4
 800ad7e:	bf28      	it	cs
 800ad80:	4632      	movcs	r2, r6
 800ad82:	f7fc ffa6 	bl	8007cd2 <memcpy>
 800ad86:	4621      	mov	r1, r4
 800ad88:	4640      	mov	r0, r8
 800ad8a:	f7fd fe05 	bl	8008998 <_free_r>
 800ad8e:	463c      	mov	r4, r7
 800ad90:	e7e0      	b.n	800ad54 <_realloc_r+0x1e>

0800ad92 <__ascii_wctomb>:
 800ad92:	4603      	mov	r3, r0
 800ad94:	4608      	mov	r0, r1
 800ad96:	b141      	cbz	r1, 800adaa <__ascii_wctomb+0x18>
 800ad98:	2aff      	cmp	r2, #255	@ 0xff
 800ad9a:	d904      	bls.n	800ada6 <__ascii_wctomb+0x14>
 800ad9c:	228a      	movs	r2, #138	@ 0x8a
 800ad9e:	f04f 30ff 	mov.w	r0, #4294967295
 800ada2:	601a      	str	r2, [r3, #0]
 800ada4:	4770      	bx	lr
 800ada6:	2001      	movs	r0, #1
 800ada8:	700a      	strb	r2, [r1, #0]
 800adaa:	4770      	bx	lr

0800adac <fiprintf>:
 800adac:	b40e      	push	{r1, r2, r3}
 800adae:	b503      	push	{r0, r1, lr}
 800adb0:	4601      	mov	r1, r0
 800adb2:	ab03      	add	r3, sp, #12
 800adb4:	4805      	ldr	r0, [pc, #20]	@ (800adcc <fiprintf+0x20>)
 800adb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800adba:	6800      	ldr	r0, [r0, #0]
 800adbc:	9301      	str	r3, [sp, #4]
 800adbe:	f000 f83d 	bl	800ae3c <_vfiprintf_r>
 800adc2:	b002      	add	sp, #8
 800adc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800adc8:	b003      	add	sp, #12
 800adca:	4770      	bx	lr
 800adcc:	20000018 	.word	0x20000018

0800add0 <abort>:
 800add0:	2006      	movs	r0, #6
 800add2:	b508      	push	{r3, lr}
 800add4:	f000 fa06 	bl	800b1e4 <raise>
 800add8:	2001      	movs	r0, #1
 800adda:	f7f8 f8d6 	bl	8002f8a <_exit>

0800adde <_malloc_usable_size_r>:
 800adde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ade2:	1f18      	subs	r0, r3, #4
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	bfbc      	itt	lt
 800ade8:	580b      	ldrlt	r3, [r1, r0]
 800adea:	18c0      	addlt	r0, r0, r3
 800adec:	4770      	bx	lr

0800adee <__sfputc_r>:
 800adee:	6893      	ldr	r3, [r2, #8]
 800adf0:	b410      	push	{r4}
 800adf2:	3b01      	subs	r3, #1
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	6093      	str	r3, [r2, #8]
 800adf8:	da07      	bge.n	800ae0a <__sfputc_r+0x1c>
 800adfa:	6994      	ldr	r4, [r2, #24]
 800adfc:	42a3      	cmp	r3, r4
 800adfe:	db01      	blt.n	800ae04 <__sfputc_r+0x16>
 800ae00:	290a      	cmp	r1, #10
 800ae02:	d102      	bne.n	800ae0a <__sfputc_r+0x1c>
 800ae04:	bc10      	pop	{r4}
 800ae06:	f000 b931 	b.w	800b06c <__swbuf_r>
 800ae0a:	6813      	ldr	r3, [r2, #0]
 800ae0c:	1c58      	adds	r0, r3, #1
 800ae0e:	6010      	str	r0, [r2, #0]
 800ae10:	7019      	strb	r1, [r3, #0]
 800ae12:	4608      	mov	r0, r1
 800ae14:	bc10      	pop	{r4}
 800ae16:	4770      	bx	lr

0800ae18 <__sfputs_r>:
 800ae18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1a:	4606      	mov	r6, r0
 800ae1c:	460f      	mov	r7, r1
 800ae1e:	4614      	mov	r4, r2
 800ae20:	18d5      	adds	r5, r2, r3
 800ae22:	42ac      	cmp	r4, r5
 800ae24:	d101      	bne.n	800ae2a <__sfputs_r+0x12>
 800ae26:	2000      	movs	r0, #0
 800ae28:	e007      	b.n	800ae3a <__sfputs_r+0x22>
 800ae2a:	463a      	mov	r2, r7
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae32:	f7ff ffdc 	bl	800adee <__sfputc_r>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	d1f3      	bne.n	800ae22 <__sfputs_r+0xa>
 800ae3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae3c <_vfiprintf_r>:
 800ae3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae40:	460d      	mov	r5, r1
 800ae42:	4614      	mov	r4, r2
 800ae44:	4698      	mov	r8, r3
 800ae46:	4606      	mov	r6, r0
 800ae48:	b09d      	sub	sp, #116	@ 0x74
 800ae4a:	b118      	cbz	r0, 800ae54 <_vfiprintf_r+0x18>
 800ae4c:	6a03      	ldr	r3, [r0, #32]
 800ae4e:	b90b      	cbnz	r3, 800ae54 <_vfiprintf_r+0x18>
 800ae50:	f7fc fe06 	bl	8007a60 <__sinit>
 800ae54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae56:	07d9      	lsls	r1, r3, #31
 800ae58:	d405      	bmi.n	800ae66 <_vfiprintf_r+0x2a>
 800ae5a:	89ab      	ldrh	r3, [r5, #12]
 800ae5c:	059a      	lsls	r2, r3, #22
 800ae5e:	d402      	bmi.n	800ae66 <_vfiprintf_r+0x2a>
 800ae60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae62:	f7fc ff26 	bl	8007cb2 <__retarget_lock_acquire_recursive>
 800ae66:	89ab      	ldrh	r3, [r5, #12]
 800ae68:	071b      	lsls	r3, r3, #28
 800ae6a:	d501      	bpl.n	800ae70 <_vfiprintf_r+0x34>
 800ae6c:	692b      	ldr	r3, [r5, #16]
 800ae6e:	b99b      	cbnz	r3, 800ae98 <_vfiprintf_r+0x5c>
 800ae70:	4629      	mov	r1, r5
 800ae72:	4630      	mov	r0, r6
 800ae74:	f000 f938 	bl	800b0e8 <__swsetup_r>
 800ae78:	b170      	cbz	r0, 800ae98 <_vfiprintf_r+0x5c>
 800ae7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae7c:	07dc      	lsls	r4, r3, #31
 800ae7e:	d504      	bpl.n	800ae8a <_vfiprintf_r+0x4e>
 800ae80:	f04f 30ff 	mov.w	r0, #4294967295
 800ae84:	b01d      	add	sp, #116	@ 0x74
 800ae86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae8a:	89ab      	ldrh	r3, [r5, #12]
 800ae8c:	0598      	lsls	r0, r3, #22
 800ae8e:	d4f7      	bmi.n	800ae80 <_vfiprintf_r+0x44>
 800ae90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae92:	f7fc ff0f 	bl	8007cb4 <__retarget_lock_release_recursive>
 800ae96:	e7f3      	b.n	800ae80 <_vfiprintf_r+0x44>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae9c:	2320      	movs	r3, #32
 800ae9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aea2:	2330      	movs	r3, #48	@ 0x30
 800aea4:	f04f 0901 	mov.w	r9, #1
 800aea8:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800b058 <_vfiprintf_r+0x21c>
 800aeb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aeb4:	4623      	mov	r3, r4
 800aeb6:	469a      	mov	sl, r3
 800aeb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aebc:	b10a      	cbz	r2, 800aec2 <_vfiprintf_r+0x86>
 800aebe:	2a25      	cmp	r2, #37	@ 0x25
 800aec0:	d1f9      	bne.n	800aeb6 <_vfiprintf_r+0x7a>
 800aec2:	ebba 0b04 	subs.w	fp, sl, r4
 800aec6:	d00b      	beq.n	800aee0 <_vfiprintf_r+0xa4>
 800aec8:	465b      	mov	r3, fp
 800aeca:	4622      	mov	r2, r4
 800aecc:	4629      	mov	r1, r5
 800aece:	4630      	mov	r0, r6
 800aed0:	f7ff ffa2 	bl	800ae18 <__sfputs_r>
 800aed4:	3001      	adds	r0, #1
 800aed6:	f000 80a7 	beq.w	800b028 <_vfiprintf_r+0x1ec>
 800aeda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aedc:	445a      	add	r2, fp
 800aede:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee0:	f89a 3000 	ldrb.w	r3, [sl]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	f000 809f 	beq.w	800b028 <_vfiprintf_r+0x1ec>
 800aeea:	2300      	movs	r3, #0
 800aeec:	f04f 32ff 	mov.w	r2, #4294967295
 800aef0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aef4:	f10a 0a01 	add.w	sl, sl, #1
 800aef8:	9304      	str	r3, [sp, #16]
 800aefa:	9307      	str	r3, [sp, #28]
 800aefc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af00:	931a      	str	r3, [sp, #104]	@ 0x68
 800af02:	4654      	mov	r4, sl
 800af04:	2205      	movs	r2, #5
 800af06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0a:	4853      	ldr	r0, [pc, #332]	@ (800b058 <_vfiprintf_r+0x21c>)
 800af0c:	f7fc fed3 	bl	8007cb6 <memchr>
 800af10:	9a04      	ldr	r2, [sp, #16]
 800af12:	b9d8      	cbnz	r0, 800af4c <_vfiprintf_r+0x110>
 800af14:	06d1      	lsls	r1, r2, #27
 800af16:	bf44      	itt	mi
 800af18:	2320      	movmi	r3, #32
 800af1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af1e:	0713      	lsls	r3, r2, #28
 800af20:	bf44      	itt	mi
 800af22:	232b      	movmi	r3, #43	@ 0x2b
 800af24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af28:	f89a 3000 	ldrb.w	r3, [sl]
 800af2c:	2b2a      	cmp	r3, #42	@ 0x2a
 800af2e:	d015      	beq.n	800af5c <_vfiprintf_r+0x120>
 800af30:	4654      	mov	r4, sl
 800af32:	2000      	movs	r0, #0
 800af34:	f04f 0c0a 	mov.w	ip, #10
 800af38:	9a07      	ldr	r2, [sp, #28]
 800af3a:	4621      	mov	r1, r4
 800af3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af40:	3b30      	subs	r3, #48	@ 0x30
 800af42:	2b09      	cmp	r3, #9
 800af44:	d94b      	bls.n	800afde <_vfiprintf_r+0x1a2>
 800af46:	b1b0      	cbz	r0, 800af76 <_vfiprintf_r+0x13a>
 800af48:	9207      	str	r2, [sp, #28]
 800af4a:	e014      	b.n	800af76 <_vfiprintf_r+0x13a>
 800af4c:	eba0 0308 	sub.w	r3, r0, r8
 800af50:	fa09 f303 	lsl.w	r3, r9, r3
 800af54:	4313      	orrs	r3, r2
 800af56:	46a2      	mov	sl, r4
 800af58:	9304      	str	r3, [sp, #16]
 800af5a:	e7d2      	b.n	800af02 <_vfiprintf_r+0xc6>
 800af5c:	9b03      	ldr	r3, [sp, #12]
 800af5e:	1d19      	adds	r1, r3, #4
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	9103      	str	r1, [sp, #12]
 800af64:	2b00      	cmp	r3, #0
 800af66:	bfbb      	ittet	lt
 800af68:	425b      	neglt	r3, r3
 800af6a:	f042 0202 	orrlt.w	r2, r2, #2
 800af6e:	9307      	strge	r3, [sp, #28]
 800af70:	9307      	strlt	r3, [sp, #28]
 800af72:	bfb8      	it	lt
 800af74:	9204      	strlt	r2, [sp, #16]
 800af76:	7823      	ldrb	r3, [r4, #0]
 800af78:	2b2e      	cmp	r3, #46	@ 0x2e
 800af7a:	d10a      	bne.n	800af92 <_vfiprintf_r+0x156>
 800af7c:	7863      	ldrb	r3, [r4, #1]
 800af7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800af80:	d132      	bne.n	800afe8 <_vfiprintf_r+0x1ac>
 800af82:	9b03      	ldr	r3, [sp, #12]
 800af84:	3402      	adds	r4, #2
 800af86:	1d1a      	adds	r2, r3, #4
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	9203      	str	r2, [sp, #12]
 800af8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af90:	9305      	str	r3, [sp, #20]
 800af92:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800b05c <_vfiprintf_r+0x220>
 800af96:	2203      	movs	r2, #3
 800af98:	4650      	mov	r0, sl
 800af9a:	7821      	ldrb	r1, [r4, #0]
 800af9c:	f7fc fe8b 	bl	8007cb6 <memchr>
 800afa0:	b138      	cbz	r0, 800afb2 <_vfiprintf_r+0x176>
 800afa2:	2240      	movs	r2, #64	@ 0x40
 800afa4:	9b04      	ldr	r3, [sp, #16]
 800afa6:	eba0 000a 	sub.w	r0, r0, sl
 800afaa:	4082      	lsls	r2, r0
 800afac:	4313      	orrs	r3, r2
 800afae:	3401      	adds	r4, #1
 800afb0:	9304      	str	r3, [sp, #16]
 800afb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afb6:	2206      	movs	r2, #6
 800afb8:	4829      	ldr	r0, [pc, #164]	@ (800b060 <_vfiprintf_r+0x224>)
 800afba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afbe:	f7fc fe7a 	bl	8007cb6 <memchr>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d03f      	beq.n	800b046 <_vfiprintf_r+0x20a>
 800afc6:	4b27      	ldr	r3, [pc, #156]	@ (800b064 <_vfiprintf_r+0x228>)
 800afc8:	bb1b      	cbnz	r3, 800b012 <_vfiprintf_r+0x1d6>
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	3307      	adds	r3, #7
 800afce:	f023 0307 	bic.w	r3, r3, #7
 800afd2:	3308      	adds	r3, #8
 800afd4:	9303      	str	r3, [sp, #12]
 800afd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd8:	443b      	add	r3, r7
 800afda:	9309      	str	r3, [sp, #36]	@ 0x24
 800afdc:	e76a      	b.n	800aeb4 <_vfiprintf_r+0x78>
 800afde:	460c      	mov	r4, r1
 800afe0:	2001      	movs	r0, #1
 800afe2:	fb0c 3202 	mla	r2, ip, r2, r3
 800afe6:	e7a8      	b.n	800af3a <_vfiprintf_r+0xfe>
 800afe8:	2300      	movs	r3, #0
 800afea:	f04f 0c0a 	mov.w	ip, #10
 800afee:	4619      	mov	r1, r3
 800aff0:	3401      	adds	r4, #1
 800aff2:	9305      	str	r3, [sp, #20]
 800aff4:	4620      	mov	r0, r4
 800aff6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800affa:	3a30      	subs	r2, #48	@ 0x30
 800affc:	2a09      	cmp	r2, #9
 800affe:	d903      	bls.n	800b008 <_vfiprintf_r+0x1cc>
 800b000:	2b00      	cmp	r3, #0
 800b002:	d0c6      	beq.n	800af92 <_vfiprintf_r+0x156>
 800b004:	9105      	str	r1, [sp, #20]
 800b006:	e7c4      	b.n	800af92 <_vfiprintf_r+0x156>
 800b008:	4604      	mov	r4, r0
 800b00a:	2301      	movs	r3, #1
 800b00c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b010:	e7f0      	b.n	800aff4 <_vfiprintf_r+0x1b8>
 800b012:	ab03      	add	r3, sp, #12
 800b014:	9300      	str	r3, [sp, #0]
 800b016:	462a      	mov	r2, r5
 800b018:	4630      	mov	r0, r6
 800b01a:	4b13      	ldr	r3, [pc, #76]	@ (800b068 <_vfiprintf_r+0x22c>)
 800b01c:	a904      	add	r1, sp, #16
 800b01e:	f7fb fec5 	bl	8006dac <_printf_float>
 800b022:	4607      	mov	r7, r0
 800b024:	1c78      	adds	r0, r7, #1
 800b026:	d1d6      	bne.n	800afd6 <_vfiprintf_r+0x19a>
 800b028:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b02a:	07d9      	lsls	r1, r3, #31
 800b02c:	d405      	bmi.n	800b03a <_vfiprintf_r+0x1fe>
 800b02e:	89ab      	ldrh	r3, [r5, #12]
 800b030:	059a      	lsls	r2, r3, #22
 800b032:	d402      	bmi.n	800b03a <_vfiprintf_r+0x1fe>
 800b034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b036:	f7fc fe3d 	bl	8007cb4 <__retarget_lock_release_recursive>
 800b03a:	89ab      	ldrh	r3, [r5, #12]
 800b03c:	065b      	lsls	r3, r3, #25
 800b03e:	f53f af1f 	bmi.w	800ae80 <_vfiprintf_r+0x44>
 800b042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b044:	e71e      	b.n	800ae84 <_vfiprintf_r+0x48>
 800b046:	ab03      	add	r3, sp, #12
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	462a      	mov	r2, r5
 800b04c:	4630      	mov	r0, r6
 800b04e:	4b06      	ldr	r3, [pc, #24]	@ (800b068 <_vfiprintf_r+0x22c>)
 800b050:	a904      	add	r1, sp, #16
 800b052:	f7fc f949 	bl	80072e8 <_printf_i>
 800b056:	e7e4      	b.n	800b022 <_vfiprintf_r+0x1e6>
 800b058:	0800bf09 	.word	0x0800bf09
 800b05c:	0800bf0f 	.word	0x0800bf0f
 800b060:	0800bf13 	.word	0x0800bf13
 800b064:	08006dad 	.word	0x08006dad
 800b068:	0800ae19 	.word	0x0800ae19

0800b06c <__swbuf_r>:
 800b06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06e:	460e      	mov	r6, r1
 800b070:	4614      	mov	r4, r2
 800b072:	4605      	mov	r5, r0
 800b074:	b118      	cbz	r0, 800b07e <__swbuf_r+0x12>
 800b076:	6a03      	ldr	r3, [r0, #32]
 800b078:	b90b      	cbnz	r3, 800b07e <__swbuf_r+0x12>
 800b07a:	f7fc fcf1 	bl	8007a60 <__sinit>
 800b07e:	69a3      	ldr	r3, [r4, #24]
 800b080:	60a3      	str	r3, [r4, #8]
 800b082:	89a3      	ldrh	r3, [r4, #12]
 800b084:	071a      	lsls	r2, r3, #28
 800b086:	d501      	bpl.n	800b08c <__swbuf_r+0x20>
 800b088:	6923      	ldr	r3, [r4, #16]
 800b08a:	b943      	cbnz	r3, 800b09e <__swbuf_r+0x32>
 800b08c:	4621      	mov	r1, r4
 800b08e:	4628      	mov	r0, r5
 800b090:	f000 f82a 	bl	800b0e8 <__swsetup_r>
 800b094:	b118      	cbz	r0, 800b09e <__swbuf_r+0x32>
 800b096:	f04f 37ff 	mov.w	r7, #4294967295
 800b09a:	4638      	mov	r0, r7
 800b09c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	6922      	ldr	r2, [r4, #16]
 800b0a2:	b2f6      	uxtb	r6, r6
 800b0a4:	1a98      	subs	r0, r3, r2
 800b0a6:	6963      	ldr	r3, [r4, #20]
 800b0a8:	4637      	mov	r7, r6
 800b0aa:	4283      	cmp	r3, r0
 800b0ac:	dc05      	bgt.n	800b0ba <__swbuf_r+0x4e>
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	f7ff fa6b 	bl	800a58c <_fflush_r>
 800b0b6:	2800      	cmp	r0, #0
 800b0b8:	d1ed      	bne.n	800b096 <__swbuf_r+0x2a>
 800b0ba:	68a3      	ldr	r3, [r4, #8]
 800b0bc:	3b01      	subs	r3, #1
 800b0be:	60a3      	str	r3, [r4, #8]
 800b0c0:	6823      	ldr	r3, [r4, #0]
 800b0c2:	1c5a      	adds	r2, r3, #1
 800b0c4:	6022      	str	r2, [r4, #0]
 800b0c6:	701e      	strb	r6, [r3, #0]
 800b0c8:	6962      	ldr	r2, [r4, #20]
 800b0ca:	1c43      	adds	r3, r0, #1
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d004      	beq.n	800b0da <__swbuf_r+0x6e>
 800b0d0:	89a3      	ldrh	r3, [r4, #12]
 800b0d2:	07db      	lsls	r3, r3, #31
 800b0d4:	d5e1      	bpl.n	800b09a <__swbuf_r+0x2e>
 800b0d6:	2e0a      	cmp	r6, #10
 800b0d8:	d1df      	bne.n	800b09a <__swbuf_r+0x2e>
 800b0da:	4621      	mov	r1, r4
 800b0dc:	4628      	mov	r0, r5
 800b0de:	f7ff fa55 	bl	800a58c <_fflush_r>
 800b0e2:	2800      	cmp	r0, #0
 800b0e4:	d0d9      	beq.n	800b09a <__swbuf_r+0x2e>
 800b0e6:	e7d6      	b.n	800b096 <__swbuf_r+0x2a>

0800b0e8 <__swsetup_r>:
 800b0e8:	b538      	push	{r3, r4, r5, lr}
 800b0ea:	4b29      	ldr	r3, [pc, #164]	@ (800b190 <__swsetup_r+0xa8>)
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	6818      	ldr	r0, [r3, #0]
 800b0f0:	460c      	mov	r4, r1
 800b0f2:	b118      	cbz	r0, 800b0fc <__swsetup_r+0x14>
 800b0f4:	6a03      	ldr	r3, [r0, #32]
 800b0f6:	b90b      	cbnz	r3, 800b0fc <__swsetup_r+0x14>
 800b0f8:	f7fc fcb2 	bl	8007a60 <__sinit>
 800b0fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b100:	0719      	lsls	r1, r3, #28
 800b102:	d422      	bmi.n	800b14a <__swsetup_r+0x62>
 800b104:	06da      	lsls	r2, r3, #27
 800b106:	d407      	bmi.n	800b118 <__swsetup_r+0x30>
 800b108:	2209      	movs	r2, #9
 800b10a:	602a      	str	r2, [r5, #0]
 800b10c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b110:	f04f 30ff 	mov.w	r0, #4294967295
 800b114:	81a3      	strh	r3, [r4, #12]
 800b116:	e033      	b.n	800b180 <__swsetup_r+0x98>
 800b118:	0758      	lsls	r0, r3, #29
 800b11a:	d512      	bpl.n	800b142 <__swsetup_r+0x5a>
 800b11c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b11e:	b141      	cbz	r1, 800b132 <__swsetup_r+0x4a>
 800b120:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b124:	4299      	cmp	r1, r3
 800b126:	d002      	beq.n	800b12e <__swsetup_r+0x46>
 800b128:	4628      	mov	r0, r5
 800b12a:	f7fd fc35 	bl	8008998 <_free_r>
 800b12e:	2300      	movs	r3, #0
 800b130:	6363      	str	r3, [r4, #52]	@ 0x34
 800b132:	89a3      	ldrh	r3, [r4, #12]
 800b134:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b138:	81a3      	strh	r3, [r4, #12]
 800b13a:	2300      	movs	r3, #0
 800b13c:	6063      	str	r3, [r4, #4]
 800b13e:	6923      	ldr	r3, [r4, #16]
 800b140:	6023      	str	r3, [r4, #0]
 800b142:	89a3      	ldrh	r3, [r4, #12]
 800b144:	f043 0308 	orr.w	r3, r3, #8
 800b148:	81a3      	strh	r3, [r4, #12]
 800b14a:	6923      	ldr	r3, [r4, #16]
 800b14c:	b94b      	cbnz	r3, 800b162 <__swsetup_r+0x7a>
 800b14e:	89a3      	ldrh	r3, [r4, #12]
 800b150:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b158:	d003      	beq.n	800b162 <__swsetup_r+0x7a>
 800b15a:	4621      	mov	r1, r4
 800b15c:	4628      	mov	r0, r5
 800b15e:	f000 f882 	bl	800b266 <__smakebuf_r>
 800b162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b166:	f013 0201 	ands.w	r2, r3, #1
 800b16a:	d00a      	beq.n	800b182 <__swsetup_r+0x9a>
 800b16c:	2200      	movs	r2, #0
 800b16e:	60a2      	str	r2, [r4, #8]
 800b170:	6962      	ldr	r2, [r4, #20]
 800b172:	4252      	negs	r2, r2
 800b174:	61a2      	str	r2, [r4, #24]
 800b176:	6922      	ldr	r2, [r4, #16]
 800b178:	b942      	cbnz	r2, 800b18c <__swsetup_r+0xa4>
 800b17a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b17e:	d1c5      	bne.n	800b10c <__swsetup_r+0x24>
 800b180:	bd38      	pop	{r3, r4, r5, pc}
 800b182:	0799      	lsls	r1, r3, #30
 800b184:	bf58      	it	pl
 800b186:	6962      	ldrpl	r2, [r4, #20]
 800b188:	60a2      	str	r2, [r4, #8]
 800b18a:	e7f4      	b.n	800b176 <__swsetup_r+0x8e>
 800b18c:	2000      	movs	r0, #0
 800b18e:	e7f7      	b.n	800b180 <__swsetup_r+0x98>
 800b190:	20000018 	.word	0x20000018

0800b194 <_raise_r>:
 800b194:	291f      	cmp	r1, #31
 800b196:	b538      	push	{r3, r4, r5, lr}
 800b198:	4605      	mov	r5, r0
 800b19a:	460c      	mov	r4, r1
 800b19c:	d904      	bls.n	800b1a8 <_raise_r+0x14>
 800b19e:	2316      	movs	r3, #22
 800b1a0:	6003      	str	r3, [r0, #0]
 800b1a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a6:	bd38      	pop	{r3, r4, r5, pc}
 800b1a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1aa:	b112      	cbz	r2, 800b1b2 <_raise_r+0x1e>
 800b1ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1b0:	b94b      	cbnz	r3, 800b1c6 <_raise_r+0x32>
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	f000 f830 	bl	800b218 <_getpid_r>
 800b1b8:	4622      	mov	r2, r4
 800b1ba:	4601      	mov	r1, r0
 800b1bc:	4628      	mov	r0, r5
 800b1be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c2:	f000 b817 	b.w	800b1f4 <_kill_r>
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d00a      	beq.n	800b1e0 <_raise_r+0x4c>
 800b1ca:	1c59      	adds	r1, r3, #1
 800b1cc:	d103      	bne.n	800b1d6 <_raise_r+0x42>
 800b1ce:	2316      	movs	r3, #22
 800b1d0:	6003      	str	r3, [r0, #0]
 800b1d2:	2001      	movs	r0, #1
 800b1d4:	e7e7      	b.n	800b1a6 <_raise_r+0x12>
 800b1d6:	2100      	movs	r1, #0
 800b1d8:	4620      	mov	r0, r4
 800b1da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1de:	4798      	blx	r3
 800b1e0:	2000      	movs	r0, #0
 800b1e2:	e7e0      	b.n	800b1a6 <_raise_r+0x12>

0800b1e4 <raise>:
 800b1e4:	4b02      	ldr	r3, [pc, #8]	@ (800b1f0 <raise+0xc>)
 800b1e6:	4601      	mov	r1, r0
 800b1e8:	6818      	ldr	r0, [r3, #0]
 800b1ea:	f7ff bfd3 	b.w	800b194 <_raise_r>
 800b1ee:	bf00      	nop
 800b1f0:	20000018 	.word	0x20000018

0800b1f4 <_kill_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	4d06      	ldr	r5, [pc, #24]	@ (800b214 <_kill_r+0x20>)
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4608      	mov	r0, r1
 800b1fe:	4611      	mov	r1, r2
 800b200:	602b      	str	r3, [r5, #0]
 800b202:	f7f7 feb2 	bl	8002f6a <_kill>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	d102      	bne.n	800b210 <_kill_r+0x1c>
 800b20a:	682b      	ldr	r3, [r5, #0]
 800b20c:	b103      	cbz	r3, 800b210 <_kill_r+0x1c>
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	bd38      	pop	{r3, r4, r5, pc}
 800b212:	bf00      	nop
 800b214:	200005b4 	.word	0x200005b4

0800b218 <_getpid_r>:
 800b218:	f7f7 bea0 	b.w	8002f5c <_getpid>

0800b21c <__swhatbuf_r>:
 800b21c:	b570      	push	{r4, r5, r6, lr}
 800b21e:	460c      	mov	r4, r1
 800b220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b224:	4615      	mov	r5, r2
 800b226:	2900      	cmp	r1, #0
 800b228:	461e      	mov	r6, r3
 800b22a:	b096      	sub	sp, #88	@ 0x58
 800b22c:	da0c      	bge.n	800b248 <__swhatbuf_r+0x2c>
 800b22e:	89a3      	ldrh	r3, [r4, #12]
 800b230:	2100      	movs	r1, #0
 800b232:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b236:	bf14      	ite	ne
 800b238:	2340      	movne	r3, #64	@ 0x40
 800b23a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b23e:	2000      	movs	r0, #0
 800b240:	6031      	str	r1, [r6, #0]
 800b242:	602b      	str	r3, [r5, #0]
 800b244:	b016      	add	sp, #88	@ 0x58
 800b246:	bd70      	pop	{r4, r5, r6, pc}
 800b248:	466a      	mov	r2, sp
 800b24a:	f000 f849 	bl	800b2e0 <_fstat_r>
 800b24e:	2800      	cmp	r0, #0
 800b250:	dbed      	blt.n	800b22e <__swhatbuf_r+0x12>
 800b252:	9901      	ldr	r1, [sp, #4]
 800b254:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b258:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b25c:	4259      	negs	r1, r3
 800b25e:	4159      	adcs	r1, r3
 800b260:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b264:	e7eb      	b.n	800b23e <__swhatbuf_r+0x22>

0800b266 <__smakebuf_r>:
 800b266:	898b      	ldrh	r3, [r1, #12]
 800b268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b26a:	079d      	lsls	r5, r3, #30
 800b26c:	4606      	mov	r6, r0
 800b26e:	460c      	mov	r4, r1
 800b270:	d507      	bpl.n	800b282 <__smakebuf_r+0x1c>
 800b272:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b276:	6023      	str	r3, [r4, #0]
 800b278:	6123      	str	r3, [r4, #16]
 800b27a:	2301      	movs	r3, #1
 800b27c:	6163      	str	r3, [r4, #20]
 800b27e:	b003      	add	sp, #12
 800b280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b282:	466a      	mov	r2, sp
 800b284:	ab01      	add	r3, sp, #4
 800b286:	f7ff ffc9 	bl	800b21c <__swhatbuf_r>
 800b28a:	9f00      	ldr	r7, [sp, #0]
 800b28c:	4605      	mov	r5, r0
 800b28e:	4639      	mov	r1, r7
 800b290:	4630      	mov	r0, r6
 800b292:	f7fd fbf3 	bl	8008a7c <_malloc_r>
 800b296:	b948      	cbnz	r0, 800b2ac <__smakebuf_r+0x46>
 800b298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b29c:	059a      	lsls	r2, r3, #22
 800b29e:	d4ee      	bmi.n	800b27e <__smakebuf_r+0x18>
 800b2a0:	f023 0303 	bic.w	r3, r3, #3
 800b2a4:	f043 0302 	orr.w	r3, r3, #2
 800b2a8:	81a3      	strh	r3, [r4, #12]
 800b2aa:	e7e2      	b.n	800b272 <__smakebuf_r+0xc>
 800b2ac:	89a3      	ldrh	r3, [r4, #12]
 800b2ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2b6:	81a3      	strh	r3, [r4, #12]
 800b2b8:	9b01      	ldr	r3, [sp, #4]
 800b2ba:	6020      	str	r0, [r4, #0]
 800b2bc:	b15b      	cbz	r3, 800b2d6 <__smakebuf_r+0x70>
 800b2be:	4630      	mov	r0, r6
 800b2c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2c4:	f000 f81e 	bl	800b304 <_isatty_r>
 800b2c8:	b128      	cbz	r0, 800b2d6 <__smakebuf_r+0x70>
 800b2ca:	89a3      	ldrh	r3, [r4, #12]
 800b2cc:	f023 0303 	bic.w	r3, r3, #3
 800b2d0:	f043 0301 	orr.w	r3, r3, #1
 800b2d4:	81a3      	strh	r3, [r4, #12]
 800b2d6:	89a3      	ldrh	r3, [r4, #12]
 800b2d8:	431d      	orrs	r5, r3
 800b2da:	81a5      	strh	r5, [r4, #12]
 800b2dc:	e7cf      	b.n	800b27e <__smakebuf_r+0x18>
	...

0800b2e0 <_fstat_r>:
 800b2e0:	b538      	push	{r3, r4, r5, lr}
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	4d06      	ldr	r5, [pc, #24]	@ (800b300 <_fstat_r+0x20>)
 800b2e6:	4604      	mov	r4, r0
 800b2e8:	4608      	mov	r0, r1
 800b2ea:	4611      	mov	r1, r2
 800b2ec:	602b      	str	r3, [r5, #0]
 800b2ee:	f7f7 fe9b 	bl	8003028 <_fstat>
 800b2f2:	1c43      	adds	r3, r0, #1
 800b2f4:	d102      	bne.n	800b2fc <_fstat_r+0x1c>
 800b2f6:	682b      	ldr	r3, [r5, #0]
 800b2f8:	b103      	cbz	r3, 800b2fc <_fstat_r+0x1c>
 800b2fa:	6023      	str	r3, [r4, #0]
 800b2fc:	bd38      	pop	{r3, r4, r5, pc}
 800b2fe:	bf00      	nop
 800b300:	200005b4 	.word	0x200005b4

0800b304 <_isatty_r>:
 800b304:	b538      	push	{r3, r4, r5, lr}
 800b306:	2300      	movs	r3, #0
 800b308:	4d05      	ldr	r5, [pc, #20]	@ (800b320 <_isatty_r+0x1c>)
 800b30a:	4604      	mov	r4, r0
 800b30c:	4608      	mov	r0, r1
 800b30e:	602b      	str	r3, [r5, #0]
 800b310:	f7f7 fe99 	bl	8003046 <_isatty>
 800b314:	1c43      	adds	r3, r0, #1
 800b316:	d102      	bne.n	800b31e <_isatty_r+0x1a>
 800b318:	682b      	ldr	r3, [r5, #0]
 800b31a:	b103      	cbz	r3, 800b31e <_isatty_r+0x1a>
 800b31c:	6023      	str	r3, [r4, #0]
 800b31e:	bd38      	pop	{r3, r4, r5, pc}
 800b320:	200005b4 	.word	0x200005b4

0800b324 <_init>:
 800b324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b326:	bf00      	nop
 800b328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b32a:	bc08      	pop	{r3}
 800b32c:	469e      	mov	lr, r3
 800b32e:	4770      	bx	lr

0800b330 <_fini>:
 800b330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b332:	bf00      	nop
 800b334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b336:	bc08      	pop	{r3}
 800b338:	469e      	mov	lr, r3
 800b33a:	4770      	bx	lr
