   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/drv/sw_ctrl/ctrlif/i2c.c"
  18              		.section	.rodata.i2c_switch_write.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC0:
  21 0000 25732573 		.ascii	"%s%s\015\012\000"
  21      0D0A00
  22 0007 00       		.align	2
  23              	.LC1:
  24 0008 28282867 		.ascii	"(((gpSwitchUnit[unit]->sw_access).controller).i2c_c"
  24      70537769 
  24      74636855 
  24      6E69745B 
  24      756E6974 
  25 003b 6F6E7472 		.ascii	"ontroller).i2c_write(addr, sizeof(addr), value, siz"
  25      6F6C6C65 
  25      72292E69 
  25      32635F77 
  25      72697465 
  26 006e 656F6628 		.ascii	"eof(value))\000"
  26      76616C75 
  26      65292900 
  27 007a 0000     		.align	2
  28              	.LC2:
  29 007c 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
  29      206F6620 
  29      22257322 
  29      20696E20 
  29      25730D0A 
  30              		.section	.text.i2c_switch_write,"ax",%progbits
  31              		.align	1
  32              		.global	i2c_switch_write
  33              		.syntax unified
  34              		.thumb
  35              		.thumb_func
  37              	i2c_switch_write:
  38              	.LVL0:
  39              	.LFB3:
   1:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** /*******************************************************************************
   2:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** *                                                                              *
   3:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** *                                                                              *
   6:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** ********************************************************************************
   7:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** */
   8:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** #include "yt_error.h"
   9:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** #include "yt_util.h"
  10:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** #include "i2c.h"
  11:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** #include "ctrlif.h"
  12:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  13:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** uint32_t i2c_switch_write(uint8_t unit, uint32_t regAddr, uint32_t regValue)
  14:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** {
  40              		.loc 1 14 1 view -0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 8
  43              		@ frame_needed = 0, uses_anonymous_args = 0
  44              		.loc 1 14 1 is_stmt 0 view .LVU1
  45 0000 70B5     		push	{r4, r5, r6, lr}
  46              		.cfi_def_cfa_offset 16
  47              		.cfi_offset 4, -16
  48              		.cfi_offset 5, -12
  49              		.cfi_offset 6, -8
  50              		.cfi_offset 14, -4
  51 0002 84B0     		sub	sp, sp, #16
  52              		.cfi_def_cfa_offset 32
  53 0004 0446     		mov	r4, r0
  54 0006 1646     		mov	r6, r2
  15:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     uint8_t addr[UINT32_BYTES_NUM];
  55              		.loc 1 15 5 is_stmt 1 view .LVU2
  16:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     uint8_t value[UINT32_BYTES_NUM];
  56              		.loc 1 16 5 view .LVU3
  17:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     int32_t ret;
  57              		.loc 1 17 5 view .LVU4
  18:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     yt_i2c_mode_t i2cMode = SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_mode;
  58              		.loc 1 18 5 view .LVU5
  59              		.loc 1 18 29 is_stmt 0 view .LVU6
  60 0008 264B     		ldr	r3, .L12
  61 000a 53F82030 		ldr	r3, [r3, r0, lsl #2]
  62              		.loc 1 18 19 view .LVU7
  63 000e 1D7A     		ldrb	r5, [r3, #8]	@ zero_extendqisi2
  64              	.LVL1:
  19:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     bool isBigEndian = (i2cMode == YT_I2C_SIMPLE) ? 0 : 1;
  65              		.loc 1 19 5 is_stmt 1 view .LVU8
  66              		.loc 1 19 10 is_stmt 0 view .LVU9
  67 0010 EA1E     		subs	r2, r5, #3
  68              	.LVL2:
  69              		.loc 1 19 10 view .LVU10
  70 0012 18BF     		it	ne
  71 0014 0122     		movne	r2, #1
  72              	.LVL3:
  20:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_write, CMM_ERR_NOT_INIT);
  73              		.loc 1 21 5 is_stmt 1 view .LVU11
  74              		.loc 1 21 5 view .LVU12
  75 0016 DB68     		ldr	r3, [r3, #12]
  76 0018 FBB1     		cbz	r3, .L8
  77 001a 0846     		mov	r0, r1
  78              	.LVL4:
  79              		.loc 1 21 5 discriminator 2 view .LVU13
  22:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  23:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     word_to_bytes(regAddr, addr, sizeof(addr), 1, isBigEndian);
  80              		.loc 1 23 5 discriminator 2 view .LVU14
  81 001c 0092     		str	r2, [sp]
  82 001e 0123     		movs	r3, #1
  83 0020 0422     		movs	r2, #4
  84              	.LVL5:
  85              		.loc 1 23 5 is_stmt 0 discriminator 2 view .LVU15
  86 0022 03A9     		add	r1, sp, #12
  87              	.LVL6:
  88              		.loc 1 23 5 discriminator 2 view .LVU16
  89 0024 FFF7FEFF 		bl	word_to_bytes
  90              	.LVL7:
  24:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     isBigEndian = (i2cMode == YT_I2C_STD_MSB) ? 1 : 0;
  91              		.loc 1 24 5 is_stmt 1 discriminator 2 view .LVU17
  92              		.loc 1 24 17 is_stmt 0 discriminator 2 view .LVU18
  93 0028 012D     		cmp	r5, #1
  94 002a 14BF     		ite	ne
  95 002c 0025     		movne	r5, #0
  96              	.LVL8:
  97              		.loc 1 24 17 discriminator 2 view .LVU19
  98 002e 0125     		moveq	r5, #1
  99              	.LVL9:
  25:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     word_to_bytes(regValue, value, sizeof(value), 0, isBigEndian);
 100              		.loc 1 25 5 is_stmt 1 discriminator 2 view .LVU20
 101 0030 0095     		str	r5, [sp]
 102 0032 0023     		movs	r3, #0
 103 0034 0422     		movs	r2, #4
 104 0036 02A9     		add	r1, sp, #8
 105 0038 3046     		mov	r0, r6
 106 003a FFF7FEFF 		bl	word_to_bytes
 107              	.LVL10:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_ERR_CHK(SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_write(addr, sizeof(addr), value, sizeof(val
 108              		.loc 1 26 5 discriminator 2 view .LVU21
 109              		.loc 1 26 5 discriminator 2 view .LVU22
 110 003e 194B     		ldr	r3, .L12
 111 0040 53F82430 		ldr	r3, [r3, r4, lsl #2]
 112 0044 DC68     		ldr	r4, [r3, #12]
 113 0046 0423     		movs	r3, #4
 114 0048 02AA     		add	r2, sp, #8
 115 004a 1946     		mov	r1, r3
 116 004c 03A8     		add	r0, sp, #12
 117 004e A047     		blx	r4
 118              	.LVL11:
 119              		.loc 1 26 5 is_stmt 0 discriminator 2 view .LVU23
 120 0050 0446     		mov	r4, r0
 121 0052 80B9     		cbnz	r0, .L9
  27:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  28:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     return CMM_ERR_OK;
 122              		.loc 1 28 12 view .LVU24
 123 0054 0020     		movs	r0, #0
 124              	.LVL12:
 125              	.L1:
  29:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** }
 126              		.loc 1 29 1 view .LVU25
 127 0056 04B0     		add	sp, sp, #16
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 16
 130              		@ sp needed
 131 0058 70BD     		pop	{r4, r5, r6, pc}
 132              	.LVL13:
 133              	.L8:
 134              		.cfi_restore_state
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 135              		.loc 1 21 5 is_stmt 1 discriminator 1 view .LVU26
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 136              		.loc 1 21 5 discriminator 1 view .LVU27
 137 005a 134B     		ldr	r3, .L12+4
 138 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 139 005e 012B     		cmp	r3, #1
 140 0060 01D8     		bhi	.L10
 141              	.LVL14:
 142              	.L3:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 143              		.loc 1 21 5 discriminator 5 view .LVU28
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 144              		.loc 1 21 5 discriminator 5 view .LVU29
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 145              		.loc 1 21 5 discriminator 5 view .LVU30
 146 0062 0420     		movs	r0, #4
 147 0064 F7E7     		b	.L1
 148              	.LVL15:
 149              	.L10:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 150              		.loc 1 21 5 discriminator 3 view .LVU31
 151              	.LBB2:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 152              		.loc 1 21 5 discriminator 3 view .LVU32
 153 0066 114B     		ldr	r3, .L12+8
 154 0068 1A69     		ldr	r2, [r3, #16]
 155              	.LVL16:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 156              		.loc 1 21 5 is_stmt 0 discriminator 3 view .LVU33
 157 006a 114B     		ldr	r3, .L12+12
 158 006c 9968     		ldr	r1, [r3, #8]
 159              	.LVL17:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 160              		.loc 1 21 5 discriminator 3 view .LVU34
 161 006e 1148     		ldr	r0, .L12+16
 162              	.LVL18:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 163              		.loc 1 21 5 discriminator 3 view .LVU35
 164 0070 FFF7FEFF 		bl	osal_printf
 165              	.LVL19:
 166 0074 F5E7     		b	.L3
 167              	.LVL20:
 168              	.L9:
  21:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 169              		.loc 1 21 5 discriminator 3 view .LVU36
 170              	.LBE2:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 171              		.loc 1 26 5 is_stmt 1 discriminator 1 view .LVU37
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 172              		.loc 1 26 5 discriminator 1 view .LVU38
 173 0076 0C4B     		ldr	r3, .L12+4
 174 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 175 007a 012B     		cmp	r3, #1
 176 007c 01D8     		bhi	.L11
 177              	.LVL21:
 178              	.L5:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 179              		.loc 1 26 5 discriminator 5 view .LVU39
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 180              		.loc 1 26 5 discriminator 5 view .LVU40
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 181              		.loc 1 26 5 discriminator 5 view .LVU41
 182 007e 2046     		mov	r0, r4
 183 0080 E9E7     		b	.L1
 184              	.LVL22:
 185              	.L11:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 186              		.loc 1 26 5 discriminator 3 view .LVU42
 187              	.LBB3:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 188              		.loc 1 26 5 discriminator 3 view .LVU43
 189 0082 0146     		mov	r1, r0
 190 0084 1428     		cmp	r0, #20
 191 0086 A8BF     		it	ge
 192 0088 1421     		movge	r1, #20
 193 008a 0B4B     		ldr	r3, .L12+20
 194 008c 0093     		str	r3, [sp]
 195 008e 0B4B     		ldr	r3, .L12+24
 196 0090 064A     		ldr	r2, .L12+8
 197 0092 52F82120 		ldr	r2, [r2, r1, lsl #2]
 198 0096 0649     		ldr	r1, .L12+12
 199 0098 8968     		ldr	r1, [r1, #8]
 200 009a 0948     		ldr	r0, .L12+28
 201              	.LVL23:
  26:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 202              		.loc 1 26 5 is_stmt 0 discriminator 3 view .LVU44
 203 009c FFF7FEFF 		bl	osal_printf
 204              	.LVL24:
 205 00a0 EDE7     		b	.L5
 206              	.L13:
 207 00a2 00BF     		.align	2
 208              	.L12:
 209 00a4 00000000 		.word	gpSwitchUnit
 210 00a8 00000000 		.word	yt_debug_level
 211 00ac 00000000 		.word	_yt_errmsg
 212 00b0 00000000 		.word	_yt_prompt_msg
 213 00b4 00000000 		.word	.LC0
 214 00b8 00000000 		.word	__FUNCTION__.1
 215 00bc 08000000 		.word	.LC1
 216 00c0 7C000000 		.word	.LC2
 217              	.LBE3:
 218              		.cfi_endproc
 219              	.LFE3:
 221              		.section	.rodata.i2c_switch_read.str1.4,"aMS",%progbits,1
 222              		.align	2
 223              	.LC3:
 224 0000 28282867 		.ascii	"(((gpSwitchUnit[unit]->sw_access).controller).i2c_c"
 224      70537769 
 224      74636855 
 224      6E69745B 
 224      756E6974 
 225 0033 6F6E7472 		.ascii	"ontroller).i2c_read(addr, sizeof(addr), value, size"
 225      6F6C6C65 
 225      72292E69 
 225      32635F72 
 225      65616428 
 226 0066 6F662876 		.ascii	"of(value))\000"
 226      616C7565 
 226      292900
 227 0071 000000   		.align	2
 228              	.LC4:
 229 0074 62797465 		.ascii	"bytes_to_word(value, sizeof(value), pRegValue, isBi"
 229      735F746F 
 229      5F776F72 
 229      64287661 
 229      6C75652C 
 230 00a7 67456E64 		.ascii	"gEndian)\000"
 230      69616E29 
 230      00
 231              		.section	.text.i2c_switch_read,"ax",%progbits
 232              		.align	1
 233              		.global	i2c_switch_read
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	i2c_switch_read:
 239              	.LVL25:
 240              	.LFB4:
  30:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  31:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** uint32_t i2c_switch_read(uint8_t unit, uint32_t regAddr, uint32_t *pRegValue)
  32:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** {
 241              		.loc 1 32 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 8
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 32 1 is_stmt 0 view .LVU46
 246 0000 70B5     		push	{r4, r5, r6, lr}
 247              		.cfi_def_cfa_offset 16
 248              		.cfi_offset 4, -16
 249              		.cfi_offset 5, -12
 250              		.cfi_offset 6, -8
 251              		.cfi_offset 14, -4
 252 0002 84B0     		sub	sp, sp, #16
 253              		.cfi_def_cfa_offset 32
 254 0004 0446     		mov	r4, r0
 255 0006 0846     		mov	r0, r1
 256              	.LVL26:
  33:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     uint8_t addr[UINT32_BYTES_NUM] = {0};
 257              		.loc 1 33 5 is_stmt 1 view .LVU47
 258              		.loc 1 33 13 is_stmt 0 view .LVU48
 259 0008 0023     		movs	r3, #0
 260 000a 0393     		str	r3, [sp, #12]
  34:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     uint8_t value[UINT32_BYTES_NUM] = {0};
 261              		.loc 1 34 5 is_stmt 1 view .LVU49
 262              		.loc 1 34 13 is_stmt 0 view .LVU50
 263 000c 0293     		str	r3, [sp, #8]
  35:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     int32_t ret;
 264              		.loc 1 35 5 is_stmt 1 view .LVU51
  36:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     yt_i2c_mode_t i2cMode = SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_mode;
 265              		.loc 1 36 5 view .LVU52
 266              		.loc 1 36 29 is_stmt 0 view .LVU53
 267 000e 394B     		ldr	r3, .L32
 268 0010 53F82430 		ldr	r3, [r3, r4, lsl #2]
 269              		.loc 1 36 19 view .LVU54
 270 0014 1D7A     		ldrb	r5, [r3, #8]	@ zero_extendqisi2
 271              	.LVL27:
  37:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     bool isBigEndian = (i2cMode == YT_I2C_SIMPLE) ? 0 : 1;
 272              		.loc 1 37 5 is_stmt 1 view .LVU55
 273              		.loc 1 37 10 is_stmt 0 view .LVU56
 274 0016 E91E     		subs	r1, r5, #3
 275              	.LVL28:
 276              		.loc 1 37 10 view .LVU57
 277 0018 18BF     		it	ne
 278 001a 0121     		movne	r1, #1
 279              	.LVL29:
  38:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == pRegValue, CMM_ERR_NULL_POINT);
 280              		.loc 1 39 5 is_stmt 1 view .LVU58
 281              		.loc 1 39 5 view .LVU59
 282 001c DAB1     		cbz	r2, .L25
 283 001e 1646     		mov	r6, r2
 284              		.loc 1 39 5 discriminator 2 view .LVU60
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 285              		.loc 1 40 5 discriminator 2 view .LVU61
 286              		.loc 1 40 5 discriminator 2 view .LVU62
 287 0020 1B69     		ldr	r3, [r3, #16]
 288 0022 33B3     		cbz	r3, .L26
 289              		.loc 1 40 5 discriminator 2 view .LVU63
  41:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  42:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     word_to_bytes(regAddr, addr, sizeof(addr), 1, isBigEndian);
 290              		.loc 1 42 5 discriminator 2 view .LVU64
 291 0024 0091     		str	r1, [sp]
 292 0026 0123     		movs	r3, #1
 293 0028 0422     		movs	r2, #4
 294              	.LVL30:
 295              		.loc 1 42 5 is_stmt 0 discriminator 2 view .LVU65
 296 002a 03A9     		add	r1, sp, #12
 297              	.LVL31:
 298              		.loc 1 42 5 discriminator 2 view .LVU66
 299 002c FFF7FEFF 		bl	word_to_bytes
 300              	.LVL32:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_ERR_CHK(SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read(addr, sizeof(addr), value, sizeof(valu
 301              		.loc 1 43 5 is_stmt 1 discriminator 2 view .LVU67
 302              		.loc 1 43 5 discriminator 2 view .LVU68
 303 0030 304B     		ldr	r3, .L32
 304 0032 53F82430 		ldr	r3, [r3, r4, lsl #2]
 305 0036 1C69     		ldr	r4, [r3, #16]
 306 0038 0423     		movs	r3, #4
 307 003a 02AA     		add	r2, sp, #8
 308 003c 1946     		mov	r1, r3
 309 003e 03A8     		add	r0, sp, #12
 310 0040 A047     		blx	r4
 311              	.LVL33:
 312              		.loc 1 43 5 is_stmt 0 discriminator 2 view .LVU69
 313 0042 0446     		mov	r4, r0
 314 0044 0028     		cmp	r0, #0
 315 0046 32D0     		beq	.L20
 316              		.loc 1 43 5 is_stmt 1 discriminator 1 view .LVU70
 317              		.loc 1 43 5 discriminator 1 view .LVU71
 318 0048 2B4B     		ldr	r3, .L32+4
 319 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 320 004c 012B     		cmp	r3, #1
 321 004e 1ED8     		bhi	.L27
 322              	.LVL34:
 323              	.L21:
 324              		.loc 1 43 5 discriminator 5 view .LVU72
 325              		.loc 1 43 5 discriminator 5 view .LVU73
 326              		.loc 1 43 5 discriminator 5 view .LVU74
 327 0050 2046     		mov	r0, r4
 328              	.LVL35:
 329              	.L14:
  44:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  45:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     isBigEndian = (i2cMode == YT_I2C_STD_MSB) ? 1 : 0;
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_ERR_CHK(bytes_to_word(value, sizeof(value), pRegValue, isBigEndian), ret);
  47:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
  48:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     return CMM_ERR_OK;
  49:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** }
 330              		.loc 1 49 1 is_stmt 0 view .LVU75
 331 0052 04B0     		add	sp, sp, #16
 332              		.cfi_remember_state
 333              		.cfi_def_cfa_offset 16
 334              		@ sp needed
 335 0054 70BD     		pop	{r4, r5, r6, pc}
 336              	.LVL36:
 337              	.L25:
 338              		.cfi_restore_state
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 339              		.loc 1 39 5 is_stmt 1 discriminator 1 view .LVU76
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 340              		.loc 1 39 5 discriminator 1 view .LVU77
 341 0056 284B     		ldr	r3, .L32+4
 342 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 343 005a 012B     		cmp	r3, #1
 344 005c 01D8     		bhi	.L28
 345              	.LVL37:
 346              	.L16:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 347              		.loc 1 39 5 discriminator 5 view .LVU78
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 348              		.loc 1 39 5 discriminator 5 view .LVU79
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 349              		.loc 1 39 5 discriminator 5 view .LVU80
 350 005e 0220     		movs	r0, #2
 351 0060 F7E7     		b	.L14
 352              	.LVL38:
 353              	.L28:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 354              		.loc 1 39 5 discriminator 3 view .LVU81
 355              	.LBB4:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 356              		.loc 1 39 5 discriminator 3 view .LVU82
 357 0062 264B     		ldr	r3, .L32+8
 358 0064 9A68     		ldr	r2, [r3, #8]
 359              	.LVL39:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 360              		.loc 1 39 5 is_stmt 0 discriminator 3 view .LVU83
 361 0066 264B     		ldr	r3, .L32+12
 362 0068 9968     		ldr	r1, [r3, #8]
 363              	.LVL40:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 364              		.loc 1 39 5 discriminator 3 view .LVU84
 365 006a 2648     		ldr	r0, .L32+16
 366              	.LVL41:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 367              		.loc 1 39 5 discriminator 3 view .LVU85
 368 006c FFF7FEFF 		bl	osal_printf
 369              	.LVL42:
 370 0070 F5E7     		b	.L16
 371              	.LVL43:
 372              	.L26:
  39:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_PARAM_CHK(NULL == SWITCH_I2C_CONTROLLER_ON_UNIT(unit).i2c_read, CMM_ERR_NOT_INIT);
 373              		.loc 1 39 5 discriminator 3 view .LVU86
 374              	.LBE4:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 375              		.loc 1 40 5 is_stmt 1 discriminator 1 view .LVU87
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 376              		.loc 1 40 5 discriminator 1 view .LVU88
 377 0072 214B     		ldr	r3, .L32+4
 378 0074 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 379 0076 012B     		cmp	r3, #1
 380 0078 01D8     		bhi	.L29
 381              	.LVL44:
 382              	.L19:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 383              		.loc 1 40 5 discriminator 5 view .LVU89
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 384              		.loc 1 40 5 discriminator 5 view .LVU90
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 385              		.loc 1 40 5 discriminator 5 view .LVU91
 386 007a 0420     		movs	r0, #4
 387 007c E9E7     		b	.L14
 388              	.LVL45:
 389              	.L29:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 390              		.loc 1 40 5 discriminator 3 view .LVU92
 391              	.LBB5:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 392              		.loc 1 40 5 discriminator 3 view .LVU93
 393 007e 1F4B     		ldr	r3, .L32+8
 394 0080 1A69     		ldr	r2, [r3, #16]
 395              	.LVL46:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 396              		.loc 1 40 5 is_stmt 0 discriminator 3 view .LVU94
 397 0082 1F4B     		ldr	r3, .L32+12
 398 0084 9968     		ldr	r1, [r3, #8]
 399              	.LVL47:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 400              		.loc 1 40 5 discriminator 3 view .LVU95
 401 0086 1F48     		ldr	r0, .L32+16
 402              	.LVL48:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 403              		.loc 1 40 5 discriminator 3 view .LVU96
 404 0088 FFF7FEFF 		bl	osal_printf
 405              	.LVL49:
 406 008c F5E7     		b	.L19
 407              	.LVL50:
 408              	.L27:
  40:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 409              		.loc 1 40 5 discriminator 3 view .LVU97
 410              	.LBE5:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 411              		.loc 1 43 5 is_stmt 1 discriminator 3 view .LVU98
 412              	.LBB6:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 413              		.loc 1 43 5 discriminator 3 view .LVU99
 414 008e 0146     		mov	r1, r0
 415 0090 1428     		cmp	r0, #20
 416 0092 A8BF     		it	ge
 417 0094 1421     		movge	r1, #20
 418 0096 1C4B     		ldr	r3, .L32+20
 419 0098 0093     		str	r3, [sp]
 420 009a 1C4B     		ldr	r3, .L32+24
 421 009c 174A     		ldr	r2, .L32+8
 422 009e 52F82120 		ldr	r2, [r2, r1, lsl #2]
 423 00a2 1749     		ldr	r1, .L32+12
 424 00a4 8968     		ldr	r1, [r1, #8]
 425 00a6 1A48     		ldr	r0, .L32+28
 426              	.LVL51:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 427              		.loc 1 43 5 is_stmt 0 discriminator 3 view .LVU100
 428 00a8 FFF7FEFF 		bl	osal_printf
 429              	.LVL52:
 430 00ac D0E7     		b	.L21
 431              	.LVL53:
 432              	.L20:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 433              		.loc 1 43 5 discriminator 3 view .LVU101
 434              	.LBE6:
  43:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 435              		.loc 1 43 5 is_stmt 1 discriminator 2 view .LVU102
  45:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c ****     CMM_ERR_CHK(bytes_to_word(value, sizeof(value), pRegValue, isBigEndian), ret);
 436              		.loc 1 45 5 discriminator 2 view .LVU103
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 437              		.loc 1 46 5 discriminator 2 view .LVU104
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 438              		.loc 1 46 5 discriminator 2 view .LVU105
 439 00ae 012D     		cmp	r5, #1
 440 00b0 14BF     		ite	ne
 441 00b2 0023     		movne	r3, #0
 442 00b4 0123     		moveq	r3, #1
 443 00b6 3246     		mov	r2, r6
 444 00b8 0421     		movs	r1, #4
 445 00ba 02A8     		add	r0, sp, #8
 446              	.LVL54:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 447              		.loc 1 46 5 is_stmt 0 discriminator 2 view .LVU106
 448 00bc FFF7FEFF 		bl	bytes_to_word
 449              	.LVL55:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 450              		.loc 1 46 5 discriminator 2 view .LVU107
 451 00c0 0446     		mov	r4, r0
 452 00c2 08B9     		cbnz	r0, .L30
  48:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** }
 453              		.loc 1 48 12 view .LVU108
 454 00c4 0020     		movs	r0, #0
 455              	.LVL56:
  48:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** }
 456              		.loc 1 48 12 view .LVU109
 457 00c6 C4E7     		b	.L14
 458              	.LVL57:
 459              	.L30:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 460              		.loc 1 46 5 is_stmt 1 discriminator 1 view .LVU110
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 461              		.loc 1 46 5 discriminator 1 view .LVU111
 462 00c8 0B4B     		ldr	r3, .L32+4
 463 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 464 00cc 012B     		cmp	r3, #1
 465 00ce 01D8     		bhi	.L31
 466              	.LVL58:
 467              	.L22:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 468              		.loc 1 46 5 discriminator 5 view .LVU112
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 469              		.loc 1 46 5 discriminator 5 view .LVU113
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 470              		.loc 1 46 5 discriminator 5 view .LVU114
 471 00d0 2046     		mov	r0, r4
 472 00d2 BEE7     		b	.L14
 473              	.LVL59:
 474              	.L31:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 475              		.loc 1 46 5 discriminator 3 view .LVU115
 476              	.LBB7:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 477              		.loc 1 46 5 discriminator 3 view .LVU116
 478 00d4 0146     		mov	r1, r0
 479 00d6 1428     		cmp	r0, #20
 480 00d8 A8BF     		it	ge
 481 00da 1421     		movge	r1, #20
 482 00dc 0A4B     		ldr	r3, .L32+20
 483 00de 0093     		str	r3, [sp]
 484 00e0 0C4B     		ldr	r3, .L32+32
 485 00e2 064A     		ldr	r2, .L32+8
 486 00e4 52F82120 		ldr	r2, [r2, r1, lsl #2]
 487 00e8 0549     		ldr	r1, .L32+12
 488 00ea 8968     		ldr	r1, [r1, #8]
 489 00ec 0848     		ldr	r0, .L32+28
 490              	.LVL60:
  46:../Switch/core/drv/sw_ctrl/ctrlif/i2c.c **** 
 491              		.loc 1 46 5 is_stmt 0 discriminator 3 view .LVU117
 492 00ee FFF7FEFF 		bl	osal_printf
 493              	.LVL61:
 494 00f2 EDE7     		b	.L22
 495              	.L33:
 496              		.align	2
 497              	.L32:
 498 00f4 00000000 		.word	gpSwitchUnit
 499 00f8 00000000 		.word	yt_debug_level
 500 00fc 00000000 		.word	_yt_errmsg
 501 0100 00000000 		.word	_yt_prompt_msg
 502 0104 00000000 		.word	.LC0
 503 0108 00000000 		.word	__FUNCTION__.0
 504 010c 00000000 		.word	.LC3
 505 0110 7C000000 		.word	.LC2
 506 0114 74000000 		.word	.LC4
 507              	.LBE7:
 508              		.cfi_endproc
 509              	.LFE4:
 511              		.section	.rodata.__FUNCTION__.0,"a"
 512              		.align	2
 515              	__FUNCTION__.0:
 516 0000 6932635F 		.ascii	"i2c_switch_read\000"
 516      73776974 
 516      63685F72 
 516      65616400 
 517              		.section	.rodata.__FUNCTION__.1,"a"
 518              		.align	2
 521              	__FUNCTION__.1:
 522 0000 6932635F 		.ascii	"i2c_switch_write\000"
 522      73776974 
 522      63685F77 
 522      72697465 
 522      00
 523              		.text
 524              	.Letext0:
 525              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 526              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
 527              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\fal\\chipdef/chipdef.h"
 528              		.file 5 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\cal/cal_bprofile.h"
 529              		.file 6 "../Switch/core/drv/sw_ctrl/ctrlif/ctrlif.h"
DEFINED SYMBOLS
                            *ABS*:00000000 i2c.c
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:19     .rodata.i2c_switch_write.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:31     .text.i2c_switch_write:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:37     .text.i2c_switch_write:00000000 i2c_switch_write
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:209    .text.i2c_switch_write:000000a4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:521    .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:222    .rodata.i2c_switch_read.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:232    .text.i2c_switch_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:238    .text.i2c_switch_read:00000000 i2c_switch_read
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:498    .text.i2c_switch_read:000000f4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:515    .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:512    .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccWzFVHf.s:518    .rodata.__FUNCTION__.1:00000000 $d
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.eec47faa946e01877de19a2f99ee7710
                           .group:00000000 wm4.ctrlif.h.14.25b89f4f4e1c2d9a4d8cc002d2533731

UNDEFINED SYMBOLS
word_to_bytes
osal_printf
gpSwitchUnit
yt_debug_level
_yt_errmsg
_yt_prompt_msg
bytes_to_word
