`timescale 1ns / 1ps

module RISCV_TB;

    reg clk;
    reg reset;

    // Instantiate the top module
    RISCV_TOP uut (
        .clk(clk),
        .reset(reset)
    );

    // Clock generation: 10ns period
    always #5 clk = ~clk;

    initial begin

        // Initialize signals
        clk = 0; 
        reset = 1;

        #12;
        reset = 0;

        // Let the simulation run for a while
        #250;

        $finish;
    end

endmodule
