{
	"acmid": "2757052",
	"author": [
		"Chenlei Fang",
		"Qicheng Huang",
		"Fan Yang",
		"Xuan Zeng",
		"Xin Li",
		"Chenjie Gu"
	],
	"booktitle": "Proceedings of the 19th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2015",
	"dblpkey": "conf/date/FangHYZLG15",
	"ieeearid": 7092540,
	"pages": "1024-1029",
	"publisher": "ACM",
	"stemmed": [
		"effici",
		"bit",
		"error",
		"rate",
		"estim",
		"for",
		"high",
		"speed",
		"link",
		"by",
		"bayesian",
		"model",
		"fusion"
	],
	"tag": [
		"estimation",
		"fault",
		"performance"
	],
	"title": "Efficient bit error rate estimation for high-speed link by Bayesian model fusion",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2015
}