
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3752101
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.355 ; gain = 239.832 ; free physical = 126760 ; free virtual = 229925
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.627; parent = 2372.433; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.410; parent = 3040.328; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.293 ; gain = 326.770 ; free physical = 126670 ; free virtual = 229836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.627; parent = 2372.433; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.379; parent = 3124.297; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.105 ; gain = 344.582 ; free physical = 126670 ; free virtual = 229836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.627; parent = 2372.433; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.191; parent = 3142.109; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3142.105 ; gain = 344.582 ; free physical = 126654 ; free virtual = 229820
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.627; parent = 2372.433; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.191; parent = 3142.109; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3142.105 ; gain = 0.000 ; free physical = 126662 ; free virtual = 229828
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.824 ; gain = 0.000 ; free physical = 126683 ; free virtual = 229849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3309.824 ; gain = 0.000 ; free physical = 126672 ; free virtual = 229838
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 126745 ; free virtual = 229911
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.432; parent = 2391.237; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.895; parent = 3277.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 126745 ; free virtual = 229911
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.432; parent = 2391.237; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.895; parent = 3277.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 126745 ; free virtual = 229911
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.432; parent = 2391.237; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.895; parent = 3277.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 126777 ; free virtual = 229944
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.432; parent = 2391.237; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.895; parent = 3277.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 149   
+---Registers : 
	               25 Bit    Registers := 153   
	               17 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3309.824 ; gain = 512.301 ; free physical = 126904 ; free virtual = 230085
Synthesis current peak Physical Memory [PSS] (MB): peak = 2711.818; parent = 2457.655; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.895; parent = 3277.812; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 3727.121 ; gain = 929.598 ; free physical = 126399 ; free virtual = 229580
Synthesis current peak Physical Memory [PSS] (MB): peak = 3264.615; parent = 3010.452; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.207; parent = 3727.125; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.691 ; gain = 972.168 ; free physical = 126380 ; free virtual = 229560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3299.885; parent = 3045.722; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4742.777; parent = 3769.695; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 126015 ; free virtual = 229196
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 126010 ; free virtual = 229190
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 126018 ; free virtual = 229199
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 125993 ; free virtual = 229174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 125993 ; free virtual = 229174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 125993 ; free virtual = 229174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 125993 ; free virtual = 229174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1498|
|3     |LUT2   |  6274|
|4     |LUT4   |  3300|
|5     |LUT5   |  2400|
|6     |LUT6   |  8100|
|7     |FDRE   |  5468|
|8     |IBUF   |  4803|
|9     |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4454.785 ; gain = 1657.262 ; free physical = 125993 ; free virtual = 229174
Synthesis current peak Physical Memory [PSS] (MB): peak = 3865.889; parent = 3611.726; children = 254.194
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5427.871; parent = 4454.789; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 4454.785 ; gain = 1489.543 ; free physical = 126017 ; free virtual = 229197
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 4454.793 ; gain = 1657.262 ; free physical = 126024 ; free virtual = 229205
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4454.793 ; gain = 0.000 ; free physical = 126146 ; free virtual = 229327
INFO: [Netlist 29-17] Analyzing 6302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4454.793 ; gain = 0.000 ; free physical = 126096 ; free virtual = 229276
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4804 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4803 instances

Synth Design complete, checksum: 97d6fb31
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 4454.793 ; gain = 2750.090 ; free physical = 126331 ; free virtual = 229512
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W12_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4624.492 ; gain = 169.699 ; free physical = 125791 ; free virtual = 228972
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:25:44 2025...
