### Date: 01-22-2025
### Instructor:  Marcelo Siero


## Notes:

### Pass Gate
![[Pasted image 20250127200103.png]]
- NMOS delivers strong 0 and degraded 1
- PMOS delivers strong 1 and degraded 0

### Full Transmission Gate
![[Pasted image 20250127200200.png]]

### Wave Diagram
![[Pasted image 20250127200300.png]]

### Sequential Circuits and Memory
![[Pasted image 20250127200330.png]]
![[Pasted image 20250127200356.png]]
![[Pasted image 20250127200403.png]]
![[Pasted image 20250127200435.png]]

### See Thru D-Latch
![[Pasted image 20250127200514.png]]
- The state can only change when CLK(clock) is 1

### Reset Set Latch
![[Pasted image 20250127200550.png]]
#### NAND SR Latch(Pass Thru)
![[Pasted image 20250127200636.png]]
#### R-S Latch(Pass Thru) with NOR Gates
![[Pasted image 20250127200722.png]]

### SR NAND D Latch
![[Pasted image 20250127200918.png]]
![[Pasted image 20250127201010.png]]
