<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/ifu/el2_ifu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/ifu</a> - el2_ifu.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">128</td>
            <td class="headerCovTableEntry">172</td>
            <td class="headerCovTableEntryLo">74.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //********************************************************************************</a>
<a name="2"><span class="lineNum">       2 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="6"><span class="lineNum">       6 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="7"><span class="lineNum">       7 </span>            : // You may obtain a copy of the License at</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="12"><span class="lineNum">      12 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="13"><span class="lineNum">      13 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="14"><span class="lineNum">      14 </span>            : // See the License for the specific language governing permissions and</a>
<a name="15"><span class="lineNum">      15 </span>            : // limitations under the License.</a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : //********************************************************************************</a>
<a name="18"><span class="lineNum">      18 </span>            : // Function: Top level file for Icache, Fetch, Branch prediction &amp; Aligner</a>
<a name="19"><span class="lineNum">      19 </span>            : // BFF -&gt; F1 -&gt; F2 -&gt; A</a>
<a name="20"><span class="lineNum">      20 </span>            : //********************************************************************************</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : module el2_ifu</a>
<a name="23"><span class="lineNum">      23 </span>            : import el2_pkg::*;</a>
<a name="24"><span class="lineNum">      24 </span>            : #(</a>
<a name="25"><span class="lineNum">      25 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            :  )</a>
<a name="27"><span class="lineNum">      27 </span>            :   (</a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">   79593483 :    input logic free_l2clk,                   // Clock always.                  Through one clock header.  For flops with    second header built in.</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">   79593483 :    input logic active_clk,                   // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">   79593483 :    input logic clk,                          // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">        161 :    input logic rst_l,                        // reset, active low</span></a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">    4899934 :    input logic dec_i0_decode_d,              // Valid instruction at D and not blocked</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">     534218 :    input logic exu_flush_final, // flush, includes upper and lower</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">    4885414 :    input logic dec_tlu_i0_commit_cmt , // committed i0</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_err_wb , // flush due to parity error.</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_noredir_wb, // don't fetch, validated with exu_flush_final</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">     169042 :    input logic [31:1] exu_flush_path_final, // flush fetch address</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :    input logic [31:0]  dec_tlu_mrac_ff ,// Side_effect , cacheable for each region</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">       9660 :    input logic         dec_tlu_fence_i_wb, // fence.i, invalidate icache, validated with exu_flush_final</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :    input logic         dec_tlu_flush_leak_one_wb, // ignore bp for leak one fetches</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :    input logic                       dec_tlu_bpred_disable,     // disable all branch prediction</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :    input logic                       dec_tlu_core_ecc_disable,  // disable ecc checking and flagging</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :    input logic                       dec_tlu_force_halt,        // force halt</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            :   //-------------------------- IFU AXI signals--------------------------</a>
<a name="50"><span class="lineNum">      50 </span>            :    // AXI Write Channels</a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_awvalid,</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">    1005280 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">    1005280 :    output logic [31:0]                     ifu_axi_awaddr,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awregion,</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_awlen,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">    1005280 :    output logic [2:0]                      ifu_axi_awsize,</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">    1005280 :    output logic [1:0]                      ifu_axi_awburst,</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_awlock,</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awcache,</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">    1005280 :    output logic [2:0]                      ifu_axi_awprot,</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_awqos,</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_wvalid,</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">    1005280 :    output logic [63:0]                     ifu_axi_wdata,</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_wstrb,</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_wlast,</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_bready,</span></a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            :    // AXI Read Channels</a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">   14296106 :    output logic                            ifu_axi_arvalid,</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">    1447544 :    input  logic                            ifu_axi_arready,</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">    2786895 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">    1844799 :    output logic [31:0]                     ifu_axi_araddr,</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">        163 :    output logic [3:0]                      ifu_axi_arregion,</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">    1005280 :    output logic [7:0]                      ifu_axi_arlen,</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">        161 :    output logic [2:0]                      ifu_axi_arsize,</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">        161 :    output logic [1:0]                      ifu_axi_arburst,</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">    1005280 :    output logic                            ifu_axi_arlock,</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">        162 :    output logic [3:0]                      ifu_axi_arcache,</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">        162 :    output logic [2:0]                      ifu_axi_arprot,</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">    1005280 :    output logic [3:0]                      ifu_axi_arqos,</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">    6068572 :    input  logic                            ifu_axi_rvalid,</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">        162 :    output logic                            ifu_axi_rready,</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">    2219657 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">     705572 :    input  logic [63:0]                     ifu_axi_rdata,</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">     784007 :    input  logic [1:0]                      ifu_axi_rresp,</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">        161 :    input  logic                      ifu_bus_clk_en,</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">         26 :    input  logic                      dma_iccm_req,</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :    input  logic [31:0]               dma_mem_addr,</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :    input  logic [2:0]                dma_mem_sz,</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">          9 :    input  logic                      dma_mem_write,</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">          4 :    input  logic [63:0]               dma_mem_wdata,</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">          4 :    input  logic [2:0]                dma_mem_tag,       //  DMA Buffer entry number</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">         26 :    input  logic                      dma_iccm_stall_any,</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :    output logic                      iccm_dma_ecc_error,</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :    output logic                      iccm_dma_rvalid,</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :    output logic [63:0]               iccm_dma_rdata,</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">          4 :    output logic [2:0]                iccm_dma_rtag,     //   Tag of the DMA req</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     498769 :    output logic                      iccm_ready,</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">    4899934 :    output logic       ifu_pmu_instr_aligned,</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">     559199 :    output logic       ifu_pmu_fetch_stall,</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :    output logic       ifu_ic_error_start,     // has all of the I$ ecc/parity for data/tag</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            : //   I$ &amp; ITAG Ports</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">        171 :    output logic [31:1]               ic_rw_addr,         // Read/Write addresss to the Icache.</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">      10172 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_wr_en,           // Icache write enable, when filling the Icache.</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">     654872 :    output logic                      ic_rd_en,           // Icache read  enable.</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">     670067 :    output logic [pt.ICACHE_BANKS_WAY-1:0][70:0]               ic_wr_data,         // Data to fill to the Icache. With ECC</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">    1637084 :    input  logic [63:0]              ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">     212092 :    input  logic [70:0]              ic_debug_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :    input  logic [25:0]                     ictag_debug_rd_data,// Debug icache tag.</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :    output logic [70:0]               ic_debug_wr_data,   // Debug wr cache.</span></a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    output logic [70:0]               ifu_ic_debug_rd_data,</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,    //</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">    1005280 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">    1247999 :    output logic [63:0]               ic_premux_data,     // Premux data to be muxed with each way of the Icache.</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">    4393518 :    output logic                      ic_sel_premux_data, // Select the premux data.</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    output logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_rd_en,     // Icache debug rd</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_wr_en,     // Icache debug wr</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :    output logic                      ic_debug_tag_array, // Debug tag array</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">     252126 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_tag_valid,       // Valid bits when accessing the Icache. One valid bit per way. F2 stage</span></a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">     107972 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]                ic_rd_hit,          // Compare hits from Icache tags. Per way.  F2 stage</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :    input  logic                      ic_tag_perr,        // Icache Tag parity error</span></a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :    // ICCM ports</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">     164409 :    output logic [pt.ICCM_BITS-1:1]               iccm_rw_addr,       // ICCM read/write address.</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">         26 :    output logic                      iccm_wren,          // ICCM write enable (through the DMA)</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">     133412 :    output logic                      iccm_rden,          // ICCM read enable.</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">          4 :    output logic [77:0]               iccm_wr_data,       // ICCM write data.</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :    output logic [2:0]                iccm_wr_size,       // ICCM write location within DW.</span></a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">     135302 :    input  logic [63:0]               iccm_rd_data,       // Data read from ICCM.</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">     159644 :    input  logic [77:0]               iccm_rd_data_ecc,   // Data + ECC read from ICCM.</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :    // ICCM ECC status</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :    output logic                      ifu_iccm_dma_rd_ecc_single_err, // This fetch has a single ICCM DMA ECC error.</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :    output logic                      ifu_iccm_rd_ecc_single_err,     // This fetch has a single ICCM ECC error.</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :    output logic                      ifu_iccm_rd_ecc_double_err,     // This fetch has a double ICCM ECC error.</span></a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            : // Perf counter sigs</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">    4621274 :    output logic       ifu_pmu_ic_miss, // ic miss</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">     706532 :    output logic       ifu_pmu_ic_hit, // ic hit</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :    output logic       ifu_pmu_bus_error, // iside bus error</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :    output logic       ifu_pmu_bus_busy,  // iside bus busy</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">    4621191 :    output logic       ifu_pmu_bus_trxn, // iside bus transactions</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">         36 :    output logic       ifu_i0_icaf,         // Instruction 0 access fault. From Aligner to Decode</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">        106 :    output logic [1:0] ifu_i0_icaf_type, // Instruction 0 access fault type</span></a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">    4720448 :    output logic  ifu_i0_valid,        // Instruction 0 valid. From Aligner to Decode</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :    output logic  ifu_i0_icaf_second,  // Instruction 0 has access fault on second 2B of 4B inst</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :    output logic  ifu_i0_dbecc,        // Instruction 0 has double bit ecc error</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :    output logic  iccm_dma_sb_error,   // Single Bit ECC error from a DMA access</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">     354063 :    output logic[31:0] ifu_i0_instr,   // Instruction 0 . From Aligner to Decode</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        822 :    output logic[31:1] ifu_i0_pc,      // Instruction 0 pc. From Aligner to Decode</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">    3454925 :    output logic ifu_i0_pc4,           // Instruction 0 is 4 byte. From Aligner to Decode</span></a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">    4620688 :    output logic ifu_miss_state_idle,   // There is no outstanding miss. Cache miss state is idle.</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">     175068 :    output el2_br_pkt_t i0_brp,           // Instruction 0 branch packet. From Aligner to Decode</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">     620372 :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index, // BP index</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">     609198 :    output logic [pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr, // BP FGHR</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">      20867 :    output logic [pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag, // BP tag</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">    1005280 :    output logic [$clog2(pt.BTB_SIZE)-1:0]         ifu_i0_fa_index,          // Fully associt btb index</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">      31838 :    input el2_predict_pkt_t  exu_mp_pkt, // mispredict packet</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">     270836 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_mp_eghr, // execute ghr</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">     362063 :    input logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr,                    // Mispredict fghr</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">     148802 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  exu_mp_index,         // Mispredict index</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">      76556 :    input logic [pt.BTB_BTAG_SIZE-1:0]  exu_mp_btag,                   // Mispredict btag</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">     746887 :    input el2_br_tlu_pkt_t dec_tlu_br0_r_pkt, // slot0 update/error pkt</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">     350236 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_i0_br_fghr_r, // fghr to bp</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">     181919 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r, // bp index</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">    1005280 :    input logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index, // Fully associt btb error index</span></a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">      35814 :    input dec_tlu_flush_lower_wb,</span></a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">    1202086 :    output logic [15:0] ifu_i0_cinst,</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">        157 :     output logic [31:1] ifu_pmp_addr,</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">         36 :     input  logic        ifu_pmp_error,</span></a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : /// Icache debug</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :    input  el2_cache_debug_pkt_t        dec_tlu_ic_diag_pkt ,</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :    output logic                    ifu_ic_debug_rd_data_valid,</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :    output logic                                iccm_buf_correct_ecc,</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :    output logic                                iccm_correction_state,</span></a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">    1005280 :    input logic scan_mode</span></a>
<a name="209"><span class="lineNum">     209 </span>            :    );</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            :    localparam TAGWIDTH = 2 ;</a>
<a name="212"><span class="lineNum">     212 </span>            :    localparam IDWIDTH  = 2 ;</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">     210020 :    logic                   ifu_fb_consume1, ifu_fb_consume2;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        157 :    logic [31:1]            ifc_fetch_addr_f;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">        157 :    logic [31:1]            ifc_fetch_addr_bf;</span></a>
<a name="217"><span class="lineNum">     217 </span>            :   assign ifu_pmp_addr = ifc_fetch_addr_bf;</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">    5054144 :    logic [1:0]   ifu_fetch_val;  // valids on a 2B boundary, left justified [7] implies valid fetch</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">        157 :    logic [31:1]  ifu_fetch_pc;   // starting pc of fetch</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :    logic iccm_rd_ecc_single_err, iccm_dma_rd_ecc_single_err, ic_error_start;</span></a>
<a name="223"><span class="lineNum">     223 </span>            :    assign ifu_iccm_dma_rd_ecc_single_err = iccm_dma_rd_ecc_single_err;</a>
<a name="224"><span class="lineNum">     224 </span>            :    assign ifu_iccm_rd_ecc_single_err = iccm_rd_ecc_single_err;</a>
<a name="225"><span class="lineNum">     225 </span>            :    assign ifu_ic_error_start = ic_error_start;</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">    2041774 :    logic        ic_write_stall;</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :    logic        ic_dma_active;</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">     500692 :    logic        ifc_dma_access_ok;</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">         38 :    logic [1:0]  ic_access_fault_f;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">         38 :    logic [1:0]  ic_access_fault_type_f;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">    4650928 :    logic        ifu_ic_mb_empty;</span></a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">    5465665 :    logic ic_hit_f;</span></a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">    2104782 :    logic [1:0] ifu_bp_way_f; // way indication; right justified</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">    1494113 :    logic       ifu_bp_hit_taken_f; // kill next fetch; taken target found</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">     489691 :    logic [31:1] ifu_bp_btb_target_f; //  predicted target PC</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">     796621 :    logic        ifu_bp_inst_mask_f; // tell ic which valids to kill because of a taken branch; right justified</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">    1840141 :    logic [1:0]  ifu_bp_hist1_f; // history counters for all 4 potential branches; right justified</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">    1714216 :    logic [1:0]  ifu_bp_hist0_f; // history counters for all 4 potential branches; right justified</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">     574781 :    logic [11:0] ifu_bp_poffset_f; // predicted target</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">      70254 :    logic [1:0]  ifu_bp_ret_f; // predicted ret ; right justified</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">     344460 :    logic [1:0]  ifu_bp_pc4_f; // pc4 indication; right justified</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">     880146 :    logic [1:0]  ifu_bp_valid_f; // branch valid, right justified</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">     359221 :    logic [pt.BHT_GHR_SIZE-1:0] ifu_bp_fghr_f;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :    logic [1:0] [$clog2(pt.BTB_SIZE)-1:0] ifu_bp_fa_index_f;</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">    5054144 :    logic [1:0]   ic_fetch_val_f;</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">    1659136 :    logic [31:0] ic_data_f;</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">    1659136 :    logic [31:0] ifu_fetch_data_f;</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">    3002544 :    logic ifc_fetch_req_f;</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :    logic ifc_fetch_req_f_raw;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :    logic iccm_dma_rd_ecc_double_err;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :    logic [1:0] iccm_rd_ecc_double_err;  // This fetch has an iccm double error.</span></a>
<a name="258"><span class="lineNum">     258 </span>            :    assign ifu_iccm_rd_ecc_double_err = |iccm_rd_ecc_double_err || |iccm_dma_rd_ecc_double_err;</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :    logic ifu_async_error_start;</span></a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :    assign ifu_fetch_data_f[31:0] = ic_data_f[31:0];</a>
<a name="264"><span class="lineNum">     264 </span>            :    assign ifu_fetch_val[1:0] = ic_fetch_val_f[1:0];</a>
<a name="265"><span class="lineNum">     265 </span>            :    assign ifu_fetch_pc[31:1] = ifc_fetch_addr_f[31:1];</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">        176 :  logic                       ifc_fetch_uncacheable_bf;      // The fetch request is uncacheable space. BF stage</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">    3002563 :  logic                       ifc_fetch_req_bf;              // Fetch request. Comes with the address.  BF stage</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">        161 :  logic                       ifc_fetch_req_bf_raw;          // Fetch request without some qualifications. Used for clock-gating. BF stage</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">         92 :  logic                       ifc_iccm_access_bf;            // This request is to the ICCM. Do not generate misses to the bus.</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :  logic                       ifc_region_acc_fault_bf;       // Access fault. in ICCM region but offset is outside defined ICCM.</span></a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :    // fetch control</a>
<a name="274"><span class="lineNum">     274 </span>            :    el2_ifu_ifc_ctl #(.pt(pt)) ifc (.*</a>
<a name="275"><span class="lineNum">     275 </span>            :                     );</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            :    // branch predictor</a>
<a name="278"><span class="lineNum">     278 </span>            :    if (pt.BTB_ENABLE==1) begin  : bpred</a>
<a name="279"><span class="lineNum">     279 </span>            :       el2_ifu_bp_ctl #(.pt(pt)) bp (.*);</a>
<a name="280"><span class="lineNum">     280 </span>            :    end</a>
<a name="281"><span class="lineNum">     281 </span>            :    else begin : bpred</a>
<a name="282"><span class="lineNum">     282 </span>            :       assign ifu_bp_hit_taken_f = '0;</a>
<a name="283"><span class="lineNum">     283 </span>            :       // verif wires</a>
<a name="284"><span class="lineNum">     284 </span>            :       logic btb_wr_en_way0, btb_wr_en_way1,dec_tlu_error_wb;</a>
<a name="285"><span class="lineNum">     285 </span>            :       logic [16+pt.BTB_BTAG_SIZE:0] btb_wr_data;</a>
<a name="286"><span class="lineNum">     286 </span>            :       assign btb_wr_en_way0 = '0;</a>
<a name="287"><span class="lineNum">     287 </span>            :       assign btb_wr_en_way1 = '0;</a>
<a name="288"><span class="lineNum">     288 </span>            :       assign btb_wr_data = '0;</a>
<a name="289"><span class="lineNum">     289 </span>            :       assign dec_tlu_error_wb ='0;</a>
<a name="290"><span class="lineNum">     290 </span>            :       assign ifu_bp_inst_mask_f = 1'b1;</a>
<a name="291"><span class="lineNum">     291 </span>            :    end</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :    // aligner</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :    el2_ifu_aln_ctl #(.pt(pt)) aln (</a>
<a name="298"><span class="lineNum">     298 </span>            :                                     .*</a>
<a name="299"><span class="lineNum">     299 </span>            :                                     );</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            :    // icache</a>
<a name="303"><span class="lineNum">     303 </span>            :    el2_ifu_mem_ctl #(.pt(pt)) mem_ctl</a>
<a name="304"><span class="lineNum">     304 </span>            :      (.*,</a>
<a name="305"><span class="lineNum">     305 </span>            :       .ic_data_f(ic_data_f[31:0])</a>
<a name="306"><span class="lineNum">     306 </span>            :       );</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            :    // Performance debug info</a>
<a name="311"><span class="lineNum">     311 </span>            :    //</a>
<a name="312"><span class="lineNum">     312 </span>            :    //</a>
<a name="313"><span class="lineNum">     313 </span>            : `ifdef DUMP_BTB_ON</a>
<a name="314"><span class="lineNum">     314 </span>            :    logic              exu_mp_valid; // conditional branch mispredict</a>
<a name="315"><span class="lineNum">     315 </span>            :    logic exu_mp_way; // conditional branch mispredict</a>
<a name="316"><span class="lineNum">     316 </span>            :    logic exu_mp_ataken; // direction is actual taken</a>
<a name="317"><span class="lineNum">     317 </span>            :    logic exu_mp_boffset; // branch offsett</a>
<a name="318"><span class="lineNum">     318 </span>            :    logic exu_mp_pc4; // branch is a 4B inst</a>
<a name="319"><span class="lineNum">     319 </span>            :    logic exu_mp_call; // branch is a call inst</a>
<a name="320"><span class="lineNum">     320 </span>            :    logic exu_mp_ret; // branch is a ret inst</a>
<a name="321"><span class="lineNum">     321 </span>            :    logic exu_mp_ja; // branch is a jump always</a>
<a name="322"><span class="lineNum">     322 </span>            :    logic [1:0] exu_mp_hist; // new history</a>
<a name="323"><span class="lineNum">     323 </span>            :    logic [11:0] exu_mp_tgt; // target offset</a>
<a name="324"><span class="lineNum">     324 </span>            :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_mp_addr; // BTB/BHT address</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :    assign exu_mp_valid = exu_mp_pkt.misp; // conditional branch mispredict</a>
<a name="327"><span class="lineNum">     327 </span>            :    assign exu_mp_ataken = exu_mp_pkt.ataken;  // direction is actual taken</a>
<a name="328"><span class="lineNum">     328 </span>            :    assign exu_mp_boffset = exu_mp_pkt.boffset;  // branch offset</a>
<a name="329"><span class="lineNum">     329 </span>            :    assign exu_mp_pc4 = exu_mp_pkt.pc4;  // branch is a 4B inst</a>
<a name="330"><span class="lineNum">     330 </span>            :    assign exu_mp_call = exu_mp_pkt.pcall;  // branch is a call inst</a>
<a name="331"><span class="lineNum">     331 </span>            :    assign exu_mp_ret = exu_mp_pkt.pret;  // branch is a ret inst</a>
<a name="332"><span class="lineNum">     332 </span>            :    assign exu_mp_ja = exu_mp_pkt.pja;  // branch is a jump always</a>
<a name="333"><span class="lineNum">     333 </span>            :    assign exu_mp_way = exu_mp_pkt.way;  // branch is a jump always</a>
<a name="334"><span class="lineNum">     334 </span>            :    assign exu_mp_hist[1:0] = exu_mp_pkt.hist[1:0];  // new history</a>
<a name="335"><span class="lineNum">     335 </span>            :    assign exu_mp_tgt[11:0]  = exu_mp_pkt.toffset[11:0] ;  // target offset</a>
<a name="336"><span class="lineNum">     336 </span>            :    assign exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  = exu_mp_index[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ;  // BTB/BHT address</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] btb_rd_addr_f;</a>
<a name="339"><span class="lineNum">     339 </span>            :  `define DEC `CPU_TOP.dec</a>
<a name="340"><span class="lineNum">     340 </span>            :  `define EXU `CPU_TOP.exu</a>
<a name="341"><span class="lineNum">     341 </span>            :    el2_btb_addr_hash f2hash(.pc(ifc_fetch_addr_f[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO]), .hash(btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]));</a>
<a name="342"><span class="lineNum">     342 </span>            :    logic [31:0] mppc_ns, mppc;</a>
<a name="343"><span class="lineNum">     343 </span>            :    logic        exu_flush_final_d1;</a>
<a name="344"><span class="lineNum">     344 </span>            :    assign mppc_ns[31:1] = `EXU.i0_flush_upper_x ? `EXU.exu_i0_pc_x : `EXU.dec_i0_pc_d;</a>
<a name="345"><span class="lineNum">     345 </span>            :    assign mppc_ns[0] = 1'b0;</a>
<a name="346"><span class="lineNum">     346 </span>            :    rvdff #(33)  junk_ff (.*, .clk(active_clk), .din({mppc_ns[31:0], exu_flush_final}), .dout({mppc[31:0], exu_flush_final_d1}));</a>
<a name="347"><span class="lineNum">     347 </span>            :    logic  tmp_bnk;</a>
<a name="348"><span class="lineNum">     348 </span>            :    assign tmp_bnk = bpred.bp.btb_sel_f[1];</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :    always @(negedge clk) begin</a>
<a name="351"><span class="lineNum">     351 </span>            :       if(`DEC.tlu.mcyclel[31:0] == 32'h0000_0010) begin</a>
<a name="352"><span class="lineNum">     352 </span>            :          $display(&quot;BTB_CONFIG: %d&quot;,pt.BTB_SIZE);</a>
<a name="353"><span class="lineNum">     353 </span>            :          `ifndef BP_NOGSHARE</a>
<a name="354"><span class="lineNum">     354 </span>            :          $display(&quot;BHT_CONFIG: %d gshare: 1&quot;,pt.BHT_SIZE);</a>
<a name="355"><span class="lineNum">     355 </span>            :          `else</a>
<a name="356"><span class="lineNum">     356 </span>            :          $display(&quot;BHT_CONFIG: %d gshare: 0&quot;,pt.BHT_SIZE);</a>
<a name="357"><span class="lineNum">     357 </span>            :          `endif</a>
<a name="358"><span class="lineNum">     358 </span>            :          $display(&quot;RS_CONFIG: %d&quot;, pt.RET_STACK_SIZE);</a>
<a name="359"><span class="lineNum">     359 </span>            :       end</a>
<a name="360"><span class="lineNum">     360 </span>            :        if(exu_flush_final_d1 &amp; ~(dec_tlu_br0_r_pkt.br_error | dec_tlu_br0_r_pkt.br_start_error) &amp; (exu_mp_pkt.misp | exu_mp_pkt.ataken))</a>
<a name="361"><span class="lineNum">     361 </span>            :          $display(&quot;%7d BTB_MP  : index: %0h bank: %0h call: %b ret: %b ataken: %b hist: %h valid: %b tag: %h targ: %h eghr: %b pred: %b ghr_index: %h brpc: %h way: %h&quot;, `DEC.tlu.mcyclel[31:0]+32'ha, exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO], 1'b0, exu_mp_call, exu_mp_ret, exu_mp_ataken, exu_mp_hist[1:0], exu_mp_valid, exu_mp_btag[pt.BTB_BTAG_SIZE-1:0], {exu_flush_path_final[31:1], 1'b0}, exu_mp_eghr[pt.BHT_GHR_SIZE-1:0], exu_mp_valid, bpred.bp.bht_wr_addr0, mppc[31:0], exu_mp_pkt.way);</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :      for(int i = 0; i &lt; 8; i++) begin</a>
<a name="364"><span class="lineNum">     364 </span>            :       if(ifu_bp_valid_f[i] &amp; ifc_fetch_req_f)</a>
<a name="365"><span class="lineNum">     365 </span>            :         $display(&quot;%7d BTB_HIT : index: %0h bank: %0h call: %b ret: %b taken: %b strength: %b tag: %h targ: %0h ghr: %4b ghr_index: %h way: %h&quot;, `DEC.tlu.mcyclel[31:0]+32'ha,btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO],bpred.bp.btb_sel_f[1], bpred.bp.btb_rd_call_f, bpred.bp.btb_rd_ret_f, ifu_bp_hist1_f[tmp_bnk], ifu_bp_hist0_f[tmp_bnk], bpred.bp.fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0], {ifu_bp_btb_target_f[31:1], 1'b0}, bpred.bp.fghr[pt.BHT_GHR_SIZE-1:0], bpred.bp.bht_rd_addr_f, ifu_bp_way_f[tmp_bnk]);</a>
<a name="366"><span class="lineNum">     366 </span>            :      end</a>
<a name="367"><span class="lineNum">     367 </span>            :       if(dec_tlu_br0_r_pkt.valid &amp; ~(dec_tlu_br0_r_pkt.br_error | dec_tlu_br0_r_pkt.br_start_error))</a>
<a name="368"><span class="lineNum">     368 </span>            :         $display(&quot;%7d BTB_UPD0: ghr_index: %0h bank: %0h hist: %h  way: %h&quot;, `DEC.tlu.mcyclel[31:0]+32'ha,bpred.bp.br0_hashed_wb[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO],{dec_tlu_br0_r_pkt.middle}, dec_tlu_br0_r_pkt.hist, dec_tlu_br0_r_pkt.way);</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :       if(dec_tlu_br0_r_pkt.br_error | dec_tlu_br0_r_pkt.br_start_error)</a>
<a name="371"><span class="lineNum">     371 </span>            :         $display(&quot;%7d BTB_ERR0: index: %0h bank: %0h start: %b rfpc: %h way: %h&quot;, `DEC.tlu.mcyclel[31:0]+32'ha,exu_i0_br_index_r[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO],1'b0, dec_tlu_br0_r_pkt.br_start_error, {exu_flush_path_final[31:1], 1'b0}, dec_tlu_br0_r_pkt.way);</a>
<a name="372"><span class="lineNum">     372 </span>            :    end // always @ (negedge clk)</a>
<a name="373"><span class="lineNum">     373 </span>            :       function [1:0] encode4_2;</a>
<a name="374"><span class="lineNum">     374 </span>            :       input [3:0] in;</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            :       encode4_2[1] = in[3] | in[2];</a>
<a name="377"><span class="lineNum">     377 </span>            :       encode4_2[0] = in[3] | in[1];</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            :    endfunction</a>
<a name="380"><span class="lineNum">     380 </span>            : `endif</a>
<a name="381"><span class="lineNum">     381 </span>            : endmodule // el2_ifu</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
