.ALIASES
V_Vin1          Vin1(+=SIN1 -=0 ) CN @IMPLY_GATE.SCHEMATIC1(sch_1):INS23626@SOURCE.VPWL_FILE.Normal(chips)
X_S2    S2(1=SIN1 2=0 3=SIN1 4=VIN1 ) CN @IMPLY_GATE.SCHEMATIC1(sch_1):INS27821@BREAKOUT.Sbreak.Normal(chips)
R_R1            R1(1=VIN1 2=0 ) CN @IMPLY_GATE.SCHEMATIC1(sch_1):INS35632@ANALOG.R.Normal(chips)
_    _(Sin1=SIN1)
_    _(Vin1=VIN1)
.ENDALIASES
