<profile>

<section name = "Vivado HLS Report for 'aes'" level="0">
<item name = "Date">Thu Sep 10 23:17:44 2015
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">aes_runner</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">18, 6174015506, 19, 6174015507, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_aestest_fu_337">aestest, 19, 19, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 6174015488, 23, -, -, 0 ~ 268435456, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 974</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">100, -, 3161, 9242</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 957</column>
<column name="Register">-, -, 1825, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">35, 0, 4, 21</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_aestest_fu_337">aestest, 100, 0, 3161, 9242</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_395_p2">+, 0, 0, 128, 128, 1</column>
<column name="iterations_1_fu_1007_p2">+, 0, 0, 29, 29, 1</column>
<column name="numIterations_fu_915_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_V_2_v_fu_1029_p3">Select, 0, 0, 128, 1, 128</column>
<column name="ap_sig_bdd_625">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_1002_p2">icmp, 0, 0, 36, 29, 29</column>
<column name="tmp_10_fu_769_p2">icmp, 0, 0, 40, 32, 1</column>
<column name="tmp_11_fu_1023_p2">icmp, 0, 0, 159, 128, 1</column>
<column name="tmp_12_fu_775_p2">icmp, 0, 0, 40, 32, 2</column>
<column name="tmp_2_fu_455_p2">icmp, 0, 0, 4, 4, 1</column>
<column name="ap_sig_bdd_2280">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_476">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_554">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_583">or, 0, 0, 1, 1, 1</column>
<column name="r_V_1_fu_1013_p2">xor, 0, 0, 188, 128, 128</column>
<column name="r_V_fu_1036_p2">xor, 0, 0, 188, 128, 128</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="destinationAddress_in_sig">32, 2, 32, 64</column>
<column name="grp_aestest_fu_337_inptext_V_read">128, 4, 128, 512</column>
<column name="iterations_reg_325">29, 2, 29, 58</column>
<column name="iv_V_in_sig">128, 2, 128, 256</column>
<column name="key_in_V_in_sig">128, 2, 128, 256</column>
<column name="m_mm2s_ctl_AWADDR">32, 4, 32, 128</column>
<column name="m_mm2s_ctl_WDATA">32, 7, 32, 224</column>
<column name="m_s2mm_ctl_ARADDR">32, 3, 32, 96</column>
<column name="m_s2mm_ctl_AWADDR">32, 4, 32, 128</column>
<column name="m_s2mm_ctl_WDATA">32, 7, 32, 224</column>
<column name="mode_in_sig">32, 2, 32, 64</column>
<column name="numBytes_in_sig">32, 2, 32, 64</column>
<column name="rhs_V_fu_226">128, 2, 128, 256</column>
<column name="sourceAddress_in_sig">32, 2, 32, 64</column>
<column name="t_V_fu_230">128, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_reg_ioackin_m_mm2s_ctl_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_mm2s_ctl_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_mm2s_ctl_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_s2mm_ctl_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_s2mm_ctl_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_s2mm_ctl_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_s_out_V_V_TREADY">1, 0, 1, 0</column>
<column name="destinationAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="destinationAddress_assign_fu_238">32, 0, 32, 0</column>
<column name="destinationAddress_preg">32, 0, 32, 0</column>
<column name="grp_aestest_fu_337_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="iterations_1_reg_1345">29, 0, 29, 0</column>
<column name="iterations_reg_325">29, 0, 29, 0</column>
<column name="iv_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="iv_V_preg">128, 0, 128, 0</column>
<column name="iv_local_V_s_reg_1337">128, 0, 128, 0</column>
<column name="key_in_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="key_in_V_preg">128, 0, 128, 0</column>
<column name="key_local_V_0_s_reg_1332">128, 0, 128, 0</column>
<column name="m_s2mm_ctl_addr_reg_1068">0, 0, 32, 32</column>
<column name="mode_ap_vld_preg">1, 0, 1, 0</column>
<column name="mode_preg">32, 0, 32, 0</column>
<column name="numBytes_ap_vld_preg">1, 0, 1, 0</column>
<column name="numBytes_preg">32, 0, 32, 0</column>
<column name="numIterations_reg_1302">29, 0, 29, 0</column>
<column name="p_Result_10_reg_1184">8, 0, 8, 0</column>
<column name="p_Result_11_reg_1194">8, 0, 8, 0</column>
<column name="p_Result_12_reg_1204">8, 0, 8, 0</column>
<column name="p_Result_13_reg_1214">8, 0, 8, 0</column>
<column name="p_Result_14_reg_1224">8, 0, 8, 0</column>
<column name="p_Result_15_reg_1234">8, 0, 8, 0</column>
<column name="p_Result_1_reg_1094">8, 0, 8, 0</column>
<column name="p_Result_2_reg_1104">8, 0, 8, 0</column>
<column name="p_Result_3_10_reg_1199">8, 0, 8, 0</column>
<column name="p_Result_3_11_reg_1209">8, 0, 8, 0</column>
<column name="p_Result_3_12_reg_1219">8, 0, 8, 0</column>
<column name="p_Result_3_13_reg_1229">8, 0, 8, 0</column>
<column name="p_Result_3_14_reg_1239">8, 0, 8, 0</column>
<column name="p_Result_3_1_reg_1099">8, 0, 8, 0</column>
<column name="p_Result_3_2_reg_1109">8, 0, 8, 0</column>
<column name="p_Result_3_3_reg_1119">8, 0, 8, 0</column>
<column name="p_Result_3_4_reg_1129">8, 0, 8, 0</column>
<column name="p_Result_3_5_reg_1139">8, 0, 8, 0</column>
<column name="p_Result_3_6_reg_1149">8, 0, 8, 0</column>
<column name="p_Result_3_7_reg_1159">8, 0, 8, 0</column>
<column name="p_Result_3_8_reg_1169">8, 0, 8, 0</column>
<column name="p_Result_3_9_reg_1179">8, 0, 8, 0</column>
<column name="p_Result_3_s_reg_1189">8, 0, 8, 0</column>
<column name="p_Result_4_reg_1124">8, 0, 8, 0</column>
<column name="p_Result_5_reg_1134">8, 0, 8, 0</column>
<column name="p_Result_6_reg_1144">8, 0, 8, 0</column>
<column name="p_Result_7_reg_1154">8, 0, 8, 0</column>
<column name="p_Result_8_reg_1164">8, 0, 8, 0</column>
<column name="p_Result_9_reg_1174">8, 0, 8, 0</column>
<column name="p_Result_s_reg_1114">8, 0, 8, 0</column>
<column name="reg_410">128, 0, 128, 0</column>
<column name="rhs_V_fu_226">128, 0, 128, 0</column>
<column name="sourceAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="sourceAddress_assign_fu_234">32, 0, 32, 0</column>
<column name="sourceAddress_preg">32, 0, 32, 0</column>
<column name="t_V_fu_230">128, 0, 128, 0</column>
<column name="tmp_10_reg_1244">1, 0, 1, 0</column>
<column name="tmp_12_reg_1248">1, 0, 1, 0</column>
<column name="tmp_2_reg_1079">1, 0, 1, 0</column>
<column name="tmp_326_reg_1257">2, 0, 2, 0</column>
<column name="tmp_327_reg_1267">2, 0, 2, 0</column>
<column name="tmp_328_reg_1287">12, 0, 12, 0</column>
<column name="tmp_329_reg_1312">28, 0, 28, 0</column>
<column name="tmp_330_reg_1297">12, 0, 12, 0</column>
<column name="tmp_331_reg_1084">8, 0, 8, 0</column>
<column name="tmp_332_reg_1089">8, 0, 8, 0</column>
<column name="tmp_39_reg_1262">29, 0, 29, 0</column>
<column name="tmp_40_reg_1272">31, 0, 31, 0</column>
<column name="tmp_41_reg_1282">19, 0, 19, 0</column>
<column name="tmp_42_reg_1277">31, 0, 31, 0</column>
<column name="tmp_43_reg_1292">19, 0, 19, 0</column>
<column name="tmp_V_2_reg_1350">128, 0, 128, 0</column>
<column name="tmp_reg_1074">28, 0, 28, 0</column>
<column name="tmp_s_reg_1252">29, 0, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, aes, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, aes, return value</column>
<column name="m_axi_m_mm2s_ctl_AWVALID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWREADY">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWADDR">out, 32, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWLEN">out, 8, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWSIZE">out, 3, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWBURST">out, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWLOCK">out, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWCACHE">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWPROT">out, 3, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWQOS">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWREGION">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_AWUSER">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WVALID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WREADY">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WDATA">out, 32, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WSTRB">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WLAST">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_WUSER">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARVALID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARREADY">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARADDR">out, 32, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARID">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARLEN">out, 8, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARSIZE">out, 3, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARBURST">out, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARLOCK">out, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARCACHE">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARPROT">out, 3, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARQOS">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARREGION">out, 4, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_ARUSER">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RVALID">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RREADY">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RDATA">in, 32, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RLAST">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RID">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RUSER">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_RRESP">in, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_BVALID">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_BREADY">out, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_BRESP">in, 2, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_BID">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_mm2s_ctl_BUSER">in, 1, m_axi, m_mm2s_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWVALID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWREADY">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWADDR">out, 32, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWLEN">out, 8, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWSIZE">out, 3, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWBURST">out, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWLOCK">out, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWCACHE">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWPROT">out, 3, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWQOS">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWREGION">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_AWUSER">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WVALID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WREADY">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WDATA">out, 32, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WSTRB">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WLAST">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_WUSER">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARVALID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARREADY">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARADDR">out, 32, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARID">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARLEN">out, 8, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARSIZE">out, 3, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARBURST">out, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARLOCK">out, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARCACHE">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARPROT">out, 3, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARQOS">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARREGION">out, 4, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_ARUSER">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RVALID">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RREADY">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RDATA">in, 32, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RLAST">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RID">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RUSER">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_RRESP">in, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_BVALID">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_BREADY">out, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_BRESP">in, 2, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_BID">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="m_axi_m_s2mm_ctl_BUSER">in, 1, m_axi, m_s2mm_ctl, pointer</column>
<column name="s_in_V_V_TDATA">in, 128, axis, s_in_V_V, pointer</column>
<column name="s_in_V_V_TVALID">in, 1, axis, s_in_V_V, pointer</column>
<column name="s_in_V_V_TREADY">out, 1, axis, s_in_V_V, pointer</column>
<column name="s_out_V_V_TDATA">out, 128, axis, s_out_V_V, pointer</column>
<column name="s_out_V_V_TVALID">out, 1, axis, s_out_V_V, pointer</column>
<column name="s_out_V_V_TREADY">in, 1, axis, s_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
