$date
	Tue Oct 09 09:54:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_mitll_xort $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var reg 1 % errorsignal_a $end
$var reg 1 & errorsignal_b $end
$var reg 1 ' errorsignal_clk $end
$var reg 1 ! out $end
$var integer 32 ( cell_state [31:0] $end
$var real 1 ) ct_state0_a_clk $end
$var real 1 * ct_state0_b_clk $end
$var real 1 + ct_state1_a_b $end
$var real 1 , ct_state1_a_clk $end
$var real 1 - ct_state1_b_b $end
$var real 1 . ct_state1_clk_b $end
$var real 1 / ct_state2_a_a $end
$var real 1 0 ct_state2_b_a $end
$var real 1 1 ct_state2_b_clk $end
$var real 1 2 ct_state2_clk_a $end
$var real 1 3 delay_state1_clk_out $end
$var real 1 4 delay_state2_clk_out $end
$var integer 32 5 outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
r5.7 4
r5.7 3
r4.9 2
r11.6 1
r8.300000000000001 0
r3 /
r4.9 .
r3 -
r11.6 ,
r8.300000000000001 +
r2.7 *
r2.7 )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#200
1'
b1 (
1"
#227
0'
#300
1'
1&
0"
#383
0&
#416
0'
#500
1&
b0 (
1$
#549
0&
#557
1!
#600
1'
b10 (
1#
#627
0'
#700
1'
1%
0#
#783
0%
#800
1%
b0 (
1"
#816
0'
#830
0%
#900
0$
#1500
