{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708013969509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708013969509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 11:19:29 2024 " "Processing started: Thu Feb 15 11:19:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708013969509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708013969509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708013969509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708013970107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708013970107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976949 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerMDR " "Found entity 2: registerMDR" {  } { { "register.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_32_tb.v(51) " "Verilog HDL information at and_32_tb.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708013976957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_tb " "Found entity 1: and_32_tb" {  } { { "and_32_tb.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "alu_32.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708013976971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 0 0 " "Found 0 design units, including 0 entities, in source file encoder_32_to_5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708013976975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"HIin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"LOin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"Zhighin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowin Datapath.v(49) " "Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for \"Zlowin\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_sign_extended Datapath.v(63) " "Verilog HDL Implicit Net warning at Datapath.v(63): created implicit net for \"C_sign_extended\"" {  } { { "Datapath.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result subtracter.v(12) " "Verilog HDL Implicit Net warning at subtracter.v(12): created implicit net for \"Result\"" {  } { { "subtracter.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "select_sig mux_32_to_1.v(34) " "Verilog HDL error at mux_32_to_1.v(34): object \"select_sig\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(35) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(35): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(35) " "Verilog HDL error at mux_32_to_1.v(35): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(36) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(36): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(36) " "Verilog HDL error at mux_32_to_1.v(36): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 36 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(37) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(37): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(37) " "Verilog HDL error at mux_32_to_1.v(37): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 37 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(38) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(38): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(38) " "Verilog HDL error at mux_32_to_1.v(38): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 38 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(39) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(39): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(39) " "Verilog HDL error at mux_32_to_1.v(39): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(40) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(40): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(40) " "Verilog HDL error at mux_32_to_1.v(40): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976976 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(41) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(41): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 41 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(41) " "Verilog HDL error at mux_32_to_1.v(41): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 41 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(42) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(42): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(42) " "Verilog HDL error at mux_32_to_1.v(42): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 42 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(43) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(43): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(43) " "Verilog HDL error at mux_32_to_1.v(43): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(44) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(44): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(44) " "Verilog HDL error at mux_32_to_1.v(44): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(45) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(45): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(45) " "Verilog HDL error at mux_32_to_1.v(45): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(46) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(46): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 46 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(46) " "Verilog HDL error at mux_32_to_1.v(46): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(47) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(47): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(47) " "Verilog HDL error at mux_32_to_1.v(47): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(48) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(48): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(48) " "Verilog HDL error at mux_32_to_1.v(48): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 48 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(49) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(49): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(49) " "Verilog HDL error at mux_32_to_1.v(49): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 49 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(50) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(50): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(50) " "Verilog HDL error at mux_32_to_1.v(50): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 50 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(51) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(51): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(51) " "Verilog HDL error at mux_32_to_1.v(51): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 51 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "encoder_out mux_32_to_1.v(52) " "Verilog HDL Procedural Assignment error at mux_32_to_1.v(52): object \"encoder_out\" on left-hand side of assignment must have a variable data type" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "encoder_out mux_32_to_1.v(52) " "Verilog HDL error at mux_32_to_1.v(52): value cannot be assigned to input \"encoder_out\"" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v" 52 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1708013976977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg " "Generated suppressed messages file C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708013976997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 37 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 37 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708013977001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 11:19:37 2024 " "Processing ended: Thu Feb 15 11:19:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708013977001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708013977001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708013977001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708013977001 ""}
