
Bai8_ESP_Wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a668  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000071dc  0800a7f8  0800a7f8  0001a7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080119d4  080119d4  0003012c  2**0
                  CONTENTS
  4 .ARM          00000008  080119d4  080119d4  000219d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080119dc  080119dc  0003012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080119dc  080119dc  000219dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080119e0  080119e0  000219e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  080119e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003012c  2**0
                  CONTENTS
 10 .bss          000006ac  2000012c  2000012c  0003012c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007d8  200007d8  0003012c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003012c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023791  00000000  00000000  0003015c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000498b  00000000  00000000  000538ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001850  00000000  00000000  00058278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001670  00000000  00000000  00059ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000071ff  00000000  00000000  0005b138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021145  00000000  00000000  00062337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e161e  00000000  00000000  0008347c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00164a9a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006eac  00000000  00000000  00164af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000012c 	.word	0x2000012c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a7e0 	.word	0x0800a7e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000130 	.word	0x20000130
 80001cc:	0800a7e0 	.word	0x0800a7e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800057e:	463b      	mov	r3, r7
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058a:	4b3d      	ldr	r3, [pc, #244]	; (8000680 <MX_ADC1_Init+0x108>)
 800058c:	4a3d      	ldr	r2, [pc, #244]	; (8000684 <MX_ADC1_Init+0x10c>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000590:	4b3b      	ldr	r3, [pc, #236]	; (8000680 <MX_ADC1_Init+0x108>)
 8000592:	2200      	movs	r2, #0
 8000594:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000596:	4b3a      	ldr	r3, [pc, #232]	; (8000680 <MX_ADC1_Init+0x108>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800059c:	4b38      	ldr	r3, [pc, #224]	; (8000680 <MX_ADC1_Init+0x108>)
 800059e:	2201      	movs	r2, #1
 80005a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005a2:	4b37      	ldr	r3, [pc, #220]	; (8000680 <MX_ADC1_Init+0x108>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a8:	4b35      	ldr	r3, [pc, #212]	; (8000680 <MX_ADC1_Init+0x108>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b0:	4b33      	ldr	r3, [pc, #204]	; (8000680 <MX_ADC1_Init+0x108>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b6:	4b32      	ldr	r3, [pc, #200]	; (8000680 <MX_ADC1_Init+0x108>)
 80005b8:	4a33      	ldr	r2, [pc, #204]	; (8000688 <MX_ADC1_Init+0x110>)
 80005ba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005bc:	4b30      	ldr	r3, [pc, #192]	; (8000680 <MX_ADC1_Init+0x108>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 80005c2:	4b2f      	ldr	r3, [pc, #188]	; (8000680 <MX_ADC1_Init+0x108>)
 80005c4:	2205      	movs	r2, #5
 80005c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c8:	4b2d      	ldr	r3, [pc, #180]	; (8000680 <MX_ADC1_Init+0x108>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d0:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <MX_ADC1_Init+0x108>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d6:	482a      	ldr	r0, [pc, #168]	; (8000680 <MX_ADC1_Init+0x108>)
 80005d8:	f004 f80a 	bl	80045f0 <HAL_ADC_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005e2:	f001 fc8d 	bl	8001f00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80005e6:	2308      	movs	r3, #8
 80005e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	463b      	mov	r3, r7
 80005f4:	4619      	mov	r1, r3
 80005f6:	4822      	ldr	r0, [pc, #136]	; (8000680 <MX_ADC1_Init+0x108>)
 80005f8:	f004 f96c 	bl	80048d4 <HAL_ADC_ConfigChannel>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000602:	f001 fc7d 	bl	8001f00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000606:	2309      	movs	r3, #9
 8000608:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800060a:	2302      	movs	r3, #2
 800060c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060e:	463b      	mov	r3, r7
 8000610:	4619      	mov	r1, r3
 8000612:	481b      	ldr	r0, [pc, #108]	; (8000680 <MX_ADC1_Init+0x108>)
 8000614:	f004 f95e 	bl	80048d4 <HAL_ADC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800061e:	f001 fc6f 	bl	8001f00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000622:	230a      	movs	r3, #10
 8000624:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000626:	2303      	movs	r3, #3
 8000628:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062a:	463b      	mov	r3, r7
 800062c:	4619      	mov	r1, r3
 800062e:	4814      	ldr	r0, [pc, #80]	; (8000680 <MX_ADC1_Init+0x108>)
 8000630:	f004 f950 	bl	80048d4 <HAL_ADC_ConfigChannel>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800063a:	f001 fc61 	bl	8001f00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800063e:	230b      	movs	r3, #11
 8000640:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000642:	2304      	movs	r3, #4
 8000644:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000646:	463b      	mov	r3, r7
 8000648:	4619      	mov	r1, r3
 800064a:	480d      	ldr	r0, [pc, #52]	; (8000680 <MX_ADC1_Init+0x108>)
 800064c:	f004 f942 	bl	80048d4 <HAL_ADC_ConfigChannel>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000656:	f001 fc53 	bl	8001f00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800065a:	230c      	movs	r3, #12
 800065c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800065e:	2305      	movs	r3, #5
 8000660:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000662:	463b      	mov	r3, r7
 8000664:	4619      	mov	r1, r3
 8000666:	4806      	ldr	r0, [pc, #24]	; (8000680 <MX_ADC1_Init+0x108>)
 8000668:	f004 f934 	bl	80048d4 <HAL_ADC_ConfigChannel>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000672:	f001 fc45 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000676:	bf00      	nop
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000180 	.word	0x20000180
 8000684:	40012000 	.word	0x40012000
 8000688:	0f000001 	.word	0x0f000001

0800068c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	; 0x28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a3c      	ldr	r2, [pc, #240]	; (800079c <HAL_ADC_MspInit+0x110>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d171      	bne.n	8000792 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
 80006b2:	4b3b      	ldr	r3, [pc, #236]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b6:	4a3a      	ldr	r2, [pc, #232]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006bc:	6453      	str	r3, [r2, #68]	; 0x44
 80006be:	4b38      	ldr	r3, [pc, #224]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	4b34      	ldr	r3, [pc, #208]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a33      	ldr	r2, [pc, #204]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b31      	ldr	r3, [pc, #196]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	4b2d      	ldr	r3, [pc, #180]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a2c      	ldr	r2, [pc, #176]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006f0:	f043 0302 	orr.w	r3, r3, #2
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b2a      	ldr	r3, [pc, #168]	; (80007a0 <HAL_ADC_MspInit+0x114>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0302 	and.w	r3, r3, #2
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000702:	2307      	movs	r3, #7
 8000704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000706:	2303      	movs	r3, #3
 8000708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	4823      	ldr	r0, [pc, #140]	; (80007a4 <HAL_ADC_MspInit+0x118>)
 8000716:	f005 f891 	bl	800583c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800071a:	2303      	movs	r3, #3
 800071c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800071e:	2303      	movs	r3, #3
 8000720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	4619      	mov	r1, r3
 800072c:	481e      	ldr	r0, [pc, #120]	; (80007a8 <HAL_ADC_MspInit+0x11c>)
 800072e:	f005 f885 	bl	800583c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000732:	4b1e      	ldr	r3, [pc, #120]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000734:	4a1e      	ldr	r2, [pc, #120]	; (80007b0 <HAL_ADC_MspInit+0x124>)
 8000736:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000738:	4b1c      	ldr	r3, [pc, #112]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800073a:	2200      	movs	r2, #0
 800073c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000744:	4b19      	ldr	r3, [pc, #100]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800074a:	4b18      	ldr	r3, [pc, #96]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800074c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000750:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000752:	4b16      	ldr	r3, [pc, #88]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000758:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800075c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000760:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000762:	4b12      	ldr	r3, [pc, #72]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000764:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000768:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000776:	480d      	ldr	r0, [pc, #52]	; (80007ac <HAL_ADC_MspInit+0x120>)
 8000778:	f004 fc5e 	bl	8005038 <HAL_DMA_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000782:	f001 fbbd 	bl	8001f00 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800078a:	639a      	str	r2, [r3, #56]	; 0x38
 800078c:	4a07      	ldr	r2, [pc, #28]	; (80007ac <HAL_ADC_MspInit+0x120>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000792:	bf00      	nop
 8000794:	3728      	adds	r7, #40	; 0x28
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40012000 	.word	0x40012000
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40020800 	.word	0x40020800
 80007a8:	40020400 	.word	0x40020400
 80007ac:	200001c8 	.word	0x200001c8
 80007b0:	40026410 	.word	0x40026410

080007b4 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	2108      	movs	r1, #8
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <button_init+0x14>)
 80007be:	f005 f9d9 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40020c00 	.word	0x40020c00

080007cc <button_Scan>:

void button_Scan(){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2108      	movs	r1, #8
 80007d6:	482f      	ldr	r0, [pc, #188]	; (8000894 <button_Scan+0xc8>)
 80007d8:	f005 f9cc 	bl	8005b74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80007dc:	2201      	movs	r2, #1
 80007de:	2108      	movs	r1, #8
 80007e0:	482c      	ldr	r0, [pc, #176]	; (8000894 <button_Scan+0xc8>)
 80007e2:	f005 f9c7 	bl	8005b74 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80007e6:	230a      	movs	r3, #10
 80007e8:	2202      	movs	r2, #2
 80007ea:	492b      	ldr	r1, [pc, #172]	; (8000898 <button_Scan+0xcc>)
 80007ec:	482b      	ldr	r0, [pc, #172]	; (800089c <button_Scan+0xd0>)
 80007ee:	f006 f958 	bl	8006aa2 <HAL_SPI_Receive>
	  int button_index = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80007f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007fa:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80007fc:	2300      	movs	r3, #0
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	e03f      	b.n	8000882 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2b00      	cmp	r3, #0
 8000806:	db06      	blt.n	8000816 <button_Scan+0x4a>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b03      	cmp	r3, #3
 800080c:	dc03      	bgt.n	8000816 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	3304      	adds	r3, #4
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	e018      	b.n	8000848 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2b03      	cmp	r3, #3
 800081a:	dd07      	ble.n	800082c <button_Scan+0x60>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b07      	cmp	r3, #7
 8000820:	dc04      	bgt.n	800082c <button_Scan+0x60>
			  button_index = 7 - i;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f1c3 0307 	rsb	r3, r3, #7
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	e00d      	b.n	8000848 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b07      	cmp	r3, #7
 8000830:	dd06      	ble.n	8000840 <button_Scan+0x74>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0b      	cmp	r3, #11
 8000836:	dc03      	bgt.n	8000840 <button_Scan+0x74>
			  button_index = i + 4;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3304      	adds	r3, #4
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	e003      	b.n	8000848 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f1c3 0317 	rsb	r3, r3, #23
 8000846:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <button_Scan+0xcc>)
 800084a:	881a      	ldrh	r2, [r3, #0]
 800084c:	897b      	ldrh	r3, [r7, #10]
 800084e:	4013      	ands	r3, r2
 8000850:	b29b      	uxth	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d005      	beq.n	8000862 <button_Scan+0x96>
 8000856:	4a12      	ldr	r2, [pc, #72]	; (80008a0 <button_Scan+0xd4>)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2100      	movs	r1, #0
 800085c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000860:	e009      	b.n	8000876 <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000862:	4a0f      	ldr	r2, [pc, #60]	; (80008a0 <button_Scan+0xd4>)
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800086a:	3301      	adds	r3, #1
 800086c:	b299      	uxth	r1, r3
 800086e:	4a0c      	ldr	r2, [pc, #48]	; (80008a0 <button_Scan+0xd4>)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 8000876:	897b      	ldrh	r3, [r7, #10]
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3301      	adds	r3, #1
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2b0f      	cmp	r3, #15
 8000886:	ddbc      	ble.n	8000802 <button_Scan+0x36>
	  }
}
 8000888:	bf00      	nop
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40020c00 	.word	0x40020c00
 8000898:	20000148 	.word	0x20000148
 800089c:	2000060c 	.word	0x2000060c
 80008a0:	20000228 	.word	0x20000228

080008a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a0b      	ldr	r2, [pc, #44]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_DMA_Init+0x3c>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2100      	movs	r1, #0
 80008ca:	2038      	movs	r0, #56	; 0x38
 80008cc:	f004 fb7d 	bl	8004fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008d0:	2038      	movs	r0, #56	; 0x38
 80008d2:	f004 fb96 	bl	8005002 <HAL_NVIC_EnableIRQ>

}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08e      	sub	sp, #56	; 0x38
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]
 80008fa:	615a      	str	r2, [r3, #20]
 80008fc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80008fe:	463b      	mov	r3, r7
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
 800090c:	615a      	str	r2, [r3, #20]
 800090e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000910:	4b2f      	ldr	r3, [pc, #188]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000912:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000916:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000918:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <MX_FSMC_Init+0xec>)
 800091a:	4a2e      	ldr	r2, [pc, #184]	; (80009d4 <MX_FSMC_Init+0xf0>)
 800091c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800091e:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000924:	4b2a      	ldr	r3, [pc, #168]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800092a:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <MX_FSMC_Init+0xec>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000930:	4b27      	ldr	r3, [pc, #156]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000932:	2210      	movs	r2, #16
 8000934:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000936:	4b26      	ldr	r3, [pc, #152]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800093c:	4b24      	ldr	r3, [pc, #144]	; (80009d0 <MX_FSMC_Init+0xec>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000942:	4b23      	ldr	r3, [pc, #140]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000948:	4b21      	ldr	r3, [pc, #132]	; (80009d0 <MX_FSMC_Init+0xec>)
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800094e:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000950:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000954:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000956:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000958:	2200      	movs	r2, #0
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800095c:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <MX_FSMC_Init+0xec>)
 800095e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000962:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000964:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000966:	2200      	movs	r2, #0
 8000968:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800096a:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <MX_FSMC_Init+0xec>)
 800096c:	2200      	movs	r2, #0
 800096e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_FSMC_Init+0xec>)
 8000972:	2200      	movs	r2, #0
 8000974:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000976:	230f      	movs	r3, #15
 8000978:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800097a:	230f      	movs	r3, #15
 800097c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800097e:	233c      	movs	r3, #60	; 0x3c
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000986:	2310      	movs	r3, #16
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800098a:	2311      	movs	r3, #17
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000992:	2308      	movs	r3, #8
 8000994:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000996:	230f      	movs	r3, #15
 8000998:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800099a:	2309      	movs	r3, #9
 800099c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80009a2:	2310      	movs	r3, #16
 80009a4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80009a6:	2311      	movs	r3, #17
 80009a8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80009ae:	463a      	mov	r2, r7
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	; (80009d0 <MX_FSMC_Init+0xec>)
 80009b8:	f006 fc56 	bl	8007268 <HAL_SRAM_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80009c2:	f001 fa9d 	bl	8001f00 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80009c6:	bf00      	nop
 80009c8:	3738      	adds	r7, #56	; 0x38
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000248 	.word	0x20000248
 80009d4:	a0000104 	.word	0xa0000104

080009d8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80009ec:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <HAL_FSMC_MspInit+0x88>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d131      	bne.n	8000a58 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <HAL_FSMC_MspInit+0x88>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	603b      	str	r3, [r7, #0]
 80009fe:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a02:	4a18      	ldr	r2, [pc, #96]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6393      	str	r3, [r2, #56]	; 0x38
 8000a0a:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <HAL_FSMC_MspInit+0x8c>)
 8000a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000a16:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000a1a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a24:	2303      	movs	r3, #3
 8000a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a28:	230c      	movs	r3, #12
 8000a2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	4619      	mov	r1, r3
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <HAL_FSMC_MspInit+0x90>)
 8000a32:	f004 ff03 	bl	800583c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000a36:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000a3a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	2303      	movs	r3, #3
 8000a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a48:	230c      	movs	r3, #12
 8000a4a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4806      	ldr	r0, [pc, #24]	; (8000a6c <HAL_FSMC_MspInit+0x94>)
 8000a52:	f004 fef3 	bl	800583c <HAL_GPIO_Init>
 8000a56:	e000      	b.n	8000a5a <HAL_FSMC_MspInit+0x82>
    return;
 8000a58:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000014c 	.word	0x2000014c
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40020c00 	.word	0x40020c00

08000a70 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a78:	f7ff ffae 	bl	80009d8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	; 0x38
 8000a88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	623b      	str	r3, [r7, #32]
 8000a9e:	4b8f      	ldr	r3, [pc, #572]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a8e      	ldr	r2, [pc, #568]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000aa4:	f043 0310 	orr.w	r3, r3, #16
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b8c      	ldr	r3, [pc, #560]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0310 	and.w	r3, r3, #16
 8000ab2:	623b      	str	r3, [r7, #32]
 8000ab4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
 8000aba:	4b88      	ldr	r3, [pc, #544]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a87      	ldr	r2, [pc, #540]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b85      	ldr	r3, [pc, #532]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	61fb      	str	r3, [r7, #28]
 8000ad0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
 8000ad6:	4b81      	ldr	r3, [pc, #516]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a80      	ldr	r2, [pc, #512]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000adc:	f043 0320 	orr.w	r3, r3, #32
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b7e      	ldr	r3, [pc, #504]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0320 	and.w	r3, r3, #32
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	4b7a      	ldr	r3, [pc, #488]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a79      	ldr	r2, [pc, #484]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b77      	ldr	r3, [pc, #476]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	613b      	str	r3, [r7, #16]
 8000b0e:	4b73      	ldr	r3, [pc, #460]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a72      	ldr	r2, [pc, #456]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b70      	ldr	r3, [pc, #448]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	4b6c      	ldr	r3, [pc, #432]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	4a6b      	ldr	r2, [pc, #428]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b30:	f043 0302 	orr.w	r3, r3, #2
 8000b34:	6313      	str	r3, [r2, #48]	; 0x30
 8000b36:	4b69      	ldr	r3, [pc, #420]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	4b65      	ldr	r3, [pc, #404]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a64      	ldr	r2, [pc, #400]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b4c:	f043 0308 	orr.w	r3, r3, #8
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b62      	ldr	r3, [pc, #392]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0308 	and.w	r3, r3, #8
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	4b5e      	ldr	r3, [pc, #376]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a5d      	ldr	r2, [pc, #372]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b5b      	ldr	r3, [pc, #364]	; (8000cdc <MX_GPIO_Init+0x258>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2170      	movs	r1, #112	; 0x70
 8000b7e:	4858      	ldr	r0, [pc, #352]	; (8000ce0 <MX_GPIO_Init+0x25c>)
 8000b80:	f004 fff8 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 8000b8a:	4856      	ldr	r0, [pc, #344]	; (8000ce4 <MX_GPIO_Init+0x260>)
 8000b8c:	f004 fff2 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b96:	4854      	ldr	r0, [pc, #336]	; (8000ce8 <MX_GPIO_Init+0x264>)
 8000b98:	f004 ffec 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000ba2:	4852      	ldr	r0, [pc, #328]	; (8000cec <MX_GPIO_Init+0x268>)
 8000ba4:	f004 ffe6 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bae:	4850      	ldr	r0, [pc, #320]	; (8000cf0 <MX_GPIO_Init+0x26c>)
 8000bb0:	f004 ffe0 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	484e      	ldr	r0, [pc, #312]	; (8000cf4 <MX_GPIO_Init+0x270>)
 8000bba:	f004 ffdb 	bl	8005b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000bbe:	2370      	movs	r3, #112	; 0x70
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4842      	ldr	r0, [pc, #264]	; (8000ce0 <MX_GPIO_Init+0x25c>)
 8000bd6:	f004 fe31 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8000bda:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	483c      	ldr	r0, [pc, #240]	; (8000ce4 <MX_GPIO_Init+0x260>)
 8000bf4:	f004 fe22 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 8000bf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4836      	ldr	r0, [pc, #216]	; (8000ce8 <MX_GPIO_Init+0x264>)
 8000c0e:	f004 fe15 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8000c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 8000c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c28:	4619      	mov	r1, r3
 8000c2a:	482f      	ldr	r0, [pc, #188]	; (8000ce8 <MX_GPIO_Init+0x264>)
 8000c2c:	f004 fe06 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000c30:	23c0      	movs	r3, #192	; 0xc0
 8000c32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c34:	2300      	movs	r3, #0
 8000c36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	482b      	ldr	r0, [pc, #172]	; (8000cf0 <MX_GPIO_Init+0x26c>)
 8000c44:	f004 fdfa 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000c48:	2330      	movs	r3, #48	; 0x30
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4822      	ldr	r0, [pc, #136]	; (8000ce4 <MX_GPIO_Init+0x260>)
 8000c5c:	f004 fdee 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8000c60:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	2301      	movs	r3, #1
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c76:	4619      	mov	r1, r3
 8000c78:	481c      	ldr	r0, [pc, #112]	; (8000cec <MX_GPIO_Init+0x268>)
 8000c7a:	f004 fddf 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 8000c7e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c84:	2300      	movs	r3, #0
 8000c86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c90:	4619      	mov	r1, r3
 8000c92:	4814      	ldr	r0, [pc, #80]	; (8000ce4 <MX_GPIO_Init+0x260>)
 8000c94:	f004 fdd2 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000caa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cae:	4619      	mov	r1, r3
 8000cb0:	480f      	ldr	r0, [pc, #60]	; (8000cf0 <MX_GPIO_Init+0x26c>)
 8000cb2:	f004 fdc3 	bl	800583c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <MX_GPIO_Init+0x270>)
 8000cce:	f004 fdb5 	bl	800583c <HAL_GPIO_Init>

}
 8000cd2:	bf00      	nop
 8000cd4:	3738      	adds	r7, #56	; 0x38
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40020800 	.word	0x40020800
 8000ce8:	40021400 	.word	0x40021400
 8000cec:	40021800 	.word	0x40021800
 8000cf0:	40020000 	.word	0x40020000
 8000cf4:	40020c00 	.word	0x40020c00

08000cf8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000cfe:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <MX_I2C1_Init+0x54>)
 8000d00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d02:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d04:	4a12      	ldr	r2, [pc, #72]	; (8000d50 <MX_I2C1_Init+0x58>)
 8000d06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d1c:	4b0a      	ldr	r3, [pc, #40]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d28:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d34:	4804      	ldr	r0, [pc, #16]	; (8000d48 <MX_I2C1_Init+0x50>)
 8000d36:	f004 ff37 	bl	8005ba8 <HAL_I2C_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d40:	f001 f8de 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000298 	.word	0x20000298
 8000d4c:	40005400 	.word	0x40005400
 8000d50:	000186a0 	.word	0x000186a0

08000d54 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08a      	sub	sp, #40	; 0x28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a19      	ldr	r2, [pc, #100]	; (8000dd8 <HAL_I2C_MspInit+0x84>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d12b      	bne.n	8000dce <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	4b18      	ldr	r3, [pc, #96]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a17      	ldr	r2, [pc, #92]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0302 	and.w	r3, r3, #2
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d92:	23c0      	movs	r3, #192	; 0xc0
 8000d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d96:	2312      	movs	r3, #18
 8000d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000da2:	2304      	movs	r3, #4
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da6:	f107 0314 	add.w	r3, r7, #20
 8000daa:	4619      	mov	r1, r3
 8000dac:	480c      	ldr	r0, [pc, #48]	; (8000de0 <HAL_I2C_MspInit+0x8c>)
 8000dae:	f004 fd45 	bl	800583c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dba:	4a08      	ldr	r2, [pc, #32]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000dbc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc2:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <HAL_I2C_MspInit+0x88>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dce:	bf00      	nop
 8000dd0:	3728      	adds	r7, #40	; 0x28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020400 	.word	0x40020400

08000de4 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000dee:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <LCD_WR_REG+0x1c>)
 8000df0:	88fb      	ldrh	r3, [r7, #6]
 8000df2:	8013      	strh	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	600ffffe 	.word	0x600ffffe

08000e04 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000e0e:	4a04      	ldr	r2, [pc, #16]	; (8000e20 <LCD_WR_DATA+0x1c>)
 8000e10:	88fb      	ldrh	r3, [r7, #6]
 8000e12:	8053      	strh	r3, [r2, #2]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	600ffffe 	.word	0x600ffffe

08000e24 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <LCD_RD_DATA+0x20>)
 8000e2c:	885b      	ldrh	r3, [r3, #2]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	b29b      	uxth	r3, r3
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	600ffffe 	.word	0x600ffffe

08000e48 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4604      	mov	r4, r0
 8000e50:	4608      	mov	r0, r1
 8000e52:	4611      	mov	r1, r2
 8000e54:	461a      	mov	r2, r3
 8000e56:	4623      	mov	r3, r4
 8000e58:	80fb      	strh	r3, [r7, #6]
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	80bb      	strh	r3, [r7, #4]
 8000e5e:	460b      	mov	r3, r1
 8000e60:	807b      	strh	r3, [r7, #2]
 8000e62:	4613      	mov	r3, r2
 8000e64:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000e66:	202a      	movs	r0, #42	; 0x2a
 8000e68:	f7ff ffbc 	bl	8000de4 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	0a1b      	lsrs	r3, r3, #8
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ffc6 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff ffc0 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000e84:	887b      	ldrh	r3, [r7, #2]
 8000e86:	0a1b      	lsrs	r3, r3, #8
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ffba 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ffb4 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000e9c:	202b      	movs	r0, #43	; 0x2b
 8000e9e:	f7ff ffa1 	bl	8000de4 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000ea2:	88bb      	ldrh	r3, [r7, #4]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ffab 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000eae:	88bb      	ldrh	r3, [r7, #4]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ffa5 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000eba:	883b      	ldrh	r3, [r7, #0]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff9f 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000ec6:	883b      	ldrh	r3, [r7, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff99 	bl	8000e04 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000ed2:	202c      	movs	r0, #44	; 0x2c
 8000ed4:	f7ff ff86 	bl	8000de4 <LCD_WR_REG>
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd90      	pop	{r4, r7, pc}

08000ee0 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <lcd_Clear+0x60>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <lcd_Clear+0x60>)
 8000ef4:	885b      	ldrh	r3, [r3, #2]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	2100      	movs	r1, #0
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff ffa3 	bl	8000e48 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	81fb      	strh	r3, [r7, #14]
 8000f06:	e011      	b.n	8000f2c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000f08:	2300      	movs	r3, #0
 8000f0a:	81bb      	strh	r3, [r7, #12]
 8000f0c:	e006      	b.n	8000f1c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000f0e:	88fb      	ldrh	r3, [r7, #6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ff77 	bl	8000e04 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000f16:	89bb      	ldrh	r3, [r7, #12]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	81bb      	strh	r3, [r7, #12]
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <lcd_Clear+0x60>)
 8000f1e:	885b      	ldrh	r3, [r3, #2]
 8000f20:	89ba      	ldrh	r2, [r7, #12]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d3f3      	bcc.n	8000f0e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	81fb      	strh	r3, [r7, #14]
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <lcd_Clear+0x60>)
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	89fa      	ldrh	r2, [r7, #14]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d3e8      	bcc.n	8000f08 <lcd_Clear+0x28>
		}
	}
}
 8000f36:	bf00      	nop
 8000f38:	bf00      	nop
 8000f3a:	3710      	adds	r7, #16
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	200002ec 	.word	0x200002ec

08000f44 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4604      	mov	r4, r0
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	4611      	mov	r1, r2
 8000f50:	461a      	mov	r2, r3
 8000f52:	4623      	mov	r3, r4
 8000f54:	80fb      	strh	r3, [r7, #6]
 8000f56:	4603      	mov	r3, r0
 8000f58:	80bb      	strh	r3, [r7, #4]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	807b      	strh	r3, [r7, #2]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000f62:	887b      	ldrh	r3, [r7, #2]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	883b      	ldrh	r3, [r7, #0]
 8000f6a:	3b01      	subs	r3, #1
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	88b9      	ldrh	r1, [r7, #4]
 8000f70:	88f8      	ldrh	r0, [r7, #6]
 8000f72:	f7ff ff69 	bl	8000e48 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000f76:	88bb      	ldrh	r3, [r7, #4]
 8000f78:	81fb      	strh	r3, [r7, #14]
 8000f7a:	e010      	b.n	8000f9e <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	81bb      	strh	r3, [r7, #12]
 8000f80:	e006      	b.n	8000f90 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000f82:	8c3b      	ldrh	r3, [r7, #32]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff3d 	bl	8000e04 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000f8a:	89bb      	ldrh	r3, [r7, #12]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	81bb      	strh	r3, [r7, #12]
 8000f90:	89ba      	ldrh	r2, [r7, #12]
 8000f92:	887b      	ldrh	r3, [r7, #2]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3f4      	bcc.n	8000f82 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000f98:	89fb      	ldrh	r3, [r7, #14]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	81fb      	strh	r3, [r7, #14]
 8000f9e:	89fa      	ldrh	r2, [r7, #14]
 8000fa0:	883b      	ldrh	r3, [r7, #0]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d3ea      	bcc.n	8000f7c <lcd_Fill+0x38>
		}
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd90      	pop	{r4, r7, pc}

08000fb0 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	80bb      	strh	r3, [r7, #4]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000fc2:	88bb      	ldrh	r3, [r7, #4]
 8000fc4:	88fa      	ldrh	r2, [r7, #6]
 8000fc6:	88b9      	ldrh	r1, [r7, #4]
 8000fc8:	88f8      	ldrh	r0, [r7, #6]
 8000fca:	f7ff ff3d 	bl	8000e48 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000fce:	887b      	ldrh	r3, [r7, #2]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff17 	bl	8000e04 <LCD_WR_DATA>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8000fde:	b590      	push	{r4, r7, lr}
 8000fe0:	b08d      	sub	sp, #52	; 0x34
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4604      	mov	r4, r0
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	4611      	mov	r1, r2
 8000fea:	461a      	mov	r2, r3
 8000fec:	4623      	mov	r3, r4
 8000fee:	80fb      	strh	r3, [r7, #6]
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	80bb      	strh	r3, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	807b      	strh	r3, [r7, #2]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001000:	2300      	movs	r3, #0
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001004:	887a      	ldrh	r2, [r7, #2]
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800100c:	883a      	ldrh	r2, [r7, #0]
 800100e:	88bb      	ldrh	r3, [r7, #4]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001014:	88fb      	ldrh	r3, [r7, #6]
 8001016:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 800101c:	6a3b      	ldr	r3, [r7, #32]
 800101e:	2b00      	cmp	r3, #0
 8001020:	dd02      	ble.n	8001028 <lcd_DrawLine+0x4a>
 8001022:	2301      	movs	r3, #1
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e00b      	b.n	8001040 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001028:	6a3b      	ldr	r3, [r7, #32]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <lcd_DrawLine+0x56>
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	e005      	b.n	8001040 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001034:	f04f 33ff 	mov.w	r3, #4294967295
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	425b      	negs	r3, r3
 800103e:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	2b00      	cmp	r3, #0
 8001044:	dd02      	ble.n	800104c <lcd_DrawLine+0x6e>
 8001046:	2301      	movs	r3, #1
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	e00b      	b.n	8001064 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d102      	bne.n	8001058 <lcd_DrawLine+0x7a>
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	e005      	b.n	8001064 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	425b      	negs	r3, r3
 8001062:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001064:	6a3a      	ldr	r2, [r7, #32]
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	429a      	cmp	r2, r3
 800106a:	dd02      	ble.n	8001072 <lcd_DrawLine+0x94>
 800106c:	6a3b      	ldr	r3, [r7, #32]
 800106e:	61bb      	str	r3, [r7, #24]
 8001070:	e001      	b.n	8001076 <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001076:	2300      	movs	r3, #0
 8001078:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800107a:	e02b      	b.n	80010d4 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	b29b      	uxth	r3, r3
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	b291      	uxth	r1, r2
 8001084:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff91 	bl	8000fb0 <lcd_DrawPoint>
		xerr+=delta_x;
 800108e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001090:	6a3b      	ldr	r3, [r7, #32]
 8001092:	4413      	add	r3, r2
 8001094:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	4413      	add	r3, r2
 800109c:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 800109e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	dd07      	ble.n	80010b6 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 80010a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	4413      	add	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80010b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	dd07      	ble.n	80010ce <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 80010be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	4413      	add	r3, r2
 80010cc:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 80010ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80010d0:	3301      	adds	r3, #1
 80010d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80010d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	429a      	cmp	r2, r3
 80010da:	dacf      	bge.n	800107c <lcd_DrawLine+0x9e>
		}
	}
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3734      	adds	r7, #52	; 0x34
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}

080010e6 <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 80010e6:	b590      	push	{r4, r7, lr}
 80010e8:	b085      	sub	sp, #20
 80010ea:	af02      	add	r7, sp, #8
 80010ec:	4604      	mov	r4, r0
 80010ee:	4608      	mov	r0, r1
 80010f0:	4611      	mov	r1, r2
 80010f2:	461a      	mov	r2, r3
 80010f4:	4623      	mov	r3, r4
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	4603      	mov	r3, r0
 80010fa:	80bb      	strh	r3, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8001104:	88bc      	ldrh	r4, [r7, #4]
 8001106:	887a      	ldrh	r2, [r7, #2]
 8001108:	88b9      	ldrh	r1, [r7, #4]
 800110a:	88f8      	ldrh	r0, [r7, #6]
 800110c:	8b3b      	ldrh	r3, [r7, #24]
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	4623      	mov	r3, r4
 8001112:	f7ff ff64 	bl	8000fde <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8001116:	883c      	ldrh	r4, [r7, #0]
 8001118:	88fa      	ldrh	r2, [r7, #6]
 800111a:	88b9      	ldrh	r1, [r7, #4]
 800111c:	88f8      	ldrh	r0, [r7, #6]
 800111e:	8b3b      	ldrh	r3, [r7, #24]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	4623      	mov	r3, r4
 8001124:	f7ff ff5b 	bl	8000fde <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8001128:	883c      	ldrh	r4, [r7, #0]
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	8839      	ldrh	r1, [r7, #0]
 800112e:	88f8      	ldrh	r0, [r7, #6]
 8001130:	8b3b      	ldrh	r3, [r7, #24]
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	4623      	mov	r3, r4
 8001136:	f7ff ff52 	bl	8000fde <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 800113a:	883c      	ldrh	r4, [r7, #0]
 800113c:	887a      	ldrh	r2, [r7, #2]
 800113e:	88b9      	ldrh	r1, [r7, #4]
 8001140:	8878      	ldrh	r0, [r7, #2]
 8001142:	8b3b      	ldrh	r3, [r7, #24]
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	4623      	mov	r3, r4
 8001148:	f7ff ff49 	bl	8000fde <lcd_DrawLine>
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	bd90      	pop	{r4, r7, pc}

08001154 <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b087      	sub	sp, #28
 8001158:	af00      	add	r7, sp, #0
 800115a:	4604      	mov	r4, r0
 800115c:	4608      	mov	r0, r1
 800115e:	4611      	mov	r1, r2
 8001160:	461a      	mov	r2, r3
 8001162:	4623      	mov	r3, r4
 8001164:	80fb      	strh	r3, [r7, #6]
 8001166:	4603      	mov	r3, r0
 8001168:	80bb      	strh	r3, [r7, #4]
 800116a:	460b      	mov	r3, r1
 800116c:	70fb      	strb	r3, [r7, #3]
 800116e:	4613      	mov	r3, r2
 8001170:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001172:	2300      	movs	r3, #0
 8001174:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800117a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800117e:	085b      	lsrs	r3, r3, #1
 8001180:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	08db      	lsrs	r3, r3, #3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	461a      	mov	r2, r3
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	f003 0307 	and.w	r3, r3, #7
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b00      	cmp	r3, #0
 8001194:	bf14      	ite	ne
 8001196:	2301      	movne	r3, #1
 8001198:	2300      	moveq	r3, #0
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4413      	add	r3, r2
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	fb12 f303 	smulbb	r3, r2, r3
 80011aa:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	3b20      	subs	r3, #32
 80011b0:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	4413      	add	r3, r2
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	3b01      	subs	r3, #1
 80011be:	b29c      	uxth	r4, r3
 80011c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	88bb      	ldrh	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	3b01      	subs	r3, #1
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	88b9      	ldrh	r1, [r7, #4]
 80011d2:	88f8      	ldrh	r0, [r7, #6]
 80011d4:	4622      	mov	r2, r4
 80011d6:	f7ff fe37 	bl	8000e48 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80011da:	2300      	movs	r3, #0
 80011dc:	827b      	strh	r3, [r7, #18]
 80011de:	e07a      	b.n	80012d6 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80011e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011e4:	2b0c      	cmp	r3, #12
 80011e6:	d028      	beq.n	800123a <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80011e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011ec:	2b10      	cmp	r3, #16
 80011ee:	d108      	bne.n	8001202 <lcd_ShowChar+0xae>
 80011f0:	78fa      	ldrb	r2, [r7, #3]
 80011f2:	8a7b      	ldrh	r3, [r7, #18]
 80011f4:	493c      	ldr	r1, [pc, #240]	; (80012e8 <lcd_ShowChar+0x194>)
 80011f6:	0112      	lsls	r2, r2, #4
 80011f8:	440a      	add	r2, r1
 80011fa:	4413      	add	r3, r2
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	75fb      	strb	r3, [r7, #23]
 8001200:	e01b      	b.n	800123a <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001202:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001206:	2b18      	cmp	r3, #24
 8001208:	d10b      	bne.n	8001222 <lcd_ShowChar+0xce>
 800120a:	78fa      	ldrb	r2, [r7, #3]
 800120c:	8a79      	ldrh	r1, [r7, #18]
 800120e:	4837      	ldr	r0, [pc, #220]	; (80012ec <lcd_ShowChar+0x198>)
 8001210:	4613      	mov	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	4413      	add	r3, r2
 8001216:	011b      	lsls	r3, r3, #4
 8001218:	4403      	add	r3, r0
 800121a:	440b      	add	r3, r1
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	75fb      	strb	r3, [r7, #23]
 8001220:	e00b      	b.n	800123a <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001222:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001226:	2b20      	cmp	r3, #32
 8001228:	d15a      	bne.n	80012e0 <lcd_ShowChar+0x18c>
 800122a:	78fa      	ldrb	r2, [r7, #3]
 800122c:	8a7b      	ldrh	r3, [r7, #18]
 800122e:	4930      	ldr	r1, [pc, #192]	; (80012f0 <lcd_ShowChar+0x19c>)
 8001230:	0192      	lsls	r2, r2, #6
 8001232:	440a      	add	r2, r1
 8001234:	4413      	add	r3, r2
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800123a:	2300      	movs	r3, #0
 800123c:	75bb      	strb	r3, [r7, #22]
 800123e:	e044      	b.n	80012ca <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001240:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001244:	2b00      	cmp	r3, #0
 8001246:	d120      	bne.n	800128a <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001248:	7dfa      	ldrb	r2, [r7, #23]
 800124a:	7dbb      	ldrb	r3, [r7, #22]
 800124c:	fa42 f303 	asr.w	r3, r2, r3
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d004      	beq.n	8001262 <lcd_ShowChar+0x10e>
 8001258:	883b      	ldrh	r3, [r7, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fdd2 	bl	8000e04 <LCD_WR_DATA>
 8001260:	e003      	b.n	800126a <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001262:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fdcd 	bl	8000e04 <LCD_WR_DATA>
				m++;
 800126a:	7d7b      	ldrb	r3, [r7, #21]
 800126c:	3301      	adds	r3, #1
 800126e:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001270:	7d7b      	ldrb	r3, [r7, #21]
 8001272:	7bfa      	ldrb	r2, [r7, #15]
 8001274:	fbb3 f1f2 	udiv	r1, r3, r2
 8001278:	fb02 f201 	mul.w	r2, r2, r1
 800127c:	1a9b      	subs	r3, r3, r2
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2b00      	cmp	r3, #0
 8001282:	d11f      	bne.n	80012c4 <lcd_ShowChar+0x170>
				{
					m=0;
 8001284:	2300      	movs	r3, #0
 8001286:	757b      	strb	r3, [r7, #21]
					break;
 8001288:	e022      	b.n	80012d0 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 800128a:	7dfa      	ldrb	r2, [r7, #23]
 800128c:	7dbb      	ldrb	r3, [r7, #22]
 800128e:	fa42 f303 	asr.w	r3, r2, r3
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <lcd_ShowChar+0x152>
 800129a:	883a      	ldrh	r2, [r7, #0]
 800129c:	88b9      	ldrh	r1, [r7, #4]
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fe85 	bl	8000fb0 <lcd_DrawPoint>
				x++;
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	3301      	adds	r3, #1
 80012aa:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 80012ac:	88fa      	ldrh	r2, [r7, #6]
 80012ae:	8a3b      	ldrh	r3, [r7, #16]
 80012b0:	1ad2      	subs	r2, r2, r3
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d105      	bne.n	80012c4 <lcd_ShowChar+0x170>
				{
					x=x0;
 80012b8:	8a3b      	ldrh	r3, [r7, #16]
 80012ba:	80fb      	strh	r3, [r7, #6]
					y++;
 80012bc:	88bb      	ldrh	r3, [r7, #4]
 80012be:	3301      	adds	r3, #1
 80012c0:	80bb      	strh	r3, [r7, #4]
					break;
 80012c2:	e005      	b.n	80012d0 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 80012c4:	7dbb      	ldrb	r3, [r7, #22]
 80012c6:	3301      	adds	r3, #1
 80012c8:	75bb      	strb	r3, [r7, #22]
 80012ca:	7dbb      	ldrb	r3, [r7, #22]
 80012cc:	2b07      	cmp	r3, #7
 80012ce:	d9b7      	bls.n	8001240 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 80012d0:	8a7b      	ldrh	r3, [r7, #18]
 80012d2:	3301      	adds	r3, #1
 80012d4:	827b      	strh	r3, [r7, #18]
 80012d6:	8a7a      	ldrh	r2, [r7, #18]
 80012d8:	89bb      	ldrh	r3, [r7, #12]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d380      	bcc.n	80011e0 <lcd_ShowChar+0x8c>
 80012de:	e000      	b.n	80012e2 <lcd_ShowChar+0x18e>
		else return;
 80012e0:	bf00      	nop
				}
			}
		}
	}
}
 80012e2:	371c      	adds	r7, #28
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd90      	pop	{r4, r7, pc}
 80012e8:	0800a9a0 	.word	0x0800a9a0
 80012ec:	0800af90 	.word	0x0800af90
 80012f0:	0800c160 	.word	0x0800c160

080012f4 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	460a      	mov	r2, r1
 80012fe:	71fb      	strb	r3, [r7, #7]
 8001300:	4613      	mov	r3, r2
 8001302:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001304:	2301      	movs	r3, #1
 8001306:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001308:	e004      	b.n	8001314 <mypow+0x20>
 800130a:	79fa      	ldrb	r2, [r7, #7]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	fb02 f303 	mul.w	r3, r2, r3
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	1e5a      	subs	r2, r3, #1
 8001318:	71ba      	strb	r2, [r7, #6]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f5      	bne.n	800130a <mypow+0x16>
	return result;
 800131e:	68fb      	ldr	r3, [r7, #12]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b089      	sub	sp, #36	; 0x24
 8001330:	af04      	add	r7, sp, #16
 8001332:	4604      	mov	r4, r0
 8001334:	4608      	mov	r0, r1
 8001336:	4611      	mov	r1, r2
 8001338:	461a      	mov	r2, r3
 800133a:	4623      	mov	r3, r4
 800133c:	80fb      	strh	r3, [r7, #6]
 800133e:	4603      	mov	r3, r0
 8001340:	80bb      	strh	r3, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	807b      	strh	r3, [r7, #2]
 8001346:	4613      	mov	r3, r2
 8001348:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 800134a:	2300      	movs	r3, #0
 800134c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 800134e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001352:	085b      	lsrs	r3, r3, #1
 8001354:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001356:	2300      	movs	r3, #0
 8001358:	73fb      	strb	r3, [r7, #15]
 800135a:	e059      	b.n	8001410 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 800135c:	887c      	ldrh	r4, [r7, #2]
 800135e:	787a      	ldrb	r2, [r7, #1]
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	3b01      	subs	r3, #1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	4619      	mov	r1, r3
 800136c:	200a      	movs	r0, #10
 800136e:	f7ff ffc1 	bl	80012f4 <mypow>
 8001372:	4603      	mov	r3, r0
 8001374:	fbb4 f1f3 	udiv	r1, r4, r3
 8001378:	4b2a      	ldr	r3, [pc, #168]	; (8001424 <lcd_ShowIntNum+0xf8>)
 800137a:	fba3 2301 	umull	r2, r3, r3, r1
 800137e:	08da      	lsrs	r2, r3, #3
 8001380:	4613      	mov	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4413      	add	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	1aca      	subs	r2, r1, r3
 800138a:	4613      	mov	r3, r2
 800138c:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 800138e:	7bbb      	ldrb	r3, [r7, #14]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d121      	bne.n	80013d8 <lcd_ShowIntNum+0xac>
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	787b      	ldrb	r3, [r7, #1]
 8001398:	3b01      	subs	r3, #1
 800139a:	429a      	cmp	r2, r3
 800139c:	da1c      	bge.n	80013d8 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 800139e:	7b3b      	ldrb	r3, [r7, #12]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d117      	bne.n	80013d4 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 80013a4:	7bfb      	ldrb	r3, [r7, #15]
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	7b7b      	ldrb	r3, [r7, #13]
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	fb12 f303 	smulbb	r3, r2, r3
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	88fb      	ldrh	r3, [r7, #6]
 80013b4:	4413      	add	r3, r2
 80013b6:	b298      	uxth	r0, r3
 80013b8:	8c3a      	ldrh	r2, [r7, #32]
 80013ba:	88b9      	ldrh	r1, [r7, #4]
 80013bc:	2300      	movs	r3, #0
 80013be:	9302      	str	r3, [sp, #8]
 80013c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	4613      	mov	r3, r2
 80013cc:	2220      	movs	r2, #32
 80013ce:	f7ff fec1 	bl	8001154 <lcd_ShowChar>
				continue;
 80013d2:	e01a      	b.n	800140a <lcd_ShowIntNum+0xde>
			}else enshow=1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	7b7b      	ldrb	r3, [r7, #13]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	fb12 f303 	smulbb	r3, r2, r3
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	4413      	add	r3, r2
 80013ea:	b298      	uxth	r0, r3
 80013ec:	7b3b      	ldrb	r3, [r7, #12]
 80013ee:	3330      	adds	r3, #48	; 0x30
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	8c3c      	ldrh	r4, [r7, #32]
 80013f4:	88b9      	ldrh	r1, [r7, #4]
 80013f6:	2300      	movs	r3, #0
 80013f8:	9302      	str	r3, [sp, #8]
 80013fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	4623      	mov	r3, r4
 8001406:	f7ff fea5 	bl	8001154 <lcd_ShowChar>
	for(t=0;t<len;t++)
 800140a:	7bfb      	ldrb	r3, [r7, #15]
 800140c:	3301      	adds	r3, #1
 800140e:	73fb      	strb	r3, [r7, #15]
 8001410:	7bfa      	ldrb	r2, [r7, #15]
 8001412:	787b      	ldrb	r3, [r7, #1]
 8001414:	429a      	cmp	r2, r3
 8001416:	d3a1      	bcc.n	800135c <lcd_ShowIntNum+0x30>
	}
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	cccccccd 	.word	0xcccccccd

08001428 <lcd_ShowPicture>:
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
	}
}

void lcd_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[]) //code of picture
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	4604      	mov	r4, r0
 8001430:	4608      	mov	r0, r1
 8001432:	4611      	mov	r1, r2
 8001434:	461a      	mov	r2, r3
 8001436:	4623      	mov	r3, r4
 8001438:	80fb      	strh	r3, [r7, #6]
 800143a:	4603      	mov	r3, r0
 800143c:	80bb      	strh	r3, [r7, #4]
 800143e:	460b      	mov	r3, r1
 8001440:	807b      	strh	r3, [r7, #2]
 8001442:	4613      	mov	r3, r2
 8001444:	803b      	strh	r3, [r7, #0]
	uint8_t picH,picL;
	uint16_t i,j;
	uint32_t k=0;
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x,y,x+length-1,y+width-1);
 800144a:	88fa      	ldrh	r2, [r7, #6]
 800144c:	887b      	ldrh	r3, [r7, #2]
 800144e:	4413      	add	r3, r2
 8001450:	b29b      	uxth	r3, r3
 8001452:	3b01      	subs	r3, #1
 8001454:	b29c      	uxth	r4, r3
 8001456:	88ba      	ldrh	r2, [r7, #4]
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	4413      	add	r3, r2
 800145c:	b29b      	uxth	r3, r3
 800145e:	3b01      	subs	r3, #1
 8001460:	b29b      	uxth	r3, r3
 8001462:	88b9      	ldrh	r1, [r7, #4]
 8001464:	88f8      	ldrh	r0, [r7, #6]
 8001466:	4622      	mov	r2, r4
 8001468:	f7ff fcee 	bl	8000e48 <lcd_AddressSet>
	for(i=0;i<length;i++)
 800146c:	2300      	movs	r3, #0
 800146e:	82fb      	strh	r3, [r7, #22]
 8001470:	e027      	b.n	80014c2 <lcd_ShowPicture+0x9a>
	{
		for(j=0;j<width;j++)
 8001472:	2300      	movs	r3, #0
 8001474:	82bb      	strh	r3, [r7, #20]
 8001476:	e01d      	b.n	80014b4 <lcd_ShowPicture+0x8c>
		{
			picH=pic[k*2];
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800147e:	4413      	add	r3, r2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	73fb      	strb	r3, [r7, #15]
			picL=pic[k*2+1];
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	3301      	adds	r3, #1
 800148a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800148c:	4413      	add	r3, r2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH<<8|picL);
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b21a      	sxth	r2, r3
 8001498:	7bbb      	ldrb	r3, [r7, #14]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	b21b      	sxth	r3, r3
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fcae 	bl	8000e04 <LCD_WR_DATA>
			k++;
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	3301      	adds	r3, #1
 80014ac:	613b      	str	r3, [r7, #16]
		for(j=0;j<width;j++)
 80014ae:	8abb      	ldrh	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	82bb      	strh	r3, [r7, #20]
 80014b4:	8aba      	ldrh	r2, [r7, #20]
 80014b6:	883b      	ldrh	r3, [r7, #0]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d3dd      	bcc.n	8001478 <lcd_ShowPicture+0x50>
	for(i=0;i<length;i++)
 80014bc:	8afb      	ldrh	r3, [r7, #22]
 80014be:	3301      	adds	r3, #1
 80014c0:	82fb      	strh	r3, [r7, #22]
 80014c2:	8afa      	ldrh	r2, [r7, #22]
 80014c4:	887b      	ldrh	r3, [r7, #2]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d3d3      	bcc.n	8001472 <lcd_ShowPicture+0x4a>
		}
	}
}
 80014ca:	bf00      	nop
 80014cc:	bf00      	nop
 80014ce:	371c      	adds	r7, #28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd90      	pop	{r4, r7, pc}

080014d4 <lcd_SetDir>:



void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	091b      	lsrs	r3, r3, #4
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d007      	beq.n	80014fe <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <lcd_SetDir+0x44>)
 80014f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014f4:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <lcd_SetDir+0x44>)
 80014f8:	22f0      	movs	r2, #240	; 0xf0
 80014fa:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 80014fc:	e006      	b.n	800150c <lcd_SetDir+0x38>
		lcddev.width=240;
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <lcd_SetDir+0x44>)
 8001500:	22f0      	movs	r2, #240	; 0xf0
 8001502:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001504:	4b04      	ldr	r3, [pc, #16]	; (8001518 <lcd_SetDir+0x44>)
 8001506:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800150a:	805a      	strh	r2, [r3, #2]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	200002ec 	.word	0x200002ec

0800151c <lcd_init>:


void lcd_init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001520:	2200      	movs	r2, #0
 8001522:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001526:	48aa      	ldr	r0, [pc, #680]	; (80017d0 <lcd_init+0x2b4>)
 8001528:	f004 fb24 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800152c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001530:	f003 f83a 	bl	80045a8 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001534:	2201      	movs	r2, #1
 8001536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800153a:	48a5      	ldr	r0, [pc, #660]	; (80017d0 <lcd_init+0x2b4>)
 800153c:	f004 fb1a 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001540:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001544:	f003 f830 	bl	80045a8 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff ffc3 	bl	80014d4 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 800154e:	20d3      	movs	r0, #211	; 0xd3
 8001550:	f7ff fc48 	bl	8000de4 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001554:	f7ff fc66 	bl	8000e24 <LCD_RD_DATA>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b9d      	ldr	r3, [pc, #628]	; (80017d4 <lcd_init+0x2b8>)
 800155e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001560:	f7ff fc60 	bl	8000e24 <LCD_RD_DATA>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	4b9a      	ldr	r3, [pc, #616]	; (80017d4 <lcd_init+0x2b8>)
 800156a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 800156c:	f7ff fc5a 	bl	8000e24 <LCD_RD_DATA>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b97      	ldr	r3, [pc, #604]	; (80017d4 <lcd_init+0x2b8>)
 8001576:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001578:	4b96      	ldr	r3, [pc, #600]	; (80017d4 <lcd_init+0x2b8>)
 800157a:	889b      	ldrh	r3, [r3, #4]
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b29a      	uxth	r2, r3
 8001580:	4b94      	ldr	r3, [pc, #592]	; (80017d4 <lcd_init+0x2b8>)
 8001582:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001584:	f7ff fc4e 	bl	8000e24 <LCD_RD_DATA>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	4b91      	ldr	r3, [pc, #580]	; (80017d4 <lcd_init+0x2b8>)
 800158e:	889b      	ldrh	r3, [r3, #4]
 8001590:	4313      	orrs	r3, r2
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b8f      	ldr	r3, [pc, #572]	; (80017d4 <lcd_init+0x2b8>)
 8001596:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001598:	20cf      	movs	r0, #207	; 0xcf
 800159a:	f7ff fc23 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff fc30 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80015a4:	20c1      	movs	r0, #193	; 0xc1
 80015a6:	f7ff fc2d 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80015aa:	2030      	movs	r0, #48	; 0x30
 80015ac:	f7ff fc2a 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80015b0:	20ed      	movs	r0, #237	; 0xed
 80015b2:	f7ff fc17 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80015b6:	2064      	movs	r0, #100	; 0x64
 80015b8:	f7ff fc24 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80015bc:	2003      	movs	r0, #3
 80015be:	f7ff fc21 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80015c2:	2012      	movs	r0, #18
 80015c4:	f7ff fc1e 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80015c8:	2081      	movs	r0, #129	; 0x81
 80015ca:	f7ff fc1b 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80015ce:	20e8      	movs	r0, #232	; 0xe8
 80015d0:	f7ff fc08 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80015d4:	2085      	movs	r0, #133	; 0x85
 80015d6:	f7ff fc15 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80015da:	2010      	movs	r0, #16
 80015dc:	f7ff fc12 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80015e0:	207a      	movs	r0, #122	; 0x7a
 80015e2:	f7ff fc0f 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80015e6:	20cb      	movs	r0, #203	; 0xcb
 80015e8:	f7ff fbfc 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80015ec:	2039      	movs	r0, #57	; 0x39
 80015ee:	f7ff fc09 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80015f2:	202c      	movs	r0, #44	; 0x2c
 80015f4:	f7ff fc06 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80015f8:	2000      	movs	r0, #0
 80015fa:	f7ff fc03 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80015fe:	2034      	movs	r0, #52	; 0x34
 8001600:	f7ff fc00 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001604:	2002      	movs	r0, #2
 8001606:	f7ff fbfd 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800160a:	20f7      	movs	r0, #247	; 0xf7
 800160c:	f7ff fbea 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001610:	2020      	movs	r0, #32
 8001612:	f7ff fbf7 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001616:	20ea      	movs	r0, #234	; 0xea
 8001618:	f7ff fbe4 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800161c:	2000      	movs	r0, #0
 800161e:	f7ff fbf1 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001622:	2000      	movs	r0, #0
 8001624:	f7ff fbee 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001628:	20c0      	movs	r0, #192	; 0xc0
 800162a:	f7ff fbdb 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800162e:	201b      	movs	r0, #27
 8001630:	f7ff fbe8 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001634:	20c1      	movs	r0, #193	; 0xc1
 8001636:	f7ff fbd5 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff fbe2 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001640:	20c5      	movs	r0, #197	; 0xc5
 8001642:	f7ff fbcf 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001646:	2030      	movs	r0, #48	; 0x30
 8001648:	f7ff fbdc 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 800164c:	2030      	movs	r0, #48	; 0x30
 800164e:	f7ff fbd9 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001652:	20c7      	movs	r0, #199	; 0xc7
 8001654:	f7ff fbc6 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001658:	20b7      	movs	r0, #183	; 0xb7
 800165a:	f7ff fbd3 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800165e:	2036      	movs	r0, #54	; 0x36
 8001660:	f7ff fbc0 	bl	8000de4 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001664:	2008      	movs	r0, #8
 8001666:	f7ff fbcd 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800166a:	203a      	movs	r0, #58	; 0x3a
 800166c:	f7ff fbba 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001670:	2055      	movs	r0, #85	; 0x55
 8001672:	f7ff fbc7 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001676:	20b1      	movs	r0, #177	; 0xb1
 8001678:	f7ff fbb4 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff fbc1 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001682:	201a      	movs	r0, #26
 8001684:	f7ff fbbe 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001688:	20b6      	movs	r0, #182	; 0xb6
 800168a:	f7ff fbab 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800168e:	200a      	movs	r0, #10
 8001690:	f7ff fbb8 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001694:	20a2      	movs	r0, #162	; 0xa2
 8001696:	f7ff fbb5 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800169a:	20f2      	movs	r0, #242	; 0xf2
 800169c:	f7ff fba2 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016a0:	2000      	movs	r0, #0
 80016a2:	f7ff fbaf 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80016a6:	2026      	movs	r0, #38	; 0x26
 80016a8:	f7ff fb9c 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80016ac:	2001      	movs	r0, #1
 80016ae:	f7ff fba9 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80016b2:	20e0      	movs	r0, #224	; 0xe0
 80016b4:	f7ff fb96 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80016b8:	200f      	movs	r0, #15
 80016ba:	f7ff fba3 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80016be:	202a      	movs	r0, #42	; 0x2a
 80016c0:	f7ff fba0 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80016c4:	2028      	movs	r0, #40	; 0x28
 80016c6:	f7ff fb9d 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80016ca:	2008      	movs	r0, #8
 80016cc:	f7ff fb9a 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80016d0:	200e      	movs	r0, #14
 80016d2:	f7ff fb97 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80016d6:	2008      	movs	r0, #8
 80016d8:	f7ff fb94 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80016dc:	2054      	movs	r0, #84	; 0x54
 80016de:	f7ff fb91 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80016e2:	20a9      	movs	r0, #169	; 0xa9
 80016e4:	f7ff fb8e 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80016e8:	2043      	movs	r0, #67	; 0x43
 80016ea:	f7ff fb8b 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80016ee:	200a      	movs	r0, #10
 80016f0:	f7ff fb88 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80016f4:	200f      	movs	r0, #15
 80016f6:	f7ff fb85 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff fb82 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001700:	2000      	movs	r0, #0
 8001702:	f7ff fb7f 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff fb7c 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800170c:	2000      	movs	r0, #0
 800170e:	f7ff fb79 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001712:	20e1      	movs	r0, #225	; 0xe1
 8001714:	f7ff fb66 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001718:	2000      	movs	r0, #0
 800171a:	f7ff fb73 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800171e:	2015      	movs	r0, #21
 8001720:	f7ff fb70 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001724:	2017      	movs	r0, #23
 8001726:	f7ff fb6d 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800172a:	2007      	movs	r0, #7
 800172c:	f7ff fb6a 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001730:	2011      	movs	r0, #17
 8001732:	f7ff fb67 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001736:	2006      	movs	r0, #6
 8001738:	f7ff fb64 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800173c:	202b      	movs	r0, #43	; 0x2b
 800173e:	f7ff fb61 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001742:	2056      	movs	r0, #86	; 0x56
 8001744:	f7ff fb5e 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001748:	203c      	movs	r0, #60	; 0x3c
 800174a:	f7ff fb5b 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800174e:	2005      	movs	r0, #5
 8001750:	f7ff fb58 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001754:	2010      	movs	r0, #16
 8001756:	f7ff fb55 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800175a:	200f      	movs	r0, #15
 800175c:	f7ff fb52 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001760:	203f      	movs	r0, #63	; 0x3f
 8001762:	f7ff fb4f 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001766:	203f      	movs	r0, #63	; 0x3f
 8001768:	f7ff fb4c 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800176c:	200f      	movs	r0, #15
 800176e:	f7ff fb49 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001772:	202b      	movs	r0, #43	; 0x2b
 8001774:	f7ff fb36 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001778:	2000      	movs	r0, #0
 800177a:	f7ff fb43 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff fb40 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001784:	2001      	movs	r0, #1
 8001786:	f7ff fb3d 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800178a:	203f      	movs	r0, #63	; 0x3f
 800178c:	f7ff fb3a 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001790:	202a      	movs	r0, #42	; 0x2a
 8001792:	f7ff fb27 	bl	8000de4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001796:	2000      	movs	r0, #0
 8001798:	f7ff fb34 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800179c:	2000      	movs	r0, #0
 800179e:	f7ff fb31 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f7ff fb2e 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80017a8:	20ef      	movs	r0, #239	; 0xef
 80017aa:	f7ff fb2b 	bl	8000e04 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80017ae:	2011      	movs	r0, #17
 80017b0:	f7ff fb18 	bl	8000de4 <LCD_WR_REG>
	HAL_Delay(120);
 80017b4:	2078      	movs	r0, #120	; 0x78
 80017b6:	f002 fef7 	bl	80045a8 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80017ba:	2029      	movs	r0, #41	; 0x29
 80017bc:	f7ff fb12 	bl	8000de4 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <lcd_init+0x2bc>)
 80017c8:	f004 f9d4 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40020800 	.word	0x40020800
 80017d4:	200002ec 	.word	0x200002ec
 80017d8:	40020000 	.word	0x40020000

080017dc <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b08b      	sub	sp, #44	; 0x2c
 80017e0:	af04      	add	r7, sp, #16
 80017e2:	60ba      	str	r2, [r7, #8]
 80017e4:	461a      	mov	r2, r3
 80017e6:	4603      	mov	r3, r0
 80017e8:	81fb      	strh	r3, [r7, #14]
 80017ea:	460b      	mov	r3, r1
 80017ec:	81bb      	strh	r3, [r7, #12]
 80017ee:	4613      	mov	r3, r2
 80017f0:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80017f2:	89fb      	ldrh	r3, [r7, #14]
 80017f4:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80017fa:	e048      	b.n	800188e <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d145      	bne.n	800188e <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001802:	89fa      	ldrh	r2, [r7, #14]
 8001804:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <lcd_ShowStr+0xc4>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800180e:	085b      	lsrs	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	1acb      	subs	r3, r1, r3
 8001814:	429a      	cmp	r2, r3
 8001816:	dc3f      	bgt.n	8001898 <lcd_ShowStr+0xbc>
 8001818:	89ba      	ldrh	r2, [r7, #12]
 800181a:	4b21      	ldr	r3, [pc, #132]	; (80018a0 <lcd_ShowStr+0xc4>)
 800181c:	885b      	ldrh	r3, [r3, #2]
 800181e:	4619      	mov	r1, r3
 8001820:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001824:	1acb      	subs	r3, r1, r3
 8001826:	429a      	cmp	r2, r3
 8001828:	dc36      	bgt.n	8001898 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b80      	cmp	r3, #128	; 0x80
 8001830:	d902      	bls.n	8001838 <lcd_ShowStr+0x5c>
 8001832:	2301      	movs	r3, #1
 8001834:	75fb      	strb	r3, [r7, #23]
 8001836:	e02a      	b.n	800188e <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b0d      	cmp	r3, #13
 800183e:	d10b      	bne.n	8001858 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001840:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001844:	b29a      	uxth	r2, r3
 8001846:	89bb      	ldrh	r3, [r7, #12]
 8001848:	4413      	add	r3, r2
 800184a:	81bb      	strh	r3, [r7, #12]
					x=x0;
 800184c:	8abb      	ldrh	r3, [r7, #20]
 800184e:	81fb      	strh	r3, [r7, #14]
					str++;
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	3301      	adds	r3, #1
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	e017      	b.n	8001888 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	781a      	ldrb	r2, [r3, #0]
 800185c:	88fc      	ldrh	r4, [r7, #6]
 800185e:	89b9      	ldrh	r1, [r7, #12]
 8001860:	89f8      	ldrh	r0, [r7, #14]
 8001862:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001866:	9302      	str	r3, [sp, #8]
 8001868:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	4623      	mov	r3, r4
 8001874:	f7ff fc6e 	bl	8001154 <lcd_ShowChar>
					x+=sizey/2;
 8001878:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	b2db      	uxtb	r3, r3
 8001880:	b29a      	uxth	r2, r3
 8001882:	89fb      	ldrh	r3, [r7, #14]
 8001884:	4413      	add	r3, r2
 8001886:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	3301      	adds	r3, #1
 800188c:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1b2      	bne.n	80017fc <lcd_ShowStr+0x20>
 8001896:	e000      	b.n	800189a <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001898:	bf00      	nop
			}
		}
	}
}
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	bd90      	pop	{r4, r7, pc}
 80018a0:	200002ec 	.word	0x200002ec

080018a4 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80018a8:	2201      	movs	r2, #1
 80018aa:	2140      	movs	r1, #64	; 0x40
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <led7_init+0x14>)
 80018ae:	f004 f961 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40021800 	.word	0x40021800

080018bc <led7_Scan>:

void led7_Scan(){
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80018c0:	4b3f      	ldr	r3, [pc, #252]	; (80019c0 <led7_Scan+0x104>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b3d      	ldr	r3, [pc, #244]	; (80019c0 <led7_Scan+0x104>)
 80018ca:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80018cc:	4b3d      	ldr	r3, [pc, #244]	; (80019c4 <led7_Scan+0x108>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a3d      	ldr	r2, [pc, #244]	; (80019c8 <led7_Scan+0x10c>)
 80018d2:	5cd3      	ldrb	r3, [r2, r3]
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21a      	sxth	r2, r3
 80018d8:	4b39      	ldr	r3, [pc, #228]	; (80019c0 <led7_Scan+0x104>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	b21b      	sxth	r3, r3
 80018de:	4313      	orrs	r3, r2
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <led7_Scan+0x104>)
 80018e6:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80018e8:	4b36      	ldr	r3, [pc, #216]	; (80019c4 <led7_Scan+0x108>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d847      	bhi.n	8001980 <led7_Scan+0xc4>
 80018f0:	a201      	add	r2, pc, #4	; (adr r2, 80018f8 <led7_Scan+0x3c>)
 80018f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f6:	bf00      	nop
 80018f8:	08001909 	.word	0x08001909
 80018fc:	08001927 	.word	0x08001927
 8001900:	08001945 	.word	0x08001945
 8001904:	08001963 	.word	0x08001963
	case 0:
		spi_buffer |= 0x00b0;
 8001908:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <led7_Scan+0x104>)
 800190a:	881b      	ldrh	r3, [r3, #0]
 800190c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001910:	b29a      	uxth	r2, r3
 8001912:	4b2b      	ldr	r3, [pc, #172]	; (80019c0 <led7_Scan+0x104>)
 8001914:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8001916:	4b2a      	ldr	r3, [pc, #168]	; (80019c0 <led7_Scan+0x104>)
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800191e:	b29a      	uxth	r2, r3
 8001920:	4b27      	ldr	r3, [pc, #156]	; (80019c0 <led7_Scan+0x104>)
 8001922:	801a      	strh	r2, [r3, #0]
		break;
 8001924:	e02d      	b.n	8001982 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001926:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <led7_Scan+0x104>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800192e:	b29a      	uxth	r2, r3
 8001930:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <led7_Scan+0x104>)
 8001932:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8001934:	4b22      	ldr	r3, [pc, #136]	; (80019c0 <led7_Scan+0x104>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	f023 0320 	bic.w	r3, r3, #32
 800193c:	b29a      	uxth	r2, r3
 800193e:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <led7_Scan+0x104>)
 8001940:	801a      	strh	r2, [r3, #0]
		break;
 8001942:	e01e      	b.n	8001982 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001944:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <led7_Scan+0x104>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800194c:	b29a      	uxth	r2, r3
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <led7_Scan+0x104>)
 8001950:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8001952:	4b1b      	ldr	r3, [pc, #108]	; (80019c0 <led7_Scan+0x104>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	f023 0310 	bic.w	r3, r3, #16
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <led7_Scan+0x104>)
 800195e:	801a      	strh	r2, [r3, #0]
		break;
 8001960:	e00f      	b.n	8001982 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001962:	4b17      	ldr	r3, [pc, #92]	; (80019c0 <led7_Scan+0x104>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800196a:	b29a      	uxth	r2, r3
 800196c:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <led7_Scan+0x104>)
 800196e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8001970:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <led7_Scan+0x104>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <led7_Scan+0x104>)
 800197c:	801a      	strh	r2, [r3, #0]
		break;
 800197e:	e000      	b.n	8001982 <led7_Scan+0xc6>
	default:
		break;
 8001980:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8001982:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <led7_Scan+0x108>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	425a      	negs	r2, r3
 800198a:	f003 0303 	and.w	r3, r3, #3
 800198e:	f002 0203 	and.w	r2, r2, #3
 8001992:	bf58      	it	pl
 8001994:	4253      	negpl	r3, r2
 8001996:	4a0b      	ldr	r2, [pc, #44]	; (80019c4 <led7_Scan+0x108>)
 8001998:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2140      	movs	r1, #64	; 0x40
 800199e:	480b      	ldr	r0, [pc, #44]	; (80019cc <led7_Scan+0x110>)
 80019a0:	f004 f8e8 	bl	8005b74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80019a4:	2301      	movs	r3, #1
 80019a6:	2202      	movs	r2, #2
 80019a8:	4905      	ldr	r1, [pc, #20]	; (80019c0 <led7_Scan+0x104>)
 80019aa:	4809      	ldr	r0, [pc, #36]	; (80019d0 <led7_Scan+0x114>)
 80019ac:	f004 ff3d 	bl	800682a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80019b0:	2201      	movs	r2, #1
 80019b2:	2140      	movs	r1, #64	; 0x40
 80019b4:	4805      	ldr	r0, [pc, #20]	; (80019cc <led7_Scan+0x110>)
 80019b6:	f004 f8dd 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	2000000e 	.word	0x2000000e
 80019c4:	20000150 	.word	0x20000150
 80019c8:	20000000 	.word	0x20000000
 80019cc:	40021800 	.word	0x40021800
 80019d0:	2000060c 	.word	0x2000060c

080019d4 <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	4613      	mov	r3, r2
 80019e0:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	db0e      	blt.n	8001a06 <led7_SetDigit+0x32>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b09      	cmp	r3, #9
 80019ec:	dc0b      	bgt.n	8001a06 <led7_SetDigit+0x32>
		led7seg[position] = arrayOfNum[num] - show_dot;
 80019ee:	4a09      	ldr	r2, [pc, #36]	; (8001a14 <led7_SetDigit+0x40>)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4413      	add	r3, r2
 80019f4:	781a      	ldrb	r2, [r3, #0]
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	b2d9      	uxtb	r1, r3
 80019fc:	4a06      	ldr	r2, [pc, #24]	; (8001a18 <led7_SetDigit+0x44>)
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	4413      	add	r3, r2
 8001a02:	460a      	mov	r2, r1
 8001a04:	701a      	strb	r2, [r3, #0]
	}
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000004 	.word	0x20000004
 8001a18:	20000000 	.word	0x20000000

08001a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a20:	f002 fd50 	bl	80044c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a24:	f000 f87e 	bl	8001b24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a28:	f7ff f82c 	bl	8000a84 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001a2c:	f002 fa2e 	bl	8003e8c <MX_TIM2_Init>
  MX_SPI1_Init();
 8001a30:	f002 f80c 	bl	8003a4c <MX_SPI1_Init>
  MX_FSMC_Init();
 8001a34:	f7fe ff56 	bl	80008e4 <MX_FSMC_Init>
  MX_I2C1_Init();
 8001a38:	f7ff f95e 	bl	8000cf8 <MX_I2C1_Init>
  MX_TIM13_Init();
 8001a3c:	f002 fa72 	bl	8003f24 <MX_TIM13_Init>
  MX_DMA_Init();
 8001a40:	f7fe ff30 	bl	80008a4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a44:	f7fe fd98 	bl	8000578 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a48:	f002 f9d0 	bl	8003dec <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001a4c:	f002 fc5a 	bl	8004304 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001a50:	f002 fc2e 	bl	80042b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8001a54:	f000 f8d0 	bl	8001bf8 <system_init>
  lcd_Clear(WHITE);
 8001a58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001a5c:	f7ff fa40 	bl	8000ee0 <lcd_Clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    while (1)
    {
  	  while(!flag_timer2);
 8001a60:	bf00      	nop
 8001a62:	4b2a      	ldr	r3, [pc, #168]	; (8001b0c <main+0xf0>)
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0fb      	beq.n	8001a62 <main+0x46>
	  flag_timer2 = 0;
 8001a6a:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <main+0xf0>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 8001a70:	f7fe feac 	bl	80007cc <button_Scan>

	  if(flag_Sensor == 1) {
 8001a74:	4b26      	ldr	r3, [pc, #152]	; (8001b10 <main+0xf4>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d107      	bne.n	8001a8c <main+0x70>
		  sensor_Read();
 8001a7c:	f000 fa54 	bl	8001f28 <sensor_Read>
		  uartSendSensor();
 8001a80:	f002 fb9c 	bl	80041bc <uartSendSensor>
		  setTimerSendSensor(15000);
 8001a84:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001a88:	f001 ff7e 	bl	8003988 <setTimerSendSensor>
	  }

//	  test_button();
//	  test_7seg();
	  switch (status) {
 8001a8c:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <main+0xf8>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d034      	beq.n	8001afe <main+0xe2>
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	dce3      	bgt.n	8001a60 <main+0x44>
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <main+0x86>
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d010      	beq.n	8001ac2 <main+0xa6>
 8001aa0:	e033      	b.n	8001b0a <main+0xee>
	  case 0:
		  display_UI();
 8001aa2:	f000 f8d1 	bl	8001c48 <display_UI>
		  if(button_count[0] == 1) {
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <main+0xfc>)
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d12a      	bne.n	8001b04 <main+0xe8>
			  status = 2;
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <main+0xf8>)
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	801a      	strh	r2, [r3, #0]
			  lcd_Clear(BLACK);
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	f7ff fa13 	bl	8000ee0 <lcd_Clear>
			  button_count[0] = 0;
 8001aba:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <main+0xfc>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	801a      	strh	r2, [r3, #0]
		  }
		  break;
 8001ac0:	e020      	b.n	8001b04 <main+0xe8>
	  case 1:

		  wall(difficult%3);
 8001ac2:	4b16      	ldr	r3, [pc, #88]	; (8001b1c <main+0x100>)
 8001ac4:	881a      	ldrh	r2, [r3, #0]
 8001ac6:	4b16      	ldr	r3, [pc, #88]	; (8001b20 <main+0x104>)
 8001ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8001acc:	0859      	lsrs	r1, r3, #1
 8001ace:	460b      	mov	r3, r1
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	440b      	add	r3, r1
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f001 fe7b 	bl	80037d4 <wall>
		  move();
 8001ade:	f001 fdad 	bl	800363c <move>

		  if(button_count[12] == 1) {
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <main+0xfc>)
 8001ae4:	8b1b      	ldrh	r3, [r3, #24]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d10e      	bne.n	8001b08 <main+0xec>
			  status = 2;
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <main+0xf8>)
 8001aec:	2202      	movs	r2, #2
 8001aee:	801a      	strh	r2, [r3, #0]
			  lcd_Clear(BLACK);
 8001af0:	2000      	movs	r0, #0
 8001af2:	f7ff f9f5 	bl	8000ee0 <lcd_Clear>
			  button_count[12] = 0;
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <main+0xfc>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	831a      	strh	r2, [r3, #24]
		  }
		  break;
 8001afc:	e004      	b.n	8001b08 <main+0xec>
	  case 2:
		  display_UI_Snake_Game();
 8001afe:	f000 f99d 	bl	8001e3c <display_UI_Snake_Game>
		  break;
 8001b02:	e002      	b.n	8001b0a <main+0xee>
		  break;
 8001b04:	bf00      	nop
 8001b06:	e7ab      	b.n	8001a60 <main+0x44>
		  break;
 8001b08:	bf00      	nop
  	  while(!flag_timer2);
 8001b0a:	e7a9      	b.n	8001a60 <main+0x44>
 8001b0c:	20000162 	.word	0x20000162
 8001b10:	20000168 	.word	0x20000168
 8001b14:	20000156 	.word	0x20000156
 8001b18:	20000228 	.word	0x20000228
 8001b1c:	20000010 	.word	0x20000010
 8001b20:	aaaaaaab 	.word	0xaaaaaaab

08001b24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b094      	sub	sp, #80	; 0x50
 8001b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	2230      	movs	r2, #48	; 0x30
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f007 fc54 	bl	80093e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	4b28      	ldr	r3, [pc, #160]	; (8001bf0 <SystemClock_Config+0xcc>)
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b50:	4a27      	ldr	r2, [pc, #156]	; (8001bf0 <SystemClock_Config+0xcc>)
 8001b52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b56:	6413      	str	r3, [r2, #64]	; 0x40
 8001b58:	4b25      	ldr	r3, [pc, #148]	; (8001bf0 <SystemClock_Config+0xcc>)
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b64:	2300      	movs	r3, #0
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	4b22      	ldr	r3, [pc, #136]	; (8001bf4 <SystemClock_Config+0xd0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a21      	ldr	r2, [pc, #132]	; (8001bf4 <SystemClock_Config+0xd0>)
 8001b6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	4b1f      	ldr	r3, [pc, #124]	; (8001bf4 <SystemClock_Config+0xd0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b7c:	607b      	str	r3, [r7, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b80:	2302      	movs	r3, #2
 8001b82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b84:	2301      	movs	r3, #1
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b88:	2310      	movs	r3, #16
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b90:	2300      	movs	r3, #0
 8001b92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b94:	2308      	movs	r3, #8
 8001b96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b98:	23a8      	movs	r3, #168	; 0xa8
 8001b9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba4:	f107 0320 	add.w	r3, r7, #32
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f004 f941 	bl	8005e30 <HAL_RCC_OscConfig>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bb4:	f000 f9a4 	bl	8001f00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bb8:	230f      	movs	r3, #15
 8001bba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001bca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f004 fba2 	bl	8006320 <HAL_RCC_ClockConfig>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001be2:	f000 f98d 	bl	8001f00 <Error_Handler>
  }
}
 8001be6:	bf00      	nop
 8001be8:	3750      	adds	r7, #80	; 0x50
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000

08001bf8 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2120      	movs	r1, #32
 8001c00:	4810      	ldr	r0, [pc, #64]	; (8001c44 <system_init+0x4c>)
 8001c02:	f003 ffb7 	bl	8005b74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2140      	movs	r1, #64	; 0x40
 8001c0a:	480e      	ldr	r0, [pc, #56]	; (8001c44 <system_init+0x4c>)
 8001c0c:	f003 ffb2 	bl	8005b74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2110      	movs	r1, #16
 8001c14:	480b      	ldr	r0, [pc, #44]	; (8001c44 <system_init+0x4c>)
 8001c16:	f003 ffad 	bl	8005b74 <HAL_GPIO_WritePin>
	  timer_init();
 8001c1a:	f001 fe8b 	bl	8003934 <timer_init>
	  led7_init();
 8001c1e:	f7ff fe41 	bl	80018a4 <led7_init>
	  button_init();
 8001c22:	f7fe fdc7 	bl	80007b4 <button_init>
	  lcd_init();
 8001c26:	f7ff fc79 	bl	800151c <lcd_init>
	  sensor_init();
 8001c2a:	f000 f96f 	bl	8001f0c <sensor_init>
	  uart_init_esp();
 8001c2e:	f002 fa53 	bl	80040d8 <uart_init_esp>
	  setTimer2(50);
 8001c32:	2032      	movs	r0, #50	; 0x32
 8001c34:	f001 fe8c 	bl	8003950 <setTimer2>
	  setTimerSendSensor(15000);
 8001c38:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001c3c:	f001 fea4 	bl	8003988 <setTimerSendSensor>
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40021000 	.word	0x40021000

08001c48 <display_UI>:
	snake_init();

	move();
}

void display_UI() {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af04      	add	r7, sp, #16
	lcd_ShowPicture(80,20, 90, 90, gImage_logo);
 8001c4e:	4b33      	ldr	r3, [pc, #204]	; (8001d1c <display_UI+0xd4>)
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	235a      	movs	r3, #90	; 0x5a
 8001c54:	225a      	movs	r2, #90	; 0x5a
 8001c56:	2114      	movs	r1, #20
 8001c58:	2050      	movs	r0, #80	; 0x50
 8001c5a:	f7ff fbe5 	bl	8001428 <lcd_ShowPicture>
	lcd_ShowStr(50, 115, "LOGIC DESIGN", RED, WHITE, 24, 1);
 8001c5e:	2301      	movs	r3, #1
 8001c60:	9302      	str	r3, [sp, #8]
 8001c62:	2318      	movs	r3, #24
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c70:	4a2b      	ldr	r2, [pc, #172]	; (8001d20 <display_UI+0xd8>)
 8001c72:	2173      	movs	r1, #115	; 0x73
 8001c74:	2032      	movs	r0, #50	; 0x32
 8001c76:	f7ff fdb1 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(42, 150, "GVHD: Vu Trong Thien", BLACK, WHITE, 16, 1);
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	9302      	str	r3, [sp, #8]
 8001c7e:	2310      	movs	r3, #16
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	4a26      	ldr	r2, [pc, #152]	; (8001d24 <display_UI+0xdc>)
 8001c8c:	2196      	movs	r1, #150	; 0x96
 8001c8e:	202a      	movs	r0, #42	; 0x2a
 8001c90:	f7ff fda4 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(42, 168, "--------------------", BLACK, WHITE, 16, 1);
 8001c94:	2301      	movs	r3, #1
 8001c96:	9302      	str	r3, [sp, #8]
 8001c98:	2310      	movs	r3, #16
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	4a20      	ldr	r2, [pc, #128]	; (8001d28 <display_UI+0xe0>)
 8001ca6:	21a8      	movs	r1, #168	; 0xa8
 8001ca8:	202a      	movs	r0, #42	; 0x2a
 8001caa:	f7ff fd97 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(48, 190, "Nhom 2", BLACK, WHITE, 16, 1);
 8001cae:	2301      	movs	r3, #1
 8001cb0:	9302      	str	r3, [sp, #8]
 8001cb2:	2310      	movs	r3, #16
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	4a1b      	ldr	r2, [pc, #108]	; (8001d2c <display_UI+0xe4>)
 8001cc0:	21be      	movs	r1, #190	; 0xbe
 8001cc2:	2030      	movs	r0, #48	; 0x30
 8001cc4:	f7ff fd8a 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(48, 210, "Huynh Gia Qui", BLACK, WHITE, 16, 1);
 8001cc8:	2301      	movs	r3, #1
 8001cca:	9302      	str	r3, [sp, #8]
 8001ccc:	2310      	movs	r3, #16
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	4a15      	ldr	r2, [pc, #84]	; (8001d30 <display_UI+0xe8>)
 8001cda:	21d2      	movs	r1, #210	; 0xd2
 8001cdc:	2030      	movs	r0, #48	; 0x30
 8001cde:	f7ff fd7d 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(48, 230, "Dao Duy Thanh", BLACK, WHITE, 16, 1);
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	9302      	str	r3, [sp, #8]
 8001ce6:	2310      	movs	r3, #16
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	4a10      	ldr	r2, [pc, #64]	; (8001d34 <display_UI+0xec>)
 8001cf4:	21e6      	movs	r1, #230	; 0xe6
 8001cf6:	2030      	movs	r0, #48	; 0x30
 8001cf8:	f7ff fd70 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(48, 250, "Pham Dinh Quoc Thai", BLACK, WHITE, 16, 1);
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2310      	movs	r3, #16
 8001d02:	9301      	str	r3, [sp, #4]
 8001d04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	4a0a      	ldr	r2, [pc, #40]	; (8001d38 <display_UI+0xf0>)
 8001d0e:	21fa      	movs	r1, #250	; 0xfa
 8001d10:	2030      	movs	r0, #48	; 0x30
 8001d12:	f7ff fd63 	bl	80017dc <lcd_ShowStr>
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	0800d920 	.word	0x0800d920
 8001d20:	0800a7f8 	.word	0x0800a7f8
 8001d24:	0800a808 	.word	0x0800a808
 8001d28:	0800a820 	.word	0x0800a820
 8001d2c:	0800a838 	.word	0x0800a838
 8001d30:	0800a840 	.word	0x0800a840
 8001d34:	0800a850 	.word	0x0800a850
 8001d38:	0800a860 	.word	0x0800a860

08001d3c <choose_level>:
void choose_level() {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af04      	add	r7, sp, #16
	if(button_count[3] == 1)
 8001d42:	4b38      	ldr	r3, [pc, #224]	; (8001e24 <choose_level+0xe8>)
 8001d44:	88db      	ldrh	r3, [r3, #6]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d105      	bne.n	8001d56 <choose_level+0x1a>
		difficult++;
 8001d4a:	4b37      	ldr	r3, [pc, #220]	; (8001e28 <choose_level+0xec>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	4b35      	ldr	r3, [pc, #212]	; (8001e28 <choose_level+0xec>)
 8001d54:	801a      	strh	r2, [r3, #0]
	if(button_count[7] == 1)
 8001d56:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <choose_level+0xe8>)
 8001d58:	89db      	ldrh	r3, [r3, #14]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d105      	bne.n	8001d6a <choose_level+0x2e>
		difficult--;
 8001d5e:	4b32      	ldr	r3, [pc, #200]	; (8001e28 <choose_level+0xec>)
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	4b30      	ldr	r3, [pc, #192]	; (8001e28 <choose_level+0xec>)
 8001d68:	801a      	strh	r2, [r3, #0]

	switch(difficult%3) {
 8001d6a:	4b2f      	ldr	r3, [pc, #188]	; (8001e28 <choose_level+0xec>)
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	4b2f      	ldr	r3, [pc, #188]	; (8001e2c <choose_level+0xf0>)
 8001d70:	fba3 1302 	umull	r1, r3, r3, r2
 8001d74:	0859      	lsrs	r1, r3, #1
 8001d76:	460b      	mov	r3, r1
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	440b      	add	r3, r1
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d034      	beq.n	8001dee <choose_level+0xb2>
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	dc49      	bgt.n	8001e1c <choose_level+0xe0>
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <choose_level+0x56>
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d017      	beq.n	8001dc0 <choose_level+0x84>
	case 2:
		lcd_Fill(100, 230, 200, 260, BLACK);
		lcd_ShowStr(100,230,"HARD",WHITE,BLACK,16,0);
		break;
	}
}
 8001d90:	e044      	b.n	8001e1c <choose_level+0xe0>
		lcd_Fill(100, 230, 200, 260, BLACK);
 8001d92:	2300      	movs	r3, #0
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001d9a:	22c8      	movs	r2, #200	; 0xc8
 8001d9c:	21e6      	movs	r1, #230	; 0xe6
 8001d9e:	2064      	movs	r0, #100	; 0x64
 8001da0:	f7ff f8d0 	bl	8000f44 <lcd_Fill>
		lcd_ShowStr(100,230,"EASY",WHITE,BLACK,16,0);
 8001da4:	2300      	movs	r3, #0
 8001da6:	9302      	str	r3, [sp, #8]
 8001da8:	2310      	movs	r3, #16
 8001daa:	9301      	str	r3, [sp, #4]
 8001dac:	2300      	movs	r3, #0
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db4:	4a1e      	ldr	r2, [pc, #120]	; (8001e30 <choose_level+0xf4>)
 8001db6:	21e6      	movs	r1, #230	; 0xe6
 8001db8:	2064      	movs	r0, #100	; 0x64
 8001dba:	f7ff fd0f 	bl	80017dc <lcd_ShowStr>
		break;
 8001dbe:	e02d      	b.n	8001e1c <choose_level+0xe0>
		lcd_Fill(100, 230, 200, 260, BLACK);
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001dc8:	22c8      	movs	r2, #200	; 0xc8
 8001dca:	21e6      	movs	r1, #230	; 0xe6
 8001dcc:	2064      	movs	r0, #100	; 0x64
 8001dce:	f7ff f8b9 	bl	8000f44 <lcd_Fill>
		lcd_ShowStr(100,230,"NORMAL",WHITE,BLACK,16,0);
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	9302      	str	r3, [sp, #8]
 8001dd6:	2310      	movs	r3, #16
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de2:	4a14      	ldr	r2, [pc, #80]	; (8001e34 <choose_level+0xf8>)
 8001de4:	21e6      	movs	r1, #230	; 0xe6
 8001de6:	2064      	movs	r0, #100	; 0x64
 8001de8:	f7ff fcf8 	bl	80017dc <lcd_ShowStr>
		break;
 8001dec:	e016      	b.n	8001e1c <choose_level+0xe0>
		lcd_Fill(100, 230, 200, 260, BLACK);
 8001dee:	2300      	movs	r3, #0
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001df6:	22c8      	movs	r2, #200	; 0xc8
 8001df8:	21e6      	movs	r1, #230	; 0xe6
 8001dfa:	2064      	movs	r0, #100	; 0x64
 8001dfc:	f7ff f8a2 	bl	8000f44 <lcd_Fill>
		lcd_ShowStr(100,230,"HARD",WHITE,BLACK,16,0);
 8001e00:	2300      	movs	r3, #0
 8001e02:	9302      	str	r3, [sp, #8]
 8001e04:	2310      	movs	r3, #16
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e10:	4a09      	ldr	r2, [pc, #36]	; (8001e38 <choose_level+0xfc>)
 8001e12:	21e6      	movs	r1, #230	; 0xe6
 8001e14:	2064      	movs	r0, #100	; 0x64
 8001e16:	f7ff fce1 	bl	80017dc <lcd_ShowStr>
		break;
 8001e1a:	bf00      	nop
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000228 	.word	0x20000228
 8001e28:	20000010 	.word	0x20000010
 8001e2c:	aaaaaaab 	.word	0xaaaaaaab
 8001e30:	0800a874 	.word	0x0800a874
 8001e34:	0800a87c 	.word	0x0800a87c
 8001e38:	0800a884 	.word	0x0800a884

08001e3c <display_UI_Snake_Game>:
void display_UI_Snake_Game() {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af04      	add	r7, sp, #16
	lcd_ShowStr(40,50,"SNAKE ",WHITE,BLACK,32,0);
 8001e42:	2300      	movs	r3, #0
 8001e44:	9302      	str	r3, [sp, #8]
 8001e46:	2320      	movs	r3, #32
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e52:	4a24      	ldr	r2, [pc, #144]	; (8001ee4 <display_UI_Snake_Game+0xa8>)
 8001e54:	2132      	movs	r1, #50	; 0x32
 8001e56:	2028      	movs	r0, #40	; 0x28
 8001e58:	f7ff fcc0 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(120,100,"GAME",WHITE,BLACK,32,0);
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	2320      	movs	r3, #32
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	2300      	movs	r3, #0
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e6c:	4a1e      	ldr	r2, [pc, #120]	; (8001ee8 <display_UI_Snake_Game+0xac>)
 8001e6e:	2164      	movs	r1, #100	; 0x64
 8001e70:	2078      	movs	r0, #120	; 0x78
 8001e72:	f7ff fcb3 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(50,200,"Chon do kho!",WHITE,BLACK,16,0);
 8001e76:	2300      	movs	r3, #0
 8001e78:	9302      	str	r3, [sp, #8]
 8001e7a:	2310      	movs	r3, #16
 8001e7c:	9301      	str	r3, [sp, #4]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e86:	4a19      	ldr	r2, [pc, #100]	; (8001eec <display_UI_Snake_Game+0xb0>)
 8001e88:	21c8      	movs	r1, #200	; 0xc8
 8001e8a:	2032      	movs	r0, #50	; 0x32
 8001e8c:	f7ff fca6 	bl	80017dc <lcd_ShowStr>
	choose_level();
 8001e90:	f7ff ff54 	bl	8001d3c <choose_level>
	if(button_count[4] == 1) {
 8001e94:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <display_UI_Snake_Game+0xb4>)
 8001e96:	891b      	ldrh	r3, [r3, #8]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d11f      	bne.n	8001edc <display_UI_Snake_Game+0xa0>
		status = 1;
 8001e9c:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <display_UI_Snake_Game+0xb8>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	801a      	strh	r2, [r3, #0]
		lcd_Clear(WHITE);
 8001ea2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001ea6:	f7ff f81b 	bl	8000ee0 <lcd_Clear>
		lcd_Fill(0, 0, 240, 100, BLACK);
 8001eaa:	2300      	movs	r3, #0
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2364      	movs	r3, #100	; 0x64
 8001eb0:	22f0      	movs	r2, #240	; 0xf0
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff f845 	bl	8000f44 <lcd_Fill>
		snake_init();
 8001eba:	f000 f8df 	bl	800207c <snake_init>
		if(difficult%3 >= 1) {
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <display_UI_Snake_Game+0xbc>)
 8001ec0:	881a      	ldrh	r2, [r3, #0]
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	; (8001efc <display_UI_Snake_Game+0xc0>)
 8001ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ec8:	0859      	lsrs	r1, r3, #1
 8001eca:	460b      	mov	r3, r1
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	440b      	add	r3, r1
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <display_UI_Snake_Game+0xa0>
			createWall();
 8001ed8:	f000 f89e 	bl	8002018 <createWall>
		}
	}

//	lcd_ShowStr(0,220,"",WHITE,BLACK,16,0);

}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	0800a88c 	.word	0x0800a88c
 8001ee8:	0800a894 	.word	0x0800a894
 8001eec:	0800a89c 	.word	0x0800a89c
 8001ef0:	20000228 	.word	0x20000228
 8001ef4:	20000156 	.word	0x20000156
 8001ef8:	20000010 	.word	0x20000010
 8001efc:	aaaaaaab 	.word	0xaaaaaaab

08001f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f04:	b672      	cpsid	i
}
 8001f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <Error_Handler+0x8>
	...

08001f0c <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8001f10:	2205      	movs	r2, #5
 8001f12:	4903      	ldr	r1, [pc, #12]	; (8001f20 <sensor_init+0x14>)
 8001f14:	4803      	ldr	r0, [pc, #12]	; (8001f24 <sensor_init+0x18>)
 8001f16:	f002 fbaf 	bl	8004678 <HAL_ADC_Start_DMA>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000328 	.word	0x20000328
 8001f24:	20000180 	.word	0x20000180

08001f28 <sensor_Read>:

void sensor_Read(){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8001f2c:	2205      	movs	r2, #5
 8001f2e:	4903      	ldr	r1, [pc, #12]	; (8001f3c <sensor_Read+0x14>)
 8001f30:	4803      	ldr	r0, [pc, #12]	; (8001f40 <sensor_Read+0x18>)
 8001f32:	f002 fba1 	bl	8004678 <HAL_ADC_Start_DMA>
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000328 	.word	0x20000328
 8001f40:	20000180 	.word	0x20000180

08001f44 <sensor_GetLight>:

uint16_t sensor_GetLight(){
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8001f48:	4b03      	ldr	r3, [pc, #12]	; (8001f58 <sensor_GetLight+0x14>)
 8001f4a:	889b      	ldrh	r3, [r3, #4]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	20000328 	.word	0x20000328

08001f5c <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <sensor_GetPotentiometer+0x14>)
 8001f62:	88db      	ldrh	r3, [r3, #6]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000328 	.word	0x20000328

08001f74 <sensor_GetTemperature>:

float sensor_GetCurrent(){
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
}

float sensor_GetTemperature(){
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 8001f78:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <sensor_GetTemperature+0x30>)
 8001f7a:	891b      	ldrh	r3, [r3, #8]
 8001f7c:	ee07 3a90 	vmov	s15, r3
 8001f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f84:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001fa8 <sensor_GetTemperature+0x34>
 8001f88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f8c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001fac <sensor_GetTemperature+0x38>
 8001f90:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f94:	eef0 7a66 	vmov.f32	s15, s13
}
 8001f98:	eeb0 0a67 	vmov.f32	s0, s15
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	20000328 	.word	0x20000328
 8001fa8:	43a50000 	.word	0x43a50000
 8001fac:	457ff000 	.word	0x457ff000

08001fb0 <random_eat>:
uint8_t flag2 = 0;
uint16_t x1 = 160, y1 = 160, x2 = 170, y2 = 170;
enum state firstState = goDown;
enum state prevState = goRight;

uint16_t random_eat(uint16_t minN, uint16_t maxN) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	460a      	mov	r2, r1
 8001fba:	80fb      	strh	r3, [r7, #6]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	80bb      	strh	r3, [r7, #4]
	return minN + rand()%(maxN + 1 - minN);
 8001fc0:	f007 fa16 	bl	80093f0 <rand>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	88bb      	ldrh	r3, [r7, #4]
 8001fc8:	1c59      	adds	r1, r3, #1
 8001fca:	88fb      	ldrh	r3, [r7, #6]
 8001fcc:	1acb      	subs	r3, r1, r3
 8001fce:	fb92 f1f3 	sdiv	r1, r2, r3
 8001fd2:	fb03 f301 	mul.w	r3, r3, r1
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	88fb      	ldrh	r3, [r7, #6]
 8001fdc:	4413      	add	r3, r2
 8001fde:	b29b      	uxth	r3, r3
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <createWall_color>:
        {190, 220, 200, 285},    // Wall 6
        {130, 275, 200, 285},
		{90, 150, 140, 160},
		{115, 150, 125, 200}
    };
void createWall_color(int32_t X1, int32_t Y1, int32_t X2, int32_t Y2) {
 8001fe8:	b590      	push	{r4, r7, lr}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af02      	add	r7, sp, #8
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
    // Replace this with the appropriate function in your graphics library
    lcd_Fill(X1, Y1, X2, Y2, MAGENTA);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	b298      	uxth	r0, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	b299      	uxth	r1, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	b29a      	uxth	r2, r3
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b29b      	uxth	r3, r3
 8002006:	f64f 041f 	movw	r4, #63519	; 0xf81f
 800200a:	9400      	str	r4, [sp, #0]
 800200c:	f7fe ff9a 	bl	8000f44 <lcd_Fill>
}
 8002010:	bf00      	nop
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	bd90      	pop	{r4, r7, pc}

08002018 <createWall>:
void createWall() {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
	for (int8_t i = 0; i < 9; ++i) {
 800201e:	2300      	movs	r3, #0
 8002020:	71fb      	strb	r3, [r7, #7]
 8002022:	e020      	b.n	8002066 <createWall+0x4e>
		createWall_color(obstacles[i].x1, obstacles[i].y1, obstacles[i].x2, obstacles[i].y2);
 8002024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <createWall+0x60>)
 800202a:	011b      	lsls	r3, r3, #4
 800202c:	4413      	add	r3, r2
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	4a10      	ldr	r2, [pc, #64]	; (8002078 <createWall+0x60>)
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	4413      	add	r3, r2
 800203a:	3304      	adds	r3, #4
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	4a0d      	ldr	r2, [pc, #52]	; (8002078 <createWall+0x60>)
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	4413      	add	r3, r2
 8002048:	3308      	adds	r3, #8
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002050:	4c09      	ldr	r4, [pc, #36]	; (8002078 <createWall+0x60>)
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	4423      	add	r3, r4
 8002056:	330c      	adds	r3, #12
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f7ff ffc5 	bl	8001fe8 <createWall_color>
	for (int8_t i = 0; i < 9; ++i) {
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	3301      	adds	r3, #1
 8002062:	b2db      	uxtb	r3, r3
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	2b08      	cmp	r3, #8
 800206c:	ddda      	ble.n	8002024 <createWall+0xc>
	}
}
 800206e:	bf00      	nop
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	bd90      	pop	{r4, r7, pc}
 8002078:	2000002c 	.word	0x2000002c

0800207c <snake_init>:
void snake_init() {
 800207c:	b590      	push	{r4, r7, lr}
 800207e:	b083      	sub	sp, #12
 8002080:	af02      	add	r7, sp, #8
	lcd_Fill(x1, y1, x2, y2, BLUE);
 8002082:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <snake_init+0x28>)
 8002084:	8818      	ldrh	r0, [r3, #0]
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <snake_init+0x2c>)
 8002088:	8819      	ldrh	r1, [r3, #0]
 800208a:	4b08      	ldr	r3, [pc, #32]	; (80020ac <snake_init+0x30>)
 800208c:	881a      	ldrh	r2, [r3, #0]
 800208e:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <snake_init+0x34>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	241f      	movs	r4, #31
 8002094:	9400      	str	r4, [sp, #0]
 8002096:	f7fe ff55 	bl	8000f44 <lcd_Fill>
	 //lcd_Fill(55, 75, 56, 150, RED);
}
 800209a:	bf00      	nop
 800209c:	3704      	adds	r7, #4
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd90      	pop	{r4, r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000018 	.word	0x20000018
 80020a8:	2000001a 	.word	0x2000001a
 80020ac:	2000001c 	.word	0x2000001c
 80020b0:	2000001e 	.word	0x2000001e

080020b4 <reset_game>:

void reset_game() {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af02      	add	r7, sp, #8
	count = 0;
 80020ba:	4b14      	ldr	r3, [pc, #80]	; (800210c <reset_game+0x58>)
 80020bc:	2200      	movs	r2, #0
 80020be:	801a      	strh	r2, [r3, #0]
	lcd_Clear(WHITE);
 80020c0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80020c4:	f7fe ff0c 	bl	8000ee0 <lcd_Clear>
	x1 = 160, y1 = 190, x2 = 170, y2 = 200;
 80020c8:	4b11      	ldr	r3, [pc, #68]	; (8002110 <reset_game+0x5c>)
 80020ca:	22a0      	movs	r2, #160	; 0xa0
 80020cc:	801a      	strh	r2, [r3, #0]
 80020ce:	4b11      	ldr	r3, [pc, #68]	; (8002114 <reset_game+0x60>)
 80020d0:	22be      	movs	r2, #190	; 0xbe
 80020d2:	801a      	strh	r2, [r3, #0]
 80020d4:	4b10      	ldr	r3, [pc, #64]	; (8002118 <reset_game+0x64>)
 80020d6:	22aa      	movs	r2, #170	; 0xaa
 80020d8:	801a      	strh	r2, [r3, #0]
 80020da:	4b10      	ldr	r3, [pc, #64]	; (800211c <reset_game+0x68>)
 80020dc:	22c8      	movs	r2, #200	; 0xc8
 80020de:	801a      	strh	r2, [r3, #0]
	CREATE_FOOD = 1;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <reset_game+0x6c>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	801a      	strh	r2, [r3, #0]

	lcd_Fill(0, 0, 240, 100, BLACK);
 80020e6:	2300      	movs	r3, #0
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2364      	movs	r3, #100	; 0x64
 80020ec:	22f0      	movs	r2, #240	; 0xf0
 80020ee:	2100      	movs	r1, #0
 80020f0:	2000      	movs	r0, #0
 80020f2:	f7fe ff27 	bl	8000f44 <lcd_Fill>
	snake_init();
 80020f6:	f7ff ffc1 	bl	800207c <snake_init>
	if(level >= 1) {
 80020fa:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <reset_game+0x70>)
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <reset_game+0x52>
		createWall();
 8002102:	f7ff ff89 	bl	8002018 <createWall>
	}
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	2000015e 	.word	0x2000015e
 8002110:	20000018 	.word	0x20000018
 8002114:	2000001a 	.word	0x2000001a
 8002118:	2000001c 	.word	0x2000001c
 800211c:	2000001e 	.word	0x2000001e
 8002120:	20000028 	.word	0x20000028
 8002124:	20000158 	.word	0x20000158

08002128 <game_over>:
void game_over(){
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af04      	add	r7, sp, #16

	lcd_ShowStr(50,175,"Diem cua ban la: ",RED,WHITE,16,0);
 800212e:	2300      	movs	r3, #0
 8002130:	9302      	str	r3, [sp, #8]
 8002132:	2310      	movs	r3, #16
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002140:	4a30      	ldr	r2, [pc, #192]	; (8002204 <game_over+0xdc>)
 8002142:	21af      	movs	r1, #175	; 0xaf
 8002144:	2032      	movs	r0, #50	; 0x32
 8002146:	f7ff fb49 	bl	80017dc <lcd_ShowStr>
	if(count < 10)
 800214a:	4b2f      	ldr	r3, [pc, #188]	; (8002208 <game_over+0xe0>)
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	2b09      	cmp	r3, #9
 8002150:	d80f      	bhi.n	8002172 <game_over+0x4a>
		lcd_ShowIntNum(185,175,count,1,RED,WHITE,16);
 8002152:	4b2d      	ldr	r3, [pc, #180]	; (8002208 <game_over+0xe0>)
 8002154:	881a      	ldrh	r2, [r3, #0]
 8002156:	2310      	movs	r3, #16
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2301      	movs	r3, #1
 8002168:	21af      	movs	r1, #175	; 0xaf
 800216a:	20b9      	movs	r0, #185	; 0xb9
 800216c:	f7ff f8de 	bl	800132c <lcd_ShowIntNum>
 8002170:	e00e      	b.n	8002190 <game_over+0x68>
	else
		lcd_ShowIntNum(185,175,count,2,RED,WHITE,16);
 8002172:	4b25      	ldr	r3, [pc, #148]	; (8002208 <game_over+0xe0>)
 8002174:	881a      	ldrh	r2, [r3, #0]
 8002176:	2310      	movs	r3, #16
 8002178:	9302      	str	r3, [sp, #8]
 800217a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2302      	movs	r3, #2
 8002188:	21af      	movs	r1, #175	; 0xaf
 800218a:	20b9      	movs	r0, #185	; 0xb9
 800218c:	f7ff f8ce 	bl	800132c <lcd_ShowIntNum>

//	lcd_Fill(x1, y1, x2, y2, WHITE);
//	lcd_Fill(x_food, y_food, x_food+5, y_food+5, WHITE);

	lcd_ShowStr(10,230,"Nhan phim 9 de choi lai!",BLACK,WHITE,16,0);
 8002190:	2300      	movs	r3, #0
 8002192:	9302      	str	r3, [sp, #8]
 8002194:	2310      	movs	r3, #16
 8002196:	9301      	str	r3, [sp, #4]
 8002198:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	2300      	movs	r3, #0
 80021a0:	4a1a      	ldr	r2, [pc, #104]	; (800220c <game_over+0xe4>)
 80021a2:	21e6      	movs	r1, #230	; 0xe6
 80021a4:	200a      	movs	r0, #10
 80021a6:	f7ff fb19 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(10,250,"Nhan phim E de thoat game!",BLACK,WHITE,16,0);
 80021aa:	2300      	movs	r3, #0
 80021ac:	9302      	str	r3, [sp, #8]
 80021ae:	2310      	movs	r3, #16
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	4a15      	ldr	r2, [pc, #84]	; (8002210 <game_over+0xe8>)
 80021bc:	21fa      	movs	r1, #250	; 0xfa
 80021be:	200a      	movs	r0, #10
 80021c0:	f7ff fb0c 	bl	80017dc <lcd_ShowStr>
	lcd_ShowStr(50,130,"Game Over!!!",BLUE,YELLOW,24,0);
 80021c4:	2300      	movs	r3, #0
 80021c6:	9302      	str	r3, [sp, #8]
 80021c8:	2318      	movs	r3, #24
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	231f      	movs	r3, #31
 80021d4:	4a0f      	ldr	r2, [pc, #60]	; (8002214 <game_over+0xec>)
 80021d6:	2182      	movs	r1, #130	; 0x82
 80021d8:	2032      	movs	r0, #50	; 0x32
 80021da:	f7ff faff 	bl	80017dc <lcd_ShowStr>
	if(count > max_count) {
 80021de:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <game_over+0xe0>)
 80021e0:	881a      	ldrh	r2, [r3, #0]
 80021e2:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <game_over+0xf0>)
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d903      	bls.n	80021f2 <game_over+0xca>
		max_count = count;
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <game_over+0xe0>)
 80021ec:	881a      	ldrh	r2, [r3, #0]
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <game_over+0xf0>)
 80021f0:	801a      	strh	r2, [r3, #0]
	}

	if(button_count[10] == 1) {
 80021f2:	4b0a      	ldr	r3, [pc, #40]	; (800221c <game_over+0xf4>)
 80021f4:	8a9b      	ldrh	r3, [r3, #20]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <game_over+0xd6>
		reset_game();
 80021fa:	f7ff ff5b 	bl	80020b4 <reset_game>
//		wall();
//		move();
	}

}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	0800a8ac 	.word	0x0800a8ac
 8002208:	2000015e 	.word	0x2000015e
 800220c:	0800a8c0 	.word	0x0800a8c0
 8002210:	0800a8dc 	.word	0x0800a8dc
 8002214:	0800a8f8 	.word	0x0800a8f8
 8002218:	20000160 	.word	0x20000160
 800221c:	20000228 	.word	0x20000228

08002220 <checkBite>:

uint8_t checkBite (int16_t X1 , int16_t Y1, int16_t X2, int16_t Y2,int8_t count) {
 8002220:	b490      	push	{r4, r7}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	4604      	mov	r4, r0
 8002228:	4608      	mov	r0, r1
 800222a:	4611      	mov	r1, r2
 800222c:	461a      	mov	r2, r3
 800222e:	4623      	mov	r3, r4
 8002230:	80fb      	strh	r3, [r7, #6]
 8002232:	4603      	mov	r3, r0
 8002234:	80bb      	strh	r3, [r7, #4]
 8002236:	460b      	mov	r3, r1
 8002238:	807b      	strh	r3, [r7, #2]
 800223a:	4613      	mov	r3, r2
 800223c:	803b      	strh	r3, [r7, #0]
	for (int8_t i = count; i < currentIndex; i++) {
 800223e:	7e3b      	ldrb	r3, [r7, #24]
 8002240:	73fb      	strb	r3, [r7, #15]
 8002242:	e0b8      	b.n	80023b6 <checkBite+0x196>
		if (X1 >= allPath[i].x1 && X1 <= allPath[i].x2) {
 8002244:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002248:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800224c:	4860      	ldr	r0, [pc, #384]	; (80023d0 <checkBite+0x1b0>)
 800224e:	4613      	mov	r3, r2
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	4403      	add	r3, r0
 8002258:	3308      	adds	r3, #8
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4299      	cmp	r1, r3
 800225e:	db4b      	blt.n	80022f8 <checkBite+0xd8>
 8002260:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002264:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002268:	4859      	ldr	r0, [pc, #356]	; (80023d0 <checkBite+0x1b0>)
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4403      	add	r3, r0
 8002274:	330c      	adds	r3, #12
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4299      	cmp	r1, r3
 800227a:	dc3d      	bgt.n	80022f8 <checkBite+0xd8>
			if (Y1 >= allPath[i].y1 && Y1 <= allPath[i].y2) {
 800227c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002280:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002284:	4852      	ldr	r0, [pc, #328]	; (80023d0 <checkBite+0x1b0>)
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	4403      	add	r3, r0
 8002290:	3310      	adds	r3, #16
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4299      	cmp	r1, r3
 8002296:	db0f      	blt.n	80022b8 <checkBite+0x98>
 8002298:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800229c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80022a0:	484b      	ldr	r0, [pc, #300]	; (80023d0 <checkBite+0x1b0>)
 80022a2:	4613      	mov	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	4413      	add	r3, r2
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4403      	add	r3, r0
 80022ac:	3314      	adds	r3, #20
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4299      	cmp	r1, r3
 80022b2:	dc01      	bgt.n	80022b8 <checkBite+0x98>

				return 1;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e086      	b.n	80023c6 <checkBite+0x1a6>
			} else if (y2 >= allPath[i].y1 && y2 <= allPath[i].y2) {
 80022b8:	4b46      	ldr	r3, [pc, #280]	; (80023d4 <checkBite+0x1b4>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	4618      	mov	r0, r3
 80022be:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80022c2:	4943      	ldr	r1, [pc, #268]	; (80023d0 <checkBite+0x1b0>)
 80022c4:	4613      	mov	r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4413      	add	r3, r2
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	440b      	add	r3, r1
 80022ce:	3310      	adds	r3, #16
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4298      	cmp	r0, r3
 80022d4:	db68      	blt.n	80023a8 <checkBite+0x188>
 80022d6:	4b3f      	ldr	r3, [pc, #252]	; (80023d4 <checkBite+0x1b4>)
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80022e0:	493b      	ldr	r1, [pc, #236]	; (80023d0 <checkBite+0x1b0>)
 80022e2:	4613      	mov	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	440b      	add	r3, r1
 80022ec:	3314      	adds	r3, #20
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4298      	cmp	r0, r3
 80022f2:	dc59      	bgt.n	80023a8 <checkBite+0x188>

				return 1;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e066      	b.n	80023c6 <checkBite+0x1a6>
			}
		} else if (X2 >= allPath[i].x1 && X2 <= allPath[i].x2) {
 80022f8:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80022fc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002300:	4833      	ldr	r0, [pc, #204]	; (80023d0 <checkBite+0x1b0>)
 8002302:	4613      	mov	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4413      	add	r3, r2
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	4403      	add	r3, r0
 800230c:	3308      	adds	r3, #8
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4299      	cmp	r1, r3
 8002312:	db4a      	blt.n	80023aa <checkBite+0x18a>
 8002314:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002318:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800231c:	482c      	ldr	r0, [pc, #176]	; (80023d0 <checkBite+0x1b0>)
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4403      	add	r3, r0
 8002328:	330c      	adds	r3, #12
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4299      	cmp	r1, r3
 800232e:	dc3c      	bgt.n	80023aa <checkBite+0x18a>
			if (Y1 >= allPath[i].y1 && Y1 <= allPath[i].y2) {
 8002330:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002334:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002338:	4825      	ldr	r0, [pc, #148]	; (80023d0 <checkBite+0x1b0>)
 800233a:	4613      	mov	r3, r2
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	4413      	add	r3, r2
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4403      	add	r3, r0
 8002344:	3310      	adds	r3, #16
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4299      	cmp	r1, r3
 800234a:	db0f      	blt.n	800236c <checkBite+0x14c>
 800234c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002350:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002354:	481e      	ldr	r0, [pc, #120]	; (80023d0 <checkBite+0x1b0>)
 8002356:	4613      	mov	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4413      	add	r3, r2
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	4403      	add	r3, r0
 8002360:	3314      	adds	r3, #20
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4299      	cmp	r1, r3
 8002366:	dc01      	bgt.n	800236c <checkBite+0x14c>

				return 1;
 8002368:	2301      	movs	r3, #1
 800236a:	e02c      	b.n	80023c6 <checkBite+0x1a6>
			} else if (Y2 >= allPath[i].y1 && Y2 <= allPath[i].y2) {
 800236c:	f9b7 1000 	ldrsh.w	r1, [r7]
 8002370:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002374:	4816      	ldr	r0, [pc, #88]	; (80023d0 <checkBite+0x1b0>)
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	00db      	lsls	r3, r3, #3
 800237e:	4403      	add	r3, r0
 8002380:	3310      	adds	r3, #16
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4299      	cmp	r1, r3
 8002386:	db10      	blt.n	80023aa <checkBite+0x18a>
 8002388:	f9b7 1000 	ldrsh.w	r1, [r7]
 800238c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002390:	480f      	ldr	r0, [pc, #60]	; (80023d0 <checkBite+0x1b0>)
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	4403      	add	r3, r0
 800239c:	3314      	adds	r3, #20
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4299      	cmp	r1, r3
 80023a2:	dc02      	bgt.n	80023aa <checkBite+0x18a>

				return 1;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e00e      	b.n	80023c6 <checkBite+0x1a6>
			if (Y1 >= allPath[i].y1 && Y1 <= allPath[i].y2) {
 80023a8:	bf00      	nop
	for (int8_t i = count; i < currentIndex; i++) {
 80023aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	3301      	adds	r3, #1
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	73fb      	strb	r3, [r7, #15]
 80023b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ba:	4a07      	ldr	r2, [pc, #28]	; (80023d8 <checkBite+0x1b8>)
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	4293      	cmp	r3, r2
 80023c0:	f6ff af40 	blt.w	8002244 <checkBite+0x24>
			}
		}
	}
	return 0;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc90      	pop	{r4, r7}
 80023ce:	4770      	bx	lr
 80023d0:	20000338 	.word	0x20000338
 80023d4:	2000001e 	.word	0x2000001e
 80023d8:	2000015a 	.word	0x2000015a

080023dc <snakeSelfBite>:
uint8_t snakeSelfBite (int16_t X1 , int16_t Y1, int16_t X2, int16_t Y2,int8_t flag){
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b085      	sub	sp, #20
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	4604      	mov	r4, r0
 80023e4:	4608      	mov	r0, r1
 80023e6:	4611      	mov	r1, r2
 80023e8:	461a      	mov	r2, r3
 80023ea:	4623      	mov	r3, r4
 80023ec:	80fb      	strh	r3, [r7, #6]
 80023ee:	4603      	mov	r3, r0
 80023f0:	80bb      	strh	r3, [r7, #4]
 80023f2:	460b      	mov	r3, r1
 80023f4:	807b      	strh	r3, [r7, #2]
 80023f6:	4613      	mov	r3, r2
 80023f8:	803b      	strh	r3, [r7, #0]
	if (flag == 1) {
 80023fa:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d112      	bne.n	8002428 <snakeSelfBite+0x4c>
		if(checkBite(X1, Y1, X2, Y2, 0) == 1)
 8002402:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002406:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800240a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800240e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002412:	2400      	movs	r4, #0
 8002414:	9400      	str	r4, [sp, #0]
 8002416:	f7ff ff03 	bl	8002220 <checkBite>
 800241a:	4603      	mov	r3, r0
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <snakeSelfBite+0x48>
			return 1;
 8002420:	2301      	movs	r3, #1
 8002422:	e017      	b.n	8002454 <snakeSelfBite+0x78>
		return 0;
 8002424:	2300      	movs	r3, #0
 8002426:	e015      	b.n	8002454 <snakeSelfBite+0x78>
	}
	else {
		if (currentIndex >= 4) {
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <snakeSelfBite+0x80>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b03      	cmp	r3, #3
 800242e:	d910      	bls.n	8002452 <snakeSelfBite+0x76>
			if(checkBite(X1, Y1, X2, Y2, 3) == 1) {
 8002430:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002434:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002438:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800243c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002440:	2403      	movs	r4, #3
 8002442:	9400      	str	r4, [sp, #0]
 8002444:	f7ff feec 	bl	8002220 <checkBite>
 8002448:	4603      	mov	r3, r0
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <snakeSelfBite+0x76>
				return 1;
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <snakeSelfBite+0x78>
			}
		}
		return 0;
 8002452:	2300      	movs	r3, #0
	}

}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bd90      	pop	{r4, r7, pc}
 800245c:	2000015a 	.word	0x2000015a

08002460 <moveWall>:
void moveWall() {
 8002460:	b590      	push	{r4, r7, lr}
 8002462:	b083      	sub	sp, #12
 8002464:	af02      	add	r7, sp, #8
	if (flag1 == 0) {
 8002466:	4b7c      	ldr	r3, [pc, #496]	; (8002658 <moveWall+0x1f8>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d14a      	bne.n	8002504 <moveWall+0xa4>
		lcd_Fill(obstacles[7].x2-2, obstacles[7].y1, obstacles[7].x2, obstacles[7].y2, WHITE);
 800246e:	4b7b      	ldr	r3, [pc, #492]	; (800265c <moveWall+0x1fc>)
 8002470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002472:	b29b      	uxth	r3, r3
 8002474:	3b02      	subs	r3, #2
 8002476:	b298      	uxth	r0, r3
 8002478:	4b78      	ldr	r3, [pc, #480]	; (800265c <moveWall+0x1fc>)
 800247a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800247c:	b299      	uxth	r1, r3
 800247e:	4b77      	ldr	r3, [pc, #476]	; (800265c <moveWall+0x1fc>)
 8002480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002482:	b29a      	uxth	r2, r3
 8002484:	4b75      	ldr	r3, [pc, #468]	; (800265c <moveWall+0x1fc>)
 8002486:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002488:	b29b      	uxth	r3, r3
 800248a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800248e:	9400      	str	r4, [sp, #0]
 8002490:	f7fe fd58 	bl	8000f44 <lcd_Fill>
		obstacles[7].x1-=2;
 8002494:	4b71      	ldr	r3, [pc, #452]	; (800265c <moveWall+0x1fc>)
 8002496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002498:	3b02      	subs	r3, #2
 800249a:	4a70      	ldr	r2, [pc, #448]	; (800265c <moveWall+0x1fc>)
 800249c:	6713      	str	r3, [r2, #112]	; 0x70
		obstacles[7].x2-=2;
 800249e:	4b6f      	ldr	r3, [pc, #444]	; (800265c <moveWall+0x1fc>)
 80024a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024a2:	3b02      	subs	r3, #2
 80024a4:	4a6d      	ldr	r2, [pc, #436]	; (800265c <moveWall+0x1fc>)
 80024a6:	6793      	str	r3, [r2, #120]	; 0x78
		lcd_Fill(obstacles[7].x1, obstacles[7].y1, obstacles[7].x1+2, obstacles[7].y2, MAGENTA);
 80024a8:	4b6c      	ldr	r3, [pc, #432]	; (800265c <moveWall+0x1fc>)
 80024aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ac:	b298      	uxth	r0, r3
 80024ae:	4b6b      	ldr	r3, [pc, #428]	; (800265c <moveWall+0x1fc>)
 80024b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024b2:	b299      	uxth	r1, r3
 80024b4:	4b69      	ldr	r3, [pc, #420]	; (800265c <moveWall+0x1fc>)
 80024b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	3302      	adds	r3, #2
 80024bc:	b29a      	uxth	r2, r3
 80024be:	4b67      	ldr	r3, [pc, #412]	; (800265c <moveWall+0x1fc>)
 80024c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	f64f 041f 	movw	r4, #63519	; 0xf81f
 80024c8:	9400      	str	r4, [sp, #0]
 80024ca:	f7fe fd3b 	bl	8000f44 <lcd_Fill>

		snakeSelfBite(obstacles[7].x1,obstacles[7].y1,obstacles[7].x1+10,obstacles[7].y2, 1);
 80024ce:	4b63      	ldr	r3, [pc, #396]	; (800265c <moveWall+0x1fc>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d2:	b218      	sxth	r0, r3
 80024d4:	4b61      	ldr	r3, [pc, #388]	; (800265c <moveWall+0x1fc>)
 80024d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d8:	b219      	sxth	r1, r3
 80024da:	4b60      	ldr	r3, [pc, #384]	; (800265c <moveWall+0x1fc>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024de:	b29b      	uxth	r3, r3
 80024e0:	330a      	adds	r3, #10
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	4b5d      	ldr	r3, [pc, #372]	; (800265c <moveWall+0x1fc>)
 80024e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024ea:	b21b      	sxth	r3, r3
 80024ec:	2401      	movs	r4, #1
 80024ee:	9400      	str	r4, [sp, #0]
 80024f0:	f7ff ff74 	bl	80023dc <snakeSelfBite>
		if (obstacles[7].x1 <= 10) flag1 = 1;
 80024f4:	4b59      	ldr	r3, [pc, #356]	; (800265c <moveWall+0x1fc>)
 80024f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f8:	2b0a      	cmp	r3, #10
 80024fa:	dc4d      	bgt.n	8002598 <moveWall+0x138>
 80024fc:	4b56      	ldr	r3, [pc, #344]	; (8002658 <moveWall+0x1f8>)
 80024fe:	2201      	movs	r2, #1
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	e049      	b.n	8002598 <moveWall+0x138>
	} else {
		lcd_Fill(obstacles[7].x1, obstacles[7].y1, obstacles[7].x1+2, obstacles[7].y2, WHITE);
 8002504:	4b55      	ldr	r3, [pc, #340]	; (800265c <moveWall+0x1fc>)
 8002506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002508:	b298      	uxth	r0, r3
 800250a:	4b54      	ldr	r3, [pc, #336]	; (800265c <moveWall+0x1fc>)
 800250c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800250e:	b299      	uxth	r1, r3
 8002510:	4b52      	ldr	r3, [pc, #328]	; (800265c <moveWall+0x1fc>)
 8002512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002514:	b29b      	uxth	r3, r3
 8002516:	3302      	adds	r3, #2
 8002518:	b29a      	uxth	r2, r3
 800251a:	4b50      	ldr	r3, [pc, #320]	; (800265c <moveWall+0x1fc>)
 800251c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800251e:	b29b      	uxth	r3, r3
 8002520:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002524:	9400      	str	r4, [sp, #0]
 8002526:	f7fe fd0d 	bl	8000f44 <lcd_Fill>
		obstacles[7].x1+=2;
 800252a:	4b4c      	ldr	r3, [pc, #304]	; (800265c <moveWall+0x1fc>)
 800252c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252e:	3302      	adds	r3, #2
 8002530:	4a4a      	ldr	r2, [pc, #296]	; (800265c <moveWall+0x1fc>)
 8002532:	6713      	str	r3, [r2, #112]	; 0x70
		obstacles[7].x2+=2;
 8002534:	4b49      	ldr	r3, [pc, #292]	; (800265c <moveWall+0x1fc>)
 8002536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002538:	3302      	adds	r3, #2
 800253a:	4a48      	ldr	r2, [pc, #288]	; (800265c <moveWall+0x1fc>)
 800253c:	6793      	str	r3, [r2, #120]	; 0x78
		lcd_Fill(obstacles[7].x2-2, obstacles[7].y1, obstacles[7].x2, obstacles[7].y2, MAGENTA);
 800253e:	4b47      	ldr	r3, [pc, #284]	; (800265c <moveWall+0x1fc>)
 8002540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b02      	subs	r3, #2
 8002546:	b298      	uxth	r0, r3
 8002548:	4b44      	ldr	r3, [pc, #272]	; (800265c <moveWall+0x1fc>)
 800254a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800254c:	b299      	uxth	r1, r3
 800254e:	4b43      	ldr	r3, [pc, #268]	; (800265c <moveWall+0x1fc>)
 8002550:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002552:	b29a      	uxth	r2, r3
 8002554:	4b41      	ldr	r3, [pc, #260]	; (800265c <moveWall+0x1fc>)
 8002556:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002558:	b29b      	uxth	r3, r3
 800255a:	f64f 041f 	movw	r4, #63519	; 0xf81f
 800255e:	9400      	str	r4, [sp, #0]
 8002560:	f7fe fcf0 	bl	8000f44 <lcd_Fill>
		snakeSelfBite(obstacles[7].x2-10,obstacles[7].y1,obstacles[7].x2,obstacles[7].y2, 1);
 8002564:	4b3d      	ldr	r3, [pc, #244]	; (800265c <moveWall+0x1fc>)
 8002566:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002568:	b29b      	uxth	r3, r3
 800256a:	3b0a      	subs	r3, #10
 800256c:	b29b      	uxth	r3, r3
 800256e:	b218      	sxth	r0, r3
 8002570:	4b3a      	ldr	r3, [pc, #232]	; (800265c <moveWall+0x1fc>)
 8002572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002574:	b219      	sxth	r1, r3
 8002576:	4b39      	ldr	r3, [pc, #228]	; (800265c <moveWall+0x1fc>)
 8002578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800257a:	b21a      	sxth	r2, r3
 800257c:	4b37      	ldr	r3, [pc, #220]	; (800265c <moveWall+0x1fc>)
 800257e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002580:	b21b      	sxth	r3, r3
 8002582:	2401      	movs	r4, #1
 8002584:	9400      	str	r4, [sp, #0]
 8002586:	f7ff ff29 	bl	80023dc <snakeSelfBite>
		if (obstacles[7].x2 >= 230) flag1 = 0;
 800258a:	4b34      	ldr	r3, [pc, #208]	; (800265c <moveWall+0x1fc>)
 800258c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800258e:	2be5      	cmp	r3, #229	; 0xe5
 8002590:	dd02      	ble.n	8002598 <moveWall+0x138>
 8002592:	4b31      	ldr	r3, [pc, #196]	; (8002658 <moveWall+0x1f8>)
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
	}

	if (flag2 == 0) {
 8002598:	4b31      	ldr	r3, [pc, #196]	; (8002660 <moveWall+0x200>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d163      	bne.n	8002668 <moveWall+0x208>
		lcd_Fill(obstacles[8].x1, obstacles[8].y2-2, obstacles[8].x2, obstacles[8].y2, WHITE);
 80025a0:	4b2e      	ldr	r3, [pc, #184]	; (800265c <moveWall+0x1fc>)
 80025a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a6:	b298      	uxth	r0, r3
 80025a8:	4b2c      	ldr	r3, [pc, #176]	; (800265c <moveWall+0x1fc>)
 80025aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	3b02      	subs	r3, #2
 80025b2:	b299      	uxth	r1, r3
 80025b4:	4b29      	ldr	r3, [pc, #164]	; (800265c <moveWall+0x1fc>)
 80025b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	4b27      	ldr	r3, [pc, #156]	; (800265c <moveWall+0x1fc>)
 80025be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80025c8:	9400      	str	r4, [sp, #0]
 80025ca:	f7fe fcbb 	bl	8000f44 <lcd_Fill>
		obstacles[8].y1-=2;
 80025ce:	4b23      	ldr	r3, [pc, #140]	; (800265c <moveWall+0x1fc>)
 80025d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025d4:	3b02      	subs	r3, #2
 80025d6:	4a21      	ldr	r2, [pc, #132]	; (800265c <moveWall+0x1fc>)
 80025d8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		obstacles[8].y2-=2;
 80025dc:	4b1f      	ldr	r3, [pc, #124]	; (800265c <moveWall+0x1fc>)
 80025de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025e2:	3b02      	subs	r3, #2
 80025e4:	4a1d      	ldr	r2, [pc, #116]	; (800265c <moveWall+0x1fc>)
 80025e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		lcd_Fill(obstacles[8].x1, obstacles[8].y1, obstacles[8].x2, obstacles[8].y1+2, MAGENTA);
 80025ea:	4b1c      	ldr	r3, [pc, #112]	; (800265c <moveWall+0x1fc>)
 80025ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025f0:	b298      	uxth	r0, r3
 80025f2:	4b1a      	ldr	r3, [pc, #104]	; (800265c <moveWall+0x1fc>)
 80025f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025f8:	b299      	uxth	r1, r3
 80025fa:	4b18      	ldr	r3, [pc, #96]	; (800265c <moveWall+0x1fc>)
 80025fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002600:	b29a      	uxth	r2, r3
 8002602:	4b16      	ldr	r3, [pc, #88]	; (800265c <moveWall+0x1fc>)
 8002604:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002608:	b29b      	uxth	r3, r3
 800260a:	3302      	adds	r3, #2
 800260c:	b29b      	uxth	r3, r3
 800260e:	f64f 041f 	movw	r4, #63519	; 0xf81f
 8002612:	9400      	str	r4, [sp, #0]
 8002614:	f7fe fc96 	bl	8000f44 <lcd_Fill>
		snakeSelfBite(obstacles[7].x1,obstacles[7].y1,obstacles[7].x2,obstacles[7].y1+10, 1);
 8002618:	4b10      	ldr	r3, [pc, #64]	; (800265c <moveWall+0x1fc>)
 800261a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800261c:	b218      	sxth	r0, r3
 800261e:	4b0f      	ldr	r3, [pc, #60]	; (800265c <moveWall+0x1fc>)
 8002620:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002622:	b219      	sxth	r1, r3
 8002624:	4b0d      	ldr	r3, [pc, #52]	; (800265c <moveWall+0x1fc>)
 8002626:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002628:	b21a      	sxth	r2, r3
 800262a:	4b0c      	ldr	r3, [pc, #48]	; (800265c <moveWall+0x1fc>)
 800262c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800262e:	b29b      	uxth	r3, r3
 8002630:	330a      	adds	r3, #10
 8002632:	b29b      	uxth	r3, r3
 8002634:	b21b      	sxth	r3, r3
 8002636:	2401      	movs	r4, #1
 8002638:	9400      	str	r4, [sp, #0]
 800263a:	f7ff fecf 	bl	80023dc <snakeSelfBite>
		if (obstacles[8].y1 <= y_min) flag2 = 1;
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <moveWall+0x1fc>)
 8002640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002644:	4a07      	ldr	r2, [pc, #28]	; (8002664 <moveWall+0x204>)
 8002646:	f9b2 2000 	ldrsh.w	r2, [r2]
 800264a:	4293      	cmp	r3, r2
 800264c:	dc64      	bgt.n	8002718 <moveWall+0x2b8>
 800264e:	4b04      	ldr	r3, [pc, #16]	; (8002660 <moveWall+0x200>)
 8002650:	2201      	movs	r2, #1
 8002652:	701a      	strb	r2, [r3, #0]
		lcd_Fill(obstacles[8].x1, obstacles[8].y2-2, obstacles[8].x2, obstacles[8].y2, MAGENTA);
		snakeSelfBite(obstacles[7].x1,obstacles[7].y2-10,obstacles[7].x2,obstacles[7].y2, 1);
		if (obstacles[8].y2 >= 310) flag2 = 0;
	}

}
 8002654:	e060      	b.n	8002718 <moveWall+0x2b8>
 8002656:	bf00      	nop
 8002658:	2000015c 	.word	0x2000015c
 800265c:	2000002c 	.word	0x2000002c
 8002660:	2000015d 	.word	0x2000015d
 8002664:	20000016 	.word	0x20000016
		lcd_Fill(obstacles[8].x1, obstacles[8].y1, obstacles[8].x2, obstacles[8].y1+2, WHITE);
 8002668:	4b2d      	ldr	r3, [pc, #180]	; (8002720 <moveWall+0x2c0>)
 800266a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800266e:	b298      	uxth	r0, r3
 8002670:	4b2b      	ldr	r3, [pc, #172]	; (8002720 <moveWall+0x2c0>)
 8002672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002676:	b299      	uxth	r1, r3
 8002678:	4b29      	ldr	r3, [pc, #164]	; (8002720 <moveWall+0x2c0>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800267e:	b29a      	uxth	r2, r3
 8002680:	4b27      	ldr	r3, [pc, #156]	; (8002720 <moveWall+0x2c0>)
 8002682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002686:	b29b      	uxth	r3, r3
 8002688:	3302      	adds	r3, #2
 800268a:	b29b      	uxth	r3, r3
 800268c:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002690:	9400      	str	r4, [sp, #0]
 8002692:	f7fe fc57 	bl	8000f44 <lcd_Fill>
		obstacles[8].y1+=2;
 8002696:	4b22      	ldr	r3, [pc, #136]	; (8002720 <moveWall+0x2c0>)
 8002698:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800269c:	3302      	adds	r3, #2
 800269e:	4a20      	ldr	r2, [pc, #128]	; (8002720 <moveWall+0x2c0>)
 80026a0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		obstacles[8].y2+=2;
 80026a4:	4b1e      	ldr	r3, [pc, #120]	; (8002720 <moveWall+0x2c0>)
 80026a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026aa:	3302      	adds	r3, #2
 80026ac:	4a1c      	ldr	r2, [pc, #112]	; (8002720 <moveWall+0x2c0>)
 80026ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		lcd_Fill(obstacles[8].x1, obstacles[8].y2-2, obstacles[8].x2, obstacles[8].y2, MAGENTA);
 80026b2:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <moveWall+0x2c0>)
 80026b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026b8:	b298      	uxth	r0, r3
 80026ba:	4b19      	ldr	r3, [pc, #100]	; (8002720 <moveWall+0x2c0>)
 80026bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	3b02      	subs	r3, #2
 80026c4:	b299      	uxth	r1, r3
 80026c6:	4b16      	ldr	r3, [pc, #88]	; (8002720 <moveWall+0x2c0>)
 80026c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	4b14      	ldr	r3, [pc, #80]	; (8002720 <moveWall+0x2c0>)
 80026d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	f64f 041f 	movw	r4, #63519	; 0xf81f
 80026da:	9400      	str	r4, [sp, #0]
 80026dc:	f7fe fc32 	bl	8000f44 <lcd_Fill>
		snakeSelfBite(obstacles[7].x1,obstacles[7].y2-10,obstacles[7].x2,obstacles[7].y2, 1);
 80026e0:	4b0f      	ldr	r3, [pc, #60]	; (8002720 <moveWall+0x2c0>)
 80026e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026e4:	b218      	sxth	r0, r3
 80026e6:	4b0e      	ldr	r3, [pc, #56]	; (8002720 <moveWall+0x2c0>)
 80026e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	3b0a      	subs	r3, #10
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	b219      	sxth	r1, r3
 80026f2:	4b0b      	ldr	r3, [pc, #44]	; (8002720 <moveWall+0x2c0>)
 80026f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	4b09      	ldr	r3, [pc, #36]	; (8002720 <moveWall+0x2c0>)
 80026fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	2401      	movs	r4, #1
 8002700:	9400      	str	r4, [sp, #0]
 8002702:	f7ff fe6b 	bl	80023dc <snakeSelfBite>
		if (obstacles[8].y2 >= 310) flag2 = 0;
 8002706:	4b06      	ldr	r3, [pc, #24]	; (8002720 <moveWall+0x2c0>)
 8002708:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800270c:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8002710:	db02      	blt.n	8002718 <moveWall+0x2b8>
 8002712:	4b04      	ldr	r3, [pc, #16]	; (8002724 <moveWall+0x2c4>)
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
}
 8002718:	bf00      	nop
 800271a:	3704      	adds	r7, #4
 800271c:	46bd      	mov	sp, r7
 800271e:	bd90      	pop	{r4, r7, pc}
 8002720:	2000002c 	.word	0x2000002c
 8002724:	2000015d 	.word	0x2000015d

08002728 <checkCollision>:

uint8_t checkCollision() {
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
	if(level == 0)
 800272e:	4b58      	ldr	r3, [pc, #352]	; (8002890 <checkCollision+0x168>)
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <checkCollision+0x12>
		return 0;
 8002736:	2300      	movs	r3, #0
 8002738:	e0a3      	b.n	8002882 <checkCollision+0x15a>
	for (int8_t i = 0; i < 9; ++i) {
 800273a:	2300      	movs	r3, #0
 800273c:	71fb      	strb	r3, [r7, #7]
 800273e:	e09a      	b.n	8002876 <checkCollision+0x14e>
		if (x1 >= obstacles[i].x1 && x1 <= obstacles[i].x2) {
 8002740:	4b54      	ldr	r3, [pc, #336]	; (8002894 <checkCollision+0x16c>)
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	4a53      	ldr	r2, [pc, #332]	; (8002898 <checkCollision+0x170>)
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	4413      	add	r3, r2
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4299      	cmp	r1, r3
 8002754:	db3f      	blt.n	80027d6 <checkCollision+0xae>
 8002756:	4b4f      	ldr	r3, [pc, #316]	; (8002894 <checkCollision+0x16c>)
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002760:	4a4d      	ldr	r2, [pc, #308]	; (8002898 <checkCollision+0x170>)
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	4413      	add	r3, r2
 8002766:	3308      	adds	r3, #8
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4299      	cmp	r1, r3
 800276c:	dc33      	bgt.n	80027d6 <checkCollision+0xae>
			if (y1 >= obstacles[i].y1 && y1 <= obstacles[i].y2) {
 800276e:	4b4b      	ldr	r3, [pc, #300]	; (800289c <checkCollision+0x174>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	4619      	mov	r1, r3
 8002774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002778:	4a47      	ldr	r2, [pc, #284]	; (8002898 <checkCollision+0x170>)
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	4413      	add	r3, r2
 800277e:	3304      	adds	r3, #4
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4299      	cmp	r1, r3
 8002784:	db0d      	blt.n	80027a2 <checkCollision+0x7a>
 8002786:	4b45      	ldr	r3, [pc, #276]	; (800289c <checkCollision+0x174>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	4a41      	ldr	r2, [pc, #260]	; (8002898 <checkCollision+0x170>)
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	4413      	add	r3, r2
 8002796:	330c      	adds	r3, #12
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4299      	cmp	r1, r3
 800279c:	dc01      	bgt.n	80027a2 <checkCollision+0x7a>

				return 1;
 800279e:	2301      	movs	r3, #1
 80027a0:	e06f      	b.n	8002882 <checkCollision+0x15a>
			} else if (y2 >= obstacles[i].y1 && y2 <= obstacles[i].y2) {
 80027a2:	4b3f      	ldr	r3, [pc, #252]	; (80028a0 <checkCollision+0x178>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	4619      	mov	r1, r3
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	4a3a      	ldr	r2, [pc, #232]	; (8002898 <checkCollision+0x170>)
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	4413      	add	r3, r2
 80027b2:	3304      	adds	r3, #4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4299      	cmp	r1, r3
 80027b8:	db58      	blt.n	800286c <checkCollision+0x144>
 80027ba:	4b39      	ldr	r3, [pc, #228]	; (80028a0 <checkCollision+0x178>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	4619      	mov	r1, r3
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	4a34      	ldr	r2, [pc, #208]	; (8002898 <checkCollision+0x170>)
 80027c6:	011b      	lsls	r3, r3, #4
 80027c8:	4413      	add	r3, r2
 80027ca:	330c      	adds	r3, #12
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4299      	cmp	r1, r3
 80027d0:	dc4c      	bgt.n	800286c <checkCollision+0x144>

				return 1;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e055      	b.n	8002882 <checkCollision+0x15a>
			}
		} else if (x2 >= obstacles[i].x1 && x2 <= obstacles[i].x2) {
 80027d6:	4b33      	ldr	r3, [pc, #204]	; (80028a4 <checkCollision+0x17c>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	4619      	mov	r1, r3
 80027dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e0:	4a2d      	ldr	r2, [pc, #180]	; (8002898 <checkCollision+0x170>)
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	4413      	add	r3, r2
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4299      	cmp	r1, r3
 80027ea:	db40      	blt.n	800286e <checkCollision+0x146>
 80027ec:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <checkCollision+0x17c>)
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	4619      	mov	r1, r3
 80027f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f6:	4a28      	ldr	r2, [pc, #160]	; (8002898 <checkCollision+0x170>)
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	4413      	add	r3, r2
 80027fc:	3308      	adds	r3, #8
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4299      	cmp	r1, r3
 8002802:	dc34      	bgt.n	800286e <checkCollision+0x146>
			if (y1 >= obstacles[i].y1 && y1 <= obstacles[i].y2) {
 8002804:	4b25      	ldr	r3, [pc, #148]	; (800289c <checkCollision+0x174>)
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	4619      	mov	r1, r3
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	4a22      	ldr	r2, [pc, #136]	; (8002898 <checkCollision+0x170>)
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	4413      	add	r3, r2
 8002814:	3304      	adds	r3, #4
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4299      	cmp	r1, r3
 800281a:	db0d      	blt.n	8002838 <checkCollision+0x110>
 800281c:	4b1f      	ldr	r3, [pc, #124]	; (800289c <checkCollision+0x174>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	4a1c      	ldr	r2, [pc, #112]	; (8002898 <checkCollision+0x170>)
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	4413      	add	r3, r2
 800282c:	330c      	adds	r3, #12
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4299      	cmp	r1, r3
 8002832:	dc01      	bgt.n	8002838 <checkCollision+0x110>

				return 1;
 8002834:	2301      	movs	r3, #1
 8002836:	e024      	b.n	8002882 <checkCollision+0x15a>
			} else if (y2 >= obstacles[i].y1 && y2 <= obstacles[i].y2) {
 8002838:	4b19      	ldr	r3, [pc, #100]	; (80028a0 <checkCollision+0x178>)
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	4619      	mov	r1, r3
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	4a15      	ldr	r2, [pc, #84]	; (8002898 <checkCollision+0x170>)
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	4413      	add	r3, r2
 8002848:	3304      	adds	r3, #4
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4299      	cmp	r1, r3
 800284e:	db0e      	blt.n	800286e <checkCollision+0x146>
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <checkCollision+0x178>)
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	4619      	mov	r1, r3
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	4a0f      	ldr	r2, [pc, #60]	; (8002898 <checkCollision+0x170>)
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	4413      	add	r3, r2
 8002860:	330c      	adds	r3, #12
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4299      	cmp	r1, r3
 8002866:	dc02      	bgt.n	800286e <checkCollision+0x146>

				return 1;
 8002868:	2301      	movs	r3, #1
 800286a:	e00a      	b.n	8002882 <checkCollision+0x15a>
			if (y1 >= obstacles[i].y1 && y1 <= obstacles[i].y2) {
 800286c:	bf00      	nop
	for (int8_t i = 0; i < 9; ++i) {
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	3301      	adds	r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	71fb      	strb	r3, [r7, #7]
 8002876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287a:	2b08      	cmp	r3, #8
 800287c:	f77f af60 	ble.w	8002740 <checkCollision+0x18>
			}
		}
	}
	return 0;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	20000158 	.word	0x20000158
 8002894:	20000018 	.word	0x20000018
 8002898:	2000002c 	.word	0x2000002c
 800289c:	2000001a 	.word	0x2000001a
 80028a0:	2000001e 	.word	0x2000001e
 80028a4:	2000001c 	.word	0x2000001c

080028a8 <delete_path>:
void delete_path() {
 80028a8:	b5b0      	push	{r4, r5, r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af02      	add	r7, sp, #8
    // Assuming lcd_Fill is a function to clear the specified area on the LCD with white color
    	if (allPath[0].isTail == 0) {
 80028ae:	4b81      	ldr	r3, [pc, #516]	; (8002ab4 <delete_path+0x20c>)
 80028b0:	785b      	ldrb	r3, [r3, #1]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f040 808d 	bne.w	80029d2 <delete_path+0x12a>
    		//if (allPath[0].currentState == goRight) lcd_Fill(x1,0, x2, y2, RED);
    		if (allPath[0].length >= snakeTailLen) {
 80028b8:	4b7e      	ldr	r3, [pc, #504]	; (8002ab4 <delete_path+0x20c>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	4a7e      	ldr	r2, [pc, #504]	; (8002ab8 <delete_path+0x210>)
 80028be:	8812      	ldrh	r2, [r2, #0]
 80028c0:	4293      	cmp	r3, r2
 80028c2:	f2c0 815a 	blt.w	8002b7a <delete_path+0x2d2>
    			if (allPath[0].currentState == goUp) {
 80028c6:	4b7b      	ldr	r3, [pc, #492]	; (8002ab4 <delete_path+0x20c>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d11c      	bne.n	8002908 <delete_path+0x60>
					lcd_Fill(allPath[0].x1, allPath[0].y2-speed, allPath[0].x2, allPath[0].y2, WHITE);
 80028ce:	4b79      	ldr	r3, [pc, #484]	; (8002ab4 <delete_path+0x20c>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	b298      	uxth	r0, r3
 80028d4:	4b77      	ldr	r3, [pc, #476]	; (8002ab4 <delete_path+0x20c>)
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	b29a      	uxth	r2, r3
 80028da:	4b78      	ldr	r3, [pc, #480]	; (8002abc <delete_path+0x214>)
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	b299      	uxth	r1, r3
 80028e2:	4b74      	ldr	r3, [pc, #464]	; (8002ab4 <delete_path+0x20c>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	4b72      	ldr	r3, [pc, #456]	; (8002ab4 <delete_path+0x20c>)
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80028f2:	9400      	str	r4, [sp, #0]
 80028f4:	f7fe fb26 	bl	8000f44 <lcd_Fill>
					allPath[0].y2 -= speed;
 80028f8:	4b6e      	ldr	r3, [pc, #440]	; (8002ab4 <delete_path+0x20c>)
 80028fa:	695b      	ldr	r3, [r3, #20]
 80028fc:	4a6f      	ldr	r2, [pc, #444]	; (8002abc <delete_path+0x214>)
 80028fe:	8812      	ldrh	r2, [r2, #0]
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	4a6c      	ldr	r2, [pc, #432]	; (8002ab4 <delete_path+0x20c>)
 8002904:	6153      	str	r3, [r2, #20]



    	}

}
 8002906:	e138      	b.n	8002b7a <delete_path+0x2d2>
				} else if (allPath[0].currentState == goDown) {
 8002908:	4b6a      	ldr	r3, [pc, #424]	; (8002ab4 <delete_path+0x20c>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d11d      	bne.n	800294c <delete_path+0xa4>
					lcd_Fill(allPath[0].x1, allPath[0].y1, allPath[0].x2, allPath[0].y1 + speed, WHITE);
 8002910:	4b68      	ldr	r3, [pc, #416]	; (8002ab4 <delete_path+0x20c>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	b298      	uxth	r0, r3
 8002916:	4b67      	ldr	r3, [pc, #412]	; (8002ab4 <delete_path+0x20c>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	b299      	uxth	r1, r3
 800291c:	4b65      	ldr	r3, [pc, #404]	; (8002ab4 <delete_path+0x20c>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	b29c      	uxth	r4, r3
 8002922:	4b64      	ldr	r3, [pc, #400]	; (8002ab4 <delete_path+0x20c>)
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	b29a      	uxth	r2, r3
 8002928:	4b64      	ldr	r3, [pc, #400]	; (8002abc <delete_path+0x214>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	4413      	add	r3, r2
 800292e:	b29b      	uxth	r3, r3
 8002930:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002934:	9200      	str	r2, [sp, #0]
 8002936:	4622      	mov	r2, r4
 8002938:	f7fe fb04 	bl	8000f44 <lcd_Fill>
					allPath[0].y1 += speed;
 800293c:	4b5d      	ldr	r3, [pc, #372]	; (8002ab4 <delete_path+0x20c>)
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	4a5e      	ldr	r2, [pc, #376]	; (8002abc <delete_path+0x214>)
 8002942:	8812      	ldrh	r2, [r2, #0]
 8002944:	4413      	add	r3, r2
 8002946:	4a5b      	ldr	r2, [pc, #364]	; (8002ab4 <delete_path+0x20c>)
 8002948:	6113      	str	r3, [r2, #16]
}
 800294a:	e116      	b.n	8002b7a <delete_path+0x2d2>
				} else if (allPath[0].currentState == goLeft) {
 800294c:	4b59      	ldr	r3, [pc, #356]	; (8002ab4 <delete_path+0x20c>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b02      	cmp	r3, #2
 8002952:	d11c      	bne.n	800298e <delete_path+0xe6>
					lcd_Fill(allPath[0].x2-speed, allPath[0].y1, allPath[0].x2, allPath[0].y2, WHITE);
 8002954:	4b57      	ldr	r3, [pc, #348]	; (8002ab4 <delete_path+0x20c>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	b29a      	uxth	r2, r3
 800295a:	4b58      	ldr	r3, [pc, #352]	; (8002abc <delete_path+0x214>)
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	b298      	uxth	r0, r3
 8002962:	4b54      	ldr	r3, [pc, #336]	; (8002ab4 <delete_path+0x20c>)
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	b299      	uxth	r1, r3
 8002968:	4b52      	ldr	r3, [pc, #328]	; (8002ab4 <delete_path+0x20c>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	b29a      	uxth	r2, r3
 800296e:	4b51      	ldr	r3, [pc, #324]	; (8002ab4 <delete_path+0x20c>)
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	b29b      	uxth	r3, r3
 8002974:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002978:	9400      	str	r4, [sp, #0]
 800297a:	f7fe fae3 	bl	8000f44 <lcd_Fill>
					allPath[0].x2 -= speed;
 800297e:	4b4d      	ldr	r3, [pc, #308]	; (8002ab4 <delete_path+0x20c>)
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	4a4e      	ldr	r2, [pc, #312]	; (8002abc <delete_path+0x214>)
 8002984:	8812      	ldrh	r2, [r2, #0]
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	4a4a      	ldr	r2, [pc, #296]	; (8002ab4 <delete_path+0x20c>)
 800298a:	60d3      	str	r3, [r2, #12]
}
 800298c:	e0f5      	b.n	8002b7a <delete_path+0x2d2>
				} else if (allPath[0].currentState == goRight) {
 800298e:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <delete_path+0x20c>)
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b03      	cmp	r3, #3
 8002994:	f040 80f1 	bne.w	8002b7a <delete_path+0x2d2>
					lcd_Fill(allPath[0].x1, allPath[0].y1, allPath[0].x1+speed, allPath[0].y2, WHITE);
 8002998:	4b46      	ldr	r3, [pc, #280]	; (8002ab4 <delete_path+0x20c>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	b298      	uxth	r0, r3
 800299e:	4b45      	ldr	r3, [pc, #276]	; (8002ab4 <delete_path+0x20c>)
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	b299      	uxth	r1, r3
 80029a4:	4b43      	ldr	r3, [pc, #268]	; (8002ab4 <delete_path+0x20c>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	4b44      	ldr	r3, [pc, #272]	; (8002abc <delete_path+0x214>)
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	4413      	add	r3, r2
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	4b40      	ldr	r3, [pc, #256]	; (8002ab4 <delete_path+0x20c>)
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80029bc:	9400      	str	r4, [sp, #0]
 80029be:	f7fe fac1 	bl	8000f44 <lcd_Fill>
					allPath[0].x1 += speed;
 80029c2:	4b3c      	ldr	r3, [pc, #240]	; (8002ab4 <delete_path+0x20c>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	4a3d      	ldr	r2, [pc, #244]	; (8002abc <delete_path+0x214>)
 80029c8:	8812      	ldrh	r2, [r2, #0]
 80029ca:	4413      	add	r3, r2
 80029cc:	4a39      	ldr	r2, [pc, #228]	; (8002ab4 <delete_path+0x20c>)
 80029ce:	6093      	str	r3, [r2, #8]
}
 80029d0:	e0d3      	b.n	8002b7a <delete_path+0x2d2>
    	} else if (allPath[0].isTail == 1) {
 80029d2:	4b38      	ldr	r3, [pc, #224]	; (8002ab4 <delete_path+0x20c>)
 80029d4:	785b      	ldrb	r3, [r3, #1]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	f040 80cf 	bne.w	8002b7a <delete_path+0x2d2>
    		allPath[0].length -= speed;
 80029dc:	4b35      	ldr	r3, [pc, #212]	; (8002ab4 <delete_path+0x20c>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4a36      	ldr	r2, [pc, #216]	; (8002abc <delete_path+0x214>)
 80029e2:	8812      	ldrh	r2, [r2, #0]
 80029e4:	1a9b      	subs	r3, r3, r2
 80029e6:	4a33      	ldr	r2, [pc, #204]	; (8002ab4 <delete_path+0x20c>)
 80029e8:	6053      	str	r3, [r2, #4]
    		if (allPath[0].currentState == goUp) {
 80029ea:	4b32      	ldr	r3, [pc, #200]	; (8002ab4 <delete_path+0x20c>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d11c      	bne.n	8002a2c <delete_path+0x184>
				lcd_Fill(allPath[0].x1, allPath[0].y2-speed, allPath[0].x2, allPath[0].y2, WHITE);
 80029f2:	4b30      	ldr	r3, [pc, #192]	; (8002ab4 <delete_path+0x20c>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	b298      	uxth	r0, r3
 80029f8:	4b2e      	ldr	r3, [pc, #184]	; (8002ab4 <delete_path+0x20c>)
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	4b2f      	ldr	r3, [pc, #188]	; (8002abc <delete_path+0x214>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	b299      	uxth	r1, r3
 8002a06:	4b2b      	ldr	r3, [pc, #172]	; (8002ab4 <delete_path+0x20c>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	4b29      	ldr	r3, [pc, #164]	; (8002ab4 <delete_path+0x20c>)
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002a16:	9400      	str	r4, [sp, #0]
 8002a18:	f7fe fa94 	bl	8000f44 <lcd_Fill>
				allPath[0].y2 -= speed;
 8002a1c:	4b25      	ldr	r3, [pc, #148]	; (8002ab4 <delete_path+0x20c>)
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	4a26      	ldr	r2, [pc, #152]	; (8002abc <delete_path+0x214>)
 8002a22:	8812      	ldrh	r2, [r2, #0]
 8002a24:	1a9b      	subs	r3, r3, r2
 8002a26:	4a23      	ldr	r2, [pc, #140]	; (8002ab4 <delete_path+0x20c>)
 8002a28:	6153      	str	r3, [r2, #20]
 8002a2a:	e069      	b.n	8002b00 <delete_path+0x258>
			} else if (allPath[0].currentState == goDown) {
 8002a2c:	4b21      	ldr	r3, [pc, #132]	; (8002ab4 <delete_path+0x20c>)
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d11d      	bne.n	8002a70 <delete_path+0x1c8>
				lcd_Fill(allPath[0].x1, allPath[0].y1, allPath[0].x2, allPath[0].y1 + speed, WHITE);
 8002a34:	4b1f      	ldr	r3, [pc, #124]	; (8002ab4 <delete_path+0x20c>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	b298      	uxth	r0, r3
 8002a3a:	4b1e      	ldr	r3, [pc, #120]	; (8002ab4 <delete_path+0x20c>)
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	b299      	uxth	r1, r3
 8002a40:	4b1c      	ldr	r3, [pc, #112]	; (8002ab4 <delete_path+0x20c>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	b29c      	uxth	r4, r3
 8002a46:	4b1b      	ldr	r3, [pc, #108]	; (8002ab4 <delete_path+0x20c>)
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	4b1b      	ldr	r3, [pc, #108]	; (8002abc <delete_path+0x214>)
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	4413      	add	r3, r2
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a58:	9200      	str	r2, [sp, #0]
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	f7fe fa72 	bl	8000f44 <lcd_Fill>
				allPath[0].y1 += speed;
 8002a60:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <delete_path+0x20c>)
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	4a15      	ldr	r2, [pc, #84]	; (8002abc <delete_path+0x214>)
 8002a66:	8812      	ldrh	r2, [r2, #0]
 8002a68:	4413      	add	r3, r2
 8002a6a:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <delete_path+0x20c>)
 8002a6c:	6113      	str	r3, [r2, #16]
 8002a6e:	e047      	b.n	8002b00 <delete_path+0x258>
			} else if (allPath[0].currentState == goLeft) {
 8002a70:	4b10      	ldr	r3, [pc, #64]	; (8002ab4 <delete_path+0x20c>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d123      	bne.n	8002ac0 <delete_path+0x218>
				lcd_Fill(allPath[0].x2-speed, allPath[0].y1, allPath[0].x2, allPath[0].y2, WHITE);
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <delete_path+0x20c>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b0f      	ldr	r3, [pc, #60]	; (8002abc <delete_path+0x214>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	b298      	uxth	r0, r3
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <delete_path+0x20c>)
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	b299      	uxth	r1, r3
 8002a8c:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <delete_path+0x20c>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <delete_path+0x20c>)
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002a9c:	9400      	str	r4, [sp, #0]
 8002a9e:	f7fe fa51 	bl	8000f44 <lcd_Fill>
				allPath[0].x2 -= speed;
 8002aa2:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <delete_path+0x20c>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	4a05      	ldr	r2, [pc, #20]	; (8002abc <delete_path+0x214>)
 8002aa8:	8812      	ldrh	r2, [r2, #0]
 8002aaa:	1a9b      	subs	r3, r3, r2
 8002aac:	4a01      	ldr	r2, [pc, #4]	; (8002ab4 <delete_path+0x20c>)
 8002aae:	60d3      	str	r3, [r2, #12]
 8002ab0:	e026      	b.n	8002b00 <delete_path+0x258>
 8002ab2:	bf00      	nop
 8002ab4:	20000338 	.word	0x20000338
 8002ab8:	20000024 	.word	0x20000024
 8002abc:	20000026 	.word	0x20000026
			} else if (allPath[0].currentState == goRight) {
 8002ac0:	4b30      	ldr	r3, [pc, #192]	; (8002b84 <delete_path+0x2dc>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	d11b      	bne.n	8002b00 <delete_path+0x258>
				lcd_Fill(allPath[0].x1, allPath[0].y1, allPath[0].x1+speed, allPath[0].y2, WHITE);
 8002ac8:	4b2e      	ldr	r3, [pc, #184]	; (8002b84 <delete_path+0x2dc>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	b298      	uxth	r0, r3
 8002ace:	4b2d      	ldr	r3, [pc, #180]	; (8002b84 <delete_path+0x2dc>)
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	b299      	uxth	r1, r3
 8002ad4:	4b2b      	ldr	r3, [pc, #172]	; (8002b84 <delete_path+0x2dc>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b2b      	ldr	r3, [pc, #172]	; (8002b88 <delete_path+0x2e0>)
 8002adc:	881b      	ldrh	r3, [r3, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	4b28      	ldr	r3, [pc, #160]	; (8002b84 <delete_path+0x2dc>)
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002aec:	9400      	str	r4, [sp, #0]
 8002aee:	f7fe fa29 	bl	8000f44 <lcd_Fill>
				allPath[0].x1 += speed;
 8002af2:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <delete_path+0x2dc>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	4a24      	ldr	r2, [pc, #144]	; (8002b88 <delete_path+0x2e0>)
 8002af8:	8812      	ldrh	r2, [r2, #0]
 8002afa:	4413      	add	r3, r2
 8002afc:	4a21      	ldr	r2, [pc, #132]	; (8002b84 <delete_path+0x2dc>)
 8002afe:	6093      	str	r3, [r2, #8]
    		if (flag == 0) {
 8002b00:	4b22      	ldr	r3, [pc, #136]	; (8002b8c <delete_path+0x2e4>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d138      	bne.n	8002b7a <delete_path+0x2d2>
				if (allPath[0].length == 0 || allPath[0].length < 0) {
 8002b08:	4b1e      	ldr	r3, [pc, #120]	; (8002b84 <delete_path+0x2dc>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <delete_path+0x270>
 8002b10:	4b1c      	ldr	r3, [pc, #112]	; (8002b84 <delete_path+0x2dc>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	da30      	bge.n	8002b7a <delete_path+0x2d2>
						flag = 1;
 8002b18:	4b1c      	ldr	r3, [pc, #112]	; (8002b8c <delete_path+0x2e4>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
						delete_path();
 8002b1e:	f7ff fec3 	bl	80028a8 <delete_path>
						flag = 0;
 8002b22:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <delete_path+0x2e4>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
					for (uint8_t i = 0; i < currentIndex - 1; i++) {
 8002b28:	2300      	movs	r3, #0
 8002b2a:	71fb      	strb	r3, [r7, #7]
 8002b2c:	e019      	b.n	8002b62 <delete_path+0x2ba>
						allPath[i] = allPath[i + 1];
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	79f9      	ldrb	r1, [r7, #7]
 8002b34:	4813      	ldr	r0, [pc, #76]	; (8002b84 <delete_path+0x2dc>)
 8002b36:	460b      	mov	r3, r1
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	440b      	add	r3, r1
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4418      	add	r0, r3
 8002b40:	4910      	ldr	r1, [pc, #64]	; (8002b84 <delete_path+0x2dc>)
 8002b42:	4613      	mov	r3, r2
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	440b      	add	r3, r1
 8002b4c:	4604      	mov	r4, r0
 8002b4e:	461d      	mov	r5, r3
 8002b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002b58:	e884 0003 	stmia.w	r4, {r0, r1}
					for (uint8_t i = 0; i < currentIndex - 1; i++) {
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	71fb      	strb	r3, [r7, #7]
 8002b62:	79fa      	ldrb	r2, [r7, #7]
 8002b64:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <delete_path+0x2e8>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	dbdf      	blt.n	8002b2e <delete_path+0x286>
					currentIndex--;
 8002b6e:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <delete_path+0x2e8>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <delete_path+0x2e8>)
 8002b78:	701a      	strb	r2, [r3, #0]
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bdb0      	pop	{r4, r5, r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000338 	.word	0x20000338
 8002b88:	20000026 	.word	0x20000026
 8002b8c:	2000015b 	.word	0x2000015b
 8002b90:	2000015a 	.word	0x2000015a

08002b94 <right>:
void right() {
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af02      	add	r7, sp, #8

	if (prevState == goRight) {
 8002b9a:	4b75      	ldr	r3, [pc, #468]	; (8002d70 <right+0x1dc>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b03      	cmp	r3, #3
 8002ba0:	d137      	bne.n	8002c12 <right+0x7e>
				if (allPath[currentIndex-1].length <= snakeTailLen) {
 8002ba2:	4b74      	ldr	r3, [pc, #464]	; (8002d74 <right+0x1e0>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	1e5a      	subs	r2, r3, #1
 8002ba8:	4973      	ldr	r1, [pc, #460]	; (8002d78 <right+0x1e4>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a70      	ldr	r2, [pc, #448]	; (8002d7c <right+0x1e8>)
 8002bba:	8812      	ldrh	r2, [r2, #0]
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	dc19      	bgt.n	8002bf4 <right+0x60>
					allPath[currentIndex-1].length +=speed;
 8002bc0:	4b6c      	ldr	r3, [pc, #432]	; (8002d74 <right+0x1e0>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	1e5a      	subs	r2, r3, #1
 8002bc6:	496c      	ldr	r1, [pc, #432]	; (8002d78 <right+0x1e4>)
 8002bc8:	4613      	mov	r3, r2
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4413      	add	r3, r2
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	440b      	add	r3, r1
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a6a      	ldr	r2, [pc, #424]	; (8002d80 <right+0x1ec>)
 8002bd8:	8812      	ldrh	r2, [r2, #0]
 8002bda:	4611      	mov	r1, r2
 8002bdc:	4a65      	ldr	r2, [pc, #404]	; (8002d74 <right+0x1e0>)
 8002bde:	7812      	ldrb	r2, [r2, #0]
 8002be0:	3a01      	subs	r2, #1
 8002be2:	4419      	add	r1, r3
 8002be4:	4864      	ldr	r0, [pc, #400]	; (8002d78 <right+0x1e4>)
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4403      	add	r3, r0
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	6019      	str	r1, [r3, #0]
				}
				allPath[currentIndex-1].x2 = x2;
 8002bf4:	4b63      	ldr	r3, [pc, #396]	; (8002d84 <right+0x1f0>)
 8002bf6:	8819      	ldrh	r1, [r3, #0]
 8002bf8:	4b5e      	ldr	r3, [pc, #376]	; (8002d74 <right+0x1e0>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	1e5a      	subs	r2, r3, #1
 8002bfe:	4608      	mov	r0, r1
 8002c00:	495d      	ldr	r1, [pc, #372]	; (8002d78 <right+0x1e4>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	00db      	lsls	r3, r3, #3
 8002c0a:	440b      	add	r3, r1
 8002c0c:	330c      	adds	r3, #12
 8002c0e:	6018      	str	r0, [r3, #0]
 8002c10:	e089      	b.n	8002d26 <right+0x192>
			} else {
				if (currentIndex == 0) allPath[0].isTail = 0;
 8002c12:	4b58      	ldr	r3, [pc, #352]	; (8002d74 <right+0x1e0>)
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d103      	bne.n	8002c22 <right+0x8e>
 8002c1a:	4b57      	ldr	r3, [pc, #348]	; (8002d78 <right+0x1e4>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	705a      	strb	r2, [r3, #1]
 8002c20:	e00b      	b.n	8002c3a <right+0xa6>
				else allPath[currentIndex-1].isTail = 1;
 8002c22:	4b54      	ldr	r3, [pc, #336]	; (8002d74 <right+0x1e0>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	1e5a      	subs	r2, r3, #1
 8002c28:	4953      	ldr	r1, [pc, #332]	; (8002d78 <right+0x1e4>)
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	440b      	add	r3, r1
 8002c34:	3301      	adds	r3, #1
 8002c36:	2201      	movs	r2, #1
 8002c38:	701a      	strb	r2, [r3, #0]
				allPath[currentIndex].isTail = 0;
 8002c3a:	4b4e      	ldr	r3, [pc, #312]	; (8002d74 <right+0x1e0>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4a4d      	ldr	r2, [pc, #308]	; (8002d78 <right+0x1e4>)
 8002c42:	460b      	mov	r3, r1
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	440b      	add	r3, r1
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	2200      	movs	r2, #0
 8002c50:	701a      	strb	r2, [r3, #0]
				if (snakeTailLen == init_len) allPath[currentIndex].length = snakeTailLen;
 8002c52:	4b4a      	ldr	r3, [pc, #296]	; (8002d7c <right+0x1e8>)
 8002c54:	881a      	ldrh	r2, [r3, #0]
 8002c56:	4b4c      	ldr	r3, [pc, #304]	; (8002d88 <right+0x1f4>)
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d10e      	bne.n	8002c7c <right+0xe8>
 8002c5e:	4b47      	ldr	r3, [pc, #284]	; (8002d7c <right+0x1e8>)
 8002c60:	881a      	ldrh	r2, [r3, #0]
 8002c62:	4b44      	ldr	r3, [pc, #272]	; (8002d74 <right+0x1e0>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4a43      	ldr	r2, [pc, #268]	; (8002d78 <right+0x1e4>)
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	440b      	add	r3, r1
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	4413      	add	r3, r2
 8002c76:	3304      	adds	r3, #4
 8002c78:	6018      	str	r0, [r3, #0]
 8002c7a:	e00b      	b.n	8002c94 <right+0x100>
				else allPath[currentIndex].length = 0;
 8002c7c:	4b3d      	ldr	r3, [pc, #244]	; (8002d74 <right+0x1e0>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4a3d      	ldr	r2, [pc, #244]	; (8002d78 <right+0x1e4>)
 8002c84:	460b      	mov	r3, r1
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	440b      	add	r3, r1
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3304      	adds	r3, #4
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
				allPath[currentIndex].currentState = goRight;
 8002c94:	4b37      	ldr	r3, [pc, #220]	; (8002d74 <right+0x1e0>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4a37      	ldr	r2, [pc, #220]	; (8002d78 <right+0x1e4>)
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	440b      	add	r3, r1
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	701a      	strb	r2, [r3, #0]
				allPath[currentIndex].x1 = x1;
 8002caa:	4b38      	ldr	r3, [pc, #224]	; (8002d8c <right+0x1f8>)
 8002cac:	881a      	ldrh	r2, [r3, #0]
 8002cae:	4b31      	ldr	r3, [pc, #196]	; (8002d74 <right+0x1e0>)
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4610      	mov	r0, r2
 8002cb6:	4a30      	ldr	r2, [pc, #192]	; (8002d78 <right+0x1e4>)
 8002cb8:	460b      	mov	r3, r1
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	440b      	add	r3, r1
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	4413      	add	r3, r2
 8002cc2:	3308      	adds	r3, #8
 8002cc4:	6018      	str	r0, [r3, #0]
				allPath[currentIndex].x2 = x2;
 8002cc6:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <right+0x1f0>)
 8002cc8:	881a      	ldrh	r2, [r3, #0]
 8002cca:	4b2a      	ldr	r3, [pc, #168]	; (8002d74 <right+0x1e0>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4610      	mov	r0, r2
 8002cd2:	4a29      	ldr	r2, [pc, #164]	; (8002d78 <right+0x1e4>)
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	440b      	add	r3, r1
 8002cda:	00db      	lsls	r3, r3, #3
 8002cdc:	4413      	add	r3, r2
 8002cde:	330c      	adds	r3, #12
 8002ce0:	6018      	str	r0, [r3, #0]
				allPath[currentIndex].y1 = y1;
 8002ce2:	4b2b      	ldr	r3, [pc, #172]	; (8002d90 <right+0x1fc>)
 8002ce4:	881a      	ldrh	r2, [r3, #0]
 8002ce6:	4b23      	ldr	r3, [pc, #140]	; (8002d74 <right+0x1e0>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	4610      	mov	r0, r2
 8002cee:	4a22      	ldr	r2, [pc, #136]	; (8002d78 <right+0x1e4>)
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	440b      	add	r3, r1
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3310      	adds	r3, #16
 8002cfc:	6018      	str	r0, [r3, #0]
				allPath[currentIndex].y2 = y2;
 8002cfe:	4b25      	ldr	r3, [pc, #148]	; (8002d94 <right+0x200>)
 8002d00:	881a      	ldrh	r2, [r3, #0]
 8002d02:	4b1c      	ldr	r3, [pc, #112]	; (8002d74 <right+0x1e0>)
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	4619      	mov	r1, r3
 8002d08:	4610      	mov	r0, r2
 8002d0a:	4a1b      	ldr	r2, [pc, #108]	; (8002d78 <right+0x1e4>)
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	440b      	add	r3, r1
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4413      	add	r3, r2
 8002d16:	3314      	adds	r3, #20
 8002d18:	6018      	str	r0, [r3, #0]

				currentIndex++;
 8002d1a:	4b16      	ldr	r3, [pc, #88]	; (8002d74 <right+0x1e0>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <right+0x1e0>)
 8002d24:	701a      	strb	r2, [r3, #0]
			}
			prevState = goRight;
 8002d26:	4b12      	ldr	r3, [pc, #72]	; (8002d70 <right+0x1dc>)
 8002d28:	2203      	movs	r2, #3
 8002d2a:	701a      	strb	r2, [r3, #0]
			//if (snakeTailLen - allPath[currentIndex-1].length == init_len) allPath[currentIndex-1].length+=speed;
			x1 += speed;
 8002d2c:	4b17      	ldr	r3, [pc, #92]	; (8002d8c <right+0x1f8>)
 8002d2e:	881a      	ldrh	r2, [r3, #0]
 8002d30:	4b13      	ldr	r3, [pc, #76]	; (8002d80 <right+0x1ec>)
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	4413      	add	r3, r2
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <right+0x1f8>)
 8002d3a:	801a      	strh	r2, [r3, #0]
			x2 += speed;
 8002d3c:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <right+0x1f0>)
 8002d3e:	881a      	ldrh	r2, [r3, #0]
 8002d40:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <right+0x1ec>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	4413      	add	r3, r2
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <right+0x1f0>)
 8002d4a:	801a      	strh	r2, [r3, #0]


			lcd_Fill(x1, y1, x2, y2, BLUE);
 8002d4c:	4b0f      	ldr	r3, [pc, #60]	; (8002d8c <right+0x1f8>)
 8002d4e:	8818      	ldrh	r0, [r3, #0]
 8002d50:	4b0f      	ldr	r3, [pc, #60]	; (8002d90 <right+0x1fc>)
 8002d52:	8819      	ldrh	r1, [r3, #0]
 8002d54:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <right+0x1f0>)
 8002d56:	881a      	ldrh	r2, [r3, #0]
 8002d58:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <right+0x200>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	241f      	movs	r4, #31
 8002d5e:	9400      	str	r4, [sp, #0]
 8002d60:	f7fe f8f0 	bl	8000f44 <lcd_Fill>
			delete_path();
 8002d64:	f7ff fda0 	bl	80028a8 <delete_path>
}
 8002d68:	bf00      	nop
 8002d6a:	3704      	adds	r7, #4
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd90      	pop	{r4, r7, pc}
 8002d70:	20000021 	.word	0x20000021
 8002d74:	2000015a 	.word	0x2000015a
 8002d78:	20000338 	.word	0x20000338
 8002d7c:	20000024 	.word	0x20000024
 8002d80:	20000026 	.word	0x20000026
 8002d84:	2000001c 	.word	0x2000001c
 8002d88:	20000022 	.word	0x20000022
 8002d8c:	20000018 	.word	0x20000018
 8002d90:	2000001a 	.word	0x2000001a
 8002d94:	2000001e 	.word	0x2000001e

08002d98 <left>:
void left() {
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af02      	add	r7, sp, #8
	if (prevState == goLeft) {
 8002d9e:	4b75      	ldr	r3, [pc, #468]	; (8002f74 <left+0x1dc>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d137      	bne.n	8002e16 <left+0x7e>
		if (allPath[currentIndex-1].length <= snakeTailLen) {
 8002da6:	4b74      	ldr	r3, [pc, #464]	; (8002f78 <left+0x1e0>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	1e5a      	subs	r2, r3, #1
 8002dac:	4973      	ldr	r1, [pc, #460]	; (8002f7c <left+0x1e4>)
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	00db      	lsls	r3, r3, #3
 8002db6:	440b      	add	r3, r1
 8002db8:	3304      	adds	r3, #4
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a70      	ldr	r2, [pc, #448]	; (8002f80 <left+0x1e8>)
 8002dbe:	8812      	ldrh	r2, [r2, #0]
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	dc19      	bgt.n	8002df8 <left+0x60>

							allPath[currentIndex-1].length +=speed;
 8002dc4:	4b6c      	ldr	r3, [pc, #432]	; (8002f78 <left+0x1e0>)
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	1e5a      	subs	r2, r3, #1
 8002dca:	496c      	ldr	r1, [pc, #432]	; (8002f7c <left+0x1e4>)
 8002dcc:	4613      	mov	r3, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	4413      	add	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3304      	adds	r3, #4
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a6a      	ldr	r2, [pc, #424]	; (8002f84 <left+0x1ec>)
 8002ddc:	8812      	ldrh	r2, [r2, #0]
 8002dde:	4611      	mov	r1, r2
 8002de0:	4a65      	ldr	r2, [pc, #404]	; (8002f78 <left+0x1e0>)
 8002de2:	7812      	ldrb	r2, [r2, #0]
 8002de4:	3a01      	subs	r2, #1
 8002de6:	4419      	add	r1, r3
 8002de8:	4864      	ldr	r0, [pc, #400]	; (8002f7c <left+0x1e4>)
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4403      	add	r3, r0
 8002df4:	3304      	adds	r3, #4
 8002df6:	6019      	str	r1, [r3, #0]
						}

			allPath[currentIndex-1].x1 = x1;
 8002df8:	4b63      	ldr	r3, [pc, #396]	; (8002f88 <left+0x1f0>)
 8002dfa:	8819      	ldrh	r1, [r3, #0]
 8002dfc:	4b5e      	ldr	r3, [pc, #376]	; (8002f78 <left+0x1e0>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	1e5a      	subs	r2, r3, #1
 8002e02:	4608      	mov	r0, r1
 8002e04:	495d      	ldr	r1, [pc, #372]	; (8002f7c <left+0x1e4>)
 8002e06:	4613      	mov	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	4413      	add	r3, r2
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	440b      	add	r3, r1
 8002e10:	3308      	adds	r3, #8
 8002e12:	6018      	str	r0, [r3, #0]
 8002e14:	e089      	b.n	8002f2a <left+0x192>

		} else {
			if (currentIndex == 0) allPath[0].isTail = 0;
 8002e16:	4b58      	ldr	r3, [pc, #352]	; (8002f78 <left+0x1e0>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d103      	bne.n	8002e26 <left+0x8e>
 8002e1e:	4b57      	ldr	r3, [pc, #348]	; (8002f7c <left+0x1e4>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	705a      	strb	r2, [r3, #1]
 8002e24:	e00b      	b.n	8002e3e <left+0xa6>
			else allPath[currentIndex-1].isTail = 1;
 8002e26:	4b54      	ldr	r3, [pc, #336]	; (8002f78 <left+0x1e0>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	1e5a      	subs	r2, r3, #1
 8002e2c:	4953      	ldr	r1, [pc, #332]	; (8002f7c <left+0x1e4>)
 8002e2e:	4613      	mov	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4413      	add	r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	440b      	add	r3, r1
 8002e38:	3301      	adds	r3, #1
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
			allPath[currentIndex].isTail = 0;
 8002e3e:	4b4e      	ldr	r3, [pc, #312]	; (8002f78 <left+0x1e0>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	4619      	mov	r1, r3
 8002e44:	4a4d      	ldr	r2, [pc, #308]	; (8002f7c <left+0x1e4>)
 8002e46:	460b      	mov	r3, r1
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	440b      	add	r3, r1
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	4413      	add	r3, r2
 8002e50:	3301      	adds	r3, #1
 8002e52:	2200      	movs	r2, #0
 8002e54:	701a      	strb	r2, [r3, #0]
			if (snakeTailLen == init_len) allPath[currentIndex].length = snakeTailLen;
 8002e56:	4b4a      	ldr	r3, [pc, #296]	; (8002f80 <left+0x1e8>)
 8002e58:	881a      	ldrh	r2, [r3, #0]
 8002e5a:	4b4c      	ldr	r3, [pc, #304]	; (8002f8c <left+0x1f4>)
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d10e      	bne.n	8002e80 <left+0xe8>
 8002e62:	4b47      	ldr	r3, [pc, #284]	; (8002f80 <left+0x1e8>)
 8002e64:	881a      	ldrh	r2, [r3, #0]
 8002e66:	4b44      	ldr	r3, [pc, #272]	; (8002f78 <left+0x1e0>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	4a43      	ldr	r2, [pc, #268]	; (8002f7c <left+0x1e4>)
 8002e70:	460b      	mov	r3, r1
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	440b      	add	r3, r1
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	4413      	add	r3, r2
 8002e7a:	3304      	adds	r3, #4
 8002e7c:	6018      	str	r0, [r3, #0]
 8002e7e:	e00b      	b.n	8002e98 <left+0x100>
			else allPath[currentIndex].length = 0;
 8002e80:	4b3d      	ldr	r3, [pc, #244]	; (8002f78 <left+0x1e0>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	4619      	mov	r1, r3
 8002e86:	4a3d      	ldr	r2, [pc, #244]	; (8002f7c <left+0x1e4>)
 8002e88:	460b      	mov	r3, r1
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	440b      	add	r3, r1
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	4413      	add	r3, r2
 8002e92:	3304      	adds	r3, #4
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
			allPath[currentIndex].currentState = goLeft;
 8002e98:	4b37      	ldr	r3, [pc, #220]	; (8002f78 <left+0x1e0>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4a37      	ldr	r2, [pc, #220]	; (8002f7c <left+0x1e4>)
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	440b      	add	r3, r1
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	2202      	movs	r2, #2
 8002eac:	701a      	strb	r2, [r3, #0]
			allPath[currentIndex].x1 = x1;
 8002eae:	4b36      	ldr	r3, [pc, #216]	; (8002f88 <left+0x1f0>)
 8002eb0:	881a      	ldrh	r2, [r3, #0]
 8002eb2:	4b31      	ldr	r3, [pc, #196]	; (8002f78 <left+0x1e0>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4610      	mov	r0, r2
 8002eba:	4a30      	ldr	r2, [pc, #192]	; (8002f7c <left+0x1e4>)
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	440b      	add	r3, r1
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3308      	adds	r3, #8
 8002ec8:	6018      	str	r0, [r3, #0]
			allPath[currentIndex].x2 = x2;
 8002eca:	4b31      	ldr	r3, [pc, #196]	; (8002f90 <left+0x1f8>)
 8002ecc:	881a      	ldrh	r2, [r3, #0]
 8002ece:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <left+0x1e0>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	4a29      	ldr	r2, [pc, #164]	; (8002f7c <left+0x1e4>)
 8002ed8:	460b      	mov	r3, r1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	440b      	add	r3, r1
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	330c      	adds	r3, #12
 8002ee4:	6018      	str	r0, [r3, #0]
			allPath[currentIndex].y1 = y1;
 8002ee6:	4b2b      	ldr	r3, [pc, #172]	; (8002f94 <left+0x1fc>)
 8002ee8:	881a      	ldrh	r2, [r3, #0]
 8002eea:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <left+0x1e0>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	4a22      	ldr	r2, [pc, #136]	; (8002f7c <left+0x1e4>)
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	440b      	add	r3, r1
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	4413      	add	r3, r2
 8002efe:	3310      	adds	r3, #16
 8002f00:	6018      	str	r0, [r3, #0]
			allPath[currentIndex].y2 = y2;
 8002f02:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <left+0x200>)
 8002f04:	881a      	ldrh	r2, [r3, #0]
 8002f06:	4b1c      	ldr	r3, [pc, #112]	; (8002f78 <left+0x1e0>)
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <left+0x1e4>)
 8002f10:	460b      	mov	r3, r1
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	440b      	add	r3, r1
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	4413      	add	r3, r2
 8002f1a:	3314      	adds	r3, #20
 8002f1c:	6018      	str	r0, [r3, #0]
			currentIndex++;
 8002f1e:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <left+0x1e0>)
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	3301      	adds	r3, #1
 8002f24:	b2da      	uxtb	r2, r3
 8002f26:	4b14      	ldr	r3, [pc, #80]	; (8002f78 <left+0x1e0>)
 8002f28:	701a      	strb	r2, [r3, #0]
		}
		prevState = goLeft;
 8002f2a:	4b12      	ldr	r3, [pc, #72]	; (8002f74 <left+0x1dc>)
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	701a      	strb	r2, [r3, #0]
		//if (snakeTailLen - allPath[currentIndex-1].length == init_len) allPath[currentIndex-1].length+=speed;
		x1 -= speed;
 8002f30:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <left+0x1f0>)
 8002f32:	881a      	ldrh	r2, [r3, #0]
 8002f34:	4b13      	ldr	r3, [pc, #76]	; (8002f84 <left+0x1ec>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <left+0x1f0>)
 8002f3e:	801a      	strh	r2, [r3, #0]
		x2 -= speed;
 8002f40:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <left+0x1f8>)
 8002f42:	881a      	ldrh	r2, [r3, #0]
 8002f44:	4b0f      	ldr	r3, [pc, #60]	; (8002f84 <left+0x1ec>)
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	4b10      	ldr	r3, [pc, #64]	; (8002f90 <left+0x1f8>)
 8002f4e:	801a      	strh	r2, [r3, #0]


		lcd_Fill(x1, y1, x2, y2, BLUE);
 8002f50:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <left+0x1f0>)
 8002f52:	8818      	ldrh	r0, [r3, #0]
 8002f54:	4b0f      	ldr	r3, [pc, #60]	; (8002f94 <left+0x1fc>)
 8002f56:	8819      	ldrh	r1, [r3, #0]
 8002f58:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <left+0x1f8>)
 8002f5a:	881a      	ldrh	r2, [r3, #0]
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <left+0x200>)
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	241f      	movs	r4, #31
 8002f62:	9400      	str	r4, [sp, #0]
 8002f64:	f7fd ffee 	bl	8000f44 <lcd_Fill>
		delete_path();
 8002f68:	f7ff fc9e 	bl	80028a8 <delete_path>

}
 8002f6c:	bf00      	nop
 8002f6e:	3704      	adds	r7, #4
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd90      	pop	{r4, r7, pc}
 8002f74:	20000021 	.word	0x20000021
 8002f78:	2000015a 	.word	0x2000015a
 8002f7c:	20000338 	.word	0x20000338
 8002f80:	20000024 	.word	0x20000024
 8002f84:	20000026 	.word	0x20000026
 8002f88:	20000018 	.word	0x20000018
 8002f8c:	20000022 	.word	0x20000022
 8002f90:	2000001c 	.word	0x2000001c
 8002f94:	2000001a 	.word	0x2000001a
 8002f98:	2000001e 	.word	0x2000001e

08002f9c <up>:


void up() {
 8002f9c:	b590      	push	{r4, r7, lr}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af02      	add	r7, sp, #8

	if (prevState == goUp) {
 8002fa2:	4b7b      	ldr	r3, [pc, #492]	; (8003190 <up+0x1f4>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d143      	bne.n	8003032 <up+0x96>
		if (allPath[currentIndex-1].length <= snakeTailLen) {
 8002faa:	4b7a      	ldr	r3, [pc, #488]	; (8003194 <up+0x1f8>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	1e5a      	subs	r2, r3, #1
 8002fb0:	4979      	ldr	r1, [pc, #484]	; (8003198 <up+0x1fc>)
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	4413      	add	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	440b      	add	r3, r1
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a76      	ldr	r2, [pc, #472]	; (800319c <up+0x200>)
 8002fc2:	8812      	ldrh	r2, [r2, #0]
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	dc19      	bgt.n	8002ffc <up+0x60>

					allPath[currentIndex-1].length += speed;
 8002fc8:	4b72      	ldr	r3, [pc, #456]	; (8003194 <up+0x1f8>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	1e5a      	subs	r2, r3, #1
 8002fce:	4972      	ldr	r1, [pc, #456]	; (8003198 <up+0x1fc>)
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	4413      	add	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	440b      	add	r3, r1
 8002fda:	3304      	adds	r3, #4
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a70      	ldr	r2, [pc, #448]	; (80031a0 <up+0x204>)
 8002fe0:	8812      	ldrh	r2, [r2, #0]
 8002fe2:	4611      	mov	r1, r2
 8002fe4:	4a6b      	ldr	r2, [pc, #428]	; (8003194 <up+0x1f8>)
 8002fe6:	7812      	ldrb	r2, [r2, #0]
 8002fe8:	3a01      	subs	r2, #1
 8002fea:	4419      	add	r1, r3
 8002fec:	486a      	ldr	r0, [pc, #424]	; (8003198 <up+0x1fc>)
 8002fee:	4613      	mov	r3, r2
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	4413      	add	r3, r2
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4403      	add	r3, r0
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	6019      	str	r1, [r3, #0]
				}

		allPath[currentIndex-1].y1 -= y1 ;
 8002ffc:	4b65      	ldr	r3, [pc, #404]	; (8003194 <up+0x1f8>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	1e5a      	subs	r2, r3, #1
 8003002:	4965      	ldr	r1, [pc, #404]	; (8003198 <up+0x1fc>)
 8003004:	4613      	mov	r3, r2
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4413      	add	r3, r2
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	440b      	add	r3, r1
 800300e:	3310      	adds	r3, #16
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a64      	ldr	r2, [pc, #400]	; (80031a4 <up+0x208>)
 8003014:	8812      	ldrh	r2, [r2, #0]
 8003016:	4611      	mov	r1, r2
 8003018:	4a5e      	ldr	r2, [pc, #376]	; (8003194 <up+0x1f8>)
 800301a:	7812      	ldrb	r2, [r2, #0]
 800301c:	3a01      	subs	r2, #1
 800301e:	1a59      	subs	r1, r3, r1
 8003020:	485d      	ldr	r0, [pc, #372]	; (8003198 <up+0x1fc>)
 8003022:	4613      	mov	r3, r2
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	4413      	add	r3, r2
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	4403      	add	r3, r0
 800302c:	3310      	adds	r3, #16
 800302e:	6019      	str	r1, [r3, #0]
 8003030:	e089      	b.n	8003146 <up+0x1aa>


	} else {
		if (currentIndex == 0) allPath[0].isTail = 0;
 8003032:	4b58      	ldr	r3, [pc, #352]	; (8003194 <up+0x1f8>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d103      	bne.n	8003042 <up+0xa6>
 800303a:	4b57      	ldr	r3, [pc, #348]	; (8003198 <up+0x1fc>)
 800303c:	2200      	movs	r2, #0
 800303e:	705a      	strb	r2, [r3, #1]
 8003040:	e00b      	b.n	800305a <up+0xbe>
		else allPath[currentIndex-1].isTail = 1;
 8003042:	4b54      	ldr	r3, [pc, #336]	; (8003194 <up+0x1f8>)
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	1e5a      	subs	r2, r3, #1
 8003048:	4953      	ldr	r1, [pc, #332]	; (8003198 <up+0x1fc>)
 800304a:	4613      	mov	r3, r2
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	4413      	add	r3, r2
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	440b      	add	r3, r1
 8003054:	3301      	adds	r3, #1
 8003056:	2201      	movs	r2, #1
 8003058:	701a      	strb	r2, [r3, #0]
		allPath[currentIndex].isTail = 0;
 800305a:	4b4e      	ldr	r3, [pc, #312]	; (8003194 <up+0x1f8>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	4619      	mov	r1, r3
 8003060:	4a4d      	ldr	r2, [pc, #308]	; (8003198 <up+0x1fc>)
 8003062:	460b      	mov	r3, r1
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	440b      	add	r3, r1
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4413      	add	r3, r2
 800306c:	3301      	adds	r3, #1
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
		if (snakeTailLen == init_len) allPath[currentIndex].length = snakeTailLen;
 8003072:	4b4a      	ldr	r3, [pc, #296]	; (800319c <up+0x200>)
 8003074:	881a      	ldrh	r2, [r3, #0]
 8003076:	4b4c      	ldr	r3, [pc, #304]	; (80031a8 <up+0x20c>)
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d10e      	bne.n	800309c <up+0x100>
 800307e:	4b47      	ldr	r3, [pc, #284]	; (800319c <up+0x200>)
 8003080:	881a      	ldrh	r2, [r3, #0]
 8003082:	4b44      	ldr	r3, [pc, #272]	; (8003194 <up+0x1f8>)
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	4619      	mov	r1, r3
 8003088:	4610      	mov	r0, r2
 800308a:	4a43      	ldr	r2, [pc, #268]	; (8003198 <up+0x1fc>)
 800308c:	460b      	mov	r3, r1
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	440b      	add	r3, r1
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	3304      	adds	r3, #4
 8003098:	6018      	str	r0, [r3, #0]
 800309a:	e00b      	b.n	80030b4 <up+0x118>
		else allPath[currentIndex].length = 0;
 800309c:	4b3d      	ldr	r3, [pc, #244]	; (8003194 <up+0x1f8>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	4619      	mov	r1, r3
 80030a2:	4a3d      	ldr	r2, [pc, #244]	; (8003198 <up+0x1fc>)
 80030a4:	460b      	mov	r3, r1
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	440b      	add	r3, r1
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	4413      	add	r3, r2
 80030ae:	3304      	adds	r3, #4
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
		allPath[currentIndex].currentState = goUp;
 80030b4:	4b37      	ldr	r3, [pc, #220]	; (8003194 <up+0x1f8>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	4619      	mov	r1, r3
 80030ba:	4a37      	ldr	r2, [pc, #220]	; (8003198 <up+0x1fc>)
 80030bc:	460b      	mov	r3, r1
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	440b      	add	r3, r1
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	2200      	movs	r2, #0
 80030c8:	701a      	strb	r2, [r3, #0]
		allPath[currentIndex].x1 = x1;
 80030ca:	4b38      	ldr	r3, [pc, #224]	; (80031ac <up+0x210>)
 80030cc:	881a      	ldrh	r2, [r3, #0]
 80030ce:	4b31      	ldr	r3, [pc, #196]	; (8003194 <up+0x1f8>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	4619      	mov	r1, r3
 80030d4:	4610      	mov	r0, r2
 80030d6:	4a30      	ldr	r2, [pc, #192]	; (8003198 <up+0x1fc>)
 80030d8:	460b      	mov	r3, r1
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	440b      	add	r3, r1
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4413      	add	r3, r2
 80030e2:	3308      	adds	r3, #8
 80030e4:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].x2 = x2;
 80030e6:	4b32      	ldr	r3, [pc, #200]	; (80031b0 <up+0x214>)
 80030e8:	881a      	ldrh	r2, [r3, #0]
 80030ea:	4b2a      	ldr	r3, [pc, #168]	; (8003194 <up+0x1f8>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	4619      	mov	r1, r3
 80030f0:	4610      	mov	r0, r2
 80030f2:	4a29      	ldr	r2, [pc, #164]	; (8003198 <up+0x1fc>)
 80030f4:	460b      	mov	r3, r1
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	440b      	add	r3, r1
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	4413      	add	r3, r2
 80030fe:	330c      	adds	r3, #12
 8003100:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].y1 = y1;
 8003102:	4b28      	ldr	r3, [pc, #160]	; (80031a4 <up+0x208>)
 8003104:	881a      	ldrh	r2, [r3, #0]
 8003106:	4b23      	ldr	r3, [pc, #140]	; (8003194 <up+0x1f8>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	4619      	mov	r1, r3
 800310c:	4610      	mov	r0, r2
 800310e:	4a22      	ldr	r2, [pc, #136]	; (8003198 <up+0x1fc>)
 8003110:	460b      	mov	r3, r1
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	440b      	add	r3, r1
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	4413      	add	r3, r2
 800311a:	3310      	adds	r3, #16
 800311c:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].y2 = y2;
 800311e:	4b25      	ldr	r3, [pc, #148]	; (80031b4 <up+0x218>)
 8003120:	881a      	ldrh	r2, [r3, #0]
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <up+0x1f8>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	4619      	mov	r1, r3
 8003128:	4610      	mov	r0, r2
 800312a:	4a1b      	ldr	r2, [pc, #108]	; (8003198 <up+0x1fc>)
 800312c:	460b      	mov	r3, r1
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	440b      	add	r3, r1
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	4413      	add	r3, r2
 8003136:	3314      	adds	r3, #20
 8003138:	6018      	str	r0, [r3, #0]
		currentIndex++;
 800313a:	4b16      	ldr	r3, [pc, #88]	; (8003194 <up+0x1f8>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	3301      	adds	r3, #1
 8003140:	b2da      	uxtb	r2, r3
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <up+0x1f8>)
 8003144:	701a      	strb	r2, [r3, #0]
	}
	prevState = goUp;
 8003146:	4b12      	ldr	r3, [pc, #72]	; (8003190 <up+0x1f4>)
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]
	//if (snakeTailLen - allPath[currentIndex-1].length == init_len) allPath[currentIndex-1].length+=speed;

	y1 -= speed;
 800314c:	4b15      	ldr	r3, [pc, #84]	; (80031a4 <up+0x208>)
 800314e:	881a      	ldrh	r2, [r3, #0]
 8003150:	4b13      	ldr	r3, [pc, #76]	; (80031a0 <up+0x204>)
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	b29a      	uxth	r2, r3
 8003158:	4b12      	ldr	r3, [pc, #72]	; (80031a4 <up+0x208>)
 800315a:	801a      	strh	r2, [r3, #0]
	y2 -= speed;
 800315c:	4b15      	ldr	r3, [pc, #84]	; (80031b4 <up+0x218>)
 800315e:	881a      	ldrh	r2, [r3, #0]
 8003160:	4b0f      	ldr	r3, [pc, #60]	; (80031a0 <up+0x204>)
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	b29a      	uxth	r2, r3
 8003168:	4b12      	ldr	r3, [pc, #72]	; (80031b4 <up+0x218>)
 800316a:	801a      	strh	r2, [r3, #0]


	lcd_Fill(x1, y1, x2, y2, BLUE);
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <up+0x210>)
 800316e:	8818      	ldrh	r0, [r3, #0]
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <up+0x208>)
 8003172:	8819      	ldrh	r1, [r3, #0]
 8003174:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <up+0x214>)
 8003176:	881a      	ldrh	r2, [r3, #0]
 8003178:	4b0e      	ldr	r3, [pc, #56]	; (80031b4 <up+0x218>)
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	241f      	movs	r4, #31
 800317e:	9400      	str	r4, [sp, #0]
 8003180:	f7fd fee0 	bl	8000f44 <lcd_Fill>
	delete_path();
 8003184:	f7ff fb90 	bl	80028a8 <delete_path>
}
 8003188:	bf00      	nop
 800318a:	3704      	adds	r7, #4
 800318c:	46bd      	mov	sp, r7
 800318e:	bd90      	pop	{r4, r7, pc}
 8003190:	20000021 	.word	0x20000021
 8003194:	2000015a 	.word	0x2000015a
 8003198:	20000338 	.word	0x20000338
 800319c:	20000024 	.word	0x20000024
 80031a0:	20000026 	.word	0x20000026
 80031a4:	2000001a 	.word	0x2000001a
 80031a8:	20000022 	.word	0x20000022
 80031ac:	20000018 	.word	0x20000018
 80031b0:	2000001c 	.word	0x2000001c
 80031b4:	2000001e 	.word	0x2000001e

080031b8 <down>:


void down() {
 80031b8:	b590      	push	{r4, r7, lr}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af02      	add	r7, sp, #8

	if (prevState == goDown) {
 80031be:	4b75      	ldr	r3, [pc, #468]	; (8003394 <down+0x1dc>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d137      	bne.n	8003236 <down+0x7e>
		if (allPath[currentIndex-1].length <= snakeTailLen) {
 80031c6:	4b74      	ldr	r3, [pc, #464]	; (8003398 <down+0x1e0>)
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	1e5a      	subs	r2, r3, #1
 80031cc:	4973      	ldr	r1, [pc, #460]	; (800339c <down+0x1e4>)
 80031ce:	4613      	mov	r3, r2
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	4413      	add	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	440b      	add	r3, r1
 80031d8:	3304      	adds	r3, #4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a70      	ldr	r2, [pc, #448]	; (80033a0 <down+0x1e8>)
 80031de:	8812      	ldrh	r2, [r2, #0]
 80031e0:	4293      	cmp	r3, r2
 80031e2:	dc19      	bgt.n	8003218 <down+0x60>

			allPath[currentIndex-1].length += speed;
 80031e4:	4b6c      	ldr	r3, [pc, #432]	; (8003398 <down+0x1e0>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	1e5a      	subs	r2, r3, #1
 80031ea:	496c      	ldr	r1, [pc, #432]	; (800339c <down+0x1e4>)
 80031ec:	4613      	mov	r3, r2
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	4413      	add	r3, r2
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	440b      	add	r3, r1
 80031f6:	3304      	adds	r3, #4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a6a      	ldr	r2, [pc, #424]	; (80033a4 <down+0x1ec>)
 80031fc:	8812      	ldrh	r2, [r2, #0]
 80031fe:	4611      	mov	r1, r2
 8003200:	4a65      	ldr	r2, [pc, #404]	; (8003398 <down+0x1e0>)
 8003202:	7812      	ldrb	r2, [r2, #0]
 8003204:	3a01      	subs	r2, #1
 8003206:	4419      	add	r1, r3
 8003208:	4864      	ldr	r0, [pc, #400]	; (800339c <down+0x1e4>)
 800320a:	4613      	mov	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	4413      	add	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	4403      	add	r3, r0
 8003214:	3304      	adds	r3, #4
 8003216:	6019      	str	r1, [r3, #0]
		}

		allPath[currentIndex-1].y2 = y2;
 8003218:	4b63      	ldr	r3, [pc, #396]	; (80033a8 <down+0x1f0>)
 800321a:	8819      	ldrh	r1, [r3, #0]
 800321c:	4b5e      	ldr	r3, [pc, #376]	; (8003398 <down+0x1e0>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	1e5a      	subs	r2, r3, #1
 8003222:	4608      	mov	r0, r1
 8003224:	495d      	ldr	r1, [pc, #372]	; (800339c <down+0x1e4>)
 8003226:	4613      	mov	r3, r2
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	4413      	add	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	440b      	add	r3, r1
 8003230:	3314      	adds	r3, #20
 8003232:	6018      	str	r0, [r3, #0]
 8003234:	e089      	b.n	800334a <down+0x192>
	} else {
		if (currentIndex == 0) allPath[0].isTail = 0;
 8003236:	4b58      	ldr	r3, [pc, #352]	; (8003398 <down+0x1e0>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d103      	bne.n	8003246 <down+0x8e>
 800323e:	4b57      	ldr	r3, [pc, #348]	; (800339c <down+0x1e4>)
 8003240:	2200      	movs	r2, #0
 8003242:	705a      	strb	r2, [r3, #1]
 8003244:	e00b      	b.n	800325e <down+0xa6>
		else allPath[currentIndex-1].isTail = 1;
 8003246:	4b54      	ldr	r3, [pc, #336]	; (8003398 <down+0x1e0>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	1e5a      	subs	r2, r3, #1
 800324c:	4953      	ldr	r1, [pc, #332]	; (800339c <down+0x1e4>)
 800324e:	4613      	mov	r3, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4413      	add	r3, r2
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	440b      	add	r3, r1
 8003258:	3301      	adds	r3, #1
 800325a:	2201      	movs	r2, #1
 800325c:	701a      	strb	r2, [r3, #0]
		allPath[currentIndex].isTail = 0;
 800325e:	4b4e      	ldr	r3, [pc, #312]	; (8003398 <down+0x1e0>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	4619      	mov	r1, r3
 8003264:	4a4d      	ldr	r2, [pc, #308]	; (800339c <down+0x1e4>)
 8003266:	460b      	mov	r3, r1
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	440b      	add	r3, r1
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	3301      	adds	r3, #1
 8003272:	2200      	movs	r2, #0
 8003274:	701a      	strb	r2, [r3, #0]
		if (snakeTailLen == init_len) allPath[currentIndex].length = snakeTailLen;
 8003276:	4b4a      	ldr	r3, [pc, #296]	; (80033a0 <down+0x1e8>)
 8003278:	881a      	ldrh	r2, [r3, #0]
 800327a:	4b4c      	ldr	r3, [pc, #304]	; (80033ac <down+0x1f4>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	429a      	cmp	r2, r3
 8003280:	d10e      	bne.n	80032a0 <down+0xe8>
 8003282:	4b47      	ldr	r3, [pc, #284]	; (80033a0 <down+0x1e8>)
 8003284:	881a      	ldrh	r2, [r3, #0]
 8003286:	4b44      	ldr	r3, [pc, #272]	; (8003398 <down+0x1e0>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	4619      	mov	r1, r3
 800328c:	4610      	mov	r0, r2
 800328e:	4a43      	ldr	r2, [pc, #268]	; (800339c <down+0x1e4>)
 8003290:	460b      	mov	r3, r1
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	440b      	add	r3, r1
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	4413      	add	r3, r2
 800329a:	3304      	adds	r3, #4
 800329c:	6018      	str	r0, [r3, #0]
 800329e:	e00b      	b.n	80032b8 <down+0x100>
		else allPath[currentIndex].length = 0;
 80032a0:	4b3d      	ldr	r3, [pc, #244]	; (8003398 <down+0x1e0>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	4a3d      	ldr	r2, [pc, #244]	; (800339c <down+0x1e4>)
 80032a8:	460b      	mov	r3, r1
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	440b      	add	r3, r1
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4413      	add	r3, r2
 80032b2:	3304      	adds	r3, #4
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
		allPath[currentIndex].currentState = goDown;
 80032b8:	4b37      	ldr	r3, [pc, #220]	; (8003398 <down+0x1e0>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	4619      	mov	r1, r3
 80032be:	4a37      	ldr	r2, [pc, #220]	; (800339c <down+0x1e4>)
 80032c0:	460b      	mov	r3, r1
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	440b      	add	r3, r1
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4413      	add	r3, r2
 80032ca:	2201      	movs	r2, #1
 80032cc:	701a      	strb	r2, [r3, #0]
		allPath[currentIndex].x1 = x1;
 80032ce:	4b38      	ldr	r3, [pc, #224]	; (80033b0 <down+0x1f8>)
 80032d0:	881a      	ldrh	r2, [r3, #0]
 80032d2:	4b31      	ldr	r3, [pc, #196]	; (8003398 <down+0x1e0>)
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	4619      	mov	r1, r3
 80032d8:	4610      	mov	r0, r2
 80032da:	4a30      	ldr	r2, [pc, #192]	; (800339c <down+0x1e4>)
 80032dc:	460b      	mov	r3, r1
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	440b      	add	r3, r1
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	4413      	add	r3, r2
 80032e6:	3308      	adds	r3, #8
 80032e8:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].x2 = x2;
 80032ea:	4b32      	ldr	r3, [pc, #200]	; (80033b4 <down+0x1fc>)
 80032ec:	881a      	ldrh	r2, [r3, #0]
 80032ee:	4b2a      	ldr	r3, [pc, #168]	; (8003398 <down+0x1e0>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	4619      	mov	r1, r3
 80032f4:	4610      	mov	r0, r2
 80032f6:	4a29      	ldr	r2, [pc, #164]	; (800339c <down+0x1e4>)
 80032f8:	460b      	mov	r3, r1
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	440b      	add	r3, r1
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	330c      	adds	r3, #12
 8003304:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].y1 = y1;
 8003306:	4b2c      	ldr	r3, [pc, #176]	; (80033b8 <down+0x200>)
 8003308:	881a      	ldrh	r2, [r3, #0]
 800330a:	4b23      	ldr	r3, [pc, #140]	; (8003398 <down+0x1e0>)
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	4619      	mov	r1, r3
 8003310:	4610      	mov	r0, r2
 8003312:	4a22      	ldr	r2, [pc, #136]	; (800339c <down+0x1e4>)
 8003314:	460b      	mov	r3, r1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	440b      	add	r3, r1
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	4413      	add	r3, r2
 800331e:	3310      	adds	r3, #16
 8003320:	6018      	str	r0, [r3, #0]
		allPath[currentIndex].y2 = y2;
 8003322:	4b21      	ldr	r3, [pc, #132]	; (80033a8 <down+0x1f0>)
 8003324:	881a      	ldrh	r2, [r3, #0]
 8003326:	4b1c      	ldr	r3, [pc, #112]	; (8003398 <down+0x1e0>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	4619      	mov	r1, r3
 800332c:	4610      	mov	r0, r2
 800332e:	4a1b      	ldr	r2, [pc, #108]	; (800339c <down+0x1e4>)
 8003330:	460b      	mov	r3, r1
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	440b      	add	r3, r1
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	4413      	add	r3, r2
 800333a:	3314      	adds	r3, #20
 800333c:	6018      	str	r0, [r3, #0]
		currentIndex++;
 800333e:	4b16      	ldr	r3, [pc, #88]	; (8003398 <down+0x1e0>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	3301      	adds	r3, #1
 8003344:	b2da      	uxtb	r2, r3
 8003346:	4b14      	ldr	r3, [pc, #80]	; (8003398 <down+0x1e0>)
 8003348:	701a      	strb	r2, [r3, #0]
	}
	prevState = goDown;
 800334a:	4b12      	ldr	r3, [pc, #72]	; (8003394 <down+0x1dc>)
 800334c:	2201      	movs	r2, #1
 800334e:	701a      	strb	r2, [r3, #0]
	//if (snakeTailLen - allPath[currentIndex-1].length == init_len) allPath[currentIndex-1].length+=speed;
		y1 += speed;
 8003350:	4b19      	ldr	r3, [pc, #100]	; (80033b8 <down+0x200>)
 8003352:	881a      	ldrh	r2, [r3, #0]
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <down+0x1ec>)
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	4413      	add	r3, r2
 800335a:	b29a      	uxth	r2, r3
 800335c:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <down+0x200>)
 800335e:	801a      	strh	r2, [r3, #0]
		y2 += speed;
 8003360:	4b11      	ldr	r3, [pc, #68]	; (80033a8 <down+0x1f0>)
 8003362:	881a      	ldrh	r2, [r3, #0]
 8003364:	4b0f      	ldr	r3, [pc, #60]	; (80033a4 <down+0x1ec>)
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	4413      	add	r3, r2
 800336a:	b29a      	uxth	r2, r3
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <down+0x1f0>)
 800336e:	801a      	strh	r2, [r3, #0]

		lcd_Fill(x1, y1, x2, y2, BLUE);
 8003370:	4b0f      	ldr	r3, [pc, #60]	; (80033b0 <down+0x1f8>)
 8003372:	8818      	ldrh	r0, [r3, #0]
 8003374:	4b10      	ldr	r3, [pc, #64]	; (80033b8 <down+0x200>)
 8003376:	8819      	ldrh	r1, [r3, #0]
 8003378:	4b0e      	ldr	r3, [pc, #56]	; (80033b4 <down+0x1fc>)
 800337a:	881a      	ldrh	r2, [r3, #0]
 800337c:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <down+0x1f0>)
 800337e:	881b      	ldrh	r3, [r3, #0]
 8003380:	241f      	movs	r4, #31
 8003382:	9400      	str	r4, [sp, #0]
 8003384:	f7fd fdde 	bl	8000f44 <lcd_Fill>
		delete_path();
 8003388:	f7ff fa8e 	bl	80028a8 <delete_path>
}
 800338c:	bf00      	nop
 800338e:	3704      	adds	r7, #4
 8003390:	46bd      	mov	sp, r7
 8003392:	bd90      	pop	{r4, r7, pc}
 8003394:	20000021 	.word	0x20000021
 8003398:	2000015a 	.word	0x2000015a
 800339c:	20000338 	.word	0x20000338
 80033a0:	20000024 	.word	0x20000024
 80033a4:	20000026 	.word	0x20000026
 80033a8:	2000001e 	.word	0x2000001e
 80033ac:	20000022 	.word	0x20000022
 80033b0:	20000018 	.word	0x20000018
 80033b4:	2000001c 	.word	0x2000001c
 80033b8:	2000001a 	.word	0x2000001a

080033bc <eat_food_success>:

void eat_food_success() {
 80033bc:	b590      	push	{r4, r7, lr}
 80033be:	b083      	sub	sp, #12
 80033c0:	af02      	add	r7, sp, #8
	CREATE_FOOD = 1; //QUAY LAI HÀM TẠO FRUIT
 80033c2:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <eat_food_success+0x44>)
 80033c4:	2201      	movs	r2, #1
 80033c6:	801a      	strh	r2, [r3, #0]
	count++; //tăng số điểm
 80033c8:	4b0e      	ldr	r3, [pc, #56]	; (8003404 <eat_food_success+0x48>)
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	3301      	adds	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <eat_food_success+0x48>)
 80033d2:	801a      	strh	r2, [r3, #0]
	lcd_Fill(x_food, y_food, x_food+5, y_food+5, WHITE);
 80033d4:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <eat_food_success+0x4c>)
 80033d6:	8818      	ldrh	r0, [r3, #0]
 80033d8:	4b0c      	ldr	r3, [pc, #48]	; (800340c <eat_food_success+0x50>)
 80033da:	8819      	ldrh	r1, [r3, #0]
 80033dc:	4b0a      	ldr	r3, [pc, #40]	; (8003408 <eat_food_success+0x4c>)
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	3305      	adds	r3, #5
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	4b09      	ldr	r3, [pc, #36]	; (800340c <eat_food_success+0x50>)
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	3305      	adds	r3, #5
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80033f0:	9400      	str	r4, [sp, #0]
 80033f2:	f7fd fda7 	bl	8000f44 <lcd_Fill>
}
 80033f6:	bf00      	nop
 80033f8:	3704      	adds	r7, #4
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd90      	pop	{r4, r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000028 	.word	0x20000028
 8003404:	2000015e 	.word	0x2000015e
 8003408:	20000334 	.word	0x20000334
 800340c:	20000608 	.word	0x20000608

08003410 <food>:

void food() {
 8003410:	b590      	push	{r4, r7, lr}
 8003412:	b083      	sub	sp, #12
 8003414:	af02      	add	r7, sp, #8
	if(CREATE_FOOD == 1) { // Tạo mồi nhậu
 8003416:	4b80      	ldr	r3, [pc, #512]	; (8003618 <food+0x208>)
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d130      	bne.n	8003480 <food+0x70>
		x_food = random_eat(0,x_max-5);
 800341e:	4b7f      	ldr	r3, [pc, #508]	; (800361c <food+0x20c>)
 8003420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b05      	subs	r3, #5
 8003428:	b29b      	uxth	r3, r3
 800342a:	4619      	mov	r1, r3
 800342c:	2000      	movs	r0, #0
 800342e:	f7fe fdbf 	bl	8001fb0 <random_eat>
 8003432:	4603      	mov	r3, r0
 8003434:	461a      	mov	r2, r3
 8003436:	4b7a      	ldr	r3, [pc, #488]	; (8003620 <food+0x210>)
 8003438:	801a      	strh	r2, [r3, #0]
		y_food = random_eat(100,y_max-5);
 800343a:	4b7a      	ldr	r3, [pc, #488]	; (8003624 <food+0x214>)
 800343c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b05      	subs	r3, #5
 8003444:	b29b      	uxth	r3, r3
 8003446:	4619      	mov	r1, r3
 8003448:	2064      	movs	r0, #100	; 0x64
 800344a:	f7fe fdb1 	bl	8001fb0 <random_eat>
 800344e:	4603      	mov	r3, r0
 8003450:	461a      	mov	r2, r3
 8003452:	4b75      	ldr	r3, [pc, #468]	; (8003628 <food+0x218>)
 8003454:	801a      	strh	r2, [r3, #0]
		lcd_Fill(x_food, y_food, x_food+5, y_food+5, RED);
 8003456:	4b72      	ldr	r3, [pc, #456]	; (8003620 <food+0x210>)
 8003458:	8818      	ldrh	r0, [r3, #0]
 800345a:	4b73      	ldr	r3, [pc, #460]	; (8003628 <food+0x218>)
 800345c:	8819      	ldrh	r1, [r3, #0]
 800345e:	4b70      	ldr	r3, [pc, #448]	; (8003620 <food+0x210>)
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	3305      	adds	r3, #5
 8003464:	b29a      	uxth	r2, r3
 8003466:	4b70      	ldr	r3, [pc, #448]	; (8003628 <food+0x218>)
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	3305      	adds	r3, #5
 800346c:	b29b      	uxth	r3, r3
 800346e:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 8003472:	9400      	str	r4, [sp, #0]
 8003474:	f7fd fd66 	bl	8000f44 <lcd_Fill>
		CREATE_FOOD = 0; // tránh tạo mồi liên tục
 8003478:	4b67      	ldr	r3, [pc, #412]	; (8003618 <food+0x208>)
 800347a:	2200      	movs	r2, #0
 800347c:	801a      	strh	r2, [r3, #0]
			)
			) {
			eat_food_success();
		}
	}
}
 800347e:	e0c7      	b.n	8003610 <food+0x200>
		if((x2 == x_food) && (
 8003480:	4b6a      	ldr	r3, [pc, #424]	; (800362c <food+0x21c>)
 8003482:	881a      	ldrh	r2, [r3, #0]
 8003484:	4b66      	ldr	r3, [pc, #408]	; (8003620 <food+0x210>)
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d12a      	bne.n	80034e2 <food+0xd2>
				(y1 >= y_food && y1 <= y_food+5)
 800348c:	4b68      	ldr	r3, [pc, #416]	; (8003630 <food+0x220>)
 800348e:	881a      	ldrh	r2, [r3, #0]
 8003490:	4b65      	ldr	r3, [pc, #404]	; (8003628 <food+0x218>)
 8003492:	881b      	ldrh	r3, [r3, #0]
		if((x2 == x_food) && (
 8003494:	429a      	cmp	r2, r3
 8003496:	d307      	bcc.n	80034a8 <food+0x98>
				(y1 >= y_food && y1 <= y_food+5)
 8003498:	4b65      	ldr	r3, [pc, #404]	; (8003630 <food+0x220>)
 800349a:	881b      	ldrh	r3, [r3, #0]
 800349c:	461a      	mov	r2, r3
 800349e:	4b62      	ldr	r3, [pc, #392]	; (8003628 <food+0x218>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	3305      	adds	r3, #5
 80034a4:	429a      	cmp	r2, r3
 80034a6:	dd1a      	ble.n	80034de <food+0xce>
			||	(y2 >= y_food && y2 <= y_food+5)
 80034a8:	4b62      	ldr	r3, [pc, #392]	; (8003634 <food+0x224>)
 80034aa:	881a      	ldrh	r2, [r3, #0]
 80034ac:	4b5e      	ldr	r3, [pc, #376]	; (8003628 <food+0x218>)
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d307      	bcc.n	80034c4 <food+0xb4>
 80034b4:	4b5f      	ldr	r3, [pc, #380]	; (8003634 <food+0x224>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	461a      	mov	r2, r3
 80034ba:	4b5b      	ldr	r3, [pc, #364]	; (8003628 <food+0x218>)
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	3305      	adds	r3, #5
 80034c0:	429a      	cmp	r2, r3
 80034c2:	dd0c      	ble.n	80034de <food+0xce>
			||  (y1 <= y_food && y2 >= y_food+5)
 80034c4:	4b5a      	ldr	r3, [pc, #360]	; (8003630 <food+0x220>)
 80034c6:	881a      	ldrh	r2, [r3, #0]
 80034c8:	4b57      	ldr	r3, [pc, #348]	; (8003628 <food+0x218>)
 80034ca:	881b      	ldrh	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d808      	bhi.n	80034e2 <food+0xd2>
 80034d0:	4b55      	ldr	r3, [pc, #340]	; (8003628 <food+0x218>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	3304      	adds	r3, #4
 80034d6:	4a57      	ldr	r2, [pc, #348]	; (8003634 <food+0x224>)
 80034d8:	8812      	ldrh	r2, [r2, #0]
 80034da:	4293      	cmp	r3, r2
 80034dc:	da01      	bge.n	80034e2 <food+0xd2>
			eat_food_success();
 80034de:	f7ff ff6d 	bl	80033bc <eat_food_success>
		if((x1 == x_food+5) && (
 80034e2:	4b55      	ldr	r3, [pc, #340]	; (8003638 <food+0x228>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	461a      	mov	r2, r3
 80034e8:	4b4d      	ldr	r3, [pc, #308]	; (8003620 <food+0x210>)
 80034ea:	881b      	ldrh	r3, [r3, #0]
 80034ec:	3305      	adds	r3, #5
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d12a      	bne.n	8003548 <food+0x138>
				(y1 >= y_food && y1 <= y_food+5)
 80034f2:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <food+0x220>)
 80034f4:	881a      	ldrh	r2, [r3, #0]
 80034f6:	4b4c      	ldr	r3, [pc, #304]	; (8003628 <food+0x218>)
 80034f8:	881b      	ldrh	r3, [r3, #0]
		if((x1 == x_food+5) && (
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d307      	bcc.n	800350e <food+0xfe>
				(y1 >= y_food && y1 <= y_food+5)
 80034fe:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <food+0x220>)
 8003500:	881b      	ldrh	r3, [r3, #0]
 8003502:	461a      	mov	r2, r3
 8003504:	4b48      	ldr	r3, [pc, #288]	; (8003628 <food+0x218>)
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	3305      	adds	r3, #5
 800350a:	429a      	cmp	r2, r3
 800350c:	dd1a      	ble.n	8003544 <food+0x134>
			||	(y2 >= y_food && y2 <= y_food+5)
 800350e:	4b49      	ldr	r3, [pc, #292]	; (8003634 <food+0x224>)
 8003510:	881a      	ldrh	r2, [r3, #0]
 8003512:	4b45      	ldr	r3, [pc, #276]	; (8003628 <food+0x218>)
 8003514:	881b      	ldrh	r3, [r3, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d307      	bcc.n	800352a <food+0x11a>
 800351a:	4b46      	ldr	r3, [pc, #280]	; (8003634 <food+0x224>)
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	4b41      	ldr	r3, [pc, #260]	; (8003628 <food+0x218>)
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	3305      	adds	r3, #5
 8003526:	429a      	cmp	r2, r3
 8003528:	dd0c      	ble.n	8003544 <food+0x134>
			||  (y1 <= y_food && y2 >= y_food+5)
 800352a:	4b41      	ldr	r3, [pc, #260]	; (8003630 <food+0x220>)
 800352c:	881a      	ldrh	r2, [r3, #0]
 800352e:	4b3e      	ldr	r3, [pc, #248]	; (8003628 <food+0x218>)
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d808      	bhi.n	8003548 <food+0x138>
 8003536:	4b3c      	ldr	r3, [pc, #240]	; (8003628 <food+0x218>)
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	3304      	adds	r3, #4
 800353c:	4a3d      	ldr	r2, [pc, #244]	; (8003634 <food+0x224>)
 800353e:	8812      	ldrh	r2, [r2, #0]
 8003540:	4293      	cmp	r3, r2
 8003542:	da01      	bge.n	8003548 <food+0x138>
			eat_food_success();
 8003544:	f7ff ff3a 	bl	80033bc <eat_food_success>
		if((y2 == y_food) && (
 8003548:	4b3a      	ldr	r3, [pc, #232]	; (8003634 <food+0x224>)
 800354a:	881a      	ldrh	r2, [r3, #0]
 800354c:	4b36      	ldr	r3, [pc, #216]	; (8003628 <food+0x218>)
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d12a      	bne.n	80035aa <food+0x19a>
				(x1 >= x_food && x1 <= x_food+5)
 8003554:	4b38      	ldr	r3, [pc, #224]	; (8003638 <food+0x228>)
 8003556:	881a      	ldrh	r2, [r3, #0]
 8003558:	4b31      	ldr	r3, [pc, #196]	; (8003620 <food+0x210>)
 800355a:	881b      	ldrh	r3, [r3, #0]
		if((y2 == y_food) && (
 800355c:	429a      	cmp	r2, r3
 800355e:	d307      	bcc.n	8003570 <food+0x160>
				(x1 >= x_food && x1 <= x_food+5)
 8003560:	4b35      	ldr	r3, [pc, #212]	; (8003638 <food+0x228>)
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	461a      	mov	r2, r3
 8003566:	4b2e      	ldr	r3, [pc, #184]	; (8003620 <food+0x210>)
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	3305      	adds	r3, #5
 800356c:	429a      	cmp	r2, r3
 800356e:	dd1a      	ble.n	80035a6 <food+0x196>
			||	(x2 >= x_food && x2 <= x_food+5)
 8003570:	4b2e      	ldr	r3, [pc, #184]	; (800362c <food+0x21c>)
 8003572:	881a      	ldrh	r2, [r3, #0]
 8003574:	4b2a      	ldr	r3, [pc, #168]	; (8003620 <food+0x210>)
 8003576:	881b      	ldrh	r3, [r3, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d307      	bcc.n	800358c <food+0x17c>
 800357c:	4b2b      	ldr	r3, [pc, #172]	; (800362c <food+0x21c>)
 800357e:	881b      	ldrh	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	4b27      	ldr	r3, [pc, #156]	; (8003620 <food+0x210>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	3305      	adds	r3, #5
 8003588:	429a      	cmp	r2, r3
 800358a:	dd0c      	ble.n	80035a6 <food+0x196>
			||  (x1 <= x_food && x2 >= x_food+5)
 800358c:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <food+0x228>)
 800358e:	881a      	ldrh	r2, [r3, #0]
 8003590:	4b23      	ldr	r3, [pc, #140]	; (8003620 <food+0x210>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d808      	bhi.n	80035aa <food+0x19a>
 8003598:	4b21      	ldr	r3, [pc, #132]	; (8003620 <food+0x210>)
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	3304      	adds	r3, #4
 800359e:	4a23      	ldr	r2, [pc, #140]	; (800362c <food+0x21c>)
 80035a0:	8812      	ldrh	r2, [r2, #0]
 80035a2:	4293      	cmp	r3, r2
 80035a4:	da01      	bge.n	80035aa <food+0x19a>
			eat_food_success();
 80035a6:	f7ff ff09 	bl	80033bc <eat_food_success>
		if((y1 == y_food+5) && (
 80035aa:	4b21      	ldr	r3, [pc, #132]	; (8003630 <food+0x220>)
 80035ac:	881b      	ldrh	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	4b1d      	ldr	r3, [pc, #116]	; (8003628 <food+0x218>)
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	3305      	adds	r3, #5
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d12a      	bne.n	8003610 <food+0x200>
				(x1 >= x_food && x1 <= x_food+5)
 80035ba:	4b1f      	ldr	r3, [pc, #124]	; (8003638 <food+0x228>)
 80035bc:	881a      	ldrh	r2, [r3, #0]
 80035be:	4b18      	ldr	r3, [pc, #96]	; (8003620 <food+0x210>)
 80035c0:	881b      	ldrh	r3, [r3, #0]
		if((y1 == y_food+5) && (
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d307      	bcc.n	80035d6 <food+0x1c6>
				(x1 >= x_food && x1 <= x_food+5)
 80035c6:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <food+0x228>)
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	4b14      	ldr	r3, [pc, #80]	; (8003620 <food+0x210>)
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	3305      	adds	r3, #5
 80035d2:	429a      	cmp	r2, r3
 80035d4:	dd1a      	ble.n	800360c <food+0x1fc>
			||	(x2 >= x_food && x2 <= x_food+5)
 80035d6:	4b15      	ldr	r3, [pc, #84]	; (800362c <food+0x21c>)
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	4b11      	ldr	r3, [pc, #68]	; (8003620 <food+0x210>)
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d307      	bcc.n	80035f2 <food+0x1e2>
 80035e2:	4b12      	ldr	r3, [pc, #72]	; (800362c <food+0x21c>)
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	461a      	mov	r2, r3
 80035e8:	4b0d      	ldr	r3, [pc, #52]	; (8003620 <food+0x210>)
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	3305      	adds	r3, #5
 80035ee:	429a      	cmp	r2, r3
 80035f0:	dd0c      	ble.n	800360c <food+0x1fc>
			||  (x1 <= x_food && x2 >= x_food+5)
 80035f2:	4b11      	ldr	r3, [pc, #68]	; (8003638 <food+0x228>)
 80035f4:	881a      	ldrh	r2, [r3, #0]
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <food+0x210>)
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d808      	bhi.n	8003610 <food+0x200>
 80035fe:	4b08      	ldr	r3, [pc, #32]	; (8003620 <food+0x210>)
 8003600:	881b      	ldrh	r3, [r3, #0]
 8003602:	3304      	adds	r3, #4
 8003604:	4a09      	ldr	r2, [pc, #36]	; (800362c <food+0x21c>)
 8003606:	8812      	ldrh	r2, [r2, #0]
 8003608:	4293      	cmp	r3, r2
 800360a:	da01      	bge.n	8003610 <food+0x200>
			eat_food_success();
 800360c:	f7ff fed6 	bl	80033bc <eat_food_success>
}
 8003610:	bf00      	nop
 8003612:	3704      	adds	r7, #4
 8003614:	46bd      	mov	sp, r7
 8003616:	bd90      	pop	{r4, r7, pc}
 8003618:	20000028 	.word	0x20000028
 800361c:	20000012 	.word	0x20000012
 8003620:	20000334 	.word	0x20000334
 8003624:	20000014 	.word	0x20000014
 8003628:	20000608 	.word	0x20000608
 800362c:	2000001c 	.word	0x2000001c
 8003630:	2000001a 	.word	0x2000001a
 8003634:	2000001e 	.word	0x2000001e
 8003638:	20000018 	.word	0x20000018

0800363c <move>:


void move() {
 800363c:	b590      	push	{r4, r7, lr}
 800363e:	b083      	sub	sp, #12
 8003640:	af02      	add	r7, sp, #8
	if(x1 == 0 || x1 == x_max || x2 == 0 || x2 == x_max
 8003642:	4b59      	ldr	r3, [pc, #356]	; (80037a8 <move+0x16c>)
 8003644:	881b      	ldrh	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d043      	beq.n	80036d2 <move+0x96>
 800364a:	4b57      	ldr	r3, [pc, #348]	; (80037a8 <move+0x16c>)
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	4b56      	ldr	r3, [pc, #344]	; (80037ac <move+0x170>)
 8003652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003656:	429a      	cmp	r2, r3
 8003658:	d03b      	beq.n	80036d2 <move+0x96>
 800365a:	4b55      	ldr	r3, [pc, #340]	; (80037b0 <move+0x174>)
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d037      	beq.n	80036d2 <move+0x96>
 8003662:	4b53      	ldr	r3, [pc, #332]	; (80037b0 <move+0x174>)
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	4b50      	ldr	r3, [pc, #320]	; (80037ac <move+0x170>)
 800366a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800366e:	429a      	cmp	r2, r3
 8003670:	d02f      	beq.n	80036d2 <move+0x96>
	|| y1 == 100 || y1 == y_max || y2 == 100 || y2 == y_max
 8003672:	4b50      	ldr	r3, [pc, #320]	; (80037b4 <move+0x178>)
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	2b64      	cmp	r3, #100	; 0x64
 8003678:	d02b      	beq.n	80036d2 <move+0x96>
 800367a:	4b4e      	ldr	r3, [pc, #312]	; (80037b4 <move+0x178>)
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	4b4d      	ldr	r3, [pc, #308]	; (80037b8 <move+0x17c>)
 8003682:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003686:	429a      	cmp	r2, r3
 8003688:	d023      	beq.n	80036d2 <move+0x96>
 800368a:	4b4c      	ldr	r3, [pc, #304]	; (80037bc <move+0x180>)
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	2b64      	cmp	r3, #100	; 0x64
 8003690:	d01f      	beq.n	80036d2 <move+0x96>
 8003692:	4b4a      	ldr	r3, [pc, #296]	; (80037bc <move+0x180>)
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	4b47      	ldr	r3, [pc, #284]	; (80037b8 <move+0x17c>)
 800369a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d017      	beq.n	80036d2 <move+0x96>
	|| checkCollision() == 1 || snakeSelfBite(x1,y1,x2,y2,0) == 1) { //đụng tường
 80036a2:	f7ff f841 	bl	8002728 <checkCollision>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d012      	beq.n	80036d2 <move+0x96>
 80036ac:	4b3e      	ldr	r3, [pc, #248]	; (80037a8 <move+0x16c>)
 80036ae:	881b      	ldrh	r3, [r3, #0]
 80036b0:	b218      	sxth	r0, r3
 80036b2:	4b40      	ldr	r3, [pc, #256]	; (80037b4 <move+0x178>)
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	b219      	sxth	r1, r3
 80036b8:	4b3d      	ldr	r3, [pc, #244]	; (80037b0 <move+0x174>)
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	b21a      	sxth	r2, r3
 80036be:	4b3f      	ldr	r3, [pc, #252]	; (80037bc <move+0x180>)
 80036c0:	881b      	ldrh	r3, [r3, #0]
 80036c2:	b21b      	sxth	r3, r3
 80036c4:	2400      	movs	r4, #0
 80036c6:	9400      	str	r4, [sp, #0]
 80036c8:	f7fe fe88 	bl	80023dc <snakeSelfBite>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d102      	bne.n	80036d8 <move+0x9c>
			game_over();
 80036d2:	f7fe fd29 	bl	8002128 <game_over>
			return;
 80036d6:	e064      	b.n	80037a2 <move+0x166>
	}
	led7_SetDigit(0, 0, 0);
 80036d8:	2200      	movs	r2, #0
 80036da:	2100      	movs	r1, #0
 80036dc:	2000      	movs	r0, #0
 80036de:	f7fe f979 	bl	80019d4 <led7_SetDigit>
	led7_SetDigit(0, 1, 0);
 80036e2:	2200      	movs	r2, #0
 80036e4:	2101      	movs	r1, #1
 80036e6:	2000      	movs	r0, #0
 80036e8:	f7fe f974 	bl	80019d4 <led7_SetDigit>
	led7_SetDigit(count/10, 2, 0);
 80036ec:	4b34      	ldr	r3, [pc, #208]	; (80037c0 <move+0x184>)
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	4a34      	ldr	r2, [pc, #208]	; (80037c4 <move+0x188>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	08db      	lsrs	r3, r3, #3
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	2200      	movs	r2, #0
 80036fc:	2102      	movs	r1, #2
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe f968 	bl	80019d4 <led7_SetDigit>
	led7_SetDigit(count%10, 3, 0); //hiển thị điểm số
 8003704:	4b2e      	ldr	r3, [pc, #184]	; (80037c0 <move+0x184>)
 8003706:	881a      	ldrh	r2, [r3, #0]
 8003708:	4b2e      	ldr	r3, [pc, #184]	; (80037c4 <move+0x188>)
 800370a:	fba3 1302 	umull	r1, r3, r3, r2
 800370e:	08d9      	lsrs	r1, r3, #3
 8003710:	460b      	mov	r3, r1
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	b29b      	uxth	r3, r3
 800371c:	2200      	movs	r2, #0
 800371e:	2103      	movs	r1, #3
 8003720:	4618      	mov	r0, r3
 8003722:	f7fe f957 	bl	80019d4 <led7_SetDigit>
//	count++;

	food();
 8003726:	f7ff fe73 	bl	8003410 <food>

	if(level == 2) {
 800372a:	4b27      	ldr	r3, [pc, #156]	; (80037c8 <move+0x18c>)
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	2b02      	cmp	r3, #2
 8003730:	d101      	bne.n	8003736 <move+0xfa>
		moveWall();
 8003732:	f7fe fe95 	bl	8002460 <moveWall>
	}
		 // mode 3
	 //mode 2 va 3
	//snake move with button
	if (button_count[6] == 1) {
 8003736:	4b25      	ldr	r3, [pc, #148]	; (80037cc <move+0x190>)
 8003738:	899b      	ldrh	r3, [r3, #12]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d103      	bne.n	8003746 <move+0x10a>
		firstState = goUp;
 800373e:	4b24      	ldr	r3, [pc, #144]	; (80037d0 <move+0x194>)
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
 8003744:	e016      	b.n	8003774 <move+0x138>
	}
	else if (button_count[14] == 1) {
 8003746:	4b21      	ldr	r3, [pc, #132]	; (80037cc <move+0x190>)
 8003748:	8b9b      	ldrh	r3, [r3, #28]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d103      	bne.n	8003756 <move+0x11a>
		firstState = goDown;
 800374e:	4b20      	ldr	r3, [pc, #128]	; (80037d0 <move+0x194>)
 8003750:	2201      	movs	r2, #1
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	e00e      	b.n	8003774 <move+0x138>
	}
	else if (button_count[11] == 1) {
 8003756:	4b1d      	ldr	r3, [pc, #116]	; (80037cc <move+0x190>)
 8003758:	8adb      	ldrh	r3, [r3, #22]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d103      	bne.n	8003766 <move+0x12a>
		firstState = goRight;
 800375e:	4b1c      	ldr	r3, [pc, #112]	; (80037d0 <move+0x194>)
 8003760:	2203      	movs	r2, #3
 8003762:	701a      	strb	r2, [r3, #0]
 8003764:	e006      	b.n	8003774 <move+0x138>
	}
	else if (button_count[9] == 1) {
 8003766:	4b19      	ldr	r3, [pc, #100]	; (80037cc <move+0x190>)
 8003768:	8a5b      	ldrh	r3, [r3, #18]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d102      	bne.n	8003774 <move+0x138>
		firstState = goLeft;
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <move+0x194>)
 8003770:	2202      	movs	r2, #2
 8003772:	701a      	strb	r2, [r3, #0]
	}
	switch (firstState) {
 8003774:	4b16      	ldr	r3, [pc, #88]	; (80037d0 <move+0x194>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b03      	cmp	r3, #3
 800377a:	d00c      	beq.n	8003796 <move+0x15a>
 800377c:	2b03      	cmp	r3, #3
 800377e:	dc0d      	bgt.n	800379c <move+0x160>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <move+0x14e>
 8003784:	2b01      	cmp	r3, #1
 8003786:	d003      	beq.n	8003790 <move+0x154>
 8003788:	e008      	b.n	800379c <move+0x160>
		case goUp:
			up();
 800378a:	f7ff fc07 	bl	8002f9c <up>
			break;
 800378e:	e008      	b.n	80037a2 <move+0x166>
		case goDown:
			down();
 8003790:	f7ff fd12 	bl	80031b8 <down>
			break;
 8003794:	e005      	b.n	80037a2 <move+0x166>
		case goRight:
			right();
 8003796:	f7ff f9fd 	bl	8002b94 <right>
			break;
 800379a:	e002      	b.n	80037a2 <move+0x166>
		default:
			left();
 800379c:	f7ff fafc 	bl	8002d98 <left>
			break;
 80037a0:	bf00      	nop
	}
}
 80037a2:	3704      	adds	r7, #4
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd90      	pop	{r4, r7, pc}
 80037a8:	20000018 	.word	0x20000018
 80037ac:	20000012 	.word	0x20000012
 80037b0:	2000001c 	.word	0x2000001c
 80037b4:	2000001a 	.word	0x2000001a
 80037b8:	20000014 	.word	0x20000014
 80037bc:	2000001e 	.word	0x2000001e
 80037c0:	2000015e 	.word	0x2000015e
 80037c4:	cccccccd 	.word	0xcccccccd
 80037c8:	20000158 	.word	0x20000158
 80037cc:	20000228 	.word	0x20000228
 80037d0:	20000020 	.word	0x20000020

080037d4 <wall>:

void wall(uint16_t difficult) {
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af04      	add	r7, sp, #16
 80037da:	4603      	mov	r3, r0
 80037dc:	80fb      	strh	r3, [r7, #6]
	level = difficult;
 80037de:	4a4c      	ldr	r2, [pc, #304]	; (8003910 <wall+0x13c>)
 80037e0:	88fb      	ldrh	r3, [r7, #6]
 80037e2:	8013      	strh	r3, [r2, #0]


	lcd_ShowStr(10,10,"SNAKE GAME!!!",WHITE,BLACK,16,0);
 80037e4:	2300      	movs	r3, #0
 80037e6:	9302      	str	r3, [sp, #8]
 80037e8:	2310      	movs	r3, #16
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	2300      	movs	r3, #0
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037f4:	4a47      	ldr	r2, [pc, #284]	; (8003914 <wall+0x140>)
 80037f6:	210a      	movs	r1, #10
 80037f8:	200a      	movs	r0, #10
 80037fa:	f7fd ffef 	bl	80017dc <lcd_ShowStr>


//	hiện thị score hiện tại
	lcd_ShowStr(10,30,"Diem so cua ban la: ",WHITE,BLACK,16,0);
 80037fe:	2300      	movs	r3, #0
 8003800:	9302      	str	r3, [sp, #8]
 8003802:	2310      	movs	r3, #16
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	2300      	movs	r3, #0
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800380e:	4a42      	ldr	r2, [pc, #264]	; (8003918 <wall+0x144>)
 8003810:	211e      	movs	r1, #30
 8003812:	200a      	movs	r0, #10
 8003814:	f7fd ffe2 	bl	80017dc <lcd_ShowStr>
	if(count < 10)
 8003818:	4b40      	ldr	r3, [pc, #256]	; (800391c <wall+0x148>)
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	2b09      	cmp	r3, #9
 800381e:	d80e      	bhi.n	800383e <wall+0x6a>
		lcd_ShowIntNum(164,30,count,1,WHITE,BLACK,16);
 8003820:	4b3e      	ldr	r3, [pc, #248]	; (800391c <wall+0x148>)
 8003822:	881a      	ldrh	r2, [r3, #0]
 8003824:	2310      	movs	r3, #16
 8003826:	9302      	str	r3, [sp, #8]
 8003828:	2300      	movs	r3, #0
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	2301      	movs	r3, #1
 8003834:	211e      	movs	r1, #30
 8003836:	20a4      	movs	r0, #164	; 0xa4
 8003838:	f7fd fd78 	bl	800132c <lcd_ShowIntNum>
 800383c:	e00d      	b.n	800385a <wall+0x86>
	else
		lcd_ShowIntNum(164,30,count,2,WHITE,BLACK,16);
 800383e:	4b37      	ldr	r3, [pc, #220]	; (800391c <wall+0x148>)
 8003840:	881a      	ldrh	r2, [r3, #0]
 8003842:	2310      	movs	r3, #16
 8003844:	9302      	str	r3, [sp, #8]
 8003846:	2300      	movs	r3, #0
 8003848:	9301      	str	r3, [sp, #4]
 800384a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	2302      	movs	r3, #2
 8003852:	211e      	movs	r1, #30
 8003854:	20a4      	movs	r0, #164	; 0xa4
 8003856:	f7fd fd69 	bl	800132c <lcd_ShowIntNum>


	// hiển thị max score
	lcd_ShowStr(10,50,"Diem so cao nhat la: ",WHITE,BLACK,16,0);
 800385a:	2300      	movs	r3, #0
 800385c:	9302      	str	r3, [sp, #8]
 800385e:	2310      	movs	r3, #16
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	2300      	movs	r3, #0
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800386a:	4a2d      	ldr	r2, [pc, #180]	; (8003920 <wall+0x14c>)
 800386c:	2132      	movs	r1, #50	; 0x32
 800386e:	200a      	movs	r0, #10
 8003870:	f7fd ffb4 	bl	80017dc <lcd_ShowStr>
	if(max_count < 10)
 8003874:	4b2b      	ldr	r3, [pc, #172]	; (8003924 <wall+0x150>)
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	2b09      	cmp	r3, #9
 800387a:	d80e      	bhi.n	800389a <wall+0xc6>
		lcd_ShowIntNum(173,50,max_count,1,WHITE,BLACK,16);
 800387c:	4b29      	ldr	r3, [pc, #164]	; (8003924 <wall+0x150>)
 800387e:	881a      	ldrh	r2, [r3, #0]
 8003880:	2310      	movs	r3, #16
 8003882:	9302      	str	r3, [sp, #8]
 8003884:	2300      	movs	r3, #0
 8003886:	9301      	str	r3, [sp, #4]
 8003888:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	2301      	movs	r3, #1
 8003890:	2132      	movs	r1, #50	; 0x32
 8003892:	20ad      	movs	r0, #173	; 0xad
 8003894:	f7fd fd4a 	bl	800132c <lcd_ShowIntNum>
 8003898:	e00d      	b.n	80038b6 <wall+0xe2>
	else
		lcd_ShowIntNum(173,50,max_count,2,WHITE,BLACK,16);
 800389a:	4b22      	ldr	r3, [pc, #136]	; (8003924 <wall+0x150>)
 800389c:	881a      	ldrh	r2, [r3, #0]
 800389e:	2310      	movs	r3, #16
 80038a0:	9302      	str	r3, [sp, #8]
 80038a2:	2300      	movs	r3, #0
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2302      	movs	r3, #2
 80038ae:	2132      	movs	r1, #50	; 0x32
 80038b0:	20ad      	movs	r0, #173	; 0xad
 80038b2:	f7fd fd3b 	bl	800132c <lcd_ShowIntNum>


	lcd_ShowStr(10,70,"Do kho: ",WHITE,BLACK,16,0);
 80038b6:	2300      	movs	r3, #0
 80038b8:	9302      	str	r3, [sp, #8]
 80038ba:	2310      	movs	r3, #16
 80038bc:	9301      	str	r3, [sp, #4]
 80038be:	2300      	movs	r3, #0
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038c6:	4a18      	ldr	r2, [pc, #96]	; (8003928 <wall+0x154>)
 80038c8:	2146      	movs	r1, #70	; 0x46
 80038ca:	200a      	movs	r0, #10
 80038cc:	f7fd ff86 	bl	80017dc <lcd_ShowStr>
	lcd_ShowIntNum(70,70,difficult,1,WHITE,BLACK,16);
 80038d0:	88fa      	ldrh	r2, [r7, #6]
 80038d2:	2310      	movs	r3, #16
 80038d4:	9302      	str	r3, [sp, #8]
 80038d6:	2300      	movs	r3, #0
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	2301      	movs	r3, #1
 80038e2:	2146      	movs	r1, #70	; 0x46
 80038e4:	2046      	movs	r0, #70	; 0x46
 80038e6:	f7fd fd21 	bl	800132c <lcd_ShowIntNum>

	lcd_DrawRectangle(0, 100, x_max, y_max, RED); //TẠO TƯỜNG
 80038ea:	4b10      	ldr	r3, [pc, #64]	; (800392c <wall+0x158>)
 80038ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <wall+0x15c>)
 80038f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80038fe:	9100      	str	r1, [sp, #0]
 8003900:	2164      	movs	r1, #100	; 0x64
 8003902:	2000      	movs	r0, #0
 8003904:	f7fd fbef 	bl	80010e6 <lcd_DrawRectangle>
}
 8003908:	bf00      	nop
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20000158 	.word	0x20000158
 8003914:	0800a908 	.word	0x0800a908
 8003918:	0800a918 	.word	0x0800a918
 800391c:	2000015e 	.word	0x2000015e
 8003920:	0800a930 	.word	0x0800a930
 8003924:	20000160 	.word	0x20000160
 8003928:	0800a948 	.word	0x0800a948
 800392c:	20000012 	.word	0x20000012
 8003930:	20000014 	.word	0x20000014

08003934 <timer_init>:

uint16_t flag_Sensor = 0;
uint16_t timer_Sensor = 0;
uint16_t timer_Sensor_MUL = 0;

void timer_init(){
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003938:	4803      	ldr	r0, [pc, #12]	; (8003948 <timer_init+0x14>)
 800393a:	f003 fd91 	bl	8007460 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 800393e:	4803      	ldr	r0, [pc, #12]	; (800394c <timer_init+0x18>)
 8003940:	f003 fd26 	bl	8007390 <HAL_TIM_Base_Start>
}
 8003944:	bf00      	nop
 8003946:	bd80      	pop	{r7, pc}
 8003948:	200006f4 	.word	0x200006f4
 800394c:	200006ac 	.word	0x200006ac

08003950 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800395a:	4a08      	ldr	r2, [pc, #32]	; (800397c <setTimer2+0x2c>)
 800395c:	88fb      	ldrh	r3, [r7, #6]
 800395e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8003960:	4b06      	ldr	r3, [pc, #24]	; (800397c <setTimer2+0x2c>)
 8003962:	881a      	ldrh	r2, [r3, #0]
 8003964:	4b06      	ldr	r3, [pc, #24]	; (8003980 <setTimer2+0x30>)
 8003966:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8003968:	4b06      	ldr	r3, [pc, #24]	; (8003984 <setTimer2+0x34>)
 800396a:	2200      	movs	r2, #0
 800396c:	801a      	strh	r2, [r3, #0]
}
 800396e:	bf00      	nop
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000166 	.word	0x20000166
 8003980:	20000164 	.word	0x20000164
 8003984:	20000162 	.word	0x20000162

08003988 <setTimerSendSensor>:

void setTimerSendSensor(uint16_t duration)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	80fb      	strh	r3, [r7, #6]
	timer_Sensor_MUL = duration/TIMER_CYCLE_2;
 8003992:	4a08      	ldr	r2, [pc, #32]	; (80039b4 <setTimerSendSensor+0x2c>)
 8003994:	88fb      	ldrh	r3, [r7, #6]
 8003996:	8013      	strh	r3, [r2, #0]
	timer_Sensor = timer_Sensor_MUL;
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <setTimerSendSensor+0x2c>)
 800399a:	881a      	ldrh	r2, [r3, #0]
 800399c:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <setTimerSendSensor+0x30>)
 800399e:	801a      	strh	r2, [r3, #0]
	flag_Sensor = 0;
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <setTimerSendSensor+0x34>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	801a      	strh	r2, [r3, #0]
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	2000016c 	.word	0x2000016c
 80039b8:	2000016a 	.word	0x2000016a
 80039bc:	20000168 	.word	0x20000168

080039c0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d0:	d12b      	bne.n	8003a2a <HAL_TIM_PeriodElapsedCallback+0x6a>
		if(timer2_counter > 0){
 80039d2:	4b18      	ldr	r3, [pc, #96]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d010      	beq.n	80039fc <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80039da:	4b16      	ldr	r3, [pc, #88]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	4b14      	ldr	r3, [pc, #80]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039e4:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 80039e6:	4b13      	ldr	r3, [pc, #76]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d106      	bne.n	80039fc <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 80039ee:	4b12      	ldr	r3, [pc, #72]	; (8003a38 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80039f0:	2201      	movs	r2, #1
 80039f2:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 80039f4:	4b11      	ldr	r3, [pc, #68]	; (8003a3c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80039f6:	881a      	ldrh	r2, [r3, #0]
 80039f8:	4b0e      	ldr	r3, [pc, #56]	; (8003a34 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80039fa:	801a      	strh	r2, [r3, #0]
			}
		}
		if (timer_Sensor > 0)
 80039fc:	4b10      	ldr	r3, [pc, #64]	; (8003a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d010      	beq.n	8003a26 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			timer_Sensor--;
 8003a04:	4b0e      	ldr	r3, [pc, #56]	; (8003a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a0e:	801a      	strh	r2, [r3, #0]
			if (timer_Sensor <= 0)
 8003a10:	4b0b      	ldr	r3, [pc, #44]	; (8003a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d106      	bne.n	8003a26 <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				flag_Sensor = 1;
 8003a18:	4b0a      	ldr	r3, [pc, #40]	; (8003a44 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	801a      	strh	r2, [r3, #0]
				timer_Sensor = timer_Sensor_MUL;
 8003a1e:	4b0a      	ldr	r3, [pc, #40]	; (8003a48 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003a20:	881a      	ldrh	r2, [r3, #0]
 8003a22:	4b07      	ldr	r3, [pc, #28]	; (8003a40 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a24:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8003a26:	f7fd ff49 	bl	80018bc <led7_Scan>
	}
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000164 	.word	0x20000164
 8003a38:	20000162 	.word	0x20000162
 8003a3c:	20000166 	.word	0x20000166
 8003a40:	2000016a 	.word	0x2000016a
 8003a44:	20000168 	.word	0x20000168
 8003a48:	2000016c 	.word	0x2000016c

08003a4c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003a50:	4b17      	ldr	r3, [pc, #92]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a52:	4a18      	ldr	r2, [pc, #96]	; (8003ab4 <MX_SPI1_Init+0x68>)
 8003a54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003a56:	4b16      	ldr	r3, [pc, #88]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003a5e:	4b14      	ldr	r3, [pc, #80]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a64:	4b12      	ldr	r3, [pc, #72]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a6a:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a70:	4b0f      	ldr	r3, [pc, #60]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a76:	4b0e      	ldr	r3, [pc, #56]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a7e:	4b0c      	ldr	r3, [pc, #48]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a84:	4b0a      	ldr	r3, [pc, #40]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a90:	4b07      	ldr	r3, [pc, #28]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003a96:	4b06      	ldr	r3, [pc, #24]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a98:	220a      	movs	r2, #10
 8003a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a9c:	4804      	ldr	r0, [pc, #16]	; (8003ab0 <MX_SPI1_Init+0x64>)
 8003a9e:	f002 fe3b 	bl	8006718 <HAL_SPI_Init>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003aa8:	f7fe fa2a 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003aac:	bf00      	nop
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	2000060c 	.word	0x2000060c
 8003ab4:	40013000 	.word	0x40013000

08003ab8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 0314 	add.w	r3, r7, #20
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a19      	ldr	r2, [pc, #100]	; (8003b3c <HAL_SPI_MspInit+0x84>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d12b      	bne.n	8003b32 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	4a17      	ldr	r2, [pc, #92]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003ae4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aea:	4b15      	ldr	r3, [pc, #84]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	4b11      	ldr	r3, [pc, #68]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	4a10      	ldr	r2, [pc, #64]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003b00:	f043 0302 	orr.w	r3, r3, #2
 8003b04:	6313      	str	r3, [r2, #48]	; 0x30
 8003b06:	4b0e      	ldr	r3, [pc, #56]	; (8003b40 <HAL_SPI_MspInit+0x88>)
 8003b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003b12:	2338      	movs	r3, #56	; 0x38
 8003b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b16:	2302      	movs	r3, #2
 8003b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b22:	2305      	movs	r3, #5
 8003b24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b26:	f107 0314 	add.w	r3, r7, #20
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4805      	ldr	r0, [pc, #20]	; (8003b44 <HAL_SPI_MspInit+0x8c>)
 8003b2e:	f001 fe85 	bl	800583c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003b32:	bf00      	nop
 8003b34:	3728      	adds	r7, #40	; 0x28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40013000 	.word	0x40013000
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40020400 	.word	0x40020400

08003b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	4b10      	ldr	r3, [pc, #64]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b56:	4a0f      	ldr	r2, [pc, #60]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b5e:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b66:	607b      	str	r3, [r7, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	603b      	str	r3, [r7, #0]
 8003b6e:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	4a08      	ldr	r2, [pc, #32]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b78:	6413      	str	r3, [r2, #64]	; 0x40
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <HAL_MspInit+0x4c>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b86:	bf00      	nop
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40023800 	.word	0x40023800

08003b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b9c:	e7fe      	b.n	8003b9c <NMI_Handler+0x4>

08003b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ba2:	e7fe      	b.n	8003ba2 <HardFault_Handler+0x4>

08003ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ba8:	e7fe      	b.n	8003ba8 <MemManage_Handler+0x4>

08003baa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003baa:	b480      	push	{r7}
 8003bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bae:	e7fe      	b.n	8003bae <BusFault_Handler+0x4>

08003bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bb4:	e7fe      	b.n	8003bb4 <UsageFault_Handler+0x4>

08003bb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bba:	bf00      	nop
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bd6:	bf00      	nop
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003be4:	f000 fcc0 	bl	8004568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003be8:	bf00      	nop
 8003bea:	bd80      	pop	{r7, pc}

08003bec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003bf0:	4802      	ldr	r0, [pc, #8]	; (8003bfc <TIM2_IRQHandler+0x10>)
 8003bf2:	f003 fcfe 	bl	80075f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003bf6:	bf00      	nop
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	200006f4 	.word	0x200006f4

08003c00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003c04:	4802      	ldr	r0, [pc, #8]	; (8003c10 <USART1_IRQHandler+0x10>)
 8003c06:	f004 fc39 	bl	800847c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	2000073c 	.word	0x2000073c

08003c14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c18:	4802      	ldr	r0, [pc, #8]	; (8003c24 <USART2_IRQHandler+0x10>)
 8003c1a:	f004 fc2f 	bl	800847c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c1e:	bf00      	nop
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20000780 	.word	0x20000780

08003c28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c2c:	4802      	ldr	r0, [pc, #8]	; (8003c38 <DMA2_Stream0_IRQHandler+0x10>)
 8003c2e:	f001 fb9b 	bl	8005368 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003c32:	bf00      	nop
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	200001c8 	.word	0x200001c8

08003c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
	return 1;
 8003c40:	2301      	movs	r3, #1
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <_kill>:

int _kill(int pid, int sig)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003c56:	f005 fb99 	bl	800938c <__errno>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2216      	movs	r2, #22
 8003c5e:	601a      	str	r2, [r3, #0]
	return -1;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3708      	adds	r7, #8
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <_exit>:

void _exit (int status)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c74:	f04f 31ff 	mov.w	r1, #4294967295
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff ffe7 	bl	8003c4c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c7e:	e7fe      	b.n	8003c7e <_exit+0x12>

08003c80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	617b      	str	r3, [r7, #20]
 8003c90:	e00a      	b.n	8003ca8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c92:	f3af 8000 	nop.w
 8003c96:	4601      	mov	r1, r0
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	60ba      	str	r2, [r7, #8]
 8003c9e:	b2ca      	uxtb	r2, r1
 8003ca0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	dbf0      	blt.n	8003c92 <_read+0x12>
	}

return len;
 8003cb0:	687b      	ldr	r3, [r7, #4]
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b086      	sub	sp, #24
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	60f8      	str	r0, [r7, #12]
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	e009      	b.n	8003ce0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	60ba      	str	r2, [r7, #8]
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	dbf1      	blt.n	8003ccc <_write+0x12>
	}
	return len;
 8003ce8:	687b      	ldr	r3, [r7, #4]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <_close>:

int _close(int file)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
	return -1;
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b083      	sub	sp, #12
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d1a:	605a      	str	r2, [r3, #4]
	return 0;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <_isatty>:

int _isatty(int file)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
	return 1;
 8003d32:	2301      	movs	r3, #1
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
	return 0;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
	...

08003d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d64:	4a14      	ldr	r2, [pc, #80]	; (8003db8 <_sbrk+0x5c>)
 8003d66:	4b15      	ldr	r3, [pc, #84]	; (8003dbc <_sbrk+0x60>)
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d70:	4b13      	ldr	r3, [pc, #76]	; (8003dc0 <_sbrk+0x64>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d102      	bne.n	8003d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d78:	4b11      	ldr	r3, [pc, #68]	; (8003dc0 <_sbrk+0x64>)
 8003d7a:	4a12      	ldr	r2, [pc, #72]	; (8003dc4 <_sbrk+0x68>)
 8003d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d7e:	4b10      	ldr	r3, [pc, #64]	; (8003dc0 <_sbrk+0x64>)
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4413      	add	r3, r2
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d207      	bcs.n	8003d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d8c:	f005 fafe 	bl	800938c <__errno>
 8003d90:	4603      	mov	r3, r0
 8003d92:	220c      	movs	r2, #12
 8003d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d96:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9a:	e009      	b.n	8003db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d9c:	4b08      	ldr	r3, [pc, #32]	; (8003dc0 <_sbrk+0x64>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003da2:	4b07      	ldr	r3, [pc, #28]	; (8003dc0 <_sbrk+0x64>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4413      	add	r3, r2
 8003daa:	4a05      	ldr	r2, [pc, #20]	; (8003dc0 <_sbrk+0x64>)
 8003dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dae:	68fb      	ldr	r3, [r7, #12]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20020000 	.word	0x20020000
 8003dbc:	00000400 	.word	0x00000400
 8003dc0:	20000170 	.word	0x20000170
 8003dc4:	200007d8 	.word	0x200007d8

08003dc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dcc:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <SystemInit+0x20>)
 8003dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd2:	4a05      	ldr	r2, [pc, #20]	; (8003de8 <SystemInit+0x20>)
 8003dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ddc:	bf00      	nop
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	e000ed00 	.word	0xe000ed00

08003dec <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003df2:	f107 0308 	add.w	r3, r7, #8
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	609a      	str	r2, [r3, #8]
 8003dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e00:	463b      	mov	r3, r7
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003e08:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e0a:	4a1f      	ldr	r2, [pc, #124]	; (8003e88 <MX_TIM1_Init+0x9c>)
 8003e0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8003e0e:	4b1d      	ldr	r3, [pc, #116]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e10:	2253      	movs	r2, #83	; 0x53
 8003e12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e14:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003e1a:	4b1a      	ldr	r3, [pc, #104]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e22:	4b18      	ldr	r3, [pc, #96]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003e28:	4b16      	ldr	r3, [pc, #88]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e2e:	4b15      	ldr	r3, [pc, #84]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003e34:	4813      	ldr	r0, [pc, #76]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e36:	f003 fa5b 	bl	80072f0 <HAL_TIM_Base_Init>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003e40:	f7fe f85e 	bl	8001f00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003e4a:	f107 0308 	add.w	r3, r7, #8
 8003e4e:	4619      	mov	r1, r3
 8003e50:	480c      	ldr	r0, [pc, #48]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e52:	f003 fd99 	bl	8007988 <HAL_TIM_ConfigClockSource>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003e5c:	f7fe f850 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e60:	2300      	movs	r3, #0
 8003e62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e64:	2300      	movs	r3, #0
 8003e66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e68:	463b      	mov	r3, r7
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4805      	ldr	r0, [pc, #20]	; (8003e84 <MX_TIM1_Init+0x98>)
 8003e6e:	f004 f965 	bl	800813c <HAL_TIMEx_MasterConfigSynchronization>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003e78:	f7fe f842 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003e7c:	bf00      	nop
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	200006ac 	.word	0x200006ac
 8003e88:	40010000 	.word	0x40010000

08003e8c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e92:	f107 0308 	add.w	r3, r7, #8
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	609a      	str	r2, [r3, #8]
 8003e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ea0:	463b      	mov	r3, r7
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ea8:	4b1d      	ldr	r3, [pc, #116]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003eaa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003eae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003eb2:	f240 3247 	movw	r2, #839	; 0x347
 8003eb6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eb8:	4b19      	ldr	r3, [pc, #100]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003ebe:	4b18      	ldr	r3, [pc, #96]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003ec0:	2263      	movs	r2, #99	; 0x63
 8003ec2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ec4:	4b16      	ldr	r3, [pc, #88]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eca:	4b15      	ldr	r3, [pc, #84]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ed0:	4813      	ldr	r0, [pc, #76]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003ed2:	f003 fa0d 	bl	80072f0 <HAL_TIM_Base_Init>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d001      	beq.n	8003ee0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003edc:	f7fe f810 	bl	8001f00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ee0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ee4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ee6:	f107 0308 	add.w	r3, r7, #8
 8003eea:	4619      	mov	r1, r3
 8003eec:	480c      	ldr	r0, [pc, #48]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003eee:	f003 fd4b 	bl	8007988 <HAL_TIM_ConfigClockSource>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003ef8:	f7fe f802 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003efc:	2300      	movs	r3, #0
 8003efe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f00:	2300      	movs	r3, #0
 8003f02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003f04:	463b      	mov	r3, r7
 8003f06:	4619      	mov	r1, r3
 8003f08:	4805      	ldr	r0, [pc, #20]	; (8003f20 <MX_TIM2_Init+0x94>)
 8003f0a:	f004 f917 	bl	800813c <HAL_TIMEx_MasterConfigSynchronization>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003f14:	f7fd fff4 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f18:	bf00      	nop
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	200006f4 	.word	0x200006f4

08003f24 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f2a:	1d3b      	adds	r3, r7, #4
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	609a      	str	r2, [r3, #8]
 8003f34:	60da      	str	r2, [r3, #12]
 8003f36:	611a      	str	r2, [r3, #16]
 8003f38:	615a      	str	r2, [r3, #20]
 8003f3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003f3c:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f3e:	4a1f      	ldr	r2, [pc, #124]	; (8003fbc <MX_TIM13_Init+0x98>)
 8003f40:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8003f42:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f44:	f240 3247 	movw	r2, #839	; 0x347
 8003f48:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f4a:	4b1b      	ldr	r3, [pc, #108]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003f50:	4b19      	ldr	r3, [pc, #100]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f52:	2263      	movs	r2, #99	; 0x63
 8003f54:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f56:	4b18      	ldr	r3, [pc, #96]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f5c:	4b16      	ldr	r3, [pc, #88]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003f62:	4815      	ldr	r0, [pc, #84]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f64:	f003 f9c4 	bl	80072f0 <HAL_TIM_Base_Init>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8003f6e:	f7fd ffc7 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8003f72:	4811      	ldr	r0, [pc, #68]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f74:	f003 fae4 	bl	8007540 <HAL_TIM_PWM_Init>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003f7e:	f7fd ffbf 	bl	8001f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f82:	2360      	movs	r3, #96	; 0x60
 8003f84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f92:	1d3b      	adds	r3, r7, #4
 8003f94:	2200      	movs	r2, #0
 8003f96:	4619      	mov	r1, r3
 8003f98:	4807      	ldr	r0, [pc, #28]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003f9a:	f003 fc33 	bl	8007804 <HAL_TIM_PWM_ConfigChannel>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8003fa4:	f7fd ffac 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003fa8:	4803      	ldr	r0, [pc, #12]	; (8003fb8 <MX_TIM13_Init+0x94>)
 8003faa:	f000 f85b 	bl	8004064 <HAL_TIM_MspPostInit>

}
 8003fae:	bf00      	nop
 8003fb0:	3720      	adds	r7, #32
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20000664 	.word	0x20000664
 8003fbc:	40001c00 	.word	0x40001c00

08003fc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a22      	ldr	r2, [pc, #136]	; (8004058 <HAL_TIM_Base_MspInit+0x98>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d10e      	bne.n	8003ff0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
 8003fd6:	4b21      	ldr	r3, [pc, #132]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fda:	4a20      	ldr	r2, [pc, #128]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003fee:	e02e      	b.n	800404e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff8:	d116      	bne.n	8004028 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	4b17      	ldr	r3, [pc, #92]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	4a16      	ldr	r2, [pc, #88]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8004004:	f043 0301 	orr.w	r3, r3, #1
 8004008:	6413      	str	r3, [r2, #64]	; 0x40
 800400a:	4b14      	ldr	r3, [pc, #80]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	613b      	str	r3, [r7, #16]
 8004014:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004016:	2200      	movs	r2, #0
 8004018:	2100      	movs	r1, #0
 800401a:	201c      	movs	r0, #28
 800401c:	f000 ffd5 	bl	8004fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004020:	201c      	movs	r0, #28
 8004022:	f000 ffee 	bl	8005002 <HAL_NVIC_EnableIRQ>
}
 8004026:	e012      	b.n	800404e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a0c      	ldr	r2, [pc, #48]	; (8004060 <HAL_TIM_Base_MspInit+0xa0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d10d      	bne.n	800404e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004032:	2300      	movs	r3, #0
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	4b09      	ldr	r3, [pc, #36]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	4a08      	ldr	r2, [pc, #32]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 800403c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004040:	6413      	str	r3, [r2, #64]	; 0x40
 8004042:	4b06      	ldr	r3, [pc, #24]	; (800405c <HAL_TIM_Base_MspInit+0x9c>)
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800404a:	60fb      	str	r3, [r7, #12]
 800404c:	68fb      	ldr	r3, [r7, #12]
}
 800404e:	bf00      	nop
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40010000 	.word	0x40010000
 800405c:	40023800 	.word	0x40023800
 8004060:	40001c00 	.word	0x40001c00

08004064 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406c:	f107 030c 	add.w	r3, r7, #12
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	60da      	str	r2, [r3, #12]
 800407a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a12      	ldr	r2, [pc, #72]	; (80040cc <HAL_TIM_MspPostInit+0x68>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d11e      	bne.n	80040c4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
 800408a:	4b11      	ldr	r3, [pc, #68]	; (80040d0 <HAL_TIM_MspPostInit+0x6c>)
 800408c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408e:	4a10      	ldr	r2, [pc, #64]	; (80040d0 <HAL_TIM_MspPostInit+0x6c>)
 8004090:	f043 0320 	orr.w	r3, r3, #32
 8004094:	6313      	str	r3, [r2, #48]	; 0x30
 8004096:	4b0e      	ldr	r3, [pc, #56]	; (80040d0 <HAL_TIM_MspPostInit+0x6c>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	60bb      	str	r3, [r7, #8]
 80040a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80040a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a8:	2302      	movs	r3, #2
 80040aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ac:	2300      	movs	r3, #0
 80040ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80040b4:	2309      	movs	r3, #9
 80040b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80040b8:	f107 030c 	add.w	r3, r7, #12
 80040bc:	4619      	mov	r1, r3
 80040be:	4805      	ldr	r0, [pc, #20]	; (80040d4 <HAL_TIM_MspPostInit+0x70>)
 80040c0:	f001 fbbc 	bl	800583c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80040c4:	bf00      	nop
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40001c00 	.word	0x40001c00
 80040d0:	40023800 	.word	0x40023800
 80040d4:	40021400 	.word	0x40021400

080040d8 <uart_init_esp>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void uart_init_esp(){
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 80040dc:	2201      	movs	r2, #1
 80040de:	4906      	ldr	r1, [pc, #24]	; (80040f8 <uart_init_esp+0x20>)
 80040e0:	4806      	ldr	r0, [pc, #24]	; (80040fc <uart_init_esp+0x24>)
 80040e2:	f004 f99a 	bl	800841a <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, 1);
 80040e6:	2201      	movs	r2, #1
 80040e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80040ec:	4804      	ldr	r0, [pc, #16]	; (8004100 <uart_init_esp+0x28>)
 80040ee:	f001 fd41 	bl	8005b74 <HAL_GPIO_WritePin>
}
 80040f2:	bf00      	nop
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20000175 	.word	0x20000175
 80040fc:	20000780 	.word	0x20000780
 8004100:	40021400 	.word	0x40021400

08004104 <uart_EspSendBytes>:

void uart_EspSendBytes(uint8_t* bytes, uint16_t size){
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	460b      	mov	r3, r1
 800410e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, bytes, size, 10);
 8004110:	887a      	ldrh	r2, [r7, #2]
 8004112:	230a      	movs	r3, #10
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4803      	ldr	r0, [pc, #12]	; (8004124 <uart_EspSendBytes+0x20>)
 8004118:	f004 f8ed 	bl	80082f6 <HAL_UART_Transmit>
}
 800411c:	bf00      	nop
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	20000780 	.word	0x20000780

08004128 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a19      	ldr	r2, [pc, #100]	; (800419c <HAL_UART_RxCpltCallback+0x74>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d10a      	bne.n	8004150 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 800413a:	230a      	movs	r3, #10
 800413c:	2201      	movs	r2, #1
 800413e:	4918      	ldr	r1, [pc, #96]	; (80041a0 <HAL_UART_RxCpltCallback+0x78>)
 8004140:	4818      	ldr	r0, [pc, #96]	; (80041a4 <HAL_UART_RxCpltCallback+0x7c>)
 8004142:	f004 f8d8 	bl	80082f6 <HAL_UART_Transmit>

		// turn on the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8004146:	2201      	movs	r2, #1
 8004148:	4915      	ldr	r1, [pc, #84]	; (80041a0 <HAL_UART_RxCpltCallback+0x78>)
 800414a:	4816      	ldr	r0, [pc, #88]	; (80041a4 <HAL_UART_RxCpltCallback+0x7c>)
 800414c:	f004 f965 	bl	800841a <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a14      	ldr	r2, [pc, #80]	; (80041a8 <HAL_UART_RxCpltCallback+0x80>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d11b      	bne.n	8004192 <HAL_UART_RxCpltCallback+0x6a>
		if(receive_buffer2 == 'O') check_esp = 1;
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_UART_RxCpltCallback+0x84>)
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	2b4f      	cmp	r3, #79	; 0x4f
 8004160:	d103      	bne.n	800416a <HAL_UART_RxCpltCallback+0x42>
 8004162:	4b13      	ldr	r3, [pc, #76]	; (80041b0 <HAL_UART_RxCpltCallback+0x88>)
 8004164:	2201      	movs	r2, #1
 8004166:	701a      	strb	r2, [r3, #0]
 8004168:	e00e      	b.n	8004188 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'a') light_status = 0;
 800416a:	4b10      	ldr	r3, [pc, #64]	; (80041ac <HAL_UART_RxCpltCallback+0x84>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	2b61      	cmp	r3, #97	; 0x61
 8004170:	d103      	bne.n	800417a <HAL_UART_RxCpltCallback+0x52>
 8004172:	4b10      	ldr	r3, [pc, #64]	; (80041b4 <HAL_UART_RxCpltCallback+0x8c>)
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]
 8004178:	e006      	b.n	8004188 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'A') light_status = 1;
 800417a:	4b0c      	ldr	r3, [pc, #48]	; (80041ac <HAL_UART_RxCpltCallback+0x84>)
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	2b41      	cmp	r3, #65	; 0x41
 8004180:	d102      	bne.n	8004188 <HAL_UART_RxCpltCallback+0x60>
 8004182:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <HAL_UART_RxCpltCallback+0x8c>)
 8004184:	2201      	movs	r2, #1
 8004186:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8004188:	2201      	movs	r2, #1
 800418a:	4908      	ldr	r1, [pc, #32]	; (80041ac <HAL_UART_RxCpltCallback+0x84>)
 800418c:	480a      	ldr	r0, [pc, #40]	; (80041b8 <HAL_UART_RxCpltCallback+0x90>)
 800418e:	f004 f944 	bl	800841a <HAL_UART_Receive_IT>
	}
}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40011000 	.word	0x40011000
 80041a0:	20000174 	.word	0x20000174
 80041a4:	2000073c 	.word	0x2000073c
 80041a8:	40004400 	.word	0x40004400
 80041ac:	20000175 	.word	0x20000175
 80041b0:	20000176 	.word	0x20000176
 80041b4:	20000154 	.word	0x20000154
 80041b8:	20000780 	.word	0x20000780

080041bc <uartSendSensor>:
	if(check_esp == 1) return 1;
	return 0;
}
//snprintf(str2, sizeof(str2), "%d", val);

void uartSendSensor() {
 80041bc:	b580      	push	{r7, lr}
 80041be:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 80041c2:	af00      	add	r7, sp, #0
	char *str = "#";
 80041c4:	4b37      	ldr	r3, [pc, #220]	; (80042a4 <uartSendSensor+0xe8>)
 80041c6:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
	char str1[50] = "SENSOR#";
 80041ca:	4a37      	ldr	r2, [pc, #220]	; (80042a8 <uartSendSensor+0xec>)
 80041cc:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80041d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041d4:	e883 0003 	stmia.w	r3, {r0, r1}
 80041d8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80041dc:	222a      	movs	r2, #42	; 0x2a
 80041de:	2100      	movs	r1, #0
 80041e0:	4618      	mov	r0, r3
 80041e2:	f005 f8fd 	bl	80093e0 <memset>
//	char str3[60] = "Temperature: ";
	char *str2[50];
	snprintf(str2, sizeof(str2), "%d", (uint16_t)sensor_GetTemperature());
 80041e6:	f7fd fec5 	bl	8001f74 <sensor_GetTemperature>
 80041ea:	eef0 7a40 	vmov.f32	s15, s0
 80041ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041f2:	ee17 3a90 	vmov	r3, s15
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f507 70c8 	add.w	r0, r7, #400	; 0x190
 80041fc:	4a2b      	ldr	r2, [pc, #172]	; (80042ac <uartSendSensor+0xf0>)
 80041fe:	21c8      	movs	r1, #200	; 0xc8
 8004200:	f005 f936 	bl	8009470 <sniprintf>
	strcat(str1, str2);
 8004204:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 8004208:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800420c:	4611      	mov	r1, r2
 800420e:	4618      	mov	r0, r3
 8004210:	f005 f962 	bl	80094d8 <strcat>
	strcat(str1,str);
 8004214:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004218:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 800421c:	4618      	mov	r0, r3
 800421e:	f005 f95b 	bl	80094d8 <strcat>
	//get ánh sáng
	char *str3[50];
	snprintf(str3, sizeof(str3), "%d", (uint16_t)sensor_GetLight());
 8004222:	f7fd fe8f 	bl	8001f44 <sensor_GetLight>
 8004226:	4603      	mov	r3, r0
 8004228:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 800422c:	4a1f      	ldr	r2, [pc, #124]	; (80042ac <uartSendSensor+0xf0>)
 800422e:	21c8      	movs	r1, #200	; 0xc8
 8004230:	f005 f91e 	bl	8009470 <sniprintf>
	strcat(str1, str3);
 8004234:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8004238:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800423c:	4611      	mov	r1, r2
 800423e:	4618      	mov	r0, r3
 8004240:	f005 f94a 	bl	80094d8 <strcat>
	strcat(str1,str);
 8004244:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004248:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 800424c:	4618      	mov	r0, r3
 800424e:	f005 f943 	bl	80094d8 <strcat>
	// get Power
	char *str4[50];

	snprintf(str4, sizeof(str4), "%d", (uint16_t)sensor_GetPotentiometer());
 8004252:	f7fd fe83 	bl	8001f5c <sensor_GetPotentiometer>
 8004256:	4603      	mov	r3, r0
 8004258:	4638      	mov	r0, r7
 800425a:	4a14      	ldr	r2, [pc, #80]	; (80042ac <uartSendSensor+0xf0>)
 800425c:	21c8      	movs	r1, #200	; 0xc8
 800425e:	f005 f907 	bl	8009470 <sniprintf>
	strcat(str1, str4);
 8004262:	463a      	mov	r2, r7
 8004264:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004268:	4611      	mov	r1, r2
 800426a:	4618      	mov	r0, r3
 800426c:	f005 f934 	bl	80094d8 <strcat>
	strcat(str1,str);
 8004270:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004274:	f8d7 128c 	ldr.w	r1, [r7, #652]	; 0x28c
 8004278:	4618      	mov	r0, r3
 800427a:	f005 f92d 	bl	80094d8 <strcat>
	// gửi data
	uart_EspSendBytes(str1, strlen(str1));
 800427e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004282:	4618      	mov	r0, r3
 8004284:	f7fb ffa4 	bl	80001d0 <strlen>
 8004288:	4603      	mov	r3, r0
 800428a:	b29a      	uxth	r2, r3
 800428c:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8004290:	4611      	mov	r1, r2
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff ff36 	bl	8004104 <uart_EspSendBytes>
}
 8004298:	bf00      	nop
 800429a:	f507 7724 	add.w	r7, r7, #656	; 0x290
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	0800a968 	.word	0x0800a968
 80042a8:	0800a96c 	.word	0x0800a96c
 80042ac:	0800a95c 	.word	0x0800a95c

080042b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80042b4:	4b11      	ldr	r3, [pc, #68]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042b6:	4a12      	ldr	r2, [pc, #72]	; (8004300 <MX_USART1_UART_Init+0x50>)
 80042b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80042ba:	4b10      	ldr	r3, [pc, #64]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80042c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042c2:	4b0e      	ldr	r3, [pc, #56]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80042c8:	4b0c      	ldr	r3, [pc, #48]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80042ce:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042d4:	4b09      	ldr	r3, [pc, #36]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042d6:	220c      	movs	r2, #12
 80042d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042da:	4b08      	ldr	r3, [pc, #32]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042dc:	2200      	movs	r2, #0
 80042de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80042e0:	4b06      	ldr	r3, [pc, #24]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80042e6:	4805      	ldr	r0, [pc, #20]	; (80042fc <MX_USART1_UART_Init+0x4c>)
 80042e8:	f003 ffb8 	bl	800825c <HAL_UART_Init>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80042f2:	f7fd fe05 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80042f6:	bf00      	nop
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	2000073c 	.word	0x2000073c
 8004300:	40011000 	.word	0x40011000

08004304 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800430a:	4a12      	ldr	r2, [pc, #72]	; (8004354 <MX_USART2_UART_Init+0x50>)
 800430c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800430e:	4b10      	ldr	r3, [pc, #64]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004310:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004316:	4b0e      	ldr	r3, [pc, #56]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004318:	2200      	movs	r2, #0
 800431a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800431e:	2200      	movs	r2, #0
 8004320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004322:	4b0b      	ldr	r3, [pc, #44]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004324:	2200      	movs	r2, #0
 8004326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004328:	4b09      	ldr	r3, [pc, #36]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800432a:	220c      	movs	r2, #12
 800432c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800432e:	4b08      	ldr	r3, [pc, #32]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004330:	2200      	movs	r2, #0
 8004332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004334:	4b06      	ldr	r3, [pc, #24]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 8004336:	2200      	movs	r2, #0
 8004338:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800433a:	4805      	ldr	r0, [pc, #20]	; (8004350 <MX_USART2_UART_Init+0x4c>)
 800433c:	f003 ff8e 	bl	800825c <HAL_UART_Init>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004346:	f7fd fddb 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800434a:	bf00      	nop
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000780 	.word	0x20000780
 8004354:	40004400 	.word	0x40004400

08004358 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08c      	sub	sp, #48	; 0x30
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004360:	f107 031c 	add.w	r3, r7, #28
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	605a      	str	r2, [r3, #4]
 800436a:	609a      	str	r2, [r3, #8]
 800436c:	60da      	str	r2, [r3, #12]
 800436e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a3a      	ldr	r2, [pc, #232]	; (8004460 <HAL_UART_MspInit+0x108>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d135      	bne.n	80043e6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800437a:	2300      	movs	r3, #0
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	4b39      	ldr	r3, [pc, #228]	; (8004464 <HAL_UART_MspInit+0x10c>)
 8004380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004382:	4a38      	ldr	r2, [pc, #224]	; (8004464 <HAL_UART_MspInit+0x10c>)
 8004384:	f043 0310 	orr.w	r3, r3, #16
 8004388:	6453      	str	r3, [r2, #68]	; 0x44
 800438a:	4b36      	ldr	r3, [pc, #216]	; (8004464 <HAL_UART_MspInit+0x10c>)
 800438c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438e:	f003 0310 	and.w	r3, r3, #16
 8004392:	61bb      	str	r3, [r7, #24]
 8004394:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004396:	2300      	movs	r3, #0
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	4b32      	ldr	r3, [pc, #200]	; (8004464 <HAL_UART_MspInit+0x10c>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	4a31      	ldr	r2, [pc, #196]	; (8004464 <HAL_UART_MspInit+0x10c>)
 80043a0:	f043 0301 	orr.w	r3, r3, #1
 80043a4:	6313      	str	r3, [r2, #48]	; 0x30
 80043a6:	4b2f      	ldr	r3, [pc, #188]	; (8004464 <HAL_UART_MspInit+0x10c>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80043b2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80043b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b8:	2302      	movs	r3, #2
 80043ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c0:	2303      	movs	r3, #3
 80043c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043c4:	2307      	movs	r3, #7
 80043c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c8:	f107 031c 	add.w	r3, r7, #28
 80043cc:	4619      	mov	r1, r3
 80043ce:	4826      	ldr	r0, [pc, #152]	; (8004468 <HAL_UART_MspInit+0x110>)
 80043d0:	f001 fa34 	bl	800583c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043d4:	2200      	movs	r2, #0
 80043d6:	2100      	movs	r1, #0
 80043d8:	2025      	movs	r0, #37	; 0x25
 80043da:	f000 fdf6 	bl	8004fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043de:	2025      	movs	r0, #37	; 0x25
 80043e0:	f000 fe0f 	bl	8005002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80043e4:	e038      	b.n	8004458 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a20      	ldr	r2, [pc, #128]	; (800446c <HAL_UART_MspInit+0x114>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d133      	bne.n	8004458 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043f0:	2300      	movs	r3, #0
 80043f2:	613b      	str	r3, [r7, #16]
 80043f4:	4b1b      	ldr	r3, [pc, #108]	; (8004464 <HAL_UART_MspInit+0x10c>)
 80043f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f8:	4a1a      	ldr	r2, [pc, #104]	; (8004464 <HAL_UART_MspInit+0x10c>)
 80043fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043fe:	6413      	str	r3, [r2, #64]	; 0x40
 8004400:	4b18      	ldr	r3, [pc, #96]	; (8004464 <HAL_UART_MspInit+0x10c>)
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800440c:	2300      	movs	r3, #0
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	4b14      	ldr	r3, [pc, #80]	; (8004464 <HAL_UART_MspInit+0x10c>)
 8004412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004414:	4a13      	ldr	r2, [pc, #76]	; (8004464 <HAL_UART_MspInit+0x10c>)
 8004416:	f043 0301 	orr.w	r3, r3, #1
 800441a:	6313      	str	r3, [r2, #48]	; 0x30
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <HAL_UART_MspInit+0x10c>)
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004428:	230c      	movs	r3, #12
 800442a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800442c:	2302      	movs	r3, #2
 800442e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004430:	2300      	movs	r3, #0
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004434:	2303      	movs	r3, #3
 8004436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004438:	2307      	movs	r3, #7
 800443a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800443c:	f107 031c 	add.w	r3, r7, #28
 8004440:	4619      	mov	r1, r3
 8004442:	4809      	ldr	r0, [pc, #36]	; (8004468 <HAL_UART_MspInit+0x110>)
 8004444:	f001 f9fa 	bl	800583c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004448:	2200      	movs	r2, #0
 800444a:	2100      	movs	r1, #0
 800444c:	2026      	movs	r0, #38	; 0x26
 800444e:	f000 fdbc 	bl	8004fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004452:	2026      	movs	r0, #38	; 0x26
 8004454:	f000 fdd5 	bl	8005002 <HAL_NVIC_EnableIRQ>
}
 8004458:	bf00      	nop
 800445a:	3730      	adds	r7, #48	; 0x30
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40011000 	.word	0x40011000
 8004464:	40023800 	.word	0x40023800
 8004468:	40020000 	.word	0x40020000
 800446c:	40004400 	.word	0x40004400

08004470 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004474:	480d      	ldr	r0, [pc, #52]	; (80044ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004476:	490e      	ldr	r1, [pc, #56]	; (80044b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004478:	4a0e      	ldr	r2, [pc, #56]	; (80044b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800447a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800447c:	e002      	b.n	8004484 <LoopCopyDataInit>

0800447e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800447e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004482:	3304      	adds	r3, #4

08004484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004488:	d3f9      	bcc.n	800447e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800448a:	4a0b      	ldr	r2, [pc, #44]	; (80044b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800448c:	4c0b      	ldr	r4, [pc, #44]	; (80044bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800448e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004490:	e001      	b.n	8004496 <LoopFillZerobss>

08004492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004494:	3204      	adds	r2, #4

08004496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004498:	d3fb      	bcc.n	8004492 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800449a:	f7ff fc95 	bl	8003dc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800449e:	f004 ff7b 	bl	8009398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044a2:	f7fd fabb 	bl	8001a1c <main>
  bx  lr    
 80044a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80044a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044b0:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 80044b4:	080119e4 	.word	0x080119e4
  ldr r2, =_sbss
 80044b8:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 80044bc:	200007d8 	.word	0x200007d8

080044c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044c0:	e7fe      	b.n	80044c0 <ADC_IRQHandler>
	...

080044c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044c8:	4b0e      	ldr	r3, [pc, #56]	; (8004504 <HAL_Init+0x40>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a0d      	ldr	r2, [pc, #52]	; (8004504 <HAL_Init+0x40>)
 80044ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044d4:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <HAL_Init+0x40>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a0a      	ldr	r2, [pc, #40]	; (8004504 <HAL_Init+0x40>)
 80044da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044e0:	4b08      	ldr	r3, [pc, #32]	; (8004504 <HAL_Init+0x40>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a07      	ldr	r2, [pc, #28]	; (8004504 <HAL_Init+0x40>)
 80044e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044ec:	2003      	movs	r0, #3
 80044ee:	f000 fd61 	bl	8004fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044f2:	200f      	movs	r0, #15
 80044f4:	f000 f808 	bl	8004508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044f8:	f7ff fb26 	bl	8003b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40023c00 	.word	0x40023c00

08004508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004510:	4b12      	ldr	r3, [pc, #72]	; (800455c <HAL_InitTick+0x54>)
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	4b12      	ldr	r3, [pc, #72]	; (8004560 <HAL_InitTick+0x58>)
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	4619      	mov	r1, r3
 800451a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800451e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004522:	fbb2 f3f3 	udiv	r3, r2, r3
 8004526:	4618      	mov	r0, r3
 8004528:	f000 fd79 	bl	800501e <HAL_SYSTICK_Config>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e00e      	b.n	8004554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b0f      	cmp	r3, #15
 800453a:	d80a      	bhi.n	8004552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800453c:	2200      	movs	r2, #0
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	f04f 30ff 	mov.w	r0, #4294967295
 8004544:	f000 fd41 	bl	8004fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004548:	4a06      	ldr	r2, [pc, #24]	; (8004564 <HAL_InitTick+0x5c>)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
 8004550:	e000      	b.n	8004554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
}
 8004554:	4618      	mov	r0, r3
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	200000bc 	.word	0x200000bc
 8004560:	200000c4 	.word	0x200000c4
 8004564:	200000c0 	.word	0x200000c0

08004568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800456c:	4b06      	ldr	r3, [pc, #24]	; (8004588 <HAL_IncTick+0x20>)
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	4b06      	ldr	r3, [pc, #24]	; (800458c <HAL_IncTick+0x24>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4413      	add	r3, r2
 8004578:	4a04      	ldr	r2, [pc, #16]	; (800458c <HAL_IncTick+0x24>)
 800457a:	6013      	str	r3, [r2, #0]
}
 800457c:	bf00      	nop
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	200000c4 	.word	0x200000c4
 800458c:	200007c4 	.word	0x200007c4

08004590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004590:	b480      	push	{r7}
 8004592:	af00      	add	r7, sp, #0
  return uwTick;
 8004594:	4b03      	ldr	r3, [pc, #12]	; (80045a4 <HAL_GetTick+0x14>)
 8004596:	681b      	ldr	r3, [r3, #0]
}
 8004598:	4618      	mov	r0, r3
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	200007c4 	.word	0x200007c4

080045a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045b0:	f7ff ffee 	bl	8004590 <HAL_GetTick>
 80045b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c0:	d005      	beq.n	80045ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045c2:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <HAL_Delay+0x44>)
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	461a      	mov	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4413      	add	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045ce:	bf00      	nop
 80045d0:	f7ff ffde 	bl	8004590 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d8f7      	bhi.n	80045d0 <HAL_Delay+0x28>
  {
  }
}
 80045e0:	bf00      	nop
 80045e2:	bf00      	nop
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	200000c4 	.word	0x200000c4

080045f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e033      	b.n	800466e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	2b00      	cmp	r3, #0
 800460c:	d109      	bne.n	8004622 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fc f83c 	bl	800068c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d118      	bne.n	8004660 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004636:	f023 0302 	bic.w	r3, r3, #2
 800463a:	f043 0202 	orr.w	r2, r3, #2
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa68 	bl	8004b18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	f043 0201 	orr.w	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
 800465e:	e001      	b.n	8004664 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800466c:	7bfb      	ldrb	r3, [r7, #15]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
	...

08004678 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800468e:	2b01      	cmp	r3, #1
 8004690:	d101      	bne.n	8004696 <HAL_ADC_Start_DMA+0x1e>
 8004692:	2302      	movs	r3, #2
 8004694:	e0e9      	b.n	800486a <HAL_ADC_Start_DMA+0x1f2>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d018      	beq.n	80046de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80046bc:	4b6d      	ldr	r3, [pc, #436]	; (8004874 <HAL_ADC_Start_DMA+0x1fc>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a6d      	ldr	r2, [pc, #436]	; (8004878 <HAL_ADC_Start_DMA+0x200>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	0c9a      	lsrs	r2, r3, #18
 80046c8:	4613      	mov	r3, r2
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	4413      	add	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80046d0:	e002      	b.n	80046d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3b01      	subs	r3, #1
 80046d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f9      	bne.n	80046d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ec:	d107      	bne.n	80046fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b01      	cmp	r3, #1
 800470a:	f040 80a1 	bne.w	8004850 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004716:	f023 0301 	bic.w	r3, r3, #1
 800471a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800472c:	2b00      	cmp	r3, #0
 800472e:	d007      	beq.n	8004740 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004738:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800474c:	d106      	bne.n	800475c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	f023 0206 	bic.w	r2, r3, #6
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	645a      	str	r2, [r3, #68]	; 0x44
 800475a:	e002      	b.n	8004762 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800476a:	4b44      	ldr	r3, [pc, #272]	; (800487c <HAL_ADC_Start_DMA+0x204>)
 800476c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004772:	4a43      	ldr	r2, [pc, #268]	; (8004880 <HAL_ADC_Start_DMA+0x208>)
 8004774:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	4a42      	ldr	r2, [pc, #264]	; (8004884 <HAL_ADC_Start_DMA+0x20c>)
 800477c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	4a41      	ldr	r2, [pc, #260]	; (8004888 <HAL_ADC_Start_DMA+0x210>)
 8004784:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800478e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800479e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689a      	ldr	r2, [r3, #8]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	334c      	adds	r3, #76	; 0x4c
 80047ba:	4619      	mov	r1, r3
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f000 fce8 	bl	8005194 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f003 031f 	and.w	r3, r3, #31
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d12a      	bne.n	8004826 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a2d      	ldr	r2, [pc, #180]	; (800488c <HAL_ADC_Start_DMA+0x214>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d015      	beq.n	8004806 <HAL_ADC_Start_DMA+0x18e>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a2c      	ldr	r2, [pc, #176]	; (8004890 <HAL_ADC_Start_DMA+0x218>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d105      	bne.n	80047f0 <HAL_ADC_Start_DMA+0x178>
 80047e4:	4b25      	ldr	r3, [pc, #148]	; (800487c <HAL_ADC_Start_DMA+0x204>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a27      	ldr	r2, [pc, #156]	; (8004894 <HAL_ADC_Start_DMA+0x21c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d136      	bne.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
 80047fa:	4b20      	ldr	r3, [pc, #128]	; (800487c <HAL_ADC_Start_DMA+0x204>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f003 0310 	and.w	r3, r3, #16
 8004802:	2b00      	cmp	r3, #0
 8004804:	d130      	bne.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d129      	bne.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	e020      	b.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a18      	ldr	r2, [pc, #96]	; (800488c <HAL_ADC_Start_DMA+0x214>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d11b      	bne.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d114      	bne.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800484c:	609a      	str	r2, [r3, #8]
 800484e:	e00b      	b.n	8004868 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004854:	f043 0210 	orr.w	r2, r3, #16
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004860:	f043 0201 	orr.w	r2, r3, #1
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	200000bc 	.word	0x200000bc
 8004878:	431bde83 	.word	0x431bde83
 800487c:	40012300 	.word	0x40012300
 8004880:	08004d11 	.word	0x08004d11
 8004884:	08004dcb 	.word	0x08004dcb
 8004888:	08004de7 	.word	0x08004de7
 800488c:	40012000 	.word	0x40012000
 8004890:	40012100 	.word	0x40012100
 8004894:	40012200 	.word	0x40012200

08004898 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_ADC_ConfigChannel+0x1c>
 80048ec:	2302      	movs	r3, #2
 80048ee:	e105      	b.n	8004afc <HAL_ADC_ConfigChannel+0x228>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b09      	cmp	r3, #9
 80048fe:	d925      	bls.n	800494c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68d9      	ldr	r1, [r3, #12]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	b29b      	uxth	r3, r3
 800490c:	461a      	mov	r2, r3
 800490e:	4613      	mov	r3, r2
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	4413      	add	r3, r2
 8004914:	3b1e      	subs	r3, #30
 8004916:	2207      	movs	r2, #7
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	43da      	mvns	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	400a      	ands	r2, r1
 8004924:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68d9      	ldr	r1, [r3, #12]
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	b29b      	uxth	r3, r3
 8004936:	4618      	mov	r0, r3
 8004938:	4603      	mov	r3, r0
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	4403      	add	r3, r0
 800493e:	3b1e      	subs	r3, #30
 8004940:	409a      	lsls	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	60da      	str	r2, [r3, #12]
 800494a:	e022      	b.n	8004992 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6919      	ldr	r1, [r3, #16]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	b29b      	uxth	r3, r3
 8004958:	461a      	mov	r2, r3
 800495a:	4613      	mov	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	4413      	add	r3, r2
 8004960:	2207      	movs	r2, #7
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	43da      	mvns	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	400a      	ands	r2, r1
 800496e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6919      	ldr	r1, [r3, #16]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	689a      	ldr	r2, [r3, #8]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	b29b      	uxth	r3, r3
 8004980:	4618      	mov	r0, r3
 8004982:	4603      	mov	r3, r0
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	4403      	add	r3, r0
 8004988:	409a      	lsls	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b06      	cmp	r3, #6
 8004998:	d824      	bhi.n	80049e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	3b05      	subs	r3, #5
 80049ac:	221f      	movs	r2, #31
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43da      	mvns	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	400a      	ands	r2, r1
 80049ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	4618      	mov	r0, r3
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	3b05      	subs	r3, #5
 80049d6:	fa00 f203 	lsl.w	r2, r0, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	635a      	str	r2, [r3, #52]	; 0x34
 80049e2:	e04c      	b.n	8004a7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b0c      	cmp	r3, #12
 80049ea:	d824      	bhi.n	8004a36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	3b23      	subs	r3, #35	; 0x23
 80049fe:	221f      	movs	r2, #31
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	43da      	mvns	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	400a      	ands	r2, r1
 8004a0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4413      	add	r3, r2
 8004a26:	3b23      	subs	r3, #35	; 0x23
 8004a28:	fa00 f203 	lsl.w	r2, r0, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
 8004a34:	e023      	b.n	8004a7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	3b41      	subs	r3, #65	; 0x41
 8004a48:	221f      	movs	r2, #31
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43da      	mvns	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	400a      	ands	r2, r1
 8004a56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	4618      	mov	r0, r3
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	4413      	add	r3, r2
 8004a70:	3b41      	subs	r3, #65	; 0x41
 8004a72:	fa00 f203 	lsl.w	r2, r0, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a7e:	4b22      	ldr	r3, [pc, #136]	; (8004b08 <HAL_ADC_ConfigChannel+0x234>)
 8004a80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a21      	ldr	r2, [pc, #132]	; (8004b0c <HAL_ADC_ConfigChannel+0x238>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d109      	bne.n	8004aa0 <HAL_ADC_ConfigChannel+0x1cc>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b12      	cmp	r3, #18
 8004a92:	d105      	bne.n	8004aa0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a19      	ldr	r2, [pc, #100]	; (8004b0c <HAL_ADC_ConfigChannel+0x238>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d123      	bne.n	8004af2 <HAL_ADC_ConfigChannel+0x21e>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b10      	cmp	r3, #16
 8004ab0:	d003      	beq.n	8004aba <HAL_ADC_ConfigChannel+0x1e6>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2b11      	cmp	r3, #17
 8004ab8:	d11b      	bne.n	8004af2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2b10      	cmp	r3, #16
 8004acc:	d111      	bne.n	8004af2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ace:	4b10      	ldr	r3, [pc, #64]	; (8004b10 <HAL_ADC_ConfigChannel+0x23c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a10      	ldr	r2, [pc, #64]	; (8004b14 <HAL_ADC_ConfigChannel+0x240>)
 8004ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad8:	0c9a      	lsrs	r2, r3, #18
 8004ada:	4613      	mov	r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	4413      	add	r3, r2
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004ae4:	e002      	b.n	8004aec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1f9      	bne.n	8004ae6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3714      	adds	r7, #20
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr
 8004b08:	40012300 	.word	0x40012300
 8004b0c:	40012000 	.word	0x40012000
 8004b10:	200000bc 	.word	0x200000bc
 8004b14:	431bde83 	.word	0x431bde83

08004b18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b20:	4b79      	ldr	r3, [pc, #484]	; (8004d08 <ADC_Init+0x1f0>)
 8004b22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6859      	ldr	r1, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	021a      	lsls	r2, r3, #8
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004b70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6859      	ldr	r1, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689a      	ldr	r2, [r3, #8]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6899      	ldr	r1, [r3, #8]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004baa:	4a58      	ldr	r2, [pc, #352]	; (8004d0c <ADC_Init+0x1f4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d022      	beq.n	8004bf6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004bbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6899      	ldr	r1, [r3, #8]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004be0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6899      	ldr	r1, [r3, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	e00f      	b.n	8004c16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0202 	bic.w	r2, r2, #2
 8004c24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6899      	ldr	r1, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	7e1b      	ldrb	r3, [r3, #24]
 8004c30:	005a      	lsls	r2, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01b      	beq.n	8004c7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004c62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	035a      	lsls	r2, r3, #13
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	605a      	str	r2, [r3, #4]
 8004c7a:	e007      	b.n	8004c8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	051a      	lsls	r2, r3, #20
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004cc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6899      	ldr	r1, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004cce:	025a      	lsls	r2, r3, #9
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689a      	ldr	r2, [r3, #8]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6899      	ldr	r1, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	029a      	lsls	r2, r3, #10
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	609a      	str	r2, [r3, #8]
}
 8004cfc:	bf00      	nop
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	40012300 	.word	0x40012300
 8004d0c:	0f000001 	.word	0x0f000001

08004d10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d13c      	bne.n	8004da4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d12b      	bne.n	8004d9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d127      	bne.n	8004d9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d006      	beq.n	8004d68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d119      	bne.n	8004d9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0220 	bic.w	r2, r2, #32
 8004d76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d105      	bne.n	8004d9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d94:	f043 0201 	orr.w	r2, r3, #1
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f7ff fd7b 	bl	8004898 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004da2:	e00e      	b.n	8004dc2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da8:	f003 0310 	and.w	r3, r3, #16
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff fd85 	bl	80048c0 <HAL_ADC_ErrorCallback>
}
 8004db6:	e004      	b.n	8004dc2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	4798      	blx	r3
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f7ff fd67 	bl	80048ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004dde:	bf00      	nop
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b084      	sub	sp, #16
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2240      	movs	r2, #64	; 0x40
 8004df8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfe:	f043 0204 	orr.w	r2, r3, #4
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f7ff fd5a 	bl	80048c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004e0c:	bf00      	nop
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f003 0307 	and.w	r3, r3, #7
 8004e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e24:	4b0c      	ldr	r3, [pc, #48]	; (8004e58 <__NVIC_SetPriorityGrouping+0x44>)
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e30:	4013      	ands	r3, r2
 8004e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e46:	4a04      	ldr	r2, [pc, #16]	; (8004e58 <__NVIC_SetPriorityGrouping+0x44>)
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	60d3      	str	r3, [r2, #12]
}
 8004e4c:	bf00      	nop
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr
 8004e58:	e000ed00 	.word	0xe000ed00

08004e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e60:	4b04      	ldr	r3, [pc, #16]	; (8004e74 <__NVIC_GetPriorityGrouping+0x18>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	0a1b      	lsrs	r3, r3, #8
 8004e66:	f003 0307 	and.w	r3, r3, #7
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr
 8004e74:	e000ed00 	.word	0xe000ed00

08004e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	db0b      	blt.n	8004ea2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	f003 021f 	and.w	r2, r3, #31
 8004e90:	4907      	ldr	r1, [pc, #28]	; (8004eb0 <__NVIC_EnableIRQ+0x38>)
 8004e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	2001      	movs	r0, #1
 8004e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8004e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	e000e100 	.word	0xe000e100

08004eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	4603      	mov	r3, r0
 8004ebc:	6039      	str	r1, [r7, #0]
 8004ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	db0a      	blt.n	8004ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	490c      	ldr	r1, [pc, #48]	; (8004f00 <__NVIC_SetPriority+0x4c>)
 8004ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ed2:	0112      	lsls	r2, r2, #4
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004edc:	e00a      	b.n	8004ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	4908      	ldr	r1, [pc, #32]	; (8004f04 <__NVIC_SetPriority+0x50>)
 8004ee4:	79fb      	ldrb	r3, [r7, #7]
 8004ee6:	f003 030f 	and.w	r3, r3, #15
 8004eea:	3b04      	subs	r3, #4
 8004eec:	0112      	lsls	r2, r2, #4
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	761a      	strb	r2, [r3, #24]
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	e000e100 	.word	0xe000e100
 8004f04:	e000ed00 	.word	0xe000ed00

08004f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b089      	sub	sp, #36	; 0x24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f1c3 0307 	rsb	r3, r3, #7
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	bf28      	it	cs
 8004f26:	2304      	movcs	r3, #4
 8004f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	2b06      	cmp	r3, #6
 8004f30:	d902      	bls.n	8004f38 <NVIC_EncodePriority+0x30>
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	3b03      	subs	r3, #3
 8004f36:	e000      	b.n	8004f3a <NVIC_EncodePriority+0x32>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	43da      	mvns	r2, r3
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	401a      	ands	r2, r3
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f50:	f04f 31ff 	mov.w	r1, #4294967295
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5a:	43d9      	mvns	r1, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f60:	4313      	orrs	r3, r2
         );
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3724      	adds	r7, #36	; 0x24
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f80:	d301      	bcc.n	8004f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f82:	2301      	movs	r3, #1
 8004f84:	e00f      	b.n	8004fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f86:	4a0a      	ldr	r2, [pc, #40]	; (8004fb0 <SysTick_Config+0x40>)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f8e:	210f      	movs	r1, #15
 8004f90:	f04f 30ff 	mov.w	r0, #4294967295
 8004f94:	f7ff ff8e 	bl	8004eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f98:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <SysTick_Config+0x40>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f9e:	4b04      	ldr	r3, [pc, #16]	; (8004fb0 <SysTick_Config+0x40>)
 8004fa0:	2207      	movs	r2, #7
 8004fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	e000e010 	.word	0xe000e010

08004fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f7ff ff29 	bl	8004e14 <__NVIC_SetPriorityGrouping>
}
 8004fc2:	bf00      	nop
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004fdc:	f7ff ff3e 	bl	8004e5c <__NVIC_GetPriorityGrouping>
 8004fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	68b9      	ldr	r1, [r7, #8]
 8004fe6:	6978      	ldr	r0, [r7, #20]
 8004fe8:	f7ff ff8e 	bl	8004f08 <NVIC_EncodePriority>
 8004fec:	4602      	mov	r2, r0
 8004fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff ff5d 	bl	8004eb4 <__NVIC_SetPriority>
}
 8004ffa:	bf00      	nop
 8004ffc:	3718      	adds	r7, #24
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b082      	sub	sp, #8
 8005006:	af00      	add	r7, sp, #0
 8005008:	4603      	mov	r3, r0
 800500a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800500c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff ff31 	bl	8004e78 <__NVIC_EnableIRQ>
}
 8005016:	bf00      	nop
 8005018:	3708      	adds	r7, #8
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}

0800501e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b082      	sub	sp, #8
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f7ff ffa2 	bl	8004f70 <SysTick_Config>
 800502c:	4603      	mov	r3, r0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3708      	adds	r7, #8
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005044:	f7ff faa4 	bl	8004590 <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e099      	b.n	8005188 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 0201 	bic.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005074:	e00f      	b.n	8005096 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005076:	f7ff fa8b 	bl	8004590 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b05      	cmp	r3, #5
 8005082:	d908      	bls.n	8005096 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2220      	movs	r2, #32
 8005088:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2203      	movs	r2, #3
 800508e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e078      	b.n	8005188 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1e8      	bne.n	8005076 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	4b38      	ldr	r3, [pc, #224]	; (8005190 <HAL_DMA_Init+0x158>)
 80050b0:	4013      	ands	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	2b04      	cmp	r3, #4
 80050ee:	d107      	bne.n	8005100 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f8:	4313      	orrs	r3, r2
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f023 0307 	bic.w	r3, r3, #7
 8005116:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	4313      	orrs	r3, r2
 8005120:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	2b04      	cmp	r3, #4
 8005128:	d117      	bne.n	800515a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	4313      	orrs	r3, r2
 8005132:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00e      	beq.n	800515a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 fb01 	bl	8005744 <DMA_CheckFifoParam>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d008      	beq.n	800515a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2240      	movs	r2, #64	; 0x40
 800514c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005156:	2301      	movs	r3, #1
 8005158:	e016      	b.n	8005188 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fab8 	bl	80056d8 <DMA_CalcBaseAndBitshift>
 8005168:	4603      	mov	r3, r0
 800516a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005170:	223f      	movs	r2, #63	; 0x3f
 8005172:	409a      	lsls	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	f010803f 	.word	0xf010803f

08005194 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
 80051a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051a2:	2300      	movs	r3, #0
 80051a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_DMA_Start_IT+0x26>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e040      	b.n	800523c <HAL_DMA_Start_IT+0xa8>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d12f      	bne.n	800522e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	68b9      	ldr	r1, [r7, #8]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 fa4a 	bl	800567c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ec:	223f      	movs	r2, #63	; 0x3f
 80051ee:	409a      	lsls	r2, r3
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0216 	orr.w	r2, r2, #22
 8005202:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	2b00      	cmp	r3, #0
 800520a:	d007      	beq.n	800521c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0208 	orr.w	r2, r2, #8
 800521a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	e005      	b.n	800523a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005236:	2302      	movs	r3, #2
 8005238:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800523a:	7dfb      	ldrb	r3, [r7, #23]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005250:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005252:	f7ff f99d 	bl	8004590 <HAL_GetTick>
 8005256:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d008      	beq.n	8005276 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2280      	movs	r2, #128	; 0x80
 8005268:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e052      	b.n	800531c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0216 	bic.w	r2, r2, #22
 8005284:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695a      	ldr	r2, [r3, #20]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005294:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	d103      	bne.n	80052a6 <HAL_DMA_Abort+0x62>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0208 	bic.w	r2, r2, #8
 80052b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0201 	bic.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052c6:	e013      	b.n	80052f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052c8:	f7ff f962 	bl	8004590 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b05      	cmp	r3, #5
 80052d4:	d90c      	bls.n	80052f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2220      	movs	r2, #32
 80052da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2203      	movs	r2, #3
 80052e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e015      	b.n	800531c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1e4      	bne.n	80052c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005302:	223f      	movs	r2, #63	; 0x3f
 8005304:	409a      	lsls	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d004      	beq.n	8005342 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2280      	movs	r2, #128	; 0x80
 800533c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e00c      	b.n	800535c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2205      	movs	r2, #5
 8005346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 0201 	bic.w	r2, r2, #1
 8005358:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005374:	4b92      	ldr	r3, [pc, #584]	; (80055c0 <HAL_DMA_IRQHandler+0x258>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a92      	ldr	r2, [pc, #584]	; (80055c4 <HAL_DMA_IRQHandler+0x25c>)
 800537a:	fba2 2303 	umull	r2, r3, r2, r3
 800537e:	0a9b      	lsrs	r3, r3, #10
 8005380:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005386:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005392:	2208      	movs	r2, #8
 8005394:	409a      	lsls	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	4013      	ands	r3, r2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d01a      	beq.n	80053d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d013      	beq.n	80053d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0204 	bic.w	r2, r2, #4
 80053ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c0:	2208      	movs	r2, #8
 80053c2:	409a      	lsls	r2, r3
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053cc:	f043 0201 	orr.w	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053d8:	2201      	movs	r2, #1
 80053da:	409a      	lsls	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4013      	ands	r3, r2
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d012      	beq.n	800540a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00b      	beq.n	800540a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053f6:	2201      	movs	r2, #1
 80053f8:	409a      	lsls	r2, r3
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	f043 0202 	orr.w	r2, r3, #2
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800540e:	2204      	movs	r2, #4
 8005410:	409a      	lsls	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	4013      	ands	r3, r2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d012      	beq.n	8005440 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00b      	beq.n	8005440 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800542c:	2204      	movs	r2, #4
 800542e:	409a      	lsls	r2, r3
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005438:	f043 0204 	orr.w	r2, r3, #4
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005444:	2210      	movs	r2, #16
 8005446:	409a      	lsls	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	4013      	ands	r3, r2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d043      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d03c      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005462:	2210      	movs	r2, #16
 8005464:	409a      	lsls	r2, r3
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d018      	beq.n	80054aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d108      	bne.n	8005498 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	2b00      	cmp	r3, #0
 800548c:	d024      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	4798      	blx	r3
 8005496:	e01f      	b.n	80054d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01b      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	4798      	blx	r3
 80054a8:	e016      	b.n	80054d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d107      	bne.n	80054c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 0208 	bic.w	r2, r2, #8
 80054c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054dc:	2220      	movs	r2, #32
 80054de:	409a      	lsls	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 808e 	beq.w	8005606 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0310 	and.w	r3, r3, #16
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8086 	beq.w	8005606 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fe:	2220      	movs	r2, #32
 8005500:	409a      	lsls	r2, r3
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b05      	cmp	r3, #5
 8005510:	d136      	bne.n	8005580 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0216 	bic.w	r2, r2, #22
 8005520:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695a      	ldr	r2, [r3, #20]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005530:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d103      	bne.n	8005542 <HAL_DMA_IRQHandler+0x1da>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800553e:	2b00      	cmp	r3, #0
 8005540:	d007      	beq.n	8005552 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 0208 	bic.w	r2, r2, #8
 8005550:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005556:	223f      	movs	r2, #63	; 0x3f
 8005558:	409a      	lsls	r2, r3
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005572:	2b00      	cmp	r3, #0
 8005574:	d07d      	beq.n	8005672 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	4798      	blx	r3
        }
        return;
 800557e:	e078      	b.n	8005672 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d01c      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d108      	bne.n	80055ae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d030      	beq.n	8005606 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	4798      	blx	r3
 80055ac:	e02b      	b.n	8005606 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d027      	beq.n	8005606 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	4798      	blx	r3
 80055be:	e022      	b.n	8005606 <HAL_DMA_IRQHandler+0x29e>
 80055c0:	200000bc 	.word	0x200000bc
 80055c4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10f      	bne.n	80055f6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0210 	bic.w	r2, r2, #16
 80055e4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800560a:	2b00      	cmp	r3, #0
 800560c:	d032      	beq.n	8005674 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d022      	beq.n	8005660 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2205      	movs	r2, #5
 800561e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0201 	bic.w	r2, r2, #1
 8005630:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	3301      	adds	r3, #1
 8005636:	60bb      	str	r3, [r7, #8]
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	429a      	cmp	r2, r3
 800563c:	d307      	bcc.n	800564e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f2      	bne.n	8005632 <HAL_DMA_IRQHandler+0x2ca>
 800564c:	e000      	b.n	8005650 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800564e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d005      	beq.n	8005674 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	4798      	blx	r3
 8005670:	e000      	b.n	8005674 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005672:	bf00      	nop
    }
  }
}
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop

0800567c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005698:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2b40      	cmp	r3, #64	; 0x40
 80056a8:	d108      	bne.n	80056bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80056ba:	e007      	b.n	80056cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	60da      	str	r2, [r3, #12]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	3b10      	subs	r3, #16
 80056e8:	4a14      	ldr	r2, [pc, #80]	; (800573c <DMA_CalcBaseAndBitshift+0x64>)
 80056ea:	fba2 2303 	umull	r2, r3, r2, r3
 80056ee:	091b      	lsrs	r3, r3, #4
 80056f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056f2:	4a13      	ldr	r2, [pc, #76]	; (8005740 <DMA_CalcBaseAndBitshift+0x68>)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4413      	add	r3, r2
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2b03      	cmp	r3, #3
 8005704:	d909      	bls.n	800571a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800570e:	f023 0303 	bic.w	r3, r3, #3
 8005712:	1d1a      	adds	r2, r3, #4
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	659a      	str	r2, [r3, #88]	; 0x58
 8005718:	e007      	b.n	800572a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005722:	f023 0303 	bic.w	r3, r3, #3
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800572e:	4618      	mov	r0, r3
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	aaaaaaab 	.word	0xaaaaaaab
 8005740:	08011880 	.word	0x08011880

08005744 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005754:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d11f      	bne.n	800579e <DMA_CheckFifoParam+0x5a>
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2b03      	cmp	r3, #3
 8005762:	d856      	bhi.n	8005812 <DMA_CheckFifoParam+0xce>
 8005764:	a201      	add	r2, pc, #4	; (adr r2, 800576c <DMA_CheckFifoParam+0x28>)
 8005766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576a:	bf00      	nop
 800576c:	0800577d 	.word	0x0800577d
 8005770:	0800578f 	.word	0x0800578f
 8005774:	0800577d 	.word	0x0800577d
 8005778:	08005813 	.word	0x08005813
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005780:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d046      	beq.n	8005816 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800578c:	e043      	b.n	8005816 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005796:	d140      	bne.n	800581a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800579c:	e03d      	b.n	800581a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057a6:	d121      	bne.n	80057ec <DMA_CheckFifoParam+0xa8>
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d837      	bhi.n	800581e <DMA_CheckFifoParam+0xda>
 80057ae:	a201      	add	r2, pc, #4	; (adr r2, 80057b4 <DMA_CheckFifoParam+0x70>)
 80057b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b4:	080057c5 	.word	0x080057c5
 80057b8:	080057cb 	.word	0x080057cb
 80057bc:	080057c5 	.word	0x080057c5
 80057c0:	080057dd 	.word	0x080057dd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	73fb      	strb	r3, [r7, #15]
      break;
 80057c8:	e030      	b.n	800582c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d025      	beq.n	8005822 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057da:	e022      	b.n	8005822 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80057e4:	d11f      	bne.n	8005826 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057ea:	e01c      	b.n	8005826 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d903      	bls.n	80057fa <DMA_CheckFifoParam+0xb6>
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b03      	cmp	r3, #3
 80057f6:	d003      	beq.n	8005800 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057f8:	e018      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	73fb      	strb	r3, [r7, #15]
      break;
 80057fe:	e015      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005804:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00e      	beq.n	800582a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
      break;
 8005810:	e00b      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 8005812:	bf00      	nop
 8005814:	e00a      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;
 8005816:	bf00      	nop
 8005818:	e008      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;
 800581a:	bf00      	nop
 800581c:	e006      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;
 800581e:	bf00      	nop
 8005820:	e004      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;
 8005822:	bf00      	nop
 8005824:	e002      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;   
 8005826:	bf00      	nop
 8005828:	e000      	b.n	800582c <DMA_CheckFifoParam+0xe8>
      break;
 800582a:	bf00      	nop
    }
  } 
  
  return status; 
 800582c:	7bfb      	ldrb	r3, [r7, #15]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop

0800583c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800583c:	b480      	push	{r7}
 800583e:	b089      	sub	sp, #36	; 0x24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800584a:	2300      	movs	r3, #0
 800584c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800584e:	2300      	movs	r3, #0
 8005850:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
 8005856:	e16b      	b.n	8005b30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005858:	2201      	movs	r2, #1
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	4013      	ands	r3, r2
 800586a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	429a      	cmp	r2, r3
 8005872:	f040 815a 	bne.w	8005b2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f003 0303 	and.w	r3, r3, #3
 800587e:	2b01      	cmp	r3, #1
 8005880:	d005      	beq.n	800588e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800588a:	2b02      	cmp	r3, #2
 800588c:	d130      	bne.n	80058f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	2203      	movs	r2, #3
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	43db      	mvns	r3, r3
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	4013      	ands	r3, r2
 80058a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058c4:	2201      	movs	r2, #1
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	43db      	mvns	r3, r3
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	4013      	ands	r3, r2
 80058d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	091b      	lsrs	r3, r3, #4
 80058da:	f003 0201 	and.w	r2, r3, #1
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d017      	beq.n	800592c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	2203      	movs	r2, #3
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	43db      	mvns	r3, r3
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	4013      	ands	r3, r2
 8005912:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	689a      	ldr	r2, [r3, #8]
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	fa02 f303 	lsl.w	r3, r2, r3
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	4313      	orrs	r3, r2
 8005924:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f003 0303 	and.w	r3, r3, #3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d123      	bne.n	8005980 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	08da      	lsrs	r2, r3, #3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	3208      	adds	r2, #8
 8005940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005944:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f003 0307 	and.w	r3, r3, #7
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	220f      	movs	r2, #15
 8005950:	fa02 f303 	lsl.w	r3, r2, r3
 8005954:	43db      	mvns	r3, r3
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4013      	ands	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	691a      	ldr	r2, [r3, #16]
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	fa02 f303 	lsl.w	r3, r2, r3
 800596c:	69ba      	ldr	r2, [r7, #24]
 800596e:	4313      	orrs	r3, r2
 8005970:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	08da      	lsrs	r2, r3, #3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3208      	adds	r2, #8
 800597a:	69b9      	ldr	r1, [r7, #24]
 800597c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	2203      	movs	r2, #3
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	43db      	mvns	r3, r3
 8005992:	69ba      	ldr	r2, [r7, #24]
 8005994:	4013      	ands	r3, r2
 8005996:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f003 0203 	and.w	r2, r3, #3
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 80b4 	beq.w	8005b2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	4b60      	ldr	r3, [pc, #384]	; (8005b48 <HAL_GPIO_Init+0x30c>)
 80059c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ca:	4a5f      	ldr	r2, [pc, #380]	; (8005b48 <HAL_GPIO_Init+0x30c>)
 80059cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059d0:	6453      	str	r3, [r2, #68]	; 0x44
 80059d2:	4b5d      	ldr	r3, [pc, #372]	; (8005b48 <HAL_GPIO_Init+0x30c>)
 80059d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80059de:	4a5b      	ldr	r2, [pc, #364]	; (8005b4c <HAL_GPIO_Init+0x310>)
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	089b      	lsrs	r3, r3, #2
 80059e4:	3302      	adds	r3, #2
 80059e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	220f      	movs	r2, #15
 80059f6:	fa02 f303 	lsl.w	r3, r2, r3
 80059fa:	43db      	mvns	r3, r3
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	4013      	ands	r3, r2
 8005a00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a52      	ldr	r2, [pc, #328]	; (8005b50 <HAL_GPIO_Init+0x314>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d02b      	beq.n	8005a62 <HAL_GPIO_Init+0x226>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a51      	ldr	r2, [pc, #324]	; (8005b54 <HAL_GPIO_Init+0x318>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d025      	beq.n	8005a5e <HAL_GPIO_Init+0x222>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a50      	ldr	r2, [pc, #320]	; (8005b58 <HAL_GPIO_Init+0x31c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01f      	beq.n	8005a5a <HAL_GPIO_Init+0x21e>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a4f      	ldr	r2, [pc, #316]	; (8005b5c <HAL_GPIO_Init+0x320>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d019      	beq.n	8005a56 <HAL_GPIO_Init+0x21a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a4e      	ldr	r2, [pc, #312]	; (8005b60 <HAL_GPIO_Init+0x324>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <HAL_GPIO_Init+0x216>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a4d      	ldr	r2, [pc, #308]	; (8005b64 <HAL_GPIO_Init+0x328>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00d      	beq.n	8005a4e <HAL_GPIO_Init+0x212>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a4c      	ldr	r2, [pc, #304]	; (8005b68 <HAL_GPIO_Init+0x32c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d007      	beq.n	8005a4a <HAL_GPIO_Init+0x20e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a4b      	ldr	r2, [pc, #300]	; (8005b6c <HAL_GPIO_Init+0x330>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d101      	bne.n	8005a46 <HAL_GPIO_Init+0x20a>
 8005a42:	2307      	movs	r3, #7
 8005a44:	e00e      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a46:	2308      	movs	r3, #8
 8005a48:	e00c      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a4a:	2306      	movs	r3, #6
 8005a4c:	e00a      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a4e:	2305      	movs	r3, #5
 8005a50:	e008      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a52:	2304      	movs	r3, #4
 8005a54:	e006      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a56:	2303      	movs	r3, #3
 8005a58:	e004      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	e002      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <HAL_GPIO_Init+0x228>
 8005a62:	2300      	movs	r3, #0
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	f002 0203 	and.w	r2, r2, #3
 8005a6a:	0092      	lsls	r2, r2, #2
 8005a6c:	4093      	lsls	r3, r2
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a74:	4935      	ldr	r1, [pc, #212]	; (8005b4c <HAL_GPIO_Init+0x310>)
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	089b      	lsrs	r3, r3, #2
 8005a7a:	3302      	adds	r3, #2
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a82:	4b3b      	ldr	r3, [pc, #236]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	43db      	mvns	r3, r3
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005aa6:	4a32      	ldr	r2, [pc, #200]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005aac:	4b30      	ldr	r3, [pc, #192]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	43db      	mvns	r3, r3
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ad0:	4a27      	ldr	r2, [pc, #156]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ad6:	4b26      	ldr	r3, [pc, #152]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005afa:	4a1d      	ldr	r2, [pc, #116]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b00:	4b1b      	ldr	r3, [pc, #108]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	43db      	mvns	r3, r3
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d003      	beq.n	8005b24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b24:	4a12      	ldr	r2, [pc, #72]	; (8005b70 <HAL_GPIO_Init+0x334>)
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	2b0f      	cmp	r3, #15
 8005b34:	f67f ae90 	bls.w	8005858 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	3724      	adds	r7, #36	; 0x24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	40013800 	.word	0x40013800
 8005b50:	40020000 	.word	0x40020000
 8005b54:	40020400 	.word	0x40020400
 8005b58:	40020800 	.word	0x40020800
 8005b5c:	40020c00 	.word	0x40020c00
 8005b60:	40021000 	.word	0x40021000
 8005b64:	40021400 	.word	0x40021400
 8005b68:	40021800 	.word	0x40021800
 8005b6c:	40021c00 	.word	0x40021c00
 8005b70:	40013c00 	.word	0x40013c00

08005b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	807b      	strh	r3, [r7, #2]
 8005b80:	4613      	mov	r3, r2
 8005b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b84:	787b      	ldrb	r3, [r7, #1]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b8a:	887a      	ldrh	r2, [r7, #2]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b90:	e003      	b.n	8005b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b92:	887b      	ldrh	r3, [r7, #2]
 8005b94:	041a      	lsls	r2, r3, #16
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	619a      	str	r2, [r3, #24]
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e12b      	b.n	8005e12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d106      	bne.n	8005bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7fb f8c0 	bl	8000d54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2224      	movs	r2, #36	; 0x24
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 0201 	bic.w	r2, r2, #1
 8005bea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c0c:	f000 fd5c 	bl	80066c8 <HAL_RCC_GetPCLK1Freq>
 8005c10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	4a81      	ldr	r2, [pc, #516]	; (8005e1c <HAL_I2C_Init+0x274>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d807      	bhi.n	8005c2c <HAL_I2C_Init+0x84>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	4a80      	ldr	r2, [pc, #512]	; (8005e20 <HAL_I2C_Init+0x278>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	bf94      	ite	ls
 8005c24:	2301      	movls	r3, #1
 8005c26:	2300      	movhi	r3, #0
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	e006      	b.n	8005c3a <HAL_I2C_Init+0x92>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4a7d      	ldr	r2, [pc, #500]	; (8005e24 <HAL_I2C_Init+0x27c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	bf94      	ite	ls
 8005c34:	2301      	movls	r3, #1
 8005c36:	2300      	movhi	r3, #0
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e0e7      	b.n	8005e12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4a78      	ldr	r2, [pc, #480]	; (8005e28 <HAL_I2C_Init+0x280>)
 8005c46:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4a:	0c9b      	lsrs	r3, r3, #18
 8005c4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	4a6a      	ldr	r2, [pc, #424]	; (8005e1c <HAL_I2C_Init+0x274>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d802      	bhi.n	8005c7c <HAL_I2C_Init+0xd4>
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	e009      	b.n	8005c90 <HAL_I2C_Init+0xe8>
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005c82:	fb02 f303 	mul.w	r3, r2, r3
 8005c86:	4a69      	ldr	r2, [pc, #420]	; (8005e2c <HAL_I2C_Init+0x284>)
 8005c88:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8c:	099b      	lsrs	r3, r3, #6
 8005c8e:	3301      	adds	r3, #1
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6812      	ldr	r2, [r2, #0]
 8005c94:	430b      	orrs	r3, r1
 8005c96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005ca2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	495c      	ldr	r1, [pc, #368]	; (8005e1c <HAL_I2C_Init+0x274>)
 8005cac:	428b      	cmp	r3, r1
 8005cae:	d819      	bhi.n	8005ce4 <HAL_I2C_Init+0x13c>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	1e59      	subs	r1, r3, #1
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cbe:	1c59      	adds	r1, r3, #1
 8005cc0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005cc4:	400b      	ands	r3, r1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <HAL_I2C_Init+0x138>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	1e59      	subs	r1, r3, #1
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	005b      	lsls	r3, r3, #1
 8005cd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cd8:	3301      	adds	r3, #1
 8005cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cde:	e051      	b.n	8005d84 <HAL_I2C_Init+0x1dc>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	e04f      	b.n	8005d84 <HAL_I2C_Init+0x1dc>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d111      	bne.n	8005d10 <HAL_I2C_Init+0x168>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	1e58      	subs	r0, r3, #1
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6859      	ldr	r1, [r3, #4]
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	005b      	lsls	r3, r3, #1
 8005cf8:	440b      	add	r3, r1
 8005cfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cfe:	3301      	adds	r3, #1
 8005d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	bf0c      	ite	eq
 8005d08:	2301      	moveq	r3, #1
 8005d0a:	2300      	movne	r3, #0
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	e012      	b.n	8005d36 <HAL_I2C_Init+0x18e>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	1e58      	subs	r0, r3, #1
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6859      	ldr	r1, [r3, #4]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	440b      	add	r3, r1
 8005d1e:	0099      	lsls	r1, r3, #2
 8005d20:	440b      	add	r3, r1
 8005d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d26:	3301      	adds	r3, #1
 8005d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	bf0c      	ite	eq
 8005d30:	2301      	moveq	r3, #1
 8005d32:	2300      	movne	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_I2C_Init+0x196>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e022      	b.n	8005d84 <HAL_I2C_Init+0x1dc>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10e      	bne.n	8005d64 <HAL_I2C_Init+0x1bc>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1e58      	subs	r0, r3, #1
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6859      	ldr	r1, [r3, #4]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	440b      	add	r3, r1
 8005d54:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d58:	3301      	adds	r3, #1
 8005d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d62:	e00f      	b.n	8005d84 <HAL_I2C_Init+0x1dc>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	1e58      	subs	r0, r3, #1
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6859      	ldr	r1, [r3, #4]
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	440b      	add	r3, r1
 8005d72:	0099      	lsls	r1, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d84:	6879      	ldr	r1, [r7, #4]
 8005d86:	6809      	ldr	r1, [r1, #0]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	69da      	ldr	r2, [r3, #28]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005db2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6911      	ldr	r1, [r2, #16]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	68d2      	ldr	r2, [r2, #12]
 8005dbe:	4311      	orrs	r1, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	430b      	orrs	r3, r1
 8005dc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	695a      	ldr	r2, [r3, #20]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	430a      	orrs	r2, r1
 8005de2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f042 0201 	orr.w	r2, r2, #1
 8005df2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	000186a0 	.word	0x000186a0
 8005e20:	001e847f 	.word	0x001e847f
 8005e24:	003d08ff 	.word	0x003d08ff
 8005e28:	431bde83 	.word	0x431bde83
 8005e2c:	10624dd3 	.word	0x10624dd3

08005e30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e264      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d075      	beq.n	8005f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e4e:	4ba3      	ldr	r3, [pc, #652]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f003 030c 	and.w	r3, r3, #12
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	d00c      	beq.n	8005e74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e5a:	4ba0      	ldr	r3, [pc, #640]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e62:	2b08      	cmp	r3, #8
 8005e64:	d112      	bne.n	8005e8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e66:	4b9d      	ldr	r3, [pc, #628]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e72:	d10b      	bne.n	8005e8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e74:	4b99      	ldr	r3, [pc, #612]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d05b      	beq.n	8005f38 <HAL_RCC_OscConfig+0x108>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d157      	bne.n	8005f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e23f      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e94:	d106      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x74>
 8005e96:	4b91      	ldr	r3, [pc, #580]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a90      	ldr	r2, [pc, #576]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	e01d      	b.n	8005ee0 <HAL_RCC_OscConfig+0xb0>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005eac:	d10c      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x98>
 8005eae:	4b8b      	ldr	r3, [pc, #556]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a8a      	ldr	r2, [pc, #552]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	4b88      	ldr	r3, [pc, #544]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a87      	ldr	r2, [pc, #540]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ec4:	6013      	str	r3, [r2, #0]
 8005ec6:	e00b      	b.n	8005ee0 <HAL_RCC_OscConfig+0xb0>
 8005ec8:	4b84      	ldr	r3, [pc, #528]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a83      	ldr	r2, [pc, #524]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	4b81      	ldr	r3, [pc, #516]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a80      	ldr	r2, [pc, #512]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d013      	beq.n	8005f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee8:	f7fe fb52 	bl	8004590 <HAL_GetTick>
 8005eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eee:	e008      	b.n	8005f02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ef0:	f7fe fb4e 	bl	8004590 <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	2b64      	cmp	r3, #100	; 0x64
 8005efc:	d901      	bls.n	8005f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e204      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f02:	4b76      	ldr	r3, [pc, #472]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d0f0      	beq.n	8005ef0 <HAL_RCC_OscConfig+0xc0>
 8005f0e:	e014      	b.n	8005f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f10:	f7fe fb3e 	bl	8004590 <HAL_GetTick>
 8005f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f18:	f7fe fb3a 	bl	8004590 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b64      	cmp	r3, #100	; 0x64
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e1f0      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f2a:	4b6c      	ldr	r3, [pc, #432]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1f0      	bne.n	8005f18 <HAL_RCC_OscConfig+0xe8>
 8005f36:	e000      	b.n	8005f3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d063      	beq.n	800600e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f46:	4b65      	ldr	r3, [pc, #404]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f003 030c 	and.w	r3, r3, #12
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00b      	beq.n	8005f6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f52:	4b62      	ldr	r3, [pc, #392]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d11c      	bne.n	8005f98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f5e:	4b5f      	ldr	r3, [pc, #380]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d116      	bne.n	8005f98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f6a:	4b5c      	ldr	r3, [pc, #368]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d005      	beq.n	8005f82 <HAL_RCC_OscConfig+0x152>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d001      	beq.n	8005f82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e1c4      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f82:	4b56      	ldr	r3, [pc, #344]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	4952      	ldr	r1, [pc, #328]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f96:	e03a      	b.n	800600e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d020      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fa0:	4b4f      	ldr	r3, [pc, #316]	; (80060e0 <HAL_RCC_OscConfig+0x2b0>)
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa6:	f7fe faf3 	bl	8004590 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fac:	e008      	b.n	8005fc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fae:	f7fe faef 	bl	8004590 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d901      	bls.n	8005fc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e1a5      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fc0:	4b46      	ldr	r3, [pc, #280]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d0f0      	beq.n	8005fae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fcc:	4b43      	ldr	r3, [pc, #268]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	00db      	lsls	r3, r3, #3
 8005fda:	4940      	ldr	r1, [pc, #256]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	600b      	str	r3, [r1, #0]
 8005fe0:	e015      	b.n	800600e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fe2:	4b3f      	ldr	r3, [pc, #252]	; (80060e0 <HAL_RCC_OscConfig+0x2b0>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe8:	f7fe fad2 	bl	8004590 <HAL_GetTick>
 8005fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ff0:	f7fe face 	bl	8004590 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e184      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006002:	4b36      	ldr	r3, [pc, #216]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1f0      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0308 	and.w	r3, r3, #8
 8006016:	2b00      	cmp	r3, #0
 8006018:	d030      	beq.n	800607c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	695b      	ldr	r3, [r3, #20]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d016      	beq.n	8006050 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006022:	4b30      	ldr	r3, [pc, #192]	; (80060e4 <HAL_RCC_OscConfig+0x2b4>)
 8006024:	2201      	movs	r2, #1
 8006026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006028:	f7fe fab2 	bl	8004590 <HAL_GetTick>
 800602c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800602e:	e008      	b.n	8006042 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006030:	f7fe faae 	bl	8004590 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b02      	cmp	r3, #2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e164      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006042:	4b26      	ldr	r3, [pc, #152]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8006044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006046:	f003 0302 	and.w	r3, r3, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d0f0      	beq.n	8006030 <HAL_RCC_OscConfig+0x200>
 800604e:	e015      	b.n	800607c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006050:	4b24      	ldr	r3, [pc, #144]	; (80060e4 <HAL_RCC_OscConfig+0x2b4>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006056:	f7fe fa9b 	bl	8004590 <HAL_GetTick>
 800605a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800605e:	f7fe fa97 	bl	8004590 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e14d      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006070:	4b1a      	ldr	r3, [pc, #104]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8006072:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006074:	f003 0302 	and.w	r3, r3, #2
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1f0      	bne.n	800605e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0304 	and.w	r3, r3, #4
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 80a0 	beq.w	80061ca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800608a:	2300      	movs	r3, #0
 800608c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800608e:	4b13      	ldr	r3, [pc, #76]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 8006090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10f      	bne.n	80060ba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800609a:	2300      	movs	r3, #0
 800609c:	60bb      	str	r3, [r7, #8]
 800609e:	4b0f      	ldr	r3, [pc, #60]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	4a0e      	ldr	r2, [pc, #56]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 80060a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060a8:	6413      	str	r3, [r2, #64]	; 0x40
 80060aa:	4b0c      	ldr	r3, [pc, #48]	; (80060dc <HAL_RCC_OscConfig+0x2ac>)
 80060ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060b2:	60bb      	str	r3, [r7, #8]
 80060b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060b6:	2301      	movs	r3, #1
 80060b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ba:	4b0b      	ldr	r3, [pc, #44]	; (80060e8 <HAL_RCC_OscConfig+0x2b8>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d121      	bne.n	800610a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060c6:	4b08      	ldr	r3, [pc, #32]	; (80060e8 <HAL_RCC_OscConfig+0x2b8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a07      	ldr	r2, [pc, #28]	; (80060e8 <HAL_RCC_OscConfig+0x2b8>)
 80060cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060d2:	f7fe fa5d 	bl	8004590 <HAL_GetTick>
 80060d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060d8:	e011      	b.n	80060fe <HAL_RCC_OscConfig+0x2ce>
 80060da:	bf00      	nop
 80060dc:	40023800 	.word	0x40023800
 80060e0:	42470000 	.word	0x42470000
 80060e4:	42470e80 	.word	0x42470e80
 80060e8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ec:	f7fe fa50 	bl	8004590 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e106      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060fe:	4b85      	ldr	r3, [pc, #532]	; (8006314 <HAL_RCC_OscConfig+0x4e4>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006106:	2b00      	cmp	r3, #0
 8006108:	d0f0      	beq.n	80060ec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d106      	bne.n	8006120 <HAL_RCC_OscConfig+0x2f0>
 8006112:	4b81      	ldr	r3, [pc, #516]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006116:	4a80      	ldr	r2, [pc, #512]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006118:	f043 0301 	orr.w	r3, r3, #1
 800611c:	6713      	str	r3, [r2, #112]	; 0x70
 800611e:	e01c      	b.n	800615a <HAL_RCC_OscConfig+0x32a>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	2b05      	cmp	r3, #5
 8006126:	d10c      	bne.n	8006142 <HAL_RCC_OscConfig+0x312>
 8006128:	4b7b      	ldr	r3, [pc, #492]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800612a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800612c:	4a7a      	ldr	r2, [pc, #488]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800612e:	f043 0304 	orr.w	r3, r3, #4
 8006132:	6713      	str	r3, [r2, #112]	; 0x70
 8006134:	4b78      	ldr	r3, [pc, #480]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006138:	4a77      	ldr	r2, [pc, #476]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800613a:	f043 0301 	orr.w	r3, r3, #1
 800613e:	6713      	str	r3, [r2, #112]	; 0x70
 8006140:	e00b      	b.n	800615a <HAL_RCC_OscConfig+0x32a>
 8006142:	4b75      	ldr	r3, [pc, #468]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006146:	4a74      	ldr	r2, [pc, #464]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006148:	f023 0301 	bic.w	r3, r3, #1
 800614c:	6713      	str	r3, [r2, #112]	; 0x70
 800614e:	4b72      	ldr	r3, [pc, #456]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006152:	4a71      	ldr	r2, [pc, #452]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006154:	f023 0304 	bic.w	r3, r3, #4
 8006158:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d015      	beq.n	800618e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006162:	f7fe fa15 	bl	8004590 <HAL_GetTick>
 8006166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006168:	e00a      	b.n	8006180 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800616a:	f7fe fa11 	bl	8004590 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	f241 3288 	movw	r2, #5000	; 0x1388
 8006178:	4293      	cmp	r3, r2
 800617a:	d901      	bls.n	8006180 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e0c5      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006180:	4b65      	ldr	r3, [pc, #404]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d0ee      	beq.n	800616a <HAL_RCC_OscConfig+0x33a>
 800618c:	e014      	b.n	80061b8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800618e:	f7fe f9ff 	bl	8004590 <HAL_GetTick>
 8006192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006194:	e00a      	b.n	80061ac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006196:	f7fe f9fb 	bl	8004590 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e0af      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ac:	4b5a      	ldr	r3, [pc, #360]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 80061ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1ee      	bne.n	8006196 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061b8:	7dfb      	ldrb	r3, [r7, #23]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d105      	bne.n	80061ca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061be:	4b56      	ldr	r3, [pc, #344]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c2:	4a55      	ldr	r2, [pc, #340]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 80061c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 809b 	beq.w	800630a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80061d4:	4b50      	ldr	r3, [pc, #320]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f003 030c 	and.w	r3, r3, #12
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d05c      	beq.n	800629a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	699b      	ldr	r3, [r3, #24]
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d141      	bne.n	800626c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061e8:	4b4c      	ldr	r3, [pc, #304]	; (800631c <HAL_RCC_OscConfig+0x4ec>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ee:	f7fe f9cf 	bl	8004590 <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061f4:	e008      	b.n	8006208 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f6:	f7fe f9cb 	bl	8004590 <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e081      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006208:	4b43      	ldr	r3, [pc, #268]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1f0      	bne.n	80061f6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	69da      	ldr	r2, [r3, #28]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	431a      	orrs	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006222:	019b      	lsls	r3, r3, #6
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622a:	085b      	lsrs	r3, r3, #1
 800622c:	3b01      	subs	r3, #1
 800622e:	041b      	lsls	r3, r3, #16
 8006230:	431a      	orrs	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006236:	061b      	lsls	r3, r3, #24
 8006238:	4937      	ldr	r1, [pc, #220]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800623a:	4313      	orrs	r3, r2
 800623c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800623e:	4b37      	ldr	r3, [pc, #220]	; (800631c <HAL_RCC_OscConfig+0x4ec>)
 8006240:	2201      	movs	r2, #1
 8006242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006244:	f7fe f9a4 	bl	8004590 <HAL_GetTick>
 8006248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800624a:	e008      	b.n	800625e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800624c:	f7fe f9a0 	bl	8004590 <HAL_GetTick>
 8006250:	4602      	mov	r2, r0
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d901      	bls.n	800625e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e056      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800625e:	4b2e      	ldr	r3, [pc, #184]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d0f0      	beq.n	800624c <HAL_RCC_OscConfig+0x41c>
 800626a:	e04e      	b.n	800630a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800626c:	4b2b      	ldr	r3, [pc, #172]	; (800631c <HAL_RCC_OscConfig+0x4ec>)
 800626e:	2200      	movs	r2, #0
 8006270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006272:	f7fe f98d 	bl	8004590 <HAL_GetTick>
 8006276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006278:	e008      	b.n	800628c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800627a:	f7fe f989 	bl	8004590 <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	2b02      	cmp	r3, #2
 8006286:	d901      	bls.n	800628c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e03f      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800628c:	4b22      	ldr	r3, [pc, #136]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1f0      	bne.n	800627a <HAL_RCC_OscConfig+0x44a>
 8006298:	e037      	b.n	800630a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d101      	bne.n	80062a6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e032      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80062a6:	4b1c      	ldr	r3, [pc, #112]	; (8006318 <HAL_RCC_OscConfig+0x4e8>)
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d028      	beq.n	8006306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062be:	429a      	cmp	r2, r3
 80062c0:	d121      	bne.n	8006306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d11a      	bne.n	8006306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80062d6:	4013      	ands	r3, r2
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80062dc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062de:	4293      	cmp	r3, r2
 80062e0:	d111      	bne.n	8006306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ec:	085b      	lsrs	r3, r3, #1
 80062ee:	3b01      	subs	r3, #1
 80062f0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d107      	bne.n	8006306 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006302:	429a      	cmp	r2, r3
 8006304:	d001      	beq.n	800630a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e000      	b.n	800630c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3718      	adds	r7, #24
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}
 8006314:	40007000 	.word	0x40007000
 8006318:	40023800 	.word	0x40023800
 800631c:	42470060 	.word	0x42470060

08006320 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e0cc      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006334:	4b68      	ldr	r3, [pc, #416]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	683a      	ldr	r2, [r7, #0]
 800633e:	429a      	cmp	r2, r3
 8006340:	d90c      	bls.n	800635c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006342:	4b65      	ldr	r3, [pc, #404]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006344:	683a      	ldr	r2, [r7, #0]
 8006346:	b2d2      	uxtb	r2, r2
 8006348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800634a:	4b63      	ldr	r3, [pc, #396]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0307 	and.w	r3, r3, #7
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	429a      	cmp	r2, r3
 8006356:	d001      	beq.n	800635c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e0b8      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d020      	beq.n	80063aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b00      	cmp	r3, #0
 8006372:	d005      	beq.n	8006380 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006374:	4b59      	ldr	r3, [pc, #356]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	4a58      	ldr	r2, [pc, #352]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 800637a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800637e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0308 	and.w	r3, r3, #8
 8006388:	2b00      	cmp	r3, #0
 800638a:	d005      	beq.n	8006398 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800638c:	4b53      	ldr	r3, [pc, #332]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	4a52      	ldr	r2, [pc, #328]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006392:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006396:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006398:	4b50      	ldr	r3, [pc, #320]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	494d      	ldr	r1, [pc, #308]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d044      	beq.n	8006440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d107      	bne.n	80063ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063be:	4b47      	ldr	r3, [pc, #284]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d119      	bne.n	80063fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e07f      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d003      	beq.n	80063de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d107      	bne.n	80063ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063de:	4b3f      	ldr	r3, [pc, #252]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d109      	bne.n	80063fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e06f      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ee:	4b3b      	ldr	r3, [pc, #236]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d101      	bne.n	80063fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e067      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063fe:	4b37      	ldr	r3, [pc, #220]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f023 0203 	bic.w	r2, r3, #3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	4934      	ldr	r1, [pc, #208]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 800640c:	4313      	orrs	r3, r2
 800640e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006410:	f7fe f8be 	bl	8004590 <HAL_GetTick>
 8006414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006416:	e00a      	b.n	800642e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006418:	f7fe f8ba 	bl	8004590 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	f241 3288 	movw	r2, #5000	; 0x1388
 8006426:	4293      	cmp	r3, r2
 8006428:	d901      	bls.n	800642e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800642a:	2303      	movs	r3, #3
 800642c:	e04f      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642e:	4b2b      	ldr	r3, [pc, #172]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 020c 	and.w	r2, r3, #12
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	429a      	cmp	r2, r3
 800643e:	d1eb      	bne.n	8006418 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006440:	4b25      	ldr	r3, [pc, #148]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0307 	and.w	r3, r3, #7
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	429a      	cmp	r2, r3
 800644c:	d20c      	bcs.n	8006468 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800644e:	4b22      	ldr	r3, [pc, #136]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006456:	4b20      	ldr	r3, [pc, #128]	; (80064d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0307 	and.w	r3, r3, #7
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	429a      	cmp	r2, r3
 8006462:	d001      	beq.n	8006468 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e032      	b.n	80064ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0304 	and.w	r3, r3, #4
 8006470:	2b00      	cmp	r3, #0
 8006472:	d008      	beq.n	8006486 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006474:	4b19      	ldr	r3, [pc, #100]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	4916      	ldr	r1, [pc, #88]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006482:	4313      	orrs	r3, r2
 8006484:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006492:	4b12      	ldr	r3, [pc, #72]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	490e      	ldr	r1, [pc, #56]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80064a2:	4313      	orrs	r3, r2
 80064a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80064a6:	f000 f821 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 80064aa:	4602      	mov	r2, r0
 80064ac:	4b0b      	ldr	r3, [pc, #44]	; (80064dc <HAL_RCC_ClockConfig+0x1bc>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	091b      	lsrs	r3, r3, #4
 80064b2:	f003 030f 	and.w	r3, r3, #15
 80064b6:	490a      	ldr	r1, [pc, #40]	; (80064e0 <HAL_RCC_ClockConfig+0x1c0>)
 80064b8:	5ccb      	ldrb	r3, [r1, r3]
 80064ba:	fa22 f303 	lsr.w	r3, r2, r3
 80064be:	4a09      	ldr	r2, [pc, #36]	; (80064e4 <HAL_RCC_ClockConfig+0x1c4>)
 80064c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80064c2:	4b09      	ldr	r3, [pc, #36]	; (80064e8 <HAL_RCC_ClockConfig+0x1c8>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7fe f81e 	bl	8004508 <HAL_InitTick>

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	40023c00 	.word	0x40023c00
 80064dc:	40023800 	.word	0x40023800
 80064e0:	08011868 	.word	0x08011868
 80064e4:	200000bc 	.word	0x200000bc
 80064e8:	200000c0 	.word	0x200000c0

080064ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80064f0:	b084      	sub	sp, #16
 80064f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80064f4:	2300      	movs	r3, #0
 80064f6:	607b      	str	r3, [r7, #4]
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]
 80064fc:	2300      	movs	r3, #0
 80064fe:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006500:	2300      	movs	r3, #0
 8006502:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006504:	4b67      	ldr	r3, [pc, #412]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f003 030c 	and.w	r3, r3, #12
 800650c:	2b08      	cmp	r3, #8
 800650e:	d00d      	beq.n	800652c <HAL_RCC_GetSysClockFreq+0x40>
 8006510:	2b08      	cmp	r3, #8
 8006512:	f200 80bd 	bhi.w	8006690 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <HAL_RCC_GetSysClockFreq+0x34>
 800651a:	2b04      	cmp	r3, #4
 800651c:	d003      	beq.n	8006526 <HAL_RCC_GetSysClockFreq+0x3a>
 800651e:	e0b7      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006520:	4b61      	ldr	r3, [pc, #388]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006522:	60bb      	str	r3, [r7, #8]
       break;
 8006524:	e0b7      	b.n	8006696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006526:	4b61      	ldr	r3, [pc, #388]	; (80066ac <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006528:	60bb      	str	r3, [r7, #8]
      break;
 800652a:	e0b4      	b.n	8006696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800652c:	4b5d      	ldr	r3, [pc, #372]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006534:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006536:	4b5b      	ldr	r3, [pc, #364]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d04d      	beq.n	80065de <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006542:	4b58      	ldr	r3, [pc, #352]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	099b      	lsrs	r3, r3, #6
 8006548:	461a      	mov	r2, r3
 800654a:	f04f 0300 	mov.w	r3, #0
 800654e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006552:	f04f 0100 	mov.w	r1, #0
 8006556:	ea02 0800 	and.w	r8, r2, r0
 800655a:	ea03 0901 	and.w	r9, r3, r1
 800655e:	4640      	mov	r0, r8
 8006560:	4649      	mov	r1, r9
 8006562:	f04f 0200 	mov.w	r2, #0
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	014b      	lsls	r3, r1, #5
 800656c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006570:	0142      	lsls	r2, r0, #5
 8006572:	4610      	mov	r0, r2
 8006574:	4619      	mov	r1, r3
 8006576:	ebb0 0008 	subs.w	r0, r0, r8
 800657a:	eb61 0109 	sbc.w	r1, r1, r9
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	f04f 0300 	mov.w	r3, #0
 8006586:	018b      	lsls	r3, r1, #6
 8006588:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800658c:	0182      	lsls	r2, r0, #6
 800658e:	1a12      	subs	r2, r2, r0
 8006590:	eb63 0301 	sbc.w	r3, r3, r1
 8006594:	f04f 0000 	mov.w	r0, #0
 8006598:	f04f 0100 	mov.w	r1, #0
 800659c:	00d9      	lsls	r1, r3, #3
 800659e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80065a2:	00d0      	lsls	r0, r2, #3
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	eb12 0208 	adds.w	r2, r2, r8
 80065ac:	eb43 0309 	adc.w	r3, r3, r9
 80065b0:	f04f 0000 	mov.w	r0, #0
 80065b4:	f04f 0100 	mov.w	r1, #0
 80065b8:	0259      	lsls	r1, r3, #9
 80065ba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80065be:	0250      	lsls	r0, r2, #9
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4610      	mov	r0, r2
 80065c6:	4619      	mov	r1, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	461a      	mov	r2, r3
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	f7f9 fe56 	bl	8000280 <__aeabi_uldivmod>
 80065d4:	4602      	mov	r2, r0
 80065d6:	460b      	mov	r3, r1
 80065d8:	4613      	mov	r3, r2
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e04a      	b.n	8006674 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065de:	4b31      	ldr	r3, [pc, #196]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	099b      	lsrs	r3, r3, #6
 80065e4:	461a      	mov	r2, r3
 80065e6:	f04f 0300 	mov.w	r3, #0
 80065ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80065ee:	f04f 0100 	mov.w	r1, #0
 80065f2:	ea02 0400 	and.w	r4, r2, r0
 80065f6:	ea03 0501 	and.w	r5, r3, r1
 80065fa:	4620      	mov	r0, r4
 80065fc:	4629      	mov	r1, r5
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	f04f 0300 	mov.w	r3, #0
 8006606:	014b      	lsls	r3, r1, #5
 8006608:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800660c:	0142      	lsls	r2, r0, #5
 800660e:	4610      	mov	r0, r2
 8006610:	4619      	mov	r1, r3
 8006612:	1b00      	subs	r0, r0, r4
 8006614:	eb61 0105 	sbc.w	r1, r1, r5
 8006618:	f04f 0200 	mov.w	r2, #0
 800661c:	f04f 0300 	mov.w	r3, #0
 8006620:	018b      	lsls	r3, r1, #6
 8006622:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006626:	0182      	lsls	r2, r0, #6
 8006628:	1a12      	subs	r2, r2, r0
 800662a:	eb63 0301 	sbc.w	r3, r3, r1
 800662e:	f04f 0000 	mov.w	r0, #0
 8006632:	f04f 0100 	mov.w	r1, #0
 8006636:	00d9      	lsls	r1, r3, #3
 8006638:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800663c:	00d0      	lsls	r0, r2, #3
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	1912      	adds	r2, r2, r4
 8006644:	eb45 0303 	adc.w	r3, r5, r3
 8006648:	f04f 0000 	mov.w	r0, #0
 800664c:	f04f 0100 	mov.w	r1, #0
 8006650:	0299      	lsls	r1, r3, #10
 8006652:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006656:	0290      	lsls	r0, r2, #10
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	4610      	mov	r0, r2
 800665e:	4619      	mov	r1, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	461a      	mov	r2, r3
 8006664:	f04f 0300 	mov.w	r3, #0
 8006668:	f7f9 fe0a 	bl	8000280 <__aeabi_uldivmod>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	4613      	mov	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006674:	4b0b      	ldr	r3, [pc, #44]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	0c1b      	lsrs	r3, r3, #16
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	3301      	adds	r3, #1
 8006680:	005b      	lsls	r3, r3, #1
 8006682:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	fbb2 f3f3 	udiv	r3, r2, r3
 800668c:	60bb      	str	r3, [r7, #8]
      break;
 800668e:	e002      	b.n	8006696 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006690:	4b05      	ldr	r3, [pc, #20]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006692:	60bb      	str	r3, [r7, #8]
      break;
 8006694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006696:	68bb      	ldr	r3, [r7, #8]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80066a2:	bf00      	nop
 80066a4:	40023800 	.word	0x40023800
 80066a8:	00f42400 	.word	0x00f42400
 80066ac:	007a1200 	.word	0x007a1200

080066b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066b0:	b480      	push	{r7}
 80066b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066b4:	4b03      	ldr	r3, [pc, #12]	; (80066c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80066b6:	681b      	ldr	r3, [r3, #0]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	200000bc 	.word	0x200000bc

080066c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066cc:	f7ff fff0 	bl	80066b0 <HAL_RCC_GetHCLKFreq>
 80066d0:	4602      	mov	r2, r0
 80066d2:	4b05      	ldr	r3, [pc, #20]	; (80066e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	0a9b      	lsrs	r3, r3, #10
 80066d8:	f003 0307 	and.w	r3, r3, #7
 80066dc:	4903      	ldr	r1, [pc, #12]	; (80066ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80066de:	5ccb      	ldrb	r3, [r1, r3]
 80066e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	40023800 	.word	0x40023800
 80066ec:	08011878 	.word	0x08011878

080066f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80066f4:	f7ff ffdc 	bl	80066b0 <HAL_RCC_GetHCLKFreq>
 80066f8:	4602      	mov	r2, r0
 80066fa:	4b05      	ldr	r3, [pc, #20]	; (8006710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	0b5b      	lsrs	r3, r3, #13
 8006700:	f003 0307 	and.w	r3, r3, #7
 8006704:	4903      	ldr	r1, [pc, #12]	; (8006714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006706:	5ccb      	ldrb	r3, [r1, r3]
 8006708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800670c:	4618      	mov	r0, r3
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40023800 	.word	0x40023800
 8006714:	08011878 	.word	0x08011878

08006718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d101      	bne.n	800672a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e07b      	b.n	8006822 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672e:	2b00      	cmp	r3, #0
 8006730:	d108      	bne.n	8006744 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800673a:	d009      	beq.n	8006750 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	61da      	str	r2, [r3, #28]
 8006742:	e005      	b.n	8006750 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d106      	bne.n	8006770 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fd f9a4 	bl	8003ab8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2202      	movs	r2, #2
 8006774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006786:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006798:	431a      	orrs	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067a2:	431a      	orrs	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	f003 0302 	and.w	r3, r3, #2
 80067ac:	431a      	orrs	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	431a      	orrs	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067c0:	431a      	orrs	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067ca:	431a      	orrs	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d4:	ea42 0103 	orr.w	r1, r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	430a      	orrs	r2, r1
 80067e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	0c1b      	lsrs	r3, r3, #16
 80067ee:	f003 0104 	and.w	r1, r3, #4
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	f003 0210 	and.w	r2, r3, #16
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69da      	ldr	r2, [r3, #28]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006810:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b088      	sub	sp, #32
 800682e:	af00      	add	r7, sp, #0
 8006830:	60f8      	str	r0, [r7, #12]
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	603b      	str	r3, [r7, #0]
 8006836:	4613      	mov	r3, r2
 8006838:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006844:	2b01      	cmp	r3, #1
 8006846:	d101      	bne.n	800684c <HAL_SPI_Transmit+0x22>
 8006848:	2302      	movs	r3, #2
 800684a:	e126      	b.n	8006a9a <HAL_SPI_Transmit+0x270>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006854:	f7fd fe9c 	bl	8004590 <HAL_GetTick>
 8006858:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b01      	cmp	r3, #1
 8006868:	d002      	beq.n	8006870 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800686a:	2302      	movs	r3, #2
 800686c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800686e:	e10b      	b.n	8006a88 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <HAL_SPI_Transmit+0x52>
 8006876:	88fb      	ldrh	r3, [r7, #6]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d102      	bne.n	8006882 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006880:	e102      	b.n	8006a88 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2203      	movs	r2, #3
 8006886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	88fa      	ldrh	r2, [r7, #6]
 800689a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	88fa      	ldrh	r2, [r7, #6]
 80068a0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068c8:	d10f      	bne.n	80068ea <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f4:	2b40      	cmp	r3, #64	; 0x40
 80068f6:	d007      	beq.n	8006908 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006906:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006910:	d14b      	bne.n	80069aa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d002      	beq.n	8006920 <HAL_SPI_Transmit+0xf6>
 800691a:	8afb      	ldrh	r3, [r7, #22]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d13e      	bne.n	800699e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006924:	881a      	ldrh	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006930:	1c9a      	adds	r2, r3, #2
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800693a:	b29b      	uxth	r3, r3
 800693c:	3b01      	subs	r3, #1
 800693e:	b29a      	uxth	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006944:	e02b      	b.n	800699e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b02      	cmp	r3, #2
 8006952:	d112      	bne.n	800697a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006958:	881a      	ldrh	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006964:	1c9a      	adds	r2, r3, #2
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800696e:	b29b      	uxth	r3, r3
 8006970:	3b01      	subs	r3, #1
 8006972:	b29a      	uxth	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	86da      	strh	r2, [r3, #54]	; 0x36
 8006978:	e011      	b.n	800699e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800697a:	f7fd fe09 	bl	8004590 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	429a      	cmp	r2, r3
 8006988:	d803      	bhi.n	8006992 <HAL_SPI_Transmit+0x168>
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006990:	d102      	bne.n	8006998 <HAL_SPI_Transmit+0x16e>
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d102      	bne.n	800699e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800699c:	e074      	b.n	8006a88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1ce      	bne.n	8006946 <HAL_SPI_Transmit+0x11c>
 80069a8:	e04c      	b.n	8006a44 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d002      	beq.n	80069b8 <HAL_SPI_Transmit+0x18e>
 80069b2:	8afb      	ldrh	r3, [r7, #22]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d140      	bne.n	8006a3a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	330c      	adds	r3, #12
 80069c2:	7812      	ldrb	r2, [r2, #0]
 80069c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	3b01      	subs	r3, #1
 80069d8:	b29a      	uxth	r2, r3
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069de:	e02c      	b.n	8006a3a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d113      	bne.n	8006a16 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	330c      	adds	r3, #12
 80069f8:	7812      	ldrb	r2, [r2, #0]
 80069fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a00:	1c5a      	adds	r2, r3, #1
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	86da      	strh	r2, [r3, #54]	; 0x36
 8006a14:	e011      	b.n	8006a3a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a16:	f7fd fdbb 	bl	8004590 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d803      	bhi.n	8006a2e <HAL_SPI_Transmit+0x204>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2c:	d102      	bne.n	8006a34 <HAL_SPI_Transmit+0x20a>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d102      	bne.n	8006a3a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006a38:	e026      	b.n	8006a88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1cd      	bne.n	80069e0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	6839      	ldr	r1, [r7, #0]
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 fbcb 	bl	80071e4 <SPI_EndRxTxTransaction>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d002      	beq.n	8006a5a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2220      	movs	r2, #32
 8006a58:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a62:	2300      	movs	r3, #0
 8006a64:	613b      	str	r3, [r7, #16]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	613b      	str	r3, [r7, #16]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	77fb      	strb	r3, [r7, #31]
 8006a84:	e000      	b.n	8006a88 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006a86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a98:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3720      	adds	r7, #32
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b088      	sub	sp, #32
 8006aa6:	af02      	add	r7, sp, #8
 8006aa8:	60f8      	str	r0, [r7, #12]
 8006aaa:	60b9      	str	r1, [r7, #8]
 8006aac:	603b      	str	r3, [r7, #0]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006abe:	d112      	bne.n	8006ae6 <HAL_SPI_Receive+0x44>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10e      	bne.n	8006ae6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2204      	movs	r2, #4
 8006acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ad0:	88fa      	ldrh	r2, [r7, #6]
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	9300      	str	r3, [sp, #0]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	68b9      	ldr	r1, [r7, #8]
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 f8f1 	bl	8006cc4 <HAL_SPI_TransmitReceive>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	e0ea      	b.n	8006cbc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_SPI_Receive+0x52>
 8006af0:	2302      	movs	r3, #2
 8006af2:	e0e3      	b.n	8006cbc <HAL_SPI_Receive+0x21a>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006afc:	f7fd fd48 	bl	8004590 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d002      	beq.n	8006b14 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006b0e:	2302      	movs	r3, #2
 8006b10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b12:	e0ca      	b.n	8006caa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <HAL_SPI_Receive+0x7e>
 8006b1a:	88fb      	ldrh	r3, [r7, #6]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d102      	bne.n	8006b26 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b24:	e0c1      	b.n	8006caa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2204      	movs	r2, #4
 8006b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	68ba      	ldr	r2, [r7, #8]
 8006b38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	88fa      	ldrh	r2, [r7, #6]
 8006b3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	88fa      	ldrh	r2, [r7, #6]
 8006b44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b6c:	d10f      	bne.n	8006b8e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b98:	2b40      	cmp	r3, #64	; 0x40
 8006b9a:	d007      	beq.n	8006bac <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006baa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d162      	bne.n	8006c7a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006bb4:	e02e      	b.n	8006c14 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d115      	bne.n	8006bf0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f103 020c 	add.w	r2, r3, #12
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd0:	7812      	ldrb	r2, [r2, #0]
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bda:	1c5a      	adds	r2, r3, #1
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bee:	e011      	b.n	8006c14 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bf0:	f7fd fcce 	bl	8004590 <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d803      	bhi.n	8006c08 <HAL_SPI_Receive+0x166>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c06:	d102      	bne.n	8006c0e <HAL_SPI_Receive+0x16c>
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d102      	bne.n	8006c14 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006c12:	e04a      	b.n	8006caa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1cb      	bne.n	8006bb6 <HAL_SPI_Receive+0x114>
 8006c1e:	e031      	b.n	8006c84 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d113      	bne.n	8006c56 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68da      	ldr	r2, [r3, #12]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c38:	b292      	uxth	r2, r2
 8006c3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c40:	1c9a      	adds	r2, r3, #2
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c54:	e011      	b.n	8006c7a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c56:	f7fd fc9b 	bl	8004590 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d803      	bhi.n	8006c6e <HAL_SPI_Receive+0x1cc>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6c:	d102      	bne.n	8006c74 <HAL_SPI_Receive+0x1d2>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d102      	bne.n	8006c7a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006c78:	e017      	b.n	8006caa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1cd      	bne.n	8006c20 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	6839      	ldr	r1, [r7, #0]
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 fa45 	bl	8007118 <SPI_EndRxTransaction>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2220      	movs	r2, #32
 8006c98:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d002      	beq.n	8006ca8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	75fb      	strb	r3, [r7, #23]
 8006ca6:	e000      	b.n	8006caa <HAL_SPI_Receive+0x208>
  }

error :
 8006ca8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3718      	adds	r7, #24
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08c      	sub	sp, #48	; 0x30
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
 8006cd0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d101      	bne.n	8006cea <HAL_SPI_TransmitReceive+0x26>
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	e18a      	b.n	8007000 <HAL_SPI_TransmitReceive+0x33c>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cf2:	f7fd fc4d 	bl	8004590 <HAL_GetTick>
 8006cf6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006d08:	887b      	ldrh	r3, [r7, #2]
 8006d0a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d00f      	beq.n	8006d34 <HAL_SPI_TransmitReceive+0x70>
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d1a:	d107      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d103      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x68>
 8006d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d003      	beq.n	8006d34 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d32:	e15b      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d005      	beq.n	8006d46 <HAL_SPI_TransmitReceive+0x82>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <HAL_SPI_TransmitReceive+0x82>
 8006d40:	887b      	ldrh	r3, [r7, #2]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d103      	bne.n	8006d4e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d4c:	e14e      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	d003      	beq.n	8006d62 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2205      	movs	r2, #5
 8006d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	887a      	ldrh	r2, [r7, #2]
 8006d78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	887a      	ldrh	r2, [r7, #2]
 8006d84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	887a      	ldrh	r2, [r7, #2]
 8006d8a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b40      	cmp	r3, #64	; 0x40
 8006da4:	d007      	beq.n	8006db6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dbe:	d178      	bne.n	8006eb2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_SPI_TransmitReceive+0x10a>
 8006dc8:	8b7b      	ldrh	r3, [r7, #26]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d166      	bne.n	8006e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	881a      	ldrh	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dde:	1c9a      	adds	r2, r3, #2
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	3b01      	subs	r3, #1
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006df2:	e053      	b.n	8006e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d11b      	bne.n	8006e3a <HAL_SPI_TransmitReceive+0x176>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d016      	beq.n	8006e3a <HAL_SPI_TransmitReceive+0x176>
 8006e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d113      	bne.n	8006e3a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e16:	881a      	ldrh	r2, [r3, #0]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e22:	1c9a      	adds	r2, r3, #2
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	3b01      	subs	r3, #1
 8006e30:	b29a      	uxth	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d119      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x1b8>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d014      	beq.n	8006e7c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68da      	ldr	r2, [r3, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e5c:	b292      	uxth	r2, r2
 8006e5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e64:	1c9a      	adds	r2, r3, #2
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e7c:	f7fd fb88 	bl	8004590 <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d807      	bhi.n	8006e9c <HAL_SPI_TransmitReceive+0x1d8>
 8006e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e92:	d003      	beq.n	8006e9c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006e9a:	e0a7      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1a6      	bne.n	8006df4 <HAL_SPI_TransmitReceive+0x130>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1a1      	bne.n	8006df4 <HAL_SPI_TransmitReceive+0x130>
 8006eb0:	e07c      	b.n	8006fac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <HAL_SPI_TransmitReceive+0x1fc>
 8006eba:	8b7b      	ldrh	r3, [r7, #26]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d16b      	bne.n	8006f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	330c      	adds	r3, #12
 8006eca:	7812      	ldrb	r2, [r2, #0]
 8006ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ee6:	e057      	b.n	8006f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d11c      	bne.n	8006f30 <HAL_SPI_TransmitReceive+0x26c>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d017      	beq.n	8006f30 <HAL_SPI_TransmitReceive+0x26c>
 8006f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d114      	bne.n	8006f30 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	330c      	adds	r3, #12
 8006f10:	7812      	ldrb	r2, [r2, #0]
 8006f12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f18:	1c5a      	adds	r2, r3, #1
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	3b01      	subs	r3, #1
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d119      	bne.n	8006f72 <HAL_SPI_TransmitReceive+0x2ae>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d014      	beq.n	8006f72 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68da      	ldr	r2, [r3, #12]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f52:	b2d2      	uxtb	r2, r2
 8006f54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5a:	1c5a      	adds	r2, r3, #1
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	3b01      	subs	r3, #1
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f72:	f7fd fb0d 	bl	8004590 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d803      	bhi.n	8006f8a <HAL_SPI_TransmitReceive+0x2c6>
 8006f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f88:	d102      	bne.n	8006f90 <HAL_SPI_TransmitReceive+0x2cc>
 8006f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d103      	bne.n	8006f98 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006f96:	e029      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1a2      	bne.n	8006ee8 <HAL_SPI_TransmitReceive+0x224>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d19d      	bne.n	8006ee8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f000 f917 	bl	80071e4 <SPI_EndRxTxTransaction>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d006      	beq.n	8006fca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2220      	movs	r2, #32
 8006fc6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006fc8:	e010      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d10b      	bne.n	8006fea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	617b      	str	r3, [r7, #20]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	e000      	b.n	8006fec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006fea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007000:	4618      	mov	r0, r3
 8007002:	3730      	adds	r7, #48	; 0x30
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4613      	mov	r3, r2
 8007016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007018:	f7fd faba 	bl	8004590 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4413      	add	r3, r2
 8007026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007028:	f7fd fab2 	bl	8004590 <HAL_GetTick>
 800702c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800702e:	4b39      	ldr	r3, [pc, #228]	; (8007114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	015b      	lsls	r3, r3, #5
 8007034:	0d1b      	lsrs	r3, r3, #20
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703e:	e054      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007046:	d050      	beq.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007048:	f7fd faa2 	bl	8004590 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	69fa      	ldr	r2, [r7, #28]
 8007054:	429a      	cmp	r2, r3
 8007056:	d902      	bls.n	800705e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d13d      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800706c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007076:	d111      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007080:	d004      	beq.n	800708c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800708a:	d107      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800709a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070a4:	d10f      	bne.n	80070c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e017      	b.n	800710a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	429a      	cmp	r2, r3
 8007106:	d19b      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3720      	adds	r7, #32
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	200000bc 	.word	0x200000bc

08007118 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800712c:	d111      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007136:	d004      	beq.n	8007142 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007140:	d107      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007150:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800715a:	d12a      	bne.n	80071b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007164:	d012      	beq.n	800718c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2200      	movs	r2, #0
 800716e:	2180      	movs	r1, #128	; 0x80
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f7ff ff49 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d02d      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007180:	f043 0220 	orr.w	r2, r3, #32
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e026      	b.n	80071da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2200      	movs	r2, #0
 8007194:	2101      	movs	r1, #1
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7ff ff36 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d01a      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071a6:	f043 0220 	orr.w	r2, r3, #32
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	e013      	b.n	80071da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2200      	movs	r2, #0
 80071ba:	2101      	movs	r1, #1
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f7ff ff23 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d007      	beq.n	80071d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071cc:	f043 0220 	orr.w	r2, r3, #32
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e000      	b.n	80071da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
	...

080071e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80071f0:	4b1b      	ldr	r3, [pc, #108]	; (8007260 <SPI_EndRxTxTransaction+0x7c>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a1b      	ldr	r2, [pc, #108]	; (8007264 <SPI_EndRxTxTransaction+0x80>)
 80071f6:	fba2 2303 	umull	r2, r3, r2, r3
 80071fa:	0d5b      	lsrs	r3, r3, #21
 80071fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007200:	fb02 f303 	mul.w	r3, r2, r3
 8007204:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800720e:	d112      	bne.n	8007236 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	2180      	movs	r1, #128	; 0x80
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f7ff fef4 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d016      	beq.n	8007254 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722a:	f043 0220 	orr.w	r2, r3, #32
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e00f      	b.n	8007256 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00a      	beq.n	8007252 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	3b01      	subs	r3, #1
 8007240:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800724c:	2b80      	cmp	r3, #128	; 0x80
 800724e:	d0f2      	beq.n	8007236 <SPI_EndRxTxTransaction+0x52>
 8007250:	e000      	b.n	8007254 <SPI_EndRxTxTransaction+0x70>
        break;
 8007252:	bf00      	nop
  }

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3718      	adds	r7, #24
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	200000bc 	.word	0x200000bc
 8007264:	165e9f81 	.word	0x165e9f81

08007268 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d101      	bne.n	800727e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e034      	b.n	80072e8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007284:	b2db      	uxtb	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d106      	bne.n	8007298 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2200      	movs	r2, #0
 800728e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f7f9 fbec 	bl	8000a70 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	3308      	adds	r3, #8
 80072a0:	4619      	mov	r1, r3
 80072a2:	4610      	mov	r0, r2
 80072a4:	f001 ffa2 	bl	80091ec <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6818      	ldr	r0, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	461a      	mov	r2, r3
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	f001 ffec 	bl	8009290 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6858      	ldr	r0, [r3, #4]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c4:	6879      	ldr	r1, [r7, #4]
 80072c6:	f002 f821 	bl	800930c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	6892      	ldr	r2, [r2, #8]
 80072d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	6892      	ldr	r2, [r2, #8]
 80072de:	f041 0101 	orr.w	r1, r1, #1
 80072e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d101      	bne.n	8007302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e041      	b.n	8007386 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b00      	cmp	r3, #0
 800730c:	d106      	bne.n	800731c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fc fe52 	bl	8003fc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	3304      	adds	r3, #4
 800732c:	4619      	mov	r1, r3
 800732e:	4610      	mov	r0, r2
 8007330:	f000 fc1a 	bl	8007b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
	...

08007390 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007390:	b480      	push	{r7}
 8007392:	b085      	sub	sp, #20
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d001      	beq.n	80073a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e046      	b.n	8007436 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a23      	ldr	r2, [pc, #140]	; (8007444 <HAL_TIM_Base_Start+0xb4>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d022      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c2:	d01d      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a1f      	ldr	r2, [pc, #124]	; (8007448 <HAL_TIM_Base_Start+0xb8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d018      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a1e      	ldr	r2, [pc, #120]	; (800744c <HAL_TIM_Base_Start+0xbc>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d013      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a1c      	ldr	r2, [pc, #112]	; (8007450 <HAL_TIM_Base_Start+0xc0>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d00e      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a1b      	ldr	r2, [pc, #108]	; (8007454 <HAL_TIM_Base_Start+0xc4>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d009      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a19      	ldr	r2, [pc, #100]	; (8007458 <HAL_TIM_Base_Start+0xc8>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d004      	beq.n	8007400 <HAL_TIM_Base_Start+0x70>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a18      	ldr	r2, [pc, #96]	; (800745c <HAL_TIM_Base_Start+0xcc>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d111      	bne.n	8007424 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2b06      	cmp	r3, #6
 8007410:	d010      	beq.n	8007434 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0201 	orr.w	r2, r2, #1
 8007420:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007422:	e007      	b.n	8007434 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f042 0201 	orr.w	r2, r2, #1
 8007432:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	40010000 	.word	0x40010000
 8007448:	40000400 	.word	0x40000400
 800744c:	40000800 	.word	0x40000800
 8007450:	40000c00 	.word	0x40000c00
 8007454:	40010400 	.word	0x40010400
 8007458:	40014000 	.word	0x40014000
 800745c:	40001800 	.word	0x40001800

08007460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007460:	b480      	push	{r7}
 8007462:	b085      	sub	sp, #20
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b01      	cmp	r3, #1
 8007472:	d001      	beq.n	8007478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e04e      	b.n	8007516 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2202      	movs	r2, #2
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68da      	ldr	r2, [r3, #12]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f042 0201 	orr.w	r2, r2, #1
 800748e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a23      	ldr	r2, [pc, #140]	; (8007524 <HAL_TIM_Base_Start_IT+0xc4>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d022      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074a2:	d01d      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a1f      	ldr	r2, [pc, #124]	; (8007528 <HAL_TIM_Base_Start_IT+0xc8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d018      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a1e      	ldr	r2, [pc, #120]	; (800752c <HAL_TIM_Base_Start_IT+0xcc>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d013      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a1c      	ldr	r2, [pc, #112]	; (8007530 <HAL_TIM_Base_Start_IT+0xd0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d00e      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a1b      	ldr	r2, [pc, #108]	; (8007534 <HAL_TIM_Base_Start_IT+0xd4>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d009      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a19      	ldr	r2, [pc, #100]	; (8007538 <HAL_TIM_Base_Start_IT+0xd8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d004      	beq.n	80074e0 <HAL_TIM_Base_Start_IT+0x80>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a18      	ldr	r2, [pc, #96]	; (800753c <HAL_TIM_Base_Start_IT+0xdc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d111      	bne.n	8007504 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f003 0307 	and.w	r3, r3, #7
 80074ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b06      	cmp	r3, #6
 80074f0:	d010      	beq.n	8007514 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f042 0201 	orr.w	r2, r2, #1
 8007500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007502:	e007      	b.n	8007514 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f042 0201 	orr.w	r2, r2, #1
 8007512:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40010000 	.word	0x40010000
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	40000c00 	.word	0x40000c00
 8007534:	40010400 	.word	0x40010400
 8007538:	40014000 	.word	0x40014000
 800753c:	40001800 	.word	0x40001800

08007540 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e041      	b.n	80075d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f839 	bl	80075de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2202      	movs	r2, #2
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3304      	adds	r3, #4
 800757c:	4619      	mov	r1, r3
 800757e:	4610      	mov	r0, r2
 8007580:	f000 faf2 	bl	8007b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3708      	adds	r7, #8
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80075de:	b480      	push	{r7}
 80075e0:	b083      	sub	sp, #12
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80075e6:	bf00      	nop
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr

080075f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b082      	sub	sp, #8
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	f003 0302 	and.w	r3, r3, #2
 8007604:	2b02      	cmp	r3, #2
 8007606:	d122      	bne.n	800764e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b02      	cmp	r3, #2
 8007614:	d11b      	bne.n	800764e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f06f 0202 	mvn.w	r2, #2
 800761e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	f003 0303 	and.w	r3, r3, #3
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 fa78 	bl	8007b2a <HAL_TIM_IC_CaptureCallback>
 800763a:	e005      	b.n	8007648 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fa6a 	bl	8007b16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fa7b 	bl	8007b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	f003 0304 	and.w	r3, r3, #4
 8007658:	2b04      	cmp	r3, #4
 800765a:	d122      	bne.n	80076a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	f003 0304 	and.w	r3, r3, #4
 8007666:	2b04      	cmp	r3, #4
 8007668:	d11b      	bne.n	80076a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f06f 0204 	mvn.w	r2, #4
 8007672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	699b      	ldr	r3, [r3, #24]
 8007680:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007684:	2b00      	cmp	r3, #0
 8007686:	d003      	beq.n	8007690 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fa4e 	bl	8007b2a <HAL_TIM_IC_CaptureCallback>
 800768e:	e005      	b.n	800769c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 fa40 	bl	8007b16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fa51 	bl	8007b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	f003 0308 	and.w	r3, r3, #8
 80076ac:	2b08      	cmp	r3, #8
 80076ae:	d122      	bne.n	80076f6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	f003 0308 	and.w	r3, r3, #8
 80076ba:	2b08      	cmp	r3, #8
 80076bc:	d11b      	bne.n	80076f6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f06f 0208 	mvn.w	r2, #8
 80076c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2204      	movs	r2, #4
 80076cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	f003 0303 	and.w	r3, r3, #3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d003      	beq.n	80076e4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 fa24 	bl	8007b2a <HAL_TIM_IC_CaptureCallback>
 80076e2:	e005      	b.n	80076f0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fa16 	bl	8007b16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fa27 	bl	8007b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	f003 0310 	and.w	r3, r3, #16
 8007700:	2b10      	cmp	r3, #16
 8007702:	d122      	bne.n	800774a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f003 0310 	and.w	r3, r3, #16
 800770e:	2b10      	cmp	r3, #16
 8007710:	d11b      	bne.n	800774a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f06f 0210 	mvn.w	r2, #16
 800771a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2208      	movs	r2, #8
 8007720:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800772c:	2b00      	cmp	r3, #0
 800772e:	d003      	beq.n	8007738 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f9fa 	bl	8007b2a <HAL_TIM_IC_CaptureCallback>
 8007736:	e005      	b.n	8007744 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 f9ec 	bl	8007b16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f9fd 	bl	8007b3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	2b01      	cmp	r3, #1
 8007756:	d10e      	bne.n	8007776 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b01      	cmp	r3, #1
 8007764:	d107      	bne.n	8007776 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f06f 0201 	mvn.w	r2, #1
 800776e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f7fc f925 	bl	80039c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007780:	2b80      	cmp	r3, #128	; 0x80
 8007782:	d10e      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800778e:	2b80      	cmp	r3, #128	; 0x80
 8007790:	d107      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800779a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 fd53 	bl	8008248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ac:	2b40      	cmp	r3, #64	; 0x40
 80077ae:	d10e      	bne.n	80077ce <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ba:	2b40      	cmp	r3, #64	; 0x40
 80077bc:	d107      	bne.n	80077ce <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80077c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 f9c2 	bl	8007b52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	f003 0320 	and.w	r3, r3, #32
 80077d8:	2b20      	cmp	r3, #32
 80077da:	d10e      	bne.n	80077fa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b20      	cmp	r3, #32
 80077e8:	d107      	bne.n	80077fa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f06f 0220 	mvn.w	r2, #32
 80077f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fd1d 	bl	8008234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077fa:	bf00      	nop
 80077fc:	3708      	adds	r7, #8
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
	...

08007804 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800781a:	2b01      	cmp	r3, #1
 800781c:	d101      	bne.n	8007822 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800781e:	2302      	movs	r3, #2
 8007820:	e0ae      	b.n	8007980 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b0c      	cmp	r3, #12
 800782e:	f200 809f 	bhi.w	8007970 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007832:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007838:	0800786d 	.word	0x0800786d
 800783c:	08007971 	.word	0x08007971
 8007840:	08007971 	.word	0x08007971
 8007844:	08007971 	.word	0x08007971
 8007848:	080078ad 	.word	0x080078ad
 800784c:	08007971 	.word	0x08007971
 8007850:	08007971 	.word	0x08007971
 8007854:	08007971 	.word	0x08007971
 8007858:	080078ef 	.word	0x080078ef
 800785c:	08007971 	.word	0x08007971
 8007860:	08007971 	.word	0x08007971
 8007864:	08007971 	.word	0x08007971
 8007868:	0800792f 	.word	0x0800792f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68b9      	ldr	r1, [r7, #8]
 8007872:	4618      	mov	r0, r3
 8007874:	f000 fa18 	bl	8007ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	699a      	ldr	r2, [r3, #24]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f042 0208 	orr.w	r2, r2, #8
 8007886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699a      	ldr	r2, [r3, #24]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 0204 	bic.w	r2, r2, #4
 8007896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6999      	ldr	r1, [r3, #24]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	691a      	ldr	r2, [r3, #16]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	619a      	str	r2, [r3, #24]
      break;
 80078aa:	e064      	b.n	8007976 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68b9      	ldr	r1, [r7, #8]
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 fa68 	bl	8007d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	699a      	ldr	r2, [r3, #24]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	699a      	ldr	r2, [r3, #24]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	6999      	ldr	r1, [r3, #24]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	021a      	lsls	r2, r3, #8
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	430a      	orrs	r2, r1
 80078ea:	619a      	str	r2, [r3, #24]
      break;
 80078ec:	e043      	b.n	8007976 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68b9      	ldr	r1, [r7, #8]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 fabd 	bl	8007e74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69da      	ldr	r2, [r3, #28]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f042 0208 	orr.w	r2, r2, #8
 8007908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	69da      	ldr	r2, [r3, #28]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f022 0204 	bic.w	r2, r2, #4
 8007918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	69d9      	ldr	r1, [r3, #28]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	691a      	ldr	r2, [r3, #16]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	430a      	orrs	r2, r1
 800792a:	61da      	str	r2, [r3, #28]
      break;
 800792c:	e023      	b.n	8007976 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68b9      	ldr	r1, [r7, #8]
 8007934:	4618      	mov	r0, r3
 8007936:	f000 fb11 	bl	8007f5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69da      	ldr	r2, [r3, #28]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	69da      	ldr	r2, [r3, #28]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	69d9      	ldr	r1, [r3, #28]
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	021a      	lsls	r2, r3, #8
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	61da      	str	r2, [r3, #28]
      break;
 800796e:	e002      	b.n	8007976 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	75fb      	strb	r3, [r7, #23]
      break;
 8007974:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800797e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007980:	4618      	mov	r0, r3
 8007982:	3718      	adds	r7, #24
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_TIM_ConfigClockSource+0x1c>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e0b4      	b.n	8007b0e <HAL_TIM_ConfigClockSource+0x186>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80079c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079dc:	d03e      	beq.n	8007a5c <HAL_TIM_ConfigClockSource+0xd4>
 80079de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079e2:	f200 8087 	bhi.w	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 80079e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ea:	f000 8086 	beq.w	8007afa <HAL_TIM_ConfigClockSource+0x172>
 80079ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079f2:	d87f      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 80079f4:	2b70      	cmp	r3, #112	; 0x70
 80079f6:	d01a      	beq.n	8007a2e <HAL_TIM_ConfigClockSource+0xa6>
 80079f8:	2b70      	cmp	r3, #112	; 0x70
 80079fa:	d87b      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 80079fc:	2b60      	cmp	r3, #96	; 0x60
 80079fe:	d050      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x11a>
 8007a00:	2b60      	cmp	r3, #96	; 0x60
 8007a02:	d877      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 8007a04:	2b50      	cmp	r3, #80	; 0x50
 8007a06:	d03c      	beq.n	8007a82 <HAL_TIM_ConfigClockSource+0xfa>
 8007a08:	2b50      	cmp	r3, #80	; 0x50
 8007a0a:	d873      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 8007a0c:	2b40      	cmp	r3, #64	; 0x40
 8007a0e:	d058      	beq.n	8007ac2 <HAL_TIM_ConfigClockSource+0x13a>
 8007a10:	2b40      	cmp	r3, #64	; 0x40
 8007a12:	d86f      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 8007a14:	2b30      	cmp	r3, #48	; 0x30
 8007a16:	d064      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x15a>
 8007a18:	2b30      	cmp	r3, #48	; 0x30
 8007a1a:	d86b      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 8007a1c:	2b20      	cmp	r3, #32
 8007a1e:	d060      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x15a>
 8007a20:	2b20      	cmp	r3, #32
 8007a22:	d867      	bhi.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d05c      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x15a>
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d05a      	beq.n	8007ae2 <HAL_TIM_ConfigClockSource+0x15a>
 8007a2c:	e062      	b.n	8007af4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	6899      	ldr	r1, [r3, #8]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f000 fb5d 	bl	80080fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	609a      	str	r2, [r3, #8]
      break;
 8007a5a:	e04f      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6818      	ldr	r0, [r3, #0]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	6899      	ldr	r1, [r3, #8]
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	f000 fb46 	bl	80080fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689a      	ldr	r2, [r3, #8]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a7e:	609a      	str	r2, [r3, #8]
      break;
 8007a80:	e03c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6818      	ldr	r0, [r3, #0]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	6859      	ldr	r1, [r3, #4]
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f000 faba 	bl	8008008 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2150      	movs	r1, #80	; 0x50
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 fb13 	bl	80080c6 <TIM_ITRx_SetConfig>
      break;
 8007aa0:	e02c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6818      	ldr	r0, [r3, #0]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	6859      	ldr	r1, [r3, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	f000 fad9 	bl	8008066 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2160      	movs	r1, #96	; 0x60
 8007aba:	4618      	mov	r0, r3
 8007abc:	f000 fb03 	bl	80080c6 <TIM_ITRx_SetConfig>
      break;
 8007ac0:	e01c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6818      	ldr	r0, [r3, #0]
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	6859      	ldr	r1, [r3, #4]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	f000 fa9a 	bl	8008008 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2140      	movs	r1, #64	; 0x40
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 faf3 	bl	80080c6 <TIM_ITRx_SetConfig>
      break;
 8007ae0:	e00c      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4619      	mov	r1, r3
 8007aec:	4610      	mov	r0, r2
 8007aee:	f000 faea 	bl	80080c6 <TIM_ITRx_SetConfig>
      break;
 8007af2:	e003      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	73fb      	strb	r3, [r7, #15]
      break;
 8007af8:	e000      	b.n	8007afc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007afa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b083      	sub	sp, #12
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b1e:	bf00      	nop
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b083      	sub	sp, #12
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b32:	bf00      	nop
 8007b34:	370c      	adds	r7, #12
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b083      	sub	sp, #12
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b46:	bf00      	nop
 8007b48:	370c      	adds	r7, #12
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b083      	sub	sp, #12
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b5a:	bf00      	nop
 8007b5c:	370c      	adds	r7, #12
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
	...

08007b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a40      	ldr	r2, [pc, #256]	; (8007c7c <TIM_Base_SetConfig+0x114>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d013      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b86:	d00f      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a3d      	ldr	r2, [pc, #244]	; (8007c80 <TIM_Base_SetConfig+0x118>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d00b      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a3c      	ldr	r2, [pc, #240]	; (8007c84 <TIM_Base_SetConfig+0x11c>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d007      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a3b      	ldr	r2, [pc, #236]	; (8007c88 <TIM_Base_SetConfig+0x120>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d003      	beq.n	8007ba8 <TIM_Base_SetConfig+0x40>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a3a      	ldr	r2, [pc, #232]	; (8007c8c <TIM_Base_SetConfig+0x124>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d108      	bne.n	8007bba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2f      	ldr	r2, [pc, #188]	; (8007c7c <TIM_Base_SetConfig+0x114>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d02b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc8:	d027      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2c      	ldr	r2, [pc, #176]	; (8007c80 <TIM_Base_SetConfig+0x118>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d023      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a2b      	ldr	r2, [pc, #172]	; (8007c84 <TIM_Base_SetConfig+0x11c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01f      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a2a      	ldr	r2, [pc, #168]	; (8007c88 <TIM_Base_SetConfig+0x120>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d01b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a29      	ldr	r2, [pc, #164]	; (8007c8c <TIM_Base_SetConfig+0x124>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d017      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a28      	ldr	r2, [pc, #160]	; (8007c90 <TIM_Base_SetConfig+0x128>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d013      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a27      	ldr	r2, [pc, #156]	; (8007c94 <TIM_Base_SetConfig+0x12c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d00f      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a26      	ldr	r2, [pc, #152]	; (8007c98 <TIM_Base_SetConfig+0x130>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d00b      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a25      	ldr	r2, [pc, #148]	; (8007c9c <TIM_Base_SetConfig+0x134>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d007      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a24      	ldr	r2, [pc, #144]	; (8007ca0 <TIM_Base_SetConfig+0x138>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d003      	beq.n	8007c1a <TIM_Base_SetConfig+0xb2>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a23      	ldr	r2, [pc, #140]	; (8007ca4 <TIM_Base_SetConfig+0x13c>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d108      	bne.n	8007c2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a0a      	ldr	r2, [pc, #40]	; (8007c7c <TIM_Base_SetConfig+0x114>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_Base_SetConfig+0xf8>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a0c      	ldr	r2, [pc, #48]	; (8007c8c <TIM_Base_SetConfig+0x124>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d103      	bne.n	8007c68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	691a      	ldr	r2, [r3, #16]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	615a      	str	r2, [r3, #20]
}
 8007c6e:	bf00      	nop
 8007c70:	3714      	adds	r7, #20
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	40010000 	.word	0x40010000
 8007c80:	40000400 	.word	0x40000400
 8007c84:	40000800 	.word	0x40000800
 8007c88:	40000c00 	.word	0x40000c00
 8007c8c:	40010400 	.word	0x40010400
 8007c90:	40014000 	.word	0x40014000
 8007c94:	40014400 	.word	0x40014400
 8007c98:	40014800 	.word	0x40014800
 8007c9c:	40001800 	.word	0x40001800
 8007ca0:	40001c00 	.word	0x40001c00
 8007ca4:	40002000 	.word	0x40002000

08007ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	f023 0201 	bic.w	r2, r3, #1
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a1b      	ldr	r3, [r3, #32]
 8007cc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f023 0303 	bic.w	r3, r3, #3
 8007cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	f023 0302 	bic.w	r3, r3, #2
 8007cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a20      	ldr	r2, [pc, #128]	; (8007d80 <TIM_OC1_SetConfig+0xd8>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d003      	beq.n	8007d0c <TIM_OC1_SetConfig+0x64>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4a1f      	ldr	r2, [pc, #124]	; (8007d84 <TIM_OC1_SetConfig+0xdc>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d10c      	bne.n	8007d26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	f023 0308 	bic.w	r3, r3, #8
 8007d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f023 0304 	bic.w	r3, r3, #4
 8007d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a15      	ldr	r2, [pc, #84]	; (8007d80 <TIM_OC1_SetConfig+0xd8>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d003      	beq.n	8007d36 <TIM_OC1_SetConfig+0x8e>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a14      	ldr	r2, [pc, #80]	; (8007d84 <TIM_OC1_SetConfig+0xdc>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d111      	bne.n	8007d5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	40010000 	.word	0x40010000
 8007d84:	40010400 	.word	0x40010400

08007d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	f023 0210 	bic.w	r2, r3, #16
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	021b      	lsls	r3, r3, #8
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f023 0320 	bic.w	r3, r3, #32
 8007dd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	011b      	lsls	r3, r3, #4
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a22      	ldr	r2, [pc, #136]	; (8007e6c <TIM_OC2_SetConfig+0xe4>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_OC2_SetConfig+0x68>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a21      	ldr	r2, [pc, #132]	; (8007e70 <TIM_OC2_SetConfig+0xe8>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10d      	bne.n	8007e0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a17      	ldr	r2, [pc, #92]	; (8007e6c <TIM_OC2_SetConfig+0xe4>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_OC2_SetConfig+0x94>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a16      	ldr	r2, [pc, #88]	; (8007e70 <TIM_OC2_SetConfig+0xe8>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d113      	bne.n	8007e44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	621a      	str	r2, [r3, #32]
}
 8007e5e:	bf00      	nop
 8007e60:	371c      	adds	r7, #28
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	40010000 	.word	0x40010000
 8007e70:	40010400 	.word	0x40010400

08007e74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b087      	sub	sp, #28
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f023 0303 	bic.w	r3, r3, #3
 8007eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	4a21      	ldr	r2, [pc, #132]	; (8007f54 <TIM_OC3_SetConfig+0xe0>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d003      	beq.n	8007eda <TIM_OC3_SetConfig+0x66>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a20      	ldr	r2, [pc, #128]	; (8007f58 <TIM_OC3_SetConfig+0xe4>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d10d      	bne.n	8007ef6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ee0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	021b      	lsls	r3, r3, #8
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4a16      	ldr	r2, [pc, #88]	; (8007f54 <TIM_OC3_SetConfig+0xe0>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d003      	beq.n	8007f06 <TIM_OC3_SetConfig+0x92>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4a15      	ldr	r2, [pc, #84]	; (8007f58 <TIM_OC3_SetConfig+0xe4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d113      	bne.n	8007f2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	699b      	ldr	r3, [r3, #24]
 8007f26:	011b      	lsls	r3, r3, #4
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	693a      	ldr	r2, [r7, #16]
 8007f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	685a      	ldr	r2, [r3, #4]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	697a      	ldr	r2, [r7, #20]
 8007f46:	621a      	str	r2, [r3, #32]
}
 8007f48:	bf00      	nop
 8007f4a:	371c      	adds	r7, #28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40010400 	.word	0x40010400

08007f5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a1b      	ldr	r3, [r3, #32]
 8007f6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a1b      	ldr	r3, [r3, #32]
 8007f76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	021b      	lsls	r3, r3, #8
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	031b      	lsls	r3, r3, #12
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a12      	ldr	r2, [pc, #72]	; (8008000 <TIM_OC4_SetConfig+0xa4>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d003      	beq.n	8007fc4 <TIM_OC4_SetConfig+0x68>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a11      	ldr	r2, [pc, #68]	; (8008004 <TIM_OC4_SetConfig+0xa8>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d109      	bne.n	8007fd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	019b      	lsls	r3, r3, #6
 8007fd2:	697a      	ldr	r2, [r7, #20]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	685a      	ldr	r2, [r3, #4]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	621a      	str	r2, [r3, #32]
}
 8007ff2:	bf00      	nop
 8007ff4:	371c      	adds	r7, #28
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	40010000 	.word	0x40010000
 8008004:	40010400 	.word	0x40010400

08008008 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008008:	b480      	push	{r7}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6a1b      	ldr	r3, [r3, #32]
 8008018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a1b      	ldr	r3, [r3, #32]
 800801e:	f023 0201 	bic.w	r2, r3, #1
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	011b      	lsls	r3, r3, #4
 8008038:	693a      	ldr	r2, [r7, #16]
 800803a:	4313      	orrs	r3, r2
 800803c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	f023 030a 	bic.w	r3, r3, #10
 8008044:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	4313      	orrs	r3, r2
 800804c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	621a      	str	r2, [r3, #32]
}
 800805a:	bf00      	nop
 800805c:	371c      	adds	r7, #28
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008066:	b480      	push	{r7}
 8008068:	b087      	sub	sp, #28
 800806a:	af00      	add	r7, sp, #0
 800806c:	60f8      	str	r0, [r7, #12]
 800806e:	60b9      	str	r1, [r7, #8]
 8008070:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	f023 0210 	bic.w	r2, r3, #16
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	699b      	ldr	r3, [r3, #24]
 8008082:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a1b      	ldr	r3, [r3, #32]
 8008088:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008090:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	031b      	lsls	r3, r3, #12
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	4313      	orrs	r3, r2
 800809a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	011b      	lsls	r3, r3, #4
 80080a8:	693a      	ldr	r2, [r7, #16]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	697a      	ldr	r2, [r7, #20]
 80080b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	621a      	str	r2, [r3, #32]
}
 80080ba:	bf00      	nop
 80080bc:	371c      	adds	r7, #28
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080c6:	b480      	push	{r7}
 80080c8:	b085      	sub	sp, #20
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
 80080ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	f043 0307 	orr.w	r3, r3, #7
 80080e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	609a      	str	r2, [r3, #8]
}
 80080f0:	bf00      	nop
 80080f2:	3714      	adds	r7, #20
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b087      	sub	sp, #28
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
 8008108:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008116:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	021a      	lsls	r2, r3, #8
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	431a      	orrs	r2, r3
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	4313      	orrs	r3, r2
 8008124:	697a      	ldr	r2, [r7, #20]
 8008126:	4313      	orrs	r3, r2
 8008128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	609a      	str	r2, [r3, #8]
}
 8008130:	bf00      	nop
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800814c:	2b01      	cmp	r3, #1
 800814e:	d101      	bne.n	8008154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008150:	2302      	movs	r3, #2
 8008152:	e05a      	b.n	800820a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2202      	movs	r2, #2
 8008160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800817a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	4313      	orrs	r3, r2
 8008184:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a21      	ldr	r2, [pc, #132]	; (8008218 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d022      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081a0:	d01d      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a1d      	ldr	r2, [pc, #116]	; (800821c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d018      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a1b      	ldr	r2, [pc, #108]	; (8008220 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d013      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a1a      	ldr	r2, [pc, #104]	; (8008224 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d00e      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a18      	ldr	r2, [pc, #96]	; (8008228 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d009      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a17      	ldr	r2, [pc, #92]	; (800822c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d004      	beq.n	80081de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a15      	ldr	r2, [pc, #84]	; (8008230 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d10c      	bne.n	80081f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	40010000 	.word	0x40010000
 800821c:	40000400 	.word	0x40000400
 8008220:	40000800 	.word	0x40000800
 8008224:	40000c00 	.word	0x40000c00
 8008228:	40010400 	.word	0x40010400
 800822c:	40014000 	.word	0x40014000
 8008230:	40001800 	.word	0x40001800

08008234 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d101      	bne.n	800826e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e03f      	b.n	80082ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d106      	bne.n	8008288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2200      	movs	r2, #0
 800827e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f7fc f868 	bl	8004358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2224      	movs	r2, #36	; 0x24
 800828c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68da      	ldr	r2, [r3, #12]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800829e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 fddb 	bl	8008e5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	691a      	ldr	r2, [r3, #16]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80082b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	695a      	ldr	r2, [r3, #20]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80082c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68da      	ldr	r2, [r3, #12]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2220      	movs	r2, #32
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2220      	movs	r2, #32
 80082e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3708      	adds	r7, #8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b08a      	sub	sp, #40	; 0x28
 80082fa:	af02      	add	r7, sp, #8
 80082fc:	60f8      	str	r0, [r7, #12]
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	603b      	str	r3, [r7, #0]
 8008302:	4613      	mov	r3, r2
 8008304:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008306:	2300      	movs	r3, #0
 8008308:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008310:	b2db      	uxtb	r3, r3
 8008312:	2b20      	cmp	r3, #32
 8008314:	d17c      	bne.n	8008410 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d002      	beq.n	8008322 <HAL_UART_Transmit+0x2c>
 800831c:	88fb      	ldrh	r3, [r7, #6]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d101      	bne.n	8008326 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e075      	b.n	8008412 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800832c:	2b01      	cmp	r3, #1
 800832e:	d101      	bne.n	8008334 <HAL_UART_Transmit+0x3e>
 8008330:	2302      	movs	r3, #2
 8008332:	e06e      	b.n	8008412 <HAL_UART_Transmit+0x11c>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2221      	movs	r2, #33	; 0x21
 8008346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800834a:	f7fc f921 	bl	8004590 <HAL_GetTick>
 800834e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	88fa      	ldrh	r2, [r7, #6]
 8008354:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	88fa      	ldrh	r2, [r7, #6]
 800835a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008364:	d108      	bne.n	8008378 <HAL_UART_Transmit+0x82>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d104      	bne.n	8008378 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800836e:	2300      	movs	r3, #0
 8008370:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	61bb      	str	r3, [r7, #24]
 8008376:	e003      	b.n	8008380 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800837c:	2300      	movs	r3, #0
 800837e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008388:	e02a      	b.n	80083e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	2200      	movs	r2, #0
 8008392:	2180      	movs	r1, #128	; 0x80
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 fb1f 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d001      	beq.n	80083a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e036      	b.n	8008412 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10b      	bne.n	80083c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	881b      	ldrh	r3, [r3, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	3302      	adds	r3, #2
 80083be:	61bb      	str	r3, [r7, #24]
 80083c0:	e007      	b.n	80083d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	781a      	ldrb	r2, [r3, #0]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	3301      	adds	r3, #1
 80083d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	3b01      	subs	r3, #1
 80083da:	b29a      	uxth	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1cf      	bne.n	800838a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	2200      	movs	r2, #0
 80083f2:	2140      	movs	r1, #64	; 0x40
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f000 faef 	bl	80089d8 <UART_WaitOnFlagUntilTimeout>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d001      	beq.n	8008404 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	e006      	b.n	8008412 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2220      	movs	r2, #32
 8008408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800840c:	2300      	movs	r3, #0
 800840e:	e000      	b.n	8008412 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008410:	2302      	movs	r3, #2
  }
}
 8008412:	4618      	mov	r0, r3
 8008414:	3720      	adds	r7, #32
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b084      	sub	sp, #16
 800841e:	af00      	add	r7, sp, #0
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	60b9      	str	r1, [r7, #8]
 8008424:	4613      	mov	r3, r2
 8008426:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b20      	cmp	r3, #32
 8008432:	d11d      	bne.n	8008470 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <HAL_UART_Receive_IT+0x26>
 800843a:	88fb      	ldrh	r3, [r7, #6]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d101      	bne.n	8008444 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e016      	b.n	8008472 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800844a:	2b01      	cmp	r3, #1
 800844c:	d101      	bne.n	8008452 <HAL_UART_Receive_IT+0x38>
 800844e:	2302      	movs	r3, #2
 8008450:	e00f      	b.n	8008472 <HAL_UART_Receive_IT+0x58>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008460:	88fb      	ldrh	r3, [r7, #6]
 8008462:	461a      	mov	r2, r3
 8008464:	68b9      	ldr	r1, [r7, #8]
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f000 fb24 	bl	8008ab4 <UART_Start_Receive_IT>
 800846c:	4603      	mov	r3, r0
 800846e:	e000      	b.n	8008472 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008470:	2302      	movs	r3, #2
  }
}
 8008472:	4618      	mov	r0, r3
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
	...

0800847c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b0ba      	sub	sp, #232	; 0xe8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	695b      	ldr	r3, [r3, #20]
 800849e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80084a8:	2300      	movs	r3, #0
 80084aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80084ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b2:	f003 030f 	and.w	r3, r3, #15
 80084b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80084ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10f      	bne.n	80084e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084c6:	f003 0320 	and.w	r3, r3, #32
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d009      	beq.n	80084e2 <HAL_UART_IRQHandler+0x66>
 80084ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084d2:	f003 0320 	and.w	r3, r3, #32
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d003      	beq.n	80084e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fc03 	bl	8008ce6 <UART_Receive_IT>
      return;
 80084e0:	e256      	b.n	8008990 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80084e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 80de 	beq.w	80086a8 <HAL_UART_IRQHandler+0x22c>
 80084ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80084f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 80d1 	beq.w	80086a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800850a:	f003 0301 	and.w	r3, r3, #1
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00b      	beq.n	800852a <HAL_UART_IRQHandler+0xae>
 8008512:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800851a:	2b00      	cmp	r3, #0
 800851c:	d005      	beq.n	800852a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	f043 0201 	orr.w	r2, r3, #1
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	f003 0304 	and.w	r3, r3, #4
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <HAL_UART_IRQHandler+0xd2>
 8008536:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800853a:	f003 0301 	and.w	r3, r3, #1
 800853e:	2b00      	cmp	r3, #0
 8008540:	d005      	beq.n	800854e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	f043 0202 	orr.w	r2, r3, #2
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800854e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00b      	beq.n	8008572 <HAL_UART_IRQHandler+0xf6>
 800855a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800855e:	f003 0301 	and.w	r3, r3, #1
 8008562:	2b00      	cmp	r3, #0
 8008564:	d005      	beq.n	8008572 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856a:	f043 0204 	orr.w	r2, r3, #4
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008576:	f003 0308 	and.w	r3, r3, #8
 800857a:	2b00      	cmp	r3, #0
 800857c:	d011      	beq.n	80085a2 <HAL_UART_IRQHandler+0x126>
 800857e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008582:	f003 0320 	and.w	r3, r3, #32
 8008586:	2b00      	cmp	r3, #0
 8008588:	d105      	bne.n	8008596 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800858a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d005      	beq.n	80085a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800859a:	f043 0208 	orr.w	r2, r3, #8
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 81ed 	beq.w	8008986 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085b0:	f003 0320 	and.w	r3, r3, #32
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d008      	beq.n	80085ca <HAL_UART_IRQHandler+0x14e>
 80085b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085bc:	f003 0320 	and.w	r3, r3, #32
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fb8e 	bl	8008ce6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d4:	2b40      	cmp	r3, #64	; 0x40
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e6:	f003 0308 	and.w	r3, r3, #8
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d103      	bne.n	80085f6 <HAL_UART_IRQHandler+0x17a>
 80085ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d04f      	beq.n	8008696 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fa96 	bl	8008b28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008606:	2b40      	cmp	r3, #64	; 0x40
 8008608:	d141      	bne.n	800868e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008618:	e853 3f00 	ldrex	r3, [r3]
 800861c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008620:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008624:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008628:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3314      	adds	r3, #20
 8008632:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008636:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800863a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008642:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800864e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1d9      	bne.n	800860a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800865a:	2b00      	cmp	r3, #0
 800865c:	d013      	beq.n	8008686 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008662:	4a7d      	ldr	r2, [pc, #500]	; (8008858 <HAL_UART_IRQHandler+0x3dc>)
 8008664:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800866a:	4618      	mov	r0, r3
 800866c:	f7fc fe5a 	bl	8005324 <HAL_DMA_Abort_IT>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d016      	beq.n	80086a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800867a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008680:	4610      	mov	r0, r2
 8008682:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008684:	e00e      	b.n	80086a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f990 	bl	80089ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800868c:	e00a      	b.n	80086a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f98c 	bl	80089ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008694:	e006      	b.n	80086a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f988 	bl	80089ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80086a2:	e170      	b.n	8008986 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086a4:	bf00      	nop
    return;
 80086a6:	e16e      	b.n	8008986 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	f040 814a 	bne.w	8008946 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80086b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086b6:	f003 0310 	and.w	r3, r3, #16
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f000 8143 	beq.w	8008946 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80086c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c4:	f003 0310 	and.w	r3, r3, #16
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f000 813c 	beq.w	8008946 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086ce:	2300      	movs	r3, #0
 80086d0:	60bb      	str	r3, [r7, #8]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	60bb      	str	r3, [r7, #8]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	60bb      	str	r3, [r7, #8]
 80086e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ee:	2b40      	cmp	r3, #64	; 0x40
 80086f0:	f040 80b4 	bne.w	800885c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008700:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 8140 	beq.w	800898a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800870e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008712:	429a      	cmp	r2, r3
 8008714:	f080 8139 	bcs.w	800898a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800871e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008724:	69db      	ldr	r3, [r3, #28]
 8008726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800872a:	f000 8088 	beq.w	800883e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	330c      	adds	r3, #12
 8008734:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008738:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008744:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008748:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800874c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	330c      	adds	r3, #12
 8008756:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800875a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800875e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008762:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008766:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800876a:	e841 2300 	strex	r3, r2, [r1]
 800876e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008772:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1d9      	bne.n	800872e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	3314      	adds	r3, #20
 8008780:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008784:	e853 3f00 	ldrex	r3, [r3]
 8008788:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800878a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800878c:	f023 0301 	bic.w	r3, r3, #1
 8008790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	3314      	adds	r3, #20
 800879a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800879e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80087a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80087a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80087b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e1      	bne.n	800877a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80087c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	3314      	adds	r3, #20
 80087d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80087da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80087dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80087e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80087e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e3      	bne.n	80087b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2220      	movs	r2, #32
 80087f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	330c      	adds	r3, #12
 8008802:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008804:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008806:	e853 3f00 	ldrex	r3, [r3]
 800880a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800880c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800880e:	f023 0310 	bic.w	r3, r3, #16
 8008812:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	330c      	adds	r3, #12
 800881c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008820:	65ba      	str	r2, [r7, #88]	; 0x58
 8008822:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008824:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008826:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008828:	e841 2300 	strex	r3, r2, [r1]
 800882c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800882e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008830:	2b00      	cmp	r3, #0
 8008832:	d1e3      	bne.n	80087fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008838:	4618      	mov	r0, r3
 800883a:	f7fc fd03 	bl	8005244 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008846:	b29b      	uxth	r3, r3
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	b29b      	uxth	r3, r3
 800884c:	4619      	mov	r1, r3
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f8b6 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008854:	e099      	b.n	800898a <HAL_UART_IRQHandler+0x50e>
 8008856:	bf00      	nop
 8008858:	08008bef 	.word	0x08008bef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008864:	b29b      	uxth	r3, r3
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008870:	b29b      	uxth	r3, r3
 8008872:	2b00      	cmp	r3, #0
 8008874:	f000 808b 	beq.w	800898e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008878:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 8086 	beq.w	800898e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	330c      	adds	r3, #12
 8008888:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888c:	e853 3f00 	ldrex	r3, [r3]
 8008890:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008894:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008898:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	330c      	adds	r3, #12
 80088a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80088a6:	647a      	str	r2, [r7, #68]	; 0x44
 80088a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088ae:	e841 2300 	strex	r3, r2, [r1]
 80088b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e3      	bne.n	8008882 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	3314      	adds	r3, #20
 80088c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	623b      	str	r3, [r7, #32]
   return(result);
 80088ca:	6a3b      	ldr	r3, [r7, #32]
 80088cc:	f023 0301 	bic.w	r3, r3, #1
 80088d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	3314      	adds	r3, #20
 80088da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80088de:	633a      	str	r2, [r7, #48]	; 0x30
 80088e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1e3      	bne.n	80088ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2220      	movs	r2, #32
 80088f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	330c      	adds	r3, #12
 8008906:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	e853 3f00 	ldrex	r3, [r3]
 800890e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0310 	bic.w	r3, r3, #16
 8008916:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	330c      	adds	r3, #12
 8008920:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008924:	61fa      	str	r2, [r7, #28]
 8008926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008928:	69b9      	ldr	r1, [r7, #24]
 800892a:	69fa      	ldr	r2, [r7, #28]
 800892c:	e841 2300 	strex	r3, r2, [r1]
 8008930:	617b      	str	r3, [r7, #20]
   return(result);
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1e3      	bne.n	8008900 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008938:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800893c:	4619      	mov	r1, r3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f83e 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008944:	e023      	b.n	800898e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800894a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800894e:	2b00      	cmp	r3, #0
 8008950:	d009      	beq.n	8008966 <HAL_UART_IRQHandler+0x4ea>
 8008952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895a:	2b00      	cmp	r3, #0
 800895c:	d003      	beq.n	8008966 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f959 	bl	8008c16 <UART_Transmit_IT>
    return;
 8008964:	e014      	b.n	8008990 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800896e:	2b00      	cmp	r3, #0
 8008970:	d00e      	beq.n	8008990 <HAL_UART_IRQHandler+0x514>
 8008972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800897a:	2b00      	cmp	r3, #0
 800897c:	d008      	beq.n	8008990 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f999 	bl	8008cb6 <UART_EndTransmit_IT>
    return;
 8008984:	e004      	b.n	8008990 <HAL_UART_IRQHandler+0x514>
    return;
 8008986:	bf00      	nop
 8008988:	e002      	b.n	8008990 <HAL_UART_IRQHandler+0x514>
      return;
 800898a:	bf00      	nop
 800898c:	e000      	b.n	8008990 <HAL_UART_IRQHandler+0x514>
      return;
 800898e:	bf00      	nop
  }
}
 8008990:	37e8      	adds	r7, #232	; 0xe8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop

08008998 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80089cc:	bf00      	nop
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b090      	sub	sp, #64	; 0x40
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	603b      	str	r3, [r7, #0]
 80089e4:	4613      	mov	r3, r2
 80089e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089e8:	e050      	b.n	8008a8c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f0:	d04c      	beq.n	8008a8c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80089f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d007      	beq.n	8008a08 <UART_WaitOnFlagUntilTimeout+0x30>
 80089f8:	f7fb fdca 	bl	8004590 <HAL_GetTick>
 80089fc:	4602      	mov	r2, r0
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a04:	429a      	cmp	r2, r3
 8008a06:	d241      	bcs.n	8008a8c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	330c      	adds	r3, #12
 8008a0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	330c      	adds	r3, #12
 8008a26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a28:	637a      	str	r2, [r7, #52]	; 0x34
 8008a2a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e5      	bne.n	8008a08 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3314      	adds	r3, #20
 8008a42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	e853 3f00 	ldrex	r3, [r3]
 8008a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	f023 0301 	bic.w	r3, r3, #1
 8008a52:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3314      	adds	r3, #20
 8008a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a5c:	623a      	str	r2, [r7, #32]
 8008a5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	69f9      	ldr	r1, [r7, #28]
 8008a62:	6a3a      	ldr	r2, [r7, #32]
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e5      	bne.n	8008a3c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2220      	movs	r2, #32
 8008a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2220      	movs	r2, #32
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008a88:	2303      	movs	r3, #3
 8008a8a:	e00f      	b.n	8008aac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	4013      	ands	r3, r2
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	bf0c      	ite	eq
 8008a9c:	2301      	moveq	r3, #1
 8008a9e:	2300      	movne	r3, #0
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	79fb      	ldrb	r3, [r7, #7]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d09f      	beq.n	80089ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3740      	adds	r7, #64	; 0x40
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	88fa      	ldrh	r2, [r7, #6]
 8008acc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	88fa      	ldrh	r2, [r7, #6]
 8008ad2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2222      	movs	r2, #34	; 0x22
 8008ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68da      	ldr	r2, [r3, #12]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008af8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	695a      	ldr	r2, [r3, #20]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f042 0201 	orr.w	r2, r2, #1
 8008b08:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	68da      	ldr	r2, [r3, #12]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f042 0220 	orr.w	r2, r2, #32
 8008b18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3714      	adds	r7, #20
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b095      	sub	sp, #84	; 0x54
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	330c      	adds	r3, #12
 8008b36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	330c      	adds	r3, #12
 8008b4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b50:	643a      	str	r2, [r7, #64]	; 0x40
 8008b52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e5      	bne.n	8008b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	3314      	adds	r3, #20
 8008b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	e853 3f00 	ldrex	r3, [r3]
 8008b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	f023 0301 	bic.w	r3, r3, #1
 8008b7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	3314      	adds	r3, #20
 8008b82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b8c:	e841 2300 	strex	r3, r2, [r1]
 8008b90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1e5      	bne.n	8008b64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d119      	bne.n	8008bd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	330c      	adds	r3, #12
 8008ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	e853 3f00 	ldrex	r3, [r3]
 8008bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f023 0310 	bic.w	r3, r3, #16
 8008bb6:	647b      	str	r3, [r7, #68]	; 0x44
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	330c      	adds	r3, #12
 8008bbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bc0:	61ba      	str	r2, [r7, #24]
 8008bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	6979      	ldr	r1, [r7, #20]
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e5      	bne.n	8008ba0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2220      	movs	r2, #32
 8008bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008be2:	bf00      	nop
 8008be4:	3754      	adds	r7, #84	; 0x54
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr

08008bee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b084      	sub	sp, #16
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2200      	movs	r2, #0
 8008c06:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	f7ff fecf 	bl	80089ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c0e:	bf00      	nop
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c16:	b480      	push	{r7}
 8008c18:	b085      	sub	sp, #20
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b21      	cmp	r3, #33	; 0x21
 8008c28:	d13e      	bne.n	8008ca8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c32:	d114      	bne.n	8008c5e <UART_Transmit_IT+0x48>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	691b      	ldr	r3, [r3, #16]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d110      	bne.n	8008c5e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	881b      	ldrh	r3, [r3, #0]
 8008c46:	461a      	mov	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c50:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6a1b      	ldr	r3, [r3, #32]
 8008c56:	1c9a      	adds	r2, r3, #2
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	621a      	str	r2, [r3, #32]
 8008c5c:	e008      	b.n	8008c70 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a1b      	ldr	r3, [r3, #32]
 8008c62:	1c59      	adds	r1, r3, #1
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	6211      	str	r1, [r2, #32]
 8008c68:	781a      	ldrb	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	3b01      	subs	r3, #1
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10f      	bne.n	8008ca4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	68da      	ldr	r2, [r3, #12]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68da      	ldr	r2, [r3, #12]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ca2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	e000      	b.n	8008caa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ca8:	2302      	movs	r3, #2
  }
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr

08008cb6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b082      	sub	sp, #8
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68da      	ldr	r2, [r3, #12]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ccc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7ff fe5e 	bl	8008998 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b08c      	sub	sp, #48	; 0x30
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	2b22      	cmp	r3, #34	; 0x22
 8008cf8:	f040 80ab 	bne.w	8008e52 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d04:	d117      	bne.n	8008d36 <UART_Receive_IT+0x50>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d113      	bne.n	8008d36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d16:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d24:	b29a      	uxth	r2, r3
 8008d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d2e:	1c9a      	adds	r2, r3, #2
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	629a      	str	r2, [r3, #40]	; 0x28
 8008d34:	e026      	b.n	8008d84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d48:	d007      	beq.n	8008d5a <UART_Receive_IT+0x74>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10a      	bne.n	8008d68 <UART_Receive_IT+0x82>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d106      	bne.n	8008d68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d64:	701a      	strb	r2, [r3, #0]
 8008d66:	e008      	b.n	8008d7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d74:	b2da      	uxtb	r2, r3
 8008d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7e:	1c5a      	adds	r2, r3, #1
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	4619      	mov	r1, r3
 8008d92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d15a      	bne.n	8008e4e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	68da      	ldr	r2, [r3, #12]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f022 0220 	bic.w	r2, r2, #32
 8008da6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68da      	ldr	r2, [r3, #12]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008db6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	695a      	ldr	r2, [r3, #20]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f022 0201 	bic.w	r2, r2, #1
 8008dc6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2220      	movs	r2, #32
 8008dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d135      	bne.n	8008e44 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	330c      	adds	r3, #12
 8008de4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	613b      	str	r3, [r7, #16]
   return(result);
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f023 0310 	bic.w	r3, r3, #16
 8008df4:	627b      	str	r3, [r7, #36]	; 0x24
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	330c      	adds	r3, #12
 8008dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dfe:	623a      	str	r2, [r7, #32]
 8008e00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e02:	69f9      	ldr	r1, [r7, #28]
 8008e04:	6a3a      	ldr	r2, [r7, #32]
 8008e06:	e841 2300 	strex	r3, r2, [r1]
 8008e0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e0c:	69bb      	ldr	r3, [r7, #24]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1e5      	bne.n	8008dde <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 0310 	and.w	r3, r3, #16
 8008e1c:	2b10      	cmp	r3, #16
 8008e1e:	d10a      	bne.n	8008e36 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e20:	2300      	movs	r3, #0
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff fdbf 	bl	80089c0 <HAL_UARTEx_RxEventCallback>
 8008e42:	e002      	b.n	8008e4a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7fb f96f 	bl	8004128 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	e002      	b.n	8008e54 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	e000      	b.n	8008e54 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008e52:	2302      	movs	r3, #2
  }
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3730      	adds	r7, #48	; 0x30
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e60:	b09f      	sub	sp, #124	; 0x7c
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e72:	68d9      	ldr	r1, [r3, #12]
 8008e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	ea40 0301 	orr.w	r3, r0, r1
 8008e7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e80:	689a      	ldr	r2, [r3, #8]
 8008e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	431a      	orrs	r2, r3
 8008e88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	431a      	orrs	r2, r3
 8008e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e90:	69db      	ldr	r3, [r3, #28]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ea0:	f021 010c 	bic.w	r1, r1, #12
 8008ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008eaa:	430b      	orrs	r3, r1
 8008eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eba:	6999      	ldr	r1, [r3, #24]
 8008ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	ea40 0301 	orr.w	r3, r0, r1
 8008ec4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ec6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	4bc5      	ldr	r3, [pc, #788]	; (80091e0 <UART_SetConfig+0x384>)
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d004      	beq.n	8008eda <UART_SetConfig+0x7e>
 8008ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	4bc3      	ldr	r3, [pc, #780]	; (80091e4 <UART_SetConfig+0x388>)
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d103      	bne.n	8008ee2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008eda:	f7fd fc09 	bl	80066f0 <HAL_RCC_GetPCLK2Freq>
 8008ede:	6778      	str	r0, [r7, #116]	; 0x74
 8008ee0:	e002      	b.n	8008ee8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ee2:	f7fd fbf1 	bl	80066c8 <HAL_RCC_GetPCLK1Freq>
 8008ee6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eea:	69db      	ldr	r3, [r3, #28]
 8008eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ef0:	f040 80b6 	bne.w	8009060 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008ef4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ef6:	461c      	mov	r4, r3
 8008ef8:	f04f 0500 	mov.w	r5, #0
 8008efc:	4622      	mov	r2, r4
 8008efe:	462b      	mov	r3, r5
 8008f00:	1891      	adds	r1, r2, r2
 8008f02:	6439      	str	r1, [r7, #64]	; 0x40
 8008f04:	415b      	adcs	r3, r3
 8008f06:	647b      	str	r3, [r7, #68]	; 0x44
 8008f08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f0c:	1912      	adds	r2, r2, r4
 8008f0e:	eb45 0303 	adc.w	r3, r5, r3
 8008f12:	f04f 0000 	mov.w	r0, #0
 8008f16:	f04f 0100 	mov.w	r1, #0
 8008f1a:	00d9      	lsls	r1, r3, #3
 8008f1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f20:	00d0      	lsls	r0, r2, #3
 8008f22:	4602      	mov	r2, r0
 8008f24:	460b      	mov	r3, r1
 8008f26:	1911      	adds	r1, r2, r4
 8008f28:	6639      	str	r1, [r7, #96]	; 0x60
 8008f2a:	416b      	adcs	r3, r5
 8008f2c:	667b      	str	r3, [r7, #100]	; 0x64
 8008f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	461a      	mov	r2, r3
 8008f34:	f04f 0300 	mov.w	r3, #0
 8008f38:	1891      	adds	r1, r2, r2
 8008f3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f3c:	415b      	adcs	r3, r3
 8008f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f44:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008f48:	f7f7 f99a 	bl	8000280 <__aeabi_uldivmod>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4ba5      	ldr	r3, [pc, #660]	; (80091e8 <UART_SetConfig+0x38c>)
 8008f52:	fba3 2302 	umull	r2, r3, r3, r2
 8008f56:	095b      	lsrs	r3, r3, #5
 8008f58:	011e      	lsls	r6, r3, #4
 8008f5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f5c:	461c      	mov	r4, r3
 8008f5e:	f04f 0500 	mov.w	r5, #0
 8008f62:	4622      	mov	r2, r4
 8008f64:	462b      	mov	r3, r5
 8008f66:	1891      	adds	r1, r2, r2
 8008f68:	6339      	str	r1, [r7, #48]	; 0x30
 8008f6a:	415b      	adcs	r3, r3
 8008f6c:	637b      	str	r3, [r7, #52]	; 0x34
 8008f6e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008f72:	1912      	adds	r2, r2, r4
 8008f74:	eb45 0303 	adc.w	r3, r5, r3
 8008f78:	f04f 0000 	mov.w	r0, #0
 8008f7c:	f04f 0100 	mov.w	r1, #0
 8008f80:	00d9      	lsls	r1, r3, #3
 8008f82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f86:	00d0      	lsls	r0, r2, #3
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	1911      	adds	r1, r2, r4
 8008f8e:	65b9      	str	r1, [r7, #88]	; 0x58
 8008f90:	416b      	adcs	r3, r5
 8008f92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	461a      	mov	r2, r3
 8008f9a:	f04f 0300 	mov.w	r3, #0
 8008f9e:	1891      	adds	r1, r2, r2
 8008fa0:	62b9      	str	r1, [r7, #40]	; 0x28
 8008fa2:	415b      	adcs	r3, r3
 8008fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fa6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008faa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008fae:	f7f7 f967 	bl	8000280 <__aeabi_uldivmod>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	4b8c      	ldr	r3, [pc, #560]	; (80091e8 <UART_SetConfig+0x38c>)
 8008fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8008fbc:	095b      	lsrs	r3, r3, #5
 8008fbe:	2164      	movs	r1, #100	; 0x64
 8008fc0:	fb01 f303 	mul.w	r3, r1, r3
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	00db      	lsls	r3, r3, #3
 8008fc8:	3332      	adds	r3, #50	; 0x32
 8008fca:	4a87      	ldr	r2, [pc, #540]	; (80091e8 <UART_SetConfig+0x38c>)
 8008fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd0:	095b      	lsrs	r3, r3, #5
 8008fd2:	005b      	lsls	r3, r3, #1
 8008fd4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008fd8:	441e      	add	r6, r3
 8008fda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f04f 0100 	mov.w	r1, #0
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	1894      	adds	r4, r2, r2
 8008fe8:	623c      	str	r4, [r7, #32]
 8008fea:	415b      	adcs	r3, r3
 8008fec:	627b      	str	r3, [r7, #36]	; 0x24
 8008fee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008ff2:	1812      	adds	r2, r2, r0
 8008ff4:	eb41 0303 	adc.w	r3, r1, r3
 8008ff8:	f04f 0400 	mov.w	r4, #0
 8008ffc:	f04f 0500 	mov.w	r5, #0
 8009000:	00dd      	lsls	r5, r3, #3
 8009002:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009006:	00d4      	lsls	r4, r2, #3
 8009008:	4622      	mov	r2, r4
 800900a:	462b      	mov	r3, r5
 800900c:	1814      	adds	r4, r2, r0
 800900e:	653c      	str	r4, [r7, #80]	; 0x50
 8009010:	414b      	adcs	r3, r1
 8009012:	657b      	str	r3, [r7, #84]	; 0x54
 8009014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	461a      	mov	r2, r3
 800901a:	f04f 0300 	mov.w	r3, #0
 800901e:	1891      	adds	r1, r2, r2
 8009020:	61b9      	str	r1, [r7, #24]
 8009022:	415b      	adcs	r3, r3
 8009024:	61fb      	str	r3, [r7, #28]
 8009026:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800902a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800902e:	f7f7 f927 	bl	8000280 <__aeabi_uldivmod>
 8009032:	4602      	mov	r2, r0
 8009034:	460b      	mov	r3, r1
 8009036:	4b6c      	ldr	r3, [pc, #432]	; (80091e8 <UART_SetConfig+0x38c>)
 8009038:	fba3 1302 	umull	r1, r3, r3, r2
 800903c:	095b      	lsrs	r3, r3, #5
 800903e:	2164      	movs	r1, #100	; 0x64
 8009040:	fb01 f303 	mul.w	r3, r1, r3
 8009044:	1ad3      	subs	r3, r2, r3
 8009046:	00db      	lsls	r3, r3, #3
 8009048:	3332      	adds	r3, #50	; 0x32
 800904a:	4a67      	ldr	r2, [pc, #412]	; (80091e8 <UART_SetConfig+0x38c>)
 800904c:	fba2 2303 	umull	r2, r3, r2, r3
 8009050:	095b      	lsrs	r3, r3, #5
 8009052:	f003 0207 	and.w	r2, r3, #7
 8009056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4432      	add	r2, r6
 800905c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800905e:	e0b9      	b.n	80091d4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009062:	461c      	mov	r4, r3
 8009064:	f04f 0500 	mov.w	r5, #0
 8009068:	4622      	mov	r2, r4
 800906a:	462b      	mov	r3, r5
 800906c:	1891      	adds	r1, r2, r2
 800906e:	6139      	str	r1, [r7, #16]
 8009070:	415b      	adcs	r3, r3
 8009072:	617b      	str	r3, [r7, #20]
 8009074:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009078:	1912      	adds	r2, r2, r4
 800907a:	eb45 0303 	adc.w	r3, r5, r3
 800907e:	f04f 0000 	mov.w	r0, #0
 8009082:	f04f 0100 	mov.w	r1, #0
 8009086:	00d9      	lsls	r1, r3, #3
 8009088:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800908c:	00d0      	lsls	r0, r2, #3
 800908e:	4602      	mov	r2, r0
 8009090:	460b      	mov	r3, r1
 8009092:	eb12 0804 	adds.w	r8, r2, r4
 8009096:	eb43 0905 	adc.w	r9, r3, r5
 800909a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	4618      	mov	r0, r3
 80090a0:	f04f 0100 	mov.w	r1, #0
 80090a4:	f04f 0200 	mov.w	r2, #0
 80090a8:	f04f 0300 	mov.w	r3, #0
 80090ac:	008b      	lsls	r3, r1, #2
 80090ae:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80090b2:	0082      	lsls	r2, r0, #2
 80090b4:	4640      	mov	r0, r8
 80090b6:	4649      	mov	r1, r9
 80090b8:	f7f7 f8e2 	bl	8000280 <__aeabi_uldivmod>
 80090bc:	4602      	mov	r2, r0
 80090be:	460b      	mov	r3, r1
 80090c0:	4b49      	ldr	r3, [pc, #292]	; (80091e8 <UART_SetConfig+0x38c>)
 80090c2:	fba3 2302 	umull	r2, r3, r3, r2
 80090c6:	095b      	lsrs	r3, r3, #5
 80090c8:	011e      	lsls	r6, r3, #4
 80090ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090cc:	4618      	mov	r0, r3
 80090ce:	f04f 0100 	mov.w	r1, #0
 80090d2:	4602      	mov	r2, r0
 80090d4:	460b      	mov	r3, r1
 80090d6:	1894      	adds	r4, r2, r2
 80090d8:	60bc      	str	r4, [r7, #8]
 80090da:	415b      	adcs	r3, r3
 80090dc:	60fb      	str	r3, [r7, #12]
 80090de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80090e2:	1812      	adds	r2, r2, r0
 80090e4:	eb41 0303 	adc.w	r3, r1, r3
 80090e8:	f04f 0400 	mov.w	r4, #0
 80090ec:	f04f 0500 	mov.w	r5, #0
 80090f0:	00dd      	lsls	r5, r3, #3
 80090f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80090f6:	00d4      	lsls	r4, r2, #3
 80090f8:	4622      	mov	r2, r4
 80090fa:	462b      	mov	r3, r5
 80090fc:	1814      	adds	r4, r2, r0
 80090fe:	64bc      	str	r4, [r7, #72]	; 0x48
 8009100:	414b      	adcs	r3, r1
 8009102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	4618      	mov	r0, r3
 800910a:	f04f 0100 	mov.w	r1, #0
 800910e:	f04f 0200 	mov.w	r2, #0
 8009112:	f04f 0300 	mov.w	r3, #0
 8009116:	008b      	lsls	r3, r1, #2
 8009118:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800911c:	0082      	lsls	r2, r0, #2
 800911e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009122:	f7f7 f8ad 	bl	8000280 <__aeabi_uldivmod>
 8009126:	4602      	mov	r2, r0
 8009128:	460b      	mov	r3, r1
 800912a:	4b2f      	ldr	r3, [pc, #188]	; (80091e8 <UART_SetConfig+0x38c>)
 800912c:	fba3 1302 	umull	r1, r3, r3, r2
 8009130:	095b      	lsrs	r3, r3, #5
 8009132:	2164      	movs	r1, #100	; 0x64
 8009134:	fb01 f303 	mul.w	r3, r1, r3
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	011b      	lsls	r3, r3, #4
 800913c:	3332      	adds	r3, #50	; 0x32
 800913e:	4a2a      	ldr	r2, [pc, #168]	; (80091e8 <UART_SetConfig+0x38c>)
 8009140:	fba2 2303 	umull	r2, r3, r2, r3
 8009144:	095b      	lsrs	r3, r3, #5
 8009146:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800914a:	441e      	add	r6, r3
 800914c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800914e:	4618      	mov	r0, r3
 8009150:	f04f 0100 	mov.w	r1, #0
 8009154:	4602      	mov	r2, r0
 8009156:	460b      	mov	r3, r1
 8009158:	1894      	adds	r4, r2, r2
 800915a:	603c      	str	r4, [r7, #0]
 800915c:	415b      	adcs	r3, r3
 800915e:	607b      	str	r3, [r7, #4]
 8009160:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009164:	1812      	adds	r2, r2, r0
 8009166:	eb41 0303 	adc.w	r3, r1, r3
 800916a:	f04f 0400 	mov.w	r4, #0
 800916e:	f04f 0500 	mov.w	r5, #0
 8009172:	00dd      	lsls	r5, r3, #3
 8009174:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009178:	00d4      	lsls	r4, r2, #3
 800917a:	4622      	mov	r2, r4
 800917c:	462b      	mov	r3, r5
 800917e:	eb12 0a00 	adds.w	sl, r2, r0
 8009182:	eb43 0b01 	adc.w	fp, r3, r1
 8009186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	4618      	mov	r0, r3
 800918c:	f04f 0100 	mov.w	r1, #0
 8009190:	f04f 0200 	mov.w	r2, #0
 8009194:	f04f 0300 	mov.w	r3, #0
 8009198:	008b      	lsls	r3, r1, #2
 800919a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800919e:	0082      	lsls	r2, r0, #2
 80091a0:	4650      	mov	r0, sl
 80091a2:	4659      	mov	r1, fp
 80091a4:	f7f7 f86c 	bl	8000280 <__aeabi_uldivmod>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4b0e      	ldr	r3, [pc, #56]	; (80091e8 <UART_SetConfig+0x38c>)
 80091ae:	fba3 1302 	umull	r1, r3, r3, r2
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	2164      	movs	r1, #100	; 0x64
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	011b      	lsls	r3, r3, #4
 80091be:	3332      	adds	r3, #50	; 0x32
 80091c0:	4a09      	ldr	r2, [pc, #36]	; (80091e8 <UART_SetConfig+0x38c>)
 80091c2:	fba2 2303 	umull	r2, r3, r2, r3
 80091c6:	095b      	lsrs	r3, r3, #5
 80091c8:	f003 020f 	and.w	r2, r3, #15
 80091cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4432      	add	r2, r6
 80091d2:	609a      	str	r2, [r3, #8]
}
 80091d4:	bf00      	nop
 80091d6:	377c      	adds	r7, #124	; 0x7c
 80091d8:	46bd      	mov	sp, r7
 80091da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091de:	bf00      	nop
 80091e0:	40011000 	.word	0x40011000
 80091e4:	40011400 	.word	0x40011400
 80091e8:	51eb851f 	.word	0x51eb851f

080091ec <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80091ec:	b480      	push	{r7}
 80091ee:	b085      	sub	sp, #20
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80091f6:	2300      	movs	r3, #0
 80091f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009204:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8009206:	68fa      	ldr	r2, [r7, #12]
 8009208:	4b20      	ldr	r3, [pc, #128]	; (800928c <FSMC_NORSRAM_Init+0xa0>)
 800920a:	4013      	ands	r3, r2
 800920c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009216:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800921c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8009222:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8009228:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800922e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8009234:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800923a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8009240:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8009246:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800924c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8009252:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8009258:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	4313      	orrs	r3, r2
 800925e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	2b08      	cmp	r3, #8
 8009266:	d103      	bne.n	8009270 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800926e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68f9      	ldr	r1, [r7, #12]
 8009278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800927c:	2300      	movs	r3, #0
}
 800927e:	4618      	mov	r0, r3
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	fff00080 	.word	0xfff00080

08009290 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009290:	b480      	push	{r7}
 8009292:	b087      	sub	sp, #28
 8009294:	af00      	add	r7, sp, #0
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800929c:	2300      	movs	r3, #0
 800929e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	1c5a      	adds	r2, r3, #1
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092aa:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80092b2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80092be:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80092c6:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80092ce:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80092d8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	3b02      	subs	r3, #2
 80092e0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80092e2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80092e8:	4313      	orrs	r3, r2
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	1c5a      	adds	r2, r3, #1
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6979      	ldr	r1, [r7, #20]
 80092f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	371c      	adds	r7, #28
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
	...

0800930c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800930c:	b480      	push	{r7}
 800930e:	b087      	sub	sp, #28
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
 8009318:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800931a:	2300      	movs	r3, #0
 800931c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009324:	d122      	bne.n	800936c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800932e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8009330:	697a      	ldr	r2, [r7, #20]
 8009332:	4b15      	ldr	r3, [pc, #84]	; (8009388 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8009334:	4013      	ands	r3, r2
 8009336:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009342:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800934a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8009352:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009358:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800935a:	697a      	ldr	r2, [r7, #20]
 800935c:	4313      	orrs	r3, r2
 800935e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	6979      	ldr	r1, [r7, #20]
 8009366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800936a:	e005      	b.n	8009378 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	371c      	adds	r7, #28
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	cff00000 	.word	0xcff00000

0800938c <__errno>:
 800938c:	4b01      	ldr	r3, [pc, #4]	; (8009394 <__errno+0x8>)
 800938e:	6818      	ldr	r0, [r3, #0]
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	200000c8 	.word	0x200000c8

08009398 <__libc_init_array>:
 8009398:	b570      	push	{r4, r5, r6, lr}
 800939a:	4d0d      	ldr	r5, [pc, #52]	; (80093d0 <__libc_init_array+0x38>)
 800939c:	4c0d      	ldr	r4, [pc, #52]	; (80093d4 <__libc_init_array+0x3c>)
 800939e:	1b64      	subs	r4, r4, r5
 80093a0:	10a4      	asrs	r4, r4, #2
 80093a2:	2600      	movs	r6, #0
 80093a4:	42a6      	cmp	r6, r4
 80093a6:	d109      	bne.n	80093bc <__libc_init_array+0x24>
 80093a8:	4d0b      	ldr	r5, [pc, #44]	; (80093d8 <__libc_init_array+0x40>)
 80093aa:	4c0c      	ldr	r4, [pc, #48]	; (80093dc <__libc_init_array+0x44>)
 80093ac:	f001 fa18 	bl	800a7e0 <_init>
 80093b0:	1b64      	subs	r4, r4, r5
 80093b2:	10a4      	asrs	r4, r4, #2
 80093b4:	2600      	movs	r6, #0
 80093b6:	42a6      	cmp	r6, r4
 80093b8:	d105      	bne.n	80093c6 <__libc_init_array+0x2e>
 80093ba:	bd70      	pop	{r4, r5, r6, pc}
 80093bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80093c0:	4798      	blx	r3
 80093c2:	3601      	adds	r6, #1
 80093c4:	e7ee      	b.n	80093a4 <__libc_init_array+0xc>
 80093c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093ca:	4798      	blx	r3
 80093cc:	3601      	adds	r6, #1
 80093ce:	e7f2      	b.n	80093b6 <__libc_init_array+0x1e>
 80093d0:	080119dc 	.word	0x080119dc
 80093d4:	080119dc 	.word	0x080119dc
 80093d8:	080119dc 	.word	0x080119dc
 80093dc:	080119e0 	.word	0x080119e0

080093e0 <memset>:
 80093e0:	4402      	add	r2, r0
 80093e2:	4603      	mov	r3, r0
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d100      	bne.n	80093ea <memset+0xa>
 80093e8:	4770      	bx	lr
 80093ea:	f803 1b01 	strb.w	r1, [r3], #1
 80093ee:	e7f9      	b.n	80093e4 <memset+0x4>

080093f0 <rand>:
 80093f0:	4b17      	ldr	r3, [pc, #92]	; (8009450 <rand+0x60>)
 80093f2:	b510      	push	{r4, lr}
 80093f4:	681c      	ldr	r4, [r3, #0]
 80093f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80093f8:	b9b3      	cbnz	r3, 8009428 <rand+0x38>
 80093fa:	2018      	movs	r0, #24
 80093fc:	f000 f8ac 	bl	8009558 <malloc>
 8009400:	63a0      	str	r0, [r4, #56]	; 0x38
 8009402:	b928      	cbnz	r0, 8009410 <rand+0x20>
 8009404:	4602      	mov	r2, r0
 8009406:	4b13      	ldr	r3, [pc, #76]	; (8009454 <rand+0x64>)
 8009408:	4813      	ldr	r0, [pc, #76]	; (8009458 <rand+0x68>)
 800940a:	214e      	movs	r1, #78	; 0x4e
 800940c:	f000 f874 	bl	80094f8 <__assert_func>
 8009410:	4a12      	ldr	r2, [pc, #72]	; (800945c <rand+0x6c>)
 8009412:	4b13      	ldr	r3, [pc, #76]	; (8009460 <rand+0x70>)
 8009414:	e9c0 2300 	strd	r2, r3, [r0]
 8009418:	4b12      	ldr	r3, [pc, #72]	; (8009464 <rand+0x74>)
 800941a:	6083      	str	r3, [r0, #8]
 800941c:	230b      	movs	r3, #11
 800941e:	8183      	strh	r3, [r0, #12]
 8009420:	2201      	movs	r2, #1
 8009422:	2300      	movs	r3, #0
 8009424:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8009428:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800942a:	480f      	ldr	r0, [pc, #60]	; (8009468 <rand+0x78>)
 800942c:	690a      	ldr	r2, [r1, #16]
 800942e:	694b      	ldr	r3, [r1, #20]
 8009430:	4c0e      	ldr	r4, [pc, #56]	; (800946c <rand+0x7c>)
 8009432:	4350      	muls	r0, r2
 8009434:	fb04 0003 	mla	r0, r4, r3, r0
 8009438:	fba2 3404 	umull	r3, r4, r2, r4
 800943c:	1c5a      	adds	r2, r3, #1
 800943e:	4404      	add	r4, r0
 8009440:	f144 0000 	adc.w	r0, r4, #0
 8009444:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8009448:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800944c:	bd10      	pop	{r4, pc}
 800944e:	bf00      	nop
 8009450:	200000c8 	.word	0x200000c8
 8009454:	0801188c 	.word	0x0801188c
 8009458:	080118a3 	.word	0x080118a3
 800945c:	abcd330e 	.word	0xabcd330e
 8009460:	e66d1234 	.word	0xe66d1234
 8009464:	0005deec 	.word	0x0005deec
 8009468:	5851f42d 	.word	0x5851f42d
 800946c:	4c957f2d 	.word	0x4c957f2d

08009470 <sniprintf>:
 8009470:	b40c      	push	{r2, r3}
 8009472:	b530      	push	{r4, r5, lr}
 8009474:	4b17      	ldr	r3, [pc, #92]	; (80094d4 <sniprintf+0x64>)
 8009476:	1e0c      	subs	r4, r1, #0
 8009478:	681d      	ldr	r5, [r3, #0]
 800947a:	b09d      	sub	sp, #116	; 0x74
 800947c:	da08      	bge.n	8009490 <sniprintf+0x20>
 800947e:	238b      	movs	r3, #139	; 0x8b
 8009480:	602b      	str	r3, [r5, #0]
 8009482:	f04f 30ff 	mov.w	r0, #4294967295
 8009486:	b01d      	add	sp, #116	; 0x74
 8009488:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800948c:	b002      	add	sp, #8
 800948e:	4770      	bx	lr
 8009490:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009494:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009498:	bf14      	ite	ne
 800949a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800949e:	4623      	moveq	r3, r4
 80094a0:	9304      	str	r3, [sp, #16]
 80094a2:	9307      	str	r3, [sp, #28]
 80094a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80094a8:	9002      	str	r0, [sp, #8]
 80094aa:	9006      	str	r0, [sp, #24]
 80094ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 80094b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80094b2:	ab21      	add	r3, sp, #132	; 0x84
 80094b4:	a902      	add	r1, sp, #8
 80094b6:	4628      	mov	r0, r5
 80094b8:	9301      	str	r3, [sp, #4]
 80094ba:	f000 f95b 	bl	8009774 <_svfiprintf_r>
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	bfbc      	itt	lt
 80094c2:	238b      	movlt	r3, #139	; 0x8b
 80094c4:	602b      	strlt	r3, [r5, #0]
 80094c6:	2c00      	cmp	r4, #0
 80094c8:	d0dd      	beq.n	8009486 <sniprintf+0x16>
 80094ca:	9b02      	ldr	r3, [sp, #8]
 80094cc:	2200      	movs	r2, #0
 80094ce:	701a      	strb	r2, [r3, #0]
 80094d0:	e7d9      	b.n	8009486 <sniprintf+0x16>
 80094d2:	bf00      	nop
 80094d4:	200000c8 	.word	0x200000c8

080094d8 <strcat>:
 80094d8:	b510      	push	{r4, lr}
 80094da:	4602      	mov	r2, r0
 80094dc:	7814      	ldrb	r4, [r2, #0]
 80094de:	4613      	mov	r3, r2
 80094e0:	3201      	adds	r2, #1
 80094e2:	2c00      	cmp	r4, #0
 80094e4:	d1fa      	bne.n	80094dc <strcat+0x4>
 80094e6:	3b01      	subs	r3, #1
 80094e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094f0:	2a00      	cmp	r2, #0
 80094f2:	d1f9      	bne.n	80094e8 <strcat+0x10>
 80094f4:	bd10      	pop	{r4, pc}
	...

080094f8 <__assert_func>:
 80094f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094fa:	4614      	mov	r4, r2
 80094fc:	461a      	mov	r2, r3
 80094fe:	4b09      	ldr	r3, [pc, #36]	; (8009524 <__assert_func+0x2c>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4605      	mov	r5, r0
 8009504:	68d8      	ldr	r0, [r3, #12]
 8009506:	b14c      	cbz	r4, 800951c <__assert_func+0x24>
 8009508:	4b07      	ldr	r3, [pc, #28]	; (8009528 <__assert_func+0x30>)
 800950a:	9100      	str	r1, [sp, #0]
 800950c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009510:	4906      	ldr	r1, [pc, #24]	; (800952c <__assert_func+0x34>)
 8009512:	462b      	mov	r3, r5
 8009514:	f000 f80e 	bl	8009534 <fiprintf>
 8009518:	f000 fdea 	bl	800a0f0 <abort>
 800951c:	4b04      	ldr	r3, [pc, #16]	; (8009530 <__assert_func+0x38>)
 800951e:	461c      	mov	r4, r3
 8009520:	e7f3      	b.n	800950a <__assert_func+0x12>
 8009522:	bf00      	nop
 8009524:	200000c8 	.word	0x200000c8
 8009528:	08011902 	.word	0x08011902
 800952c:	0801190f 	.word	0x0801190f
 8009530:	0801193d 	.word	0x0801193d

08009534 <fiprintf>:
 8009534:	b40e      	push	{r1, r2, r3}
 8009536:	b503      	push	{r0, r1, lr}
 8009538:	4601      	mov	r1, r0
 800953a:	ab03      	add	r3, sp, #12
 800953c:	4805      	ldr	r0, [pc, #20]	; (8009554 <fiprintf+0x20>)
 800953e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009542:	6800      	ldr	r0, [r0, #0]
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	f000 fa3f 	bl	80099c8 <_vfiprintf_r>
 800954a:	b002      	add	sp, #8
 800954c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009550:	b003      	add	sp, #12
 8009552:	4770      	bx	lr
 8009554:	200000c8 	.word	0x200000c8

08009558 <malloc>:
 8009558:	4b02      	ldr	r3, [pc, #8]	; (8009564 <malloc+0xc>)
 800955a:	4601      	mov	r1, r0
 800955c:	6818      	ldr	r0, [r3, #0]
 800955e:	f000 b853 	b.w	8009608 <_malloc_r>
 8009562:	bf00      	nop
 8009564:	200000c8 	.word	0x200000c8

08009568 <_free_r>:
 8009568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800956a:	2900      	cmp	r1, #0
 800956c:	d048      	beq.n	8009600 <_free_r+0x98>
 800956e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009572:	9001      	str	r0, [sp, #4]
 8009574:	2b00      	cmp	r3, #0
 8009576:	f1a1 0404 	sub.w	r4, r1, #4
 800957a:	bfb8      	it	lt
 800957c:	18e4      	addlt	r4, r4, r3
 800957e:	f001 f805 	bl	800a58c <__malloc_lock>
 8009582:	4a20      	ldr	r2, [pc, #128]	; (8009604 <_free_r+0x9c>)
 8009584:	9801      	ldr	r0, [sp, #4]
 8009586:	6813      	ldr	r3, [r2, #0]
 8009588:	4615      	mov	r5, r2
 800958a:	b933      	cbnz	r3, 800959a <_free_r+0x32>
 800958c:	6063      	str	r3, [r4, #4]
 800958e:	6014      	str	r4, [r2, #0]
 8009590:	b003      	add	sp, #12
 8009592:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009596:	f000 bfff 	b.w	800a598 <__malloc_unlock>
 800959a:	42a3      	cmp	r3, r4
 800959c:	d90b      	bls.n	80095b6 <_free_r+0x4e>
 800959e:	6821      	ldr	r1, [r4, #0]
 80095a0:	1862      	adds	r2, r4, r1
 80095a2:	4293      	cmp	r3, r2
 80095a4:	bf04      	itt	eq
 80095a6:	681a      	ldreq	r2, [r3, #0]
 80095a8:	685b      	ldreq	r3, [r3, #4]
 80095aa:	6063      	str	r3, [r4, #4]
 80095ac:	bf04      	itt	eq
 80095ae:	1852      	addeq	r2, r2, r1
 80095b0:	6022      	streq	r2, [r4, #0]
 80095b2:	602c      	str	r4, [r5, #0]
 80095b4:	e7ec      	b.n	8009590 <_free_r+0x28>
 80095b6:	461a      	mov	r2, r3
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	b10b      	cbz	r3, 80095c0 <_free_r+0x58>
 80095bc:	42a3      	cmp	r3, r4
 80095be:	d9fa      	bls.n	80095b6 <_free_r+0x4e>
 80095c0:	6811      	ldr	r1, [r2, #0]
 80095c2:	1855      	adds	r5, r2, r1
 80095c4:	42a5      	cmp	r5, r4
 80095c6:	d10b      	bne.n	80095e0 <_free_r+0x78>
 80095c8:	6824      	ldr	r4, [r4, #0]
 80095ca:	4421      	add	r1, r4
 80095cc:	1854      	adds	r4, r2, r1
 80095ce:	42a3      	cmp	r3, r4
 80095d0:	6011      	str	r1, [r2, #0]
 80095d2:	d1dd      	bne.n	8009590 <_free_r+0x28>
 80095d4:	681c      	ldr	r4, [r3, #0]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	6053      	str	r3, [r2, #4]
 80095da:	4421      	add	r1, r4
 80095dc:	6011      	str	r1, [r2, #0]
 80095de:	e7d7      	b.n	8009590 <_free_r+0x28>
 80095e0:	d902      	bls.n	80095e8 <_free_r+0x80>
 80095e2:	230c      	movs	r3, #12
 80095e4:	6003      	str	r3, [r0, #0]
 80095e6:	e7d3      	b.n	8009590 <_free_r+0x28>
 80095e8:	6825      	ldr	r5, [r4, #0]
 80095ea:	1961      	adds	r1, r4, r5
 80095ec:	428b      	cmp	r3, r1
 80095ee:	bf04      	itt	eq
 80095f0:	6819      	ldreq	r1, [r3, #0]
 80095f2:	685b      	ldreq	r3, [r3, #4]
 80095f4:	6063      	str	r3, [r4, #4]
 80095f6:	bf04      	itt	eq
 80095f8:	1949      	addeq	r1, r1, r5
 80095fa:	6021      	streq	r1, [r4, #0]
 80095fc:	6054      	str	r4, [r2, #4]
 80095fe:	e7c7      	b.n	8009590 <_free_r+0x28>
 8009600:	b003      	add	sp, #12
 8009602:	bd30      	pop	{r4, r5, pc}
 8009604:	20000178 	.word	0x20000178

08009608 <_malloc_r>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	1ccd      	adds	r5, r1, #3
 800960c:	f025 0503 	bic.w	r5, r5, #3
 8009610:	3508      	adds	r5, #8
 8009612:	2d0c      	cmp	r5, #12
 8009614:	bf38      	it	cc
 8009616:	250c      	movcc	r5, #12
 8009618:	2d00      	cmp	r5, #0
 800961a:	4606      	mov	r6, r0
 800961c:	db01      	blt.n	8009622 <_malloc_r+0x1a>
 800961e:	42a9      	cmp	r1, r5
 8009620:	d903      	bls.n	800962a <_malloc_r+0x22>
 8009622:	230c      	movs	r3, #12
 8009624:	6033      	str	r3, [r6, #0]
 8009626:	2000      	movs	r0, #0
 8009628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800962a:	f000 ffaf 	bl	800a58c <__malloc_lock>
 800962e:	4921      	ldr	r1, [pc, #132]	; (80096b4 <_malloc_r+0xac>)
 8009630:	680a      	ldr	r2, [r1, #0]
 8009632:	4614      	mov	r4, r2
 8009634:	b99c      	cbnz	r4, 800965e <_malloc_r+0x56>
 8009636:	4f20      	ldr	r7, [pc, #128]	; (80096b8 <_malloc_r+0xb0>)
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	b923      	cbnz	r3, 8009646 <_malloc_r+0x3e>
 800963c:	4621      	mov	r1, r4
 800963e:	4630      	mov	r0, r6
 8009640:	f000 fc86 	bl	8009f50 <_sbrk_r>
 8009644:	6038      	str	r0, [r7, #0]
 8009646:	4629      	mov	r1, r5
 8009648:	4630      	mov	r0, r6
 800964a:	f000 fc81 	bl	8009f50 <_sbrk_r>
 800964e:	1c43      	adds	r3, r0, #1
 8009650:	d123      	bne.n	800969a <_malloc_r+0x92>
 8009652:	230c      	movs	r3, #12
 8009654:	6033      	str	r3, [r6, #0]
 8009656:	4630      	mov	r0, r6
 8009658:	f000 ff9e 	bl	800a598 <__malloc_unlock>
 800965c:	e7e3      	b.n	8009626 <_malloc_r+0x1e>
 800965e:	6823      	ldr	r3, [r4, #0]
 8009660:	1b5b      	subs	r3, r3, r5
 8009662:	d417      	bmi.n	8009694 <_malloc_r+0x8c>
 8009664:	2b0b      	cmp	r3, #11
 8009666:	d903      	bls.n	8009670 <_malloc_r+0x68>
 8009668:	6023      	str	r3, [r4, #0]
 800966a:	441c      	add	r4, r3
 800966c:	6025      	str	r5, [r4, #0]
 800966e:	e004      	b.n	800967a <_malloc_r+0x72>
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	42a2      	cmp	r2, r4
 8009674:	bf0c      	ite	eq
 8009676:	600b      	streq	r3, [r1, #0]
 8009678:	6053      	strne	r3, [r2, #4]
 800967a:	4630      	mov	r0, r6
 800967c:	f000 ff8c 	bl	800a598 <__malloc_unlock>
 8009680:	f104 000b 	add.w	r0, r4, #11
 8009684:	1d23      	adds	r3, r4, #4
 8009686:	f020 0007 	bic.w	r0, r0, #7
 800968a:	1ac2      	subs	r2, r0, r3
 800968c:	d0cc      	beq.n	8009628 <_malloc_r+0x20>
 800968e:	1a1b      	subs	r3, r3, r0
 8009690:	50a3      	str	r3, [r4, r2]
 8009692:	e7c9      	b.n	8009628 <_malloc_r+0x20>
 8009694:	4622      	mov	r2, r4
 8009696:	6864      	ldr	r4, [r4, #4]
 8009698:	e7cc      	b.n	8009634 <_malloc_r+0x2c>
 800969a:	1cc4      	adds	r4, r0, #3
 800969c:	f024 0403 	bic.w	r4, r4, #3
 80096a0:	42a0      	cmp	r0, r4
 80096a2:	d0e3      	beq.n	800966c <_malloc_r+0x64>
 80096a4:	1a21      	subs	r1, r4, r0
 80096a6:	4630      	mov	r0, r6
 80096a8:	f000 fc52 	bl	8009f50 <_sbrk_r>
 80096ac:	3001      	adds	r0, #1
 80096ae:	d1dd      	bne.n	800966c <_malloc_r+0x64>
 80096b0:	e7cf      	b.n	8009652 <_malloc_r+0x4a>
 80096b2:	bf00      	nop
 80096b4:	20000178 	.word	0x20000178
 80096b8:	2000017c 	.word	0x2000017c

080096bc <__ssputs_r>:
 80096bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c0:	688e      	ldr	r6, [r1, #8]
 80096c2:	429e      	cmp	r6, r3
 80096c4:	4682      	mov	sl, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	4690      	mov	r8, r2
 80096ca:	461f      	mov	r7, r3
 80096cc:	d838      	bhi.n	8009740 <__ssputs_r+0x84>
 80096ce:	898a      	ldrh	r2, [r1, #12]
 80096d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096d4:	d032      	beq.n	800973c <__ssputs_r+0x80>
 80096d6:	6825      	ldr	r5, [r4, #0]
 80096d8:	6909      	ldr	r1, [r1, #16]
 80096da:	eba5 0901 	sub.w	r9, r5, r1
 80096de:	6965      	ldr	r5, [r4, #20]
 80096e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096e8:	3301      	adds	r3, #1
 80096ea:	444b      	add	r3, r9
 80096ec:	106d      	asrs	r5, r5, #1
 80096ee:	429d      	cmp	r5, r3
 80096f0:	bf38      	it	cc
 80096f2:	461d      	movcc	r5, r3
 80096f4:	0553      	lsls	r3, r2, #21
 80096f6:	d531      	bpl.n	800975c <__ssputs_r+0xa0>
 80096f8:	4629      	mov	r1, r5
 80096fa:	f7ff ff85 	bl	8009608 <_malloc_r>
 80096fe:	4606      	mov	r6, r0
 8009700:	b950      	cbnz	r0, 8009718 <__ssputs_r+0x5c>
 8009702:	230c      	movs	r3, #12
 8009704:	f8ca 3000 	str.w	r3, [sl]
 8009708:	89a3      	ldrh	r3, [r4, #12]
 800970a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800970e:	81a3      	strh	r3, [r4, #12]
 8009710:	f04f 30ff 	mov.w	r0, #4294967295
 8009714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009718:	6921      	ldr	r1, [r4, #16]
 800971a:	464a      	mov	r2, r9
 800971c:	f000 ff0e 	bl	800a53c <memcpy>
 8009720:	89a3      	ldrh	r3, [r4, #12]
 8009722:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800972a:	81a3      	strh	r3, [r4, #12]
 800972c:	6126      	str	r6, [r4, #16]
 800972e:	6165      	str	r5, [r4, #20]
 8009730:	444e      	add	r6, r9
 8009732:	eba5 0509 	sub.w	r5, r5, r9
 8009736:	6026      	str	r6, [r4, #0]
 8009738:	60a5      	str	r5, [r4, #8]
 800973a:	463e      	mov	r6, r7
 800973c:	42be      	cmp	r6, r7
 800973e:	d900      	bls.n	8009742 <__ssputs_r+0x86>
 8009740:	463e      	mov	r6, r7
 8009742:	4632      	mov	r2, r6
 8009744:	6820      	ldr	r0, [r4, #0]
 8009746:	4641      	mov	r1, r8
 8009748:	f000 ff06 	bl	800a558 <memmove>
 800974c:	68a3      	ldr	r3, [r4, #8]
 800974e:	6822      	ldr	r2, [r4, #0]
 8009750:	1b9b      	subs	r3, r3, r6
 8009752:	4432      	add	r2, r6
 8009754:	60a3      	str	r3, [r4, #8]
 8009756:	6022      	str	r2, [r4, #0]
 8009758:	2000      	movs	r0, #0
 800975a:	e7db      	b.n	8009714 <__ssputs_r+0x58>
 800975c:	462a      	mov	r2, r5
 800975e:	f000 ff21 	bl	800a5a4 <_realloc_r>
 8009762:	4606      	mov	r6, r0
 8009764:	2800      	cmp	r0, #0
 8009766:	d1e1      	bne.n	800972c <__ssputs_r+0x70>
 8009768:	6921      	ldr	r1, [r4, #16]
 800976a:	4650      	mov	r0, sl
 800976c:	f7ff fefc 	bl	8009568 <_free_r>
 8009770:	e7c7      	b.n	8009702 <__ssputs_r+0x46>
	...

08009774 <_svfiprintf_r>:
 8009774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009778:	4698      	mov	r8, r3
 800977a:	898b      	ldrh	r3, [r1, #12]
 800977c:	061b      	lsls	r3, r3, #24
 800977e:	b09d      	sub	sp, #116	; 0x74
 8009780:	4607      	mov	r7, r0
 8009782:	460d      	mov	r5, r1
 8009784:	4614      	mov	r4, r2
 8009786:	d50e      	bpl.n	80097a6 <_svfiprintf_r+0x32>
 8009788:	690b      	ldr	r3, [r1, #16]
 800978a:	b963      	cbnz	r3, 80097a6 <_svfiprintf_r+0x32>
 800978c:	2140      	movs	r1, #64	; 0x40
 800978e:	f7ff ff3b 	bl	8009608 <_malloc_r>
 8009792:	6028      	str	r0, [r5, #0]
 8009794:	6128      	str	r0, [r5, #16]
 8009796:	b920      	cbnz	r0, 80097a2 <_svfiprintf_r+0x2e>
 8009798:	230c      	movs	r3, #12
 800979a:	603b      	str	r3, [r7, #0]
 800979c:	f04f 30ff 	mov.w	r0, #4294967295
 80097a0:	e0d1      	b.n	8009946 <_svfiprintf_r+0x1d2>
 80097a2:	2340      	movs	r3, #64	; 0x40
 80097a4:	616b      	str	r3, [r5, #20]
 80097a6:	2300      	movs	r3, #0
 80097a8:	9309      	str	r3, [sp, #36]	; 0x24
 80097aa:	2320      	movs	r3, #32
 80097ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80097b4:	2330      	movs	r3, #48	; 0x30
 80097b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009960 <_svfiprintf_r+0x1ec>
 80097ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097be:	f04f 0901 	mov.w	r9, #1
 80097c2:	4623      	mov	r3, r4
 80097c4:	469a      	mov	sl, r3
 80097c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097ca:	b10a      	cbz	r2, 80097d0 <_svfiprintf_r+0x5c>
 80097cc:	2a25      	cmp	r2, #37	; 0x25
 80097ce:	d1f9      	bne.n	80097c4 <_svfiprintf_r+0x50>
 80097d0:	ebba 0b04 	subs.w	fp, sl, r4
 80097d4:	d00b      	beq.n	80097ee <_svfiprintf_r+0x7a>
 80097d6:	465b      	mov	r3, fp
 80097d8:	4622      	mov	r2, r4
 80097da:	4629      	mov	r1, r5
 80097dc:	4638      	mov	r0, r7
 80097de:	f7ff ff6d 	bl	80096bc <__ssputs_r>
 80097e2:	3001      	adds	r0, #1
 80097e4:	f000 80aa 	beq.w	800993c <_svfiprintf_r+0x1c8>
 80097e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097ea:	445a      	add	r2, fp
 80097ec:	9209      	str	r2, [sp, #36]	; 0x24
 80097ee:	f89a 3000 	ldrb.w	r3, [sl]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 80a2 	beq.w	800993c <_svfiprintf_r+0x1c8>
 80097f8:	2300      	movs	r3, #0
 80097fa:	f04f 32ff 	mov.w	r2, #4294967295
 80097fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009802:	f10a 0a01 	add.w	sl, sl, #1
 8009806:	9304      	str	r3, [sp, #16]
 8009808:	9307      	str	r3, [sp, #28]
 800980a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800980e:	931a      	str	r3, [sp, #104]	; 0x68
 8009810:	4654      	mov	r4, sl
 8009812:	2205      	movs	r2, #5
 8009814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009818:	4851      	ldr	r0, [pc, #324]	; (8009960 <_svfiprintf_r+0x1ec>)
 800981a:	f7f6 fce1 	bl	80001e0 <memchr>
 800981e:	9a04      	ldr	r2, [sp, #16]
 8009820:	b9d8      	cbnz	r0, 800985a <_svfiprintf_r+0xe6>
 8009822:	06d0      	lsls	r0, r2, #27
 8009824:	bf44      	itt	mi
 8009826:	2320      	movmi	r3, #32
 8009828:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800982c:	0711      	lsls	r1, r2, #28
 800982e:	bf44      	itt	mi
 8009830:	232b      	movmi	r3, #43	; 0x2b
 8009832:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009836:	f89a 3000 	ldrb.w	r3, [sl]
 800983a:	2b2a      	cmp	r3, #42	; 0x2a
 800983c:	d015      	beq.n	800986a <_svfiprintf_r+0xf6>
 800983e:	9a07      	ldr	r2, [sp, #28]
 8009840:	4654      	mov	r4, sl
 8009842:	2000      	movs	r0, #0
 8009844:	f04f 0c0a 	mov.w	ip, #10
 8009848:	4621      	mov	r1, r4
 800984a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984e:	3b30      	subs	r3, #48	; 0x30
 8009850:	2b09      	cmp	r3, #9
 8009852:	d94e      	bls.n	80098f2 <_svfiprintf_r+0x17e>
 8009854:	b1b0      	cbz	r0, 8009884 <_svfiprintf_r+0x110>
 8009856:	9207      	str	r2, [sp, #28]
 8009858:	e014      	b.n	8009884 <_svfiprintf_r+0x110>
 800985a:	eba0 0308 	sub.w	r3, r0, r8
 800985e:	fa09 f303 	lsl.w	r3, r9, r3
 8009862:	4313      	orrs	r3, r2
 8009864:	9304      	str	r3, [sp, #16]
 8009866:	46a2      	mov	sl, r4
 8009868:	e7d2      	b.n	8009810 <_svfiprintf_r+0x9c>
 800986a:	9b03      	ldr	r3, [sp, #12]
 800986c:	1d19      	adds	r1, r3, #4
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	9103      	str	r1, [sp, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	bfbb      	ittet	lt
 8009876:	425b      	neglt	r3, r3
 8009878:	f042 0202 	orrlt.w	r2, r2, #2
 800987c:	9307      	strge	r3, [sp, #28]
 800987e:	9307      	strlt	r3, [sp, #28]
 8009880:	bfb8      	it	lt
 8009882:	9204      	strlt	r2, [sp, #16]
 8009884:	7823      	ldrb	r3, [r4, #0]
 8009886:	2b2e      	cmp	r3, #46	; 0x2e
 8009888:	d10c      	bne.n	80098a4 <_svfiprintf_r+0x130>
 800988a:	7863      	ldrb	r3, [r4, #1]
 800988c:	2b2a      	cmp	r3, #42	; 0x2a
 800988e:	d135      	bne.n	80098fc <_svfiprintf_r+0x188>
 8009890:	9b03      	ldr	r3, [sp, #12]
 8009892:	1d1a      	adds	r2, r3, #4
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	9203      	str	r2, [sp, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfb8      	it	lt
 800989c:	f04f 33ff 	movlt.w	r3, #4294967295
 80098a0:	3402      	adds	r4, #2
 80098a2:	9305      	str	r3, [sp, #20]
 80098a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009970 <_svfiprintf_r+0x1fc>
 80098a8:	7821      	ldrb	r1, [r4, #0]
 80098aa:	2203      	movs	r2, #3
 80098ac:	4650      	mov	r0, sl
 80098ae:	f7f6 fc97 	bl	80001e0 <memchr>
 80098b2:	b140      	cbz	r0, 80098c6 <_svfiprintf_r+0x152>
 80098b4:	2340      	movs	r3, #64	; 0x40
 80098b6:	eba0 000a 	sub.w	r0, r0, sl
 80098ba:	fa03 f000 	lsl.w	r0, r3, r0
 80098be:	9b04      	ldr	r3, [sp, #16]
 80098c0:	4303      	orrs	r3, r0
 80098c2:	3401      	adds	r4, #1
 80098c4:	9304      	str	r3, [sp, #16]
 80098c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ca:	4826      	ldr	r0, [pc, #152]	; (8009964 <_svfiprintf_r+0x1f0>)
 80098cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098d0:	2206      	movs	r2, #6
 80098d2:	f7f6 fc85 	bl	80001e0 <memchr>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d038      	beq.n	800994c <_svfiprintf_r+0x1d8>
 80098da:	4b23      	ldr	r3, [pc, #140]	; (8009968 <_svfiprintf_r+0x1f4>)
 80098dc:	bb1b      	cbnz	r3, 8009926 <_svfiprintf_r+0x1b2>
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	3307      	adds	r3, #7
 80098e2:	f023 0307 	bic.w	r3, r3, #7
 80098e6:	3308      	adds	r3, #8
 80098e8:	9303      	str	r3, [sp, #12]
 80098ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ec:	4433      	add	r3, r6
 80098ee:	9309      	str	r3, [sp, #36]	; 0x24
 80098f0:	e767      	b.n	80097c2 <_svfiprintf_r+0x4e>
 80098f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80098f6:	460c      	mov	r4, r1
 80098f8:	2001      	movs	r0, #1
 80098fa:	e7a5      	b.n	8009848 <_svfiprintf_r+0xd4>
 80098fc:	2300      	movs	r3, #0
 80098fe:	3401      	adds	r4, #1
 8009900:	9305      	str	r3, [sp, #20]
 8009902:	4619      	mov	r1, r3
 8009904:	f04f 0c0a 	mov.w	ip, #10
 8009908:	4620      	mov	r0, r4
 800990a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800990e:	3a30      	subs	r2, #48	; 0x30
 8009910:	2a09      	cmp	r2, #9
 8009912:	d903      	bls.n	800991c <_svfiprintf_r+0x1a8>
 8009914:	2b00      	cmp	r3, #0
 8009916:	d0c5      	beq.n	80098a4 <_svfiprintf_r+0x130>
 8009918:	9105      	str	r1, [sp, #20]
 800991a:	e7c3      	b.n	80098a4 <_svfiprintf_r+0x130>
 800991c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009920:	4604      	mov	r4, r0
 8009922:	2301      	movs	r3, #1
 8009924:	e7f0      	b.n	8009908 <_svfiprintf_r+0x194>
 8009926:	ab03      	add	r3, sp, #12
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	462a      	mov	r2, r5
 800992c:	4b0f      	ldr	r3, [pc, #60]	; (800996c <_svfiprintf_r+0x1f8>)
 800992e:	a904      	add	r1, sp, #16
 8009930:	4638      	mov	r0, r7
 8009932:	f3af 8000 	nop.w
 8009936:	1c42      	adds	r2, r0, #1
 8009938:	4606      	mov	r6, r0
 800993a:	d1d6      	bne.n	80098ea <_svfiprintf_r+0x176>
 800993c:	89ab      	ldrh	r3, [r5, #12]
 800993e:	065b      	lsls	r3, r3, #25
 8009940:	f53f af2c 	bmi.w	800979c <_svfiprintf_r+0x28>
 8009944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009946:	b01d      	add	sp, #116	; 0x74
 8009948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800994c:	ab03      	add	r3, sp, #12
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	462a      	mov	r2, r5
 8009952:	4b06      	ldr	r3, [pc, #24]	; (800996c <_svfiprintf_r+0x1f8>)
 8009954:	a904      	add	r1, sp, #16
 8009956:	4638      	mov	r0, r7
 8009958:	f000 f9d4 	bl	8009d04 <_printf_i>
 800995c:	e7eb      	b.n	8009936 <_svfiprintf_r+0x1c2>
 800995e:	bf00      	nop
 8009960:	0801193e 	.word	0x0801193e
 8009964:	08011948 	.word	0x08011948
 8009968:	00000000 	.word	0x00000000
 800996c:	080096bd 	.word	0x080096bd
 8009970:	08011944 	.word	0x08011944

08009974 <__sfputc_r>:
 8009974:	6893      	ldr	r3, [r2, #8]
 8009976:	3b01      	subs	r3, #1
 8009978:	2b00      	cmp	r3, #0
 800997a:	b410      	push	{r4}
 800997c:	6093      	str	r3, [r2, #8]
 800997e:	da08      	bge.n	8009992 <__sfputc_r+0x1e>
 8009980:	6994      	ldr	r4, [r2, #24]
 8009982:	42a3      	cmp	r3, r4
 8009984:	db01      	blt.n	800998a <__sfputc_r+0x16>
 8009986:	290a      	cmp	r1, #10
 8009988:	d103      	bne.n	8009992 <__sfputc_r+0x1e>
 800998a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800998e:	f000 baef 	b.w	8009f70 <__swbuf_r>
 8009992:	6813      	ldr	r3, [r2, #0]
 8009994:	1c58      	adds	r0, r3, #1
 8009996:	6010      	str	r0, [r2, #0]
 8009998:	7019      	strb	r1, [r3, #0]
 800999a:	4608      	mov	r0, r1
 800999c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099a0:	4770      	bx	lr

080099a2 <__sfputs_r>:
 80099a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a4:	4606      	mov	r6, r0
 80099a6:	460f      	mov	r7, r1
 80099a8:	4614      	mov	r4, r2
 80099aa:	18d5      	adds	r5, r2, r3
 80099ac:	42ac      	cmp	r4, r5
 80099ae:	d101      	bne.n	80099b4 <__sfputs_r+0x12>
 80099b0:	2000      	movs	r0, #0
 80099b2:	e007      	b.n	80099c4 <__sfputs_r+0x22>
 80099b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b8:	463a      	mov	r2, r7
 80099ba:	4630      	mov	r0, r6
 80099bc:	f7ff ffda 	bl	8009974 <__sfputc_r>
 80099c0:	1c43      	adds	r3, r0, #1
 80099c2:	d1f3      	bne.n	80099ac <__sfputs_r+0xa>
 80099c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080099c8 <_vfiprintf_r>:
 80099c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099cc:	460d      	mov	r5, r1
 80099ce:	b09d      	sub	sp, #116	; 0x74
 80099d0:	4614      	mov	r4, r2
 80099d2:	4698      	mov	r8, r3
 80099d4:	4606      	mov	r6, r0
 80099d6:	b118      	cbz	r0, 80099e0 <_vfiprintf_r+0x18>
 80099d8:	6983      	ldr	r3, [r0, #24]
 80099da:	b90b      	cbnz	r3, 80099e0 <_vfiprintf_r+0x18>
 80099dc:	f000 fcaa 	bl	800a334 <__sinit>
 80099e0:	4b89      	ldr	r3, [pc, #548]	; (8009c08 <_vfiprintf_r+0x240>)
 80099e2:	429d      	cmp	r5, r3
 80099e4:	d11b      	bne.n	8009a1e <_vfiprintf_r+0x56>
 80099e6:	6875      	ldr	r5, [r6, #4]
 80099e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099ea:	07d9      	lsls	r1, r3, #31
 80099ec:	d405      	bmi.n	80099fa <_vfiprintf_r+0x32>
 80099ee:	89ab      	ldrh	r3, [r5, #12]
 80099f0:	059a      	lsls	r2, r3, #22
 80099f2:	d402      	bmi.n	80099fa <_vfiprintf_r+0x32>
 80099f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099f6:	f000 fd3b 	bl	800a470 <__retarget_lock_acquire_recursive>
 80099fa:	89ab      	ldrh	r3, [r5, #12]
 80099fc:	071b      	lsls	r3, r3, #28
 80099fe:	d501      	bpl.n	8009a04 <_vfiprintf_r+0x3c>
 8009a00:	692b      	ldr	r3, [r5, #16]
 8009a02:	b9eb      	cbnz	r3, 8009a40 <_vfiprintf_r+0x78>
 8009a04:	4629      	mov	r1, r5
 8009a06:	4630      	mov	r0, r6
 8009a08:	f000 fb04 	bl	800a014 <__swsetup_r>
 8009a0c:	b1c0      	cbz	r0, 8009a40 <_vfiprintf_r+0x78>
 8009a0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a10:	07dc      	lsls	r4, r3, #31
 8009a12:	d50e      	bpl.n	8009a32 <_vfiprintf_r+0x6a>
 8009a14:	f04f 30ff 	mov.w	r0, #4294967295
 8009a18:	b01d      	add	sp, #116	; 0x74
 8009a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1e:	4b7b      	ldr	r3, [pc, #492]	; (8009c0c <_vfiprintf_r+0x244>)
 8009a20:	429d      	cmp	r5, r3
 8009a22:	d101      	bne.n	8009a28 <_vfiprintf_r+0x60>
 8009a24:	68b5      	ldr	r5, [r6, #8]
 8009a26:	e7df      	b.n	80099e8 <_vfiprintf_r+0x20>
 8009a28:	4b79      	ldr	r3, [pc, #484]	; (8009c10 <_vfiprintf_r+0x248>)
 8009a2a:	429d      	cmp	r5, r3
 8009a2c:	bf08      	it	eq
 8009a2e:	68f5      	ldreq	r5, [r6, #12]
 8009a30:	e7da      	b.n	80099e8 <_vfiprintf_r+0x20>
 8009a32:	89ab      	ldrh	r3, [r5, #12]
 8009a34:	0598      	lsls	r0, r3, #22
 8009a36:	d4ed      	bmi.n	8009a14 <_vfiprintf_r+0x4c>
 8009a38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a3a:	f000 fd1a 	bl	800a472 <__retarget_lock_release_recursive>
 8009a3e:	e7e9      	b.n	8009a14 <_vfiprintf_r+0x4c>
 8009a40:	2300      	movs	r3, #0
 8009a42:	9309      	str	r3, [sp, #36]	; 0x24
 8009a44:	2320      	movs	r3, #32
 8009a46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a4e:	2330      	movs	r3, #48	; 0x30
 8009a50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c14 <_vfiprintf_r+0x24c>
 8009a54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a58:	f04f 0901 	mov.w	r9, #1
 8009a5c:	4623      	mov	r3, r4
 8009a5e:	469a      	mov	sl, r3
 8009a60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a64:	b10a      	cbz	r2, 8009a6a <_vfiprintf_r+0xa2>
 8009a66:	2a25      	cmp	r2, #37	; 0x25
 8009a68:	d1f9      	bne.n	8009a5e <_vfiprintf_r+0x96>
 8009a6a:	ebba 0b04 	subs.w	fp, sl, r4
 8009a6e:	d00b      	beq.n	8009a88 <_vfiprintf_r+0xc0>
 8009a70:	465b      	mov	r3, fp
 8009a72:	4622      	mov	r2, r4
 8009a74:	4629      	mov	r1, r5
 8009a76:	4630      	mov	r0, r6
 8009a78:	f7ff ff93 	bl	80099a2 <__sfputs_r>
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	f000 80aa 	beq.w	8009bd6 <_vfiprintf_r+0x20e>
 8009a82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a84:	445a      	add	r2, fp
 8009a86:	9209      	str	r2, [sp, #36]	; 0x24
 8009a88:	f89a 3000 	ldrb.w	r3, [sl]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f000 80a2 	beq.w	8009bd6 <_vfiprintf_r+0x20e>
 8009a92:	2300      	movs	r3, #0
 8009a94:	f04f 32ff 	mov.w	r2, #4294967295
 8009a98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a9c:	f10a 0a01 	add.w	sl, sl, #1
 8009aa0:	9304      	str	r3, [sp, #16]
 8009aa2:	9307      	str	r3, [sp, #28]
 8009aa4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009aa8:	931a      	str	r3, [sp, #104]	; 0x68
 8009aaa:	4654      	mov	r4, sl
 8009aac:	2205      	movs	r2, #5
 8009aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ab2:	4858      	ldr	r0, [pc, #352]	; (8009c14 <_vfiprintf_r+0x24c>)
 8009ab4:	f7f6 fb94 	bl	80001e0 <memchr>
 8009ab8:	9a04      	ldr	r2, [sp, #16]
 8009aba:	b9d8      	cbnz	r0, 8009af4 <_vfiprintf_r+0x12c>
 8009abc:	06d1      	lsls	r1, r2, #27
 8009abe:	bf44      	itt	mi
 8009ac0:	2320      	movmi	r3, #32
 8009ac2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ac6:	0713      	lsls	r3, r2, #28
 8009ac8:	bf44      	itt	mi
 8009aca:	232b      	movmi	r3, #43	; 0x2b
 8009acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ad0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad4:	2b2a      	cmp	r3, #42	; 0x2a
 8009ad6:	d015      	beq.n	8009b04 <_vfiprintf_r+0x13c>
 8009ad8:	9a07      	ldr	r2, [sp, #28]
 8009ada:	4654      	mov	r4, sl
 8009adc:	2000      	movs	r0, #0
 8009ade:	f04f 0c0a 	mov.w	ip, #10
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ae8:	3b30      	subs	r3, #48	; 0x30
 8009aea:	2b09      	cmp	r3, #9
 8009aec:	d94e      	bls.n	8009b8c <_vfiprintf_r+0x1c4>
 8009aee:	b1b0      	cbz	r0, 8009b1e <_vfiprintf_r+0x156>
 8009af0:	9207      	str	r2, [sp, #28]
 8009af2:	e014      	b.n	8009b1e <_vfiprintf_r+0x156>
 8009af4:	eba0 0308 	sub.w	r3, r0, r8
 8009af8:	fa09 f303 	lsl.w	r3, r9, r3
 8009afc:	4313      	orrs	r3, r2
 8009afe:	9304      	str	r3, [sp, #16]
 8009b00:	46a2      	mov	sl, r4
 8009b02:	e7d2      	b.n	8009aaa <_vfiprintf_r+0xe2>
 8009b04:	9b03      	ldr	r3, [sp, #12]
 8009b06:	1d19      	adds	r1, r3, #4
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	9103      	str	r1, [sp, #12]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	bfbb      	ittet	lt
 8009b10:	425b      	neglt	r3, r3
 8009b12:	f042 0202 	orrlt.w	r2, r2, #2
 8009b16:	9307      	strge	r3, [sp, #28]
 8009b18:	9307      	strlt	r3, [sp, #28]
 8009b1a:	bfb8      	it	lt
 8009b1c:	9204      	strlt	r2, [sp, #16]
 8009b1e:	7823      	ldrb	r3, [r4, #0]
 8009b20:	2b2e      	cmp	r3, #46	; 0x2e
 8009b22:	d10c      	bne.n	8009b3e <_vfiprintf_r+0x176>
 8009b24:	7863      	ldrb	r3, [r4, #1]
 8009b26:	2b2a      	cmp	r3, #42	; 0x2a
 8009b28:	d135      	bne.n	8009b96 <_vfiprintf_r+0x1ce>
 8009b2a:	9b03      	ldr	r3, [sp, #12]
 8009b2c:	1d1a      	adds	r2, r3, #4
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	9203      	str	r2, [sp, #12]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	bfb8      	it	lt
 8009b36:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b3a:	3402      	adds	r4, #2
 8009b3c:	9305      	str	r3, [sp, #20]
 8009b3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c24 <_vfiprintf_r+0x25c>
 8009b42:	7821      	ldrb	r1, [r4, #0]
 8009b44:	2203      	movs	r2, #3
 8009b46:	4650      	mov	r0, sl
 8009b48:	f7f6 fb4a 	bl	80001e0 <memchr>
 8009b4c:	b140      	cbz	r0, 8009b60 <_vfiprintf_r+0x198>
 8009b4e:	2340      	movs	r3, #64	; 0x40
 8009b50:	eba0 000a 	sub.w	r0, r0, sl
 8009b54:	fa03 f000 	lsl.w	r0, r3, r0
 8009b58:	9b04      	ldr	r3, [sp, #16]
 8009b5a:	4303      	orrs	r3, r0
 8009b5c:	3401      	adds	r4, #1
 8009b5e:	9304      	str	r3, [sp, #16]
 8009b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b64:	482c      	ldr	r0, [pc, #176]	; (8009c18 <_vfiprintf_r+0x250>)
 8009b66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b6a:	2206      	movs	r2, #6
 8009b6c:	f7f6 fb38 	bl	80001e0 <memchr>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	d03f      	beq.n	8009bf4 <_vfiprintf_r+0x22c>
 8009b74:	4b29      	ldr	r3, [pc, #164]	; (8009c1c <_vfiprintf_r+0x254>)
 8009b76:	bb1b      	cbnz	r3, 8009bc0 <_vfiprintf_r+0x1f8>
 8009b78:	9b03      	ldr	r3, [sp, #12]
 8009b7a:	3307      	adds	r3, #7
 8009b7c:	f023 0307 	bic.w	r3, r3, #7
 8009b80:	3308      	adds	r3, #8
 8009b82:	9303      	str	r3, [sp, #12]
 8009b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b86:	443b      	add	r3, r7
 8009b88:	9309      	str	r3, [sp, #36]	; 0x24
 8009b8a:	e767      	b.n	8009a5c <_vfiprintf_r+0x94>
 8009b8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b90:	460c      	mov	r4, r1
 8009b92:	2001      	movs	r0, #1
 8009b94:	e7a5      	b.n	8009ae2 <_vfiprintf_r+0x11a>
 8009b96:	2300      	movs	r3, #0
 8009b98:	3401      	adds	r4, #1
 8009b9a:	9305      	str	r3, [sp, #20]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	f04f 0c0a 	mov.w	ip, #10
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ba8:	3a30      	subs	r2, #48	; 0x30
 8009baa:	2a09      	cmp	r2, #9
 8009bac:	d903      	bls.n	8009bb6 <_vfiprintf_r+0x1ee>
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d0c5      	beq.n	8009b3e <_vfiprintf_r+0x176>
 8009bb2:	9105      	str	r1, [sp, #20]
 8009bb4:	e7c3      	b.n	8009b3e <_vfiprintf_r+0x176>
 8009bb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bba:	4604      	mov	r4, r0
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e7f0      	b.n	8009ba2 <_vfiprintf_r+0x1da>
 8009bc0:	ab03      	add	r3, sp, #12
 8009bc2:	9300      	str	r3, [sp, #0]
 8009bc4:	462a      	mov	r2, r5
 8009bc6:	4b16      	ldr	r3, [pc, #88]	; (8009c20 <_vfiprintf_r+0x258>)
 8009bc8:	a904      	add	r1, sp, #16
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f3af 8000 	nop.w
 8009bd0:	4607      	mov	r7, r0
 8009bd2:	1c78      	adds	r0, r7, #1
 8009bd4:	d1d6      	bne.n	8009b84 <_vfiprintf_r+0x1bc>
 8009bd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bd8:	07d9      	lsls	r1, r3, #31
 8009bda:	d405      	bmi.n	8009be8 <_vfiprintf_r+0x220>
 8009bdc:	89ab      	ldrh	r3, [r5, #12]
 8009bde:	059a      	lsls	r2, r3, #22
 8009be0:	d402      	bmi.n	8009be8 <_vfiprintf_r+0x220>
 8009be2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009be4:	f000 fc45 	bl	800a472 <__retarget_lock_release_recursive>
 8009be8:	89ab      	ldrh	r3, [r5, #12]
 8009bea:	065b      	lsls	r3, r3, #25
 8009bec:	f53f af12 	bmi.w	8009a14 <_vfiprintf_r+0x4c>
 8009bf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bf2:	e711      	b.n	8009a18 <_vfiprintf_r+0x50>
 8009bf4:	ab03      	add	r3, sp, #12
 8009bf6:	9300      	str	r3, [sp, #0]
 8009bf8:	462a      	mov	r2, r5
 8009bfa:	4b09      	ldr	r3, [pc, #36]	; (8009c20 <_vfiprintf_r+0x258>)
 8009bfc:	a904      	add	r1, sp, #16
 8009bfe:	4630      	mov	r0, r6
 8009c00:	f000 f880 	bl	8009d04 <_printf_i>
 8009c04:	e7e4      	b.n	8009bd0 <_vfiprintf_r+0x208>
 8009c06:	bf00      	nop
 8009c08:	08011994 	.word	0x08011994
 8009c0c:	080119b4 	.word	0x080119b4
 8009c10:	08011974 	.word	0x08011974
 8009c14:	0801193e 	.word	0x0801193e
 8009c18:	08011948 	.word	0x08011948
 8009c1c:	00000000 	.word	0x00000000
 8009c20:	080099a3 	.word	0x080099a3
 8009c24:	08011944 	.word	0x08011944

08009c28 <_printf_common>:
 8009c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	4699      	mov	r9, r3
 8009c30:	688a      	ldr	r2, [r1, #8]
 8009c32:	690b      	ldr	r3, [r1, #16]
 8009c34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	bfb8      	it	lt
 8009c3c:	4613      	movlt	r3, r2
 8009c3e:	6033      	str	r3, [r6, #0]
 8009c40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c44:	4607      	mov	r7, r0
 8009c46:	460c      	mov	r4, r1
 8009c48:	b10a      	cbz	r2, 8009c4e <_printf_common+0x26>
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	6033      	str	r3, [r6, #0]
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	0699      	lsls	r1, r3, #26
 8009c52:	bf42      	ittt	mi
 8009c54:	6833      	ldrmi	r3, [r6, #0]
 8009c56:	3302      	addmi	r3, #2
 8009c58:	6033      	strmi	r3, [r6, #0]
 8009c5a:	6825      	ldr	r5, [r4, #0]
 8009c5c:	f015 0506 	ands.w	r5, r5, #6
 8009c60:	d106      	bne.n	8009c70 <_printf_common+0x48>
 8009c62:	f104 0a19 	add.w	sl, r4, #25
 8009c66:	68e3      	ldr	r3, [r4, #12]
 8009c68:	6832      	ldr	r2, [r6, #0]
 8009c6a:	1a9b      	subs	r3, r3, r2
 8009c6c:	42ab      	cmp	r3, r5
 8009c6e:	dc26      	bgt.n	8009cbe <_printf_common+0x96>
 8009c70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009c74:	1e13      	subs	r3, r2, #0
 8009c76:	6822      	ldr	r2, [r4, #0]
 8009c78:	bf18      	it	ne
 8009c7a:	2301      	movne	r3, #1
 8009c7c:	0692      	lsls	r2, r2, #26
 8009c7e:	d42b      	bmi.n	8009cd8 <_printf_common+0xb0>
 8009c80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c84:	4649      	mov	r1, r9
 8009c86:	4638      	mov	r0, r7
 8009c88:	47c0      	blx	r8
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	d01e      	beq.n	8009ccc <_printf_common+0xa4>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	68e5      	ldr	r5, [r4, #12]
 8009c92:	6832      	ldr	r2, [r6, #0]
 8009c94:	f003 0306 	and.w	r3, r3, #6
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	bf08      	it	eq
 8009c9c:	1aad      	subeq	r5, r5, r2
 8009c9e:	68a3      	ldr	r3, [r4, #8]
 8009ca0:	6922      	ldr	r2, [r4, #16]
 8009ca2:	bf0c      	ite	eq
 8009ca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ca8:	2500      	movne	r5, #0
 8009caa:	4293      	cmp	r3, r2
 8009cac:	bfc4      	itt	gt
 8009cae:	1a9b      	subgt	r3, r3, r2
 8009cb0:	18ed      	addgt	r5, r5, r3
 8009cb2:	2600      	movs	r6, #0
 8009cb4:	341a      	adds	r4, #26
 8009cb6:	42b5      	cmp	r5, r6
 8009cb8:	d11a      	bne.n	8009cf0 <_printf_common+0xc8>
 8009cba:	2000      	movs	r0, #0
 8009cbc:	e008      	b.n	8009cd0 <_printf_common+0xa8>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4652      	mov	r2, sl
 8009cc2:	4649      	mov	r1, r9
 8009cc4:	4638      	mov	r0, r7
 8009cc6:	47c0      	blx	r8
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d103      	bne.n	8009cd4 <_printf_common+0xac>
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cd4:	3501      	adds	r5, #1
 8009cd6:	e7c6      	b.n	8009c66 <_printf_common+0x3e>
 8009cd8:	18e1      	adds	r1, r4, r3
 8009cda:	1c5a      	adds	r2, r3, #1
 8009cdc:	2030      	movs	r0, #48	; 0x30
 8009cde:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ce2:	4422      	add	r2, r4
 8009ce4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ce8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009cec:	3302      	adds	r3, #2
 8009cee:	e7c7      	b.n	8009c80 <_printf_common+0x58>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	4622      	mov	r2, r4
 8009cf4:	4649      	mov	r1, r9
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	47c0      	blx	r8
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d0e6      	beq.n	8009ccc <_printf_common+0xa4>
 8009cfe:	3601      	adds	r6, #1
 8009d00:	e7d9      	b.n	8009cb6 <_printf_common+0x8e>
	...

08009d04 <_printf_i>:
 8009d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d08:	460c      	mov	r4, r1
 8009d0a:	4691      	mov	r9, r2
 8009d0c:	7e27      	ldrb	r7, [r4, #24]
 8009d0e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009d10:	2f78      	cmp	r7, #120	; 0x78
 8009d12:	4680      	mov	r8, r0
 8009d14:	469a      	mov	sl, r3
 8009d16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d1a:	d807      	bhi.n	8009d2c <_printf_i+0x28>
 8009d1c:	2f62      	cmp	r7, #98	; 0x62
 8009d1e:	d80a      	bhi.n	8009d36 <_printf_i+0x32>
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	f000 80d8 	beq.w	8009ed6 <_printf_i+0x1d2>
 8009d26:	2f58      	cmp	r7, #88	; 0x58
 8009d28:	f000 80a3 	beq.w	8009e72 <_printf_i+0x16e>
 8009d2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009d30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d34:	e03a      	b.n	8009dac <_printf_i+0xa8>
 8009d36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d3a:	2b15      	cmp	r3, #21
 8009d3c:	d8f6      	bhi.n	8009d2c <_printf_i+0x28>
 8009d3e:	a001      	add	r0, pc, #4	; (adr r0, 8009d44 <_printf_i+0x40>)
 8009d40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009d44:	08009d9d 	.word	0x08009d9d
 8009d48:	08009db1 	.word	0x08009db1
 8009d4c:	08009d2d 	.word	0x08009d2d
 8009d50:	08009d2d 	.word	0x08009d2d
 8009d54:	08009d2d 	.word	0x08009d2d
 8009d58:	08009d2d 	.word	0x08009d2d
 8009d5c:	08009db1 	.word	0x08009db1
 8009d60:	08009d2d 	.word	0x08009d2d
 8009d64:	08009d2d 	.word	0x08009d2d
 8009d68:	08009d2d 	.word	0x08009d2d
 8009d6c:	08009d2d 	.word	0x08009d2d
 8009d70:	08009ebd 	.word	0x08009ebd
 8009d74:	08009de1 	.word	0x08009de1
 8009d78:	08009e9f 	.word	0x08009e9f
 8009d7c:	08009d2d 	.word	0x08009d2d
 8009d80:	08009d2d 	.word	0x08009d2d
 8009d84:	08009edf 	.word	0x08009edf
 8009d88:	08009d2d 	.word	0x08009d2d
 8009d8c:	08009de1 	.word	0x08009de1
 8009d90:	08009d2d 	.word	0x08009d2d
 8009d94:	08009d2d 	.word	0x08009d2d
 8009d98:	08009ea7 	.word	0x08009ea7
 8009d9c:	680b      	ldr	r3, [r1, #0]
 8009d9e:	1d1a      	adds	r2, r3, #4
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	600a      	str	r2, [r1, #0]
 8009da4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009da8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009dac:	2301      	movs	r3, #1
 8009dae:	e0a3      	b.n	8009ef8 <_printf_i+0x1f4>
 8009db0:	6825      	ldr	r5, [r4, #0]
 8009db2:	6808      	ldr	r0, [r1, #0]
 8009db4:	062e      	lsls	r6, r5, #24
 8009db6:	f100 0304 	add.w	r3, r0, #4
 8009dba:	d50a      	bpl.n	8009dd2 <_printf_i+0xce>
 8009dbc:	6805      	ldr	r5, [r0, #0]
 8009dbe:	600b      	str	r3, [r1, #0]
 8009dc0:	2d00      	cmp	r5, #0
 8009dc2:	da03      	bge.n	8009dcc <_printf_i+0xc8>
 8009dc4:	232d      	movs	r3, #45	; 0x2d
 8009dc6:	426d      	negs	r5, r5
 8009dc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dcc:	485e      	ldr	r0, [pc, #376]	; (8009f48 <_printf_i+0x244>)
 8009dce:	230a      	movs	r3, #10
 8009dd0:	e019      	b.n	8009e06 <_printf_i+0x102>
 8009dd2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009dd6:	6805      	ldr	r5, [r0, #0]
 8009dd8:	600b      	str	r3, [r1, #0]
 8009dda:	bf18      	it	ne
 8009ddc:	b22d      	sxthne	r5, r5
 8009dde:	e7ef      	b.n	8009dc0 <_printf_i+0xbc>
 8009de0:	680b      	ldr	r3, [r1, #0]
 8009de2:	6825      	ldr	r5, [r4, #0]
 8009de4:	1d18      	adds	r0, r3, #4
 8009de6:	6008      	str	r0, [r1, #0]
 8009de8:	0628      	lsls	r0, r5, #24
 8009dea:	d501      	bpl.n	8009df0 <_printf_i+0xec>
 8009dec:	681d      	ldr	r5, [r3, #0]
 8009dee:	e002      	b.n	8009df6 <_printf_i+0xf2>
 8009df0:	0669      	lsls	r1, r5, #25
 8009df2:	d5fb      	bpl.n	8009dec <_printf_i+0xe8>
 8009df4:	881d      	ldrh	r5, [r3, #0]
 8009df6:	4854      	ldr	r0, [pc, #336]	; (8009f48 <_printf_i+0x244>)
 8009df8:	2f6f      	cmp	r7, #111	; 0x6f
 8009dfa:	bf0c      	ite	eq
 8009dfc:	2308      	moveq	r3, #8
 8009dfe:	230a      	movne	r3, #10
 8009e00:	2100      	movs	r1, #0
 8009e02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e06:	6866      	ldr	r6, [r4, #4]
 8009e08:	60a6      	str	r6, [r4, #8]
 8009e0a:	2e00      	cmp	r6, #0
 8009e0c:	bfa2      	ittt	ge
 8009e0e:	6821      	ldrge	r1, [r4, #0]
 8009e10:	f021 0104 	bicge.w	r1, r1, #4
 8009e14:	6021      	strge	r1, [r4, #0]
 8009e16:	b90d      	cbnz	r5, 8009e1c <_printf_i+0x118>
 8009e18:	2e00      	cmp	r6, #0
 8009e1a:	d04d      	beq.n	8009eb8 <_printf_i+0x1b4>
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e22:	fb03 5711 	mls	r7, r3, r1, r5
 8009e26:	5dc7      	ldrb	r7, [r0, r7]
 8009e28:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e2c:	462f      	mov	r7, r5
 8009e2e:	42bb      	cmp	r3, r7
 8009e30:	460d      	mov	r5, r1
 8009e32:	d9f4      	bls.n	8009e1e <_printf_i+0x11a>
 8009e34:	2b08      	cmp	r3, #8
 8009e36:	d10b      	bne.n	8009e50 <_printf_i+0x14c>
 8009e38:	6823      	ldr	r3, [r4, #0]
 8009e3a:	07df      	lsls	r7, r3, #31
 8009e3c:	d508      	bpl.n	8009e50 <_printf_i+0x14c>
 8009e3e:	6923      	ldr	r3, [r4, #16]
 8009e40:	6861      	ldr	r1, [r4, #4]
 8009e42:	4299      	cmp	r1, r3
 8009e44:	bfde      	ittt	le
 8009e46:	2330      	movle	r3, #48	; 0x30
 8009e48:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e4c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e50:	1b92      	subs	r2, r2, r6
 8009e52:	6122      	str	r2, [r4, #16]
 8009e54:	f8cd a000 	str.w	sl, [sp]
 8009e58:	464b      	mov	r3, r9
 8009e5a:	aa03      	add	r2, sp, #12
 8009e5c:	4621      	mov	r1, r4
 8009e5e:	4640      	mov	r0, r8
 8009e60:	f7ff fee2 	bl	8009c28 <_printf_common>
 8009e64:	3001      	adds	r0, #1
 8009e66:	d14c      	bne.n	8009f02 <_printf_i+0x1fe>
 8009e68:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6c:	b004      	add	sp, #16
 8009e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e72:	4835      	ldr	r0, [pc, #212]	; (8009f48 <_printf_i+0x244>)
 8009e74:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	680e      	ldr	r6, [r1, #0]
 8009e7c:	061f      	lsls	r7, r3, #24
 8009e7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8009e82:	600e      	str	r6, [r1, #0]
 8009e84:	d514      	bpl.n	8009eb0 <_printf_i+0x1ac>
 8009e86:	07d9      	lsls	r1, r3, #31
 8009e88:	bf44      	itt	mi
 8009e8a:	f043 0320 	orrmi.w	r3, r3, #32
 8009e8e:	6023      	strmi	r3, [r4, #0]
 8009e90:	b91d      	cbnz	r5, 8009e9a <_printf_i+0x196>
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	f023 0320 	bic.w	r3, r3, #32
 8009e98:	6023      	str	r3, [r4, #0]
 8009e9a:	2310      	movs	r3, #16
 8009e9c:	e7b0      	b.n	8009e00 <_printf_i+0xfc>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	f043 0320 	orr.w	r3, r3, #32
 8009ea4:	6023      	str	r3, [r4, #0]
 8009ea6:	2378      	movs	r3, #120	; 0x78
 8009ea8:	4828      	ldr	r0, [pc, #160]	; (8009f4c <_printf_i+0x248>)
 8009eaa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009eae:	e7e3      	b.n	8009e78 <_printf_i+0x174>
 8009eb0:	065e      	lsls	r6, r3, #25
 8009eb2:	bf48      	it	mi
 8009eb4:	b2ad      	uxthmi	r5, r5
 8009eb6:	e7e6      	b.n	8009e86 <_printf_i+0x182>
 8009eb8:	4616      	mov	r6, r2
 8009eba:	e7bb      	b.n	8009e34 <_printf_i+0x130>
 8009ebc:	680b      	ldr	r3, [r1, #0]
 8009ebe:	6826      	ldr	r6, [r4, #0]
 8009ec0:	6960      	ldr	r0, [r4, #20]
 8009ec2:	1d1d      	adds	r5, r3, #4
 8009ec4:	600d      	str	r5, [r1, #0]
 8009ec6:	0635      	lsls	r5, r6, #24
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	d501      	bpl.n	8009ed0 <_printf_i+0x1cc>
 8009ecc:	6018      	str	r0, [r3, #0]
 8009ece:	e002      	b.n	8009ed6 <_printf_i+0x1d2>
 8009ed0:	0671      	lsls	r1, r6, #25
 8009ed2:	d5fb      	bpl.n	8009ecc <_printf_i+0x1c8>
 8009ed4:	8018      	strh	r0, [r3, #0]
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	6123      	str	r3, [r4, #16]
 8009eda:	4616      	mov	r6, r2
 8009edc:	e7ba      	b.n	8009e54 <_printf_i+0x150>
 8009ede:	680b      	ldr	r3, [r1, #0]
 8009ee0:	1d1a      	adds	r2, r3, #4
 8009ee2:	600a      	str	r2, [r1, #0]
 8009ee4:	681e      	ldr	r6, [r3, #0]
 8009ee6:	6862      	ldr	r2, [r4, #4]
 8009ee8:	2100      	movs	r1, #0
 8009eea:	4630      	mov	r0, r6
 8009eec:	f7f6 f978 	bl	80001e0 <memchr>
 8009ef0:	b108      	cbz	r0, 8009ef6 <_printf_i+0x1f2>
 8009ef2:	1b80      	subs	r0, r0, r6
 8009ef4:	6060      	str	r0, [r4, #4]
 8009ef6:	6863      	ldr	r3, [r4, #4]
 8009ef8:	6123      	str	r3, [r4, #16]
 8009efa:	2300      	movs	r3, #0
 8009efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f00:	e7a8      	b.n	8009e54 <_printf_i+0x150>
 8009f02:	6923      	ldr	r3, [r4, #16]
 8009f04:	4632      	mov	r2, r6
 8009f06:	4649      	mov	r1, r9
 8009f08:	4640      	mov	r0, r8
 8009f0a:	47d0      	blx	sl
 8009f0c:	3001      	adds	r0, #1
 8009f0e:	d0ab      	beq.n	8009e68 <_printf_i+0x164>
 8009f10:	6823      	ldr	r3, [r4, #0]
 8009f12:	079b      	lsls	r3, r3, #30
 8009f14:	d413      	bmi.n	8009f3e <_printf_i+0x23a>
 8009f16:	68e0      	ldr	r0, [r4, #12]
 8009f18:	9b03      	ldr	r3, [sp, #12]
 8009f1a:	4298      	cmp	r0, r3
 8009f1c:	bfb8      	it	lt
 8009f1e:	4618      	movlt	r0, r3
 8009f20:	e7a4      	b.n	8009e6c <_printf_i+0x168>
 8009f22:	2301      	movs	r3, #1
 8009f24:	4632      	mov	r2, r6
 8009f26:	4649      	mov	r1, r9
 8009f28:	4640      	mov	r0, r8
 8009f2a:	47d0      	blx	sl
 8009f2c:	3001      	adds	r0, #1
 8009f2e:	d09b      	beq.n	8009e68 <_printf_i+0x164>
 8009f30:	3501      	adds	r5, #1
 8009f32:	68e3      	ldr	r3, [r4, #12]
 8009f34:	9903      	ldr	r1, [sp, #12]
 8009f36:	1a5b      	subs	r3, r3, r1
 8009f38:	42ab      	cmp	r3, r5
 8009f3a:	dcf2      	bgt.n	8009f22 <_printf_i+0x21e>
 8009f3c:	e7eb      	b.n	8009f16 <_printf_i+0x212>
 8009f3e:	2500      	movs	r5, #0
 8009f40:	f104 0619 	add.w	r6, r4, #25
 8009f44:	e7f5      	b.n	8009f32 <_printf_i+0x22e>
 8009f46:	bf00      	nop
 8009f48:	0801194f 	.word	0x0801194f
 8009f4c:	08011960 	.word	0x08011960

08009f50 <_sbrk_r>:
 8009f50:	b538      	push	{r3, r4, r5, lr}
 8009f52:	4d06      	ldr	r5, [pc, #24]	; (8009f6c <_sbrk_r+0x1c>)
 8009f54:	2300      	movs	r3, #0
 8009f56:	4604      	mov	r4, r0
 8009f58:	4608      	mov	r0, r1
 8009f5a:	602b      	str	r3, [r5, #0]
 8009f5c:	f7f9 fefe 	bl	8003d5c <_sbrk>
 8009f60:	1c43      	adds	r3, r0, #1
 8009f62:	d102      	bne.n	8009f6a <_sbrk_r+0x1a>
 8009f64:	682b      	ldr	r3, [r5, #0]
 8009f66:	b103      	cbz	r3, 8009f6a <_sbrk_r+0x1a>
 8009f68:	6023      	str	r3, [r4, #0]
 8009f6a:	bd38      	pop	{r3, r4, r5, pc}
 8009f6c:	200007d4 	.word	0x200007d4

08009f70 <__swbuf_r>:
 8009f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f72:	460e      	mov	r6, r1
 8009f74:	4614      	mov	r4, r2
 8009f76:	4605      	mov	r5, r0
 8009f78:	b118      	cbz	r0, 8009f82 <__swbuf_r+0x12>
 8009f7a:	6983      	ldr	r3, [r0, #24]
 8009f7c:	b90b      	cbnz	r3, 8009f82 <__swbuf_r+0x12>
 8009f7e:	f000 f9d9 	bl	800a334 <__sinit>
 8009f82:	4b21      	ldr	r3, [pc, #132]	; (800a008 <__swbuf_r+0x98>)
 8009f84:	429c      	cmp	r4, r3
 8009f86:	d12b      	bne.n	8009fe0 <__swbuf_r+0x70>
 8009f88:	686c      	ldr	r4, [r5, #4]
 8009f8a:	69a3      	ldr	r3, [r4, #24]
 8009f8c:	60a3      	str	r3, [r4, #8]
 8009f8e:	89a3      	ldrh	r3, [r4, #12]
 8009f90:	071a      	lsls	r2, r3, #28
 8009f92:	d52f      	bpl.n	8009ff4 <__swbuf_r+0x84>
 8009f94:	6923      	ldr	r3, [r4, #16]
 8009f96:	b36b      	cbz	r3, 8009ff4 <__swbuf_r+0x84>
 8009f98:	6923      	ldr	r3, [r4, #16]
 8009f9a:	6820      	ldr	r0, [r4, #0]
 8009f9c:	1ac0      	subs	r0, r0, r3
 8009f9e:	6963      	ldr	r3, [r4, #20]
 8009fa0:	b2f6      	uxtb	r6, r6
 8009fa2:	4283      	cmp	r3, r0
 8009fa4:	4637      	mov	r7, r6
 8009fa6:	dc04      	bgt.n	8009fb2 <__swbuf_r+0x42>
 8009fa8:	4621      	mov	r1, r4
 8009faa:	4628      	mov	r0, r5
 8009fac:	f000 f92e 	bl	800a20c <_fflush_r>
 8009fb0:	bb30      	cbnz	r0, 800a000 <__swbuf_r+0x90>
 8009fb2:	68a3      	ldr	r3, [r4, #8]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	60a3      	str	r3, [r4, #8]
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	6022      	str	r2, [r4, #0]
 8009fbe:	701e      	strb	r6, [r3, #0]
 8009fc0:	6963      	ldr	r3, [r4, #20]
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	4283      	cmp	r3, r0
 8009fc6:	d004      	beq.n	8009fd2 <__swbuf_r+0x62>
 8009fc8:	89a3      	ldrh	r3, [r4, #12]
 8009fca:	07db      	lsls	r3, r3, #31
 8009fcc:	d506      	bpl.n	8009fdc <__swbuf_r+0x6c>
 8009fce:	2e0a      	cmp	r6, #10
 8009fd0:	d104      	bne.n	8009fdc <__swbuf_r+0x6c>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	f000 f919 	bl	800a20c <_fflush_r>
 8009fda:	b988      	cbnz	r0, 800a000 <__swbuf_r+0x90>
 8009fdc:	4638      	mov	r0, r7
 8009fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe0:	4b0a      	ldr	r3, [pc, #40]	; (800a00c <__swbuf_r+0x9c>)
 8009fe2:	429c      	cmp	r4, r3
 8009fe4:	d101      	bne.n	8009fea <__swbuf_r+0x7a>
 8009fe6:	68ac      	ldr	r4, [r5, #8]
 8009fe8:	e7cf      	b.n	8009f8a <__swbuf_r+0x1a>
 8009fea:	4b09      	ldr	r3, [pc, #36]	; (800a010 <__swbuf_r+0xa0>)
 8009fec:	429c      	cmp	r4, r3
 8009fee:	bf08      	it	eq
 8009ff0:	68ec      	ldreq	r4, [r5, #12]
 8009ff2:	e7ca      	b.n	8009f8a <__swbuf_r+0x1a>
 8009ff4:	4621      	mov	r1, r4
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	f000 f80c 	bl	800a014 <__swsetup_r>
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	d0cb      	beq.n	8009f98 <__swbuf_r+0x28>
 800a000:	f04f 37ff 	mov.w	r7, #4294967295
 800a004:	e7ea      	b.n	8009fdc <__swbuf_r+0x6c>
 800a006:	bf00      	nop
 800a008:	08011994 	.word	0x08011994
 800a00c:	080119b4 	.word	0x080119b4
 800a010:	08011974 	.word	0x08011974

0800a014 <__swsetup_r>:
 800a014:	4b32      	ldr	r3, [pc, #200]	; (800a0e0 <__swsetup_r+0xcc>)
 800a016:	b570      	push	{r4, r5, r6, lr}
 800a018:	681d      	ldr	r5, [r3, #0]
 800a01a:	4606      	mov	r6, r0
 800a01c:	460c      	mov	r4, r1
 800a01e:	b125      	cbz	r5, 800a02a <__swsetup_r+0x16>
 800a020:	69ab      	ldr	r3, [r5, #24]
 800a022:	b913      	cbnz	r3, 800a02a <__swsetup_r+0x16>
 800a024:	4628      	mov	r0, r5
 800a026:	f000 f985 	bl	800a334 <__sinit>
 800a02a:	4b2e      	ldr	r3, [pc, #184]	; (800a0e4 <__swsetup_r+0xd0>)
 800a02c:	429c      	cmp	r4, r3
 800a02e:	d10f      	bne.n	800a050 <__swsetup_r+0x3c>
 800a030:	686c      	ldr	r4, [r5, #4]
 800a032:	89a3      	ldrh	r3, [r4, #12]
 800a034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a038:	0719      	lsls	r1, r3, #28
 800a03a:	d42c      	bmi.n	800a096 <__swsetup_r+0x82>
 800a03c:	06dd      	lsls	r5, r3, #27
 800a03e:	d411      	bmi.n	800a064 <__swsetup_r+0x50>
 800a040:	2309      	movs	r3, #9
 800a042:	6033      	str	r3, [r6, #0]
 800a044:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a048:	81a3      	strh	r3, [r4, #12]
 800a04a:	f04f 30ff 	mov.w	r0, #4294967295
 800a04e:	e03e      	b.n	800a0ce <__swsetup_r+0xba>
 800a050:	4b25      	ldr	r3, [pc, #148]	; (800a0e8 <__swsetup_r+0xd4>)
 800a052:	429c      	cmp	r4, r3
 800a054:	d101      	bne.n	800a05a <__swsetup_r+0x46>
 800a056:	68ac      	ldr	r4, [r5, #8]
 800a058:	e7eb      	b.n	800a032 <__swsetup_r+0x1e>
 800a05a:	4b24      	ldr	r3, [pc, #144]	; (800a0ec <__swsetup_r+0xd8>)
 800a05c:	429c      	cmp	r4, r3
 800a05e:	bf08      	it	eq
 800a060:	68ec      	ldreq	r4, [r5, #12]
 800a062:	e7e6      	b.n	800a032 <__swsetup_r+0x1e>
 800a064:	0758      	lsls	r0, r3, #29
 800a066:	d512      	bpl.n	800a08e <__swsetup_r+0x7a>
 800a068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a06a:	b141      	cbz	r1, 800a07e <__swsetup_r+0x6a>
 800a06c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a070:	4299      	cmp	r1, r3
 800a072:	d002      	beq.n	800a07a <__swsetup_r+0x66>
 800a074:	4630      	mov	r0, r6
 800a076:	f7ff fa77 	bl	8009568 <_free_r>
 800a07a:	2300      	movs	r3, #0
 800a07c:	6363      	str	r3, [r4, #52]	; 0x34
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a084:	81a3      	strh	r3, [r4, #12]
 800a086:	2300      	movs	r3, #0
 800a088:	6063      	str	r3, [r4, #4]
 800a08a:	6923      	ldr	r3, [r4, #16]
 800a08c:	6023      	str	r3, [r4, #0]
 800a08e:	89a3      	ldrh	r3, [r4, #12]
 800a090:	f043 0308 	orr.w	r3, r3, #8
 800a094:	81a3      	strh	r3, [r4, #12]
 800a096:	6923      	ldr	r3, [r4, #16]
 800a098:	b94b      	cbnz	r3, 800a0ae <__swsetup_r+0x9a>
 800a09a:	89a3      	ldrh	r3, [r4, #12]
 800a09c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0a4:	d003      	beq.n	800a0ae <__swsetup_r+0x9a>
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	f000 fa07 	bl	800a4bc <__smakebuf_r>
 800a0ae:	89a0      	ldrh	r0, [r4, #12]
 800a0b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0b4:	f010 0301 	ands.w	r3, r0, #1
 800a0b8:	d00a      	beq.n	800a0d0 <__swsetup_r+0xbc>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	60a3      	str	r3, [r4, #8]
 800a0be:	6963      	ldr	r3, [r4, #20]
 800a0c0:	425b      	negs	r3, r3
 800a0c2:	61a3      	str	r3, [r4, #24]
 800a0c4:	6923      	ldr	r3, [r4, #16]
 800a0c6:	b943      	cbnz	r3, 800a0da <__swsetup_r+0xc6>
 800a0c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0cc:	d1ba      	bne.n	800a044 <__swsetup_r+0x30>
 800a0ce:	bd70      	pop	{r4, r5, r6, pc}
 800a0d0:	0781      	lsls	r1, r0, #30
 800a0d2:	bf58      	it	pl
 800a0d4:	6963      	ldrpl	r3, [r4, #20]
 800a0d6:	60a3      	str	r3, [r4, #8]
 800a0d8:	e7f4      	b.n	800a0c4 <__swsetup_r+0xb0>
 800a0da:	2000      	movs	r0, #0
 800a0dc:	e7f7      	b.n	800a0ce <__swsetup_r+0xba>
 800a0de:	bf00      	nop
 800a0e0:	200000c8 	.word	0x200000c8
 800a0e4:	08011994 	.word	0x08011994
 800a0e8:	080119b4 	.word	0x080119b4
 800a0ec:	08011974 	.word	0x08011974

0800a0f0 <abort>:
 800a0f0:	b508      	push	{r3, lr}
 800a0f2:	2006      	movs	r0, #6
 800a0f4:	f000 faa4 	bl	800a640 <raise>
 800a0f8:	2001      	movs	r0, #1
 800a0fa:	f7f9 fdb7 	bl	8003c6c <_exit>
	...

0800a100 <__sflush_r>:
 800a100:	898a      	ldrh	r2, [r1, #12]
 800a102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a106:	4605      	mov	r5, r0
 800a108:	0710      	lsls	r0, r2, #28
 800a10a:	460c      	mov	r4, r1
 800a10c:	d458      	bmi.n	800a1c0 <__sflush_r+0xc0>
 800a10e:	684b      	ldr	r3, [r1, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	dc05      	bgt.n	800a120 <__sflush_r+0x20>
 800a114:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a116:	2b00      	cmp	r3, #0
 800a118:	dc02      	bgt.n	800a120 <__sflush_r+0x20>
 800a11a:	2000      	movs	r0, #0
 800a11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a120:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a122:	2e00      	cmp	r6, #0
 800a124:	d0f9      	beq.n	800a11a <__sflush_r+0x1a>
 800a126:	2300      	movs	r3, #0
 800a128:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a12c:	682f      	ldr	r7, [r5, #0]
 800a12e:	602b      	str	r3, [r5, #0]
 800a130:	d032      	beq.n	800a198 <__sflush_r+0x98>
 800a132:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a134:	89a3      	ldrh	r3, [r4, #12]
 800a136:	075a      	lsls	r2, r3, #29
 800a138:	d505      	bpl.n	800a146 <__sflush_r+0x46>
 800a13a:	6863      	ldr	r3, [r4, #4]
 800a13c:	1ac0      	subs	r0, r0, r3
 800a13e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a140:	b10b      	cbz	r3, 800a146 <__sflush_r+0x46>
 800a142:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a144:	1ac0      	subs	r0, r0, r3
 800a146:	2300      	movs	r3, #0
 800a148:	4602      	mov	r2, r0
 800a14a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a14c:	6a21      	ldr	r1, [r4, #32]
 800a14e:	4628      	mov	r0, r5
 800a150:	47b0      	blx	r6
 800a152:	1c43      	adds	r3, r0, #1
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	d106      	bne.n	800a166 <__sflush_r+0x66>
 800a158:	6829      	ldr	r1, [r5, #0]
 800a15a:	291d      	cmp	r1, #29
 800a15c:	d82c      	bhi.n	800a1b8 <__sflush_r+0xb8>
 800a15e:	4a2a      	ldr	r2, [pc, #168]	; (800a208 <__sflush_r+0x108>)
 800a160:	40ca      	lsrs	r2, r1
 800a162:	07d6      	lsls	r6, r2, #31
 800a164:	d528      	bpl.n	800a1b8 <__sflush_r+0xb8>
 800a166:	2200      	movs	r2, #0
 800a168:	6062      	str	r2, [r4, #4]
 800a16a:	04d9      	lsls	r1, r3, #19
 800a16c:	6922      	ldr	r2, [r4, #16]
 800a16e:	6022      	str	r2, [r4, #0]
 800a170:	d504      	bpl.n	800a17c <__sflush_r+0x7c>
 800a172:	1c42      	adds	r2, r0, #1
 800a174:	d101      	bne.n	800a17a <__sflush_r+0x7a>
 800a176:	682b      	ldr	r3, [r5, #0]
 800a178:	b903      	cbnz	r3, 800a17c <__sflush_r+0x7c>
 800a17a:	6560      	str	r0, [r4, #84]	; 0x54
 800a17c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a17e:	602f      	str	r7, [r5, #0]
 800a180:	2900      	cmp	r1, #0
 800a182:	d0ca      	beq.n	800a11a <__sflush_r+0x1a>
 800a184:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a188:	4299      	cmp	r1, r3
 800a18a:	d002      	beq.n	800a192 <__sflush_r+0x92>
 800a18c:	4628      	mov	r0, r5
 800a18e:	f7ff f9eb 	bl	8009568 <_free_r>
 800a192:	2000      	movs	r0, #0
 800a194:	6360      	str	r0, [r4, #52]	; 0x34
 800a196:	e7c1      	b.n	800a11c <__sflush_r+0x1c>
 800a198:	6a21      	ldr	r1, [r4, #32]
 800a19a:	2301      	movs	r3, #1
 800a19c:	4628      	mov	r0, r5
 800a19e:	47b0      	blx	r6
 800a1a0:	1c41      	adds	r1, r0, #1
 800a1a2:	d1c7      	bne.n	800a134 <__sflush_r+0x34>
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d0c4      	beq.n	800a134 <__sflush_r+0x34>
 800a1aa:	2b1d      	cmp	r3, #29
 800a1ac:	d001      	beq.n	800a1b2 <__sflush_r+0xb2>
 800a1ae:	2b16      	cmp	r3, #22
 800a1b0:	d101      	bne.n	800a1b6 <__sflush_r+0xb6>
 800a1b2:	602f      	str	r7, [r5, #0]
 800a1b4:	e7b1      	b.n	800a11a <__sflush_r+0x1a>
 800a1b6:	89a3      	ldrh	r3, [r4, #12]
 800a1b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1bc:	81a3      	strh	r3, [r4, #12]
 800a1be:	e7ad      	b.n	800a11c <__sflush_r+0x1c>
 800a1c0:	690f      	ldr	r7, [r1, #16]
 800a1c2:	2f00      	cmp	r7, #0
 800a1c4:	d0a9      	beq.n	800a11a <__sflush_r+0x1a>
 800a1c6:	0793      	lsls	r3, r2, #30
 800a1c8:	680e      	ldr	r6, [r1, #0]
 800a1ca:	bf08      	it	eq
 800a1cc:	694b      	ldreq	r3, [r1, #20]
 800a1ce:	600f      	str	r7, [r1, #0]
 800a1d0:	bf18      	it	ne
 800a1d2:	2300      	movne	r3, #0
 800a1d4:	eba6 0807 	sub.w	r8, r6, r7
 800a1d8:	608b      	str	r3, [r1, #8]
 800a1da:	f1b8 0f00 	cmp.w	r8, #0
 800a1de:	dd9c      	ble.n	800a11a <__sflush_r+0x1a>
 800a1e0:	6a21      	ldr	r1, [r4, #32]
 800a1e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1e4:	4643      	mov	r3, r8
 800a1e6:	463a      	mov	r2, r7
 800a1e8:	4628      	mov	r0, r5
 800a1ea:	47b0      	blx	r6
 800a1ec:	2800      	cmp	r0, #0
 800a1ee:	dc06      	bgt.n	800a1fe <__sflush_r+0xfe>
 800a1f0:	89a3      	ldrh	r3, [r4, #12]
 800a1f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1f6:	81a3      	strh	r3, [r4, #12]
 800a1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1fc:	e78e      	b.n	800a11c <__sflush_r+0x1c>
 800a1fe:	4407      	add	r7, r0
 800a200:	eba8 0800 	sub.w	r8, r8, r0
 800a204:	e7e9      	b.n	800a1da <__sflush_r+0xda>
 800a206:	bf00      	nop
 800a208:	20400001 	.word	0x20400001

0800a20c <_fflush_r>:
 800a20c:	b538      	push	{r3, r4, r5, lr}
 800a20e:	690b      	ldr	r3, [r1, #16]
 800a210:	4605      	mov	r5, r0
 800a212:	460c      	mov	r4, r1
 800a214:	b913      	cbnz	r3, 800a21c <_fflush_r+0x10>
 800a216:	2500      	movs	r5, #0
 800a218:	4628      	mov	r0, r5
 800a21a:	bd38      	pop	{r3, r4, r5, pc}
 800a21c:	b118      	cbz	r0, 800a226 <_fflush_r+0x1a>
 800a21e:	6983      	ldr	r3, [r0, #24]
 800a220:	b90b      	cbnz	r3, 800a226 <_fflush_r+0x1a>
 800a222:	f000 f887 	bl	800a334 <__sinit>
 800a226:	4b14      	ldr	r3, [pc, #80]	; (800a278 <_fflush_r+0x6c>)
 800a228:	429c      	cmp	r4, r3
 800a22a:	d11b      	bne.n	800a264 <_fflush_r+0x58>
 800a22c:	686c      	ldr	r4, [r5, #4]
 800a22e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d0ef      	beq.n	800a216 <_fflush_r+0xa>
 800a236:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a238:	07d0      	lsls	r0, r2, #31
 800a23a:	d404      	bmi.n	800a246 <_fflush_r+0x3a>
 800a23c:	0599      	lsls	r1, r3, #22
 800a23e:	d402      	bmi.n	800a246 <_fflush_r+0x3a>
 800a240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a242:	f000 f915 	bl	800a470 <__retarget_lock_acquire_recursive>
 800a246:	4628      	mov	r0, r5
 800a248:	4621      	mov	r1, r4
 800a24a:	f7ff ff59 	bl	800a100 <__sflush_r>
 800a24e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a250:	07da      	lsls	r2, r3, #31
 800a252:	4605      	mov	r5, r0
 800a254:	d4e0      	bmi.n	800a218 <_fflush_r+0xc>
 800a256:	89a3      	ldrh	r3, [r4, #12]
 800a258:	059b      	lsls	r3, r3, #22
 800a25a:	d4dd      	bmi.n	800a218 <_fflush_r+0xc>
 800a25c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a25e:	f000 f908 	bl	800a472 <__retarget_lock_release_recursive>
 800a262:	e7d9      	b.n	800a218 <_fflush_r+0xc>
 800a264:	4b05      	ldr	r3, [pc, #20]	; (800a27c <_fflush_r+0x70>)
 800a266:	429c      	cmp	r4, r3
 800a268:	d101      	bne.n	800a26e <_fflush_r+0x62>
 800a26a:	68ac      	ldr	r4, [r5, #8]
 800a26c:	e7df      	b.n	800a22e <_fflush_r+0x22>
 800a26e:	4b04      	ldr	r3, [pc, #16]	; (800a280 <_fflush_r+0x74>)
 800a270:	429c      	cmp	r4, r3
 800a272:	bf08      	it	eq
 800a274:	68ec      	ldreq	r4, [r5, #12]
 800a276:	e7da      	b.n	800a22e <_fflush_r+0x22>
 800a278:	08011994 	.word	0x08011994
 800a27c:	080119b4 	.word	0x080119b4
 800a280:	08011974 	.word	0x08011974

0800a284 <std>:
 800a284:	2300      	movs	r3, #0
 800a286:	b510      	push	{r4, lr}
 800a288:	4604      	mov	r4, r0
 800a28a:	e9c0 3300 	strd	r3, r3, [r0]
 800a28e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a292:	6083      	str	r3, [r0, #8]
 800a294:	8181      	strh	r1, [r0, #12]
 800a296:	6643      	str	r3, [r0, #100]	; 0x64
 800a298:	81c2      	strh	r2, [r0, #14]
 800a29a:	6183      	str	r3, [r0, #24]
 800a29c:	4619      	mov	r1, r3
 800a29e:	2208      	movs	r2, #8
 800a2a0:	305c      	adds	r0, #92	; 0x5c
 800a2a2:	f7ff f89d 	bl	80093e0 <memset>
 800a2a6:	4b05      	ldr	r3, [pc, #20]	; (800a2bc <std+0x38>)
 800a2a8:	6263      	str	r3, [r4, #36]	; 0x24
 800a2aa:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <std+0x3c>)
 800a2ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2ae:	4b05      	ldr	r3, [pc, #20]	; (800a2c4 <std+0x40>)
 800a2b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2b2:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <std+0x44>)
 800a2b4:	6224      	str	r4, [r4, #32]
 800a2b6:	6323      	str	r3, [r4, #48]	; 0x30
 800a2b8:	bd10      	pop	{r4, pc}
 800a2ba:	bf00      	nop
 800a2bc:	0800a679 	.word	0x0800a679
 800a2c0:	0800a69b 	.word	0x0800a69b
 800a2c4:	0800a6d3 	.word	0x0800a6d3
 800a2c8:	0800a6f7 	.word	0x0800a6f7

0800a2cc <_cleanup_r>:
 800a2cc:	4901      	ldr	r1, [pc, #4]	; (800a2d4 <_cleanup_r+0x8>)
 800a2ce:	f000 b8af 	b.w	800a430 <_fwalk_reent>
 800a2d2:	bf00      	nop
 800a2d4:	0800a20d 	.word	0x0800a20d

0800a2d8 <__sfmoreglue>:
 800a2d8:	b570      	push	{r4, r5, r6, lr}
 800a2da:	1e4a      	subs	r2, r1, #1
 800a2dc:	2568      	movs	r5, #104	; 0x68
 800a2de:	4355      	muls	r5, r2
 800a2e0:	460e      	mov	r6, r1
 800a2e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2e6:	f7ff f98f 	bl	8009608 <_malloc_r>
 800a2ea:	4604      	mov	r4, r0
 800a2ec:	b140      	cbz	r0, 800a300 <__sfmoreglue+0x28>
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	e9c0 1600 	strd	r1, r6, [r0]
 800a2f4:	300c      	adds	r0, #12
 800a2f6:	60a0      	str	r0, [r4, #8]
 800a2f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a2fc:	f7ff f870 	bl	80093e0 <memset>
 800a300:	4620      	mov	r0, r4
 800a302:	bd70      	pop	{r4, r5, r6, pc}

0800a304 <__sfp_lock_acquire>:
 800a304:	4801      	ldr	r0, [pc, #4]	; (800a30c <__sfp_lock_acquire+0x8>)
 800a306:	f000 b8b3 	b.w	800a470 <__retarget_lock_acquire_recursive>
 800a30a:	bf00      	nop
 800a30c:	200007d0 	.word	0x200007d0

0800a310 <__sfp_lock_release>:
 800a310:	4801      	ldr	r0, [pc, #4]	; (800a318 <__sfp_lock_release+0x8>)
 800a312:	f000 b8ae 	b.w	800a472 <__retarget_lock_release_recursive>
 800a316:	bf00      	nop
 800a318:	200007d0 	.word	0x200007d0

0800a31c <__sinit_lock_acquire>:
 800a31c:	4801      	ldr	r0, [pc, #4]	; (800a324 <__sinit_lock_acquire+0x8>)
 800a31e:	f000 b8a7 	b.w	800a470 <__retarget_lock_acquire_recursive>
 800a322:	bf00      	nop
 800a324:	200007cb 	.word	0x200007cb

0800a328 <__sinit_lock_release>:
 800a328:	4801      	ldr	r0, [pc, #4]	; (800a330 <__sinit_lock_release+0x8>)
 800a32a:	f000 b8a2 	b.w	800a472 <__retarget_lock_release_recursive>
 800a32e:	bf00      	nop
 800a330:	200007cb 	.word	0x200007cb

0800a334 <__sinit>:
 800a334:	b510      	push	{r4, lr}
 800a336:	4604      	mov	r4, r0
 800a338:	f7ff fff0 	bl	800a31c <__sinit_lock_acquire>
 800a33c:	69a3      	ldr	r3, [r4, #24]
 800a33e:	b11b      	cbz	r3, 800a348 <__sinit+0x14>
 800a340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a344:	f7ff bff0 	b.w	800a328 <__sinit_lock_release>
 800a348:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a34c:	6523      	str	r3, [r4, #80]	; 0x50
 800a34e:	4b13      	ldr	r3, [pc, #76]	; (800a39c <__sinit+0x68>)
 800a350:	4a13      	ldr	r2, [pc, #76]	; (800a3a0 <__sinit+0x6c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	62a2      	str	r2, [r4, #40]	; 0x28
 800a356:	42a3      	cmp	r3, r4
 800a358:	bf04      	itt	eq
 800a35a:	2301      	moveq	r3, #1
 800a35c:	61a3      	streq	r3, [r4, #24]
 800a35e:	4620      	mov	r0, r4
 800a360:	f000 f820 	bl	800a3a4 <__sfp>
 800a364:	6060      	str	r0, [r4, #4]
 800a366:	4620      	mov	r0, r4
 800a368:	f000 f81c 	bl	800a3a4 <__sfp>
 800a36c:	60a0      	str	r0, [r4, #8]
 800a36e:	4620      	mov	r0, r4
 800a370:	f000 f818 	bl	800a3a4 <__sfp>
 800a374:	2200      	movs	r2, #0
 800a376:	60e0      	str	r0, [r4, #12]
 800a378:	2104      	movs	r1, #4
 800a37a:	6860      	ldr	r0, [r4, #4]
 800a37c:	f7ff ff82 	bl	800a284 <std>
 800a380:	68a0      	ldr	r0, [r4, #8]
 800a382:	2201      	movs	r2, #1
 800a384:	2109      	movs	r1, #9
 800a386:	f7ff ff7d 	bl	800a284 <std>
 800a38a:	68e0      	ldr	r0, [r4, #12]
 800a38c:	2202      	movs	r2, #2
 800a38e:	2112      	movs	r1, #18
 800a390:	f7ff ff78 	bl	800a284 <std>
 800a394:	2301      	movs	r3, #1
 800a396:	61a3      	str	r3, [r4, #24]
 800a398:	e7d2      	b.n	800a340 <__sinit+0xc>
 800a39a:	bf00      	nop
 800a39c:	08011888 	.word	0x08011888
 800a3a0:	0800a2cd 	.word	0x0800a2cd

0800a3a4 <__sfp>:
 800a3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a6:	4607      	mov	r7, r0
 800a3a8:	f7ff ffac 	bl	800a304 <__sfp_lock_acquire>
 800a3ac:	4b1e      	ldr	r3, [pc, #120]	; (800a428 <__sfp+0x84>)
 800a3ae:	681e      	ldr	r6, [r3, #0]
 800a3b0:	69b3      	ldr	r3, [r6, #24]
 800a3b2:	b913      	cbnz	r3, 800a3ba <__sfp+0x16>
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	f7ff ffbd 	bl	800a334 <__sinit>
 800a3ba:	3648      	adds	r6, #72	; 0x48
 800a3bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	d503      	bpl.n	800a3cc <__sfp+0x28>
 800a3c4:	6833      	ldr	r3, [r6, #0]
 800a3c6:	b30b      	cbz	r3, 800a40c <__sfp+0x68>
 800a3c8:	6836      	ldr	r6, [r6, #0]
 800a3ca:	e7f7      	b.n	800a3bc <__sfp+0x18>
 800a3cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3d0:	b9d5      	cbnz	r5, 800a408 <__sfp+0x64>
 800a3d2:	4b16      	ldr	r3, [pc, #88]	; (800a42c <__sfp+0x88>)
 800a3d4:	60e3      	str	r3, [r4, #12]
 800a3d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3da:	6665      	str	r5, [r4, #100]	; 0x64
 800a3dc:	f000 f847 	bl	800a46e <__retarget_lock_init_recursive>
 800a3e0:	f7ff ff96 	bl	800a310 <__sfp_lock_release>
 800a3e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3ec:	6025      	str	r5, [r4, #0]
 800a3ee:	61a5      	str	r5, [r4, #24]
 800a3f0:	2208      	movs	r2, #8
 800a3f2:	4629      	mov	r1, r5
 800a3f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a3f8:	f7fe fff2 	bl	80093e0 <memset>
 800a3fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a400:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a404:	4620      	mov	r0, r4
 800a406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a408:	3468      	adds	r4, #104	; 0x68
 800a40a:	e7d9      	b.n	800a3c0 <__sfp+0x1c>
 800a40c:	2104      	movs	r1, #4
 800a40e:	4638      	mov	r0, r7
 800a410:	f7ff ff62 	bl	800a2d8 <__sfmoreglue>
 800a414:	4604      	mov	r4, r0
 800a416:	6030      	str	r0, [r6, #0]
 800a418:	2800      	cmp	r0, #0
 800a41a:	d1d5      	bne.n	800a3c8 <__sfp+0x24>
 800a41c:	f7ff ff78 	bl	800a310 <__sfp_lock_release>
 800a420:	230c      	movs	r3, #12
 800a422:	603b      	str	r3, [r7, #0]
 800a424:	e7ee      	b.n	800a404 <__sfp+0x60>
 800a426:	bf00      	nop
 800a428:	08011888 	.word	0x08011888
 800a42c:	ffff0001 	.word	0xffff0001

0800a430 <_fwalk_reent>:
 800a430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a434:	4606      	mov	r6, r0
 800a436:	4688      	mov	r8, r1
 800a438:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a43c:	2700      	movs	r7, #0
 800a43e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a442:	f1b9 0901 	subs.w	r9, r9, #1
 800a446:	d505      	bpl.n	800a454 <_fwalk_reent+0x24>
 800a448:	6824      	ldr	r4, [r4, #0]
 800a44a:	2c00      	cmp	r4, #0
 800a44c:	d1f7      	bne.n	800a43e <_fwalk_reent+0xe>
 800a44e:	4638      	mov	r0, r7
 800a450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a454:	89ab      	ldrh	r3, [r5, #12]
 800a456:	2b01      	cmp	r3, #1
 800a458:	d907      	bls.n	800a46a <_fwalk_reent+0x3a>
 800a45a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a45e:	3301      	adds	r3, #1
 800a460:	d003      	beq.n	800a46a <_fwalk_reent+0x3a>
 800a462:	4629      	mov	r1, r5
 800a464:	4630      	mov	r0, r6
 800a466:	47c0      	blx	r8
 800a468:	4307      	orrs	r7, r0
 800a46a:	3568      	adds	r5, #104	; 0x68
 800a46c:	e7e9      	b.n	800a442 <_fwalk_reent+0x12>

0800a46e <__retarget_lock_init_recursive>:
 800a46e:	4770      	bx	lr

0800a470 <__retarget_lock_acquire_recursive>:
 800a470:	4770      	bx	lr

0800a472 <__retarget_lock_release_recursive>:
 800a472:	4770      	bx	lr

0800a474 <__swhatbuf_r>:
 800a474:	b570      	push	{r4, r5, r6, lr}
 800a476:	460e      	mov	r6, r1
 800a478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a47c:	2900      	cmp	r1, #0
 800a47e:	b096      	sub	sp, #88	; 0x58
 800a480:	4614      	mov	r4, r2
 800a482:	461d      	mov	r5, r3
 800a484:	da07      	bge.n	800a496 <__swhatbuf_r+0x22>
 800a486:	2300      	movs	r3, #0
 800a488:	602b      	str	r3, [r5, #0]
 800a48a:	89b3      	ldrh	r3, [r6, #12]
 800a48c:	061a      	lsls	r2, r3, #24
 800a48e:	d410      	bmi.n	800a4b2 <__swhatbuf_r+0x3e>
 800a490:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a494:	e00e      	b.n	800a4b4 <__swhatbuf_r+0x40>
 800a496:	466a      	mov	r2, sp
 800a498:	f000 f954 	bl	800a744 <_fstat_r>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	dbf2      	blt.n	800a486 <__swhatbuf_r+0x12>
 800a4a0:	9a01      	ldr	r2, [sp, #4]
 800a4a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a4a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a4aa:	425a      	negs	r2, r3
 800a4ac:	415a      	adcs	r2, r3
 800a4ae:	602a      	str	r2, [r5, #0]
 800a4b0:	e7ee      	b.n	800a490 <__swhatbuf_r+0x1c>
 800a4b2:	2340      	movs	r3, #64	; 0x40
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	6023      	str	r3, [r4, #0]
 800a4b8:	b016      	add	sp, #88	; 0x58
 800a4ba:	bd70      	pop	{r4, r5, r6, pc}

0800a4bc <__smakebuf_r>:
 800a4bc:	898b      	ldrh	r3, [r1, #12]
 800a4be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4c0:	079d      	lsls	r5, r3, #30
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	d507      	bpl.n	800a4d8 <__smakebuf_r+0x1c>
 800a4c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	6123      	str	r3, [r4, #16]
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	6163      	str	r3, [r4, #20]
 800a4d4:	b002      	add	sp, #8
 800a4d6:	bd70      	pop	{r4, r5, r6, pc}
 800a4d8:	ab01      	add	r3, sp, #4
 800a4da:	466a      	mov	r2, sp
 800a4dc:	f7ff ffca 	bl	800a474 <__swhatbuf_r>
 800a4e0:	9900      	ldr	r1, [sp, #0]
 800a4e2:	4605      	mov	r5, r0
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	f7ff f88f 	bl	8009608 <_malloc_r>
 800a4ea:	b948      	cbnz	r0, 800a500 <__smakebuf_r+0x44>
 800a4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4f0:	059a      	lsls	r2, r3, #22
 800a4f2:	d4ef      	bmi.n	800a4d4 <__smakebuf_r+0x18>
 800a4f4:	f023 0303 	bic.w	r3, r3, #3
 800a4f8:	f043 0302 	orr.w	r3, r3, #2
 800a4fc:	81a3      	strh	r3, [r4, #12]
 800a4fe:	e7e3      	b.n	800a4c8 <__smakebuf_r+0xc>
 800a500:	4b0d      	ldr	r3, [pc, #52]	; (800a538 <__smakebuf_r+0x7c>)
 800a502:	62b3      	str	r3, [r6, #40]	; 0x28
 800a504:	89a3      	ldrh	r3, [r4, #12]
 800a506:	6020      	str	r0, [r4, #0]
 800a508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a50c:	81a3      	strh	r3, [r4, #12]
 800a50e:	9b00      	ldr	r3, [sp, #0]
 800a510:	6163      	str	r3, [r4, #20]
 800a512:	9b01      	ldr	r3, [sp, #4]
 800a514:	6120      	str	r0, [r4, #16]
 800a516:	b15b      	cbz	r3, 800a530 <__smakebuf_r+0x74>
 800a518:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a51c:	4630      	mov	r0, r6
 800a51e:	f000 f923 	bl	800a768 <_isatty_r>
 800a522:	b128      	cbz	r0, 800a530 <__smakebuf_r+0x74>
 800a524:	89a3      	ldrh	r3, [r4, #12]
 800a526:	f023 0303 	bic.w	r3, r3, #3
 800a52a:	f043 0301 	orr.w	r3, r3, #1
 800a52e:	81a3      	strh	r3, [r4, #12]
 800a530:	89a0      	ldrh	r0, [r4, #12]
 800a532:	4305      	orrs	r5, r0
 800a534:	81a5      	strh	r5, [r4, #12]
 800a536:	e7cd      	b.n	800a4d4 <__smakebuf_r+0x18>
 800a538:	0800a2cd 	.word	0x0800a2cd

0800a53c <memcpy>:
 800a53c:	440a      	add	r2, r1
 800a53e:	4291      	cmp	r1, r2
 800a540:	f100 33ff 	add.w	r3, r0, #4294967295
 800a544:	d100      	bne.n	800a548 <memcpy+0xc>
 800a546:	4770      	bx	lr
 800a548:	b510      	push	{r4, lr}
 800a54a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a54e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a552:	4291      	cmp	r1, r2
 800a554:	d1f9      	bne.n	800a54a <memcpy+0xe>
 800a556:	bd10      	pop	{r4, pc}

0800a558 <memmove>:
 800a558:	4288      	cmp	r0, r1
 800a55a:	b510      	push	{r4, lr}
 800a55c:	eb01 0402 	add.w	r4, r1, r2
 800a560:	d902      	bls.n	800a568 <memmove+0x10>
 800a562:	4284      	cmp	r4, r0
 800a564:	4623      	mov	r3, r4
 800a566:	d807      	bhi.n	800a578 <memmove+0x20>
 800a568:	1e43      	subs	r3, r0, #1
 800a56a:	42a1      	cmp	r1, r4
 800a56c:	d008      	beq.n	800a580 <memmove+0x28>
 800a56e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a572:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a576:	e7f8      	b.n	800a56a <memmove+0x12>
 800a578:	4402      	add	r2, r0
 800a57a:	4601      	mov	r1, r0
 800a57c:	428a      	cmp	r2, r1
 800a57e:	d100      	bne.n	800a582 <memmove+0x2a>
 800a580:	bd10      	pop	{r4, pc}
 800a582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a586:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a58a:	e7f7      	b.n	800a57c <memmove+0x24>

0800a58c <__malloc_lock>:
 800a58c:	4801      	ldr	r0, [pc, #4]	; (800a594 <__malloc_lock+0x8>)
 800a58e:	f7ff bf6f 	b.w	800a470 <__retarget_lock_acquire_recursive>
 800a592:	bf00      	nop
 800a594:	200007cc 	.word	0x200007cc

0800a598 <__malloc_unlock>:
 800a598:	4801      	ldr	r0, [pc, #4]	; (800a5a0 <__malloc_unlock+0x8>)
 800a59a:	f7ff bf6a 	b.w	800a472 <__retarget_lock_release_recursive>
 800a59e:	bf00      	nop
 800a5a0:	200007cc 	.word	0x200007cc

0800a5a4 <_realloc_r>:
 800a5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a6:	4607      	mov	r7, r0
 800a5a8:	4614      	mov	r4, r2
 800a5aa:	460e      	mov	r6, r1
 800a5ac:	b921      	cbnz	r1, 800a5b8 <_realloc_r+0x14>
 800a5ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a5b2:	4611      	mov	r1, r2
 800a5b4:	f7ff b828 	b.w	8009608 <_malloc_r>
 800a5b8:	b922      	cbnz	r2, 800a5c4 <_realloc_r+0x20>
 800a5ba:	f7fe ffd5 	bl	8009568 <_free_r>
 800a5be:	4625      	mov	r5, r4
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c4:	f000 f8f2 	bl	800a7ac <_malloc_usable_size_r>
 800a5c8:	42a0      	cmp	r0, r4
 800a5ca:	d20f      	bcs.n	800a5ec <_realloc_r+0x48>
 800a5cc:	4621      	mov	r1, r4
 800a5ce:	4638      	mov	r0, r7
 800a5d0:	f7ff f81a 	bl	8009608 <_malloc_r>
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	d0f2      	beq.n	800a5c0 <_realloc_r+0x1c>
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4622      	mov	r2, r4
 800a5de:	f7ff ffad 	bl	800a53c <memcpy>
 800a5e2:	4631      	mov	r1, r6
 800a5e4:	4638      	mov	r0, r7
 800a5e6:	f7fe ffbf 	bl	8009568 <_free_r>
 800a5ea:	e7e9      	b.n	800a5c0 <_realloc_r+0x1c>
 800a5ec:	4635      	mov	r5, r6
 800a5ee:	e7e7      	b.n	800a5c0 <_realloc_r+0x1c>

0800a5f0 <_raise_r>:
 800a5f0:	291f      	cmp	r1, #31
 800a5f2:	b538      	push	{r3, r4, r5, lr}
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	460d      	mov	r5, r1
 800a5f8:	d904      	bls.n	800a604 <_raise_r+0x14>
 800a5fa:	2316      	movs	r3, #22
 800a5fc:	6003      	str	r3, [r0, #0]
 800a5fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a602:	bd38      	pop	{r3, r4, r5, pc}
 800a604:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a606:	b112      	cbz	r2, 800a60e <_raise_r+0x1e>
 800a608:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a60c:	b94b      	cbnz	r3, 800a622 <_raise_r+0x32>
 800a60e:	4620      	mov	r0, r4
 800a610:	f000 f830 	bl	800a674 <_getpid_r>
 800a614:	462a      	mov	r2, r5
 800a616:	4601      	mov	r1, r0
 800a618:	4620      	mov	r0, r4
 800a61a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a61e:	f000 b817 	b.w	800a650 <_kill_r>
 800a622:	2b01      	cmp	r3, #1
 800a624:	d00a      	beq.n	800a63c <_raise_r+0x4c>
 800a626:	1c59      	adds	r1, r3, #1
 800a628:	d103      	bne.n	800a632 <_raise_r+0x42>
 800a62a:	2316      	movs	r3, #22
 800a62c:	6003      	str	r3, [r0, #0]
 800a62e:	2001      	movs	r0, #1
 800a630:	e7e7      	b.n	800a602 <_raise_r+0x12>
 800a632:	2400      	movs	r4, #0
 800a634:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a638:	4628      	mov	r0, r5
 800a63a:	4798      	blx	r3
 800a63c:	2000      	movs	r0, #0
 800a63e:	e7e0      	b.n	800a602 <_raise_r+0x12>

0800a640 <raise>:
 800a640:	4b02      	ldr	r3, [pc, #8]	; (800a64c <raise+0xc>)
 800a642:	4601      	mov	r1, r0
 800a644:	6818      	ldr	r0, [r3, #0]
 800a646:	f7ff bfd3 	b.w	800a5f0 <_raise_r>
 800a64a:	bf00      	nop
 800a64c:	200000c8 	.word	0x200000c8

0800a650 <_kill_r>:
 800a650:	b538      	push	{r3, r4, r5, lr}
 800a652:	4d07      	ldr	r5, [pc, #28]	; (800a670 <_kill_r+0x20>)
 800a654:	2300      	movs	r3, #0
 800a656:	4604      	mov	r4, r0
 800a658:	4608      	mov	r0, r1
 800a65a:	4611      	mov	r1, r2
 800a65c:	602b      	str	r3, [r5, #0]
 800a65e:	f7f9 faf5 	bl	8003c4c <_kill>
 800a662:	1c43      	adds	r3, r0, #1
 800a664:	d102      	bne.n	800a66c <_kill_r+0x1c>
 800a666:	682b      	ldr	r3, [r5, #0]
 800a668:	b103      	cbz	r3, 800a66c <_kill_r+0x1c>
 800a66a:	6023      	str	r3, [r4, #0]
 800a66c:	bd38      	pop	{r3, r4, r5, pc}
 800a66e:	bf00      	nop
 800a670:	200007d4 	.word	0x200007d4

0800a674 <_getpid_r>:
 800a674:	f7f9 bae2 	b.w	8003c3c <_getpid>

0800a678 <__sread>:
 800a678:	b510      	push	{r4, lr}
 800a67a:	460c      	mov	r4, r1
 800a67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a680:	f000 f89c 	bl	800a7bc <_read_r>
 800a684:	2800      	cmp	r0, #0
 800a686:	bfab      	itete	ge
 800a688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a68a:	89a3      	ldrhlt	r3, [r4, #12]
 800a68c:	181b      	addge	r3, r3, r0
 800a68e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a692:	bfac      	ite	ge
 800a694:	6563      	strge	r3, [r4, #84]	; 0x54
 800a696:	81a3      	strhlt	r3, [r4, #12]
 800a698:	bd10      	pop	{r4, pc}

0800a69a <__swrite>:
 800a69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a69e:	461f      	mov	r7, r3
 800a6a0:	898b      	ldrh	r3, [r1, #12]
 800a6a2:	05db      	lsls	r3, r3, #23
 800a6a4:	4605      	mov	r5, r0
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	4616      	mov	r6, r2
 800a6aa:	d505      	bpl.n	800a6b8 <__swrite+0x1e>
 800a6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f000 f868 	bl	800a788 <_lseek_r>
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6c2:	81a3      	strh	r3, [r4, #12]
 800a6c4:	4632      	mov	r2, r6
 800a6c6:	463b      	mov	r3, r7
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ce:	f000 b817 	b.w	800a700 <_write_r>

0800a6d2 <__sseek>:
 800a6d2:	b510      	push	{r4, lr}
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6da:	f000 f855 	bl	800a788 <_lseek_r>
 800a6de:	1c43      	adds	r3, r0, #1
 800a6e0:	89a3      	ldrh	r3, [r4, #12]
 800a6e2:	bf15      	itete	ne
 800a6e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a6e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a6ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a6ee:	81a3      	strheq	r3, [r4, #12]
 800a6f0:	bf18      	it	ne
 800a6f2:	81a3      	strhne	r3, [r4, #12]
 800a6f4:	bd10      	pop	{r4, pc}

0800a6f6 <__sclose>:
 800a6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fa:	f000 b813 	b.w	800a724 <_close_r>
	...

0800a700 <_write_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d07      	ldr	r5, [pc, #28]	; (800a720 <_write_r+0x20>)
 800a704:	4604      	mov	r4, r0
 800a706:	4608      	mov	r0, r1
 800a708:	4611      	mov	r1, r2
 800a70a:	2200      	movs	r2, #0
 800a70c:	602a      	str	r2, [r5, #0]
 800a70e:	461a      	mov	r2, r3
 800a710:	f7f9 fad3 	bl	8003cba <_write>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	d102      	bne.n	800a71e <_write_r+0x1e>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	b103      	cbz	r3, 800a71e <_write_r+0x1e>
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	200007d4 	.word	0x200007d4

0800a724 <_close_r>:
 800a724:	b538      	push	{r3, r4, r5, lr}
 800a726:	4d06      	ldr	r5, [pc, #24]	; (800a740 <_close_r+0x1c>)
 800a728:	2300      	movs	r3, #0
 800a72a:	4604      	mov	r4, r0
 800a72c:	4608      	mov	r0, r1
 800a72e:	602b      	str	r3, [r5, #0]
 800a730:	f7f9 fadf 	bl	8003cf2 <_close>
 800a734:	1c43      	adds	r3, r0, #1
 800a736:	d102      	bne.n	800a73e <_close_r+0x1a>
 800a738:	682b      	ldr	r3, [r5, #0]
 800a73a:	b103      	cbz	r3, 800a73e <_close_r+0x1a>
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	bd38      	pop	{r3, r4, r5, pc}
 800a740:	200007d4 	.word	0x200007d4

0800a744 <_fstat_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	4d07      	ldr	r5, [pc, #28]	; (800a764 <_fstat_r+0x20>)
 800a748:	2300      	movs	r3, #0
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	4611      	mov	r1, r2
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	f7f9 fada 	bl	8003d0a <_fstat>
 800a756:	1c43      	adds	r3, r0, #1
 800a758:	d102      	bne.n	800a760 <_fstat_r+0x1c>
 800a75a:	682b      	ldr	r3, [r5, #0]
 800a75c:	b103      	cbz	r3, 800a760 <_fstat_r+0x1c>
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	bd38      	pop	{r3, r4, r5, pc}
 800a762:	bf00      	nop
 800a764:	200007d4 	.word	0x200007d4

0800a768 <_isatty_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4d06      	ldr	r5, [pc, #24]	; (800a784 <_isatty_r+0x1c>)
 800a76c:	2300      	movs	r3, #0
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	f7f9 fad9 	bl	8003d2a <_isatty>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_isatty_r+0x1a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_isatty_r+0x1a>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	200007d4 	.word	0x200007d4

0800a788 <_lseek_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4d07      	ldr	r5, [pc, #28]	; (800a7a8 <_lseek_r+0x20>)
 800a78c:	4604      	mov	r4, r0
 800a78e:	4608      	mov	r0, r1
 800a790:	4611      	mov	r1, r2
 800a792:	2200      	movs	r2, #0
 800a794:	602a      	str	r2, [r5, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	f7f9 fad2 	bl	8003d40 <_lseek>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_lseek_r+0x1e>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_lseek_r+0x1e>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	200007d4 	.word	0x200007d4

0800a7ac <_malloc_usable_size_r>:
 800a7ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7b0:	1f18      	subs	r0, r3, #4
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	bfbc      	itt	lt
 800a7b6:	580b      	ldrlt	r3, [r1, r0]
 800a7b8:	18c0      	addlt	r0, r0, r3
 800a7ba:	4770      	bx	lr

0800a7bc <_read_r>:
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	4d07      	ldr	r5, [pc, #28]	; (800a7dc <_read_r+0x20>)
 800a7c0:	4604      	mov	r4, r0
 800a7c2:	4608      	mov	r0, r1
 800a7c4:	4611      	mov	r1, r2
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	602a      	str	r2, [r5, #0]
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	f7f9 fa58 	bl	8003c80 <_read>
 800a7d0:	1c43      	adds	r3, r0, #1
 800a7d2:	d102      	bne.n	800a7da <_read_r+0x1e>
 800a7d4:	682b      	ldr	r3, [r5, #0]
 800a7d6:	b103      	cbz	r3, 800a7da <_read_r+0x1e>
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	bd38      	pop	{r3, r4, r5, pc}
 800a7dc:	200007d4 	.word	0x200007d4

0800a7e0 <_init>:
 800a7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e2:	bf00      	nop
 800a7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7e6:	bc08      	pop	{r3}
 800a7e8:	469e      	mov	lr, r3
 800a7ea:	4770      	bx	lr

0800a7ec <_fini>:
 800a7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ee:	bf00      	nop
 800a7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7f2:	bc08      	pop	{r3}
 800a7f4:	469e      	mov	lr, r3
 800a7f6:	4770      	bx	lr
