// Seed: 2064913269
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  assign id_3 = 1;
endmodule
module module_1;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_3 = id_0;
  assign id_7 = 1'd0;
  type_11(
      1, id_6, {1, id_2}, -1, id_5, id_0, 1, id_5, 1, id_0
  );
endmodule
