[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 99
LIB: work
FILE: ${SURELOG_DIR}/tests/ClockingBlock/dut.sv
n<> u<98> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<98> s<97> l<1:1>
  n<> u<97> t<Source_text> p<98> c<96> l<1:1> el<17:10>
    n<> u<96> t<Description> p<97> c<95> l<1:1> el<17:10>
      n<> u<95> t<Module_declaration> p<96> c<11> l<1:1> el<17:10>
        n<> u<11> t<Module_ansi_header> p<95> c<2> s<34> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<11> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<11> s<10> l<1:8> el<1:11>
          n<> u<10> t<List_of_port_declarations> p<11> c<9> l<1:12> el<3:2>
            n<> u<9> t<Ansi_port_declaration> p<10> c<7> l<2:2> el<2:11>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:2> el<2:7>
                n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:2> el<2:7>
                n<> u<6> t<Net_port_type> p<7> c<5> l<2:8> el<2:8>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<2:8> el<2:8>
              n<clk> u<8> t<StringConst> p<9> l<2:8> el<2:11>
        n<> u<34> t<Non_port_module_item> p<95> c<33> s<49> l<5:3> el<7:14>
          n<> u<33> t<Module_or_generate_item> p<34> c<32> l<5:3> el<7:14>
            n<> u<32> t<Module_common_item> p<33> c<31> l<5:3> el<7:14>
              n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<5:3> el<7:14>
                n<> u<30> t<Clocking_declaration> p<31> c<28> l<5:3> el<7:14>
                  n<> u<28> t<DEFAULT> p<30> s<18> l<5:3> el<5:10>
                  n<> u<18> t<Clocking_event> p<30> c<17> s<27> l<5:20> el<5:34>
                    n<> u<17> t<Event_expression> p<18> c<12> l<5:22> el<5:33>
                      n<> u<12> t<Edge_Posedge> p<17> s<16> l<5:22> el<5:29>
                      n<> u<16> t<Expression> p<17> c<15> l<5:30> el<5:33>
                        n<> u<15> t<Primary> p<16> c<14> l<5:30> el<5:33>
                          n<> u<14> t<Primary_literal> p<15> c<13> l<5:30> el<5:33>
                            n<clk> u<13> t<StringConst> p<14> l<5:30> el<5:33>
                  n<> u<27> t<Clocking_item> p<30> c<26> s<29> l<6:5> el<6:41>
                    n<> u<26> t<DefaultSkew_IntputOutput> p<27> c<23> l<6:13> el<6:40>
                      n<> u<23> t<Clocking_skew> p<26> c<22> s<25> l<6:19> el<6:25>
                        n<> u<22> t<Delay_control> p<23> c<21> l<6:19> el<6:25>
                          n<#1> u<21> t<IntConst> p<22> c<20> l<6:19> el<6:25>
                            n<> u<20> t<Name_of_instance> p<21> c<19> l<6:21> el<6:25>
                              n<step> u<19> t<StringConst> p<20> l<6:21> el<6:25>
                      n<> u<25> t<Clocking_skew> p<26> c<24> l<6:33> el<6:40>
                        n<> u<24> t<Edge_Negedge> p<25> l<6:33> el<6:40>
                  n<> u<29> t<ENDCLOCKING> p<30> l<7:3> el<7:14>
        n<> u<49> t<Non_port_module_item> p<95> c<48> s<93> l<9:3> el<9:49>
          n<> u<48> t<Module_or_generate_item> p<49> c<47> l<9:3> el<9:49>
            n<> u<47> t<Module_common_item> p<48> c<46> l<9:3> el<9:49>
              n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<9:3> el<9:49>
                n<> u<45> t<Clocking_declaration> p<46> c<43> l<9:3> el<9:49>
                  n<> u<43> t<GLOBAL> p<45> s<35> l<9:3> el<9:9>
                  n<cb> u<35> t<StringConst> p<45> s<42> l<9:19> el<9:21>
                  n<> u<42> t<Clocking_event> p<45> c<41> s<44> l<9:22> el<9:36>
                    n<> u<41> t<Event_expression> p<42> c<36> l<9:24> el<9:35>
                      n<> u<36> t<Edge_Posedge> p<41> s<40> l<9:24> el<9:31>
                      n<> u<40> t<Expression> p<41> c<39> l<9:32> el<9:35>
                        n<> u<39> t<Primary> p<40> c<38> l<9:32> el<9:35>
                          n<> u<38> t<Primary_literal> p<39> c<37> l<9:32> el<9:35>
                            n<clk> u<37> t<StringConst> p<38> l<9:32> el<9:35>
                  n<> u<44> t<ENDCLOCKING> p<45> l<9:38> el<9:49>
        n<> u<93> t<Non_port_module_item> p<95> c<92> s<94> l<11:3> el<15:14>
          n<> u<92> t<Module_or_generate_item> p<93> c<91> l<11:3> el<15:14>
            n<> u<91> t<Module_common_item> p<92> c<90> l<11:3> el<15:14>
              n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<11:3> el<15:14>
                n<> u<89> t<Clocking_declaration> p<90> c<50> l<11:3> el<15:14>
                  n<cb1> u<50> t<StringConst> p<89> s<57> l<11:12> el<11:15>
                  n<> u<57> t<Clocking_event> p<89> c<56> s<65> l<11:16> el<11:30>
                    n<> u<56> t<Event_expression> p<57> c<51> l<11:18> el<11:29>
                      n<> u<51> t<Edge_Posedge> p<56> s<55> l<11:18> el<11:25>
                      n<> u<55> t<Expression> p<56> c<54> l<11:26> el<11:29>
                        n<> u<54> t<Primary> p<55> c<53> l<11:26> el<11:29>
                          n<> u<53> t<Primary_literal> p<54> c<52> l<11:26> el<11:29>
                            n<clk> u<52> t<StringConst> p<53> l<11:26> el<11:29>
                  n<> u<65> t<Clocking_item> p<89> c<64> s<73> l<12:5> el<12:32>
                    n<> u<64> t<DefaultSkew_IntputOutput> p<65> c<60> l<12:13> el<12:31>
                      n<> u<60> t<Clocking_skew> p<64> c<59> s<63> l<12:19> el<12:21>
                        n<> u<59> t<Delay_control> p<60> c<58> l<12:19> el<12:21>
                          n<#1> u<58> t<IntConst> p<59> l<12:19> el<12:21>
                      n<> u<63> t<Clocking_skew> p<64> c<62> l<12:29> el<12:31>
                        n<> u<62> t<Delay_control> p<63> c<61> l<12:29> el<12:31>
                          n<#2> u<61> t<IntConst> p<62> l<12:29> el<12:31>
                  n<> u<73> t<Clocking_item> p<89> c<69> s<87> l<13:5> el<13:23>
                    n<> u<69> t<ClockingDir_Input> p<73> c<68> s<72> l<13:5> el<13:13>
                      n<> u<68> t<Clocking_skew> p<69> c<67> l<13:11> el<13:13>
                        n<> u<67> t<Delay_control> p<68> c<66> l<13:11> el<13:13>
                          n<#1> u<66> t<IntConst> p<67> l<13:11> el<13:13>
                    n<> u<72> t<List_of_clocking_decl_assign> p<73> c<71> l<13:14> el<13:22>
                      n<> u<71> t<Clocking_decl_assign> p<72> c<70> l<13:14> el<13:22>
                        n<from_Dut> u<70> t<StringConst> p<71> l<13:14> el<13:22>
                  n<> u<87> t<Clocking_item> p<89> c<76> s<88> l<14:5> el<14:36>
                    n<> u<76> t<ClockingDir_Output> p<87> c<75> s<86> l<14:5> el<14:19>
                      n<> u<75> t<Clocking_skew> p<76> c<74> l<14:12> el<14:19>
                        n<> u<74> t<Edge_Posedge> p<75> l<14:12> el<14:19>
                    n<> u<86> t<List_of_clocking_decl_assign> p<87> c<85> l<14:20> el<14:35>
                      n<> u<85> t<Clocking_decl_assign> p<86> c<77> l<14:20> el<14:35>
                        n<to_Dut> u<77> t<StringConst> p<85> s<84> l<14:20> el<14:26>
                        n<> u<84> t<Expression> p<85> c<83> l<14:29> el<14:35>
                          n<> u<83> t<Primary> p<84> c<82> l<14:29> el<14:35>
                            n<> u<82> t<Complex_func_call> p<83> c<78> l<14:29> el<14:35>
                              n<top> u<78> t<StringConst> p<82> s<79> l<14:29> el<14:32>
                              n<to> u<79> t<StringConst> p<82> s<81> l<14:33> el<14:35>
                              n<> u<81> t<Select> p<82> c<80> l<14:35> el<14:35>
                                n<> u<80> t<Bit_select> p<81> l<14:35> el<14:35>
                  n<> u<88> t<ENDCLOCKING> p<89> l<15:3> el<15:14>
        n<> u<94> t<ENDMODULE> p<95> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ClockingBlock/dut.sv:1:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
ClockingBlock                                          3
ClockingIODecl                                         2
Constant                                               5
DelayControl                                           4
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
EventControl                                           3
Function                                               9
HierPath                                               1
IODecl                                                11
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               1
LogicVar                                               1
Module                                                 1
Operation                                              3
Package                                                1
Port                                                   1
RefObj                                                 5
RefTypespec                                           11
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClockingBlock/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ClockingBlock/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_ClockingBlock: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@top.unnamed_clocking_block
    |vpiOutputEdge:50
    |vpiInputSkew:
    \_DelayControl: , line:6:19, endln:6:25
      |vpiParent:
      \_ClockingBlock: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |#1
    |vpiClockingEvent:
    \_EventControl: , line:5:20, endln:5:34
      |vpiParent:
      \_ClockingBlock: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
      |vpiCondition:
      \_Operation: , line:5:22, endln:5:33
        |vpiParent:
        \_EventControl: , line:5:20, endln:5:34
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.unnamed_clocking_block.clk), line:5:30, endln:5:33
          |vpiParent:
          \_Operation: , line:5:22, endln:5:33
          |vpiName:clk
          |vpiFullName:work@top.unnamed_clocking_block.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:2:8, endln:2:11
  |vpiInternalScope:
  \_ClockingBlock: (work@top.cb), line:9:3, endln:9:49
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb
    |vpiFullName:work@top.cb
    |vpiClockingEvent:
    \_EventControl: , line:9:22, endln:9:36
      |vpiParent:
      \_ClockingBlock: (work@top.cb), line:9:3, endln:9:49
      |vpiCondition:
      \_Operation: , line:9:24, endln:9:35
        |vpiParent:
        \_EventControl: , line:9:22, endln:9:36
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.cb.clk), line:9:32, endln:9:35
          |vpiParent:
          \_Operation: , line:9:24, endln:9:35
          |vpiName:clk
          |vpiFullName:work@top.cb.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:2:8, endln:2:11
  |vpiInternalScope:
  \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:cb1
    |vpiFullName:work@top.cb1
    |vpiImportTypespec:
    \_LogicNet: (work@top.cb1.to), line:14:33, endln:14:35
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |vpiName:to
      |vpiFullName:work@top.cb1.to
      |vpiNetType:1
    |vpiInputSkew:
    \_DelayControl: , line:12:19, endln:12:21
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |#1
    |vpiOutputSkew:
    \_DelayControl: , line:12:29, endln:12:31
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |#2
    |vpiClockingEvent:
    \_EventControl: , line:11:16, endln:11:30
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |vpiCondition:
      \_Operation: , line:11:18, endln:11:29
        |vpiParent:
        \_EventControl: , line:11:16, endln:11:30
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.cb1.clk), line:11:26, endln:11:29
          |vpiParent:
          \_Operation: , line:11:18, endln:11:29
          |vpiName:clk
          |vpiFullName:work@top.cb1.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:2:8, endln:2:11
    |vpiClockingIODecl:
    \_ClockingIODecl: (from_Dut), line:13:14, endln:13:22
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:1
      |vpiName:from_Dut
      |vpiInputSkew:
      \_DelayControl: , line:13:11, endln:13:13
        |vpiParent:
        \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
        |#1
    |vpiClockingIODecl:
    \_ClockingIODecl: (to_Dut), line:14:20, endln:14:35
      |vpiParent:
      \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
      |vpiDirection:2
      |vpiName:to_Dut
      |vpiOutputEdge:13
      |vpiExpr:
      \_HierPath: (top.to), line:14:29, endln:14:35
        |vpiParent:
        \_ClockingIODecl: (to_Dut), line:14:20, endln:14:35
        |vpiActual:
        \_RefObj: (top), line:14:29, endln:14:32
          |vpiParent:
          \_HierPath: (top.to), line:14:29, endln:14:35
          |vpiName:top
          |vpiActual:
          \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
        |vpiActual:
        \_RefObj: (work@top.cb1.to_Dut.to), line:14:33, endln:14:35
          |vpiParent:
          \_HierPath: (top.to), line:14:29, endln:14:35
          |vpiName:to
          |vpiFullName:work@top.cb1.to_Dut.to
          |vpiActual:
          \_LogicNet: (work@top.cb1.to), line:14:33, endln:14:35
        |vpiName:top.to
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:2:8, endln:2:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.clk), line:2:8, endln:2:11
  |vpiGlobalClocking:
  \_ClockingBlock: (work@top.cb), line:9:3, endln:9:49
  |vpiDefaultClocking:
  \_ClockingBlock: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
  |vpiPort:
  \_Port: (clk), line:2:8, endln:2:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ClockingBlock/dut.sv, line:1:1, endln:17:10
    |vpiName:clk
    |vpiDirection:1
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.unnamed_clocking_block), line:5:3, endln:7:14
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.cb), line:9:3, endln:9:49
  |vpiClockingBlock:
  \_ClockingBlock: (work@top.cb1), line:11:3, endln:15:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
