
LLDN_m128rfa1_wm100duino_0x0000.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d6  00800200  0000b8d6  0000b96a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000b57e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  0000b57e  0000b57e  0000b612  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          000037ac  008002d6  008002d6  0000ba40  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  0000ba40  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000bacc  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003b0  00000000  00000000  0000bb0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000ac4f  00000000  00000000  0000bebc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b80  00000000  00000000  00016b0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006ac3  00000000  00000000  0001a68b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002f58  00000000  00000000  00021150  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00004444  00000000  00000000  000240a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005ade  00000000  00000000  000284ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000098  00000000  00000000  0002dfca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 89 01 	jmp	0x312	; 0x312 <__ctors_end>
       4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
       8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
       c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      10:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      14:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      18:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      1c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      20:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      24:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      28:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      2c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      30:	0c 94 2f 43 	jmp	0x865e	; 0x865e <__vector_12>
      34:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      38:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      3c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      40:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      44:	0c 94 97 32 	jmp	0x652e	; 0x652e <__vector_17>
      48:	0c 94 d4 32 	jmp	0x65a8	; 0x65a8 <__vector_18>
      4c:	0c 94 11 33 	jmp	0x6622	; 0x6622 <__vector_19>
      50:	0c 94 5a 32 	jmp	0x64b4	; 0x64b4 <__vector_20>
      54:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      58:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      5c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      60:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      64:	0c 94 2b 47 	jmp	0x8e56	; 0x8e56 <__vector_25>
      68:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      6c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      70:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      74:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      78:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      7c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      80:	0c 94 8b 33 	jmp	0x6716	; 0x6716 <__vector_32>
      84:	0c 94 c8 33 	jmp	0x6790	; 0x6790 <__vector_33>
      88:	0c 94 05 34 	jmp	0x680a	; 0x680a <__vector_34>
      8c:	0c 94 4e 33 	jmp	0x669c	; 0x669c <__vector_35>
      90:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      94:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      98:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      9c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a8:	0c 94 7f 34 	jmp	0x68fe	; 0x68fe <__vector_42>
      ac:	0c 94 bc 34 	jmp	0x6978	; 0x6978 <__vector_43>
      b0:	0c 94 f9 34 	jmp	0x69f2	; 0x69f2 <__vector_44>
      b4:	0c 94 42 34 	jmp	0x6884	; 0x6884 <__vector_45>
      b8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      bc:	0c 94 73 35 	jmp	0x6ae6	; 0x6ae6 <__vector_47>
      c0:	0c 94 b0 35 	jmp	0x6b60	; 0x6b60 <__vector_48>
      c4:	0c 94 ed 35 	jmp	0x6bda	; 0x6bda <__vector_49>
      c8:	0c 94 36 35 	jmp	0x6a6c	; 0x6a6c <__vector_50>
      cc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      dc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      ec:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      fc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     100:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     104:	0c 94 40 3a 	jmp	0x7480	; 0x7480 <__vector_65>
     108:	0c 94 7d 3a 	jmp	0x74fa	; 0x74fa <__vector_66>
     10c:	0c 94 ba 3a 	jmp	0x7574	; 0x7574 <__vector_67>
     110:	0c 94 03 3a 	jmp	0x7406	; 0x7406 <__vector_68>
     114:	0c 94 f7 3a 	jmp	0x75ee	; 0x75ee <__vector_69>
     118:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     11c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     120:	40 0b       	sbc	r20, r16
     122:	4b 0b       	sbc	r20, r27
     124:	ae 0b       	sbc	r26, r30
     126:	c1 0b       	sbc	r28, r17
     128:	cd 0b       	sbc	r28, r29
     12a:	f7 0b       	sbc	r31, r23
     12c:	e0 0b       	sbc	r30, r16
     12e:	87 0c       	add	r8, r7
     130:	9f 0c       	add	r9, r15
     132:	c5 0e       	add	r12, r21
     134:	c5 0e       	add	r12, r21
     136:	c5 0e       	add	r12, r21
     138:	7a 0e       	add	r7, r26
     13a:	bc 0e       	add	r11, r28
     13c:	fb 1e       	adc	r15, r27
     13e:	22 1f       	adc	r18, r18
     140:	00 1f       	adc	r16, r16
     142:	22 1f       	adc	r18, r18
     144:	05 1f       	adc	r16, r21
     146:	0a 1f       	adc	r16, r26
     148:	0f 1f       	adc	r16, r31
     14a:	14 1f       	adc	r17, r20
     14c:	1d 1f       	adc	r17, r29
     14e:	19 1f       	adc	r17, r25

00000150 <__trampolines_end>:
     150:	6e 61       	ori	r22, 0x1E	; 30
     152:	6e 00       	.word	0x006e	; ????

00000154 <__c.2332>:
     154:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     164:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     174:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     184:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     194:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     1a4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     1b4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1c4:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1d4:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1e4:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1f4:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     204:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     214:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     224:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     234:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     244:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000252 <baudctrl_1mhz>:
     252:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000262 <baudctrl_8mhz>:
     262:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000272 <baudctrl_16mhz>:
     272:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000282 <baudctrl_1mhz>:
     282:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000292 <baudctrl_8mhz>:
     292:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002a2 <baudctrl_16mhz>:
     2a2:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002b2 <baudctrl_1mhz>:
     2b2:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002c2 <baudctrl_8mhz>:
     2c2:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002d2 <baudctrl_16mhz>:
     2d2:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002e2 <baudctrl_1mhz>:
     2e2:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002f2 <baudctrl_8mhz>:
     2f2:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000302 <baudctrl_16mhz>:
     302:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000312 <__ctors_end>:
     312:	11 24       	eor	r1, r1
     314:	1f be       	out	0x3f, r1	; 63
     316:	cf ef       	ldi	r28, 0xFF	; 255
     318:	d1 e4       	ldi	r29, 0x41	; 65
     31a:	de bf       	out	0x3e, r29	; 62
     31c:	cd bf       	out	0x3d, r28	; 61

0000031e <__do_copy_data>:
     31e:	12 e0       	ldi	r17, 0x02	; 2
     320:	a0 e0       	ldi	r26, 0x00	; 0
     322:	b2 e0       	ldi	r27, 0x02	; 2
     324:	e6 ed       	ldi	r30, 0xD6	; 214
     326:	f8 eb       	ldi	r31, 0xB8	; 184
     328:	00 e0       	ldi	r16, 0x00	; 0
     32a:	0b bf       	out	0x3b, r16	; 59
     32c:	02 c0       	rjmp	.+4      	; 0x332 <__do_copy_data+0x14>
     32e:	07 90       	elpm	r0, Z+
     330:	0d 92       	st	X+, r0
     332:	a6 3d       	cpi	r26, 0xD6	; 214
     334:	b1 07       	cpc	r27, r17
     336:	d9 f7       	brne	.-10     	; 0x32e <__do_copy_data+0x10>

00000338 <__do_clear_bss>:
     338:	2a e3       	ldi	r18, 0x3A	; 58
     33a:	a6 ed       	ldi	r26, 0xD6	; 214
     33c:	b2 e0       	ldi	r27, 0x02	; 2
     33e:	01 c0       	rjmp	.+2      	; 0x342 <.do_clear_bss_start>

00000340 <.do_clear_bss_loop>:
     340:	1d 92       	st	X+, r1

00000342 <.do_clear_bss_start>:
     342:	a2 38       	cpi	r26, 0x82	; 130
     344:	b2 07       	cpc	r27, r18
     346:	e1 f7       	brne	.-8      	; 0x340 <.do_clear_bss_loop>
     348:	0e 94 d4 0e 	call	0x1da8	; 0x1da8 <main>
     34c:	0c 94 bd 5a 	jmp	0xb57a	; 0xb57a <_exit>

00000350 <__bad_interrupt>:
     350:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000354 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     354:	cf 93       	push	r28
     356:	df 93       	push	r29
     358:	cd b7       	in	r28, 0x3d	; 61
     35a:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	94 e2       	ldi	r25, 0x24	; 36
     360:	a4 ef       	ldi	r26, 0xF4	; 244
     362:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
     364:	bc 01       	movw	r22, r24
     366:	cd 01       	movw	r24, r26
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
     376:	0e 94 aa 01 	call	0x354	; 0x354 <sysclk_get_main_hz>
     37a:	dc 01       	movw	r26, r24
     37c:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
     37e:	bc 01       	movw	r22, r24
     380:	cd 01       	movw	r24, r26
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	08 95       	ret

00000388 <usart_double_baud_enable>:
 * \brief Double the USART transmission speed.
 *
 * \param usart The USART module.
 */
static inline void usart_double_baud_enable(USART_t *usart)
{
     388:	cf 93       	push	r28
     38a:	df 93       	push	r29
     38c:	00 d0       	rcall	.+0      	; 0x38e <usart_double_baud_enable+0x6>
     38e:	cd b7       	in	r28, 0x3d	; 61
     390:	de b7       	in	r29, 0x3e	; 62
     392:	9a 83       	std	Y+2, r25	; 0x02
     394:	89 83       	std	Y+1, r24	; 0x01
	usart->UCSRnA |=  USART_U2X_bm;
     396:	89 81       	ldd	r24, Y+1	; 0x01
     398:	9a 81       	ldd	r25, Y+2	; 0x02
     39a:	fc 01       	movw	r30, r24
     39c:	80 81       	ld	r24, Z
     39e:	28 2f       	mov	r18, r24
     3a0:	22 60       	ori	r18, 0x02	; 2
     3a2:	89 81       	ldd	r24, Y+1	; 0x01
     3a4:	9a 81       	ldd	r25, Y+2	; 0x02
     3a6:	fc 01       	movw	r30, r24
     3a8:	20 83       	st	Z, r18
}
     3aa:	00 00       	nop
     3ac:	0f 90       	pop	r0
     3ae:	0f 90       	pop	r0
     3b0:	df 91       	pop	r29
     3b2:	cf 91       	pop	r28
     3b4:	08 95       	ret

000003b6 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     3b6:	cf 93       	push	r28
     3b8:	df 93       	push	r29
     3ba:	cd b7       	in	r28, 0x3d	; 61
     3bc:	de b7       	in	r29, 0x3e	; 62
     3be:	2b 97       	sbiw	r28, 0x0b	; 11
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	de bf       	out	0x3e, r29	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	cd bf       	out	0x3d, r28	; 61
     3ca:	99 87       	std	Y+9, r25	; 0x09
     3cc:	88 87       	std	Y+8, r24	; 0x08
     3ce:	7b 87       	std	Y+11, r23	; 0x0b
     3d0:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     3d2:	8a 85       	ldd	r24, Y+10	; 0x0a
     3d4:	9b 85       	ldd	r25, Y+11	; 0x0b
     3d6:	fc 01       	movw	r30, r24
     3d8:	84 81       	ldd	r24, Z+4	; 0x04
     3da:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     3dc:	8a 85       	ldd	r24, Y+10	; 0x0a
     3de:	9b 85       	ldd	r25, Y+11	; 0x0b
     3e0:	fc 01       	movw	r30, r24
     3e2:	85 81       	ldd	r24, Z+5	; 0x05
     3e4:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     3e6:	8a 85       	ldd	r24, Y+10	; 0x0a
     3e8:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ea:	fc 01       	movw	r30, r24
     3ec:	86 81       	ldd	r24, Z+6	; 0x06
     3ee:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     3f0:	8a 85       	ldd	r24, Y+10	; 0x0a
     3f2:	9b 85       	ldd	r25, Y+11	; 0x0b
     3f4:	fc 01       	movw	r30, r24
     3f6:	80 81       	ld	r24, Z
     3f8:	91 81       	ldd	r25, Z+1	; 0x01
     3fa:	a2 81       	ldd	r26, Z+2	; 0x02
     3fc:	b3 81       	ldd	r27, Z+3	; 0x03
     3fe:	89 83       	std	Y+1, r24	; 0x01
     400:	9a 83       	std	Y+2, r25	; 0x02
     402:	ab 83       	std	Y+3, r26	; 0x03
     404:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     406:	88 85       	ldd	r24, Y+8	; 0x08
     408:	99 85       	ldd	r25, Y+9	; 0x09
     40a:	9e 01       	movw	r18, r28
     40c:	2f 5f       	subi	r18, 0xFF	; 255
     40e:	3f 4f       	sbci	r19, 0xFF	; 255
     410:	b9 01       	movw	r22, r18
     412:	0e 94 87 3e 	call	0x7d0e	; 0x7d0e <usart_init_rs232>
     416:	88 23       	and	r24, r24
     418:	11 f0       	breq	.+4      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
		return true;
     41a:	81 e0       	ldi	r24, 0x01	; 1
     41c:	01 c0       	rjmp	.+2      	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
	} else {
		return false;
     41e:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     420:	2b 96       	adiw	r28, 0x0b	; 11
     422:	0f b6       	in	r0, 0x3f	; 63
     424:	f8 94       	cli
     426:	de bf       	out	0x3e, r29	; 62
     428:	0f be       	out	0x3f, r0	; 63
     42a:	cd bf       	out	0x3d, r28	; 61
     42c:	df 91       	pop	r29
     42e:	cf 91       	pop	r28
     430:	08 95       	ret

00000432 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	00 d0       	rcall	.+0      	; 0x438 <usart_serial_putchar+0x6>
     438:	1f 92       	push	r1
     43a:	cd b7       	in	r28, 0x3d	; 61
     43c:	de b7       	in	r29, 0x3e	; 62
     43e:	9a 83       	std	Y+2, r25	; 0x02
     440:	89 83       	std	Y+1, r24	; 0x01
     442:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     444:	89 81       	ldd	r24, Y+1	; 0x01
     446:	9a 81       	ldd	r25, Y+2	; 0x02
     448:	6b 81       	ldd	r22, Y+3	; 0x03
     44a:	0e 94 95 40 	call	0x812a	; 0x812a <usart_putchar>
}
     44e:	0f 90       	pop	r0
     450:	0f 90       	pop	r0
     452:	0f 90       	pop	r0
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     45a:	cf 93       	push	r28
     45c:	df 93       	push	r29
     45e:	00 d0       	rcall	.+0      	; 0x460 <usart_serial_getchar+0x6>
     460:	00 d0       	rcall	.+0      	; 0x462 <usart_serial_getchar+0x8>
     462:	cd b7       	in	r28, 0x3d	; 61
     464:	de b7       	in	r29, 0x3e	; 62
     466:	9a 83       	std	Y+2, r25	; 0x02
     468:	89 83       	std	Y+1, r24	; 0x01
     46a:	7c 83       	std	Y+4, r23	; 0x04
     46c:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
     46e:	89 81       	ldd	r24, Y+1	; 0x01
     470:	9a 81       	ldd	r25, Y+2	; 0x02
     472:	0e 94 b4 40 	call	0x8168	; 0x8168 <usart_getchar>
     476:	28 2f       	mov	r18, r24
     478:	8b 81       	ldd	r24, Y+3	; 0x03
     47a:	9c 81       	ldd	r25, Y+4	; 0x04
     47c:	fc 01       	movw	r30, r24
     47e:	20 83       	st	Z, r18
}
     480:	00 00       	nop
     482:	0f 90       	pop	r0
     484:	0f 90       	pop	r0
     486:	0f 90       	pop	r0
     488:	0f 90       	pop	r0
     48a:	df 91       	pop	r29
     48c:	cf 91       	pop	r28
     48e:	08 95       	ret

00000490 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	00 d0       	rcall	.+0      	; 0x496 <stdio_serial_init+0x6>
     496:	00 d0       	rcall	.+0      	; 0x498 <stdio_serial_init+0x8>
     498:	cd b7       	in	r28, 0x3d	; 61
     49a:	de b7       	in	r29, 0x3e	; 62
     49c:	9a 83       	std	Y+2, r25	; 0x02
     49e:	89 83       	std	Y+1, r24	; 0x01
     4a0:	7c 83       	std	Y+4, r23	; 0x04
     4a2:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
     4a4:	89 81       	ldd	r24, Y+1	; 0x01
     4a6:	9a 81       	ldd	r25, Y+2	; 0x02
     4a8:	90 93 76 3a 	sts	0x3A76, r25	; 0x803a76 <stdio_base+0x1>
     4ac:	80 93 75 3a 	sts	0x3A75, r24	; 0x803a75 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     4b0:	89 e1       	ldi	r24, 0x19	; 25
     4b2:	92 e0       	ldi	r25, 0x02	; 2
     4b4:	90 93 74 3a 	sts	0x3A74, r25	; 0x803a74 <ptr_put+0x1>
     4b8:	80 93 73 3a 	sts	0x3A73, r24	; 0x803a73 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     4bc:	8d e2       	ldi	r24, 0x2D	; 45
     4be:	92 e0       	ldi	r25, 0x02	; 2
     4c0:	90 93 72 3a 	sts	0x3A72, r25	; 0x803a72 <ptr_get+0x1>
     4c4:	80 93 71 3a 	sts	0x3A71, r24	; 0x803a71 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
     4c8:	2b 81       	ldd	r18, Y+3	; 0x03
     4ca:	3c 81       	ldd	r19, Y+4	; 0x04
     4cc:	89 81       	ldd	r24, Y+1	; 0x01
     4ce:	9a 81       	ldd	r25, Y+2	; 0x02
     4d0:	b9 01       	movw	r22, r18
     4d2:	0e 94 db 01 	call	0x3b6	; 0x3b6 <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     4d6:	67 e6       	ldi	r22, 0x67	; 103
     4d8:	75 e4       	ldi	r23, 0x45	; 69
     4da:	86 e8       	ldi	r24, 0x86	; 134
     4dc:	95 e4       	ldi	r25, 0x45	; 69
     4de:	0e 94 70 59 	call	0xb2e0	; 0xb2e0 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
     4e2:	00 00       	nop
     4e4:	0f 90       	pop	r0
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
     4ea:	0f 90       	pop	r0
     4ec:	df 91       	pop	r29
     4ee:	cf 91       	pop	r28
     4f0:	08 95       	ret

000004f2 <macsc_read32>:
 */
static inline uint32_t macsc_read32(volatile uint8_t *hh,
		volatile uint8_t *hl,
		volatile uint8_t *lh,
		volatile uint8_t *ll)
{
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	2c 97       	sbiw	r28, 0x0c	; 12
     4fc:	0f b6       	in	r0, 0x3f	; 63
     4fe:	f8 94       	cli
     500:	de bf       	out	0x3e, r29	; 62
     502:	0f be       	out	0x3f, r0	; 63
     504:	cd bf       	out	0x3d, r28	; 61
     506:	9e 83       	std	Y+6, r25	; 0x06
     508:	8d 83       	std	Y+5, r24	; 0x05
     50a:	78 87       	std	Y+8, r23	; 0x08
     50c:	6f 83       	std	Y+7, r22	; 0x07
     50e:	5a 87       	std	Y+10, r21	; 0x0a
     510:	49 87       	std	Y+9, r20	; 0x09
     512:	3c 87       	std	Y+12, r19	; 0x0c
     514:	2b 87       	std	Y+11, r18	; 0x0b
		uint8_t a[4];
		uint32_t rv;
	}
	x;

	x.a[0] = *ll;
     516:	8b 85       	ldd	r24, Y+11	; 0x0b
     518:	9c 85       	ldd	r25, Y+12	; 0x0c
     51a:	fc 01       	movw	r30, r24
     51c:	80 81       	ld	r24, Z
     51e:	89 83       	std	Y+1, r24	; 0x01
	x.a[1] = *lh;
     520:	89 85       	ldd	r24, Y+9	; 0x09
     522:	9a 85       	ldd	r25, Y+10	; 0x0a
     524:	fc 01       	movw	r30, r24
     526:	80 81       	ld	r24, Z
     528:	8a 83       	std	Y+2, r24	; 0x02
	x.a[2] = *hl;
     52a:	8f 81       	ldd	r24, Y+7	; 0x07
     52c:	98 85       	ldd	r25, Y+8	; 0x08
     52e:	fc 01       	movw	r30, r24
     530:	80 81       	ld	r24, Z
     532:	8b 83       	std	Y+3, r24	; 0x03
	x.a[3] = *hh;
     534:	8d 81       	ldd	r24, Y+5	; 0x05
     536:	9e 81       	ldd	r25, Y+6	; 0x06
     538:	fc 01       	movw	r30, r24
     53a:	80 81       	ld	r24, Z
     53c:	8c 83       	std	Y+4, r24	; 0x04

	return x.rv;
     53e:	89 81       	ldd	r24, Y+1	; 0x01
     540:	9a 81       	ldd	r25, Y+2	; 0x02
     542:	ab 81       	ldd	r26, Y+3	; 0x03
     544:	bc 81       	ldd	r27, Y+4	; 0x04
}
     546:	bc 01       	movw	r22, r24
     548:	cd 01       	movw	r24, r26
     54a:	2c 96       	adiw	r28, 0x0c	; 12
     54c:	0f b6       	in	r0, 0x3f	; 63
     54e:	f8 94       	cli
     550:	de bf       	out	0x3e, r29	; 62
     552:	0f be       	out	0x3f, r0	; 63
     554:	cd bf       	out	0x3d, r28	; 61
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <macsc_write_count>:
 * \brief Write the Counter value of the MAC Symbol counter
 *
 * \param cnt_value Counter value
 */
static inline void macsc_write_count(uint32_t cnt_value)
{
     55c:	cf 93       	push	r28
     55e:	df 93       	push	r29
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
     564:	28 97       	sbiw	r28, 0x08	; 8
     566:	0f b6       	in	r0, 0x3f	; 63
     568:	f8 94       	cli
     56a:	de bf       	out	0x3e, r29	; 62
     56c:	0f be       	out	0x3f, r0	; 63
     56e:	cd bf       	out	0x3d, r28	; 61
     570:	6d 83       	std	Y+5, r22	; 0x05
     572:	7e 83       	std	Y+6, r23	; 0x06
     574:	8f 83       	std	Y+7, r24	; 0x07
     576:	98 87       	std	Y+8, r25	; 0x08
	MACSC_WRITE32(SCCNT, cnt_value);
     578:	8d 81       	ldd	r24, Y+5	; 0x05
     57a:	9e 81       	ldd	r25, Y+6	; 0x06
     57c:	af 81       	ldd	r26, Y+7	; 0x07
     57e:	b8 85       	ldd	r27, Y+8	; 0x08
     580:	89 83       	std	Y+1, r24	; 0x01
     582:	9a 83       	std	Y+2, r25	; 0x02
     584:	ab 83       	std	Y+3, r26	; 0x03
     586:	bc 83       	std	Y+4, r27	; 0x04
     588:	84 ee       	ldi	r24, 0xE4	; 228
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	2c 81       	ldd	r18, Y+4	; 0x04
     58e:	fc 01       	movw	r30, r24
     590:	20 83       	st	Z, r18
     592:	83 ee       	ldi	r24, 0xE3	; 227
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	2b 81       	ldd	r18, Y+3	; 0x03
     598:	fc 01       	movw	r30, r24
     59a:	20 83       	st	Z, r18
     59c:	82 ee       	ldi	r24, 0xE2	; 226
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	2a 81       	ldd	r18, Y+2	; 0x02
     5a2:	fc 01       	movw	r30, r24
     5a4:	20 83       	st	Z, r18
     5a6:	81 ee       	ldi	r24, 0xE1	; 225
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	29 81       	ldd	r18, Y+1	; 0x01
     5ac:	fc 01       	movw	r30, r24
     5ae:	20 83       	st	Z, r18
}
     5b0:	00 00       	nop
     5b2:	28 96       	adiw	r28, 0x08	; 8
     5b4:	0f b6       	in	r0, 0x3f	; 63
     5b6:	f8 94       	cli
     5b8:	de bf       	out	0x3e, r29	; 62
     5ba:	0f be       	out	0x3f, r0	; 63
     5bc:	cd bf       	out	0x3d, r28	; 61
     5be:	df 91       	pop	r29
     5c0:	cf 91       	pop	r28
     5c2:	08 95       	ret

000005c4 <macsc_read_count>:
 * \brief Reads the Counter value of the MAC Symbol counter
 *
 * \note Output the Counter value
 */
static inline uint32_t macsc_read_count(void)
{
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
     5c8:	cd b7       	in	r28, 0x3d	; 61
     5ca:	de b7       	in	r29, 0x3e	; 62
	return (MACSC_READ32(SCCNT));
     5cc:	21 ee       	ldi	r18, 0xE1	; 225
     5ce:	30 e0       	ldi	r19, 0x00	; 0
     5d0:	42 ee       	ldi	r20, 0xE2	; 226
     5d2:	50 e0       	ldi	r21, 0x00	; 0
     5d4:	63 ee       	ldi	r22, 0xE3	; 227
     5d6:	70 e0       	ldi	r23, 0x00	; 0
     5d8:	84 ee       	ldi	r24, 0xE4	; 228
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	0e 94 79 02 	call	0x4f2	; 0x4f2 <macsc_read32>
     5e0:	dc 01       	movw	r26, r24
     5e2:	cb 01       	movw	r24, r22
}
     5e4:	bc 01       	movw	r22, r24
     5e6:	cd 01       	movw	r24, r26
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	08 95       	ret

000005ee <macsc_enable_manual_bts>:
 * timestamp register.
 * The bit is cleared afterwards.
 *
 */
static inline void macsc_enable_manual_bts(void)
{
     5ee:	cf 93       	push	r28
     5f0:	df 93       	push	r29
     5f2:	cd b7       	in	r28, 0x3d	; 61
     5f4:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCMBTS);
     5f6:	8c ed       	ldi	r24, 0xDC	; 220
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	2c ed       	ldi	r18, 0xDC	; 220
     5fc:	30 e0       	ldi	r19, 0x00	; 0
     5fe:	f9 01       	movw	r30, r18
     600:	20 81       	ld	r18, Z
     602:	20 64       	ori	r18, 0x40	; 64
     604:	fc 01       	movw	r30, r24
     606:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCTSE);
     608:	8c ed       	ldi	r24, 0xDC	; 220
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	2c ed       	ldi	r18, 0xDC	; 220
     60e:	30 e0       	ldi	r19, 0x00	; 0
     610:	f9 01       	movw	r30, r18
     612:	20 81       	ld	r18, Z
     614:	27 7f       	andi	r18, 0xF7	; 247
     616:	fc 01       	movw	r30, r24
     618:	20 83       	st	Z, r18
}
     61a:	00 00       	nop
     61c:	df 91       	pop	r29
     61e:	cf 91       	pop	r28
     620:	08 95       	ret

00000622 <appSendData>:
AppState_t	appState = APP_STATE_INITIAL;
static NWK_DataReq_t msgReq;
static uint8_t PanId;

 void appSendData(void)
{
     622:	cf 93       	push	r28
     624:	df 93       	push	r29
     626:	cd b7       	in	r28, 0x3d	; 61
     628:	de b7       	in	r29, 0x3e	; 62
	if(msgReq.options != 0)
     62a:	80 91 eb 02 	lds	r24, 0x02EB	; 0x8002eb <msgReq+0x9>
     62e:	90 91 ec 02 	lds	r25, 0x02EC	; 0x8002ec <msgReq+0xa>
     632:	89 2b       	or	r24, r25
     634:	21 f0       	breq	.+8      	; 0x63e <appSendData+0x1c>
	{
		NWK_DataReq(&msgReq);
     636:	82 ee       	ldi	r24, 0xE2	; 226
     638:	92 e0       	ldi	r25, 0x02	; 2
     63a:	0e 94 29 10 	call	0x2052	; 0x2052 <NWK_DataReq>
		#endif
	#if !APP_COORDINATOR
			macsc_set_cmp2_int_cb(0);
	#endif
	}
}
     63e:	00 00       	nop
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	08 95       	ret

00000646 <tmrDelayHandler>:
										.options = NWK_OPT_LLDN_ACK,
										.data = (uint8_t*)&ACKFrame};

	
	static void tmrDelayHandler(SYS_Timer_t *timer)
	{
     646:	cf 93       	push	r28
     648:	df 93       	push	r29
     64a:	00 d0       	rcall	.+0      	; 0x64c <tmrDelayHandler+0x6>
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
     650:	9a 83       	std	Y+2, r25	; 0x02
     652:	89 83       	std	Y+1, r24	; 0x01
		#if PRINT
		// printf("\ndelay handler");
		#endif
		appState = APP_STATE_SEND;
     654:	82 e0       	ldi	r24, 0x02	; 2
     656:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
	}
     65a:	00 00       	nop
     65c:	0f 90       	pop	r0
     65e:	0f 90       	pop	r0
     660:	df 91       	pop	r29
     662:	cf 91       	pop	r28
     664:	08 95       	ret

00000666 <lldn_server_beacon>:
	
	static void lldn_server_beacon(void)
	{
     666:	cf 93       	push	r28
     668:	df 93       	push	r29
     66a:	cd b7       	in	r28, 0x3d	; 61
     66c:	de b7       	in	r29, 0x3e	; 62
		macsc_enable_manual_bts();
     66e:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
		appState = APP_STATE_SEND;
     672:	82 e0       	ldi	r24, 0x02	; 2
     674:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
	}
     678:	00 00       	nop
     67a:	df 91       	pop	r29
     67c:	cf 91       	pop	r28
     67e:	08 95       	ret

00000680 <downlink_delay_handler>:
	

	static void downlink_delay_handler(void)
	{
     680:	cf 93       	push	r28
     682:	df 93       	push	r29
     684:	cd b7       	in	r28, 0x3d	; 61
     686:	de b7       	in	r29, 0x3e	; 62
		if(msgReq.options == NWK_OPT_MAC_COMMAND)
     688:	80 91 eb 02 	lds	r24, 0x02EB	; 0x8002eb <msgReq+0x9>
     68c:	90 91 ec 02 	lds	r25, 0x02EC	; 0x8002ec <msgReq+0xa>
     690:	81 15       	cp	r24, r1
     692:	90 48       	sbci	r25, 0x80	; 128
     694:	61 f4       	brne	.+24     	; 0x6ae <downlink_delay_handler+0x2e>
		{
			counter_delay_msg++;
     696:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <counter_delay_msg>
     69a:	90 91 24 03 	lds	r25, 0x0324	; 0x800324 <counter_delay_msg+0x1>
     69e:	01 96       	adiw	r24, 0x01	; 1
     6a0:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <counter_delay_msg+0x1>
     6a4:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <counter_delay_msg>
			appState = APP_STATE_SEND;
     6a8:	82 e0       	ldi	r24, 0x02	; 2
     6aa:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
		}
	}
     6ae:	00 00       	nop
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <end_of_association_delay_handler>:

	static void end_of_association_delay_handler(void)
	{
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
		appState = APP_STATE_ATT_PAN_STATE;
     6be:	83 e0       	ldi	r24, 0x03	; 3
     6c0:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
     6c4:	88 e0       	ldi	r24, 0x08	; 8
     6c6:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
	}
     6ca:	00 00       	nop
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <addToAckArray>:
		macsc_disable_cmp_int(MACSC_CC3);
	}
	#endif
	
	static bool addToAckArray(uint8_t addres)
	{	
     6d2:	cf 93       	push	r28
     6d4:	df 93       	push	r29
     6d6:	00 d0       	rcall	.+0      	; 0x6d8 <addToAckArray+0x6>
     6d8:	00 d0       	rcall	.+0      	; 0x6da <addToAckArray+0x8>
     6da:	1f 92       	push	r1
     6dc:	cd b7       	in	r28, 0x3d	; 61
     6de:	de b7       	in	r29, 0x3e	; 62
     6e0:	8d 83       	std	Y+5, r24	; 0x05
		int pos =(int) addres / 8;
     6e2:	8d 81       	ldd	r24, Y+5	; 0x05
     6e4:	86 95       	lsr	r24
     6e6:	86 95       	lsr	r24
     6e8:	86 95       	lsr	r24
     6ea:	88 2f       	mov	r24, r24
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	9a 83       	std	Y+2, r25	; 0x02
     6f0:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - (addres % 8);
     6f2:	8d 81       	ldd	r24, Y+5	; 0x05
     6f4:	88 2f       	mov	r24, r24
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	87 70       	andi	r24, 0x07	; 7
     6fa:	99 27       	eor	r25, r25
     6fc:	28 e0       	ldi	r18, 0x08	; 8
     6fe:	30 e0       	ldi	r19, 0x00	; 0
     700:	a9 01       	movw	r20, r18
     702:	48 1b       	sub	r20, r24
     704:	59 0b       	sbc	r21, r25
     706:	ca 01       	movw	r24, r20
     708:	9c 83       	std	Y+4, r25	; 0x04
     70a:	8b 83       	std	Y+3, r24	; 0x03
// 		{
// 			pos = 0;
// 			bit_shift = 0;
// 			printf("\nadddr=8");
// 		}
		if(ACKFrame.ackFlags[pos] & 1 << bit_shift)
     70c:	89 81       	ldd	r24, Y+1	; 0x01
     70e:	9a 81       	ldd	r25, Y+2	; 0x02
     710:	8b 57       	subi	r24, 0x7B	; 123
     712:	9e 4e       	sbci	r25, 0xEE	; 238
     714:	fc 01       	movw	r30, r24
     716:	80 81       	ld	r24, Z
     718:	88 2f       	mov	r24, r24
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	0b 80       	ldd	r0, Y+3	; 0x03
     71e:	02 c0       	rjmp	.+4      	; 0x724 <addToAckArray+0x52>
     720:	95 95       	asr	r25
     722:	87 95       	ror	r24
     724:	0a 94       	dec	r0
     726:	e2 f7       	brpl	.-8      	; 0x720 <addToAckArray+0x4e>
     728:	81 70       	andi	r24, 0x01	; 1
     72a:	99 27       	eor	r25, r25
     72c:	89 2b       	or	r24, r25
     72e:	11 f0       	breq	.+4      	; 0x734 <addToAckArray+0x62>
		{
			// printf("\nAddr rep %d", addres);
			return false;
     730:	80 e0       	ldi	r24, 0x00	; 0
     732:	2b c0       	rjmp	.+86     	; 0x78a <addToAckArray+0xb8>
		}
		ACKFrame.ackFlags[pos] |= 1 << bit_shift;
     734:	89 81       	ldd	r24, Y+1	; 0x01
     736:	9a 81       	ldd	r25, Y+2	; 0x02
     738:	8b 57       	subi	r24, 0x7B	; 123
     73a:	9e 4e       	sbci	r25, 0xEE	; 238
     73c:	fc 01       	movw	r30, r24
     73e:	80 81       	ld	r24, Z
     740:	28 2f       	mov	r18, r24
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	0b 80       	ldd	r0, Y+3	; 0x03
     748:	02 c0       	rjmp	.+4      	; 0x74e <addToAckArray+0x7c>
     74a:	88 0f       	add	r24, r24
     74c:	99 1f       	adc	r25, r25
     74e:	0a 94       	dec	r0
     750:	e2 f7       	brpl	.-8      	; 0x74a <addToAckArray+0x78>
     752:	82 2b       	or	r24, r18
     754:	28 2f       	mov	r18, r24
     756:	89 81       	ldd	r24, Y+1	; 0x01
     758:	9a 81       	ldd	r25, Y+2	; 0x02
     75a:	8b 57       	subi	r24, 0x7B	; 123
     75c:	9e 4e       	sbci	r25, 0xEE	; 238
     75e:	fc 01       	movw	r30, r24
     760:	20 83       	st	Z, r18
		if (pos + 1 > ACKFrame_size)
     762:	89 81       	ldd	r24, Y+1	; 0x01
     764:	9a 81       	ldd	r25, Y+2	; 0x02
     766:	9c 01       	movw	r18, r24
     768:	2f 5f       	subi	r18, 0xFF	; 255
     76a:	3f 4f       	sbci	r19, 0xFF	; 255
     76c:	80 91 fa 02 	lds	r24, 0x02FA	; 0x8002fa <ACKFrame_size>
     770:	90 91 fb 02 	lds	r25, 0x02FB	; 0x8002fb <ACKFrame_size+0x1>
     774:	82 17       	cp	r24, r18
     776:	93 07       	cpc	r25, r19
     778:	3c f4       	brge	.+14     	; 0x788 <addToAckArray+0xb6>
			ACKFrame_size = pos + 1;
     77a:	89 81       	ldd	r24, Y+1	; 0x01
     77c:	9a 81       	ldd	r25, Y+2	; 0x02
     77e:	01 96       	adiw	r24, 0x01	; 1
     780:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <ACKFrame_size+0x1>
     784:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <ACKFrame_size>
		// printf("ACK, %hhx", ACKFrame.ackFlags[pos]);
		return true;
     788:	81 e0       	ldi	r24, 0x01	; 1
	}
     78a:	0f 90       	pop	r0
     78c:	0f 90       	pop	r0
     78e:	0f 90       	pop	r0
     790:	0f 90       	pop	r0
     792:	0f 90       	pop	r0
     794:	df 91       	pop	r29
     796:	cf 91       	pop	r28
     798:	08 95       	ret

0000079a <addConfRequestArray>:

	static void addConfRequestArray(NWK_ConfigStatus_t *node)
	{
     79a:	cf 93       	push	r28
     79c:	df 93       	push	r29
     79e:	00 d0       	rcall	.+0      	; 0x7a0 <addConfRequestArray+0x6>
     7a0:	00 d0       	rcall	.+0      	; 0x7a2 <addConfRequestArray+0x8>
     7a2:	1f 92       	push	r1
     7a4:	cd b7       	in	r28, 0x3d	; 61
     7a6:	de b7       	in	r29, 0x3e	; 62
     7a8:	9d 83       	std	Y+5, r25	; 0x05
     7aa:	8c 83       	std	Y+4, r24	; 0x04

		uint8_t i;
		for (i= 0;i < 256 && nodes_info_arr[i].mac_addr != 0; i++);
     7ac:	19 82       	std	Y+1, r1	; 0x01
     7ae:	03 c0       	rjmp	.+6      	; 0x7b6 <addConfRequestArray+0x1c>
     7b0:	89 81       	ldd	r24, Y+1	; 0x01
     7b2:	8f 5f       	subi	r24, 0xFF	; 255
     7b4:	89 83       	std	Y+1, r24	; 0x01
     7b6:	89 81       	ldd	r24, Y+1	; 0x01
     7b8:	28 2f       	mov	r18, r24
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	4a e4       	ldi	r20, 0x4A	; 74
     7be:	42 9f       	mul	r20, r18
     7c0:	c0 01       	movw	r24, r0
     7c2:	43 9f       	mul	r20, r19
     7c4:	90 0d       	add	r25, r0
     7c6:	11 24       	eor	r1, r1
     7c8:	82 53       	subi	r24, 0x32	; 50
     7ca:	94 4d       	sbci	r25, 0xD4	; 212
     7cc:	fc 01       	movw	r30, r24
     7ce:	80 81       	ld	r24, Z
     7d0:	91 81       	ldd	r25, Z+1	; 0x01
     7d2:	89 2b       	or	r24, r25
     7d4:	69 f7       	brne	.-38     	; 0x7b0 <addConfRequestArray+0x16>
		
		assTimeSlot++;
     7d6:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
     7da:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
     7de:	01 96       	adiw	r24, 0x01	; 1
     7e0:	90 93 12 03 	sts	0x0312, r25	; 0x800312 <assTimeSlot+0x1>
     7e4:	80 93 11 03 	sts	0x0311, r24	; 0x800311 <assTimeSlot>
	
		if(node->ts_dir.tsDuration > config_request_frame.conf.tsDuration)
     7e8:	8c 81       	ldd	r24, Y+4	; 0x04
     7ea:	9d 81       	ldd	r25, Y+5	; 0x05
     7ec:	fc 01       	movw	r30, r24
     7ee:	84 81       	ldd	r24, Z+4	; 0x04
     7f0:	8f 77       	andi	r24, 0x7F	; 127
     7f2:	28 2f       	mov	r18, r24
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
     7fa:	8f 77       	andi	r24, 0x7F	; 127
     7fc:	88 2f       	mov	r24, r24
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	82 17       	cp	r24, r18
     802:	93 07       	cpc	r25, r19
     804:	64 f4       	brge	.+24     	; 0x81e <addConfRequestArray+0x84>
			config_request_frame.conf.tsDuration =  node->ts_dir.tsDuration;
     806:	8c 81       	ldd	r24, Y+4	; 0x04
     808:	9d 81       	ldd	r25, Y+5	; 0x05
     80a:	fc 01       	movw	r30, r24
     80c:	84 81       	ldd	r24, Z+4	; 0x04
     80e:	8f 77       	andi	r24, 0x7F	; 127
     810:	8f 77       	andi	r24, 0x7F	; 127
     812:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <config_request_frame+0x5>
     816:	90 78       	andi	r25, 0x80	; 128
     818:	89 2b       	or	r24, r25
     81a:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <config_request_frame+0x5>
		
		nodes_info_arr[i].req_timeslot_duration = node->ts_dir.tsDuration;
     81e:	89 81       	ldd	r24, Y+1	; 0x01
     820:	28 2f       	mov	r18, r24
     822:	30 e0       	ldi	r19, 0x00	; 0
     824:	8c 81       	ldd	r24, Y+4	; 0x04
     826:	9d 81       	ldd	r25, Y+5	; 0x05
     828:	fc 01       	movw	r30, r24
     82a:	84 81       	ldd	r24, Z+4	; 0x04
     82c:	8f 77       	andi	r24, 0x7F	; 127
     82e:	58 2f       	mov	r21, r24
     830:	4a e4       	ldi	r20, 0x4A	; 74
     832:	42 9f       	mul	r20, r18
     834:	c0 01       	movw	r24, r0
     836:	43 9f       	mul	r20, r19
     838:	90 0d       	add	r25, r0
     83a:	11 24       	eor	r1, r1
     83c:	80 53       	subi	r24, 0x30	; 48
     83e:	94 4d       	sbci	r25, 0xD4	; 212
     840:	fc 01       	movw	r30, r24
     842:	50 83       	st	Z, r21
		nodes_info_arr[i].mac_addr = node->macAddr;
     844:	89 81       	ldd	r24, Y+1	; 0x01
     846:	48 2f       	mov	r20, r24
     848:	50 e0       	ldi	r21, 0x00	; 0
     84a:	8c 81       	ldd	r24, Y+4	; 0x04
     84c:	9d 81       	ldd	r25, Y+5	; 0x05
     84e:	fc 01       	movw	r30, r24
     850:	83 81       	ldd	r24, Z+3	; 0x03
     852:	28 2f       	mov	r18, r24
     854:	30 e0       	ldi	r19, 0x00	; 0
     856:	6a e4       	ldi	r22, 0x4A	; 74
     858:	64 9f       	mul	r22, r20
     85a:	c0 01       	movw	r24, r0
     85c:	65 9f       	mul	r22, r21
     85e:	90 0d       	add	r25, r0
     860:	11 24       	eor	r1, r1
     862:	82 53       	subi	r24, 0x32	; 50
     864:	94 4d       	sbci	r25, 0xD4	; 212
     866:	fc 01       	movw	r30, r24
     868:	31 83       	std	Z+1, r19	; 0x01
     86a:	20 83       	st	Z, r18
		nodes_info_arr[i].assigned_time_slot = (uint8_t)i;
     86c:	89 81       	ldd	r24, Y+1	; 0x01
     86e:	28 2f       	mov	r18, r24
     870:	30 e0       	ldi	r19, 0x00	; 0
     872:	4a e4       	ldi	r20, 0x4A	; 74
     874:	42 9f       	mul	r20, r18
     876:	c0 01       	movw	r24, r0
     878:	43 9f       	mul	r20, r19
     87a:	90 0d       	add	r25, r0
     87c:	11 24       	eor	r1, r1
     87e:	83 53       	subi	r24, 0x33	; 51
     880:	94 4d       	sbci	r25, 0xD4	; 212
     882:	29 81       	ldd	r18, Y+1	; 0x01
     884:	fc 01       	movw	r30, r24
     886:	20 83       	st	Z, r18
// 		stack_conf_req
		if(conf_req_list != NULL)
     888:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     88c:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     890:	89 2b       	or	r24, r25
     892:	39 f1       	breq	.+78     	; 0x8e2 <addConfRequestArray+0x148>
		{
			nodes_info_list_t *tmp = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
     894:	84 e0       	ldi	r24, 0x04	; 4
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	0e 94 f7 56 	call	0xadee	; 0xadee <malloc>
     89c:	9b 83       	std	Y+3, r25	; 0x03
     89e:	8a 83       	std	Y+2, r24	; 0x02
			tmp->node = &nodes_info_arr[i];
     8a0:	89 81       	ldd	r24, Y+1	; 0x01
     8a2:	28 2f       	mov	r18, r24
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	4a e4       	ldi	r20, 0x4A	; 74
     8a8:	42 9f       	mul	r20, r18
     8aa:	c0 01       	movw	r24, r0
     8ac:	43 9f       	mul	r20, r19
     8ae:	90 0d       	add	r25, r0
     8b0:	11 24       	eor	r1, r1
     8b2:	9c 01       	movw	r18, r24
     8b4:	23 53       	subi	r18, 0x33	; 51
     8b6:	34 4d       	sbci	r19, 0xD4	; 212
     8b8:	8a 81       	ldd	r24, Y+2	; 0x02
     8ba:	9b 81       	ldd	r25, Y+3	; 0x03
     8bc:	fc 01       	movw	r30, r24
     8be:	31 83       	std	Z+1, r19	; 0x01
     8c0:	20 83       	st	Z, r18
			tmp->next = conf_req_list;
     8c2:	20 91 f8 02 	lds	r18, 0x02F8	; 0x8002f8 <conf_req_list>
     8c6:	30 91 f9 02 	lds	r19, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     8ca:	8a 81       	ldd	r24, Y+2	; 0x02
     8cc:	9b 81       	ldd	r25, Y+3	; 0x03
     8ce:	fc 01       	movw	r30, r24
     8d0:	33 83       	std	Z+3, r19	; 0x03
     8d2:	22 83       	std	Z+2, r18	; 0x02
			conf_req_list = tmp;
     8d4:	8a 81       	ldd	r24, Y+2	; 0x02
     8d6:	9b 81       	ldd	r25, Y+3	; 0x03
     8d8:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <conf_req_list+0x1>
     8dc:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <conf_req_list>
		{
			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
			conf_req_list->node = &nodes_info_arr[i];
			conf_req_list->next = NULL;
		}
	}
     8e0:	21 c0       	rjmp	.+66     	; 0x924 <addConfRequestArray+0x18a>
			tmp->next = conf_req_list;
			conf_req_list = tmp;
		}
		else
		{
			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
     8e2:	84 e0       	ldi	r24, 0x04	; 4
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	0e 94 f7 56 	call	0xadee	; 0xadee <malloc>
     8ea:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <conf_req_list+0x1>
     8ee:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <conf_req_list>
			conf_req_list->node = &nodes_info_arr[i];
     8f2:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     8f6:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     8fa:	29 81       	ldd	r18, Y+1	; 0x01
     8fc:	42 2f       	mov	r20, r18
     8fe:	50 e0       	ldi	r21, 0x00	; 0
     900:	6a e4       	ldi	r22, 0x4A	; 74
     902:	64 9f       	mul	r22, r20
     904:	90 01       	movw	r18, r0
     906:	65 9f       	mul	r22, r21
     908:	30 0d       	add	r19, r0
     90a:	11 24       	eor	r1, r1
     90c:	23 53       	subi	r18, 0x33	; 51
     90e:	34 4d       	sbci	r19, 0xD4	; 212
     910:	fc 01       	movw	r30, r24
     912:	31 83       	std	Z+1, r19	; 0x01
     914:	20 83       	st	Z, r18
			conf_req_list->next = NULL;
     916:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     91a:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     91e:	fc 01       	movw	r30, r24
     920:	13 82       	std	Z+3, r1	; 0x03
     922:	12 82       	std	Z+2, r1	; 0x02
		}
	}
     924:	00 00       	nop
     926:	0f 90       	pop	r0
     928:	0f 90       	pop	r0
     92a:	0f 90       	pop	r0
     92c:	0f 90       	pop	r0
     92e:	0f 90       	pop	r0
     930:	df 91       	pop	r29
     932:	cf 91       	pop	r28
     934:	08 95       	ret

00000936 <CopyToConfigRequest>:

	static bool CopyToConfigRequest()
	{
     936:	cf 93       	push	r28
     938:	df 93       	push	r29
     93a:	00 d0       	rcall	.+0      	; 0x93c <CopyToConfigRequest+0x6>
     93c:	cd b7       	in	r28, 0x3d	; 61
     93e:	de b7       	in	r29, 0x3e	; 62
		if(conf_req_list->node == NULL)
     940:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     944:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     948:	fc 01       	movw	r30, r24
     94a:	80 81       	ld	r24, Z
     94c:	91 81       	ldd	r25, Z+1	; 0x01
     94e:	89 2b       	or	r24, r25
     950:	11 f4       	brne	.+4      	; 0x956 <CopyToConfigRequest+0x20>
			return false;
     952:	80 e0       	ldi	r24, 0x00	; 0
     954:	37 c0       	rjmp	.+110    	; 0x9c4 <CopyToConfigRequest+0x8e>
		config_request_frame.assTimeSlot = conf_req_list->node->assigned_time_slot;
     956:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     95a:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     95e:	fc 01       	movw	r30, r24
     960:	80 81       	ld	r24, Z
     962:	91 81       	ldd	r25, Z+1	; 0x01
     964:	fc 01       	movw	r30, r24
     966:	80 81       	ld	r24, Z
     968:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <config_request_frame+0x3>
		config_request_frame.macAddr = conf_req_list->node->mac_addr;
     96c:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     970:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     974:	fc 01       	movw	r30, r24
     976:	80 81       	ld	r24, Z
     978:	91 81       	ldd	r25, Z+1	; 0x01
     97a:	fc 01       	movw	r30, r24
     97c:	81 81       	ldd	r24, Z+1	; 0x01
     97e:	92 81       	ldd	r25, Z+2	; 0x02
     980:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <config_request_frame+0x4>
		nodes_info_list_t *tmp = conf_req_list;
     984:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     988:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     98c:	9a 83       	std	Y+2, r25	; 0x02
     98e:	89 83       	std	Y+1, r24	; 0x01
		conf_req_list = conf_req_list->next;
     990:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
     994:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
     998:	fc 01       	movw	r30, r24
     99a:	82 81       	ldd	r24, Z+2	; 0x02
     99c:	93 81       	ldd	r25, Z+3	; 0x03
     99e:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <conf_req_list+0x1>
     9a2:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <conf_req_list>
		tmp->node = NULL;
     9a6:	89 81       	ldd	r24, Y+1	; 0x01
     9a8:	9a 81       	ldd	r25, Y+2	; 0x02
     9aa:	fc 01       	movw	r30, r24
     9ac:	11 82       	std	Z+1, r1	; 0x01
     9ae:	10 82       	st	Z, r1
		tmp->next = NULL;
     9b0:	89 81       	ldd	r24, Y+1	; 0x01
     9b2:	9a 81       	ldd	r25, Y+2	; 0x02
     9b4:	fc 01       	movw	r30, r24
     9b6:	13 82       	std	Z+3, r1	; 0x03
     9b8:	12 82       	std	Z+2, r1	; 0x02
		free(tmp);
     9ba:	89 81       	ldd	r24, Y+1	; 0x01
     9bc:	9a 81       	ldd	r25, Y+2	; 0x02
     9be:	0e 94 8f 57 	call	0xaf1e	; 0xaf1e <free>
		return true;
     9c2:	81 e0       	ldi	r24, 0x01	; 1
	}
     9c4:	0f 90       	pop	r0
     9c6:	0f 90       	pop	r0
     9c8:	df 91       	pop	r29
     9ca:	cf 91       	pop	r28
     9cc:	08 95       	ret

000009ce <appCommandInd>:


	static bool appCommandInd(NWK_DataInd_t *ind)
	{
     9ce:	cf 93       	push	r28
     9d0:	df 93       	push	r29
     9d2:	cd b7       	in	r28, 0x3d	; 61
     9d4:	de b7       	in	r29, 0x3e	; 62
     9d6:	2a 97       	sbiw	r28, 0x0a	; 10
     9d8:	0f b6       	in	r0, 0x3f	; 63
     9da:	f8 94       	cli
     9dc:	de bf       	out	0x3e, r29	; 62
     9de:	0f be       	out	0x3f, r0	; 63
     9e0:	cd bf       	out	0x3d, r28	; 61
     9e2:	9a 87       	std	Y+10, r25	; 0x0a
     9e4:	89 87       	std	Y+9, r24	; 0x09
		if(!accepting_requests) return false;
     9e6:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <accepting_requests>
     9ea:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <accepting_requests+0x1>
     9ee:	89 2b       	or	r24, r25
     9f0:	11 f4       	brne	.+4      	; 0x9f6 <appCommandInd+0x28>
     9f2:	80 e0       	ldi	r24, 0x00	; 0
     9f4:	37 c0       	rjmp	.+110    	; 0xa64 <appCommandInd+0x96>
		// if(n <127) return false;
		if(ind->data[0] == LL_DISCOVER_RESPONSE)
     9f6:	89 85       	ldd	r24, Y+9	; 0x09
     9f8:	9a 85       	ldd	r25, Y+10	; 0x0a
     9fa:	fc 01       	movw	r30, r24
     9fc:	80 85       	ldd	r24, Z+8	; 0x08
     9fe:	91 85       	ldd	r25, Z+9	; 0x09
     a00:	fc 01       	movw	r30, r24
     a02:	80 81       	ld	r24, Z
     a04:	8d 30       	cpi	r24, 0x0D	; 13
     a06:	b1 f4       	brne	.+44     	; 0xa34 <appCommandInd+0x66>
		{
			NWK_DiscoverResponse_t *msg = (NWK_DiscoverResponse_t*)ind->data;
     a08:	89 85       	ldd	r24, Y+9	; 0x09
     a0a:	9a 85       	ldd	r25, Y+10	; 0x0a
     a0c:	fc 01       	movw	r30, r24
     a0e:	80 85       	ldd	r24, Z+8	; 0x08
     a10:	91 85       	ldd	r25, Z+9	; 0x09
     a12:	9c 83       	std	Y+4, r25	; 0x04
     a14:	8b 83       	std	Y+3, r24	; 0x03
			addToAckArray(msg->macAddr);	
     a16:	8b 81       	ldd	r24, Y+3	; 0x03
     a18:	9c 81       	ldd	r25, Y+4	; 0x04
     a1a:	fc 01       	movw	r30, r24
     a1c:	81 81       	ldd	r24, Z+1	; 0x01
     a1e:	0e 94 69 03 	call	0x6d2	; 0x6d2 <addToAckArray>
					
			#if PRINT
			uint32_t tmp = macsc_read_count();
     a22:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <macsc_read_count>
     a26:	dc 01       	movw	r26, r24
     a28:	cb 01       	movw	r24, r22
     a2a:	8d 83       	std	Y+5, r24	; 0x05
     a2c:	9e 83       	std	Y+6, r25	; 0x06
     a2e:	af 83       	std	Y+7, r26	; 0x07
     a30:	b8 87       	std	Y+8, r27	; 0x08
     a32:	17 c0       	rjmp	.+46     	; 0xa62 <appCommandInd+0x94>
// 			printf("\n%" PRIu32 " ", tmp);			
 			// printf(" DISC %hhx", msg->macAddr);	
			#endif
		}
		else if(ind->data[0] == LL_CONFIGURATION_STATUS)
     a34:	89 85       	ldd	r24, Y+9	; 0x09
     a36:	9a 85       	ldd	r25, Y+10	; 0x0a
     a38:	fc 01       	movw	r30, r24
     a3a:	80 85       	ldd	r24, Z+8	; 0x08
     a3c:	91 85       	ldd	r25, Z+9	; 0x09
     a3e:	fc 01       	movw	r30, r24
     a40:	80 81       	ld	r24, Z
     a42:	8e 30       	cpi	r24, 0x0E	; 14
     a44:	61 f4       	brne	.+24     	; 0xa5e <appCommandInd+0x90>
		{
			NWK_ConfigStatus_t *msg = (NWK_ConfigStatus_t*)ind->data;
     a46:	89 85       	ldd	r24, Y+9	; 0x09
     a48:	9a 85       	ldd	r25, Y+10	; 0x0a
     a4a:	fc 01       	movw	r30, r24
     a4c:	80 85       	ldd	r24, Z+8	; 0x08
     a4e:	91 85       	ldd	r25, Z+9	; 0x09
     a50:	9a 83       	std	Y+2, r25	; 0x02
     a52:	89 83       	std	Y+1, r24	; 0x01
			addConfRequestArray(msg);
     a54:	89 81       	ldd	r24, Y+1	; 0x01
     a56:	9a 81       	ldd	r25, Y+2	; 0x02
     a58:	0e 94 cd 03 	call	0x79a	; 0x79a <addConfRequestArray>
     a5c:	02 c0       	rjmp	.+4      	; 0xa62 <appCommandInd+0x94>
			#if PRINT
			// printf("\nCONF %d", msg->macAddr);	
			#endif
		}
		else return false;			
     a5e:	80 e0       	ldi	r24, 0x00	; 0
     a60:	01 c0       	rjmp	.+2      	; 0xa64 <appCommandInd+0x96>
		return true;
     a62:	81 e0       	ldi	r24, 0x01	; 1
	}
     a64:	2a 96       	adiw	r28, 0x0a	; 10
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	f8 94       	cli
     a6a:	de bf       	out	0x3e, r29	; 62
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	cd bf       	out	0x3d, r28	; 61
     a70:	df 91       	pop	r29
     a72:	cf 91       	pop	r28
     a74:	08 95       	ret

00000a76 <check_ack_pan>:
	
	bool check_ack_pan(int addr)
	{
     a76:	cf 93       	push	r28
     a78:	df 93       	push	r29
     a7a:	00 d0       	rcall	.+0      	; 0xa7c <check_ack_pan+0x6>
     a7c:	00 d0       	rcall	.+0      	; 0xa7e <check_ack_pan+0x8>
     a7e:	00 d0       	rcall	.+0      	; 0xa80 <check_ack_pan+0xa>
     a80:	cd b7       	in	r28, 0x3d	; 61
     a82:	de b7       	in	r29, 0x3e	; 62
     a84:	9e 83       	std	Y+6, r25	; 0x06
     a86:	8d 83       	std	Y+5, r24	; 0x05
		int pos =  addr / 8;
     a88:	8d 81       	ldd	r24, Y+5	; 0x05
     a8a:	9e 81       	ldd	r25, Y+6	; 0x06
     a8c:	99 23       	and	r25, r25
     a8e:	0c f4       	brge	.+2      	; 0xa92 <check_ack_pan+0x1c>
     a90:	07 96       	adiw	r24, 0x07	; 7
     a92:	95 95       	asr	r25
     a94:	87 95       	ror	r24
     a96:	95 95       	asr	r25
     a98:	87 95       	ror	r24
     a9a:	95 95       	asr	r25
     a9c:	87 95       	ror	r24
     a9e:	9a 83       	std	Y+2, r25	; 0x02
     aa0:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - addr % 8;
     aa2:	8d 81       	ldd	r24, Y+5	; 0x05
     aa4:	9e 81       	ldd	r25, Y+6	; 0x06
     aa6:	87 70       	andi	r24, 0x07	; 7
     aa8:	90 78       	andi	r25, 0x80	; 128
     aaa:	99 23       	and	r25, r25
     aac:	24 f4       	brge	.+8      	; 0xab6 <check_ack_pan+0x40>
     aae:	01 97       	sbiw	r24, 0x01	; 1
     ab0:	88 6f       	ori	r24, 0xF8	; 248
     ab2:	9f 6f       	ori	r25, 0xFF	; 255
     ab4:	01 96       	adiw	r24, 0x01	; 1
     ab6:	9c 01       	movw	r18, r24
     ab8:	88 e0       	ldi	r24, 0x08	; 8
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	82 1b       	sub	r24, r18
     abe:	93 0b       	sbc	r25, r19
     ac0:	9c 83       	std	Y+4, r25	; 0x04
     ac2:	8b 83       	std	Y+3, r24	; 0x03
		
		if( ACKFrame.ackFlags[pos] & 1 << bit_shift)
     ac4:	89 81       	ldd	r24, Y+1	; 0x01
     ac6:	9a 81       	ldd	r25, Y+2	; 0x02
     ac8:	8b 57       	subi	r24, 0x7B	; 123
     aca:	9e 4e       	sbci	r25, 0xEE	; 238
     acc:	fc 01       	movw	r30, r24
     ace:	80 81       	ld	r24, Z
     ad0:	88 2f       	mov	r24, r24
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	0b 80       	ldd	r0, Y+3	; 0x03
     ad6:	02 c0       	rjmp	.+4      	; 0xadc <check_ack_pan+0x66>
     ad8:	95 95       	asr	r25
     ada:	87 95       	ror	r24
     adc:	0a 94       	dec	r0
     ade:	e2 f7       	brpl	.-8      	; 0xad8 <check_ack_pan+0x62>
     ae0:	81 70       	andi	r24, 0x01	; 1
     ae2:	99 27       	eor	r25, r25
     ae4:	89 2b       	or	r24, r25
     ae6:	11 f0       	breq	.+4      	; 0xaec <check_ack_pan+0x76>
		{
			return true;
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	01 c0       	rjmp	.+2      	; 0xaee <check_ack_pan+0x78>
		}
		else
			return false;
     aec:	80 e0       	ldi	r24, 0x00	; 0
	}
     aee:	26 96       	adiw	r28, 0x06	; 6
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	f8 94       	cli
     af4:	de bf       	out	0x3e, r29	; 62
     af6:	0f be       	out	0x3f, r0	; 63
     af8:	cd bf       	out	0x3d, r28	; 61
     afa:	df 91       	pop	r29
     afc:	cf 91       	pop	r28
     afe:	08 95       	ret

00000b00 <check_ack_aux>:
	
	bool check_ack_aux(int addr)
	{
     b00:	cf 93       	push	r28
     b02:	df 93       	push	r29
     b04:	00 d0       	rcall	.+0      	; 0xb06 <check_ack_aux+0x6>
     b06:	00 d0       	rcall	.+0      	; 0xb08 <check_ack_aux+0x8>
     b08:	00 d0       	rcall	.+0      	; 0xb0a <check_ack_aux+0xa>
     b0a:	cd b7       	in	r28, 0x3d	; 61
     b0c:	de b7       	in	r29, 0x3e	; 62
     b0e:	9e 83       	std	Y+6, r25	; 0x06
     b10:	8d 83       	std	Y+5, r24	; 0x05
		int pos =  addr / 8;
     b12:	8d 81       	ldd	r24, Y+5	; 0x05
     b14:	9e 81       	ldd	r25, Y+6	; 0x06
     b16:	99 23       	and	r25, r25
     b18:	0c f4       	brge	.+2      	; 0xb1c <check_ack_aux+0x1c>
     b1a:	07 96       	adiw	r24, 0x07	; 7
     b1c:	95 95       	asr	r25
     b1e:	87 95       	ror	r24
     b20:	95 95       	asr	r25
     b22:	87 95       	ror	r24
     b24:	95 95       	asr	r25
     b26:	87 95       	ror	r24
     b28:	9a 83       	std	Y+2, r25	; 0x02
     b2a:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - addr % 8;
     b2c:	8d 81       	ldd	r24, Y+5	; 0x05
     b2e:	9e 81       	ldd	r25, Y+6	; 0x06
     b30:	87 70       	andi	r24, 0x07	; 7
     b32:	90 78       	andi	r25, 0x80	; 128
     b34:	99 23       	and	r25, r25
     b36:	24 f4       	brge	.+8      	; 0xb40 <check_ack_aux+0x40>
     b38:	01 97       	sbiw	r24, 0x01	; 1
     b3a:	88 6f       	ori	r24, 0xF8	; 248
     b3c:	9f 6f       	ori	r25, 0xFF	; 255
     b3e:	01 96       	adiw	r24, 0x01	; 1
     b40:	9c 01       	movw	r18, r24
     b42:	88 e0       	ldi	r24, 0x08	; 8
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	82 1b       	sub	r24, r18
     b48:	93 0b       	sbc	r25, r19
     b4a:	9c 83       	std	Y+4, r25	; 0x04
     b4c:	8b 83       	std	Y+3, r24	; 0x03
		
		if( ACKFrame_aux.ackFlags[pos] & 1 << bit_shift)
     b4e:	89 81       	ldd	r24, Y+1	; 0x01
     b50:	9a 81       	ldd	r25, Y+2	; 0x02
     b52:	83 55       	subi	r24, 0x53	; 83
     b54:	94 4d       	sbci	r25, 0xD4	; 212
     b56:	fc 01       	movw	r30, r24
     b58:	80 81       	ld	r24, Z
     b5a:	88 2f       	mov	r24, r24
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	0b 80       	ldd	r0, Y+3	; 0x03
     b60:	02 c0       	rjmp	.+4      	; 0xb66 <check_ack_aux+0x66>
     b62:	95 95       	asr	r25
     b64:	87 95       	ror	r24
     b66:	0a 94       	dec	r0
     b68:	e2 f7       	brpl	.-8      	; 0xb62 <check_ack_aux+0x62>
     b6a:	81 70       	andi	r24, 0x01	; 1
     b6c:	99 27       	eor	r25, r25
     b6e:	89 2b       	or	r24, r25
     b70:	11 f0       	breq	.+4      	; 0xb76 <check_ack_aux+0x76>
		{
			return true;
     b72:	81 e0       	ldi	r24, 0x01	; 1
     b74:	01 c0       	rjmp	.+2      	; 0xb78 <check_ack_aux+0x78>
		}
		else
		return false;
     b76:	80 e0       	ldi	r24, 0x00	; 0
	}
     b78:	26 96       	adiw	r28, 0x06	; 6
     b7a:	0f b6       	in	r0, 0x3f	; 63
     b7c:	f8 94       	cli
     b7e:	de bf       	out	0x3e, r29	; 62
     b80:	0f be       	out	0x3f, r0	; 63
     b82:	cd bf       	out	0x3d, r28	; 61
     b84:	df 91       	pop	r29
     b86:	cf 91       	pop	r28
     b88:	08 95       	ret

00000b8a <appDataInd>:
	
	static bool appDataInd(NWK_DataInd_t *ind)
	{
     b8a:	8f 92       	push	r8
     b8c:	9f 92       	push	r9
     b8e:	af 92       	push	r10
     b90:	bf 92       	push	r11
     b92:	cf 92       	push	r12
     b94:	df 92       	push	r13
     b96:	ef 92       	push	r14
     b98:	ff 92       	push	r15
     b9a:	cf 93       	push	r28
     b9c:	df 93       	push	r29
     b9e:	cd b7       	in	r28, 0x3d	; 61
     ba0:	de b7       	in	r29, 0x3e	; 62
     ba2:	2e 97       	sbiw	r28, 0x0e	; 14
     ba4:	0f b6       	in	r0, 0x3f	; 63
     ba6:	f8 94       	cli
     ba8:	de bf       	out	0x3e, r29	; 62
     baa:	0f be       	out	0x3f, r0	; 63
     bac:	cd bf       	out	0x3d, r28	; 61
     bae:	9e 87       	std	Y+14, r25	; 0x0e
     bb0:	8d 87       	std	Y+13, r24	; 0x0d
		uint32_t cmp_value = macsc_read_count();
     bb2:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <macsc_read_count>
     bb6:	dc 01       	movw	r26, r24
     bb8:	cb 01       	movw	r24, r22
     bba:	8f 83       	std	Y+7, r24	; 0x07
     bbc:	98 87       	std	Y+8, r25	; 0x08
     bbe:	a9 87       	std	Y+9, r26	; 0x09
     bc0:	ba 87       	std	Y+10, r27	; 0x0a
		int relative_cmp =  cmp_value - cmp_value_start_superframe - 40;
     bc2:	2f 81       	ldd	r18, Y+7	; 0x07
     bc4:	38 85       	ldd	r19, Y+8	; 0x08
     bc6:	80 91 25 03 	lds	r24, 0x0325	; 0x800325 <cmp_value_start_superframe>
     bca:	90 91 26 03 	lds	r25, 0x0326	; 0x800326 <cmp_value_start_superframe+0x1>
     bce:	a0 91 27 03 	lds	r26, 0x0327	; 0x800327 <cmp_value_start_superframe+0x2>
     bd2:	b0 91 28 03 	lds	r27, 0x0328	; 0x800328 <cmp_value_start_superframe+0x3>
     bd6:	a9 01       	movw	r20, r18
     bd8:	48 1b       	sub	r20, r24
     bda:	59 0b       	sbc	r21, r25
     bdc:	ca 01       	movw	r24, r20
     bde:	88 97       	sbiw	r24, 0x28	; 40
     be0:	9c 87       	std	Y+12, r25	; 0x0c
     be2:	8b 87       	std	Y+11, r24	; 0x0b
		

		int curr_up_ts = (relative_cmp)/(tTS / (SYMBOL_TIME)) - 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online;
     be4:	8b 85       	ldd	r24, Y+11	; 0x0b
     be6:	9c 85       	ldd	r25, Y+12	; 0x0c
     be8:	09 2e       	mov	r0, r25
     bea:	00 0c       	add	r0, r0
     bec:	aa 0b       	sbc	r26, r26
     bee:	bb 0b       	sbc	r27, r27
     bf0:	bc 01       	movw	r22, r24
     bf2:	cd 01       	movw	r24, r26
     bf4:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
     bf8:	6b 01       	movw	r12, r22
     bfa:	7c 01       	movw	r14, r24
     bfc:	80 91 a4 2b 	lds	r24, 0x2BA4	; 0x802ba4 <tTS>
     c00:	90 91 a5 2b 	lds	r25, 0x2BA5	; 0x802ba5 <tTS+0x1>
     c04:	a0 91 a6 2b 	lds	r26, 0x2BA6	; 0x802ba6 <tTS+0x2>
     c08:	b0 91 a7 2b 	lds	r27, 0x2BA7	; 0x802ba7 <tTS+0x3>
     c0c:	2d eb       	ldi	r18, 0xBD	; 189
     c0e:	37 e3       	ldi	r19, 0x37	; 55
     c10:	46 e8       	ldi	r20, 0x86	; 134
     c12:	57 e3       	ldi	r21, 0x37	; 55
     c14:	bc 01       	movw	r22, r24
     c16:	cd 01       	movw	r24, r26
     c18:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
     c1c:	dc 01       	movw	r26, r24
     c1e:	cb 01       	movw	r24, r22
     c20:	9c 01       	movw	r18, r24
     c22:	ad 01       	movw	r20, r26
     c24:	c7 01       	movw	r24, r14
     c26:	b6 01       	movw	r22, r12
     c28:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
     c2c:	dc 01       	movw	r26, r24
     c2e:	cb 01       	movw	r24, r22
     c30:	20 e0       	ldi	r18, 0x00	; 0
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	40 e8       	ldi	r20, 0x80	; 128
     c36:	50 e4       	ldi	r21, 0x40	; 64
     c38:	bc 01       	movw	r22, r24
     c3a:	cd 01       	movw	r24, r26
     c3c:	0e 94 99 54 	call	0xa932	; 0xa932 <__subsf3>
     c40:	dc 01       	movw	r26, r24
     c42:	cb 01       	movw	r24, r22
     c44:	bc 01       	movw	r22, r24
     c46:	cd 01       	movw	r24, r26
     c48:	0e 94 78 55 	call	0xaaf0	; 0xaaf0 <__fixsfsi>
     c4c:	dc 01       	movw	r26, r24
     c4e:	cb 01       	movw	r24, r22
     c50:	9a 83       	std	Y+2, r25	; 0x02
     c52:	89 83       	std	Y+1, r24	; 0x01
		if(curr_up_ts > assTimeSlot)
     c54:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
     c58:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
     c5c:	29 81       	ldd	r18, Y+1	; 0x01
     c5e:	3a 81       	ldd	r19, Y+2	; 0x02
     c60:	82 17       	cp	r24, r18
     c62:	93 07       	cpc	r25, r19
     c64:	0c f0       	brlt	.+2      	; 0xc68 <appDataInd+0xde>
     c66:	42 c0       	rjmp	.+132    	; 0xcec <appDataInd+0x162>
		{
			
			int i;
			curr_up_ts -= assTimeSlot+1;
     c68:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
     c6c:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
     c70:	01 96       	adiw	r24, 0x01	; 1
     c72:	29 81       	ldd	r18, Y+1	; 0x01
     c74:	3a 81       	ldd	r19, Y+2	; 0x02
     c76:	f9 01       	movw	r30, r18
     c78:	e8 1b       	sub	r30, r24
     c7a:	f9 0b       	sbc	r31, r25
     c7c:	cf 01       	movw	r24, r30
     c7e:	9a 83       	std	Y+2, r25	; 0x02
     c80:	89 83       	std	Y+1, r24	; 0x01
			for (i = 0; i < assTimeSlot && curr_up_ts > 0; ++i)
     c82:	1c 82       	std	Y+4, r1	; 0x04
     c84:	1b 82       	std	Y+3, r1	; 0x03
     c86:	14 c0       	rjmp	.+40     	; 0xcb0 <appDataInd+0x126>
			{
				if(!check_ack_aux(i+1))
     c88:	8b 81       	ldd	r24, Y+3	; 0x03
     c8a:	9c 81       	ldd	r25, Y+4	; 0x04
     c8c:	01 96       	adiw	r24, 0x01	; 1
     c8e:	0e 94 80 05 	call	0xb00	; 0xb00 <check_ack_aux>
     c92:	98 2f       	mov	r25, r24
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	89 27       	eor	r24, r25
     c98:	88 23       	and	r24, r24
     c9a:	29 f0       	breq	.+10     	; 0xca6 <appDataInd+0x11c>
				{
					curr_up_ts--;
     c9c:	89 81       	ldd	r24, Y+1	; 0x01
     c9e:	9a 81       	ldd	r25, Y+2	; 0x02
     ca0:	01 97       	sbiw	r24, 0x01	; 1
     ca2:	9a 83       	std	Y+2, r25	; 0x02
     ca4:	89 83       	std	Y+1, r24	; 0x01
		if(curr_up_ts > assTimeSlot)
		{
			
			int i;
			curr_up_ts -= assTimeSlot+1;
			for (i = 0; i < assTimeSlot && curr_up_ts > 0; ++i)
     ca6:	8b 81       	ldd	r24, Y+3	; 0x03
     ca8:	9c 81       	ldd	r25, Y+4	; 0x04
     caa:	01 96       	adiw	r24, 0x01	; 1
     cac:	9c 83       	std	Y+4, r25	; 0x04
     cae:	8b 83       	std	Y+3, r24	; 0x03
     cb0:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
     cb4:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
     cb8:	2b 81       	ldd	r18, Y+3	; 0x03
     cba:	3c 81       	ldd	r19, Y+4	; 0x04
     cbc:	28 17       	cp	r18, r24
     cbe:	39 07       	cpc	r19, r25
     cc0:	2c f4       	brge	.+10     	; 0xccc <appDataInd+0x142>
     cc2:	89 81       	ldd	r24, Y+1	; 0x01
     cc4:	9a 81       	ldd	r25, Y+2	; 0x02
     cc6:	18 16       	cp	r1, r24
     cc8:	19 06       	cpc	r1, r25
     cca:	f4 f2       	brlt	.-68     	; 0xc88 <appDataInd+0xfe>
				if(!check_ack_aux(i+1))
				{
					curr_up_ts--;
				}
			}
			curr_up_ts = i-1*(i!=0);
     ccc:	21 e0       	ldi	r18, 0x01	; 1
     cce:	8b 81       	ldd	r24, Y+3	; 0x03
     cd0:	9c 81       	ldd	r25, Y+4	; 0x04
     cd2:	89 2b       	or	r24, r25
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <appDataInd+0x14e>
     cd6:	20 e0       	ldi	r18, 0x00	; 0
     cd8:	82 2f       	mov	r24, r18
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	2b 81       	ldd	r18, Y+3	; 0x03
     cde:	3c 81       	ldd	r19, Y+4	; 0x04
     ce0:	a9 01       	movw	r20, r18
     ce2:	48 1b       	sub	r20, r24
     ce4:	59 0b       	sbc	r21, r25
     ce6:	ca 01       	movw	r24, r20
     ce8:	9a 83       	std	Y+2, r25	; 0x02
     cea:	89 83       	std	Y+1, r24	; 0x01
		}
// 		if(nodes_info_arr[curr_up_ts].mac_addr != ind->data[0])
// 			return false;	
		nodes_info_arr[curr_up_ts].rssi = ind->rssi;
     cec:	8d 85       	ldd	r24, Y+13	; 0x0d
     cee:	9e 85       	ldd	r25, Y+14	; 0x0e
     cf0:	fc 01       	movw	r30, r24
     cf2:	84 85       	ldd	r24, Z+12	; 0x0c
     cf4:	58 2f       	mov	r21, r24
     cf6:	29 81       	ldd	r18, Y+1	; 0x01
     cf8:	3a 81       	ldd	r19, Y+2	; 0x02
     cfa:	4a e4       	ldi	r20, 0x4A	; 74
     cfc:	42 9f       	mul	r20, r18
     cfe:	c0 01       	movw	r24, r0
     d00:	43 9f       	mul	r20, r19
     d02:	90 0d       	add	r25, r0
     d04:	11 24       	eor	r1, r1
     d06:	8f 52       	subi	r24, 0x2F	; 47
     d08:	94 4d       	sbci	r25, 0xD4	; 212
     d0a:	fc 01       	movw	r30, r24
     d0c:	50 83       	st	Z, r21
		nodes_info_arr[curr_up_ts].average_rssi = (nodes_info_arr[curr_up_ts].rssi + nodes_info_arr[curr_up_ts].average_rssi*nodes_info_arr[curr_up_ts].msg_rec)
     d0e:	29 81       	ldd	r18, Y+1	; 0x01
     d10:	3a 81       	ldd	r19, Y+2	; 0x02
     d12:	4a e4       	ldi	r20, 0x4A	; 74
     d14:	42 9f       	mul	r20, r18
     d16:	c0 01       	movw	r24, r0
     d18:	43 9f       	mul	r20, r19
     d1a:	90 0d       	add	r25, r0
     d1c:	11 24       	eor	r1, r1
     d1e:	8f 52       	subi	r24, 0x2F	; 47
     d20:	94 4d       	sbci	r25, 0xD4	; 212
     d22:	fc 01       	movw	r30, r24
     d24:	80 81       	ld	r24, Z
     d26:	88 2f       	mov	r24, r24
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	09 2e       	mov	r0, r25
     d2c:	00 0c       	add	r0, r0
     d2e:	aa 0b       	sbc	r26, r26
     d30:	bb 0b       	sbc	r27, r27
     d32:	bc 01       	movw	r22, r24
     d34:	cd 01       	movw	r24, r26
     d36:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
     d3a:	4b 01       	movw	r8, r22
     d3c:	5c 01       	movw	r10, r24
     d3e:	29 81       	ldd	r18, Y+1	; 0x01
     d40:	3a 81       	ldd	r19, Y+2	; 0x02
     d42:	4a e4       	ldi	r20, 0x4A	; 74
     d44:	42 9f       	mul	r20, r18
     d46:	c0 01       	movw	r24, r0
     d48:	43 9f       	mul	r20, r19
     d4a:	90 0d       	add	r25, r0
     d4c:	11 24       	eor	r1, r1
     d4e:	8e 52       	subi	r24, 0x2E	; 46
     d50:	94 4d       	sbci	r25, 0xD4	; 212
     d52:	fc 01       	movw	r30, r24
     d54:	c0 80       	ld	r12, Z
     d56:	d1 80       	ldd	r13, Z+1	; 0x01
     d58:	e2 80       	ldd	r14, Z+2	; 0x02
     d5a:	f3 80       	ldd	r15, Z+3	; 0x03
     d5c:	29 81       	ldd	r18, Y+1	; 0x01
     d5e:	3a 81       	ldd	r19, Y+2	; 0x02
     d60:	4a e4       	ldi	r20, 0x4A	; 74
     d62:	42 9f       	mul	r20, r18
     d64:	c0 01       	movw	r24, r0
     d66:	43 9f       	mul	r20, r19
     d68:	90 0d       	add	r25, r0
     d6a:	11 24       	eor	r1, r1
     d6c:	8e 5e       	subi	r24, 0xEE	; 238
     d6e:	93 4d       	sbci	r25, 0xD3	; 211
     d70:	fc 01       	movw	r30, r24
     d72:	80 81       	ld	r24, Z
     d74:	91 81       	ldd	r25, Z+1	; 0x01
     d76:	cc 01       	movw	r24, r24
     d78:	a0 e0       	ldi	r26, 0x00	; 0
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	bc 01       	movw	r22, r24
     d7e:	cd 01       	movw	r24, r26
     d80:	0e 94 ae 55 	call	0xab5c	; 0xab5c <__floatunsisf>
     d84:	dc 01       	movw	r26, r24
     d86:	cb 01       	movw	r24, r22
     d88:	9c 01       	movw	r18, r24
     d8a:	ad 01       	movw	r20, r26
     d8c:	c7 01       	movw	r24, r14
     d8e:	b6 01       	movw	r22, r12
     d90:	0e 94 3c 56 	call	0xac78	; 0xac78 <__mulsf3>
     d94:	dc 01       	movw	r26, r24
     d96:	cb 01       	movw	r24, r22
     d98:	9c 01       	movw	r18, r24
     d9a:	ad 01       	movw	r20, r26
     d9c:	c5 01       	movw	r24, r10
     d9e:	b4 01       	movw	r22, r8
     da0:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
     da4:	dc 01       	movw	r26, r24
     da6:	cb 01       	movw	r24, r22
     da8:	6c 01       	movw	r12, r24
     daa:	7d 01       	movw	r14, r26
																				/(nodes_info_arr[curr_up_ts].msg_rec + 1);
     dac:	29 81       	ldd	r18, Y+1	; 0x01
     dae:	3a 81       	ldd	r19, Y+2	; 0x02
     db0:	4a e4       	ldi	r20, 0x4A	; 74
     db2:	42 9f       	mul	r20, r18
     db4:	c0 01       	movw	r24, r0
     db6:	43 9f       	mul	r20, r19
     db8:	90 0d       	add	r25, r0
     dba:	11 24       	eor	r1, r1
     dbc:	8e 5e       	subi	r24, 0xEE	; 238
     dbe:	93 4d       	sbci	r25, 0xD3	; 211
     dc0:	fc 01       	movw	r30, r24
     dc2:	80 81       	ld	r24, Z
     dc4:	91 81       	ldd	r25, Z+1	; 0x01
     dc6:	01 96       	adiw	r24, 0x01	; 1
     dc8:	cc 01       	movw	r24, r24
     dca:	a0 e0       	ldi	r26, 0x00	; 0
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	bc 01       	movw	r22, r24
     dd0:	cd 01       	movw	r24, r26
     dd2:	0e 94 ae 55 	call	0xab5c	; 0xab5c <__floatunsisf>
     dd6:	dc 01       	movw	r26, r24
     dd8:	cb 01       	movw	r24, r22
     dda:	9c 01       	movw	r18, r24
     ddc:	ad 01       	movw	r20, r26
     dde:	c7 01       	movw	r24, r14
     de0:	b6 01       	movw	r22, r12
     de2:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
     de6:	dc 01       	movw	r26, r24
     de8:	cb 01       	movw	r24, r22
			curr_up_ts = i-1*(i!=0);
		}
// 		if(nodes_info_arr[curr_up_ts].mac_addr != ind->data[0])
// 			return false;	
		nodes_info_arr[curr_up_ts].rssi = ind->rssi;
		nodes_info_arr[curr_up_ts].average_rssi = (nodes_info_arr[curr_up_ts].rssi + nodes_info_arr[curr_up_ts].average_rssi*nodes_info_arr[curr_up_ts].msg_rec)
     dea:	49 81       	ldd	r20, Y+1	; 0x01
     dec:	5a 81       	ldd	r21, Y+2	; 0x02
     dee:	6a e4       	ldi	r22, 0x4A	; 74
     df0:	64 9f       	mul	r22, r20
     df2:	90 01       	movw	r18, r0
     df4:	65 9f       	mul	r22, r21
     df6:	30 0d       	add	r19, r0
     df8:	11 24       	eor	r1, r1
     dfa:	2e 52       	subi	r18, 0x2E	; 46
     dfc:	34 4d       	sbci	r19, 0xD4	; 212
     dfe:	f9 01       	movw	r30, r18
     e00:	80 83       	st	Z, r24
     e02:	91 83       	std	Z+1, r25	; 0x01
     e04:	a2 83       	std	Z+2, r26	; 0x02
     e06:	b3 83       	std	Z+3, r27	; 0x03
																				/(nodes_info_arr[curr_up_ts].msg_rec + 1);
		nodes_info_arr[curr_up_ts].msg_rec++;
     e08:	29 81       	ldd	r18, Y+1	; 0x01
     e0a:	3a 81       	ldd	r19, Y+2	; 0x02
     e0c:	4a e4       	ldi	r20, 0x4A	; 74
     e0e:	42 9f       	mul	r20, r18
     e10:	c0 01       	movw	r24, r0
     e12:	43 9f       	mul	r20, r19
     e14:	90 0d       	add	r25, r0
     e16:	11 24       	eor	r1, r1
     e18:	8e 5e       	subi	r24, 0xEE	; 238
     e1a:	93 4d       	sbci	r25, 0xD3	; 211
     e1c:	fc 01       	movw	r30, r24
     e1e:	80 81       	ld	r24, Z
     e20:	91 81       	ldd	r25, Z+1	; 0x01
     e22:	9c 01       	movw	r18, r24
     e24:	2f 5f       	subi	r18, 0xFF	; 255
     e26:	3f 4f       	sbci	r19, 0xFF	; 255
     e28:	49 81       	ldd	r20, Y+1	; 0x01
     e2a:	5a 81       	ldd	r21, Y+2	; 0x02
     e2c:	6a e4       	ldi	r22, 0x4A	; 74
     e2e:	64 9f       	mul	r22, r20
     e30:	c0 01       	movw	r24, r0
     e32:	65 9f       	mul	r22, r21
     e34:	90 0d       	add	r25, r0
     e36:	11 24       	eor	r1, r1
     e38:	8e 5e       	subi	r24, 0xEE	; 238
     e3a:	93 4d       	sbci	r25, 0xD3	; 211
     e3c:	fc 01       	movw	r30, r24
     e3e:	31 83       	std	Z+1, r19	; 0x01
     e40:	20 83       	st	Z, r18

		addToAckArray(curr_up_ts+1);
     e42:	89 81       	ldd	r24, Y+1	; 0x01
     e44:	8f 5f       	subi	r24, 0xFF	; 255
     e46:	0e 94 69 03 	call	0x6d2	; 0x6d2 <addToAckArray>
		#if PRINT
 		//printf("\n[%d] Data: ", curr_up_ts);
		#endif
		for (int i = 0; i < ind->size; i++)
     e4a:	1e 82       	std	Y+6, r1	; 0x06
     e4c:	1d 82       	std	Y+5, r1	; 0x05
     e4e:	20 c0       	rjmp	.+64     	; 0xe90 <appDataInd+0x306>
		{
			msg_info_array[curr_up_ts].data_payload[i] = ind->data[i];
     e50:	8d 85       	ldd	r24, Y+13	; 0x0d
     e52:	9e 85       	ldd	r25, Y+14	; 0x0e
     e54:	fc 01       	movw	r30, r24
     e56:	20 85       	ldd	r18, Z+8	; 0x08
     e58:	31 85       	ldd	r19, Z+9	; 0x09
     e5a:	8d 81       	ldd	r24, Y+5	; 0x05
     e5c:	9e 81       	ldd	r25, Y+6	; 0x06
     e5e:	82 0f       	add	r24, r18
     e60:	93 1f       	adc	r25, r19
     e62:	fc 01       	movw	r30, r24
     e64:	40 81       	ld	r20, Z
     e66:	89 81       	ldd	r24, Y+1	; 0x01
     e68:	9a 81       	ldd	r25, Y+2	; 0x02
     e6a:	54 e8       	ldi	r21, 0x84	; 132
     e6c:	58 9f       	mul	r21, r24
     e6e:	90 01       	movw	r18, r0
     e70:	59 9f       	mul	r21, r25
     e72:	30 0d       	add	r19, r0
     e74:	11 24       	eor	r1, r1
     e76:	8d 81       	ldd	r24, Y+5	; 0x05
     e78:	9e 81       	ldd	r25, Y+6	; 0x06
     e7a:	82 0f       	add	r24, r18
     e7c:	93 1f       	adc	r25, r19
     e7e:	85 53       	subi	r24, 0x35	; 53
     e80:	9e 4e       	sbci	r25, 0xEE	; 238
     e82:	fc 01       	movw	r30, r24
     e84:	40 83       	st	Z, r20

		addToAckArray(curr_up_ts+1);
		#if PRINT
 		//printf("\n[%d] Data: ", curr_up_ts);
		#endif
		for (int i = 0; i < ind->size; i++)
     e86:	8d 81       	ldd	r24, Y+5	; 0x05
     e88:	9e 81       	ldd	r25, Y+6	; 0x06
     e8a:	01 96       	adiw	r24, 0x01	; 1
     e8c:	9e 83       	std	Y+6, r25	; 0x06
     e8e:	8d 83       	std	Y+5, r24	; 0x05
     e90:	8d 85       	ldd	r24, Y+13	; 0x0d
     e92:	9e 85       	ldd	r25, Y+14	; 0x0e
     e94:	fc 01       	movw	r30, r24
     e96:	82 85       	ldd	r24, Z+10	; 0x0a
     e98:	28 2f       	mov	r18, r24
     e9a:	30 e0       	ldi	r19, 0x00	; 0
     e9c:	8d 81       	ldd	r24, Y+5	; 0x05
     e9e:	9e 81       	ldd	r25, Y+6	; 0x06
     ea0:	82 17       	cp	r24, r18
     ea2:	93 07       	cpc	r25, r19
     ea4:	ac f2       	brlt	.-86     	; 0xe50 <appDataInd+0x2c6>
			#if PRINT
 			//printf("%hhx", msg_info_array[curr_up_ts].data_payload[i]);
			#endif
		}		
// 		printf(" cmp %d", relative_cmp);
	}
     ea6:	00 00       	nop
     ea8:	2e 96       	adiw	r28, 0x0e	; 14
     eaa:	0f b6       	in	r0, 0x3f	; 63
     eac:	f8 94       	cli
     eae:	de bf       	out	0x3e, r29	; 62
     eb0:	0f be       	out	0x3f, r0	; 63
     eb2:	cd bf       	out	0x3d, r28	; 61
     eb4:	df 91       	pop	r29
     eb6:	cf 91       	pop	r28
     eb8:	ff 90       	pop	r15
     eba:	ef 90       	pop	r14
     ebc:	df 90       	pop	r13
     ebe:	cf 90       	pop	r12
     ec0:	bf 90       	pop	r11
     ec2:	af 90       	pop	r10
     ec4:	9f 90       	pop	r9
     ec6:	8f 90       	pop	r8
     ec8:	08 95       	ret

00000eca <appPanPrepareACK>:
	
	static void appPanPrepareACK(void)
	{
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	cd b7       	in	r28, 0x3d	; 61
     ed0:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr		= 0;
     ed2:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <msgReq+0x6>
     ed6:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <msgReq+0x5>
		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
     eda:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <msgReq+0x7>
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
     ede:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <msgReq+0x8>
		msgReq.options		= NWK_OPT_LLDN_ACK;
     ee2:	80 e0       	ldi	r24, 0x00	; 0
     ee4:	90 e4       	ldi	r25, 0x40	; 64
     ee6:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
     eea:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
		msgReq.data	= (uint8_t *)&ACKFrame;
     eee:	84 e8       	ldi	r24, 0x84	; 132
     ef0:	91 e1       	ldi	r25, 0x11	; 17
     ef2:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xe>
     ef6:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0xd>
		msgReq.size	= sizeof(uint8_t)*(ACKFrame_size + 1);
     efa:	80 91 fa 02 	lds	r24, 0x02FA	; 0x8002fa <ACKFrame_size>
     efe:	90 91 fb 02 	lds	r25, 0x02FB	; 0x8002fb <ACKFrame_size+0x1>
     f02:	8f 5f       	subi	r24, 0xFF	; 255
     f04:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <msgReq+0xf>

	}
     f08:	00 00       	nop
     f0a:	df 91       	pop	r29
     f0c:	cf 91       	pop	r28
     f0e:	08 95       	ret

00000f10 <appPanReset>:

	static void appPanReset(void)
	{
     f10:	cf 93       	push	r28
     f12:	df 93       	push	r29
     f14:	00 d0       	rcall	.+0      	; 0xf16 <appPanReset+0x6>
     f16:	00 d0       	rcall	.+0      	; 0xf18 <appPanReset+0x8>
     f18:	00 d0       	rcall	.+0      	; 0xf1a <appPanReset+0xa>
     f1a:	cd b7       	in	r28, 0x3d	; 61
     f1c:	de b7       	in	r29, 0x3e	; 62
		// prepare beacon reset message
		msgReq.dstAddr		= 0;
     f1e:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <msgReq+0x6>
     f22:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <msgReq+0x5>
		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
     f26:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <msgReq+0x7>
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
     f2a:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <msgReq+0x8>
		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
     f2e:	80 e4       	ldi	r24, 0x40	; 64
     f30:	94 e0       	ldi	r25, 0x04	; 4
     f32:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
     f36:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
		msgReq.data			= NULL;
     f3a:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
     f3e:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
		msgReq.size			= 0;
     f42:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>

		for(int i = 0; i < 32; i++)
     f46:	1a 82       	std	Y+2, r1	; 0x02
     f48:	19 82       	std	Y+1, r1	; 0x01
     f4a:	0b c0       	rjmp	.+22     	; 0xf62 <appPanReset+0x52>
			ACKFrame.ackFlags[i] = 0;
     f4c:	89 81       	ldd	r24, Y+1	; 0x01
     f4e:	9a 81       	ldd	r25, Y+2	; 0x02
     f50:	8b 57       	subi	r24, 0x7B	; 123
     f52:	9e 4e       	sbci	r25, 0xEE	; 238
     f54:	fc 01       	movw	r30, r24
     f56:	10 82       	st	Z, r1
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
		msgReq.data			= NULL;
		msgReq.size			= 0;

		for(int i = 0; i < 32; i++)
     f58:	89 81       	ldd	r24, Y+1	; 0x01
     f5a:	9a 81       	ldd	r25, Y+2	; 0x02
     f5c:	01 96       	adiw	r24, 0x01	; 1
     f5e:	9a 83       	std	Y+2, r25	; 0x02
     f60:	89 83       	std	Y+1, r24	; 0x01
     f62:	89 81       	ldd	r24, Y+1	; 0x01
     f64:	9a 81       	ldd	r25, Y+2	; 0x02
     f66:	80 97       	sbiw	r24, 0x20	; 32
     f68:	8c f3       	brlt	.-30     	; 0xf4c <appPanReset+0x3c>
			ACKFrame.ackFlags[i] = 0;
			
		for (int i = 0; i < 50; i++)
     f6a:	1c 82       	std	Y+4, r1	; 0x04
     f6c:	1b 82       	std	Y+3, r1	; 0x03
     f6e:	55 c0       	rjmp	.+170    	; 0x101a <__EEPROM_REGION_LENGTH__+0x1a>
		{
			nodes_info_arr[i].mac_addr = 0;
     f70:	2b 81       	ldd	r18, Y+3	; 0x03
     f72:	3c 81       	ldd	r19, Y+4	; 0x04
     f74:	4a e4       	ldi	r20, 0x4A	; 74
     f76:	42 9f       	mul	r20, r18
     f78:	c0 01       	movw	r24, r0
     f7a:	43 9f       	mul	r20, r19
     f7c:	90 0d       	add	r25, r0
     f7e:	11 24       	eor	r1, r1
     f80:	82 53       	subi	r24, 0x32	; 50
     f82:	94 4d       	sbci	r25, 0xD4	; 212
     f84:	fc 01       	movw	r30, r24
     f86:	11 82       	std	Z+1, r1	; 0x01
     f88:	10 82       	st	Z, r1
			nodes_info_arr[i].msg_rec = 0;
     f8a:	2b 81       	ldd	r18, Y+3	; 0x03
     f8c:	3c 81       	ldd	r19, Y+4	; 0x04
     f8e:	4a e4       	ldi	r20, 0x4A	; 74
     f90:	42 9f       	mul	r20, r18
     f92:	c0 01       	movw	r24, r0
     f94:	43 9f       	mul	r20, r19
     f96:	90 0d       	add	r25, r0
     f98:	11 24       	eor	r1, r1
     f9a:	8e 5e       	subi	r24, 0xEE	; 238
     f9c:	93 4d       	sbci	r25, 0xD3	; 211
     f9e:	fc 01       	movw	r30, r24
     fa0:	11 82       	std	Z+1, r1	; 0x01
     fa2:	10 82       	st	Z, r1

			
			msg_info_array[i].mac_addr = 0;
     fa4:	2b 81       	ldd	r18, Y+3	; 0x03
     fa6:	3c 81       	ldd	r19, Y+4	; 0x04
     fa8:	44 e8       	ldi	r20, 0x84	; 132
     faa:	42 9f       	mul	r20, r18
     fac:	c0 01       	movw	r24, r0
     fae:	43 9f       	mul	r20, r19
     fb0:	90 0d       	add	r25, r0
     fb2:	11 24       	eor	r1, r1
     fb4:	8a 53       	subi	r24, 0x3A	; 58
     fb6:	9e 4e       	sbci	r25, 0xEE	; 238
     fb8:	fc 01       	movw	r30, r24
     fba:	11 82       	std	Z+1, r1	; 0x01
     fbc:	10 82       	st	Z, r1
			msg_info_array[i].coop_addr = 0;
     fbe:	2b 81       	ldd	r18, Y+3	; 0x03
     fc0:	3c 81       	ldd	r19, Y+4	; 0x04
     fc2:	44 e8       	ldi	r20, 0x84	; 132
     fc4:	42 9f       	mul	r20, r18
     fc6:	c0 01       	movw	r24, r0
     fc8:	43 9f       	mul	r20, r19
     fca:	90 0d       	add	r25, r0
     fcc:	11 24       	eor	r1, r1
     fce:	88 53       	subi	r24, 0x38	; 56
     fd0:	9e 4e       	sbci	r25, 0xEE	; 238
     fd2:	fc 01       	movw	r30, r24
     fd4:	11 82       	std	Z+1, r1	; 0x01
     fd6:	10 82       	st	Z, r1
			for (int j = 0; j < 50; j++)
     fd8:	1e 82       	std	Y+6, r1	; 0x06
     fda:	1d 82       	std	Y+5, r1	; 0x05
     fdc:	15 c0       	rjmp	.+42     	; 0x1008 <__EEPROM_REGION_LENGTH__+0x8>
				nodes_info_arr[i].neighbors[j] = 0;
     fde:	8b 81       	ldd	r24, Y+3	; 0x03
     fe0:	9c 81       	ldd	r25, Y+4	; 0x04
     fe2:	4a e4       	ldi	r20, 0x4A	; 74
     fe4:	48 9f       	mul	r20, r24
     fe6:	90 01       	movw	r18, r0
     fe8:	49 9f       	mul	r20, r25
     fea:	30 0d       	add	r19, r0
     fec:	11 24       	eor	r1, r1
     fee:	8d 81       	ldd	r24, Y+5	; 0x05
     ff0:	9e 81       	ldd	r25, Y+6	; 0x06
     ff2:	82 0f       	add	r24, r18
     ff4:	93 1f       	adc	r25, r19
     ff6:	8a 52       	subi	r24, 0x2A	; 42
     ff8:	94 4d       	sbci	r25, 0xD4	; 212
     ffa:	fc 01       	movw	r30, r24
     ffc:	10 82       	st	Z, r1
			nodes_info_arr[i].msg_rec = 0;

			
			msg_info_array[i].mac_addr = 0;
			msg_info_array[i].coop_addr = 0;
			for (int j = 0; j < 50; j++)
     ffe:	8d 81       	ldd	r24, Y+5	; 0x05
    1000:	9e 81       	ldd	r25, Y+6	; 0x06
    1002:	01 96       	adiw	r24, 0x01	; 1
    1004:	9e 83       	std	Y+6, r25	; 0x06
    1006:	8d 83       	std	Y+5, r24	; 0x05
    1008:	8d 81       	ldd	r24, Y+5	; 0x05
    100a:	9e 81       	ldd	r25, Y+6	; 0x06
    100c:	c2 97       	sbiw	r24, 0x32	; 50
    100e:	3c f3       	brlt	.-50     	; 0xfde <appPanReset+0xce>
		msgReq.size			= 0;

		for(int i = 0; i < 32; i++)
			ACKFrame.ackFlags[i] = 0;
			
		for (int i = 0; i < 50; i++)
    1010:	8b 81       	ldd	r24, Y+3	; 0x03
    1012:	9c 81       	ldd	r25, Y+4	; 0x04
    1014:	01 96       	adiw	r24, 0x01	; 1
    1016:	9c 83       	std	Y+4, r25	; 0x04
    1018:	8b 83       	std	Y+3, r24	; 0x03
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	9c 81       	ldd	r25, Y+4	; 0x04
    101e:	c2 97       	sbiw	r24, 0x32	; 50
    1020:	0c f4       	brge	.+2      	; 0x1024 <__EEPROM_REGION_LENGTH__+0x24>
    1022:	a6 cf       	rjmp	.-180    	; 0xf70 <appPanReset+0x60>
			msg_info_array[i].mac_addr = 0;
			msg_info_array[i].coop_addr = 0;
			for (int j = 0; j < 50; j++)
				nodes_info_arr[i].neighbors[j] = 0;
		}
		ACKFrame_size = 0;
    1024:	10 92 fb 02 	sts	0x02FB, r1	; 0x8002fb <ACKFrame_size+0x1>
    1028:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <ACKFrame_size>
		counter_associados = 0;
    102c:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <counter_associados+0x1>
    1030:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <counter_associados>
		macLLDNnumUplinkTS = 0;
    1034:	10 92 a9 2b 	sts	0x2BA9, r1	; 0x802ba9 <macLLDNnumUplinkTS+0x1>
    1038:	10 92 a8 2b 	sts	0x2BA8, r1	; 0x802ba8 <macLLDNnumUplinkTS>
		n = 0;
    103c:	10 92 c5 11 	sts	0x11C5, r1	; 0x8011c5 <n>
	}
    1040:	00 00       	nop
    1042:	26 96       	adiw	r28, 0x06	; 6
    1044:	0f b6       	in	r0, 0x3f	; 63
    1046:	f8 94       	cli
    1048:	de bf       	out	0x3e, r29	; 62
    104a:	0f be       	out	0x3f, r0	; 63
    104c:	cd bf       	out	0x3d, r28	; 61
    104e:	df 91       	pop	r29
    1050:	cf 91       	pop	r28
    1052:	08 95       	ret

00001054 <appPanDiscInit>:

	static void appPanDiscInit(void)
	{	
    1054:	cf 93       	push	r28
    1056:	df 93       	push	r29
    1058:	00 d0       	rcall	.+0      	; 0x105a <appPanDiscInit+0x6>
    105a:	cd b7       	in	r28, 0x3d	; 61
    105c:	de b7       	in	r29, 0x3e	; 62
		/* clearray of previous discovery state */
		for(int i = 0; i < 32; i++)
    105e:	1a 82       	std	Y+2, r1	; 0x02
    1060:	19 82       	std	Y+1, r1	; 0x01
    1062:	0b c0       	rjmp	.+22     	; 0x107a <appPanDiscInit+0x26>
			ACKFrame.ackFlags[i] = 0;
    1064:	89 81       	ldd	r24, Y+1	; 0x01
    1066:	9a 81       	ldd	r25, Y+2	; 0x02
    1068:	8b 57       	subi	r24, 0x7B	; 123
    106a:	9e 4e       	sbci	r25, 0xEE	; 238
    106c:	fc 01       	movw	r30, r24
    106e:	10 82       	st	Z, r1
	}

	static void appPanDiscInit(void)
	{	
		/* clearray of previous discovery state */
		for(int i = 0; i < 32; i++)
    1070:	89 81       	ldd	r24, Y+1	; 0x01
    1072:	9a 81       	ldd	r25, Y+2	; 0x02
    1074:	01 96       	adiw	r24, 0x01	; 1
    1076:	9a 83       	std	Y+2, r25	; 0x02
    1078:	89 83       	std	Y+1, r24	; 0x01
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	9a 81       	ldd	r25, Y+2	; 0x02
    107e:	80 97       	sbiw	r24, 0x20	; 32
    1080:	8c f3       	brlt	.-30     	; 0x1064 <appPanDiscInit+0x10>
			ACKFrame.ackFlags[i] = 0;
		ACKFrame_size = 0;
    1082:	10 92 fb 02 	sts	0x02FB, r1	; 0x8002fb <ACKFrame_size+0x1>
    1086:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <ACKFrame_size>


		/* Prepare Beacon Message as first beacon in discovery state */		
		msgReq.dstAddr				= 0;
    108a:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <msgReq+0x6>
    108e:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <msgReq+0x5>
		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
    1092:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
    1096:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <msgReq+0x8>
		msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE;
    109a:	80 e4       	ldi	r24, 0x40	; 64
    109c:	91 e0       	ldi	r25, 0x01	; 1
    109e:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    10a2:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
		msgReq.data					= NULL;
    10a6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    10aa:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
		msgReq.size					= 0;
    10ae:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
		
		macLLDNnumTimeSlots = 2;
    10b2:	82 e0       	ldi	r24, 0x02	; 2
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	90 93 ab 2b 	sts	0x2BAB, r25	; 0x802bab <macLLDNnumTimeSlots+0x1>
    10ba:	80 93 aa 2b 	sts	0x2BAA, r24	; 0x802baa <macLLDNnumTimeSlots>
		accepting_requests = 1;
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <accepting_requests+0x1>
    10c6:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <accepting_requests>
		/* Only start timers if it is the first association process */
		if(cycles_counter == 0) 
    10ca:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    10ce:	88 23       	and	r24, r24
    10d0:	09 f0       	breq	.+2      	; 0x10d4 <appPanDiscInit+0x80>
    10d2:	7b c0       	rjmp	.+246    	; 0x11ca <appPanDiscInit+0x176>
		{


			
		/* Calculates Beacon Intervals according to 802.15.4e - 2012 p. 70 */
		n = 127; 
    10d4:	8f e7       	ldi	r24, 0x7F	; 127
    10d6:	80 93 c5 11 	sts	0x11C5, r24	; 0x8011c5 <n>
		tTS =  ((p_var*sp + (m+n)*sm + macMinLIFSPeriod)/v_var);
    10da:	80 91 c5 11 	lds	r24, 0x11C5	; 0x8011c5 <n>
    10de:	88 2f       	mov	r24, r24
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	03 96       	adiw	r24, 0x03	; 3
    10e4:	88 0f       	add	r24, r24
    10e6:	99 1f       	adc	r25, r25
    10e8:	09 2e       	mov	r0, r25
    10ea:	00 0c       	add	r0, r0
    10ec:	aa 0b       	sbc	r26, r26
    10ee:	bb 0b       	sbc	r27, r27
    10f0:	bc 01       	movw	r22, r24
    10f2:	cd 01       	movw	r24, r26
    10f4:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    10f8:	dc 01       	movw	r26, r24
    10fa:	cb 01       	movw	r24, r22
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	40 e4       	ldi	r20, 0x40	; 64
    1102:	51 e4       	ldi	r21, 0x41	; 65
    1104:	bc 01       	movw	r22, r24
    1106:	cd 01       	movw	r24, r26
    1108:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    110c:	dc 01       	movw	r26, r24
    110e:	cb 01       	movw	r24, r22
    1110:	20 e0       	ldi	r18, 0x00	; 0
    1112:	30 e0       	ldi	r19, 0x00	; 0
    1114:	40 e2       	ldi	r20, 0x20	; 32
    1116:	52 e4       	ldi	r21, 0x42	; 66
    1118:	bc 01       	movw	r22, r24
    111a:	cd 01       	movw	r24, r26
    111c:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    1120:	dc 01       	movw	r26, r24
    1122:	cb 01       	movw	r24, r22
    1124:	20 e0       	ldi	r18, 0x00	; 0
    1126:	34 e2       	ldi	r19, 0x24	; 36
    1128:	44 e7       	ldi	r20, 0x74	; 116
    112a:	57 e4       	ldi	r21, 0x47	; 71
    112c:	bc 01       	movw	r22, r24
    112e:	cd 01       	movw	r24, r26
    1130:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1134:	dc 01       	movw	r26, r24
    1136:	cb 01       	movw	r24, r22
    1138:	80 93 a4 2b 	sts	0x2BA4, r24	; 0x802ba4 <tTS>
    113c:	90 93 a5 2b 	sts	0x2BA5, r25	; 0x802ba5 <tTS+0x1>
    1140:	a0 93 a6 2b 	sts	0x2BA6, r26	; 0x802ba6 <tTS+0x2>
    1144:	b0 93 a7 2b 	sts	0x2BA7, r27	; 0x802ba7 <tTS+0x3>
		#if (MASTER_MACSC == 1)
		

			beaconInterval_association = 2 * numBaseTimeSlotperMgmt_association * (tTS) / (SYMBOL_TIME);
    1148:	80 91 a4 2b 	lds	r24, 0x2BA4	; 0x802ba4 <tTS>
    114c:	90 91 a5 2b 	lds	r25, 0x2BA5	; 0x802ba5 <tTS+0x1>
    1150:	a0 91 a6 2b 	lds	r26, 0x2BA6	; 0x802ba6 <tTS+0x2>
    1154:	b0 91 a7 2b 	lds	r27, 0x2BA7	; 0x802ba7 <tTS+0x3>
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	40 e8       	ldi	r20, 0x80	; 128
    115e:	50 e4       	ldi	r21, 0x40	; 64
    1160:	bc 01       	movw	r22, r24
    1162:	cd 01       	movw	r24, r26
    1164:	0e 94 3c 56 	call	0xac78	; 0xac78 <__mulsf3>
    1168:	dc 01       	movw	r26, r24
    116a:	cb 01       	movw	r24, r22
    116c:	2d eb       	ldi	r18, 0xBD	; 189
    116e:	37 e3       	ldi	r19, 0x37	; 55
    1170:	46 e8       	ldi	r20, 0x86	; 134
    1172:	57 e3       	ldi	r21, 0x37	; 55
    1174:	bc 01       	movw	r22, r24
    1176:	cd 01       	movw	r24, r26
    1178:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    117c:	dc 01       	movw	r26, r24
    117e:	cb 01       	movw	r24, r22
    1180:	80 93 00 03 	sts	0x0300, r24	; 0x800300 <beaconInterval_association>
    1184:	90 93 01 03 	sts	0x0301, r25	; 0x800301 <beaconInterval_association+0x1>
    1188:	a0 93 02 03 	sts	0x0302, r26	; 0x800302 <beaconInterval_association+0x2>
    118c:	b0 93 03 03 	sts	0x0303, r27	; 0x800303 <beaconInterval_association+0x3>
			#endif
			/*
			* Configure interrupts callback functions
			* overflow interrupt, compare 1,2,3 interrupts
			*/
			macsc_set_cmp1_int_cb(lldn_server_beacon);
    1190:	83 e3       	ldi	r24, 0x33	; 51
    1192:	93 e0       	ldi	r25, 0x03	; 3
    1194:	0e 94 0b 3d 	call	0x7a16	; 0x7a16 <macsc_set_cmp1_int_cb>
			/*
			* Configure MACSC to generate compare interrupts from channels 1,2,3
			* Set compare mode to absolute, set compare value.
			*/
			macsc_enable_manual_bts();
    1198:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
			macsc_enable_cmp_int(MACSC_CC1);
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	0e 94 84 3b 	call	0x7708	; 0x7708 <macsc_enable_cmp_int>

			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association , MACSC_CC1);
    11a2:	80 91 00 03 	lds	r24, 0x0300	; 0x800300 <beaconInterval_association>
    11a6:	90 91 01 03 	lds	r25, 0x0301	; 0x800301 <beaconInterval_association+0x1>
    11aa:	a0 91 02 03 	lds	r26, 0x0302	; 0x800302 <beaconInterval_association+0x2>
    11ae:	b0 91 03 03 	lds	r27, 0x0303	; 0x800303 <beaconInterval_association+0x3>
    11b2:	bc 01       	movw	r22, r24
    11b4:	cd 01       	movw	r24, r26
    11b6:	0e 94 7f 55 	call	0xaafe	; 0xaafe <__fixunssfsi>
    11ba:	dc 01       	movw	r26, r24
    11bc:	cb 01       	movw	r24, r22
    11be:	21 e0       	ldi	r18, 0x01	; 1
    11c0:	ac 01       	movw	r20, r24
    11c2:	bd 01       	movw	r22, r26
    11c4:	81 e0       	ldi	r24, 0x01	; 1
    11c6:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_use_cmp>
			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association / 2, MACSC_CC2);
			#endif
			
		#endif
		}
	}
    11ca:	00 00       	nop
    11cc:	0f 90       	pop	r0
    11ce:	0f 90       	pop	r0
    11d0:	df 91       	pop	r29
    11d2:	cf 91       	pop	r28
    11d4:	08 95       	ret

000011d6 <end_of_superframe_Online>:
	
	static void end_of_superframe_Online(void)
	{
    11d6:	cf 93       	push	r28
    11d8:	df 93       	push	r29
    11da:	cd b7       	in	r28, 0x3d	; 61
    11dc:	de b7       	in	r29, 0x3e	; 62
		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
    11de:	88 e0       	ldi	r24, 0x08	; 8
    11e0:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
		if(cycles_counter>0)
    11e4:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    11e8:	88 23       	and	r24, r24
    11ea:	21 f0       	breq	.+8      	; 0x11f4 <end_of_superframe_Online+0x1e>
			appState = APP_STATE_SEND;
    11ec:	82 e0       	ldi	r24, 0x02	; 2
    11ee:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
		else
		appState = APP_STATE_ATT_PAN_STATE;

	}
    11f2:	03 c0       	rjmp	.+6      	; 0x11fa <end_of_superframe_Online+0x24>
	{
		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
		if(cycles_counter>0)
			appState = APP_STATE_SEND;
		else
		appState = APP_STATE_ATT_PAN_STATE;
    11f4:	83 e0       	ldi	r24, 0x03	; 3
    11f6:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>

	}
    11fa:	00 00       	nop
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	08 95       	ret

00001202 <send_gack>:
	
	static void send_gack(void)
	{
    1202:	cf 93       	push	r28
    1204:	df 93       	push	r29
    1206:	00 d0       	rcall	.+0      	; 0x1208 <send_gack+0x6>
    1208:	cd b7       	in	r28, 0x3d	; 61
    120a:	de b7       	in	r29, 0x3e	; 62
		msgReqGACK.size = sizeof(uint8_t)*(macLLDNRetransmitTS + 1);
    120c:	80 91 8e 2b 	lds	r24, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS>
    1210:	90 91 8f 2b 	lds	r25, 0x2B8F	; 0x802b8f <macLLDNRetransmitTS+0x1>
    1214:	8f 5f       	subi	r24, 0xFF	; 255
    1216:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <msgReqGACK+0xf>
		NWK_DataReq(&msgReqGACK);
    121a:	83 e1       	ldi	r24, 0x13	; 19
    121c:	92 e0       	ldi	r25, 0x02	; 2
    121e:	0e 94 29 10 	call	0x2052	; 0x2052 <NWK_DataReq>
		ACKFrame_aux = ACKFrame;
    1222:	81 e2       	ldi	r24, 0x21	; 33
    1224:	e4 e8       	ldi	r30, 0x84	; 132
    1226:	f1 e1       	ldi	r31, 0x11	; 17
    1228:	ac ea       	ldi	r26, 0xAC	; 172
    122a:	bb e2       	ldi	r27, 0x2B	; 43
    122c:	01 90       	ld	r0, Z+
    122e:	0d 92       	st	X+, r0
    1230:	8a 95       	dec	r24
    1232:	e1 f7       	brne	.-8      	; 0x122c <send_gack+0x2a>
		#if PRINT
// 		printf("\n%hhx ", ACKFrame.ackFlags[0]);
		#endif
		if(cycles_counter<NUMERO_CICLOS_ONLINE-1)
    1234:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1238:	84 31       	cpi	r24, 0x14	; 20
    123a:	c0 f5       	brcc	.+112    	; 0x12ac <send_gack+0xaa>
		{
			for (int i  = 0; i < assTimeSlot;i++)
    123c:	1a 82       	std	Y+2, r1	; 0x02
    123e:	19 82       	std	Y+1, r1	; 0x01
    1240:	2c c0       	rjmp	.+88     	; 0x129a <send_gack+0x98>
				if(!check_ack_pan(i+1))
    1242:	89 81       	ldd	r24, Y+1	; 0x01
    1244:	9a 81       	ldd	r25, Y+2	; 0x02
    1246:	01 96       	adiw	r24, 0x01	; 1
    1248:	0e 94 3b 05 	call	0xa76	; 0xa76 <check_ack_pan>
    124c:	98 2f       	mov	r25, r24
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	89 27       	eor	r24, r25
    1252:	88 23       	and	r24, r24
    1254:	e9 f0       	breq	.+58     	; 0x1290 <send_gack+0x8e>
				{
					nodes_info_arr[i].msg_not_rec++;
    1256:	29 81       	ldd	r18, Y+1	; 0x01
    1258:	3a 81       	ldd	r19, Y+2	; 0x02
    125a:	4a e4       	ldi	r20, 0x4A	; 74
    125c:	42 9f       	mul	r20, r18
    125e:	c0 01       	movw	r24, r0
    1260:	43 9f       	mul	r20, r19
    1262:	90 0d       	add	r25, r0
    1264:	11 24       	eor	r1, r1
    1266:	8c 5e       	subi	r24, 0xEC	; 236
    1268:	93 4d       	sbci	r25, 0xD3	; 211
    126a:	fc 01       	movw	r30, r24
    126c:	80 81       	ld	r24, Z
    126e:	91 81       	ldd	r25, Z+1	; 0x01
    1270:	9c 01       	movw	r18, r24
    1272:	2f 5f       	subi	r18, 0xFF	; 255
    1274:	3f 4f       	sbci	r19, 0xFF	; 255
    1276:	49 81       	ldd	r20, Y+1	; 0x01
    1278:	5a 81       	ldd	r21, Y+2	; 0x02
    127a:	6a e4       	ldi	r22, 0x4A	; 74
    127c:	64 9f       	mul	r22, r20
    127e:	c0 01       	movw	r24, r0
    1280:	65 9f       	mul	r22, r21
    1282:	90 0d       	add	r25, r0
    1284:	11 24       	eor	r1, r1
    1286:	8c 5e       	subi	r24, 0xEC	; 236
    1288:	93 4d       	sbci	r25, 0xD3	; 211
    128a:	fc 01       	movw	r30, r24
    128c:	31 83       	std	Z+1, r19	; 0x01
    128e:	20 83       	st	Z, r18
		#if PRINT
// 		printf("\n%hhx ", ACKFrame.ackFlags[0]);
		#endif
		if(cycles_counter<NUMERO_CICLOS_ONLINE-1)
		{
			for (int i  = 0; i < assTimeSlot;i++)
    1290:	89 81       	ldd	r24, Y+1	; 0x01
    1292:	9a 81       	ldd	r25, Y+2	; 0x02
    1294:	01 96       	adiw	r24, 0x01	; 1
    1296:	9a 83       	std	Y+2, r25	; 0x02
    1298:	89 83       	std	Y+1, r24	; 0x01
    129a:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    129e:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    12a2:	29 81       	ldd	r18, Y+1	; 0x01
    12a4:	3a 81       	ldd	r19, Y+2	; 0x02
    12a6:	28 17       	cp	r18, r24
    12a8:	39 07       	cpc	r19, r25
    12aa:	5c f2       	brlt	.-106    	; 0x1242 <send_gack+0x40>
				if(!check_ack_pan(i+1))
				{
					nodes_info_arr[i].msg_not_rec++;
			}
		}
	}
    12ac:	00 00       	nop
    12ae:	0f 90       	pop	r0
    12b0:	0f 90       	pop	r0
    12b2:	df 91       	pop	r29
    12b4:	cf 91       	pop	r28
    12b6:	08 95       	ret

000012b8 <appPanOnlineInit>:

	static void appPanOnlineInit()
	{
    12b8:	ef 92       	push	r14
    12ba:	ff 92       	push	r15
    12bc:	0f 93       	push	r16
    12be:	1f 93       	push	r17
    12c0:	cf 93       	push	r28
    12c2:	df 93       	push	r29
    12c4:	00 d0       	rcall	.+0      	; 0x12c6 <appPanOnlineInit+0xe>
    12c6:	00 d0       	rcall	.+0      	; 0x12c8 <appPanOnlineInit+0x10>
    12c8:	00 d0       	rcall	.+0      	; 0x12ca <appPanOnlineInit+0x12>
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
			
			macLLDNnumUplinkTS = (assTimeSlot) * 2 + 1;
    12ce:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    12d2:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	01 96       	adiw	r24, 0x01	; 1
    12dc:	90 93 a9 2b 	sts	0x2BA9, r25	; 0x802ba9 <macLLDNnumUplinkTS+0x1>
    12e0:	80 93 a8 2b 	sts	0x2BA8, r24	; 0x802ba8 <macLLDNnumUplinkTS>
			macLLDNRetransmitTS = assTimeSlot;
    12e4:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    12e8:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    12ec:	90 93 8f 2b 	sts	0x2B8F, r25	; 0x802b8f <macLLDNRetransmitTS+0x1>
    12f0:	80 93 8e 2b 	sts	0x2B8E, r24	; 0x802b8e <macLLDNRetransmitTS>
			macLLDNnumTimeSlots = macLLDNnumUplinkTS + 2 *MacLLDNMgmtTS;			
    12f4:	80 91 a8 2b 	lds	r24, 0x2BA8	; 0x802ba8 <macLLDNnumUplinkTS>
    12f8:	90 91 a9 2b 	lds	r25, 0x2BA9	; 0x802ba9 <macLLDNnumUplinkTS+0x1>
    12fc:	02 96       	adiw	r24, 0x02	; 2
    12fe:	90 93 ab 2b 	sts	0x2BAB, r25	; 0x802bab <macLLDNnumTimeSlots+0x1>
    1302:	80 93 aa 2b 	sts	0x2BAA, r24	; 0x802baa <macLLDNnumTimeSlots>
			
// 			printf("\nmacLLDNnumUplinkTS : %d\nmacLLDNRetransmitTS : %d\nmacLLDNnumTimeSlots : %d",macLLDNnumUplinkTS,macLLDNRetransmitTS,macLLDNnumTimeSlots );
			
			config_request_frame.conf.tsDuration = 75;
    1306:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    130a:	80 78       	andi	r24, 0x80	; 128
    130c:	8b 64       	ori	r24, 0x4B	; 75
    130e:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <config_request_frame+0x5>
			
			tTS =  ((p_var*sp + (m+ config_request_frame.conf.tsDuration )*sm + macMinLIFSPeriod)/v_var);
    1312:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    1316:	8f 77       	andi	r24, 0x7F	; 127
    1318:	88 2f       	mov	r24, r24
    131a:	90 e0       	ldi	r25, 0x00	; 0
    131c:	03 96       	adiw	r24, 0x03	; 3
    131e:	88 0f       	add	r24, r24
    1320:	99 1f       	adc	r25, r25
    1322:	09 2e       	mov	r0, r25
    1324:	00 0c       	add	r0, r0
    1326:	aa 0b       	sbc	r26, r26
    1328:	bb 0b       	sbc	r27, r27
    132a:	bc 01       	movw	r22, r24
    132c:	cd 01       	movw	r24, r26
    132e:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	20 e0       	ldi	r18, 0x00	; 0
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	40 e4       	ldi	r20, 0x40	; 64
    133c:	51 e4       	ldi	r21, 0x41	; 65
    133e:	bc 01       	movw	r22, r24
    1340:	cd 01       	movw	r24, r26
    1342:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    1346:	dc 01       	movw	r26, r24
    1348:	cb 01       	movw	r24, r22
    134a:	20 e0       	ldi	r18, 0x00	; 0
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	40 e2       	ldi	r20, 0x20	; 32
    1350:	52 e4       	ldi	r21, 0x42	; 66
    1352:	bc 01       	movw	r22, r24
    1354:	cd 01       	movw	r24, r26
    1356:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    135a:	dc 01       	movw	r26, r24
    135c:	cb 01       	movw	r24, r22
    135e:	20 e0       	ldi	r18, 0x00	; 0
    1360:	34 e2       	ldi	r19, 0x24	; 36
    1362:	44 e7       	ldi	r20, 0x74	; 116
    1364:	57 e4       	ldi	r21, 0x47	; 71
    1366:	bc 01       	movw	r22, r24
    1368:	cd 01       	movw	r24, r26
    136a:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    136e:	dc 01       	movw	r26, r24
    1370:	cb 01       	movw	r24, r22
    1372:	80 93 a4 2b 	sts	0x2BA4, r24	; 0x802ba4 <tTS>
    1376:	90 93 a5 2b 	sts	0x2BA5, r25	; 0x802ba5 <tTS+0x1>
    137a:	a0 93 a6 2b 	sts	0x2BA6, r26	; 0x802ba6 <tTS+0x2>
    137e:	b0 93 a7 2b 	sts	0x2BA7, r27	; 0x802ba7 <tTS+0x3>
				
			n = config_request_frame.conf.tsDuration;
    1382:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    1386:	8f 77       	andi	r24, 0x7F	; 127
    1388:	80 93 c5 11 	sts	0x11C5, r24	; 0x8011c5 <n>
			

			msgReq.dstAddr				= 0;
    138c:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <msgReq+0x6>
    1390:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <msgReq+0x5>
			msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
    1394:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <msgReq+0x7>
			msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
    1398:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <msgReq+0x8>
			msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_ONLINE_STATE;
    139c:	80 ec       	ldi	r24, 0xC0	; 192
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    13a4:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
			msgReq.data					= NULL;
    13a8:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    13ac:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
			msgReq.size					= 0;
    13b0:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
			
			beaconInterval= (macLLDNnumUplinkTS + 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online) * tTS / (SYMBOL_TIME);
    13b4:	80 91 a8 2b 	lds	r24, 0x2BA8	; 0x802ba8 <macLLDNnumUplinkTS>
    13b8:	90 91 a9 2b 	lds	r25, 0x2BA9	; 0x802ba9 <macLLDNnumUplinkTS+0x1>
    13bc:	04 96       	adiw	r24, 0x04	; 4
    13be:	09 2e       	mov	r0, r25
    13c0:	00 0c       	add	r0, r0
    13c2:	aa 0b       	sbc	r26, r26
    13c4:	bb 0b       	sbc	r27, r27
    13c6:	bc 01       	movw	r22, r24
    13c8:	cd 01       	movw	r24, r26
    13ca:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    13ce:	7b 01       	movw	r14, r22
    13d0:	8c 01       	movw	r16, r24
    13d2:	80 91 a4 2b 	lds	r24, 0x2BA4	; 0x802ba4 <tTS>
    13d6:	90 91 a5 2b 	lds	r25, 0x2BA5	; 0x802ba5 <tTS+0x1>
    13da:	a0 91 a6 2b 	lds	r26, 0x2BA6	; 0x802ba6 <tTS+0x2>
    13de:	b0 91 a7 2b 	lds	r27, 0x2BA7	; 0x802ba7 <tTS+0x3>
    13e2:	9c 01       	movw	r18, r24
    13e4:	ad 01       	movw	r20, r26
    13e6:	c8 01       	movw	r24, r16
    13e8:	b7 01       	movw	r22, r14
    13ea:	0e 94 3c 56 	call	0xac78	; 0xac78 <__mulsf3>
    13ee:	dc 01       	movw	r26, r24
    13f0:	cb 01       	movw	r24, r22
    13f2:	2d eb       	ldi	r18, 0xBD	; 189
    13f4:	37 e3       	ldi	r19, 0x37	; 55
    13f6:	46 e8       	ldi	r20, 0x86	; 134
    13f8:	57 e3       	ldi	r21, 0x37	; 55
    13fa:	bc 01       	movw	r22, r24
    13fc:	cd 01       	movw	r24, r26
    13fe:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1402:	dc 01       	movw	r26, r24
    1404:	cb 01       	movw	r24, r22
    1406:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <beaconInterval>
    140a:	90 93 fd 02 	sts	0x02FD, r25	; 0x8002fd <beaconInterval+0x1>
    140e:	a0 93 fe 02 	sts	0x02FE, r26	; 0x8002fe <beaconInterval+0x2>
    1412:	b0 93 ff 02 	sts	0x02FF, r27	; 0x8002ff <beaconInterval+0x3>
			float GACK_tTS = (assTimeSlot + 0.2 + 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online) * tTS / (SYMBOL_TIME);
    1416:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    141a:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    141e:	09 2e       	mov	r0, r25
    1420:	00 0c       	add	r0, r0
    1422:	aa 0b       	sbc	r26, r26
    1424:	bb 0b       	sbc	r27, r27
    1426:	bc 01       	movw	r22, r24
    1428:	cd 01       	movw	r24, r26
    142a:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    142e:	dc 01       	movw	r26, r24
    1430:	cb 01       	movw	r24, r22
    1432:	2d ec       	ldi	r18, 0xCD	; 205
    1434:	3c ec       	ldi	r19, 0xCC	; 204
    1436:	4c e4       	ldi	r20, 0x4C	; 76
    1438:	5e e3       	ldi	r21, 0x3E	; 62
    143a:	bc 01       	movw	r22, r24
    143c:	cd 01       	movw	r24, r26
    143e:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    1442:	dc 01       	movw	r26, r24
    1444:	cb 01       	movw	r24, r22
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	40 e8       	ldi	r20, 0x80	; 128
    144c:	50 e4       	ldi	r21, 0x40	; 64
    144e:	bc 01       	movw	r22, r24
    1450:	cd 01       	movw	r24, r26
    1452:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    1456:	dc 01       	movw	r26, r24
    1458:	cb 01       	movw	r24, r22
    145a:	7c 01       	movw	r14, r24
    145c:	8d 01       	movw	r16, r26
    145e:	80 91 a4 2b 	lds	r24, 0x2BA4	; 0x802ba4 <tTS>
    1462:	90 91 a5 2b 	lds	r25, 0x2BA5	; 0x802ba5 <tTS+0x1>
    1466:	a0 91 a6 2b 	lds	r26, 0x2BA6	; 0x802ba6 <tTS+0x2>
    146a:	b0 91 a7 2b 	lds	r27, 0x2BA7	; 0x802ba7 <tTS+0x3>
    146e:	9c 01       	movw	r18, r24
    1470:	ad 01       	movw	r20, r26
    1472:	c8 01       	movw	r24, r16
    1474:	b7 01       	movw	r22, r14
    1476:	0e 94 3c 56 	call	0xac78	; 0xac78 <__mulsf3>
    147a:	dc 01       	movw	r26, r24
    147c:	cb 01       	movw	r24, r22
    147e:	2d eb       	ldi	r18, 0xBD	; 189
    1480:	37 e3       	ldi	r19, 0x37	; 55
    1482:	46 e8       	ldi	r20, 0x86	; 134
    1484:	57 e3       	ldi	r21, 0x37	; 55
    1486:	bc 01       	movw	r22, r24
    1488:	cd 01       	movw	r24, r26
    148a:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    148e:	dc 01       	movw	r26, r24
    1490:	cb 01       	movw	r24, r22
    1492:	8b 83       	std	Y+3, r24	; 0x03
    1494:	9c 83       	std	Y+4, r25	; 0x04
    1496:	ad 83       	std	Y+5, r26	; 0x05
    1498:	be 83       	std	Y+6, r27	; 0x06
			macsc_write_count(0);
    149a:	60 e0       	ldi	r22, 0x00	; 0
    149c:	70 e0       	ldi	r23, 0x00	; 0
    149e:	cb 01       	movw	r24, r22
    14a0:	0e 94 ae 02 	call	0x55c	; 0x55c <macsc_write_count>
			macsc_set_cmp1_int_cb(end_of_superframe_Online);
    14a4:	8b ee       	ldi	r24, 0xEB	; 235
    14a6:	98 e0       	ldi	r25, 0x08	; 8
    14a8:	0e 94 0b 3d 	call	0x7a16	; 0x7a16 <macsc_set_cmp1_int_cb>
			macsc_enable_cmp_int(MACSC_CC1);
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	0e 94 84 3b 	call	0x7708	; 0x7708 <macsc_enable_cmp_int>

			macsc_set_cmp2_int_cb(send_gack);
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	99 e0       	ldi	r25, 0x09	; 9
    14b6:	0e 94 1e 3d 	call	0x7a3c	; 0x7a3c <macsc_set_cmp2_int_cb>
			if(cycles_counter != NUMERO_CICLOS_ONLINE)
    14ba:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    14be:	85 31       	cpi	r24, 0x15	; 21
    14c0:	19 f0       	breq	.+6      	; 0x14c8 <appPanOnlineInit+0x210>
				macsc_enable_cmp_int(MACSC_CC2);
    14c2:	82 e0       	ldi	r24, 0x02	; 2
    14c4:	0e 94 84 3b 	call	0x7708	; 0x7708 <macsc_enable_cmp_int>

			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval, MACSC_CC1);
    14c8:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <beaconInterval>
    14cc:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <beaconInterval+0x1>
    14d0:	a0 91 fe 02 	lds	r26, 0x02FE	; 0x8002fe <beaconInterval+0x2>
    14d4:	b0 91 ff 02 	lds	r27, 0x02FF	; 0x8002ff <beaconInterval+0x3>
    14d8:	bc 01       	movw	r22, r24
    14da:	cd 01       	movw	r24, r26
    14dc:	0e 94 7f 55 	call	0xaafe	; 0xaafe <__fixunssfsi>
    14e0:	dc 01       	movw	r26, r24
    14e2:	cb 01       	movw	r24, r22
    14e4:	21 e0       	ldi	r18, 0x01	; 1
    14e6:	ac 01       	movw	r20, r24
    14e8:	bd 01       	movw	r22, r26
    14ea:	81 e0       	ldi	r24, 0x01	; 1
    14ec:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_use_cmp>
			macsc_use_cmp(MACSC_RELATIVE_CMP, GACK_tTS, MACSC_CC2);
    14f0:	6b 81       	ldd	r22, Y+3	; 0x03
    14f2:	7c 81       	ldd	r23, Y+4	; 0x04
    14f4:	8d 81       	ldd	r24, Y+5	; 0x05
    14f6:	9e 81       	ldd	r25, Y+6	; 0x06
    14f8:	0e 94 7f 55 	call	0xaafe	; 0xaafe <__fixunssfsi>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	22 e0       	ldi	r18, 0x02	; 2
    1502:	ac 01       	movw	r20, r24
    1504:	bd 01       	movw	r22, r26
    1506:	81 e0       	ldi	r24, 0x01	; 1
    1508:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_use_cmp>
			macsc_enable_manual_bts();
    150c:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
			
			cmp_value_start_superframe = macsc_read_count();
    1510:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <macsc_read_count>
    1514:	dc 01       	movw	r26, r24
    1516:	cb 01       	movw	r24, r22
    1518:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <cmp_value_start_superframe>
    151c:	90 93 26 03 	sts	0x0326, r25	; 0x800326 <cmp_value_start_superframe+0x1>
    1520:	a0 93 27 03 	sts	0x0327, r26	; 0x800327 <cmp_value_start_superframe+0x2>
    1524:	b0 93 28 03 	sts	0x0328, r27	; 0x800328 <cmp_value_start_superframe+0x3>


			for(int i = 0; i < 32; i++)
    1528:	1a 82       	std	Y+2, r1	; 0x02
    152a:	19 82       	std	Y+1, r1	; 0x01
    152c:	11 c0       	rjmp	.+34     	; 0x1550 <appPanOnlineInit+0x298>
			{
				ACKFrame.ackFlags[i] = 0;
    152e:	89 81       	ldd	r24, Y+1	; 0x01
    1530:	9a 81       	ldd	r25, Y+2	; 0x02
    1532:	8b 57       	subi	r24, 0x7B	; 123
    1534:	9e 4e       	sbci	r25, 0xEE	; 238
    1536:	fc 01       	movw	r30, r24
    1538:	10 82       	st	Z, r1
				retransmit_ts_array[i] = 0;
    153a:	89 81       	ldd	r24, Y+1	; 0x01
    153c:	9a 81       	ldd	r25, Y+2	; 0x02
    153e:	8b 55       	subi	r24, 0x5B	; 91
    1540:	9e 4e       	sbci	r25, 0xEE	; 238
    1542:	fc 01       	movw	r30, r24
    1544:	10 82       	st	Z, r1
			macsc_enable_manual_bts();
			
			cmp_value_start_superframe = macsc_read_count();


			for(int i = 0; i < 32; i++)
    1546:	89 81       	ldd	r24, Y+1	; 0x01
    1548:	9a 81       	ldd	r25, Y+2	; 0x02
    154a:	01 96       	adiw	r24, 0x01	; 1
    154c:	9a 83       	std	Y+2, r25	; 0x02
    154e:	89 83       	std	Y+1, r24	; 0x01
    1550:	89 81       	ldd	r24, Y+1	; 0x01
    1552:	9a 81       	ldd	r25, Y+2	; 0x02
    1554:	80 97       	sbiw	r24, 0x20	; 32
    1556:	5c f3       	brlt	.-42     	; 0x152e <appPanOnlineInit+0x276>
			{
				ACKFrame.ackFlags[i] = 0;
				retransmit_ts_array[i] = 0;
			}
			retransmit_ts_array_counter = 0;
    1558:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <retransmit_ts_array_counter+0x1>
    155c:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <retransmit_ts_array_counter>
			ACKFrame_size = 0;
    1560:	10 92 fb 02 	sts	0x02FB, r1	; 0x8002fb <ACKFrame_size+0x1>
    1564:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <ACKFrame_size>
			
			NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
    1568:	65 ec       	ldi	r22, 0xC5	; 197
    156a:	75 e0       	ldi	r23, 0x05	; 5
    156c:	81 e0       	ldi	r24, 0x01	; 1
    156e:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <NWK_OpenEndpoint>
	}
    1572:	00 00       	nop
    1574:	26 96       	adiw	r28, 0x06	; 6
    1576:	0f b6       	in	r0, 0x3f	; 63
    1578:	f8 94       	cli
    157a:	de bf       	out	0x3e, r29	; 62
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	df 91       	pop	r29
    1582:	cf 91       	pop	r28
    1584:	1f 91       	pop	r17
    1586:	0f 91       	pop	r16
    1588:	ff 90       	pop	r15
    158a:	ef 90       	pop	r14
    158c:	08 95       	ret

0000158e <appInit>:
	
	
#endif // APP_COORDINATOR

static void appInit(void)
{
    158e:	cf 93       	push	r28
    1590:	df 93       	push	r29
    1592:	cd b7       	in	r28, 0x3d	; 61
    1594:	de b7       	in	r29, 0x3e	; 62
	NWK_SetAddr(APP_ADDR);
    1596:	80 e0       	ldi	r24, 0x00	; 0
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <NWK_SetAddr>
	PHY_SetChannel(APP_CHANNEL);
    159e:	8f e0       	ldi	r24, 0x0F	; 15
    15a0:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <PHY_SetChannel>
	PHY_SetRxState(true);
    15a4:	81 e0       	ldi	r24, 0x01	; 1
    15a6:	0e 94 62 25 	call	0x4ac4	; 0x4ac4 <PHY_SetRxState>
		
	#if APP_COORDINATOR	 
		/* Timer used for delay between messages */
		tmrDelay.interval = 1;
    15aa:	81 e0       	ldi	r24, 0x01	; 1
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	a0 e0       	ldi	r26, 0x00	; 0
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	80 93 0a 03 	sts	0x030A, r24	; 0x80030a <tmrDelay+0x6>
    15b6:	90 93 0b 03 	sts	0x030B, r25	; 0x80030b <tmrDelay+0x7>
    15ba:	a0 93 0c 03 	sts	0x030C, r26	; 0x80030c <tmrDelay+0x8>
    15be:	b0 93 0d 03 	sts	0x030D, r27	; 0x80030d <tmrDelay+0x9>
		tmrDelay.mode = SYS_TIMER_INTERVAL_MODE;
    15c2:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <tmrDelay+0xa>
		tmrDelay.handler = tmrDelayHandler;
    15c6:	83 e2       	ldi	r24, 0x23	; 35
    15c8:	93 e0       	ldi	r25, 0x03	; 3
    15ca:	90 93 10 03 	sts	0x0310, r25	; 0x800310 <tmrDelay+0xc>
    15ce:	80 93 0f 03 	sts	0x030F, r24	; 0x80030f <tmrDelay+0xb>
	  
		/* 
		* Disable CSMA/CA
		* Disable auto ACK
		*/
		NWK_SetPanId(APP_PANID);
    15d2:	8e ef       	ldi	r24, 0xFE	; 254
    15d4:	9a ec       	ldi	r25, 0xCA	; 202
    15d6:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <NWK_SetPanId>
		PanId = APP_PANID;
    15da:	8e ef       	ldi	r24, 0xFE	; 254
    15dc:	80 93 f6 02 	sts	0x02F6, r24	; 0x8002f6 <PanId>
		ACKFrame.sourceId = APP_PANID;
    15e0:	8e ef       	ldi	r24, 0xFE	; 254
    15e2:	80 93 84 11 	sts	0x1184, r24	; 0x801184 <ACKFrame>
		PHY_SetTdmaMode(true);
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	0e 94 b1 24 	call	0x4962	; 0x4962 <PHY_SetTdmaMode>
	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
    15ec:	67 ee       	ldi	r22, 0xE7	; 231
    15ee:	74 e0       	ldi	r23, 0x04	; 4
    15f0:	83 e0       	ldi	r24, 0x03	; 3
    15f2:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <NWK_OpenEndpoint>
		/*
		* Configure interrupts callback functions
		*/
		
	#endif // APP_COORDENATOR
	PHY_SetPromiscuousMode(true);
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <PHY_SetPromiscuousMode>

}
    15fc:	00 00       	nop
    15fe:	df 91       	pop	r29
    1600:	cf 91       	pop	r28
    1602:	08 95       	ret

00001604 <APP_TaskHandler>:

static void APP_TaskHandler(void)
{
    1604:	cf 92       	push	r12
    1606:	df 92       	push	r13
    1608:	ef 92       	push	r14
    160a:	ff 92       	push	r15
    160c:	cf 93       	push	r28
    160e:	df 93       	push	r29
    1610:	cd b7       	in	r28, 0x3d	; 61
    1612:	de b7       	in	r29, 0x3e	; 62
    1614:	60 97       	sbiw	r28, 0x10	; 16
    1616:	0f b6       	in	r0, 0x3f	; 63
    1618:	f8 94       	cli
    161a:	de bf       	out	0x3e, r29	; 62
    161c:	0f be       	out	0x3f, r0	; 63
    161e:	cd bf       	out	0x3d, r28	; 61
	switch (appState){
    1620:	80 91 e1 02 	lds	r24, 0x02E1	; 0x8002e1 <appState>
    1624:	88 2f       	mov	r24, r24
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	82 30       	cpi	r24, 0x02	; 2
    162a:	91 05       	cpc	r25, r1
    162c:	61 f0       	breq	.+24     	; 0x1646 <APP_TaskHandler+0x42>
    162e:	83 30       	cpi	r24, 0x03	; 3
    1630:	91 05       	cpc	r25, r1
    1632:	79 f0       	breq	.+30     	; 0x1652 <APP_TaskHandler+0x4e>
    1634:	89 2b       	or	r24, r25
    1636:	09 f0       	breq	.+2      	; 0x163a <APP_TaskHandler+0x36>
			break;
		}
		#endif
		default:
		{
			break;
    1638:	a9 c3       	rjmp	.+1874   	; 0x1d8c <APP_TaskHandler+0x788>
static void APP_TaskHandler(void)
{
	switch (appState){
		case APP_STATE_INITIAL:
		{
			appInit();
    163a:	0e 94 c7 0a 	call	0x158e	; 0x158e <appInit>
			#if APP_COORDINATOR
				appState = APP_STATE_ATT_PAN_STATE;
    163e:	83 e0       	ldi	r24, 0x03	; 3
    1640:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
			#else
				appState = APP_STATE_IDLE;
			#endif
			break;
    1644:	a3 c3       	rjmp	.+1862   	; 0x1d8c <APP_TaskHandler+0x788>
		}
		case APP_STATE_SEND:
		{
			appSendData();
    1646:	0e 94 11 03 	call	0x622	; 0x622 <appSendData>
			#if APP_COORDINATOR
				/* Every time a message is send updates coordinator to prepare next message */
				appState = APP_STATE_ATT_PAN_STATE;
    164a:	83 e0       	ldi	r24, 0x03	; 3
    164c:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
			#else
				appState = APP_STATE_IDLE;
			#endif
			break;
    1650:	9d c3       	rjmp	.+1850   	; 0x1d8c <APP_TaskHandler+0x788>
		}
		#if APP_COORDINATOR // COORDINATOR SPECIFIC STATE MACHINE
		case APP_STATE_ATT_PAN_STATE:
		{
			switch(appPanState)
    1652:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <appPanState>
    1656:	88 2f       	mov	r24, r24
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	09 2e       	mov	r0, r25
    165c:	00 0c       	add	r0, r0
    165e:	aa 0b       	sbc	r26, r26
    1660:	bb 0b       	sbc	r27, r27
    1662:	40 e0       	ldi	r20, 0x00	; 0
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	2d e0       	ldi	r18, 0x0D	; 13
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	84 1b       	sub	r24, r20
    166c:	95 0b       	sbc	r25, r21
    166e:	28 17       	cp	r18, r24
    1670:	39 07       	cpc	r19, r25
    1672:	08 f4       	brcc	.+2      	; 0x1676 <APP_TaskHandler+0x72>
    1674:	8a c3       	rjmp	.+1812   	; 0x1d8a <APP_TaskHandler+0x786>
    1676:	80 57       	subi	r24, 0x70	; 112
    1678:	9f 4f       	sbci	r25, 0xFF	; 255
    167a:	fc 01       	movw	r30, r24
    167c:	0c 94 df 56 	jmp	0xadbe	; 0xadbe <__tablejump2__>
			{
				/* Prepare beacon to desassociate all nodes */
				case APP_PAN_STATE_RESET:
				{
					appPanReset();
    1680:	0e 94 88 07 	call	0xf10	; 0xf10 <appPanReset>
					appPanState = APP_PAN_STATE_DISC_INITIAL;
    1684:	81 e0       	ldi	r24, 0x01	; 1
    1686:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					appState	= APP_STATE_SEND;
    168a:	82 e0       	ldi	r24, 0x02	; 2
    168c:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					cycles_counter = 0;
    1690:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <cycles_counter>
					break;
    1694:	7a c3       	rjmp	.+1780   	; 0x1d8a <APP_TaskHandler+0x786>
				{
					/* if nodes associated is equal to expected number of associated nodes stop association process 
					 * this implementation was done as is to be used in tests, for real network functionality 
					 * the number of max association processes must be done through macLLDNdiscoveryModeTimeout
					 */
					if(counter_associados == NODOS_ASSOCIADOS_ESPERADOS || cycles_counter >= 4)
    1696:	80 91 13 03 	lds	r24, 0x0313	; 0x800313 <counter_associados>
    169a:	90 91 14 03 	lds	r25, 0x0314	; 0x800314 <counter_associados+0x1>
    169e:	0c 97       	sbiw	r24, 0x0c	; 12
    16a0:	29 f0       	breq	.+10     	; 0x16ac <APP_TaskHandler+0xa8>
    16a2:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    16a6:	84 30       	cpi	r24, 0x04	; 4
    16a8:	08 f4       	brcc	.+2      	; 0x16ac <APP_TaskHandler+0xa8>
    16aa:	4f c0       	rjmp	.+158    	; 0x174a <APP_TaskHandler+0x146>
					{	
						printf("\n%d, %d", cycles_counter, counter_associados);
    16ac:	20 91 13 03 	lds	r18, 0x0313	; 0x800313 <counter_associados>
    16b0:	30 91 14 03 	lds	r19, 0x0314	; 0x800314 <counter_associados+0x1>
    16b4:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    16b8:	88 2f       	mov	r24, r24
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	43 2f       	mov	r20, r19
    16be:	4f 93       	push	r20
    16c0:	2f 93       	push	r18
    16c2:	29 2f       	mov	r18, r25
    16c4:	2f 93       	push	r18
    16c6:	8f 93       	push	r24
    16c8:	86 e3       	ldi	r24, 0x36	; 54
    16ca:	92 e0       	ldi	r25, 0x02	; 2
    16cc:	89 2f       	mov	r24, r25
    16ce:	8f 93       	push	r24
    16d0:	86 e3       	ldi	r24, 0x36	; 54
    16d2:	92 e0       	ldi	r25, 0x02	; 2
    16d4:	8f 93       	push	r24
    16d6:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    16da:	0f 90       	pop	r0
    16dc:	0f 90       	pop	r0
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
						counter_associados = 0;
    16e6:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <counter_associados+0x1>
    16ea:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <counter_associados>
						/* if all nodes expected where associated stop beacon generation interruptions */
						macsc_disable_cmp_int(MACSC_CC1);
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <macsc_disable_cmp_int>
						macsc_disable_cmp_int(MACSC_CC2);
    16f4:	82 e0       	ldi	r24, 0x02	; 2
    16f6:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <macsc_disable_cmp_int>
						msgReq.options = 0;
    16fa:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0xa>
    16fe:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x9>
						
						/* reseting ack bitmap */
						for(int i = 0; i < 32; i++)
    1702:	1a 82       	std	Y+2, r1	; 0x02
    1704:	19 82       	std	Y+1, r1	; 0x01
    1706:	0b c0       	rjmp	.+22     	; 0x171e <APP_TaskHandler+0x11a>
						ACKFrame.ackFlags[i] = 0;
    1708:	89 81       	ldd	r24, Y+1	; 0x01
    170a:	9a 81       	ldd	r25, Y+2	; 0x02
    170c:	8b 57       	subi	r24, 0x7B	; 123
    170e:	9e 4e       	sbci	r25, 0xEE	; 238
    1710:	fc 01       	movw	r30, r24
    1712:	10 82       	st	Z, r1
						macsc_disable_cmp_int(MACSC_CC1);
						macsc_disable_cmp_int(MACSC_CC2);
						msgReq.options = 0;
						
						/* reseting ack bitmap */
						for(int i = 0; i < 32; i++)
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	9a 81       	ldd	r25, Y+2	; 0x02
    1718:	01 96       	adiw	r24, 0x01	; 1
    171a:	9a 83       	std	Y+2, r25	; 0x02
    171c:	89 83       	std	Y+1, r24	; 0x01
    171e:	89 81       	ldd	r24, Y+1	; 0x01
    1720:	9a 81       	ldd	r25, Y+2	; 0x02
    1722:	80 97       	sbiw	r24, 0x20	; 32
    1724:	8c f3       	brlt	.-30     	; 0x1708 <APP_TaskHandler+0x104>
						ACKFrame.ackFlags[i] = 0;
						ACKFrame_size = 0;
    1726:	10 92 fb 02 	sts	0x02FB, r1	; 0x8002fb <ACKFrame_size+0x1>
    172a:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <ACKFrame_size>
						accepting_requests = 0;
    172e:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <accepting_requests+0x1>
    1732:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <accepting_requests>
						appState = APP_STATE_ATT_PAN_STATE;
    1736:	83 e0       	ldi	r24, 0x03	; 3
    1738:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_ONLINE_INITIAL; // APP_PAN_STATE_ONLINE_INIT
    173c:	88 e0       	ldi	r24, 0x08	; 8
    173e:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
						cycles_counter = NUMERO_CICLOS_ONLINE;
    1742:	85 e1       	ldi	r24, 0x15	; 21
    1744:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
						/* prepare beacon message and start timers for beacon */
						appPanDiscInit();
						appState	= APP_STATE_IDLE;
						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
					}
					break;
    1748:	20 c3       	rjmp	.+1600   	; 0x1d8a <APP_TaskHandler+0x786>
					}
					/* if not all nodes expected where associated run through association process again */
					else 
					{
						/* prepare beacon message and start timers for beacon */
						appPanDiscInit();
    174a:	0e 94 2a 08 	call	0x1054	; 0x1054 <appPanDiscInit>
						appState	= APP_STATE_IDLE;
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
    1754:	82 e0       	ldi	r24, 0x02	; 2
    1756:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					}
					break;
    175a:	17 c3       	rjmp	.+1582   	; 0x1d8a <APP_TaskHandler+0x786>
				}
				case APP_PAN_STATE_DISC_SECOND_BE:
				{
					/* Prepares message as: Discovery Beacon and Second Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE | NWK_OPT_SECOND_BEACON ;
    175c:	80 e4       	ldi	r24, 0x40	; 64
    175e:	99 e0       	ldi	r25, 0x09	; 9
    1760:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    1764:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
					msgReq.data = NULL;
    1768:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    176c:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
					msgReq.size = 0;
    1770:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    1774:	81 e0       	ldi	r24, 0x01	; 1
    1776:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					appPanState = APP_PAN_STATE_DISC_PREPARE_ACK;
    177a:	83 e0       	ldi	r24, 0x03	; 3
    177c:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					break;
    1780:	04 c3       	rjmp	.+1544   	; 0x1d8a <APP_TaskHandler+0x786>
				case APP_PAN_STATE_DISC_PREPARE_ACK:
				{
					/* This timer implements a delay between messages, 
					 * if not used the nodes are not able to receive the message
					 */
					appPanPrepareACK();
    1782:	0e 94 65 07 	call	0xeca	; 0xeca <appPanPrepareACK>
					appState = APP_STATE_SEND;
    1786:	82 e0       	ldi	r24, 0x02	; 2
    1788:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					// SYS_TimerStart(&tmrDelay);
					
					appPanState = APP_PAN_STATE_CONFIG_INITIAL;
    178c:	84 e0       	ldi	r24, 0x04	; 4
    178e:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					appState = APP_STATE_IDLE;
    1792:	81 e0       	ldi	r24, 0x01	; 1
    1794:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					break;
    1798:	f8 c2       	rjmp	.+1520   	; 0x1d8a <APP_TaskHandler+0x786>
				}
				case APP_PAN_STATE_CONFIG_INITIAL:
				{
					/* Prepares the message as: Configuration Beacon and First State Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE;
    179a:	80 e4       	ldi	r24, 0x40	; 64
    179c:	92 e0       	ldi	r25, 0x02	; 2
    179e:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    17a2:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
					msgReq.data = NULL;
    17a6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    17aa:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
					msgReq.size = 0;
    17ae:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					appPanState = APP_PAN_STATE_CONFIG_SECOND_BEACON;
    17b8:	86 e0       	ldi	r24, 0x06	; 6
    17ba:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					break;
    17be:	e5 c2       	rjmp	.+1482   	; 0x1d8a <APP_TaskHandler+0x786>

				}
				case APP_PAN_STATE_CONFIG_SECOND_BEACON:
				{
					/* Prepares the message as: Configuration Beacon and Second State Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_SECOND_BEACON;
    17c0:	80 e4       	ldi	r24, 0x40	; 64
    17c2:	9a e0       	ldi	r25, 0x0A	; 10
    17c4:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    17c8:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
					msgReq.data = NULL;
    17cc:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    17d0:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
					msgReq.size = 0;
    17d4:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
					
					counter_delay_msg = 0;
    17d8:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <counter_delay_msg+0x1>
    17dc:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <counter_delay_msg>
					
					appState	= APP_STATE_IDLE;
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    17e2:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
    17e6:	85 e0       	ldi	r24, 0x05	; 5
    17e8:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					
					break;
    17ec:	ce c2       	rjmp	.+1436   	; 0x1d8a <APP_TaskHandler+0x786>
				}
				case APP_PAN_STATE_SEND_CONF_REQUEST:
				{
					if(conf_req_list != NULL)
    17ee:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <conf_req_list>
    17f2:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <conf_req_list+0x1>
    17f6:	89 2b       	or	r24, r25
    17f8:	e1 f1       	breq	.+120    	; 0x1872 <APP_TaskHandler+0x26e>
					{
						if(CopyToConfigRequest())
    17fa:	0e 94 9b 04 	call	0x936	; 0x936 <CopyToConfigRequest>
    17fe:	88 23       	and	r24, r24
    1800:	b1 f0       	breq	.+44     	; 0x182e <APP_TaskHandler+0x22a>
						{
						msgReq.options		= NWK_OPT_MAC_COMMAND;
    1802:	80 e0       	ldi	r24, 0x00	; 0
    1804:	90 e8       	ldi	r25, 0x80	; 128
    1806:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    180a:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
						msgReq.data			= (uint8_t*)&config_request_frame;
    180e:	8c e0       	ldi	r24, 0x0C	; 12
    1810:	92 e0       	ldi	r25, 0x02	; 2
    1812:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xe>
    1816:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0xd>
						msgReq.size			= sizeof(NWK_ConfigRequest_t);
    181a:	86 e0       	ldi	r24, 0x06	; 6
    181c:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <msgReq+0xf>
						appState	= APP_STATE_IDLE;
    1820:	81 e0       	ldi	r24, 0x01	; 1
    1822:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
    1826:	85 e0       	ldi	r24, 0x05	; 5
    1828:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
    182c:	04 c0       	rjmp	.+8      	; 0x1836 <APP_TaskHandler+0x232>
// 						printf("  assts %d %hhx",config_request_frame.assTimeSlot,  config_request_frame.macAddr);
						// Delay between messages
						}
						else
						{
							msgReq.options = 0;
    182e:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0xa>
    1832:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x9>
						}
						macsc_set_cmp1_int_cb(downlink_delay_handler);
    1836:	80 e4       	ldi	r24, 0x40	; 64
    1838:	93 e0       	ldi	r25, 0x03	; 3
    183a:	0e 94 0b 3d 	call	0x7a16	; 0x7a16 <macsc_set_cmp1_int_cb>
						macsc_disable_cmp_int(MACSC_CC1);
    183e:	81 e0       	ldi	r24, 0x01	; 1
    1840:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <macsc_disable_cmp_int>
						macsc_enable_manual_bts();
    1844:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
						macsc_enable_cmp_int(MACSC_CC1);
    1848:	81 e0       	ldi	r24, 0x01	; 1
    184a:	0e 94 84 3b 	call	0x7708	; 0x7708 <macsc_enable_cmp_int>
						macsc_use_cmp(MACSC_RELATIVE_CMP, DELAY, MACSC_CC1);
    184e:	21 e0       	ldi	r18, 0x01	; 1
    1850:	4b e4       	ldi	r20, 0x4B	; 75
    1852:	50 e0       	ldi	r21, 0x00	; 0
    1854:	60 e0       	ldi	r22, 0x00	; 0
    1856:	70 e0       	ldi	r23, 0x00	; 0
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_use_cmp>
						
						counter_associados++;
    185e:	80 91 13 03 	lds	r24, 0x0313	; 0x800313 <counter_associados>
    1862:	90 91 14 03 	lds	r25, 0x0314	; 0x800314 <counter_associados+0x1>
    1866:	01 96       	adiw	r24, 0x01	; 1
    1868:	90 93 14 03 	sts	0x0314, r25	; 0x800314 <counter_associados+0x1>
    186c:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <counter_associados>
						}
						
						appState	= APP_STATE_ATT_PAN_STATE;
						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
					}
					break;
    1870:	8c c2       	rjmp	.+1304   	; 0x1d8a <APP_TaskHandler+0x786>
						
						counter_associados++;
					}
					else
					{
						msgReq.options = 0;
    1872:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0xa>
    1876:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x9>

						if(counter_delay_msg > 0)
    187a:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <counter_delay_msg>
    187e:	90 91 24 03 	lds	r25, 0x0324	; 0x800324 <counter_delay_msg+0x1>
    1882:	18 16       	cp	r1, r24
    1884:	19 06       	cpc	r1, r25
    1886:	e4 f5       	brge	.+120    	; 0x1900 <APP_TaskHandler+0x2fc>
						{
							macsc_set_cmp1_int_cb(lldn_server_beacon);
    1888:	83 e3       	ldi	r24, 0x33	; 51
    188a:	93 e0       	ldi	r25, 0x03	; 3
    188c:	0e 94 0b 3d 	call	0x7a16	; 0x7a16 <macsc_set_cmp1_int_cb>
							macsc_disable_cmp_int(MACSC_CC1);
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <macsc_disable_cmp_int>
							macsc_enable_manual_bts();
    1896:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
							macsc_enable_cmp_int(MACSC_CC1);
    189a:	81 e0       	ldi	r24, 0x01	; 1
    189c:	0e 94 84 3b 	call	0x7708	; 0x7708 <macsc_enable_cmp_int>
							macsc_use_cmp(MACSC_RELATIVE_CMP,beaconInterval_association - counter_delay_msg * DELAY, MACSC_CC1);
    18a0:	c0 90 00 03 	lds	r12, 0x0300	; 0x800300 <beaconInterval_association>
    18a4:	d0 90 01 03 	lds	r13, 0x0301	; 0x800301 <beaconInterval_association+0x1>
    18a8:	e0 90 02 03 	lds	r14, 0x0302	; 0x800302 <beaconInterval_association+0x2>
    18ac:	f0 90 03 03 	lds	r15, 0x0303	; 0x800303 <beaconInterval_association+0x3>
    18b0:	20 91 23 03 	lds	r18, 0x0323	; 0x800323 <counter_delay_msg>
    18b4:	30 91 24 03 	lds	r19, 0x0324	; 0x800324 <counter_delay_msg+0x1>
    18b8:	4b e4       	ldi	r20, 0x4B	; 75
    18ba:	42 9f       	mul	r20, r18
    18bc:	c0 01       	movw	r24, r0
    18be:	43 9f       	mul	r20, r19
    18c0:	90 0d       	add	r25, r0
    18c2:	11 24       	eor	r1, r1
    18c4:	09 2e       	mov	r0, r25
    18c6:	00 0c       	add	r0, r0
    18c8:	aa 0b       	sbc	r26, r26
    18ca:	bb 0b       	sbc	r27, r27
    18cc:	bc 01       	movw	r22, r24
    18ce:	cd 01       	movw	r24, r26
    18d0:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    18d4:	dc 01       	movw	r26, r24
    18d6:	cb 01       	movw	r24, r22
    18d8:	9c 01       	movw	r18, r24
    18da:	ad 01       	movw	r20, r26
    18dc:	c7 01       	movw	r24, r14
    18de:	b6 01       	movw	r22, r12
    18e0:	0e 94 99 54 	call	0xa932	; 0xa932 <__subsf3>
    18e4:	dc 01       	movw	r26, r24
    18e6:	cb 01       	movw	r24, r22
    18e8:	bc 01       	movw	r22, r24
    18ea:	cd 01       	movw	r24, r26
    18ec:	0e 94 7f 55 	call	0xaafe	; 0xaafe <__fixunssfsi>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	21 e0       	ldi	r18, 0x01	; 1
    18f6:	ac 01       	movw	r20, r24
    18f8:	bd 01       	movw	r22, r26
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_use_cmp>
						}
						
						appState	= APP_STATE_ATT_PAN_STATE;
    1900:	83 e0       	ldi	r24, 0x03	; 3
    1902:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
    1906:	87 e0       	ldi	r24, 0x07	; 7
    1908:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					}
					break;
    190c:	3e c2       	rjmp	.+1148   	; 0x1d8a <APP_TaskHandler+0x786>
				}
				case APP_PAN_STATE_CONFIG_THIRD_BEACON:
				{
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_THIRD_BEACON;
    190e:	80 e4       	ldi	r24, 0x40	; 64
    1910:	92 e1       	ldi	r25, 0x12	; 18
    1912:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    1916:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
					msgReq.data = NULL;
    191a:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xe>
    191e:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0xd>
					msgReq.size = 0;
    1922:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    1926:	81 e0       	ldi	r24, 0x01	; 1
    1928:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					appPanState = APP_PAN_STATE_DISC_INITIAL;
    192c:	81 e0       	ldi	r24, 0x01	; 1
    192e:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					cycles_counter++;	
    1932:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1936:	8f 5f       	subi	r24, 0xFF	; 255
    1938:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
					
					break;
    193c:	26 c2       	rjmp	.+1100   	; 0x1d8a <APP_TaskHandler+0x786>
				}
				case APP_PAN_STATE_ONLINE_INITIAL:
				{

					if(cycles_counter != 0)
    193e:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1942:	88 23       	and	r24, r24
    1944:	71 f0       	breq	.+28     	; 0x1962 <APP_TaskHandler+0x35e>
					{
						appPanOnlineInit();
    1946:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <appPanOnlineInit>
						
						appState = APP_STATE_IDLE;
    194a:	81 e0       	ldi	r24, 0x01	; 1
    194c:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_IDLE;
    1950:	8d e0       	ldi	r24, 0x0D	; 13
    1952:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
						
						cycles_counter--;
    1956:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    195a:	81 50       	subi	r24, 0x01	; 1
    195c:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
							PER = uplink_lost_packets / expected_messages;
							printf("\nPLR , %.3f\nPER , %.3f, total_de_mensagens %d", PLR, PER, total_msg);
							
						}
					}
					break;
    1960:	13 c2       	rjmp	.+1062   	; 0x1d88 <APP_TaskHandler+0x784>
						
						cycles_counter--;
					}
					else
					{
						appState = APP_STATE_IDLE;
    1962:	81 e0       	ldi	r24, 0x01	; 1
    1964:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
						appPanState = APP_PAN_STATE_IDLE;
    1968:	8d e0       	ldi	r24, 0x0D	; 13
    196a:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
						macsc_disable_cmp_int(MACSC_CC1);
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	0e 94 f9 3b 	call	0x77f2	; 0x77f2 <macsc_disable_cmp_int>
						
						printf("\n\n Mtricas (%d Ciclos):\n", NUMERO_CICLOS_ONLINE -1);
    1974:	1f 92       	push	r1
    1976:	84 e1       	ldi	r24, 0x14	; 20
    1978:	8f 93       	push	r24
    197a:	8e e3       	ldi	r24, 0x3E	; 62
    197c:	92 e0       	ldi	r25, 0x02	; 2
    197e:	89 2f       	mov	r24, r25
    1980:	8f 93       	push	r24
    1982:	8e e3       	ldi	r24, 0x3E	; 62
    1984:	92 e0       	ldi	r25, 0x02	; 2
    1986:	8f 93       	push	r24
    1988:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	0f 90       	pop	r0
    1992:	0f 90       	pop	r0
						int total_msg = 0;
    1994:	1c 82       	std	Y+4, r1	; 0x04
    1996:	1b 82       	std	Y+3, r1	; 0x03
						float uplink_lost_packets = 0;
    1998:	1d 82       	std	Y+5, r1	; 0x05
    199a:	1e 82       	std	Y+6, r1	; 0x06
    199c:	1f 82       	std	Y+7, r1	; 0x07
    199e:	18 86       	std	Y+8, r1	; 0x08
						float expected_messages = assTimeSlot * (float)(NUMERO_CICLOS_ONLINE - 1);
    19a0:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    19a4:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    19a8:	09 2e       	mov	r0, r25
    19aa:	00 0c       	add	r0, r0
    19ac:	aa 0b       	sbc	r26, r26
    19ae:	bb 0b       	sbc	r27, r27
    19b0:	bc 01       	movw	r22, r24
    19b2:	cd 01       	movw	r24, r26
    19b4:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    19b8:	dc 01       	movw	r26, r24
    19ba:	cb 01       	movw	r24, r22
    19bc:	20 e0       	ldi	r18, 0x00	; 0
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	40 ea       	ldi	r20, 0xA0	; 160
    19c2:	51 e4       	ldi	r21, 0x41	; 65
    19c4:	bc 01       	movw	r22, r24
    19c6:	cd 01       	movw	r24, r26
    19c8:	0e 94 3c 56 	call	0xac78	; 0xac78 <__mulsf3>
    19cc:	dc 01       	movw	r26, r24
    19ce:	cb 01       	movw	r24, r22
    19d0:	8d 87       	std	Y+13, r24	; 0x0d
    19d2:	9e 87       	std	Y+14, r25	; 0x0e
    19d4:	af 87       	std	Y+15, r26	; 0x0f
    19d6:	b8 8b       	std	Y+16, r27	; 0x10
						for(int i = 0; nodes_info_arr[i].mac_addr != 0 && assTimeSlot > i; i++)
    19d8:	1a 86       	std	Y+10, r1	; 0x0a
    19da:	19 86       	std	Y+9, r1	; 0x09
    19dc:	f4 c0       	rjmp	.+488    	; 0x1bc6 <APP_TaskHandler+0x5c2>
						{
							printf("\nAddrs , %hhx", nodes_info_arr[i].mac_addr);
    19de:	29 85       	ldd	r18, Y+9	; 0x09
    19e0:	3a 85       	ldd	r19, Y+10	; 0x0a
    19e2:	4a e4       	ldi	r20, 0x4A	; 74
    19e4:	42 9f       	mul	r20, r18
    19e6:	c0 01       	movw	r24, r0
    19e8:	43 9f       	mul	r20, r19
    19ea:	90 0d       	add	r25, r0
    19ec:	11 24       	eor	r1, r1
    19ee:	82 53       	subi	r24, 0x32	; 50
    19f0:	94 4d       	sbci	r25, 0xD4	; 212
    19f2:	fc 01       	movw	r30, r24
    19f4:	80 81       	ld	r24, Z
    19f6:	91 81       	ldd	r25, Z+1	; 0x01
    19f8:	29 2f       	mov	r18, r25
    19fa:	2f 93       	push	r18
    19fc:	8f 93       	push	r24
    19fe:	88 e5       	ldi	r24, 0x58	; 88
    1a00:	92 e0       	ldi	r25, 0x02	; 2
    1a02:	89 2f       	mov	r24, r25
    1a04:	8f 93       	push	r24
    1a06:	88 e5       	ldi	r24, 0x58	; 88
    1a08:	92 e0       	ldi	r25, 0x02	; 2
    1a0a:	8f 93       	push	r24
    1a0c:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	0f 90       	pop	r0
    1a16:	0f 90       	pop	r0
							printf("\nPLR ,  %.3f", 1 - nodes_info_arr[i].msg_rec / (float)(NUMERO_CICLOS_ONLINE - 1));
    1a18:	29 85       	ldd	r18, Y+9	; 0x09
    1a1a:	3a 85       	ldd	r19, Y+10	; 0x0a
    1a1c:	4a e4       	ldi	r20, 0x4A	; 74
    1a1e:	42 9f       	mul	r20, r18
    1a20:	c0 01       	movw	r24, r0
    1a22:	43 9f       	mul	r20, r19
    1a24:	90 0d       	add	r25, r0
    1a26:	11 24       	eor	r1, r1
    1a28:	8e 5e       	subi	r24, 0xEE	; 238
    1a2a:	93 4d       	sbci	r25, 0xD3	; 211
    1a2c:	fc 01       	movw	r30, r24
    1a2e:	80 81       	ld	r24, Z
    1a30:	91 81       	ldd	r25, Z+1	; 0x01
    1a32:	cc 01       	movw	r24, r24
    1a34:	a0 e0       	ldi	r26, 0x00	; 0
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	bc 01       	movw	r22, r24
    1a3a:	cd 01       	movw	r24, r26
    1a3c:	0e 94 ae 55 	call	0xab5c	; 0xab5c <__floatunsisf>
    1a40:	dc 01       	movw	r26, r24
    1a42:	cb 01       	movw	r24, r22
    1a44:	20 e0       	ldi	r18, 0x00	; 0
    1a46:	30 e0       	ldi	r19, 0x00	; 0
    1a48:	40 ea       	ldi	r20, 0xA0	; 160
    1a4a:	51 e4       	ldi	r21, 0x41	; 65
    1a4c:	bc 01       	movw	r22, r24
    1a4e:	cd 01       	movw	r24, r26
    1a50:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1a54:	dc 01       	movw	r26, r24
    1a56:	cb 01       	movw	r24, r22
    1a58:	9c 01       	movw	r18, r24
    1a5a:	ad 01       	movw	r20, r26
    1a5c:	60 e0       	ldi	r22, 0x00	; 0
    1a5e:	70 e0       	ldi	r23, 0x00	; 0
    1a60:	80 e8       	ldi	r24, 0x80	; 128
    1a62:	9f e3       	ldi	r25, 0x3F	; 63
    1a64:	0e 94 99 54 	call	0xa932	; 0xa932 <__subsf3>
    1a68:	dc 01       	movw	r26, r24
    1a6a:	cb 01       	movw	r24, r22
    1a6c:	2b 2f       	mov	r18, r27
    1a6e:	2f 93       	push	r18
    1a70:	2a 2f       	mov	r18, r26
    1a72:	2f 93       	push	r18
    1a74:	29 2f       	mov	r18, r25
    1a76:	2f 93       	push	r18
    1a78:	8f 93       	push	r24
    1a7a:	86 e6       	ldi	r24, 0x66	; 102
    1a7c:	92 e0       	ldi	r25, 0x02	; 2
    1a7e:	89 2f       	mov	r24, r25
    1a80:	8f 93       	push	r24
    1a82:	86 e6       	ldi	r24, 0x66	; 102
    1a84:	92 e0       	ldi	r25, 0x02	; 2
    1a86:	8f 93       	push	r24
    1a88:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    1a8c:	0f 90       	pop	r0
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	0f 90       	pop	r0
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
							printf("\nPER ,  %.3f", nodes_info_arr[i].msg_not_rec / (float)(NUMERO_CICLOS_ONLINE - 1));
    1a98:	29 85       	ldd	r18, Y+9	; 0x09
    1a9a:	3a 85       	ldd	r19, Y+10	; 0x0a
    1a9c:	4a e4       	ldi	r20, 0x4A	; 74
    1a9e:	42 9f       	mul	r20, r18
    1aa0:	c0 01       	movw	r24, r0
    1aa2:	43 9f       	mul	r20, r19
    1aa4:	90 0d       	add	r25, r0
    1aa6:	11 24       	eor	r1, r1
    1aa8:	8c 5e       	subi	r24, 0xEC	; 236
    1aaa:	93 4d       	sbci	r25, 0xD3	; 211
    1aac:	fc 01       	movw	r30, r24
    1aae:	80 81       	ld	r24, Z
    1ab0:	91 81       	ldd	r25, Z+1	; 0x01
    1ab2:	cc 01       	movw	r24, r24
    1ab4:	a0 e0       	ldi	r26, 0x00	; 0
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	bc 01       	movw	r22, r24
    1aba:	cd 01       	movw	r24, r26
    1abc:	0e 94 ae 55 	call	0xab5c	; 0xab5c <__floatunsisf>
    1ac0:	dc 01       	movw	r26, r24
    1ac2:	cb 01       	movw	r24, r22
    1ac4:	20 e0       	ldi	r18, 0x00	; 0
    1ac6:	30 e0       	ldi	r19, 0x00	; 0
    1ac8:	40 ea       	ldi	r20, 0xA0	; 160
    1aca:	51 e4       	ldi	r21, 0x41	; 65
    1acc:	bc 01       	movw	r22, r24
    1ace:	cd 01       	movw	r24, r26
    1ad0:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	2b 2f       	mov	r18, r27
    1ada:	2f 93       	push	r18
    1adc:	2a 2f       	mov	r18, r26
    1ade:	2f 93       	push	r18
    1ae0:	29 2f       	mov	r18, r25
    1ae2:	2f 93       	push	r18
    1ae4:	8f 93       	push	r24
    1ae6:	83 e7       	ldi	r24, 0x73	; 115
    1ae8:	92 e0       	ldi	r25, 0x02	; 2
    1aea:	89 2f       	mov	r24, r25
    1aec:	8f 93       	push	r24
    1aee:	83 e7       	ldi	r24, 0x73	; 115
    1af0:	92 e0       	ldi	r25, 0x02	; 2
    1af2:	8f 93       	push	r24
    1af4:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    1af8:	0f 90       	pop	r0
    1afa:	0f 90       	pop	r0
    1afc:	0f 90       	pop	r0
    1afe:	0f 90       	pop	r0
    1b00:	0f 90       	pop	r0
    1b02:	0f 90       	pop	r0
							printf("\nRssi Mdio , %f\n", nodes_info_arr[i].average_rssi);
    1b04:	29 85       	ldd	r18, Y+9	; 0x09
    1b06:	3a 85       	ldd	r19, Y+10	; 0x0a
    1b08:	4a e4       	ldi	r20, 0x4A	; 74
    1b0a:	42 9f       	mul	r20, r18
    1b0c:	c0 01       	movw	r24, r0
    1b0e:	43 9f       	mul	r20, r19
    1b10:	90 0d       	add	r25, r0
    1b12:	11 24       	eor	r1, r1
    1b14:	8e 52       	subi	r24, 0x2E	; 46
    1b16:	94 4d       	sbci	r25, 0xD4	; 212
    1b18:	fc 01       	movw	r30, r24
    1b1a:	80 81       	ld	r24, Z
    1b1c:	91 81       	ldd	r25, Z+1	; 0x01
    1b1e:	a2 81       	ldd	r26, Z+2	; 0x02
    1b20:	b3 81       	ldd	r27, Z+3	; 0x03
    1b22:	2b 2f       	mov	r18, r27
    1b24:	2f 93       	push	r18
    1b26:	2a 2f       	mov	r18, r26
    1b28:	2f 93       	push	r18
    1b2a:	29 2f       	mov	r18, r25
    1b2c:	2f 93       	push	r18
    1b2e:	8f 93       	push	r24
    1b30:	80 e8       	ldi	r24, 0x80	; 128
    1b32:	92 e0       	ldi	r25, 0x02	; 2
    1b34:	89 2f       	mov	r24, r25
    1b36:	8f 93       	push	r24
    1b38:	80 e8       	ldi	r24, 0x80	; 128
    1b3a:	92 e0       	ldi	r25, 0x02	; 2
    1b3c:	8f 93       	push	r24
    1b3e:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    1b42:	0f 90       	pop	r0
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	0f 90       	pop	r0
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
							
							total_msg = total_msg + nodes_info_arr[i].msg_rec;
    1b4e:	29 85       	ldd	r18, Y+9	; 0x09
    1b50:	3a 85       	ldd	r19, Y+10	; 0x0a
    1b52:	4a e4       	ldi	r20, 0x4A	; 74
    1b54:	42 9f       	mul	r20, r18
    1b56:	c0 01       	movw	r24, r0
    1b58:	43 9f       	mul	r20, r19
    1b5a:	90 0d       	add	r25, r0
    1b5c:	11 24       	eor	r1, r1
    1b5e:	8e 5e       	subi	r24, 0xEE	; 238
    1b60:	93 4d       	sbci	r25, 0xD3	; 211
    1b62:	fc 01       	movw	r30, r24
    1b64:	20 81       	ld	r18, Z
    1b66:	31 81       	ldd	r19, Z+1	; 0x01
    1b68:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b6c:	82 0f       	add	r24, r18
    1b6e:	93 1f       	adc	r25, r19
    1b70:	9c 83       	std	Y+4, r25	; 0x04
    1b72:	8b 83       	std	Y+3, r24	; 0x03
							uplink_lost_packets += nodes_info_arr[i].msg_not_rec;
    1b74:	29 85       	ldd	r18, Y+9	; 0x09
    1b76:	3a 85       	ldd	r19, Y+10	; 0x0a
    1b78:	4a e4       	ldi	r20, 0x4A	; 74
    1b7a:	42 9f       	mul	r20, r18
    1b7c:	c0 01       	movw	r24, r0
    1b7e:	43 9f       	mul	r20, r19
    1b80:	90 0d       	add	r25, r0
    1b82:	11 24       	eor	r1, r1
    1b84:	8c 5e       	subi	r24, 0xEC	; 236
    1b86:	93 4d       	sbci	r25, 0xD3	; 211
    1b88:	fc 01       	movw	r30, r24
    1b8a:	80 81       	ld	r24, Z
    1b8c:	91 81       	ldd	r25, Z+1	; 0x01
    1b8e:	cc 01       	movw	r24, r24
    1b90:	a0 e0       	ldi	r26, 0x00	; 0
    1b92:	b0 e0       	ldi	r27, 0x00	; 0
    1b94:	bc 01       	movw	r22, r24
    1b96:	cd 01       	movw	r24, r26
    1b98:	0e 94 ae 55 	call	0xab5c	; 0xab5c <__floatunsisf>
    1b9c:	dc 01       	movw	r26, r24
    1b9e:	cb 01       	movw	r24, r22
    1ba0:	9c 01       	movw	r18, r24
    1ba2:	ad 01       	movw	r20, r26
    1ba4:	6d 81       	ldd	r22, Y+5	; 0x05
    1ba6:	7e 81       	ldd	r23, Y+6	; 0x06
    1ba8:	8f 81       	ldd	r24, Y+7	; 0x07
    1baa:	98 85       	ldd	r25, Y+8	; 0x08
    1bac:	0e 94 9a 54 	call	0xa934	; 0xa934 <__addsf3>
    1bb0:	dc 01       	movw	r26, r24
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	8d 83       	std	Y+5, r24	; 0x05
    1bb6:	9e 83       	std	Y+6, r25	; 0x06
    1bb8:	af 83       	std	Y+7, r26	; 0x07
    1bba:	b8 87       	std	Y+8, r27	; 0x08
						
						printf("\n\n Mtricas (%d Ciclos):\n", NUMERO_CICLOS_ONLINE -1);
						int total_msg = 0;
						float uplink_lost_packets = 0;
						float expected_messages = assTimeSlot * (float)(NUMERO_CICLOS_ONLINE - 1);
						for(int i = 0; nodes_info_arr[i].mac_addr != 0 && assTimeSlot > i; i++)
    1bbc:	89 85       	ldd	r24, Y+9	; 0x09
    1bbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bc0:	01 96       	adiw	r24, 0x01	; 1
    1bc2:	9a 87       	std	Y+10, r25	; 0x0a
    1bc4:	89 87       	std	Y+9, r24	; 0x09
    1bc6:	29 85       	ldd	r18, Y+9	; 0x09
    1bc8:	3a 85       	ldd	r19, Y+10	; 0x0a
    1bca:	4a e4       	ldi	r20, 0x4A	; 74
    1bcc:	42 9f       	mul	r20, r18
    1bce:	c0 01       	movw	r24, r0
    1bd0:	43 9f       	mul	r20, r19
    1bd2:	90 0d       	add	r25, r0
    1bd4:	11 24       	eor	r1, r1
    1bd6:	82 53       	subi	r24, 0x32	; 50
    1bd8:	94 4d       	sbci	r25, 0xD4	; 212
    1bda:	fc 01       	movw	r30, r24
    1bdc:	80 81       	ld	r24, Z
    1bde:	91 81       	ldd	r25, Z+1	; 0x01
    1be0:	89 2b       	or	r24, r25
    1be2:	51 f0       	breq	.+20     	; 0x1bf8 <APP_TaskHandler+0x5f4>
    1be4:	20 91 11 03 	lds	r18, 0x0311	; 0x800311 <assTimeSlot>
    1be8:	30 91 12 03 	lds	r19, 0x0312	; 0x800312 <assTimeSlot+0x1>
    1bec:	89 85       	ldd	r24, Y+9	; 0x09
    1bee:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bf0:	82 17       	cp	r24, r18
    1bf2:	93 07       	cpc	r25, r19
    1bf4:	0c f4       	brge	.+2      	; 0x1bf8 <APP_TaskHandler+0x5f4>
    1bf6:	f3 ce       	rjmp	.-538    	; 0x19de <APP_TaskHandler+0x3da>
							printf("\nRssi Mdio , %f\n", nodes_info_arr[i].average_rssi);
							
							total_msg = total_msg + nodes_info_arr[i].msg_rec;
							uplink_lost_packets += nodes_info_arr[i].msg_not_rec;
						}
						if(assTimeSlot > 0 && total_msg > 0)
    1bf8:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <assTimeSlot>
    1bfc:	90 91 12 03 	lds	r25, 0x0312	; 0x800312 <assTimeSlot+0x1>
    1c00:	18 16       	cp	r1, r24
    1c02:	19 06       	cpc	r1, r25
    1c04:	0c f0       	brlt	.+2      	; 0x1c08 <APP_TaskHandler+0x604>
    1c06:	c0 c0       	rjmp	.+384    	; 0x1d88 <APP_TaskHandler+0x784>
    1c08:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c0c:	18 16       	cp	r1, r24
    1c0e:	19 06       	cpc	r1, r25
    1c10:	0c f0       	brlt	.+2      	; 0x1c14 <APP_TaskHandler+0x610>
    1c12:	ba c0       	rjmp	.+372    	; 0x1d88 <APP_TaskHandler+0x784>
						{
							PLR = 1 - total_msg / expected_messages;
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	9c 81       	ldd	r25, Y+4	; 0x04
    1c18:	09 2e       	mov	r0, r25
    1c1a:	00 0c       	add	r0, r0
    1c1c:	aa 0b       	sbc	r26, r26
    1c1e:	bb 0b       	sbc	r27, r27
    1c20:	bc 01       	movw	r22, r24
    1c22:	cd 01       	movw	r24, r26
    1c24:	0e 94 b0 55 	call	0xab60	; 0xab60 <__floatsisf>
    1c28:	dc 01       	movw	r26, r24
    1c2a:	cb 01       	movw	r24, r22
    1c2c:	2d 85       	ldd	r18, Y+13	; 0x0d
    1c2e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1c30:	4f 85       	ldd	r20, Y+15	; 0x0f
    1c32:	58 89       	ldd	r21, Y+16	; 0x10
    1c34:	bc 01       	movw	r22, r24
    1c36:	cd 01       	movw	r24, r26
    1c38:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1c3c:	dc 01       	movw	r26, r24
    1c3e:	cb 01       	movw	r24, r22
    1c40:	9c 01       	movw	r18, r24
    1c42:	ad 01       	movw	r20, r26
    1c44:	60 e0       	ldi	r22, 0x00	; 0
    1c46:	70 e0       	ldi	r23, 0x00	; 0
    1c48:	80 e8       	ldi	r24, 0x80	; 128
    1c4a:	9f e3       	ldi	r25, 0x3F	; 63
    1c4c:	0e 94 99 54 	call	0xa932	; 0xa932 <__subsf3>
    1c50:	dc 01       	movw	r26, r24
    1c52:	cb 01       	movw	r24, r22
    1c54:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <PLR>
    1c58:	90 93 1a 03 	sts	0x031A, r25	; 0x80031a <PLR+0x1>
    1c5c:	a0 93 1b 03 	sts	0x031B, r26	; 0x80031b <PLR+0x2>
    1c60:	b0 93 1c 03 	sts	0x031C, r27	; 0x80031c <PLR+0x3>
							PER = uplink_lost_packets / expected_messages;
    1c64:	2d 85       	ldd	r18, Y+13	; 0x0d
    1c66:	3e 85       	ldd	r19, Y+14	; 0x0e
    1c68:	4f 85       	ldd	r20, Y+15	; 0x0f
    1c6a:	58 89       	ldd	r21, Y+16	; 0x10
    1c6c:	6d 81       	ldd	r22, Y+5	; 0x05
    1c6e:	7e 81       	ldd	r23, Y+6	; 0x06
    1c70:	8f 81       	ldd	r24, Y+7	; 0x07
    1c72:	98 85       	ldd	r25, Y+8	; 0x08
    1c74:	0e 94 06 55 	call	0xaa0c	; 0xaa0c <__divsf3>
    1c78:	dc 01       	movw	r26, r24
    1c7a:	cb 01       	movw	r24, r22
    1c7c:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <PER>
    1c80:	90 93 1e 03 	sts	0x031E, r25	; 0x80031e <PER+0x1>
    1c84:	a0 93 1f 03 	sts	0x031F, r26	; 0x80031f <PER+0x2>
    1c88:	b0 93 20 03 	sts	0x0320, r27	; 0x800320 <PER+0x3>
							printf("\nPLR , %.3f\nPER , %.3f, total_de_mensagens %d", PLR, PER, total_msg);
    1c8c:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <PER>
    1c90:	30 91 1e 03 	lds	r19, 0x031E	; 0x80031e <PER+0x1>
    1c94:	40 91 1f 03 	lds	r20, 0x031F	; 0x80031f <PER+0x2>
    1c98:	50 91 20 03 	lds	r21, 0x0320	; 0x800320 <PER+0x3>
    1c9c:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <PLR>
    1ca0:	90 91 1a 03 	lds	r25, 0x031A	; 0x80031a <PLR+0x1>
    1ca4:	a0 91 1b 03 	lds	r26, 0x031B	; 0x80031b <PLR+0x2>
    1ca8:	b0 91 1c 03 	lds	r27, 0x031C	; 0x80031c <PLR+0x3>
    1cac:	6c 81       	ldd	r22, Y+4	; 0x04
    1cae:	6f 93       	push	r22
    1cb0:	6b 81       	ldd	r22, Y+3	; 0x03
    1cb2:	6f 93       	push	r22
    1cb4:	65 2f       	mov	r22, r21
    1cb6:	6f 93       	push	r22
    1cb8:	64 2f       	mov	r22, r20
    1cba:	6f 93       	push	r22
    1cbc:	63 2f       	mov	r22, r19
    1cbe:	6f 93       	push	r22
    1cc0:	2f 93       	push	r18
    1cc2:	2b 2f       	mov	r18, r27
    1cc4:	2f 93       	push	r18
    1cc6:	2a 2f       	mov	r18, r26
    1cc8:	2f 93       	push	r18
    1cca:	29 2f       	mov	r18, r25
    1ccc:	2f 93       	push	r18
    1cce:	8f 93       	push	r24
    1cd0:	82 e9       	ldi	r24, 0x92	; 146
    1cd2:	92 e0       	ldi	r25, 0x02	; 2
    1cd4:	89 2f       	mov	r24, r25
    1cd6:	8f 93       	push	r24
    1cd8:	82 e9       	ldi	r24, 0x92	; 146
    1cda:	92 e0       	ldi	r25, 0x02	; 2
    1cdc:	8f 93       	push	r24
    1cde:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    1ce2:	8d b7       	in	r24, 0x3d	; 61
    1ce4:	9e b7       	in	r25, 0x3e	; 62
    1ce6:	0c 96       	adiw	r24, 0x0c	; 12
    1ce8:	0f b6       	in	r0, 0x3f	; 63
    1cea:	f8 94       	cli
    1cec:	de bf       	out	0x3e, r29	; 62
    1cee:	0f be       	out	0x3f, r0	; 63
    1cf0:	cd bf       	out	0x3d, r28	; 61
							
						}
					}
					break;
    1cf2:	4a c0       	rjmp	.+148    	; 0x1d88 <APP_TaskHandler+0x784>
				}
				case APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP:
				{
					for(int i = 0; i < 32; i++)
    1cf4:	1c 86       	std	Y+12, r1	; 0x0c
    1cf6:	1b 86       	std	Y+11, r1	; 0x0b
    1cf8:	11 c0       	rjmp	.+34     	; 0x1d1c <APP_TaskHandler+0x718>
					{
						ACKFrame.ackFlags[i] = 0;
    1cfa:	8b 85       	ldd	r24, Y+11	; 0x0b
    1cfc:	9c 85       	ldd	r25, Y+12	; 0x0c
    1cfe:	8b 57       	subi	r24, 0x7B	; 123
    1d00:	9e 4e       	sbci	r25, 0xEE	; 238
    1d02:	fc 01       	movw	r30, r24
    1d04:	10 82       	st	Z, r1
						retransmit_ts_array[i] = 0;
    1d06:	8b 85       	ldd	r24, Y+11	; 0x0b
    1d08:	9c 85       	ldd	r25, Y+12	; 0x0c
    1d0a:	8b 55       	subi	r24, 0x5B	; 91
    1d0c:	9e 4e       	sbci	r25, 0xEE	; 238
    1d0e:	fc 01       	movw	r30, r24
    1d10:	10 82       	st	Z, r1
					}
					break;
				}
				case APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP:
				{
					for(int i = 0; i < 32; i++)
    1d12:	8b 85       	ldd	r24, Y+11	; 0x0b
    1d14:	9c 85       	ldd	r25, Y+12	; 0x0c
    1d16:	01 96       	adiw	r24, 0x01	; 1
    1d18:	9c 87       	std	Y+12, r25	; 0x0c
    1d1a:	8b 87       	std	Y+11, r24	; 0x0b
    1d1c:	8b 85       	ldd	r24, Y+11	; 0x0b
    1d1e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1d20:	80 97       	sbiw	r24, 0x20	; 32
    1d22:	5c f3       	brlt	.-42     	; 0x1cfa <APP_TaskHandler+0x6f6>
					{
						ACKFrame.ackFlags[i] = 0;
						retransmit_ts_array[i] = 0;
					}
					retransmit_ts_array_counter = 0;
    1d24:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <retransmit_ts_array_counter+0x1>
    1d28:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <retransmit_ts_array_counter>
					ACKFrame_size = 0;
    1d2c:	10 92 fb 02 	sts	0x02FB, r1	; 0x8002fb <ACKFrame_size+0x1>
    1d30:	10 92 fa 02 	sts	0x02FA, r1	; 0x8002fa <ACKFrame_size>
					
					msgReq.dstAddr		= 0;
    1d34:	10 92 e8 02 	sts	0x02E8, r1	; 0x8002e8 <msgReq+0x6>
    1d38:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <msgReq+0x5>
					msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
    1d3c:	10 92 e9 02 	sts	0x02E9, r1	; 0x8002e9 <msgReq+0x7>
					msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
    1d40:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <msgReq+0x8>
					msgReq.options		= NWK_OPT_LLDN_ACK;
    1d44:	80 e0       	ldi	r24, 0x00	; 0
    1d46:	90 e4       	ldi	r25, 0x40	; 64
    1d48:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <msgReq+0xa>
    1d4c:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <msgReq+0x9>
					msgReq.data	= (uint8_t *)&ACKFrame;
    1d50:	84 e8       	ldi	r24, 0x84	; 132
    1d52:	91 e1       	ldi	r25, 0x11	; 17
    1d54:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xe>
    1d58:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0xd>
					msgReq.size	= sizeof(uint8_t)*(macLLDNRetransmitTS + 1);
    1d5c:	80 91 8e 2b 	lds	r24, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS>
    1d60:	90 91 8f 2b 	lds	r25, 0x2B8F	; 0x802b8f <macLLDNRetransmitTS+0x1>
    1d64:	8f 5f       	subi	r24, 0xFF	; 255
    1d66:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <msgReq+0xf>

					appState = APP_STATE_IDLE;
    1d6a:	81 e0       	ldi	r24, 0x01	; 1
    1d6c:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					appPanState = APP_PAN_STATE_IDLE;
    1d70:	8d e0       	ldi	r24, 0x0D	; 13
    1d72:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <appPanState>
					break;
    1d76:	09 c0       	rjmp	.+18     	; 0x1d8a <APP_TaskHandler+0x786>
				}				
				case APP_PAN_STATE_IDLE:
				{

					msgReq.options = 0;
    1d78:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0xa>
    1d7c:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x9>
					appState = APP_STATE_IDLE;
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <appState>
					break;
    1d86:	01 c0       	rjmp	.+2      	; 0x1d8a <APP_TaskHandler+0x786>
							PER = uplink_lost_packets / expected_messages;
							printf("\nPLR , %.3f\nPER , %.3f, total_de_mensagens %d", PLR, PER, total_msg);
							
						}
					}
					break;
    1d88:	00 00       	nop
					msgReq.options = 0;
					appState = APP_STATE_IDLE;
					break;
				}
			}
			break;	
    1d8a:	00 00       	nop
		default:
		{
			break;
		}
	}
}
    1d8c:	00 00       	nop
    1d8e:	60 96       	adiw	r28, 0x10	; 16
    1d90:	0f b6       	in	r0, 0x3f	; 63
    1d92:	f8 94       	cli
    1d94:	de bf       	out	0x3e, r29	; 62
    1d96:	0f be       	out	0x3f, r0	; 63
    1d98:	cd bf       	out	0x3d, r28	; 61
    1d9a:	df 91       	pop	r29
    1d9c:	cf 91       	pop	r28
    1d9e:	ff 90       	pop	r15
    1da0:	ef 90       	pop	r14
    1da2:	df 90       	pop	r13
    1da4:	cf 90       	pop	r12
    1da6:	08 95       	ret

00001da8 <main>:

	/*****************************************************************************
	*****************************************************************************/
	int main(void)
	{
    1da8:	0f 93       	push	r16
    1daa:	1f 93       	push	r17
    1dac:	cf 93       	push	r28
    1dae:	df 93       	push	r29
    1db0:	cd b7       	in	r28, 0x3d	; 61
    1db2:	de b7       	in	r29, 0x3e	; 62
    1db4:	27 97       	sbiw	r28, 0x07	; 7
    1db6:	0f b6       	in	r0, 0x3f	; 63
    1db8:	f8 94       	cli
    1dba:	de bf       	out	0x3e, r29	; 62
    1dbc:	0f be       	out	0x3f, r0	; 63
    1dbe:	cd bf       	out	0x3d, r28	; 61
		sysclk_init();
    1dc0:	0e 94 4e 44 	call	0x889c	; 0x889c <sysclk_init>
		board_init();
    1dc4:	0e 94 83 47 	call	0x8f06	; 0x8f06 <board_init>

		SYS_Init();
    1dc8:	0e 94 71 28 	call	0x50e2	; 0x50e2 <SYS_Init>
		/* Disable CSMA/CA
		 * Disable auto ACK
		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
		 */

		sm_init();
    1dcc:	0e 94 b1 39 	call	0x7362	; 0x7362 <sm_init>

		// Initialize interrupt vector table support.
	#if (SIO2HOST_CHANNEL == SIO_USB)
		irq_initialize_vectors();
	#endif
		cpu_irq_enable();
    1dd0:	78 94       	sei

	#if 1
	#if (SIO2HOST_CHANNEL == SIO_USB)
		stdio_usb_init();
	#else
		const usart_serial_options_t usart_serial_options =
    1dd2:	27 e0       	ldi	r18, 0x07	; 7
    1dd4:	e0 ec       	ldi	r30, 0xC0	; 192
    1dd6:	f2 e0       	ldi	r31, 0x02	; 2
    1dd8:	ce 01       	movw	r24, r28
    1dda:	01 96       	adiw	r24, 0x01	; 1
    1ddc:	dc 01       	movw	r26, r24
    1dde:	01 90       	ld	r0, Z+
    1de0:	0d 92       	st	X+, r0
    1de2:	2a 95       	dec	r18
    1de4:	e1 f7       	brne	.-8      	; 0x1dde <main+0x36>
			.charlength   = USART_HOST_CHAR_LENGTH,
			.paritytype   = USART_HOST_PARITY,
			.stopbits     = USART_HOST_STOP_BITS
		};

		stdio_serial_init(USART_HOST, &usart_serial_options);
    1de6:	ce 01       	movw	r24, r28
    1de8:	01 96       	adiw	r24, 0x01	; 1
    1dea:	bc 01       	movw	r22, r24
    1dec:	80 ec       	ldi	r24, 0xC0	; 192
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	0e 94 48 02 	call	0x490	; 0x490 <stdio_serial_init>
		usart_double_baud_enable(USART_HOST);
    1df4:	80 ec       	ldi	r24, 0xC0	; 192
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	0e 94 c4 01 	call	0x388	; 0x388 <usart_double_baud_enable>
		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
    1dfc:	0e 94 b7 01 	call	0x36e	; 0x36e <sysclk_get_source_clock_hz>
    1e00:	dc 01       	movw	r26, r24
    1e02:	cb 01       	movw	r24, r22
    1e04:	8c 01       	movw	r16, r24
    1e06:	9d 01       	movw	r18, r26
    1e08:	40 e0       	ldi	r20, 0x00	; 0
    1e0a:	52 ec       	ldi	r21, 0xC2	; 194
    1e0c:	61 e0       	ldi	r22, 0x01	; 1
    1e0e:	70 e0       	ldi	r23, 0x00	; 0
    1e10:	80 ec       	ldi	r24, 0xC0	; 192
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	0e 94 30 41 	call	0x8260	; 0x8260 <usart_set_baudrate_precalculated>

	#endif
	#endif
		for(;;)
		{
			SYS_TaskHandler();
    1e18:	0e 94 81 28 	call	0x5102	; 0x5102 <SYS_TaskHandler>
			APP_TaskHandler();
    1e1c:	0e 94 02 0b 	call	0x1604	; 0x1604 <APP_TaskHandler>
		}
    1e20:	fb cf       	rjmp	.-10     	; 0x1e18 <main+0x70>

00001e22 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1e22:	cf 93       	push	r28
    1e24:	df 93       	push	r29
    1e26:	1f 92       	push	r1
    1e28:	cd b7       	in	r28, 0x3d	; 61
    1e2a:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    1e2c:	10 92 45 3a 	sts	0x3A45, r1	; 0x803a45 <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    1e30:	10 92 46 3a 	sts	0x3A46, r1	; 0x803a46 <nwkIb+0x5>
	nwkIb.addr = 0;
    1e34:	10 92 42 3a 	sts	0x3A42, r1	; 0x803a42 <nwkIb+0x1>
    1e38:	10 92 41 3a 	sts	0x3A41, r1	; 0x803a41 <nwkIb>
	nwkIb.lock = 0;
    1e3c:	10 92 68 3a 	sts	0x3A68, r1	; 0x803a68 <nwkIb+0x27>
    1e40:	10 92 67 3a 	sts	0x3A67, r1	; 0x803a67 <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1e44:	19 82       	std	Y+1, r1	; 0x01
    1e46:	0e c0       	rjmp	.+28     	; 0x1e64 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    1e48:	89 81       	ldd	r24, Y+1	; 0x01
    1e4a:	88 2f       	mov	r24, r24
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	03 96       	adiw	r24, 0x03	; 3
    1e50:	88 0f       	add	r24, r24
    1e52:	99 1f       	adc	r25, r25
    1e54:	8f 5b       	subi	r24, 0xBF	; 191
    1e56:	95 4c       	sbci	r25, 0xC5	; 197
    1e58:	fc 01       	movw	r30, r24
    1e5a:	11 82       	std	Z+1, r1	; 0x01
    1e5c:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1e5e:	89 81       	ldd	r24, Y+1	; 0x01
    1e60:	8f 5f       	subi	r24, 0xFF	; 255
    1e62:	89 83       	std	Y+1, r24	; 0x01
    1e64:	89 81       	ldd	r24, Y+1	; 0x01
    1e66:	80 31       	cpi	r24, 0x10	; 16
    1e68:	78 f3       	brcs	.-34     	; 0x1e48 <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    1e6a:	0e 94 33 1f 	call	0x3e66	; 0x3e66 <nwkTxInit>
	nwkRxInit();
    1e6e:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <nwkRxInit>
	nwkFrameInit();
    1e72:	0e 94 7e 14 	call	0x28fc	; 0x28fc <nwkFrameInit>
	nwkDataReqInit();
    1e76:	0e 94 1d 10 	call	0x203a	; 0x203a <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    1e7a:	0e 94 1a 16 	call	0x2c34	; 0x2c34 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    1e7e:	00 00       	nop
    1e80:	0f 90       	pop	r0
    1e82:	df 91       	pop	r29
    1e84:	cf 91       	pop	r28
    1e86:	08 95       	ret

00001e88 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    1e88:	cf 93       	push	r28
    1e8a:	df 93       	push	r29
    1e8c:	00 d0       	rcall	.+0      	; 0x1e8e <NWK_SetAddr+0x6>
    1e8e:	cd b7       	in	r28, 0x3d	; 61
    1e90:	de b7       	in	r29, 0x3e	; 62
    1e92:	9a 83       	std	Y+2, r25	; 0x02
    1e94:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	9a 81       	ldd	r25, Y+2	; 0x02
    1e9a:	90 93 42 3a 	sts	0x3A42, r25	; 0x803a42 <nwkIb+0x1>
    1e9e:	80 93 41 3a 	sts	0x3A41, r24	; 0x803a41 <nwkIb>
	PHY_SetShortAddr(addr);
    1ea2:	89 81       	ldd	r24, Y+1	; 0x01
    1ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ea6:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <PHY_SetShortAddr>
}
    1eaa:	00 00       	nop
    1eac:	0f 90       	pop	r0
    1eae:	0f 90       	pop	r0
    1eb0:	df 91       	pop	r29
    1eb2:	cf 91       	pop	r28
    1eb4:	08 95       	ret

00001eb6 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    1eb6:	cf 93       	push	r28
    1eb8:	df 93       	push	r29
    1eba:	00 d0       	rcall	.+0      	; 0x1ebc <NWK_SetPanId+0x6>
    1ebc:	cd b7       	in	r28, 0x3d	; 61
    1ebe:	de b7       	in	r29, 0x3e	; 62
    1ec0:	9a 83       	std	Y+2, r25	; 0x02
    1ec2:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    1ec4:	89 81       	ldd	r24, Y+1	; 0x01
    1ec6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec8:	90 93 44 3a 	sts	0x3A44, r25	; 0x803a44 <nwkIb+0x3>
    1ecc:	80 93 43 3a 	sts	0x3A43, r24	; 0x803a43 <nwkIb+0x2>
	PHY_SetPanId(panId);
    1ed0:	89 81       	ldd	r24, Y+1	; 0x01
    1ed2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ed4:	0e 94 88 25 	call	0x4b10	; 0x4b10 <PHY_SetPanId>
}
    1ed8:	00 00       	nop
    1eda:	0f 90       	pop	r0
    1edc:	0f 90       	pop	r0
    1ede:	df 91       	pop	r29
    1ee0:	cf 91       	pop	r28
    1ee2:	08 95       	ret

00001ee4 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    1ee4:	cf 93       	push	r28
    1ee6:	df 93       	push	r29
    1ee8:	00 d0       	rcall	.+0      	; 0x1eea <NWK_OpenEndpoint+0x6>
    1eea:	1f 92       	push	r1
    1eec:	cd b7       	in	r28, 0x3d	; 61
    1eee:	de b7       	in	r29, 0x3e	; 62
    1ef0:	89 83       	std	Y+1, r24	; 0x01
    1ef2:	7b 83       	std	Y+3, r23	; 0x03
    1ef4:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    1ef6:	89 81       	ldd	r24, Y+1	; 0x01
    1ef8:	88 2f       	mov	r24, r24
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	03 96       	adiw	r24, 0x03	; 3
    1efe:	88 0f       	add	r24, r24
    1f00:	99 1f       	adc	r25, r25
    1f02:	8f 5b       	subi	r24, 0xBF	; 191
    1f04:	95 4c       	sbci	r25, 0xC5	; 197
    1f06:	2a 81       	ldd	r18, Y+2	; 0x02
    1f08:	3b 81       	ldd	r19, Y+3	; 0x03
    1f0a:	fc 01       	movw	r30, r24
    1f0c:	31 83       	std	Z+1, r19	; 0x01
    1f0e:	20 83       	st	Z, r18
}
    1f10:	00 00       	nop
    1f12:	0f 90       	pop	r0
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	df 91       	pop	r29
    1f1a:	cf 91       	pop	r28
    1f1c:	08 95       	ret

00001f1e <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    1f1e:	cf 93       	push	r28
    1f20:	df 93       	push	r29
    1f22:	cd b7       	in	r28, 0x3d	; 61
    1f24:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    1f26:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    1f2a:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    1f2e:	21 e0       	ldi	r18, 0x01	; 1
    1f30:	89 2b       	or	r24, r25
    1f32:	09 f4       	brne	.+2      	; 0x1f36 <NWK_Busy+0x18>
    1f34:	20 e0       	ldi	r18, 0x00	; 0
    1f36:	82 2f       	mov	r24, r18
}
    1f38:	df 91       	pop	r29
    1f3a:	cf 91       	pop	r28
    1f3c:	08 95       	ret

00001f3e <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    1f3e:	cf 93       	push	r28
    1f40:	df 93       	push	r29
    1f42:	cd b7       	in	r28, 0x3d	; 61
    1f44:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    1f46:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    1f4a:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    1f4e:	01 96       	adiw	r24, 0x01	; 1
    1f50:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    1f54:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
}
    1f58:	00 00       	nop
    1f5a:	df 91       	pop	r29
    1f5c:	cf 91       	pop	r28
    1f5e:	08 95       	ret

00001f60 <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    1f60:	cf 93       	push	r28
    1f62:	df 93       	push	r29
    1f64:	cd b7       	in	r28, 0x3d	; 61
    1f66:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    1f68:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    1f6c:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    1f70:	01 97       	sbiw	r24, 0x01	; 1
    1f72:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    1f76:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
}
    1f7a:	00 00       	nop
    1f7c:	df 91       	pop	r29
    1f7e:	cf 91       	pop	r28
    1f80:	08 95       	ret

00001f82 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    1f82:	cf 93       	push	r28
    1f84:	df 93       	push	r29
    1f86:	cd b7       	in	r28, 0x3d	; 61
    1f88:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    1f8a:	0e 94 e6 25 	call	0x4bcc	; 0x4bcc <PHY_Sleep>
}
    1f8e:	00 00       	nop
    1f90:	df 91       	pop	r29
    1f92:	cf 91       	pop	r28
    1f94:	08 95       	ret

00001f96 <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    1f96:	cf 93       	push	r28
    1f98:	df 93       	push	r29
    1f9a:	cd b7       	in	r28, 0x3d	; 61
    1f9c:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    1f9e:	0e 94 14 26 	call	0x4c28	; 0x4c28 <PHY_Wakeup>
}
    1fa2:	00 00       	nop
    1fa4:	df 91       	pop	r29
    1fa6:	cf 91       	pop	r28
    1fa8:	08 95       	ret

00001faa <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    1faa:	cf 93       	push	r28
    1fac:	df 93       	push	r29
    1fae:	cd b7       	in	r28, 0x3d	; 61
    1fb0:	de b7       	in	r29, 0x3e	; 62
    1fb2:	2c 97       	sbiw	r28, 0x0c	; 12
    1fb4:	0f b6       	in	r0, 0x3f	; 63
    1fb6:	f8 94       	cli
    1fb8:	de bf       	out	0x3e, r29	; 62
    1fba:	0f be       	out	0x3f, r0	; 63
    1fbc:	cd bf       	out	0x3d, r28	; 61
    1fbe:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    1fc0:	89 e0       	ldi	r24, 0x09	; 9
    1fc2:	e7 ec       	ldi	r30, 0xC7	; 199
    1fc4:	f2 e0       	ldi	r31, 0x02	; 2
    1fc6:	de 01       	movw	r26, r28
    1fc8:	13 96       	adiw	r26, 0x03	; 3
    1fca:	01 90       	ld	r0, Z+
    1fcc:	0d 92       	st	X+, r0
    1fce:	8a 95       	dec	r24
    1fd0:	e1 f7       	brne	.-8      	; 0x1fca <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    1fd2:	89 e1       	ldi	r24, 0x19	; 25
    1fd4:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1fd6:	1a 82       	std	Y+2, r1	; 0x02
    1fd8:	15 c0       	rjmp	.+42     	; 0x2004 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    1fda:	9c 85       	ldd	r25, Y+12	; 0x0c
    1fdc:	89 81       	ldd	r24, Y+1	; 0x01
    1fde:	98 17       	cp	r25, r24
    1fe0:	58 f4       	brcc	.+22     	; 0x1ff8 <NWK_LinearizeLqi+0x4e>
			return val[i];
    1fe2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe4:	88 2f       	mov	r24, r24
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	9e 01       	movw	r18, r28
    1fea:	2d 5f       	subi	r18, 0xFD	; 253
    1fec:	3f 4f       	sbci	r19, 0xFF	; 255
    1fee:	82 0f       	add	r24, r18
    1ff0:	93 1f       	adc	r25, r19
    1ff2:	fc 01       	movw	r30, r24
    1ff4:	80 81       	ld	r24, Z
    1ff6:	0a c0       	rjmp	.+20     	; 0x200c <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	87 5e       	subi	r24, 0xE7	; 231
    1ffc:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    2000:	8f 5f       	subi	r24, 0xFF	; 255
    2002:	8a 83       	std	Y+2, r24	; 0x02
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	89 30       	cpi	r24, 0x09	; 9
    2008:	40 f3       	brcs	.-48     	; 0x1fda <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    200a:	8f ef       	ldi	r24, 0xFF	; 255
}
    200c:	2c 96       	adiw	r28, 0x0c	; 12
    200e:	0f b6       	in	r0, 0x3f	; 63
    2010:	f8 94       	cli
    2012:	de bf       	out	0x3e, r29	; 62
    2014:	0f be       	out	0x3f, r0	; 63
    2016:	cd bf       	out	0x3d, r28	; 61
    2018:	df 91       	pop	r29
    201a:	cf 91       	pop	r28
    201c:	08 95       	ret

0000201e <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    201e:	cf 93       	push	r28
    2020:	df 93       	push	r29
    2022:	cd b7       	in	r28, 0x3d	; 61
    2024:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    2026:	0e 94 db 1e 	call	0x3db6	; 0x3db6 <nwkRxTaskHandler>
	nwkTxTaskHandler();
    202a:	0e 94 f2 22 	call	0x45e4	; 0x45e4 <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    202e:	0e 94 48 14 	call	0x2890	; 0x2890 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    2032:	00 00       	nop
    2034:	df 91       	pop	r29
    2036:	cf 91       	pop	r28
    2038:	08 95       	ret

0000203a <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    203a:	cf 93       	push	r28
    203c:	df 93       	push	r29
    203e:	cd b7       	in	r28, 0x3d	; 61
    2040:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    2042:	10 92 2a 03 	sts	0x032A, r1	; 0x80032a <nwkDataReqQueue+0x1>
    2046:	10 92 29 03 	sts	0x0329, r1	; 0x800329 <nwkDataReqQueue>
}
    204a:	00 00       	nop
    204c:	df 91       	pop	r29
    204e:	cf 91       	pop	r28
    2050:	08 95       	ret

00002052 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    2052:	cf 93       	push	r28
    2054:	df 93       	push	r29
    2056:	00 d0       	rcall	.+0      	; 0x2058 <NWK_DataReq+0x6>
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
    205c:	9a 83       	std	Y+2, r25	; 0x02
    205e:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2060:	89 81       	ldd	r24, Y+1	; 0x01
    2062:	9a 81       	ldd	r25, Y+2	; 0x02
    2064:	fc 01       	movw	r30, r24
    2066:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	9a 81       	ldd	r25, Y+2	; 0x02
    206c:	fc 01       	movw	r30, r24
    206e:	12 8a       	std	Z+18, r1	; 0x12
	req->frame = NULL;
    2070:	89 81       	ldd	r24, Y+1	; 0x01
    2072:	9a 81       	ldd	r25, Y+2	; 0x02
    2074:	fc 01       	movw	r30, r24
    2076:	13 82       	std	Z+3, r1	; 0x03
    2078:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    207a:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    207e:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    2082:	01 96       	adiw	r24, 0x01	; 1
    2084:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    2088:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    208c:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <nwkDataReqQueue>
    2090:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    2094:	89 2b       	or	r24, r25
    2096:	61 f4       	brne	.+24     	; 0x20b0 <NWK_DataReq+0x5e>
		req->next = NULL;
    2098:	89 81       	ldd	r24, Y+1	; 0x01
    209a:	9a 81       	ldd	r25, Y+2	; 0x02
    209c:	fc 01       	movw	r30, r24
    209e:	11 82       	std	Z+1, r1	; 0x01
    20a0:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    20a2:	89 81       	ldd	r24, Y+1	; 0x01
    20a4:	9a 81       	ldd	r25, Y+2	; 0x02
    20a6:	90 93 2a 03 	sts	0x032A, r25	; 0x80032a <nwkDataReqQueue+0x1>
    20aa:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    20ae:	0f c0       	rjmp	.+30     	; 0x20ce <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    20b0:	20 91 29 03 	lds	r18, 0x0329	; 0x800329 <nwkDataReqQueue>
    20b4:	30 91 2a 03 	lds	r19, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	9a 81       	ldd	r25, Y+2	; 0x02
    20bc:	fc 01       	movw	r30, r24
    20be:	31 83       	std	Z+1, r19	; 0x01
    20c0:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    20c2:	89 81       	ldd	r24, Y+1	; 0x01
    20c4:	9a 81       	ldd	r25, Y+2	; 0x02
    20c6:	90 93 2a 03 	sts	0x032A, r25	; 0x80032a <nwkDataReqQueue+0x1>
    20ca:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <nwkDataReqQueue>
	}
}
    20ce:	00 00       	nop
    20d0:	0f 90       	pop	r0
    20d2:	0f 90       	pop	r0
    20d4:	df 91       	pop	r29
    20d6:	cf 91       	pop	r28
    20d8:	08 95       	ret

000020da <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    20da:	cf 93       	push	r28
    20dc:	df 93       	push	r29
    20de:	cd b7       	in	r28, 0x3d	; 61
    20e0:	de b7       	in	r29, 0x3e	; 62
    20e2:	28 97       	sbiw	r28, 0x08	; 8
    20e4:	0f b6       	in	r0, 0x3f	; 63
    20e6:	f8 94       	cli
    20e8:	de bf       	out	0x3e, r29	; 62
    20ea:	0f be       	out	0x3f, r0	; 63
    20ec:	cd bf       	out	0x3d, r28	; 61
    20ee:	98 87       	std	Y+8, r25	; 0x08
    20f0:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrame_t *frame;
	if(req->options < NWK_OPT_LLDN_BEACON ) // use original frame allocation
    20f2:	8f 81       	ldd	r24, Y+7	; 0x07
    20f4:	98 85       	ldd	r25, Y+8	; 0x08
    20f6:	fc 01       	movw	r30, r24
    20f8:	81 85       	ldd	r24, Z+9	; 0x09
    20fa:	92 85       	ldd	r25, Z+10	; 0x0a
    20fc:	80 34       	cpi	r24, 0x40	; 64
    20fe:	91 05       	cpc	r25, r1
    2100:	98 f4       	brcc	.+38     	; 0x2128 <nwkDataReqSendFrame+0x4e>
	{																			 	// this is not optimezed for
		if(NULL == (frame = nwkFrameAlloc()))	// NWK_OPT_BEACON
    2102:	0e 94 9d 14 	call	0x293a	; 0x293a <nwkFrameAlloc>
    2106:	9a 83       	std	Y+2, r25	; 0x02
    2108:	89 83       	std	Y+1, r24	; 0x01
    210a:	89 81       	ldd	r24, Y+1	; 0x01
    210c:	9a 81       	ldd	r25, Y+2	; 0x02
    210e:	89 2b       	or	r24, r25
    2110:	61 f5       	brne	.+88     	; 0x216a <nwkDataReqSendFrame+0x90>
		{
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2112:	8f 81       	ldd	r24, Y+7	; 0x07
    2114:	98 85       	ldd	r25, Y+8	; 0x08
    2116:	22 e0       	ldi	r18, 0x02	; 2
    2118:	fc 01       	movw	r30, r24
    211a:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    211c:	8f 81       	ldd	r24, Y+7	; 0x07
    211e:	98 85       	ldd	r25, Y+8	; 0x08
    2120:	22 e0       	ldi	r18, 0x02	; 2
    2122:	fc 01       	movw	r30, r24
    2124:	22 8b       	std	Z+18, r18	; 0x12
			return;
    2126:	fe c2       	rjmp	.+1532   	; 0x2724 <nwkDataReqSendFrame+0x64a>
		}
	}	else {		// use LLDN allocation, alocattes depending on header size
		if( NULL == (frame = ((req->options & NWK_OPT_LLDN_BEACON) ? nwkFrameAlloc_LLDN(true) : nwkFrameAlloc_LLDN(false))))
    2128:	8f 81       	ldd	r24, Y+7	; 0x07
    212a:	98 85       	ldd	r25, Y+8	; 0x08
    212c:	fc 01       	movw	r30, r24
    212e:	81 85       	ldd	r24, Z+9	; 0x09
    2130:	92 85       	ldd	r25, Z+10	; 0x0a
    2132:	80 74       	andi	r24, 0x40	; 64
    2134:	99 27       	eor	r25, r25
    2136:	89 2b       	or	r24, r25
    2138:	21 f0       	breq	.+8      	; 0x2142 <nwkDataReqSendFrame+0x68>
    213a:	81 e0       	ldi	r24, 0x01	; 1
    213c:	0e 94 0f 15 	call	0x2a1e	; 0x2a1e <nwkFrameAlloc_LLDN>
    2140:	03 c0       	rjmp	.+6      	; 0x2148 <nwkDataReqSendFrame+0x6e>
    2142:	80 e0       	ldi	r24, 0x00	; 0
    2144:	0e 94 0f 15 	call	0x2a1e	; 0x2a1e <nwkFrameAlloc_LLDN>
    2148:	9a 83       	std	Y+2, r25	; 0x02
    214a:	89 83       	std	Y+1, r24	; 0x01
    214c:	89 81       	ldd	r24, Y+1	; 0x01
    214e:	9a 81       	ldd	r25, Y+2	; 0x02
    2150:	89 2b       	or	r24, r25
    2152:	59 f4       	brne	.+22     	; 0x216a <nwkDataReqSendFrame+0x90>
		{
			// if there isn't space avaible in frame buffer queue, requested message
			// can't be process
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2154:	8f 81       	ldd	r24, Y+7	; 0x07
    2156:	98 85       	ldd	r25, Y+8	; 0x08
    2158:	22 e0       	ldi	r18, 0x02	; 2
    215a:	fc 01       	movw	r30, r24
    215c:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    215e:	8f 81       	ldd	r24, Y+7	; 0x07
    2160:	98 85       	ldd	r25, Y+8	; 0x08
    2162:	22 e0       	ldi	r18, 0x02	; 2
    2164:	fc 01       	movw	r30, r24
    2166:	22 8b       	std	Z+18, r18	; 0x12
			return;
    2168:	dd c2       	rjmp	.+1466   	; 0x2724 <nwkDataReqSendFrame+0x64a>
		}
	}

	if(req->options & NWK_OPT_LLDN_BEACON)
    216a:	8f 81       	ldd	r24, Y+7	; 0x07
    216c:	98 85       	ldd	r25, Y+8	; 0x08
    216e:	fc 01       	movw	r30, r24
    2170:	81 85       	ldd	r24, Z+9	; 0x09
    2172:	92 85       	ldd	r25, Z+10	; 0x0a
    2174:	80 74       	andi	r24, 0x40	; 64
    2176:	99 27       	eor	r25, r25
    2178:	89 2b       	or	r24, r25
    217a:	09 f4       	brne	.+2      	; 0x217e <nwkDataReqSendFrame+0xa4>
    217c:	c9 c0       	rjmp	.+402    	; 0x2310 <nwkDataReqSendFrame+0x236>
	{
		nwkTxBeaconFrameLLDN(frame);
    217e:	89 81       	ldd	r24, Y+1	; 0x01
    2180:	9a 81       	ldd	r25, Y+2	; 0x02
    2182:	0e 94 b2 1f 	call	0x3f64	; 0x3f64 <nwkTxBeaconFrameLLDN>
		frame->tx.control = 0;
    2186:	89 81       	ldd	r24, Y+1	; 0x01
    2188:	9a 81       	ldd	r25, Y+2	; 0x02
    218a:	8a 57       	subi	r24, 0x7A	; 122
    218c:	9f 4f       	sbci	r25, 0xFF	; 255
    218e:	fc 01       	movw	r30, r24
    2190:	10 82       	st	Z, r1
		// Set Flag depending on current state of coordinator
		if (req->options & NWK_OPT_ONLINE_STATE)
    2192:	8f 81       	ldd	r24, Y+7	; 0x07
    2194:	98 85       	ldd	r25, Y+8	; 0x08
    2196:	fc 01       	movw	r30, r24
    2198:	81 85       	ldd	r24, Z+9	; 0x09
    219a:	92 85       	ldd	r25, Z+10	; 0x0a
    219c:	80 78       	andi	r24, 0x80	; 128
    219e:	99 27       	eor	r25, r25
    21a0:	89 2b       	or	r24, r25
    21a2:	89 f1       	breq	.+98     	; 0x2206 <nwkDataReqSendFrame+0x12c>
		{
			if(macLLDNRetransmitTS > 0)
    21a4:	80 91 8e 2b 	lds	r24, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS>
    21a8:	90 91 8f 2b 	lds	r25, 0x2B8F	; 0x802b8f <macLLDNRetransmitTS+0x1>
    21ac:	18 16       	cp	r1, r24
    21ae:	19 06       	cpc	r1, r25
    21b0:	14 f5       	brge	.+68     	; 0x21f6 <nwkDataReqSendFrame+0x11c>
			{
				memcpy(frame->payload, req->data, req->size);
    21b2:	8f 81       	ldd	r24, Y+7	; 0x07
    21b4:	98 85       	ldd	r25, Y+8	; 0x08
    21b6:	fc 01       	movw	r30, r24
    21b8:	87 85       	ldd	r24, Z+15	; 0x0f
    21ba:	48 2f       	mov	r20, r24
    21bc:	50 e0       	ldi	r21, 0x00	; 0
    21be:	8f 81       	ldd	r24, Y+7	; 0x07
    21c0:	98 85       	ldd	r25, Y+8	; 0x08
    21c2:	fc 01       	movw	r30, r24
    21c4:	25 85       	ldd	r18, Z+13	; 0x0d
    21c6:	36 85       	ldd	r19, Z+14	; 0x0e
    21c8:	89 81       	ldd	r24, Y+1	; 0x01
    21ca:	9a 81       	ldd	r25, Y+2	; 0x02
    21cc:	8f 57       	subi	r24, 0x7F	; 127
    21ce:	9f 4f       	sbci	r25, 0xFF	; 255
    21d0:	fc 01       	movw	r30, r24
    21d2:	80 81       	ld	r24, Z
    21d4:	91 81       	ldd	r25, Z+1	; 0x01
    21d6:	b9 01       	movw	r22, r18
    21d8:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>
				frame->size += req->size;
    21dc:	89 81       	ldd	r24, Y+1	; 0x01
    21de:	9a 81       	ldd	r25, Y+2	; 0x02
    21e0:	fc 01       	movw	r30, r24
    21e2:	21 81       	ldd	r18, Z+1	; 0x01
    21e4:	8f 81       	ldd	r24, Y+7	; 0x07
    21e6:	98 85       	ldd	r25, Y+8	; 0x08
    21e8:	fc 01       	movw	r30, r24
    21ea:	87 85       	ldd	r24, Z+15	; 0x0f
    21ec:	28 0f       	add	r18, r24
    21ee:	89 81       	ldd	r24, Y+1	; 0x01
    21f0:	9a 81       	ldd	r25, Y+2	; 0x02
    21f2:	fc 01       	movw	r30, r24
    21f4:	21 83       	std	Z+1, r18	; 0x01
			}
			frame->LLbeacon.Flags.txState = 0b000; // online mode
    21f6:	89 81       	ldd	r24, Y+1	; 0x01
    21f8:	9a 81       	ldd	r25, Y+2	; 0x02
    21fa:	fc 01       	movw	r30, r24
    21fc:	25 81       	ldd	r18, Z+5	; 0x05
    21fe:	28 7f       	andi	r18, 0xF8	; 248
    2200:	fc 01       	movw	r30, r24
    2202:	25 83       	std	Z+5, r18	; 0x05
    2204:	34 c0       	rjmp	.+104    	; 0x226e <nwkDataReqSendFrame+0x194>
		}
		else if (req->options & NWK_OPT_DISCOVERY_STATE)
    2206:	8f 81       	ldd	r24, Y+7	; 0x07
    2208:	98 85       	ldd	r25, Y+8	; 0x08
    220a:	fc 01       	movw	r30, r24
    220c:	81 85       	ldd	r24, Z+9	; 0x09
    220e:	92 85       	ldd	r25, Z+10	; 0x0a
    2210:	88 27       	eor	r24, r24
    2212:	91 70       	andi	r25, 0x01	; 1
    2214:	89 2b       	or	r24, r25
    2216:	49 f0       	breq	.+18     	; 0x222a <nwkDataReqSendFrame+0x150>
			frame->LLbeacon.Flags.txState = 0b100; // discovery mode
    2218:	89 81       	ldd	r24, Y+1	; 0x01
    221a:	9a 81       	ldd	r25, Y+2	; 0x02
    221c:	fc 01       	movw	r30, r24
    221e:	25 81       	ldd	r18, Z+5	; 0x05
    2220:	28 7f       	andi	r18, 0xF8	; 248
    2222:	24 60       	ori	r18, 0x04	; 4
    2224:	fc 01       	movw	r30, r24
    2226:	25 83       	std	Z+5, r18	; 0x05
    2228:	22 c0       	rjmp	.+68     	; 0x226e <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_CONFIG_STATE)
    222a:	8f 81       	ldd	r24, Y+7	; 0x07
    222c:	98 85       	ldd	r25, Y+8	; 0x08
    222e:	fc 01       	movw	r30, r24
    2230:	81 85       	ldd	r24, Z+9	; 0x09
    2232:	92 85       	ldd	r25, Z+10	; 0x0a
    2234:	88 27       	eor	r24, r24
    2236:	92 70       	andi	r25, 0x02	; 2
    2238:	89 2b       	or	r24, r25
    223a:	49 f0       	breq	.+18     	; 0x224e <nwkDataReqSendFrame+0x174>
			frame->LLbeacon.Flags.txState = 0b110; // configuration mode
    223c:	89 81       	ldd	r24, Y+1	; 0x01
    223e:	9a 81       	ldd	r25, Y+2	; 0x02
    2240:	fc 01       	movw	r30, r24
    2242:	25 81       	ldd	r18, Z+5	; 0x05
    2244:	28 7f       	andi	r18, 0xF8	; 248
    2246:	26 60       	ori	r18, 0x06	; 6
    2248:	fc 01       	movw	r30, r24
    224a:	25 83       	std	Z+5, r18	; 0x05
    224c:	10 c0       	rjmp	.+32     	; 0x226e <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_RESET_STATE)
    224e:	8f 81       	ldd	r24, Y+7	; 0x07
    2250:	98 85       	ldd	r25, Y+8	; 0x08
    2252:	fc 01       	movw	r30, r24
    2254:	81 85       	ldd	r24, Z+9	; 0x09
    2256:	92 85       	ldd	r25, Z+10	; 0x0a
    2258:	88 27       	eor	r24, r24
    225a:	94 70       	andi	r25, 0x04	; 4
    225c:	89 2b       	or	r24, r25
    225e:	39 f0       	breq	.+14     	; 0x226e <nwkDataReqSendFrame+0x194>
			frame->LLbeacon.Flags.txState = 0b111; // full reset mode
    2260:	89 81       	ldd	r24, Y+1	; 0x01
    2262:	9a 81       	ldd	r25, Y+2	; 0x02
    2264:	fc 01       	movw	r30, r24
    2266:	25 81       	ldd	r18, Z+5	; 0x05
    2268:	27 60       	ori	r18, 0x07	; 7
    226a:	fc 01       	movw	r30, r24
    226c:	25 83       	std	Z+5, r18	; 0x05

		// set biderectional time slots: 0 - downlink 1 - uplink
		frame->LLbeacon.Flags.txDir 	= 0b0;
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	9a 81       	ldd	r25, Y+2	; 0x02
    2272:	fc 01       	movw	r30, r24
    2274:	25 81       	ldd	r18, Z+5	; 0x05
    2276:	27 7f       	andi	r18, 0xF7	; 247
    2278:	fc 01       	movw	r30, r24
    227a:	25 83       	std	Z+5, r18	; 0x05
		frame->LLbeacon.Flags.reserved 	= 0b0;
    227c:	89 81       	ldd	r24, Y+1	; 0x01
    227e:	9a 81       	ldd	r25, Y+2	; 0x02
    2280:	fc 01       	movw	r30, r24
    2282:	25 81       	ldd	r18, Z+5	; 0x05
    2284:	2f 7e       	andi	r18, 0xEF	; 239
    2286:	fc 01       	movw	r30, r24
    2288:	25 83       	std	Z+5, r18	; 0x05
		// set number of managment timeslots
		frame->LLbeacon.Flags.numBaseMgmtTimeslots = ((req->options & NWK_OPT_ONLINE_STATE) ? numBaseTimeSlotperMgmt_online : numBaseTimeSlotperMgmt_association);
    228a:	89 81       	ldd	r24, Y+1	; 0x01
    228c:	9a 81       	ldd	r25, Y+2	; 0x02
    228e:	fc 01       	movw	r30, r24
    2290:	25 81       	ldd	r18, Z+5	; 0x05
    2292:	2f 71       	andi	r18, 0x1F	; 31
    2294:	20 64       	ori	r18, 0x40	; 64
    2296:	fc 01       	movw	r30, r24
    2298:	25 83       	std	Z+5, r18	; 0x05

		if (req->options & 	NWK_OPT_SECOND_BEACON)
    229a:	8f 81       	ldd	r24, Y+7	; 0x07
    229c:	98 85       	ldd	r25, Y+8	; 0x08
    229e:	fc 01       	movw	r30, r24
    22a0:	81 85       	ldd	r24, Z+9	; 0x09
    22a2:	92 85       	ldd	r25, Z+10	; 0x0a
    22a4:	88 27       	eor	r24, r24
    22a6:	98 70       	andi	r25, 0x08	; 8
    22a8:	89 2b       	or	r24, r25
    22aa:	31 f0       	breq	.+12     	; 0x22b8 <nwkDataReqSendFrame+0x1de>
		 frame->LLbeacon.confSeqNumber = 0x01;
    22ac:	89 81       	ldd	r24, Y+1	; 0x01
    22ae:	9a 81       	ldd	r25, Y+2	; 0x02
    22b0:	21 e0       	ldi	r18, 0x01	; 1
    22b2:	fc 01       	movw	r30, r24
    22b4:	27 83       	std	Z+7, r18	; 0x07
    22b6:	13 c0       	rjmp	.+38     	; 0x22de <nwkDataReqSendFrame+0x204>
		else if (req->options & NWK_OPT_THIRD_BEACON)
    22b8:	8f 81       	ldd	r24, Y+7	; 0x07
    22ba:	98 85       	ldd	r25, Y+8	; 0x08
    22bc:	fc 01       	movw	r30, r24
    22be:	81 85       	ldd	r24, Z+9	; 0x09
    22c0:	92 85       	ldd	r25, Z+10	; 0x0a
    22c2:	88 27       	eor	r24, r24
    22c4:	90 71       	andi	r25, 0x10	; 16
    22c6:	89 2b       	or	r24, r25
    22c8:	31 f0       	breq	.+12     	; 0x22d6 <nwkDataReqSendFrame+0x1fc>
			frame->LLbeacon.confSeqNumber = 0x02;
    22ca:	89 81       	ldd	r24, Y+1	; 0x01
    22cc:	9a 81       	ldd	r25, Y+2	; 0x02
    22ce:	22 e0       	ldi	r18, 0x02	; 2
    22d0:	fc 01       	movw	r30, r24
    22d2:	27 83       	std	Z+7, r18	; 0x07
    22d4:	04 c0       	rjmp	.+8      	; 0x22de <nwkDataReqSendFrame+0x204>
		else frame->LLbeacon.confSeqNumber = 0x00;
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	9a 81       	ldd	r25, Y+2	; 0x02
    22da:	fc 01       	movw	r30, r24
    22dc:	17 82       	std	Z+7, r1	; 0x07

		frame->LLbeacon.TimeSlotSize = n; 
    22de:	20 91 c5 11 	lds	r18, 0x11C5	; 0x8011c5 <n>
    22e2:	89 81       	ldd	r24, Y+1	; 0x01
    22e4:	9a 81       	ldd	r25, Y+2	; 0x02
    22e6:	fc 01       	movw	r30, r24
    22e8:	20 87       	std	Z+8, r18	; 0x08
		frame->LLbeacon.NumberOfBaseTimeslotsinSuperframe = macLLDNnumTimeSlots;
    22ea:	80 91 aa 2b 	lds	r24, 0x2BAA	; 0x802baa <macLLDNnumTimeSlots>
    22ee:	90 91 ab 2b 	lds	r25, 0x2BAB	; 0x802bab <macLLDNnumTimeSlots+0x1>
    22f2:	28 2f       	mov	r18, r24
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	9a 81       	ldd	r25, Y+2	; 0x02
    22f8:	fc 01       	movw	r30, r24
    22fa:	21 87       	std	Z+9, r18	; 0x09
		
		uint8_t* shortAddr = (uint8_t* )APP_PANID;
    22fc:	8e ef       	ldi	r24, 0xFE	; 254
    22fe:	9a ec       	ldi	r25, 0xCA	; 202
    2300:	9c 83       	std	Y+4, r25	; 0x04
    2302:	8b 83       	std	Y+3, r24	; 0x03
		frame->LLbeacon.PanId = APP_PANID;
    2304:	89 81       	ldd	r24, Y+1	; 0x01
    2306:	9a 81       	ldd	r25, Y+2	; 0x02
    2308:	2e ef       	ldi	r18, 0xFE	; 254
    230a:	fc 01       	movw	r30, r24
    230c:	26 83       	std	Z+6, r18	; 0x06
    230e:	f5 c1       	rjmp	.+1002   	; 0x26fa <nwkDataReqSendFrame+0x620>
		// set Frame Control, Security Header and Sequence Number fields
	}
	else if(req->options & NWK_OPT_MAC_COMMAND 
    2310:	8f 81       	ldd	r24, Y+7	; 0x07
    2312:	98 85       	ldd	r25, Y+8	; 0x08
    2314:	fc 01       	movw	r30, r24
    2316:	81 85       	ldd	r24, Z+9	; 0x09
    2318:	92 85       	ldd	r25, Z+10	; 0x0a
    231a:	99 23       	and	r25, r25
    231c:	94 f0       	brlt	.+36     	; 0x2342 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_DATA
    231e:	8f 81       	ldd	r24, Y+7	; 0x07
    2320:	98 85       	ldd	r25, Y+8	; 0x08
    2322:	fc 01       	movw	r30, r24
    2324:	81 85       	ldd	r24, Z+9	; 0x09
    2326:	92 85       	ldd	r25, Z+10	; 0x0a
    2328:	88 27       	eor	r24, r24
    232a:	90 72       	andi	r25, 0x20	; 32
    232c:	89 2b       	or	r24, r25
    232e:	49 f4       	brne	.+18     	; 0x2342 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_ACK )
    2330:	8f 81       	ldd	r24, Y+7	; 0x07
    2332:	98 85       	ldd	r25, Y+8	; 0x08
    2334:	fc 01       	movw	r30, r24
    2336:	81 85       	ldd	r24, Z+9	; 0x09
    2338:	92 85       	ldd	r25, Z+10	; 0x0a
    233a:	88 27       	eor	r24, r24
    233c:	90 74       	andi	r25, 0x40	; 64
    233e:	89 2b       	or	r24, r25
    2340:	99 f1       	breq	.+102    	; 0x23a8 <nwkDataReqSendFrame+0x2ce>
	{
		nwkTxMacCommandFrameLLDN(frame, req->options);
    2342:	8f 81       	ldd	r24, Y+7	; 0x07
    2344:	98 85       	ldd	r25, Y+8	; 0x08
    2346:	fc 01       	movw	r30, r24
    2348:	21 85       	ldd	r18, Z+9	; 0x09
    234a:	32 85       	ldd	r19, Z+10	; 0x0a
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	9a 81       	ldd	r25, Y+2	; 0x02
    2350:	b9 01       	movw	r22, r18
    2352:	0e 94 05 20 	call	0x400a	; 0x400a <nwkTxMacCommandFrameLLDN>
		frame->tx.control = 0;
    2356:	89 81       	ldd	r24, Y+1	; 0x01
    2358:	9a 81       	ldd	r25, Y+2	; 0x02
    235a:	8a 57       	subi	r24, 0x7A	; 122
    235c:	9f 4f       	sbci	r25, 0xFF	; 255
    235e:	fc 01       	movw	r30, r24
    2360:	10 82       	st	Z, r1
		memcpy(frame->payload, req->data, req->size);
    2362:	8f 81       	ldd	r24, Y+7	; 0x07
    2364:	98 85       	ldd	r25, Y+8	; 0x08
    2366:	fc 01       	movw	r30, r24
    2368:	87 85       	ldd	r24, Z+15	; 0x0f
    236a:	48 2f       	mov	r20, r24
    236c:	50 e0       	ldi	r21, 0x00	; 0
    236e:	8f 81       	ldd	r24, Y+7	; 0x07
    2370:	98 85       	ldd	r25, Y+8	; 0x08
    2372:	fc 01       	movw	r30, r24
    2374:	25 85       	ldd	r18, Z+13	; 0x0d
    2376:	36 85       	ldd	r19, Z+14	; 0x0e
    2378:	89 81       	ldd	r24, Y+1	; 0x01
    237a:	9a 81       	ldd	r25, Y+2	; 0x02
    237c:	8f 57       	subi	r24, 0x7F	; 127
    237e:	9f 4f       	sbci	r25, 0xFF	; 255
    2380:	fc 01       	movw	r30, r24
    2382:	80 81       	ld	r24, Z
    2384:	91 81       	ldd	r25, Z+1	; 0x01
    2386:	b9 01       	movw	r22, r18
    2388:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>
		frame->size += req->size;
    238c:	89 81       	ldd	r24, Y+1	; 0x01
    238e:	9a 81       	ldd	r25, Y+2	; 0x02
    2390:	fc 01       	movw	r30, r24
    2392:	21 81       	ldd	r18, Z+1	; 0x01
    2394:	8f 81       	ldd	r24, Y+7	; 0x07
    2396:	98 85       	ldd	r25, Y+8	; 0x08
    2398:	fc 01       	movw	r30, r24
    239a:	87 85       	ldd	r24, Z+15	; 0x0f
    239c:	28 0f       	add	r18, r24
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	9a 81       	ldd	r25, Y+2	; 0x02
    23a2:	fc 01       	movw	r30, r24
    23a4:	21 83       	std	Z+1, r18	; 0x01
    23a6:	a9 c1       	rjmp	.+850    	; 0x26fa <nwkDataReqSendFrame+0x620>
	}
	else if(req->options & NWK_OPT_BEACON )
    23a8:	8f 81       	ldd	r24, Y+7	; 0x07
    23aa:	98 85       	ldd	r25, Y+8	; 0x08
    23ac:	fc 01       	movw	r30, r24
    23ae:	81 85       	ldd	r24, Z+9	; 0x09
    23b0:	92 85       	ldd	r25, Z+10	; 0x0a
    23b2:	80 72       	andi	r24, 0x20	; 32
    23b4:	99 27       	eor	r25, r25
    23b6:	89 2b       	or	r24, r25
    23b8:	09 f4       	brne	.+2      	; 0x23bc <nwkDataReqSendFrame+0x2e2>
    23ba:	62 c0       	rjmp	.+196    	; 0x2480 <nwkDataReqSendFrame+0x3a6>
	{
		frame->tx.control = 0;
    23bc:	89 81       	ldd	r24, Y+1	; 0x01
    23be:	9a 81       	ldd	r25, Y+2	; 0x02
    23c0:	8a 57       	subi	r24, 0x7A	; 122
    23c2:	9f 4f       	sbci	r25, 0xFF	; 255
    23c4:	fc 01       	movw	r30, r24
    23c6:	10 82       	st	Z, r1

		frame->beacon.macSFS.beaconOrder = BI_COEF;
    23c8:	89 81       	ldd	r24, Y+1	; 0x01
    23ca:	9a 81       	ldd	r25, Y+2	; 0x02
    23cc:	fc 01       	movw	r30, r24
    23ce:	21 85       	ldd	r18, Z+9	; 0x09
    23d0:	20 7f       	andi	r18, 0xF0	; 240
    23d2:	28 60       	ori	r18, 0x08	; 8
    23d4:	fc 01       	movw	r30, r24
    23d6:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    23d8:	89 81       	ldd	r24, Y+1	; 0x01
    23da:	9a 81       	ldd	r25, Y+2	; 0x02
    23dc:	fc 01       	movw	r30, r24
    23de:	21 85       	ldd	r18, Z+9	; 0x09
    23e0:	2f 70       	andi	r18, 0x0F	; 15
    23e2:	20 66       	ori	r18, 0x60	; 96
    23e4:	fc 01       	movw	r30, r24
    23e6:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    23e8:	89 81       	ldd	r24, Y+1	; 0x01
    23ea:	9a 81       	ldd	r25, Y+2	; 0x02
    23ec:	fc 01       	movw	r30, r24
    23ee:	22 85       	ldd	r18, Z+10	; 0x0a
    23f0:	20 7f       	andi	r18, 0xF0	; 240
    23f2:	21 60       	ori	r18, 0x01	; 1
    23f4:	fc 01       	movw	r30, r24
    23f6:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    23f8:	89 81       	ldd	r24, Y+1	; 0x01
    23fa:	9a 81       	ldd	r25, Y+2	; 0x02
    23fc:	fc 01       	movw	r30, r24
    23fe:	22 85       	ldd	r18, Z+10	; 0x0a
    2400:	20 61       	ori	r18, 0x10	; 16
    2402:	fc 01       	movw	r30, r24
    2404:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    2406:	89 81       	ldd	r24, Y+1	; 0x01
    2408:	9a 81       	ldd	r25, Y+2	; 0x02
    240a:	fc 01       	movw	r30, r24
    240c:	22 85       	ldd	r18, Z+10	; 0x0a
    240e:	20 64       	ori	r18, 0x40	; 64
    2410:	fc 01       	movw	r30, r24
    2412:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    2414:	89 81       	ldd	r24, Y+1	; 0x01
    2416:	9a 81       	ldd	r25, Y+2	; 0x02
    2418:	fc 01       	movw	r30, r24
    241a:	22 85       	ldd	r18, Z+10	; 0x0a
    241c:	2f 77       	andi	r18, 0x7F	; 127
    241e:	fc 01       	movw	r30, r24
    2420:	22 87       	std	Z+10, r18	; 0x0a

		frame->beacon.macGTS = 0;
    2422:	89 81       	ldd	r24, Y+1	; 0x01
    2424:	9a 81       	ldd	r25, Y+2	; 0x02
    2426:	fc 01       	movw	r30, r24
    2428:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    242a:	89 81       	ldd	r24, Y+1	; 0x01
    242c:	9a 81       	ldd	r25, Y+2	; 0x02
    242e:	fc 01       	movw	r30, r24
    2430:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    2432:	8f 81       	ldd	r24, Y+7	; 0x07
    2434:	98 85       	ldd	r25, Y+8	; 0x08
    2436:	fc 01       	movw	r30, r24
    2438:	87 85       	ldd	r24, Z+15	; 0x0f
    243a:	48 2f       	mov	r20, r24
    243c:	50 e0       	ldi	r21, 0x00	; 0
    243e:	8f 81       	ldd	r24, Y+7	; 0x07
    2440:	98 85       	ldd	r25, Y+8	; 0x08
    2442:	fc 01       	movw	r30, r24
    2444:	25 85       	ldd	r18, Z+13	; 0x0d
    2446:	36 85       	ldd	r19, Z+14	; 0x0e
    2448:	89 81       	ldd	r24, Y+1	; 0x01
    244a:	9a 81       	ldd	r25, Y+2	; 0x02
    244c:	8f 57       	subi	r24, 0x7F	; 127
    244e:	9f 4f       	sbci	r25, 0xFF	; 255
    2450:	fc 01       	movw	r30, r24
    2452:	80 81       	ld	r24, Z
    2454:	91 81       	ldd	r25, Z+1	; 0x01
    2456:	b9 01       	movw	r22, r18
    2458:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>
		frame->size += req->size;
    245c:	89 81       	ldd	r24, Y+1	; 0x01
    245e:	9a 81       	ldd	r25, Y+2	; 0x02
    2460:	fc 01       	movw	r30, r24
    2462:	21 81       	ldd	r18, Z+1	; 0x01
    2464:	8f 81       	ldd	r24, Y+7	; 0x07
    2466:	98 85       	ldd	r25, Y+8	; 0x08
    2468:	fc 01       	movw	r30, r24
    246a:	87 85       	ldd	r24, Z+15	; 0x0f
    246c:	28 0f       	add	r18, r24
    246e:	89 81       	ldd	r24, Y+1	; 0x01
    2470:	9a 81       	ldd	r25, Y+2	; 0x02
    2472:	fc 01       	movw	r30, r24
    2474:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    2476:	89 81       	ldd	r24, Y+1	; 0x01
    2478:	9a 81       	ldd	r25, Y+2	; 0x02
    247a:	0e 94 67 1f 	call	0x3ece	; 0x3ece <nwkTxBeaconFrame>
    247e:	3d c1       	rjmp	.+634    	; 0x26fa <nwkDataReqSendFrame+0x620>
	}
	else if(req->options != 0)
    2480:	8f 81       	ldd	r24, Y+7	; 0x07
    2482:	98 85       	ldd	r25, Y+8	; 0x08
    2484:	fc 01       	movw	r30, r24
    2486:	81 85       	ldd	r24, Z+9	; 0x09
    2488:	92 85       	ldd	r25, Z+10	; 0x0a
    248a:	89 2b       	or	r24, r25
    248c:	09 f4       	brne	.+2      	; 0x2490 <nwkDataReqSendFrame+0x3b6>
    248e:	35 c1       	rjmp	.+618    	; 0x26fa <nwkDataReqSendFrame+0x620>
	{
		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    2490:	8f 81       	ldd	r24, Y+7	; 0x07
    2492:	98 85       	ldd	r25, Y+8	; 0x08
    2494:	fc 01       	movw	r30, r24
    2496:	81 85       	ldd	r24, Z+9	; 0x09
    2498:	92 85       	ldd	r25, Z+10	; 0x0a
    249a:	84 70       	andi	r24, 0x04	; 4
    249c:	99 27       	eor	r25, r25
    249e:	21 e0       	ldi	r18, 0x01	; 1
    24a0:	89 2b       	or	r24, r25
    24a2:	09 f4       	brne	.+2      	; 0x24a6 <nwkDataReqSendFrame+0x3cc>
    24a4:	20 e0       	ldi	r18, 0x00	; 0
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
    24a8:	9a 81       	ldd	r25, Y+2	; 0x02
    24aa:	8a 57       	subi	r24, 0x7A	; 122
    24ac:	9f 4f       	sbci	r25, 0xFF	; 255
    24ae:	fc 01       	movw	r30, r24
    24b0:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    24b2:	8f 81       	ldd	r24, Y+7	; 0x07
    24b4:	98 85       	ldd	r25, Y+8	; 0x08
    24b6:	fc 01       	movw	r30, r24
    24b8:	81 85       	ldd	r24, Z+9	; 0x09
    24ba:	92 85       	ldd	r25, Z+10	; 0x0a
    24bc:	81 70       	andi	r24, 0x01	; 1
    24be:	99 27       	eor	r25, r25
    24c0:	21 e0       	ldi	r18, 0x01	; 1
    24c2:	89 2b       	or	r24, r25
    24c4:	09 f4       	brne	.+2      	; 0x24c8 <nwkDataReqSendFrame+0x3ee>
    24c6:	20 e0       	ldi	r18, 0x00	; 0
    24c8:	89 81       	ldd	r24, Y+1	; 0x01
    24ca:	9a 81       	ldd	r25, Y+2	; 0x02
    24cc:	21 70       	andi	r18, 0x01	; 1
    24ce:	fc 01       	movw	r30, r24
    24d0:	33 85       	ldd	r19, Z+11	; 0x0b
    24d2:	3e 7f       	andi	r19, 0xFE	; 254
    24d4:	23 2b       	or	r18, r19
    24d6:	fc 01       	movw	r30, r24
    24d8:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    24da:	8f 81       	ldd	r24, Y+7	; 0x07
    24dc:	98 85       	ldd	r25, Y+8	; 0x08
    24de:	fc 01       	movw	r30, r24
    24e0:	81 85       	ldd	r24, Z+9	; 0x09
    24e2:	92 85       	ldd	r25, Z+10	; 0x0a
    24e4:	88 70       	andi	r24, 0x08	; 8
    24e6:	99 27       	eor	r25, r25
    24e8:	21 e0       	ldi	r18, 0x01	; 1
    24ea:	89 2b       	or	r24, r25
    24ec:	09 f4       	brne	.+2      	; 0x24f0 <nwkDataReqSendFrame+0x416>
    24ee:	20 e0       	ldi	r18, 0x00	; 0
    24f0:	89 81       	ldd	r24, Y+1	; 0x01
    24f2:	9a 81       	ldd	r25, Y+2	; 0x02
    24f4:	21 70       	andi	r18, 0x01	; 1
    24f6:	22 0f       	add	r18, r18
    24f8:	22 0f       	add	r18, r18
    24fa:	fc 01       	movw	r30, r24
    24fc:	33 85       	ldd	r19, Z+11	; 0x0b
    24fe:	3b 7f       	andi	r19, 0xFB	; 251
    2500:	23 2b       	or	r18, r19
    2502:	fc 01       	movw	r30, r24
    2504:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    2506:	8f 81       	ldd	r24, Y+7	; 0x07
    2508:	98 85       	ldd	r25, Y+8	; 0x08
    250a:	fc 01       	movw	r30, r24
    250c:	81 85       	ldd	r24, Z+9	; 0x09
    250e:	92 85       	ldd	r25, Z+10	; 0x0a
    2510:	80 72       	andi	r24, 0x20	; 32
    2512:	99 27       	eor	r25, r25
    2514:	21 e0       	ldi	r18, 0x01	; 1
    2516:	89 2b       	or	r24, r25
    2518:	09 f4       	brne	.+2      	; 0x251c <nwkDataReqSendFrame+0x442>
    251a:	20 e0       	ldi	r18, 0x00	; 0
    251c:	89 81       	ldd	r24, Y+1	; 0x01
    251e:	9a 81       	ldd	r25, Y+2	; 0x02
    2520:	21 70       	andi	r18, 0x01	; 1
    2522:	22 95       	swap	r18
    2524:	20 7f       	andi	r18, 0xF0	; 240
    2526:	fc 01       	movw	r30, r24
    2528:	33 85       	ldd	r19, Z+11	; 0x0b
    252a:	3f 7e       	andi	r19, 0xEF	; 239
    252c:	23 2b       	or	r18, r19
    252e:	fc 01       	movw	r30, r24
    2530:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    2532:	8f 81       	ldd	r24, Y+7	; 0x07
    2534:	98 85       	ldd	r25, Y+8	; 0x08
    2536:	fc 01       	movw	r30, r24
    2538:	81 85       	ldd	r24, Z+9	; 0x09
    253a:	92 85       	ldd	r25, Z+10	; 0x0a
    253c:	80 71       	andi	r24, 0x10	; 16
    253e:	99 27       	eor	r25, r25
    2540:	21 e0       	ldi	r18, 0x01	; 1
    2542:	89 2b       	or	r24, r25
    2544:	09 f4       	brne	.+2      	; 0x2548 <nwkDataReqSendFrame+0x46e>
    2546:	20 e0       	ldi	r18, 0x00	; 0
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	9a 81       	ldd	r25, Y+2	; 0x02
    254c:	21 70       	andi	r18, 0x01	; 1
    254e:	22 0f       	add	r18, r18
    2550:	22 0f       	add	r18, r18
    2552:	22 0f       	add	r18, r18
    2554:	fc 01       	movw	r30, r24
    2556:	33 85       	ldd	r19, Z+11	; 0x0b
    2558:	37 7f       	andi	r19, 0xF7	; 247
    255a:	23 2b       	or	r18, r19
    255c:	fc 01       	movw	r30, r24
    255e:	23 87       	std	Z+11, r18	; 0x0b

		if(frame->header.nwkFcf.multicast)
    2560:	89 81       	ldd	r24, Y+1	; 0x01
    2562:	9a 81       	ldd	r25, Y+2	; 0x02
    2564:	fc 01       	movw	r30, r24
    2566:	83 85       	ldd	r24, Z+11	; 0x0b
    2568:	88 70       	andi	r24, 0x08	; 8
    256a:	88 23       	and	r24, r24
    256c:	09 f4       	brne	.+2      	; 0x2570 <nwkDataReqSendFrame+0x496>
    256e:	62 c0       	rjmp	.+196    	; 0x2634 <nwkDataReqSendFrame+0x55a>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    2570:	89 81       	ldd	r24, Y+1	; 0x01
    2572:	9a 81       	ldd	r25, Y+2	; 0x02
    2574:	8f 57       	subi	r24, 0x7F	; 127
    2576:	9f 4f       	sbci	r25, 0xFF	; 255
    2578:	fc 01       	movw	r30, r24
    257a:	80 81       	ld	r24, Z
    257c:	91 81       	ldd	r25, Z+1	; 0x01
    257e:	9e 83       	std	Y+6, r25	; 0x06
    2580:	8d 83       	std	Y+5, r24	; 0x05

			mcHeader->memberRadius = req->memberRadius;
    2582:	8f 81       	ldd	r24, Y+7	; 0x07
    2584:	98 85       	ldd	r25, Y+8	; 0x08
    2586:	fc 01       	movw	r30, r24
    2588:	83 85       	ldd	r24, Z+11	; 0x0b
    258a:	28 2f       	mov	r18, r24
    258c:	2f 70       	andi	r18, 0x0F	; 15
    258e:	8d 81       	ldd	r24, Y+5	; 0x05
    2590:	9e 81       	ldd	r25, Y+6	; 0x06
    2592:	2f 70       	andi	r18, 0x0F	; 15
    2594:	fc 01       	movw	r30, r24
    2596:	31 81       	ldd	r19, Z+1	; 0x01
    2598:	30 7f       	andi	r19, 0xF0	; 240
    259a:	23 2b       	or	r18, r19
    259c:	fc 01       	movw	r30, r24
    259e:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    25a0:	8f 81       	ldd	r24, Y+7	; 0x07
    25a2:	98 85       	ldd	r25, Y+8	; 0x08
    25a4:	fc 01       	movw	r30, r24
    25a6:	83 85       	ldd	r24, Z+11	; 0x0b
    25a8:	28 2f       	mov	r18, r24
    25aa:	2f 70       	andi	r18, 0x0F	; 15
    25ac:	8d 81       	ldd	r24, Y+5	; 0x05
    25ae:	9e 81       	ldd	r25, Y+6	; 0x06
    25b0:	22 95       	swap	r18
    25b2:	20 7f       	andi	r18, 0xF0	; 240
    25b4:	fc 01       	movw	r30, r24
    25b6:	31 81       	ldd	r19, Z+1	; 0x01
    25b8:	3f 70       	andi	r19, 0x0F	; 15
    25ba:	23 2b       	or	r18, r19
    25bc:	fc 01       	movw	r30, r24
    25be:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    25c0:	8f 81       	ldd	r24, Y+7	; 0x07
    25c2:	98 85       	ldd	r25, Y+8	; 0x08
    25c4:	fc 01       	movw	r30, r24
    25c6:	84 85       	ldd	r24, Z+12	; 0x0c
    25c8:	28 2f       	mov	r18, r24
    25ca:	2f 70       	andi	r18, 0x0F	; 15
    25cc:	8d 81       	ldd	r24, Y+5	; 0x05
    25ce:	9e 81       	ldd	r25, Y+6	; 0x06
    25d0:	2f 70       	andi	r18, 0x0F	; 15
    25d2:	fc 01       	movw	r30, r24
    25d4:	30 81       	ld	r19, Z
    25d6:	30 7f       	andi	r19, 0xF0	; 240
    25d8:	23 2b       	or	r18, r19
    25da:	fc 01       	movw	r30, r24
    25dc:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    25de:	8f 81       	ldd	r24, Y+7	; 0x07
    25e0:	98 85       	ldd	r25, Y+8	; 0x08
    25e2:	fc 01       	movw	r30, r24
    25e4:	84 85       	ldd	r24, Z+12	; 0x0c
    25e6:	28 2f       	mov	r18, r24
    25e8:	2f 70       	andi	r18, 0x0F	; 15
    25ea:	8d 81       	ldd	r24, Y+5	; 0x05
    25ec:	9e 81       	ldd	r25, Y+6	; 0x06
    25ee:	22 95       	swap	r18
    25f0:	20 7f       	andi	r18, 0xF0	; 240
    25f2:	fc 01       	movw	r30, r24
    25f4:	30 81       	ld	r19, Z
    25f6:	3f 70       	andi	r19, 0x0F	; 15
    25f8:	23 2b       	or	r18, r19
    25fa:	fc 01       	movw	r30, r24
    25fc:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    25fe:	89 81       	ldd	r24, Y+1	; 0x01
    2600:	9a 81       	ldd	r25, Y+2	; 0x02
    2602:	8f 57       	subi	r24, 0x7F	; 127
    2604:	9f 4f       	sbci	r25, 0xFF	; 255
    2606:	fc 01       	movw	r30, r24
    2608:	80 81       	ld	r24, Z
    260a:	91 81       	ldd	r25, Z+1	; 0x01
    260c:	9c 01       	movw	r18, r24
    260e:	2e 5f       	subi	r18, 0xFE	; 254
    2610:	3f 4f       	sbci	r19, 0xFF	; 255
    2612:	89 81       	ldd	r24, Y+1	; 0x01
    2614:	9a 81       	ldd	r25, Y+2	; 0x02
    2616:	8f 57       	subi	r24, 0x7F	; 127
    2618:	9f 4f       	sbci	r25, 0xFF	; 255
    261a:	fc 01       	movw	r30, r24
    261c:	31 83       	std	Z+1, r19	; 0x01
    261e:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    2620:	89 81       	ldd	r24, Y+1	; 0x01
    2622:	9a 81       	ldd	r25, Y+2	; 0x02
    2624:	fc 01       	movw	r30, r24
    2626:	81 81       	ldd	r24, Z+1	; 0x01
    2628:	22 e0       	ldi	r18, 0x02	; 2
    262a:	28 0f       	add	r18, r24
    262c:	89 81       	ldd	r24, Y+1	; 0x01
    262e:	9a 81       	ldd	r25, Y+2	; 0x02
    2630:	fc 01       	movw	r30, r24
    2632:	21 83       	std	Z+1, r18	; 0x01
		}
#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2634:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x4>
    2638:	8f 5f       	subi	r24, 0xFF	; 255
    263a:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x4>
    263e:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x4>
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	9a 81       	ldd	r25, Y+2	; 0x02
    2646:	fc 01       	movw	r30, r24
    2648:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    264a:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    264e:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    2652:	89 81       	ldd	r24, Y+1	; 0x01
    2654:	9a 81       	ldd	r25, Y+2	; 0x02
    2656:	fc 01       	movw	r30, r24
    2658:	36 87       	std	Z+14, r19	; 0x0e
    265a:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    265c:	8f 81       	ldd	r24, Y+7	; 0x07
    265e:	98 85       	ldd	r25, Y+8	; 0x08
    2660:	fc 01       	movw	r30, r24
    2662:	25 81       	ldd	r18, Z+5	; 0x05
    2664:	36 81       	ldd	r19, Z+6	; 0x06
    2666:	89 81       	ldd	r24, Y+1	; 0x01
    2668:	9a 81       	ldd	r25, Y+2	; 0x02
    266a:	fc 01       	movw	r30, r24
    266c:	30 8b       	std	Z+16, r19	; 0x10
    266e:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2670:	8f 81       	ldd	r24, Y+7	; 0x07
    2672:	98 85       	ldd	r25, Y+8	; 0x08
    2674:	fc 01       	movw	r30, r24
    2676:	80 85       	ldd	r24, Z+8	; 0x08
    2678:	28 2f       	mov	r18, r24
    267a:	2f 70       	andi	r18, 0x0F	; 15
    267c:	89 81       	ldd	r24, Y+1	; 0x01
    267e:	9a 81       	ldd	r25, Y+2	; 0x02
    2680:	2f 70       	andi	r18, 0x0F	; 15
    2682:	fc 01       	movw	r30, r24
    2684:	31 89       	ldd	r19, Z+17	; 0x11
    2686:	30 7f       	andi	r19, 0xF0	; 240
    2688:	23 2b       	or	r18, r19
    268a:	fc 01       	movw	r30, r24
    268c:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    268e:	8f 81       	ldd	r24, Y+7	; 0x07
    2690:	98 85       	ldd	r25, Y+8	; 0x08
    2692:	fc 01       	movw	r30, r24
    2694:	87 81       	ldd	r24, Z+7	; 0x07
    2696:	28 2f       	mov	r18, r24
    2698:	2f 70       	andi	r18, 0x0F	; 15
    269a:	89 81       	ldd	r24, Y+1	; 0x01
    269c:	9a 81       	ldd	r25, Y+2	; 0x02
    269e:	22 95       	swap	r18
    26a0:	20 7f       	andi	r18, 0xF0	; 240
    26a2:	fc 01       	movw	r30, r24
    26a4:	31 89       	ldd	r19, Z+17	; 0x11
    26a6:	3f 70       	andi	r19, 0x0F	; 15
    26a8:	23 2b       	or	r18, r19
    26aa:	fc 01       	movw	r30, r24
    26ac:	21 8b       	std	Z+17, r18	; 0x11

		memcpy(frame->payload, req->data, req->size);
    26ae:	8f 81       	ldd	r24, Y+7	; 0x07
    26b0:	98 85       	ldd	r25, Y+8	; 0x08
    26b2:	fc 01       	movw	r30, r24
    26b4:	87 85       	ldd	r24, Z+15	; 0x0f
    26b6:	48 2f       	mov	r20, r24
    26b8:	50 e0       	ldi	r21, 0x00	; 0
    26ba:	8f 81       	ldd	r24, Y+7	; 0x07
    26bc:	98 85       	ldd	r25, Y+8	; 0x08
    26be:	fc 01       	movw	r30, r24
    26c0:	25 85       	ldd	r18, Z+13	; 0x0d
    26c2:	36 85       	ldd	r19, Z+14	; 0x0e
    26c4:	89 81       	ldd	r24, Y+1	; 0x01
    26c6:	9a 81       	ldd	r25, Y+2	; 0x02
    26c8:	8f 57       	subi	r24, 0x7F	; 127
    26ca:	9f 4f       	sbci	r25, 0xFF	; 255
    26cc:	fc 01       	movw	r30, r24
    26ce:	80 81       	ld	r24, Z
    26d0:	91 81       	ldd	r25, Z+1	; 0x01
    26d2:	b9 01       	movw	r22, r18
    26d4:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>
		frame->size += req->size;
    26d8:	89 81       	ldd	r24, Y+1	; 0x01
    26da:	9a 81       	ldd	r25, Y+2	; 0x02
    26dc:	fc 01       	movw	r30, r24
    26de:	21 81       	ldd	r18, Z+1	; 0x01
    26e0:	8f 81       	ldd	r24, Y+7	; 0x07
    26e2:	98 85       	ldd	r25, Y+8	; 0x08
    26e4:	fc 01       	movw	r30, r24
    26e6:	87 85       	ldd	r24, Z+15	; 0x0f
    26e8:	28 0f       	add	r18, r24
    26ea:	89 81       	ldd	r24, Y+1	; 0x01
    26ec:	9a 81       	ldd	r25, Y+2	; 0x02
    26ee:	fc 01       	movw	r30, r24
    26f0:	21 83       	std	Z+1, r18	; 0x01

		nwkTxFrame(frame);
    26f2:	89 81       	ldd	r24, Y+1	; 0x01
    26f4:	9a 81       	ldd	r25, Y+2	; 0x02
    26f6:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nwkTxFrame>
	}
	req->frame = frame;
    26fa:	8f 81       	ldd	r24, Y+7	; 0x07
    26fc:	98 85       	ldd	r25, Y+8	; 0x08
    26fe:	29 81       	ldd	r18, Y+1	; 0x01
    2700:	3a 81       	ldd	r19, Y+2	; 0x02
    2702:	fc 01       	movw	r30, r24
    2704:	33 83       	std	Z+3, r19	; 0x03
    2706:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2708:	8f 81       	ldd	r24, Y+7	; 0x07
    270a:	98 85       	ldd	r25, Y+8	; 0x08
    270c:	21 e0       	ldi	r18, 0x01	; 1
    270e:	fc 01       	movw	r30, r24
    2710:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    2712:	89 81       	ldd	r24, Y+1	; 0x01
    2714:	9a 81       	ldd	r25, Y+2	; 0x02
    2716:	89 57       	subi	r24, 0x79	; 121
    2718:	9f 4f       	sbci	r25, 0xFF	; 255
    271a:	2b e9       	ldi	r18, 0x9B	; 155
    271c:	33 e1       	ldi	r19, 0x13	; 19
    271e:	fc 01       	movw	r30, r24
    2720:	31 83       	std	Z+1, r19	; 0x01
    2722:	20 83       	st	Z, r18
}
    2724:	28 96       	adiw	r28, 0x08	; 8
    2726:	0f b6       	in	r0, 0x3f	; 63
    2728:	f8 94       	cli
    272a:	de bf       	out	0x3e, r29	; 62
    272c:	0f be       	out	0x3f, r0	; 63
    272e:	cd bf       	out	0x3d, r28	; 61
    2730:	df 91       	pop	r29
    2732:	cf 91       	pop	r28
    2734:	08 95       	ret

00002736 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2736:	cf 93       	push	r28
    2738:	df 93       	push	r29
    273a:	00 d0       	rcall	.+0      	; 0x273c <nwkDataReqTxConf+0x6>
    273c:	00 d0       	rcall	.+0      	; 0x273e <nwkDataReqTxConf+0x8>
    273e:	cd b7       	in	r28, 0x3d	; 61
    2740:	de b7       	in	r29, 0x3e	; 62
    2742:	9c 83       	std	Y+4, r25	; 0x04
    2744:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2746:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <nwkDataReqQueue>
    274a:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    274e:	9a 83       	std	Y+2, r25	; 0x02
    2750:	89 83       	std	Y+1, r24	; 0x01
    2752:	2b c0       	rjmp	.+86     	; 0x27aa <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    2754:	89 81       	ldd	r24, Y+1	; 0x01
    2756:	9a 81       	ldd	r25, Y+2	; 0x02
    2758:	fc 01       	movw	r30, r24
    275a:	22 81       	ldd	r18, Z+2	; 0x02
    275c:	33 81       	ldd	r19, Z+3	; 0x03
    275e:	8b 81       	ldd	r24, Y+3	; 0x03
    2760:	9c 81       	ldd	r25, Y+4	; 0x04
    2762:	28 17       	cp	r18, r24
    2764:	39 07       	cpc	r19, r25
    2766:	d1 f4       	brne	.+52     	; 0x279c <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    2768:	8b 81       	ldd	r24, Y+3	; 0x03
    276a:	9c 81       	ldd	r25, Y+4	; 0x04
    276c:	8d 57       	subi	r24, 0x7D	; 125
    276e:	9f 4f       	sbci	r25, 0xFF	; 255
    2770:	fc 01       	movw	r30, r24
    2772:	20 81       	ld	r18, Z
    2774:	89 81       	ldd	r24, Y+1	; 0x01
    2776:	9a 81       	ldd	r25, Y+2	; 0x02
    2778:	fc 01       	movw	r30, r24
    277a:	22 8b       	std	Z+18, r18	; 0x12
			req->control = frame->tx.control;
    277c:	8b 81       	ldd	r24, Y+3	; 0x03
    277e:	9c 81       	ldd	r25, Y+4	; 0x04
    2780:	8a 57       	subi	r24, 0x7A	; 122
    2782:	9f 4f       	sbci	r25, 0xFF	; 255
    2784:	fc 01       	movw	r30, r24
    2786:	20 81       	ld	r18, Z
    2788:	89 81       	ldd	r24, Y+1	; 0x01
    278a:	9a 81       	ldd	r25, Y+2	; 0x02
    278c:	fc 01       	movw	r30, r24
    278e:	23 8b       	std	Z+19, r18	; 0x13
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2790:	89 81       	ldd	r24, Y+1	; 0x01
    2792:	9a 81       	ldd	r25, Y+2	; 0x02
    2794:	22 e0       	ldi	r18, 0x02	; 2
    2796:	fc 01       	movw	r30, r24
    2798:	24 83       	std	Z+4, r18	; 0x04
			break;
    279a:	0b c0       	rjmp	.+22     	; 0x27b2 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    279c:	89 81       	ldd	r24, Y+1	; 0x01
    279e:	9a 81       	ldd	r25, Y+2	; 0x02
    27a0:	fc 01       	movw	r30, r24
    27a2:	80 81       	ld	r24, Z
    27a4:	91 81       	ldd	r25, Z+1	; 0x01
    27a6:	9a 83       	std	Y+2, r25	; 0x02
    27a8:	89 83       	std	Y+1, r24	; 0x01
    27aa:	89 81       	ldd	r24, Y+1	; 0x01
    27ac:	9a 81       	ldd	r25, Y+2	; 0x02
    27ae:	89 2b       	or	r24, r25
    27b0:	89 f6       	brne	.-94     	; 0x2754 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}
	
	nwkFrameFree(frame);
    27b2:	8b 81       	ldd	r24, Y+3	; 0x03
    27b4:	9c 81       	ldd	r25, Y+4	; 0x04
    27b6:	0e 94 a7 15 	call	0x2b4e	; 0x2b4e <nwkFrameFree>
}
    27ba:	00 00       	nop
    27bc:	0f 90       	pop	r0
    27be:	0f 90       	pop	r0
    27c0:	0f 90       	pop	r0
    27c2:	0f 90       	pop	r0
    27c4:	df 91       	pop	r29
    27c6:	cf 91       	pop	r28
    27c8:	08 95       	ret

000027ca <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    27ca:	cf 93       	push	r28
    27cc:	df 93       	push	r29
    27ce:	00 d0       	rcall	.+0      	; 0x27d0 <nwkDataReqConfirm+0x6>
    27d0:	00 d0       	rcall	.+0      	; 0x27d2 <nwkDataReqConfirm+0x8>
    27d2:	cd b7       	in	r28, 0x3d	; 61
    27d4:	de b7       	in	r29, 0x3e	; 62
    27d6:	9c 83       	std	Y+4, r25	; 0x04
    27d8:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    27da:	20 91 29 03 	lds	r18, 0x0329	; 0x800329 <nwkDataReqQueue>
    27de:	30 91 2a 03 	lds	r19, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    27e2:	8b 81       	ldd	r24, Y+3	; 0x03
    27e4:	9c 81       	ldd	r25, Y+4	; 0x04
    27e6:	28 17       	cp	r18, r24
    27e8:	39 07       	cpc	r19, r25
    27ea:	61 f4       	brne	.+24     	; 0x2804 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    27ec:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <nwkDataReqQueue>
    27f0:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    27f4:	fc 01       	movw	r30, r24
    27f6:	80 81       	ld	r24, Z
    27f8:	91 81       	ldd	r25, Z+1	; 0x01
    27fa:	90 93 2a 03 	sts	0x032A, r25	; 0x80032a <nwkDataReqQueue+0x1>
    27fe:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <nwkDataReqQueue>
    2802:	25 c0       	rjmp	.+74     	; 0x284e <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    2804:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <nwkDataReqQueue>
    2808:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    280c:	9a 83       	std	Y+2, r25	; 0x02
    280e:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    2810:	07 c0       	rjmp	.+14     	; 0x2820 <nwkDataReqConfirm+0x56>
			prev = prev->next;
    2812:	89 81       	ldd	r24, Y+1	; 0x01
    2814:	9a 81       	ldd	r25, Y+2	; 0x02
    2816:	fc 01       	movw	r30, r24
    2818:	80 81       	ld	r24, Z
    281a:	91 81       	ldd	r25, Z+1	; 0x01
    281c:	9a 83       	std	Y+2, r25	; 0x02
    281e:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2820:	89 81       	ldd	r24, Y+1	; 0x01
    2822:	9a 81       	ldd	r25, Y+2	; 0x02
    2824:	fc 01       	movw	r30, r24
    2826:	20 81       	ld	r18, Z
    2828:	31 81       	ldd	r19, Z+1	; 0x01
    282a:	8b 81       	ldd	r24, Y+3	; 0x03
    282c:	9c 81       	ldd	r25, Y+4	; 0x04
    282e:	28 17       	cp	r18, r24
    2830:	39 07       	cpc	r19, r25
    2832:	79 f7       	brne	.-34     	; 0x2812 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	9a 81       	ldd	r25, Y+2	; 0x02
    2838:	fc 01       	movw	r30, r24
    283a:	80 81       	ld	r24, Z
    283c:	91 81       	ldd	r25, Z+1	; 0x01
    283e:	fc 01       	movw	r30, r24
    2840:	20 81       	ld	r18, Z
    2842:	31 81       	ldd	r19, Z+1	; 0x01
    2844:	89 81       	ldd	r24, Y+1	; 0x01
    2846:	9a 81       	ldd	r25, Y+2	; 0x02
    2848:	fc 01       	movw	r30, r24
    284a:	31 83       	std	Z+1, r19	; 0x01
    284c:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    284e:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    2852:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    2856:	01 97       	sbiw	r24, 0x01	; 1
    2858:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    285c:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>

	if(req->confirm != NULL)
    2860:	8b 81       	ldd	r24, Y+3	; 0x03
    2862:	9c 81       	ldd	r25, Y+4	; 0x04
    2864:	fc 01       	movw	r30, r24
    2866:	80 89       	ldd	r24, Z+16	; 0x10
    2868:	91 89       	ldd	r25, Z+17	; 0x11
    286a:	89 2b       	or	r24, r25
    286c:	49 f0       	breq	.+18     	; 0x2880 <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    286e:	8b 81       	ldd	r24, Y+3	; 0x03
    2870:	9c 81       	ldd	r25, Y+4	; 0x04
    2872:	fc 01       	movw	r30, r24
    2874:	20 89       	ldd	r18, Z+16	; 0x10
    2876:	31 89       	ldd	r19, Z+17	; 0x11
    2878:	8b 81       	ldd	r24, Y+3	; 0x03
    287a:	9c 81       	ldd	r25, Y+4	; 0x04
    287c:	f9 01       	movw	r30, r18
    287e:	09 95       	icall
	}
}
    2880:	00 00       	nop
    2882:	0f 90       	pop	r0
    2884:	0f 90       	pop	r0
    2886:	0f 90       	pop	r0
    2888:	0f 90       	pop	r0
    288a:	df 91       	pop	r29
    288c:	cf 91       	pop	r28
    288e:	08 95       	ret

00002890 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2890:	cf 93       	push	r28
    2892:	df 93       	push	r29
    2894:	00 d0       	rcall	.+0      	; 0x2896 <nwkDataReqTaskHandler+0x6>
    2896:	cd b7       	in	r28, 0x3d	; 61
    2898:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    289a:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <nwkDataReqQueue>
    289e:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <nwkDataReqQueue+0x1>
    28a2:	9a 83       	std	Y+2, r25	; 0x02
    28a4:	89 83       	std	Y+1, r24	; 0x01
    28a6:	21 c0       	rjmp	.+66     	; 0x28ea <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    28a8:	89 81       	ldd	r24, Y+1	; 0x01
    28aa:	9a 81       	ldd	r25, Y+2	; 0x02
    28ac:	fc 01       	movw	r30, r24
    28ae:	84 81       	ldd	r24, Z+4	; 0x04
    28b0:	88 2f       	mov	r24, r24
    28b2:	90 e0       	ldi	r25, 0x00	; 0
    28b4:	81 30       	cpi	r24, 0x01	; 1
    28b6:	91 05       	cpc	r25, r1
    28b8:	81 f0       	breq	.+32     	; 0x28da <nwkDataReqTaskHandler+0x4a>
    28ba:	82 30       	cpi	r24, 0x02	; 2
    28bc:	91 05       	cpc	r25, r1
    28be:	41 f0       	breq	.+16     	; 0x28d0 <nwkDataReqTaskHandler+0x40>
    28c0:	89 2b       	or	r24, r25
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    28c4:	0b c0       	rjmp	.+22     	; 0x28dc <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    28c6:	89 81       	ldd	r24, Y+1	; 0x01
    28c8:	9a 81       	ldd	r25, Y+2	; 0x02
    28ca:	0e 94 6d 10 	call	0x20da	; 0x20da <nwkDataReqSendFrame>
			return;
    28ce:	11 c0       	rjmp	.+34     	; 0x28f2 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    28d0:	89 81       	ldd	r24, Y+1	; 0x01
    28d2:	9a 81       	ldd	r25, Y+2	; 0x02
    28d4:	0e 94 e5 13 	call	0x27ca	; 0x27ca <nwkDataReqConfirm>
			
			return;
    28d8:	0c c0       	rjmp	.+24     	; 0x28f2 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    28da:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    28dc:	89 81       	ldd	r24, Y+1	; 0x01
    28de:	9a 81       	ldd	r25, Y+2	; 0x02
    28e0:	fc 01       	movw	r30, r24
    28e2:	80 81       	ld	r24, Z
    28e4:	91 81       	ldd	r25, Z+1	; 0x01
    28e6:	9a 83       	std	Y+2, r25	; 0x02
    28e8:	89 83       	std	Y+1, r24	; 0x01
    28ea:	89 81       	ldd	r24, Y+1	; 0x01
    28ec:	9a 81       	ldd	r25, Y+2	; 0x02
    28ee:	89 2b       	or	r24, r25
    28f0:	d9 f6       	brne	.-74     	; 0x28a8 <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    28f2:	0f 90       	pop	r0
    28f4:	0f 90       	pop	r0
    28f6:	df 91       	pop	r29
    28f8:	cf 91       	pop	r28
    28fa:	08 95       	ret

000028fc <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    28fc:	cf 93       	push	r28
    28fe:	df 93       	push	r29
    2900:	1f 92       	push	r1
    2902:	cd b7       	in	r28, 0x3d	; 61
    2904:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2906:	19 82       	std	Y+1, r1	; 0x01
    2908:	10 c0       	rjmp	.+32     	; 0x292a <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    290a:	89 81       	ldd	r24, Y+1	; 0x01
    290c:	28 2f       	mov	r18, r24
    290e:	30 e0       	ldi	r19, 0x00	; 0
    2910:	49 e8       	ldi	r20, 0x89	; 137
    2912:	42 9f       	mul	r20, r18
    2914:	c0 01       	movw	r24, r0
    2916:	43 9f       	mul	r20, r19
    2918:	90 0d       	add	r25, r0
    291a:	11 24       	eor	r1, r1
    291c:	85 5d       	subi	r24, 0xD5	; 213
    291e:	9c 4f       	sbci	r25, 0xFC	; 252
    2920:	fc 01       	movw	r30, r24
    2922:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2924:	89 81       	ldd	r24, Y+1	; 0x01
    2926:	8f 5f       	subi	r24, 0xFF	; 255
    2928:	89 83       	std	Y+1, r24	; 0x01
    292a:	89 81       	ldd	r24, Y+1	; 0x01
    292c:	84 31       	cpi	r24, 0x14	; 20
    292e:	68 f3       	brcs	.-38     	; 0x290a <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    2930:	00 00       	nop
    2932:	0f 90       	pop	r0
    2934:	df 91       	pop	r29
    2936:	cf 91       	pop	r28
    2938:	08 95       	ret

0000293a <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    293a:	cf 93       	push	r28
    293c:	df 93       	push	r29
    293e:	1f 92       	push	r1
    2940:	cd b7       	in	r28, 0x3d	; 61
    2942:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2944:	19 82       	std	Y+1, r1	; 0x01
    2946:	61 c0       	rjmp	.+194    	; 0x2a0a <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2948:	89 81       	ldd	r24, Y+1	; 0x01
    294a:	28 2f       	mov	r18, r24
    294c:	30 e0       	ldi	r19, 0x00	; 0
    294e:	49 e8       	ldi	r20, 0x89	; 137
    2950:	42 9f       	mul	r20, r18
    2952:	c0 01       	movw	r24, r0
    2954:	43 9f       	mul	r20, r19
    2956:	90 0d       	add	r25, r0
    2958:	11 24       	eor	r1, r1
    295a:	85 5d       	subi	r24, 0xD5	; 213
    295c:	9c 4f       	sbci	r25, 0xFC	; 252
    295e:	fc 01       	movw	r30, r24
    2960:	80 81       	ld	r24, Z
    2962:	88 23       	and	r24, r24
    2964:	09 f0       	breq	.+2      	; 0x2968 <nwkFrameAlloc+0x2e>
    2966:	4e c0       	rjmp	.+156    	; 0x2a04 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2968:	89 81       	ldd	r24, Y+1	; 0x01
    296a:	28 2f       	mov	r18, r24
    296c:	30 e0       	ldi	r19, 0x00	; 0
    296e:	49 e8       	ldi	r20, 0x89	; 137
    2970:	42 9f       	mul	r20, r18
    2972:	c0 01       	movw	r24, r0
    2974:	43 9f       	mul	r20, r19
    2976:	90 0d       	add	r25, r0
    2978:	11 24       	eor	r1, r1
    297a:	85 5d       	subi	r24, 0xD5	; 213
    297c:	9c 4f       	sbci	r25, 0xFC	; 252
    297e:	49 e8       	ldi	r20, 0x89	; 137
    2980:	50 e0       	ldi	r21, 0x00	; 0
    2982:	60 e0       	ldi	r22, 0x00	; 0
    2984:	70 e0       	ldi	r23, 0x00	; 0
    2986:	0e 94 5e 59 	call	0xb2bc	; 0xb2bc <memset>
			nwkFrameFrames[i].size = 0;
    298a:	89 81       	ldd	r24, Y+1	; 0x01
    298c:	28 2f       	mov	r18, r24
    298e:	30 e0       	ldi	r19, 0x00	; 0
    2990:	49 e8       	ldi	r20, 0x89	; 137
    2992:	42 9f       	mul	r20, r18
    2994:	c0 01       	movw	r24, r0
    2996:	43 9f       	mul	r20, r19
    2998:	90 0d       	add	r25, r0
    299a:	11 24       	eor	r1, r1
    299c:	84 5d       	subi	r24, 0xD4	; 212
    299e:	9c 4f       	sbci	r25, 0xFC	; 252
    29a0:	fc 01       	movw	r30, r24
    29a2:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    29a4:	89 81       	ldd	r24, Y+1	; 0x01
    29a6:	48 2f       	mov	r20, r24
    29a8:	50 e0       	ldi	r21, 0x00	; 0
    29aa:	89 81       	ldd	r24, Y+1	; 0x01
    29ac:	28 2f       	mov	r18, r24
    29ae:	30 e0       	ldi	r19, 0x00	; 0
    29b0:	69 e8       	ldi	r22, 0x89	; 137
    29b2:	62 9f       	mul	r22, r18
    29b4:	c0 01       	movw	r24, r0
    29b6:	63 9f       	mul	r22, r19
    29b8:	90 0d       	add	r25, r0
    29ba:	11 24       	eor	r1, r1
    29bc:	02 96       	adiw	r24, 0x02	; 2
    29be:	9c 01       	movw	r18, r24
    29c0:	25 5d       	subi	r18, 0xD5	; 213
    29c2:	3c 4f       	sbci	r19, 0xFC	; 252
    29c4:	69 e8       	ldi	r22, 0x89	; 137
    29c6:	64 9f       	mul	r22, r20
    29c8:	c0 01       	movw	r24, r0
    29ca:	65 9f       	mul	r22, r21
    29cc:	90 0d       	add	r25, r0
    29ce:	11 24       	eor	r1, r1
    29d0:	84 55       	subi	r24, 0x54	; 84
    29d2:	9c 4f       	sbci	r25, 0xFC	; 252
    29d4:	fc 01       	movw	r30, r24
    29d6:	31 83       	std	Z+1, r19	; 0x01
    29d8:	20 83       	st	Z, r18
			nwkIb.lock++;
    29da:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    29de:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    29e2:	01 96       	adiw	r24, 0x01	; 1
    29e4:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    29e8:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    29ec:	89 81       	ldd	r24, Y+1	; 0x01
    29ee:	28 2f       	mov	r18, r24
    29f0:	30 e0       	ldi	r19, 0x00	; 0
    29f2:	49 e8       	ldi	r20, 0x89	; 137
    29f4:	42 9f       	mul	r20, r18
    29f6:	c0 01       	movw	r24, r0
    29f8:	43 9f       	mul	r20, r19
    29fa:	90 0d       	add	r25, r0
    29fc:	11 24       	eor	r1, r1
    29fe:	85 5d       	subi	r24, 0xD5	; 213
    2a00:	9c 4f       	sbci	r25, 0xFC	; 252
    2a02:	09 c0       	rjmp	.+18     	; 0x2a16 <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2a04:	89 81       	ldd	r24, Y+1	; 0x01
    2a06:	8f 5f       	subi	r24, 0xFF	; 255
    2a08:	89 83       	std	Y+1, r24	; 0x01
    2a0a:	89 81       	ldd	r24, Y+1	; 0x01
    2a0c:	84 31       	cpi	r24, 0x14	; 20
    2a0e:	08 f4       	brcc	.+2      	; 0x2a12 <nwkFrameAlloc+0xd8>
    2a10:	9b cf       	rjmp	.-202    	; 0x2948 <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2a12:	80 e0       	ldi	r24, 0x00	; 0
    2a14:	90 e0       	ldi	r25, 0x00	; 0
}
    2a16:	0f 90       	pop	r0
    2a18:	df 91       	pop	r29
    2a1a:	cf 91       	pop	r28
    2a1c:	08 95       	ret

00002a1e <nwkFrameAlloc_LLDN>:

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
    2a1e:	cf 93       	push	r28
    2a20:	df 93       	push	r29
    2a22:	00 d0       	rcall	.+0      	; 0x2a24 <nwkFrameAlloc_LLDN+0x6>
    2a24:	cd b7       	in	r28, 0x3d	; 61
    2a26:	de b7       	in	r29, 0x3e	; 62
    2a28:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2a2a:	19 82       	std	Y+1, r1	; 0x01
    2a2c:	85 c0       	rjmp	.+266    	; 0x2b38 <nwkFrameAlloc_LLDN+0x11a>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2a2e:	89 81       	ldd	r24, Y+1	; 0x01
    2a30:	28 2f       	mov	r18, r24
    2a32:	30 e0       	ldi	r19, 0x00	; 0
    2a34:	49 e8       	ldi	r20, 0x89	; 137
    2a36:	42 9f       	mul	r20, r18
    2a38:	c0 01       	movw	r24, r0
    2a3a:	43 9f       	mul	r20, r19
    2a3c:	90 0d       	add	r25, r0
    2a3e:	11 24       	eor	r1, r1
    2a40:	85 5d       	subi	r24, 0xD5	; 213
    2a42:	9c 4f       	sbci	r25, 0xFC	; 252
    2a44:	fc 01       	movw	r30, r24
    2a46:	80 81       	ld	r24, Z
    2a48:	88 23       	and	r24, r24
    2a4a:	09 f0       	breq	.+2      	; 0x2a4e <nwkFrameAlloc_LLDN+0x30>
    2a4c:	72 c0       	rjmp	.+228    	; 0x2b32 <nwkFrameAlloc_LLDN+0x114>
			// clear memory of previous frame
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2a4e:	89 81       	ldd	r24, Y+1	; 0x01
    2a50:	28 2f       	mov	r18, r24
    2a52:	30 e0       	ldi	r19, 0x00	; 0
    2a54:	49 e8       	ldi	r20, 0x89	; 137
    2a56:	42 9f       	mul	r20, r18
    2a58:	c0 01       	movw	r24, r0
    2a5a:	43 9f       	mul	r20, r19
    2a5c:	90 0d       	add	r25, r0
    2a5e:	11 24       	eor	r1, r1
    2a60:	85 5d       	subi	r24, 0xD5	; 213
    2a62:	9c 4f       	sbci	r25, 0xFC	; 252
    2a64:	49 e8       	ldi	r20, 0x89	; 137
    2a66:	50 e0       	ldi	r21, 0x00	; 0
    2a68:	60 e0       	ldi	r22, 0x00	; 0
    2a6a:	70 e0       	ldi	r23, 0x00	; 0
    2a6c:	0e 94 5e 59 	call	0xb2bc	; 0xb2bc <memset>
			// store in size initial size of frame, only it's MHR structure
			if(beacon_frame)
    2a70:	8a 81       	ldd	r24, Y+2	; 0x02
    2a72:	88 23       	and	r24, r24
    2a74:	79 f0       	breq	.+30     	; 0x2a94 <nwkFrameAlloc_LLDN+0x76>
			{
				nwkFrameFrames[i].size = sizeof(NwkFrameBeaconHeaderLLDN_t);
    2a76:	89 81       	ldd	r24, Y+1	; 0x01
    2a78:	28 2f       	mov	r18, r24
    2a7a:	30 e0       	ldi	r19, 0x00	; 0
    2a7c:	49 e8       	ldi	r20, 0x89	; 137
    2a7e:	42 9f       	mul	r20, r18
    2a80:	c0 01       	movw	r24, r0
    2a82:	43 9f       	mul	r20, r19
    2a84:	90 0d       	add	r25, r0
    2a86:	11 24       	eor	r1, r1
    2a88:	84 5d       	subi	r24, 0xD4	; 212
    2a8a:	9c 4f       	sbci	r25, 0xFC	; 252
    2a8c:	28 e0       	ldi	r18, 0x08	; 8
    2a8e:	fc 01       	movw	r30, r24
    2a90:	20 83       	st	Z, r18
    2a92:	0e c0       	rjmp	.+28     	; 0x2ab0 <nwkFrameAlloc_LLDN+0x92>
			}
			else
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
    2a94:	89 81       	ldd	r24, Y+1	; 0x01
    2a96:	28 2f       	mov	r18, r24
    2a98:	30 e0       	ldi	r19, 0x00	; 0
    2a9a:	49 e8       	ldi	r20, 0x89	; 137
    2a9c:	42 9f       	mul	r20, r18
    2a9e:	c0 01       	movw	r24, r0
    2aa0:	43 9f       	mul	r20, r19
    2aa2:	90 0d       	add	r25, r0
    2aa4:	11 24       	eor	r1, r1
    2aa6:	84 5d       	subi	r24, 0xD4	; 212
    2aa8:	9c 4f       	sbci	r25, 0xFC	; 252
    2aaa:	23 e0       	ldi	r18, 0x03	; 3
    2aac:	fc 01       	movw	r30, r24
    2aae:	20 83       	st	Z, r18
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    2ab0:	89 81       	ldd	r24, Y+1	; 0x01
    2ab2:	48 2f       	mov	r20, r24
    2ab4:	50 e0       	ldi	r21, 0x00	; 0
    2ab6:	89 81       	ldd	r24, Y+1	; 0x01
    2ab8:	28 2f       	mov	r18, r24
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	69 e8       	ldi	r22, 0x89	; 137
    2abe:	62 9f       	mul	r22, r18
    2ac0:	c0 01       	movw	r24, r0
    2ac2:	63 9f       	mul	r22, r19
    2ac4:	90 0d       	add	r25, r0
    2ac6:	11 24       	eor	r1, r1
    2ac8:	02 96       	adiw	r24, 0x02	; 2
    2aca:	9c 01       	movw	r18, r24
    2acc:	25 5d       	subi	r18, 0xD5	; 213
    2ace:	3c 4f       	sbci	r19, 0xFC	; 252
							+ nwkFrameFrames[i].size;
    2ad0:	89 81       	ldd	r24, Y+1	; 0x01
    2ad2:	68 2f       	mov	r22, r24
    2ad4:	70 e0       	ldi	r23, 0x00	; 0
    2ad6:	e9 e8       	ldi	r30, 0x89	; 137
    2ad8:	e6 9f       	mul	r30, r22
    2ada:	c0 01       	movw	r24, r0
    2adc:	e7 9f       	mul	r30, r23
    2ade:	90 0d       	add	r25, r0
    2ae0:	11 24       	eor	r1, r1
    2ae2:	84 5d       	subi	r24, 0xD4	; 212
    2ae4:	9c 4f       	sbci	r25, 0xFC	; 252
    2ae6:	fc 01       	movw	r30, r24
    2ae8:	80 81       	ld	r24, Z
    2aea:	88 2f       	mov	r24, r24
    2aec:	90 e0       	ldi	r25, 0x00	; 0
    2aee:	28 0f       	add	r18, r24
    2af0:	39 1f       	adc	r19, r25
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    2af2:	69 e8       	ldi	r22, 0x89	; 137
    2af4:	64 9f       	mul	r22, r20
    2af6:	c0 01       	movw	r24, r0
    2af8:	65 9f       	mul	r22, r21
    2afa:	90 0d       	add	r25, r0
    2afc:	11 24       	eor	r1, r1
    2afe:	84 55       	subi	r24, 0x54	; 84
    2b00:	9c 4f       	sbci	r25, 0xFC	; 252
    2b02:	fc 01       	movw	r30, r24
    2b04:	31 83       	std	Z+1, r19	; 0x01
    2b06:	20 83       	st	Z, r18
							+ nwkFrameFrames[i].size;

			nwkIb.lock++;
    2b08:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    2b0c:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    2b10:	01 96       	adiw	r24, 0x01	; 1
    2b12:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    2b16:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    2b1a:	89 81       	ldd	r24, Y+1	; 0x01
    2b1c:	28 2f       	mov	r18, r24
    2b1e:	30 e0       	ldi	r19, 0x00	; 0
    2b20:	49 e8       	ldi	r20, 0x89	; 137
    2b22:	42 9f       	mul	r20, r18
    2b24:	c0 01       	movw	r24, r0
    2b26:	43 9f       	mul	r20, r19
    2b28:	90 0d       	add	r25, r0
    2b2a:	11 24       	eor	r1, r1
    2b2c:	85 5d       	subi	r24, 0xD5	; 213
    2b2e:	9c 4f       	sbci	r25, 0xFC	; 252
    2b30:	09 c0       	rjmp	.+18     	; 0x2b44 <nwkFrameAlloc_LLDN+0x126>
}

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2b32:	89 81       	ldd	r24, Y+1	; 0x01
    2b34:	8f 5f       	subi	r24, 0xFF	; 255
    2b36:	89 83       	std	Y+1, r24	; 0x01
    2b38:	89 81       	ldd	r24, Y+1	; 0x01
    2b3a:	84 31       	cpi	r24, 0x14	; 20
    2b3c:	08 f4       	brcc	.+2      	; 0x2b40 <nwkFrameAlloc_LLDN+0x122>
    2b3e:	77 cf       	rjmp	.-274    	; 0x2a2e <nwkFrameAlloc_LLDN+0x10>

			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2b40:	80 e0       	ldi	r24, 0x00	; 0
    2b42:	90 e0       	ldi	r25, 0x00	; 0
}
    2b44:	0f 90       	pop	r0
    2b46:	0f 90       	pop	r0
    2b48:	df 91       	pop	r29
    2b4a:	cf 91       	pop	r28
    2b4c:	08 95       	ret

00002b4e <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    2b4e:	cf 93       	push	r28
    2b50:	df 93       	push	r29
    2b52:	00 d0       	rcall	.+0      	; 0x2b54 <nwkFrameFree+0x6>
    2b54:	cd b7       	in	r28, 0x3d	; 61
    2b56:	de b7       	in	r29, 0x3e	; 62
    2b58:	9a 83       	std	Y+2, r25	; 0x02
    2b5a:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    2b5c:	89 81       	ldd	r24, Y+1	; 0x01
    2b5e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b60:	fc 01       	movw	r30, r24
    2b62:	10 82       	st	Z, r1
	nwkIb.lock--;
    2b64:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    2b68:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    2b6c:	01 97       	sbiw	r24, 0x01	; 1
    2b6e:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    2b72:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
}
    2b76:	00 00       	nop
    2b78:	0f 90       	pop	r0
    2b7a:	0f 90       	pop	r0
    2b7c:	df 91       	pop	r29
    2b7e:	cf 91       	pop	r28
    2b80:	08 95       	ret

00002b82 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    2b82:	cf 93       	push	r28
    2b84:	df 93       	push	r29
    2b86:	00 d0       	rcall	.+0      	; 0x2b88 <nwkFrameNext+0x6>
    2b88:	cd b7       	in	r28, 0x3d	; 61
    2b8a:	de b7       	in	r29, 0x3e	; 62
    2b8c:	9a 83       	std	Y+2, r25	; 0x02
    2b8e:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    2b90:	89 81       	ldd	r24, Y+1	; 0x01
    2b92:	9a 81       	ldd	r25, Y+2	; 0x02
    2b94:	89 2b       	or	r24, r25
    2b96:	29 f4       	brne	.+10     	; 0x2ba2 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    2b98:	8b e2       	ldi	r24, 0x2B	; 43
    2b9a:	93 e0       	ldi	r25, 0x03	; 3
    2b9c:	9a 83       	std	Y+2, r25	; 0x02
    2b9e:	89 83       	std	Y+1, r24	; 0x01
    2ba0:	16 c0       	rjmp	.+44     	; 0x2bce <nwkFrameNext+0x4c>
	} else {
		frame++;
    2ba2:	89 81       	ldd	r24, Y+1	; 0x01
    2ba4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ba6:	87 57       	subi	r24, 0x77	; 119
    2ba8:	9f 4f       	sbci	r25, 0xFF	; 255
    2baa:	9a 83       	std	Y+2, r25	; 0x02
    2bac:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2bae:	0f c0       	rjmp	.+30     	; 0x2bce <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2bb0:	89 81       	ldd	r24, Y+1	; 0x01
    2bb2:	9a 81       	ldd	r25, Y+2	; 0x02
    2bb4:	fc 01       	movw	r30, r24
    2bb6:	80 81       	ld	r24, Z
    2bb8:	88 23       	and	r24, r24
    2bba:	19 f0       	breq	.+6      	; 0x2bc2 <nwkFrameNext+0x40>
			return frame;
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc0:	0d c0       	rjmp	.+26     	; 0x2bdc <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2bc2:	89 81       	ldd	r24, Y+1	; 0x01
    2bc4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc6:	87 57       	subi	r24, 0x77	; 119
    2bc8:	9f 4f       	sbci	r25, 0xFF	; 255
    2bca:	9a 83       	std	Y+2, r25	; 0x02
    2bcc:	89 83       	std	Y+1, r24	; 0x01
    2bce:	89 81       	ldd	r24, Y+1	; 0x01
    2bd0:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd2:	8f 5d       	subi	r24, 0xDF	; 223
    2bd4:	9d 40       	sbci	r25, 0x0D	; 13
    2bd6:	60 f3       	brcs	.-40     	; 0x2bb0 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2bd8:	80 e0       	ldi	r24, 0x00	; 0
    2bda:	90 e0       	ldi	r25, 0x00	; 0
}
    2bdc:	0f 90       	pop	r0
    2bde:	0f 90       	pop	r0
    2be0:	df 91       	pop	r29
    2be2:	cf 91       	pop	r28
    2be4:	08 95       	ret

00002be6 <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    2be6:	cf 93       	push	r28
    2be8:	df 93       	push	r29
    2bea:	00 d0       	rcall	.+0      	; 0x2bec <nwkFrameCommandInit+0x6>
    2bec:	cd b7       	in	r28, 0x3d	; 61
    2bee:	de b7       	in	r29, 0x3e	; 62
    2bf0:	9a 83       	std	Y+2, r25	; 0x02
    2bf2:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    2bf4:	89 81       	ldd	r24, Y+1	; 0x01
    2bf6:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf8:	8d 57       	subi	r24, 0x7D	; 125
    2bfa:	9f 4f       	sbci	r25, 0xFF	; 255
    2bfc:	fc 01       	movw	r30, r24
    2bfe:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2c00:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x4>
    2c04:	8f 5f       	subi	r24, 0xFF	; 255
    2c06:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x4>
    2c0a:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x4>
    2c0e:	89 81       	ldd	r24, Y+1	; 0x01
    2c10:	9a 81       	ldd	r25, Y+2	; 0x02
    2c12:	fc 01       	movw	r30, r24
    2c14:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    2c16:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    2c1a:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
    2c20:	9a 81       	ldd	r25, Y+2	; 0x02
    2c22:	fc 01       	movw	r30, r24
    2c24:	36 87       	std	Z+14, r19	; 0x0e
    2c26:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2c28:	00 00       	nop
    2c2a:	0f 90       	pop	r0
    2c2c:	0f 90       	pop	r0
    2c2e:	df 91       	pop	r29
    2c30:	cf 91       	pop	r28
    2c32:	08 95       	ret

00002c34 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    2c34:	cf 93       	push	r28
    2c36:	df 93       	push	r29
    2c38:	1f 92       	push	r1
    2c3a:	cd b7       	in	r28, 0x3d	; 61
    2c3c:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2c3e:	19 82       	std	Y+1, r1	; 0x01
    2c40:	0f c0       	rjmp	.+30     	; 0x2c60 <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    2c42:	89 81       	ldd	r24, Y+1	; 0x01
    2c44:	88 2f       	mov	r24, r24
    2c46:	90 e0       	ldi	r25, 0x00	; 0
    2c48:	88 0f       	add	r24, r24
    2c4a:	99 1f       	adc	r25, r25
    2c4c:	81 52       	subi	r24, 0x21	; 33
    2c4e:	92 4f       	sbci	r25, 0xF2	; 242
    2c50:	2f ef       	ldi	r18, 0xFF	; 255
    2c52:	3f ef       	ldi	r19, 0xFF	; 255
    2c54:	fc 01       	movw	r30, r24
    2c56:	31 83       	std	Z+1, r19	; 0x01
    2c58:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2c5a:	89 81       	ldd	r24, Y+1	; 0x01
    2c5c:	8f 5f       	subi	r24, 0xFF	; 255
    2c5e:	89 83       	std	Y+1, r24	; 0x01
    2c60:	89 81       	ldd	r24, Y+1	; 0x01
    2c62:	83 30       	cpi	r24, 0x03	; 3
    2c64:	70 f3       	brcs	.-36     	; 0x2c42 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    2c66:	00 00       	nop
    2c68:	0f 90       	pop	r0
    2c6a:	df 91       	pop	r29
    2c6c:	cf 91       	pop	r28
    2c6e:	08 95       	ret

00002c70 <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    2c70:	cf 93       	push	r28
    2c72:	df 93       	push	r29
    2c74:	00 d0       	rcall	.+0      	; 0x2c76 <NWK_GroupAdd+0x6>
    2c76:	cd b7       	in	r28, 0x3d	; 61
    2c78:	de b7       	in	r29, 0x3e	; 62
    2c7a:	9a 83       	std	Y+2, r25	; 0x02
    2c7c:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    2c7e:	89 81       	ldd	r24, Y+1	; 0x01
    2c80:	9a 81       	ldd	r25, Y+2	; 0x02
    2c82:	bc 01       	movw	r22, r24
    2c84:	8f ef       	ldi	r24, 0xFF	; 255
    2c86:	9f ef       	ldi	r25, 0xFF	; 255
    2c88:	0e 94 85 16 	call	0x2d0a	; 0x2d0a <nwkGroupSwitch>
}
    2c8c:	0f 90       	pop	r0
    2c8e:	0f 90       	pop	r0
    2c90:	df 91       	pop	r29
    2c92:	cf 91       	pop	r28
    2c94:	08 95       	ret

00002c96 <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    2c96:	cf 93       	push	r28
    2c98:	df 93       	push	r29
    2c9a:	00 d0       	rcall	.+0      	; 0x2c9c <NWK_GroupRemove+0x6>
    2c9c:	cd b7       	in	r28, 0x3d	; 61
    2c9e:	de b7       	in	r29, 0x3e	; 62
    2ca0:	9a 83       	std	Y+2, r25	; 0x02
    2ca2:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    2ca4:	89 81       	ldd	r24, Y+1	; 0x01
    2ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ca8:	6f ef       	ldi	r22, 0xFF	; 255
    2caa:	7f ef       	ldi	r23, 0xFF	; 255
    2cac:	0e 94 85 16 	call	0x2d0a	; 0x2d0a <nwkGroupSwitch>
}
    2cb0:	0f 90       	pop	r0
    2cb2:	0f 90       	pop	r0
    2cb4:	df 91       	pop	r29
    2cb6:	cf 91       	pop	r28
    2cb8:	08 95       	ret

00002cba <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    2cba:	cf 93       	push	r28
    2cbc:	df 93       	push	r29
    2cbe:	00 d0       	rcall	.+0      	; 0x2cc0 <NWK_GroupIsMember+0x6>
    2cc0:	1f 92       	push	r1
    2cc2:	cd b7       	in	r28, 0x3d	; 61
    2cc4:	de b7       	in	r29, 0x3e	; 62
    2cc6:	9b 83       	std	Y+3, r25	; 0x03
    2cc8:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2cca:	19 82       	std	Y+1, r1	; 0x01
    2ccc:	14 c0       	rjmp	.+40     	; 0x2cf6 <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    2cce:	89 81       	ldd	r24, Y+1	; 0x01
    2cd0:	88 2f       	mov	r24, r24
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	88 0f       	add	r24, r24
    2cd6:	99 1f       	adc	r25, r25
    2cd8:	81 52       	subi	r24, 0x21	; 33
    2cda:	92 4f       	sbci	r25, 0xF2	; 242
    2cdc:	fc 01       	movw	r30, r24
    2cde:	20 81       	ld	r18, Z
    2ce0:	31 81       	ldd	r19, Z+1	; 0x01
    2ce2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ce4:	9b 81       	ldd	r25, Y+3	; 0x03
    2ce6:	28 17       	cp	r18, r24
    2ce8:	39 07       	cpc	r19, r25
    2cea:	11 f4       	brne	.+4      	; 0x2cf0 <NWK_GroupIsMember+0x36>
			return true;
    2cec:	81 e0       	ldi	r24, 0x01	; 1
    2cee:	07 c0       	rjmp	.+14     	; 0x2cfe <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2cf0:	89 81       	ldd	r24, Y+1	; 0x01
    2cf2:	8f 5f       	subi	r24, 0xFF	; 255
    2cf4:	89 83       	std	Y+1, r24	; 0x01
    2cf6:	89 81       	ldd	r24, Y+1	; 0x01
    2cf8:	83 30       	cpi	r24, 0x03	; 3
    2cfa:	48 f3       	brcs	.-46     	; 0x2cce <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    2cfc:	80 e0       	ldi	r24, 0x00	; 0
}
    2cfe:	0f 90       	pop	r0
    2d00:	0f 90       	pop	r0
    2d02:	0f 90       	pop	r0
    2d04:	df 91       	pop	r29
    2d06:	cf 91       	pop	r28
    2d08:	08 95       	ret

00002d0a <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    2d0a:	cf 93       	push	r28
    2d0c:	df 93       	push	r29
    2d0e:	00 d0       	rcall	.+0      	; 0x2d10 <nwkGroupSwitch+0x6>
    2d10:	00 d0       	rcall	.+0      	; 0x2d12 <nwkGroupSwitch+0x8>
    2d12:	1f 92       	push	r1
    2d14:	cd b7       	in	r28, 0x3d	; 61
    2d16:	de b7       	in	r29, 0x3e	; 62
    2d18:	9b 83       	std	Y+3, r25	; 0x03
    2d1a:	8a 83       	std	Y+2, r24	; 0x02
    2d1c:	7d 83       	std	Y+5, r23	; 0x05
    2d1e:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2d20:	19 82       	std	Y+1, r1	; 0x01
    2d22:	20 c0       	rjmp	.+64     	; 0x2d64 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    2d24:	89 81       	ldd	r24, Y+1	; 0x01
    2d26:	88 2f       	mov	r24, r24
    2d28:	90 e0       	ldi	r25, 0x00	; 0
    2d2a:	88 0f       	add	r24, r24
    2d2c:	99 1f       	adc	r25, r25
    2d2e:	81 52       	subi	r24, 0x21	; 33
    2d30:	92 4f       	sbci	r25, 0xF2	; 242
    2d32:	fc 01       	movw	r30, r24
    2d34:	20 81       	ld	r18, Z
    2d36:	31 81       	ldd	r19, Z+1	; 0x01
    2d38:	8a 81       	ldd	r24, Y+2	; 0x02
    2d3a:	9b 81       	ldd	r25, Y+3	; 0x03
    2d3c:	28 17       	cp	r18, r24
    2d3e:	39 07       	cpc	r19, r25
    2d40:	71 f4       	brne	.+28     	; 0x2d5e <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    2d42:	89 81       	ldd	r24, Y+1	; 0x01
    2d44:	88 2f       	mov	r24, r24
    2d46:	90 e0       	ldi	r25, 0x00	; 0
    2d48:	88 0f       	add	r24, r24
    2d4a:	99 1f       	adc	r25, r25
    2d4c:	81 52       	subi	r24, 0x21	; 33
    2d4e:	92 4f       	sbci	r25, 0xF2	; 242
    2d50:	2c 81       	ldd	r18, Y+4	; 0x04
    2d52:	3d 81       	ldd	r19, Y+5	; 0x05
    2d54:	fc 01       	movw	r30, r24
    2d56:	31 83       	std	Z+1, r19	; 0x01
    2d58:	20 83       	st	Z, r18
			return true;
    2d5a:	81 e0       	ldi	r24, 0x01	; 1
    2d5c:	07 c0       	rjmp	.+14     	; 0x2d6c <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2d5e:	89 81       	ldd	r24, Y+1	; 0x01
    2d60:	8f 5f       	subi	r24, 0xFF	; 255
    2d62:	89 83       	std	Y+1, r24	; 0x01
    2d64:	89 81       	ldd	r24, Y+1	; 0x01
    2d66:	83 30       	cpi	r24, 0x03	; 3
    2d68:	e8 f2       	brcs	.-70     	; 0x2d24 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    2d6a:	80 e0       	ldi	r24, 0x00	; 0
}
    2d6c:	0f 90       	pop	r0
    2d6e:	0f 90       	pop	r0
    2d70:	0f 90       	pop	r0
    2d72:	0f 90       	pop	r0
    2d74:	0f 90       	pop	r0
    2d76:	df 91       	pop	r29
    2d78:	cf 91       	pop	r28
    2d7a:	08 95       	ret

00002d7c <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    2d7c:	cf 93       	push	r28
    2d7e:	df 93       	push	r29
    2d80:	00 d0       	rcall	.+0      	; 0x2d82 <nwkFramePayloadSize+0x6>
    2d82:	cd b7       	in	r28, 0x3d	; 61
    2d84:	de b7       	in	r29, 0x3e	; 62
    2d86:	9a 83       	std	Y+2, r25	; 0x02
    2d88:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    2d8a:	89 81       	ldd	r24, Y+1	; 0x01
    2d8c:	9a 81       	ldd	r25, Y+2	; 0x02
    2d8e:	fc 01       	movw	r30, r24
    2d90:	41 81       	ldd	r20, Z+1	; 0x01
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	9a 81       	ldd	r25, Y+2	; 0x02
    2d96:	8f 57       	subi	r24, 0x7F	; 127
    2d98:	9f 4f       	sbci	r25, 0xFF	; 255
    2d9a:	fc 01       	movw	r30, r24
    2d9c:	80 81       	ld	r24, Z
    2d9e:	91 81       	ldd	r25, Z+1	; 0x01
    2da0:	9c 01       	movw	r18, r24
    2da2:	89 81       	ldd	r24, Y+1	; 0x01
    2da4:	9a 81       	ldd	r25, Y+2	; 0x02
    2da6:	02 96       	adiw	r24, 0x02	; 2
    2da8:	b9 01       	movw	r22, r18
    2daa:	68 1b       	sub	r22, r24
    2dac:	79 0b       	sbc	r23, r25
    2dae:	cb 01       	movw	r24, r22
    2db0:	74 2f       	mov	r23, r20
    2db2:	78 1b       	sub	r23, r24
    2db4:	87 2f       	mov	r24, r23
}
    2db6:	0f 90       	pop	r0
    2db8:	0f 90       	pop	r0
    2dba:	df 91       	pop	r29
    2dbc:	cf 91       	pop	r28
    2dbe:	08 95       	ret

00002dc0 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2dc0:	cf 93       	push	r28
    2dc2:	df 93       	push	r29
    2dc4:	1f 92       	push	r1
    2dc6:	cd b7       	in	r28, 0x3d	; 61
    2dc8:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2dca:	19 82       	std	Y+1, r1	; 0x01
    2dcc:	11 c0       	rjmp	.+34     	; 0x2df0 <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2dce:	89 81       	ldd	r24, Y+1	; 0x01
    2dd0:	28 2f       	mov	r18, r24
    2dd2:	30 e0       	ldi	r19, 0x00	; 0
    2dd4:	c9 01       	movw	r24, r18
    2dd6:	88 0f       	add	r24, r24
    2dd8:	99 1f       	adc	r25, r25
    2dda:	88 0f       	add	r24, r24
    2ddc:	99 1f       	adc	r25, r25
    2dde:	82 0f       	add	r24, r18
    2de0:	93 1f       	adc	r25, r19
    2de2:	87 51       	subi	r24, 0x17	; 23
    2de4:	92 4f       	sbci	r25, 0xF2	; 242
    2de6:	fc 01       	movw	r30, r24
    2de8:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2dea:	89 81       	ldd	r24, Y+1	; 0x01
    2dec:	8f 5f       	subi	r24, 0xFF	; 255
    2dee:	89 83       	std	Y+1, r24	; 0x01
    2df0:	89 81       	ldd	r24, Y+1	; 0x01
    2df2:	82 33       	cpi	r24, 0x32	; 50
    2df4:	60 f3       	brcs	.-40     	; 0x2dce <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2df6:	84 e6       	ldi	r24, 0x64	; 100
    2df8:	90 e0       	ldi	r25, 0x00	; 0
    2dfa:	a0 e0       	ldi	r26, 0x00	; 0
    2dfc:	b0 e0       	ldi	r27, 0x00	; 0
    2dfe:	80 93 e6 0e 	sts	0x0EE6, r24	; 0x800ee6 <nwkRxDuplicateRejectionTimer+0x6>
    2e02:	90 93 e7 0e 	sts	0x0EE7, r25	; 0x800ee7 <nwkRxDuplicateRejectionTimer+0x7>
    2e06:	a0 93 e8 0e 	sts	0x0EE8, r26	; 0x800ee8 <nwkRxDuplicateRejectionTimer+0x8>
    2e0a:	b0 93 e9 0e 	sts	0x0EE9, r27	; 0x800ee9 <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2e0e:	10 92 ea 0e 	sts	0x0EEA, r1	; 0x800eea <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2e12:	86 e1       	ldi	r24, 0x16	; 22
    2e14:	99 e1       	ldi	r25, 0x19	; 25
    2e16:	90 93 ec 0e 	sts	0x0EEC, r25	; 0x800eec <nwkRxDuplicateRejectionTimer+0xc>
    2e1a:	80 93 eb 0e 	sts	0x0EEB, r24	; 0x800eeb <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2e1e:	67 e3       	ldi	r22, 0x37	; 55
    2e20:	7a e1       	ldi	r23, 0x1A	; 26
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <NWK_OpenEndpoint>
}
    2e28:	00 00       	nop
    2e2a:	0f 90       	pop	r0
    2e2c:	df 91       	pop	r29
    2e2e:	cf 91       	pop	r28
    2e30:	08 95       	ret

00002e32 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
    2e32:	cf 93       	push	r28
    2e34:	df 93       	push	r29
    2e36:	00 d0       	rcall	.+0      	; 0x2e38 <PHY_DataInd+0x6>
    2e38:	00 d0       	rcall	.+0      	; 0x2e3a <PHY_DataInd+0x8>
    2e3a:	00 d0       	rcall	.+0      	; 0x2e3c <PHY_DataInd+0xa>
    2e3c:	cd b7       	in	r28, 0x3d	; 61
    2e3e:	de b7       	in	r29, 0x3e	; 62
    2e40:	9e 83       	std	Y+6, r25	; 0x06
    2e42:	8d 83       	std	Y+5, r24	; 0x05
	/* implementar contador */
// 	if(ind->size > 50)
// 		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
    2e44:	8a e0       	ldi	r24, 0x0A	; 10
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	0e 94 0b 5a 	call	0xb416	; 0xb416 <putchar>
		for (int i = 0; i < ind->size; i++)
    2e4c:	1c 82       	std	Y+4, r1	; 0x04
    2e4e:	1b 82       	std	Y+3, r1	; 0x03
    2e50:	22 c0       	rjmp	.+68     	; 0x2e96 <PHY_DataInd+0x64>
		{
			printf("%hhx ", ind->data[i]);
    2e52:	8d 81       	ldd	r24, Y+5	; 0x05
    2e54:	9e 81       	ldd	r25, Y+6	; 0x06
    2e56:	fc 01       	movw	r30, r24
    2e58:	20 81       	ld	r18, Z
    2e5a:	31 81       	ldd	r19, Z+1	; 0x01
    2e5c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e5e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e60:	82 0f       	add	r24, r18
    2e62:	93 1f       	adc	r25, r19
    2e64:	fc 01       	movw	r30, r24
    2e66:	80 81       	ld	r24, Z
    2e68:	88 2f       	mov	r24, r24
    2e6a:	90 e0       	ldi	r25, 0x00	; 0
    2e6c:	29 2f       	mov	r18, r25
    2e6e:	2f 93       	push	r18
    2e70:	8f 93       	push	r24
    2e72:	80 ed       	ldi	r24, 0xD0	; 208
    2e74:	92 e0       	ldi	r25, 0x02	; 2
    2e76:	89 2f       	mov	r24, r25
    2e78:	8f 93       	push	r24
    2e7a:	80 ed       	ldi	r24, 0xD0	; 208
    2e7c:	92 e0       	ldi	r25, 0x02	; 2
    2e7e:	8f 93       	push	r24
    2e80:	0e 94 f7 59 	call	0xb3ee	; 0xb3ee <printf>
    2e84:	0f 90       	pop	r0
    2e86:	0f 90       	pop	r0
    2e88:	0f 90       	pop	r0
    2e8a:	0f 90       	pop	r0
// 	if(ind->size > 50)
// 		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
		for (int i = 0; i < ind->size; i++)
    2e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e8e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e90:	01 96       	adiw	r24, 0x01	; 1
    2e92:	9c 83       	std	Y+4, r25	; 0x04
    2e94:	8b 83       	std	Y+3, r24	; 0x03
    2e96:	8d 81       	ldd	r24, Y+5	; 0x05
    2e98:	9e 81       	ldd	r25, Y+6	; 0x06
    2e9a:	fc 01       	movw	r30, r24
    2e9c:	82 81       	ldd	r24, Z+2	; 0x02
    2e9e:	28 2f       	mov	r18, r24
    2ea0:	30 e0       	ldi	r19, 0x00	; 0
    2ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea6:	82 17       	cp	r24, r18
    2ea8:	93 07       	cpc	r25, r19
    2eaa:	9c f2       	brlt	.-90     	; 0x2e52 <PHY_DataInd+0x20>
		{
			printf("%hhx ", ind->data[i]);

  		}

	if(0x0c == ind->data[0])
    2eac:	8d 81       	ldd	r24, Y+5	; 0x05
    2eae:	9e 81       	ldd	r25, Y+6	; 0x06
    2eb0:	fc 01       	movw	r30, r24
    2eb2:	80 81       	ld	r24, Z
    2eb4:	91 81       	ldd	r25, Z+1	; 0x01
    2eb6:	fc 01       	movw	r30, r24
    2eb8:	80 81       	ld	r24, Z
    2eba:	8c 30       	cpi	r24, 0x0C	; 12
    2ebc:	41 f4       	brne	.+16     	; 0x2ece <PHY_DataInd+0x9c>
	{
		if(ind->size < sizeof(NwkFrameBeaconHeaderLLDN_t))
    2ebe:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ec2:	fc 01       	movw	r30, r24
    2ec4:	82 81       	ldd	r24, Z+2	; 0x02
    2ec6:	88 30       	cpi	r24, 0x08	; 8
    2ec8:	08 f0       	brcs	.+2      	; 0x2ecc <PHY_DataInd+0x9a>
    2eca:	64 c0       	rjmp	.+200    	; 0x2f94 <PHY_DataInd+0x162>
		{
			return;
    2ecc:	11 c1       	rjmp	.+546    	; 0x30f0 <PHY_DataInd+0x2be>
		}
	}
	// check frame control for a LL-MAC Command frame
	else if(0xcc == ind->data[0] || 0x8c == ind->data[0] || 0x4c == ind->data[0])
    2ece:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed2:	fc 01       	movw	r30, r24
    2ed4:	80 81       	ld	r24, Z
    2ed6:	91 81       	ldd	r25, Z+1	; 0x01
    2ed8:	fc 01       	movw	r30, r24
    2eda:	80 81       	ld	r24, Z
    2edc:	8c 3c       	cpi	r24, 0xCC	; 204
    2ede:	91 f0       	breq	.+36     	; 0x2f04 <PHY_DataInd+0xd2>
    2ee0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ee2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee4:	fc 01       	movw	r30, r24
    2ee6:	80 81       	ld	r24, Z
    2ee8:	91 81       	ldd	r25, Z+1	; 0x01
    2eea:	fc 01       	movw	r30, r24
    2eec:	80 81       	ld	r24, Z
    2eee:	8c 38       	cpi	r24, 0x8C	; 140
    2ef0:	49 f0       	breq	.+18     	; 0x2f04 <PHY_DataInd+0xd2>
    2ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef6:	fc 01       	movw	r30, r24
    2ef8:	80 81       	ld	r24, Z
    2efa:	91 81       	ldd	r25, Z+1	; 0x01
    2efc:	fc 01       	movw	r30, r24
    2efe:	80 81       	ld	r24, Z
    2f00:	8c 34       	cpi	r24, 0x4C	; 76
    2f02:	41 f4       	brne	.+16     	; 0x2f14 <PHY_DataInd+0xe2>
	{
		if(ind->size < sizeof(NwkFrameGeneralHeaderLLDN_t))
    2f04:	8d 81       	ldd	r24, Y+5	; 0x05
    2f06:	9e 81       	ldd	r25, Y+6	; 0x06
    2f08:	fc 01       	movw	r30, r24
    2f0a:	82 81       	ldd	r24, Z+2	; 0x02
    2f0c:	83 30       	cpi	r24, 0x03	; 3
    2f0e:	08 f0       	brcs	.+2      	; 0x2f12 <PHY_DataInd+0xe0>
    2f10:	41 c0       	rjmp	.+130    	; 0x2f94 <PHY_DataInd+0x162>
		{
			return;
    2f12:	ee c0       	rjmp	.+476    	; 0x30f0 <PHY_DataInd+0x2be>
		}
	}
	else if(0x88 == ind->data[1])
    2f14:	8d 81       	ldd	r24, Y+5	; 0x05
    2f16:	9e 81       	ldd	r25, Y+6	; 0x06
    2f18:	fc 01       	movw	r30, r24
    2f1a:	80 81       	ld	r24, Z
    2f1c:	91 81       	ldd	r25, Z+1	; 0x01
    2f1e:	01 96       	adiw	r24, 0x01	; 1
    2f20:	fc 01       	movw	r30, r24
    2f22:	80 81       	ld	r24, Z
    2f24:	88 38       	cpi	r24, 0x88	; 136
    2f26:	d1 f4       	brne	.+52     	; 0x2f5c <PHY_DataInd+0x12a>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    2f28:	8d 81       	ldd	r24, Y+5	; 0x05
    2f2a:	9e 81       	ldd	r25, Y+6	; 0x06
    2f2c:	fc 01       	movw	r30, r24
    2f2e:	80 81       	ld	r24, Z
    2f30:	91 81       	ldd	r25, Z+1	; 0x01
    2f32:	fc 01       	movw	r30, r24
    2f34:	80 81       	ld	r24, Z
    2f36:	81 36       	cpi	r24, 0x61	; 97
    2f38:	51 f0       	breq	.+20     	; 0x2f4e <PHY_DataInd+0x11c>
    2f3a:	8d 81       	ldd	r24, Y+5	; 0x05
    2f3c:	9e 81       	ldd	r25, Y+6	; 0x06
    2f3e:	fc 01       	movw	r30, r24
    2f40:	80 81       	ld	r24, Z
    2f42:	91 81       	ldd	r25, Z+1	; 0x01
    2f44:	fc 01       	movw	r30, r24
    2f46:	80 81       	ld	r24, Z
    2f48:	81 34       	cpi	r24, 0x41	; 65
    2f4a:	09 f0       	breq	.+2      	; 0x2f4e <PHY_DataInd+0x11c>
    2f4c:	c6 c0       	rjmp	.+396    	; 0x30da <PHY_DataInd+0x2a8>
    2f4e:	8d 81       	ldd	r24, Y+5	; 0x05
    2f50:	9e 81       	ldd	r25, Y+6	; 0x06
    2f52:	fc 01       	movw	r30, r24
    2f54:	82 81       	ldd	r24, Z+2	; 0x02
    2f56:	80 31       	cpi	r24, 0x10	; 16
    2f58:	e8 f4       	brcc	.+58     	; 0x2f94 <PHY_DataInd+0x162>
		{
			return;
    2f5a:	bf c0       	rjmp	.+382    	; 0x30da <PHY_DataInd+0x2a8>
		}
	}
	else if(0x80 == ind->data[1])
    2f5c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f5e:	9e 81       	ldd	r25, Y+6	; 0x06
    2f60:	fc 01       	movw	r30, r24
    2f62:	80 81       	ld	r24, Z
    2f64:	91 81       	ldd	r25, Z+1	; 0x01
    2f66:	01 96       	adiw	r24, 0x01	; 1
    2f68:	fc 01       	movw	r30, r24
    2f6a:	80 81       	ld	r24, Z
    2f6c:	80 38       	cpi	r24, 0x80	; 128
    2f6e:	09 f0       	breq	.+2      	; 0x2f72 <PHY_DataInd+0x140>
    2f70:	b6 c0       	rjmp	.+364    	; 0x30de <PHY_DataInd+0x2ac>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    2f72:	8d 81       	ldd	r24, Y+5	; 0x05
    2f74:	9e 81       	ldd	r25, Y+6	; 0x06
    2f76:	fc 01       	movw	r30, r24
    2f78:	80 81       	ld	r24, Z
    2f7a:	91 81       	ldd	r25, Z+1	; 0x01
    2f7c:	fc 01       	movw	r30, r24
    2f7e:	80 81       	ld	r24, Z
    2f80:	88 23       	and	r24, r24
    2f82:	09 f0       	breq	.+2      	; 0x2f86 <PHY_DataInd+0x154>
    2f84:	ae c0       	rjmp	.+348    	; 0x30e2 <PHY_DataInd+0x2b0>
    2f86:	8d 81       	ldd	r24, Y+5	; 0x05
    2f88:	9e 81       	ldd	r25, Y+6	; 0x06
    2f8a:	fc 01       	movw	r30, r24
    2f8c:	82 81       	ldd	r24, Z+2	; 0x02
    2f8e:	8b 30       	cpi	r24, 0x0B	; 11
    2f90:	08 f4       	brcc	.+2      	; 0x2f94 <PHY_DataInd+0x162>
    2f92:	a7 c0       	rjmp	.+334    	; 0x30e2 <PHY_DataInd+0x2b0>
	else
	{
		return;
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
    2f94:	8d 81       	ldd	r24, Y+5	; 0x05
    2f96:	9e 81       	ldd	r25, Y+6	; 0x06
    2f98:	fc 01       	movw	r30, r24
    2f9a:	80 81       	ld	r24, Z
    2f9c:	91 81       	ldd	r25, Z+1	; 0x01
    2f9e:	01 96       	adiw	r24, 0x01	; 1
    2fa0:	fc 01       	movw	r30, r24
    2fa2:	80 81       	ld	r24, Z
    2fa4:	88 38       	cpi	r24, 0x88	; 136
    2fa6:	51 f0       	breq	.+20     	; 0x2fbc <PHY_DataInd+0x18a>
    2fa8:	8d 81       	ldd	r24, Y+5	; 0x05
    2faa:	9e 81       	ldd	r25, Y+6	; 0x06
    2fac:	fc 01       	movw	r30, r24
    2fae:	80 81       	ld	r24, Z
    2fb0:	91 81       	ldd	r25, Z+1	; 0x01
    2fb2:	01 96       	adiw	r24, 0x01	; 1
    2fb4:	fc 01       	movw	r30, r24
    2fb6:	80 81       	ld	r24, Z
    2fb8:	80 38       	cpi	r24, 0x80	; 128
    2fba:	d9 f4       	brne	.+54     	; 0x2ff2 <PHY_DataInd+0x1c0>
	{
		if (NULL == (frame = nwkFrameAlloc())) {
    2fbc:	0e 94 9d 14 	call	0x293a	; 0x293a <nwkFrameAlloc>
    2fc0:	9a 83       	std	Y+2, r25	; 0x02
    2fc2:	89 83       	std	Y+1, r24	; 0x01
    2fc4:	89 81       	ldd	r24, Y+1	; 0x01
    2fc6:	9a 81       	ldd	r25, Y+2	; 0x02
    2fc8:	89 2b       	or	r24, r25
    2fca:	09 f4       	brne	.+2      	; 0x2fce <PHY_DataInd+0x19c>
    2fcc:	8c c0       	rjmp	.+280    	; 0x30e6 <PHY_DataInd+0x2b4>
			return;
		}
		// if frame received is NwkFrameHeader change state to Receveid
		// if frame receveid is a 802.15.4 beacon change state to Beacon
		frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    2fce:	8d 81       	ldd	r24, Y+5	; 0x05
    2fd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fd2:	fc 01       	movw	r30, r24
    2fd4:	80 81       	ld	r24, Z
    2fd6:	91 81       	ldd	r25, Z+1	; 0x01
    2fd8:	01 96       	adiw	r24, 0x01	; 1
    2fda:	fc 01       	movw	r30, r24
    2fdc:	80 81       	ld	r24, Z
    2fde:	88 38       	cpi	r24, 0x88	; 136
    2fe0:	11 f4       	brne	.+4      	; 0x2fe6 <PHY_DataInd+0x1b4>
    2fe2:	20 e2       	ldi	r18, 0x20	; 32
    2fe4:	01 c0       	rjmp	.+2      	; 0x2fe8 <PHY_DataInd+0x1b6>
    2fe6:	25 e2       	ldi	r18, 0x25	; 37
    2fe8:	89 81       	ldd	r24, Y+1	; 0x01
    2fea:	9a 81       	ldd	r25, Y+2	; 0x02
    2fec:	fc 01       	movw	r30, r24
    2fee:	20 83       	st	Z, r18
    2ff0:	46 c0       	rjmp	.+140    	; 0x307e <PHY_DataInd+0x24c>
	}
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
    2ff2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ff4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ff6:	fc 01       	movw	r30, r24
    2ff8:	80 81       	ld	r24, Z
    2ffa:	91 81       	ldd	r25, Z+1	; 0x01
    2ffc:	fc 01       	movw	r30, r24
    2ffe:	80 81       	ld	r24, Z
    3000:	8c 30       	cpi	r24, 0x0C	; 12
    3002:	81 f4       	brne	.+32     	; 0x3024 <PHY_DataInd+0x1f2>
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
    3004:	81 e0       	ldi	r24, 0x01	; 1
    3006:	0e 94 0f 15 	call	0x2a1e	; 0x2a1e <nwkFrameAlloc_LLDN>
    300a:	9a 83       	std	Y+2, r25	; 0x02
    300c:	89 83       	std	Y+1, r24	; 0x01
    300e:	89 81       	ldd	r24, Y+1	; 0x01
    3010:	9a 81       	ldd	r25, Y+2	; 0x02
    3012:	89 2b       	or	r24, r25
    3014:	09 f4       	brne	.+2      	; 0x3018 <PHY_DataInd+0x1e6>
    3016:	69 c0       	rjmp	.+210    	; 0x30ea <PHY_DataInd+0x2b8>
			return;
		}
		// if frame receveid is LL-Beacon change state to LLBEACON
		frame->state = NWK_RX_STATE_LLBEACON;
    3018:	89 81       	ldd	r24, Y+1	; 0x01
    301a:	9a 81       	ldd	r25, Y+2	; 0x02
    301c:	26 e2       	ldi	r18, 0x26	; 38
    301e:	fc 01       	movw	r30, r24
    3020:	20 83       	st	Z, r18
    3022:	2d c0       	rjmp	.+90     	; 0x307e <PHY_DataInd+0x24c>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
    3024:	80 e0       	ldi	r24, 0x00	; 0
    3026:	0e 94 0f 15 	call	0x2a1e	; 0x2a1e <nwkFrameAlloc_LLDN>
    302a:	9a 83       	std	Y+2, r25	; 0x02
    302c:	89 83       	std	Y+1, r24	; 0x01
    302e:	89 81       	ldd	r24, Y+1	; 0x01
    3030:	9a 81       	ldd	r25, Y+2	; 0x02
    3032:	89 2b       	or	r24, r25
    3034:	09 f4       	brne	.+2      	; 0x3038 <PHY_DataInd+0x206>
    3036:	5b c0       	rjmp	.+182    	; 0x30ee <PHY_DataInd+0x2bc>
			return;
		}
		// if frame receveid is LL-AckFrame change state to LLACKFRAME
		// if frame receveid is LL-MACComand change state to LLCOMMAND
		if(ind->data[0] == 0x8c) 
    3038:	8d 81       	ldd	r24, Y+5	; 0x05
    303a:	9e 81       	ldd	r25, Y+6	; 0x06
    303c:	fc 01       	movw	r30, r24
    303e:	80 81       	ld	r24, Z
    3040:	91 81       	ldd	r25, Z+1	; 0x01
    3042:	fc 01       	movw	r30, r24
    3044:	80 81       	ld	r24, Z
    3046:	8c 38       	cpi	r24, 0x8C	; 140
    3048:	31 f4       	brne	.+12     	; 0x3056 <PHY_DataInd+0x224>
			frame->state = NWK_RX_STATE_LLACKFRAME;
    304a:	89 81       	ldd	r24, Y+1	; 0x01
    304c:	9a 81       	ldd	r25, Y+2	; 0x02
    304e:	28 e2       	ldi	r18, 0x28	; 40
    3050:	fc 01       	movw	r30, r24
    3052:	20 83       	st	Z, r18
    3054:	14 c0       	rjmp	.+40     	; 0x307e <PHY_DataInd+0x24c>
		else if(ind->data[0] == 0xcc)
    3056:	8d 81       	ldd	r24, Y+5	; 0x05
    3058:	9e 81       	ldd	r25, Y+6	; 0x06
    305a:	fc 01       	movw	r30, r24
    305c:	80 81       	ld	r24, Z
    305e:	91 81       	ldd	r25, Z+1	; 0x01
    3060:	fc 01       	movw	r30, r24
    3062:	80 81       	ld	r24, Z
    3064:	8c 3c       	cpi	r24, 0xCC	; 204
    3066:	31 f4       	brne	.+12     	; 0x3074 <PHY_DataInd+0x242>
			frame->state = NWK_RX_STATE_LLCOMMAND;
    3068:	89 81       	ldd	r24, Y+1	; 0x01
    306a:	9a 81       	ldd	r25, Y+2	; 0x02
    306c:	27 e2       	ldi	r18, 0x27	; 39
    306e:	fc 01       	movw	r30, r24
    3070:	20 83       	st	Z, r18
    3072:	05 c0       	rjmp	.+10     	; 0x307e <PHY_DataInd+0x24c>
		else
			frame->state = NWK_RX_STATE_LLDATA;	
    3074:	89 81       	ldd	r24, Y+1	; 0x01
    3076:	9a 81       	ldd	r25, Y+2	; 0x02
    3078:	29 e2       	ldi	r18, 0x29	; 41
    307a:	fc 01       	movw	r30, r24
    307c:	20 83       	st	Z, r18
	}

	frame->size = ind->size;
    307e:	8d 81       	ldd	r24, Y+5	; 0x05
    3080:	9e 81       	ldd	r25, Y+6	; 0x06
    3082:	fc 01       	movw	r30, r24
    3084:	22 81       	ldd	r18, Z+2	; 0x02
    3086:	89 81       	ldd	r24, Y+1	; 0x01
    3088:	9a 81       	ldd	r25, Y+2	; 0x02
    308a:	fc 01       	movw	r30, r24
    308c:	21 83       	std	Z+1, r18	; 0x01
// 	printf("\nframe->size = %hhx", frame->size);
	frame->rx.lqi = ind->lqi;
    308e:	8d 81       	ldd	r24, Y+5	; 0x05
    3090:	9e 81       	ldd	r25, Y+6	; 0x06
    3092:	fc 01       	movw	r30, r24
    3094:	23 81       	ldd	r18, Z+3	; 0x03
    3096:	89 81       	ldd	r24, Y+1	; 0x01
    3098:	9a 81       	ldd	r25, Y+2	; 0x02
    309a:	8d 57       	subi	r24, 0x7D	; 125
    309c:	9f 4f       	sbci	r25, 0xFF	; 255
    309e:	fc 01       	movw	r30, r24
    30a0:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    30a2:	8d 81       	ldd	r24, Y+5	; 0x05
    30a4:	9e 81       	ldd	r25, Y+6	; 0x06
    30a6:	fc 01       	movw	r30, r24
    30a8:	24 81       	ldd	r18, Z+4	; 0x04
    30aa:	89 81       	ldd	r24, Y+1	; 0x01
    30ac:	9a 81       	ldd	r25, Y+2	; 0x02
    30ae:	8c 57       	subi	r24, 0x7C	; 124
    30b0:	9f 4f       	sbci	r25, 0xFF	; 255
    30b2:	fc 01       	movw	r30, r24
    30b4:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    30b6:	8d 81       	ldd	r24, Y+5	; 0x05
    30b8:	9e 81       	ldd	r25, Y+6	; 0x06
    30ba:	fc 01       	movw	r30, r24
    30bc:	82 81       	ldd	r24, Z+2	; 0x02
    30be:	48 2f       	mov	r20, r24
    30c0:	50 e0       	ldi	r21, 0x00	; 0
    30c2:	8d 81       	ldd	r24, Y+5	; 0x05
    30c4:	9e 81       	ldd	r25, Y+6	; 0x06
    30c6:	fc 01       	movw	r30, r24
    30c8:	20 81       	ld	r18, Z
    30ca:	31 81       	ldd	r19, Z+1	; 0x01
    30cc:	89 81       	ldd	r24, Y+1	; 0x01
    30ce:	9a 81       	ldd	r25, Y+2	; 0x02
    30d0:	02 96       	adiw	r24, 0x02	; 2
    30d2:	b9 01       	movw	r22, r18
    30d4:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>
    30d8:	0b c0       	rjmp	.+22     	; 0x30f0 <PHY_DataInd+0x2be>
	}
	else if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    30da:	00 00       	nop
    30dc:	09 c0       	rjmp	.+18     	; 0x30f0 <PHY_DataInd+0x2be>
			return;
		}
	}
	else
	{
		return;
    30de:	00 00       	nop
    30e0:	07 c0       	rjmp	.+14     	; 0x30f0 <PHY_DataInd+0x2be>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    30e2:	00 00       	nop
    30e4:	05 c0       	rjmp	.+10     	; 0x30f0 <PHY_DataInd+0x2be>
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
	{
		if (NULL == (frame = nwkFrameAlloc())) {
			return;
    30e6:	00 00       	nop
    30e8:	03 c0       	rjmp	.+6      	; 0x30f0 <PHY_DataInd+0x2be>
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
			return;
    30ea:	00 00       	nop
    30ec:	01 c0       	rjmp	.+2      	; 0x30f0 <PHY_DataInd+0x2be>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
			return;
    30ee:	00 00       	nop
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
// 	printf("\nframe->payload[2] = %hhx", frame->payload[2]);

}
    30f0:	26 96       	adiw	r28, 0x06	; 6
    30f2:	0f b6       	in	r0, 0x3f	; 63
    30f4:	f8 94       	cli
    30f6:	de bf       	out	0x3e, r29	; 62
    30f8:	0f be       	out	0x3f, r0	; 63
    30fa:	cd bf       	out	0x3d, r28	; 61
    30fc:	df 91       	pop	r29
    30fe:	cf 91       	pop	r28
    3100:	08 95       	ret

00003102 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    3102:	cf 93       	push	r28
    3104:	df 93       	push	r29
    3106:	00 d0       	rcall	.+0      	; 0x3108 <nwkRxSendAck+0x6>
    3108:	00 d0       	rcall	.+0      	; 0x310a <nwkRxSendAck+0x8>
    310a:	00 d0       	rcall	.+0      	; 0x310c <nwkRxSendAck+0xa>
    310c:	cd b7       	in	r28, 0x3d	; 61
    310e:	de b7       	in	r29, 0x3e	; 62
    3110:	9e 83       	std	Y+6, r25	; 0x06
    3112:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    3114:	0e 94 9d 14 	call	0x293a	; 0x293a <nwkFrameAlloc>
    3118:	9a 83       	std	Y+2, r25	; 0x02
    311a:	89 83       	std	Y+1, r24	; 0x01
    311c:	89 81       	ldd	r24, Y+1	; 0x01
    311e:	9a 81       	ldd	r25, Y+2	; 0x02
    3120:	89 2b       	or	r24, r25
    3122:	09 f4       	brne	.+2      	; 0x3126 <nwkRxSendAck+0x24>
    3124:	6b c0       	rjmp	.+214    	; 0x31fc <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    3126:	8d 81       	ldd	r24, Y+5	; 0x05
    3128:	9e 81       	ldd	r25, Y+6	; 0x06
    312a:	fc 01       	movw	r30, r24
    312c:	81 81       	ldd	r24, Z+1	; 0x01
    312e:	20 e1       	ldi	r18, 0x10	; 16
    3130:	28 0f       	add	r18, r24
    3132:	8d 81       	ldd	r24, Y+5	; 0x05
    3134:	9e 81       	ldd	r25, Y+6	; 0x06
    3136:	fc 01       	movw	r30, r24
    3138:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    313a:	8d 81       	ldd	r24, Y+5	; 0x05
    313c:	9e 81       	ldd	r25, Y+6	; 0x06
    313e:	8f 57       	subi	r24, 0x7F	; 127
    3140:	9f 4f       	sbci	r25, 0xFF	; 255
    3142:	fc 01       	movw	r30, r24
    3144:	80 81       	ld	r24, Z
    3146:	91 81       	ldd	r25, Z+1	; 0x01
    3148:	9c 01       	movw	r18, r24
    314a:	20 5f       	subi	r18, 0xF0	; 240
    314c:	3f 4f       	sbci	r19, 0xFF	; 255
    314e:	8d 81       	ldd	r24, Y+5	; 0x05
    3150:	9e 81       	ldd	r25, Y+6	; 0x06
    3152:	8f 57       	subi	r24, 0x7F	; 127
    3154:	9f 4f       	sbci	r25, 0xFF	; 255
    3156:	fc 01       	movw	r30, r24
    3158:	31 83       	std	Z+1, r19	; 0x01
    315a:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    315c:	89 81       	ldd	r24, Y+1	; 0x01
    315e:	9a 81       	ldd	r25, Y+2	; 0x02
    3160:	0e 94 f3 15 	call	0x2be6	; 0x2be6 <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    3164:	89 81       	ldd	r24, Y+1	; 0x01
    3166:	9a 81       	ldd	r25, Y+2	; 0x02
    3168:	fc 01       	movw	r30, r24
    316a:	81 81       	ldd	r24, Z+1	; 0x01
    316c:	23 e0       	ldi	r18, 0x03	; 3
    316e:	28 0f       	add	r18, r24
    3170:	89 81       	ldd	r24, Y+1	; 0x01
    3172:	9a 81       	ldd	r25, Y+2	; 0x02
    3174:	fc 01       	movw	r30, r24
    3176:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    3178:	89 81       	ldd	r24, Y+1	; 0x01
    317a:	9a 81       	ldd	r25, Y+2	; 0x02
    317c:	89 57       	subi	r24, 0x79	; 121
    317e:	9f 4f       	sbci	r25, 0xFF	; 255
    3180:	fc 01       	movw	r30, r24
    3182:	11 82       	std	Z+1, r1	; 0x01
    3184:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    3186:	8d 81       	ldd	r24, Y+5	; 0x05
    3188:	9e 81       	ldd	r25, Y+6	; 0x06
    318a:	fc 01       	movw	r30, r24
    318c:	83 85       	ldd	r24, Z+11	; 0x0b
    318e:	81 fb       	bst	r24, 1
    3190:	22 27       	eor	r18, r18
    3192:	20 f9       	bld	r18, 0
    3194:	89 81       	ldd	r24, Y+1	; 0x01
    3196:	9a 81       	ldd	r25, Y+2	; 0x02
    3198:	21 70       	andi	r18, 0x01	; 1
    319a:	22 0f       	add	r18, r18
    319c:	fc 01       	movw	r30, r24
    319e:	33 85       	ldd	r19, Z+11	; 0x0b
    31a0:	3d 7f       	andi	r19, 0xFD	; 253
    31a2:	23 2b       	or	r18, r19
    31a4:	fc 01       	movw	r30, r24
    31a6:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    31a8:	8d 81       	ldd	r24, Y+5	; 0x05
    31aa:	9e 81       	ldd	r25, Y+6	; 0x06
    31ac:	fc 01       	movw	r30, r24
    31ae:	25 85       	ldd	r18, Z+13	; 0x0d
    31b0:	36 85       	ldd	r19, Z+14	; 0x0e
    31b2:	89 81       	ldd	r24, Y+1	; 0x01
    31b4:	9a 81       	ldd	r25, Y+2	; 0x02
    31b6:	fc 01       	movw	r30, r24
    31b8:	30 8b       	std	Z+16, r19	; 0x10
    31ba:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    31bc:	89 81       	ldd	r24, Y+1	; 0x01
    31be:	9a 81       	ldd	r25, Y+2	; 0x02
    31c0:	8f 57       	subi	r24, 0x7F	; 127
    31c2:	9f 4f       	sbci	r25, 0xFF	; 255
    31c4:	fc 01       	movw	r30, r24
    31c6:	80 81       	ld	r24, Z
    31c8:	91 81       	ldd	r25, Z+1	; 0x01
    31ca:	9c 83       	std	Y+4, r25	; 0x04
    31cc:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    31ce:	8b 81       	ldd	r24, Y+3	; 0x03
    31d0:	9c 81       	ldd	r25, Y+4	; 0x04
    31d2:	fc 01       	movw	r30, r24
    31d4:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    31d6:	20 91 df 0e 	lds	r18, 0x0EDF	; 0x800edf <nwkRxAckControl>
    31da:	8b 81       	ldd	r24, Y+3	; 0x03
    31dc:	9c 81       	ldd	r25, Y+4	; 0x04
    31de:	fc 01       	movw	r30, r24
    31e0:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    31e2:	8d 81       	ldd	r24, Y+5	; 0x05
    31e4:	9e 81       	ldd	r25, Y+6	; 0x06
    31e6:	fc 01       	movw	r30, r24
    31e8:	24 85       	ldd	r18, Z+12	; 0x0c
    31ea:	8b 81       	ldd	r24, Y+3	; 0x03
    31ec:	9c 81       	ldd	r25, Y+4	; 0x04
    31ee:	fc 01       	movw	r30, r24
    31f0:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    31f2:	89 81       	ldd	r24, Y+1	; 0x01
    31f4:	9a 81       	ldd	r25, Y+2	; 0x02
    31f6:	0e 94 79 20 	call	0x40f2	; 0x40f2 <nwkTxFrame>
    31fa:	01 c0       	rjmp	.+2      	; 0x31fe <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    31fc:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    31fe:	26 96       	adiw	r28, 0x06	; 6
    3200:	0f b6       	in	r0, 0x3f	; 63
    3202:	f8 94       	cli
    3204:	de bf       	out	0x3e, r29	; 62
    3206:	0f be       	out	0x3f, r0	; 63
    3208:	cd bf       	out	0x3d, r28	; 61
    320a:	df 91       	pop	r29
    320c:	cf 91       	pop	r28
    320e:	08 95       	ret

00003210 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    3210:	cf 93       	push	r28
    3212:	df 93       	push	r29
    3214:	1f 92       	push	r1
    3216:	cd b7       	in	r28, 0x3d	; 61
    3218:	de b7       	in	r29, 0x3e	; 62
    321a:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    321c:	89 81       	ldd	r24, Y+1	; 0x01
    321e:	80 93 df 0e 	sts	0x0EDF, r24	; 0x800edf <nwkRxAckControl>
}
    3222:	00 00       	nop
    3224:	0f 90       	pop	r0
    3226:	df 91       	pop	r29
    3228:	cf 91       	pop	r28
    322a:	08 95       	ret

0000322c <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    322c:	cf 93       	push	r28
    322e:	df 93       	push	r29
    3230:	00 d0       	rcall	.+0      	; 0x3232 <nwkRxDuplicateRejectionTimerHandler+0x6>
    3232:	00 d0       	rcall	.+0      	; 0x3234 <nwkRxDuplicateRejectionTimerHandler+0x8>
    3234:	cd b7       	in	r28, 0x3d	; 61
    3236:	de b7       	in	r29, 0x3e	; 62
    3238:	9c 83       	std	Y+4, r25	; 0x04
    323a:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    323c:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    323e:	1a 82       	std	Y+2, r1	; 0x02
    3240:	30 c0       	rjmp	.+96     	; 0x32a2 <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    3242:	8a 81       	ldd	r24, Y+2	; 0x02
    3244:	28 2f       	mov	r18, r24
    3246:	30 e0       	ldi	r19, 0x00	; 0
    3248:	c9 01       	movw	r24, r18
    324a:	88 0f       	add	r24, r24
    324c:	99 1f       	adc	r25, r25
    324e:	88 0f       	add	r24, r24
    3250:	99 1f       	adc	r25, r25
    3252:	82 0f       	add	r24, r18
    3254:	93 1f       	adc	r25, r19
    3256:	87 51       	subi	r24, 0x17	; 23
    3258:	92 4f       	sbci	r25, 0xF2	; 242
    325a:	fc 01       	movw	r30, r24
    325c:	80 81       	ld	r24, Z
    325e:	88 23       	and	r24, r24
    3260:	e9 f0       	breq	.+58     	; 0x329c <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    3262:	8a 81       	ldd	r24, Y+2	; 0x02
    3264:	28 2f       	mov	r18, r24
    3266:	30 e0       	ldi	r19, 0x00	; 0
    3268:	c9 01       	movw	r24, r18
    326a:	88 0f       	add	r24, r24
    326c:	99 1f       	adc	r25, r25
    326e:	88 0f       	add	r24, r24
    3270:	99 1f       	adc	r25, r25
    3272:	82 0f       	add	r24, r18
    3274:	93 1f       	adc	r25, r19
    3276:	87 51       	subi	r24, 0x17	; 23
    3278:	92 4f       	sbci	r25, 0xF2	; 242
    327a:	fc 01       	movw	r30, r24
    327c:	80 81       	ld	r24, Z
    327e:	4f ef       	ldi	r20, 0xFF	; 255
    3280:	48 0f       	add	r20, r24
    3282:	c9 01       	movw	r24, r18
    3284:	88 0f       	add	r24, r24
    3286:	99 1f       	adc	r25, r25
    3288:	88 0f       	add	r24, r24
    328a:	99 1f       	adc	r25, r25
    328c:	82 0f       	add	r24, r18
    328e:	93 1f       	adc	r25, r19
    3290:	87 51       	subi	r24, 0x17	; 23
    3292:	92 4f       	sbci	r25, 0xF2	; 242
    3294:	fc 01       	movw	r30, r24
    3296:	40 83       	st	Z, r20
			restart = true;
    3298:	81 e0       	ldi	r24, 0x01	; 1
    329a:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    329c:	8a 81       	ldd	r24, Y+2	; 0x02
    329e:	8f 5f       	subi	r24, 0xFF	; 255
    32a0:	8a 83       	std	Y+2, r24	; 0x02
    32a2:	8a 81       	ldd	r24, Y+2	; 0x02
    32a4:	82 33       	cpi	r24, 0x32	; 50
    32a6:	68 f2       	brcs	.-102    	; 0x3242 <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    32a8:	89 81       	ldd	r24, Y+1	; 0x01
    32aa:	88 23       	and	r24, r24
    32ac:	21 f0       	breq	.+8      	; 0x32b6 <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    32ae:	8b 81       	ldd	r24, Y+3	; 0x03
    32b0:	9c 81       	ldd	r25, Y+4	; 0x04
    32b2:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>
	}
}
    32b6:	00 00       	nop
    32b8:	0f 90       	pop	r0
    32ba:	0f 90       	pop	r0
    32bc:	0f 90       	pop	r0
    32be:	0f 90       	pop	r0
    32c0:	df 91       	pop	r29
    32c2:	cf 91       	pop	r28
    32c4:	08 95       	ret

000032c6 <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    32c6:	cf 93       	push	r28
    32c8:	df 93       	push	r29
    32ca:	cd b7       	in	r28, 0x3d	; 61
    32cc:	de b7       	in	r29, 0x3e	; 62
    32ce:	29 97       	sbiw	r28, 0x09	; 9
    32d0:	0f b6       	in	r0, 0x3f	; 63
    32d2:	f8 94       	cli
    32d4:	de bf       	out	0x3e, r29	; 62
    32d6:	0f be       	out	0x3f, r0	; 63
    32d8:	cd bf       	out	0x3d, r28	; 61
    32da:	99 87       	std	Y+9, r25	; 0x09
    32dc:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    32de:	1a 82       	std	Y+2, r1	; 0x02
    32e0:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    32e2:	1b 82       	std	Y+3, r1	; 0x03
    32e4:	90 c0       	rjmp	.+288    	; 0x3406 <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    32e6:	8b 81       	ldd	r24, Y+3	; 0x03
    32e8:	28 2f       	mov	r18, r24
    32ea:	30 e0       	ldi	r19, 0x00	; 0
    32ec:	c9 01       	movw	r24, r18
    32ee:	88 0f       	add	r24, r24
    32f0:	99 1f       	adc	r25, r25
    32f2:	88 0f       	add	r24, r24
    32f4:	99 1f       	adc	r25, r25
    32f6:	82 0f       	add	r24, r18
    32f8:	93 1f       	adc	r25, r19
    32fa:	8b 51       	subi	r24, 0x1B	; 27
    32fc:	92 4f       	sbci	r25, 0xF2	; 242
    32fe:	9d 83       	std	Y+5, r25	; 0x05
    3300:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3302:	8c 81       	ldd	r24, Y+4	; 0x04
    3304:	9d 81       	ldd	r25, Y+5	; 0x05
    3306:	fc 01       	movw	r30, r24
    3308:	84 81       	ldd	r24, Z+4	; 0x04
    330a:	88 23       	and	r24, r24
    330c:	09 f4       	brne	.+2      	; 0x3310 <nwkRxRejectDuplicate+0x4a>
    330e:	6e c0       	rjmp	.+220    	; 0x33ec <nwkRxRejectDuplicate+0x126>
    3310:	88 85       	ldd	r24, Y+8	; 0x08
    3312:	99 85       	ldd	r25, Y+9	; 0x09
    3314:	fc 01       	movw	r30, r24
    3316:	23 85       	ldd	r18, Z+11	; 0x0b
    3318:	34 85       	ldd	r19, Z+12	; 0x0c
    331a:	8c 81       	ldd	r24, Y+4	; 0x04
    331c:	9d 81       	ldd	r25, Y+5	; 0x05
    331e:	fc 01       	movw	r30, r24
    3320:	80 81       	ld	r24, Z
    3322:	91 81       	ldd	r25, Z+1	; 0x01
    3324:	28 17       	cp	r18, r24
    3326:	39 07       	cpc	r19, r25
    3328:	09 f0       	breq	.+2      	; 0x332c <nwkRxRejectDuplicate+0x66>
    332a:	60 c0       	rjmp	.+192    	; 0x33ec <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    332c:	8c 81       	ldd	r24, Y+4	; 0x04
    332e:	9d 81       	ldd	r25, Y+5	; 0x05
    3330:	fc 01       	movw	r30, r24
    3332:	22 81       	ldd	r18, Z+2	; 0x02
    3334:	88 85       	ldd	r24, Y+8	; 0x08
    3336:	99 85       	ldd	r25, Y+9	; 0x09
    3338:	fc 01       	movw	r30, r24
    333a:	82 85       	ldd	r24, Z+10	; 0x0a
    333c:	f2 2f       	mov	r31, r18
    333e:	f8 1b       	sub	r31, r24
    3340:	8f 2f       	mov	r24, r31
    3342:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    3344:	8e 81       	ldd	r24, Y+6	; 0x06
    3346:	88 30       	cpi	r24, 0x08	; 8
    3348:	58 f5       	brcc	.+86     	; 0x33a0 <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    334a:	8c 81       	ldd	r24, Y+4	; 0x04
    334c:	9d 81       	ldd	r25, Y+5	; 0x05
    334e:	fc 01       	movw	r30, r24
    3350:	83 81       	ldd	r24, Z+3	; 0x03
    3352:	88 2f       	mov	r24, r24
    3354:	90 e0       	ldi	r25, 0x00	; 0
    3356:	2e 81       	ldd	r18, Y+6	; 0x06
    3358:	22 2f       	mov	r18, r18
    335a:	30 e0       	ldi	r19, 0x00	; 0
    335c:	02 c0       	rjmp	.+4      	; 0x3362 <nwkRxRejectDuplicate+0x9c>
    335e:	95 95       	asr	r25
    3360:	87 95       	ror	r24
    3362:	2a 95       	dec	r18
    3364:	e2 f7       	brpl	.-8      	; 0x335e <nwkRxRejectDuplicate+0x98>
    3366:	81 70       	andi	r24, 0x01	; 1
    3368:	99 27       	eor	r25, r25
    336a:	89 2b       	or	r24, r25
    336c:	11 f0       	breq	.+4      	; 0x3372 <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    336e:	81 e0       	ldi	r24, 0x01	; 1
    3370:	75 c0       	rjmp	.+234    	; 0x345c <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    3372:	8c 81       	ldd	r24, Y+4	; 0x04
    3374:	9d 81       	ldd	r25, Y+5	; 0x05
    3376:	fc 01       	movw	r30, r24
    3378:	83 81       	ldd	r24, Z+3	; 0x03
    337a:	48 2f       	mov	r20, r24
    337c:	8e 81       	ldd	r24, Y+6	; 0x06
    337e:	28 2f       	mov	r18, r24
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	90 e0       	ldi	r25, 0x00	; 0
    3386:	02 c0       	rjmp	.+4      	; 0x338c <nwkRxRejectDuplicate+0xc6>
    3388:	88 0f       	add	r24, r24
    338a:	99 1f       	adc	r25, r25
    338c:	2a 95       	dec	r18
    338e:	e2 f7       	brpl	.-8      	; 0x3388 <nwkRxRejectDuplicate+0xc2>
    3390:	84 2b       	or	r24, r20
    3392:	28 2f       	mov	r18, r24
    3394:	8c 81       	ldd	r24, Y+4	; 0x04
    3396:	9d 81       	ldd	r25, Y+5	; 0x05
    3398:	fc 01       	movw	r30, r24
    339a:	23 83       	std	Z+3, r18	; 0x03
				return false;
    339c:	80 e0       	ldi	r24, 0x00	; 0
    339e:	5e c0       	rjmp	.+188    	; 0x345c <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    33a0:	8e 81       	ldd	r24, Y+6	; 0x06
    33a2:	81 95       	neg	r24
    33a4:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    33a6:	88 85       	ldd	r24, Y+8	; 0x08
    33a8:	99 85       	ldd	r25, Y+9	; 0x09
    33aa:	fc 01       	movw	r30, r24
    33ac:	22 85       	ldd	r18, Z+10	; 0x0a
    33ae:	8c 81       	ldd	r24, Y+4	; 0x04
    33b0:	9d 81       	ldd	r25, Y+5	; 0x05
    33b2:	fc 01       	movw	r30, r24
    33b4:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    33b6:	8c 81       	ldd	r24, Y+4	; 0x04
    33b8:	9d 81       	ldd	r25, Y+5	; 0x05
    33ba:	fc 01       	movw	r30, r24
    33bc:	83 81       	ldd	r24, Z+3	; 0x03
    33be:	88 2f       	mov	r24, r24
    33c0:	90 e0       	ldi	r25, 0x00	; 0
    33c2:	2f 81       	ldd	r18, Y+7	; 0x07
    33c4:	22 2f       	mov	r18, r18
    33c6:	30 e0       	ldi	r19, 0x00	; 0
    33c8:	02 c0       	rjmp	.+4      	; 0x33ce <nwkRxRejectDuplicate+0x108>
    33ca:	88 0f       	add	r24, r24
    33cc:	99 1f       	adc	r25, r25
    33ce:	2a 95       	dec	r18
    33d0:	e2 f7       	brpl	.-8      	; 0x33ca <nwkRxRejectDuplicate+0x104>
    33d2:	81 60       	ori	r24, 0x01	; 1
    33d4:	28 2f       	mov	r18, r24
    33d6:	8c 81       	ldd	r24, Y+4	; 0x04
    33d8:	9d 81       	ldd	r25, Y+5	; 0x05
    33da:	fc 01       	movw	r30, r24
    33dc:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    33de:	8c 81       	ldd	r24, Y+4	; 0x04
    33e0:	9d 81       	ldd	r25, Y+5	; 0x05
    33e2:	25 e1       	ldi	r18, 0x15	; 21
    33e4:	fc 01       	movw	r30, r24
    33e6:	24 83       	std	Z+4, r18	; 0x04
				return false;
    33e8:	80 e0       	ldi	r24, 0x00	; 0
    33ea:	38 c0       	rjmp	.+112    	; 0x345c <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    33ec:	8c 81       	ldd	r24, Y+4	; 0x04
    33ee:	9d 81       	ldd	r25, Y+5	; 0x05
    33f0:	fc 01       	movw	r30, r24
    33f2:	84 81       	ldd	r24, Z+4	; 0x04
    33f4:	88 23       	and	r24, r24
    33f6:	21 f4       	brne	.+8      	; 0x3400 <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    33f8:	8c 81       	ldd	r24, Y+4	; 0x04
    33fa:	9d 81       	ldd	r25, Y+5	; 0x05
    33fc:	9a 83       	std	Y+2, r25	; 0x02
    33fe:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3400:	8b 81       	ldd	r24, Y+3	; 0x03
    3402:	8f 5f       	subi	r24, 0xFF	; 255
    3404:	8b 83       	std	Y+3, r24	; 0x03
    3406:	8b 81       	ldd	r24, Y+3	; 0x03
    3408:	82 33       	cpi	r24, 0x32	; 50
    340a:	08 f4       	brcc	.+2      	; 0x340e <nwkRxRejectDuplicate+0x148>
    340c:	6c cf       	rjmp	.-296    	; 0x32e6 <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    340e:	89 81       	ldd	r24, Y+1	; 0x01
    3410:	9a 81       	ldd	r25, Y+2	; 0x02
    3412:	89 2b       	or	r24, r25
    3414:	11 f4       	brne	.+4      	; 0x341a <nwkRxRejectDuplicate+0x154>
		return true;
    3416:	81 e0       	ldi	r24, 0x01	; 1
    3418:	21 c0       	rjmp	.+66     	; 0x345c <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    341a:	88 85       	ldd	r24, Y+8	; 0x08
    341c:	99 85       	ldd	r25, Y+9	; 0x09
    341e:	fc 01       	movw	r30, r24
    3420:	23 85       	ldd	r18, Z+11	; 0x0b
    3422:	34 85       	ldd	r19, Z+12	; 0x0c
    3424:	89 81       	ldd	r24, Y+1	; 0x01
    3426:	9a 81       	ldd	r25, Y+2	; 0x02
    3428:	fc 01       	movw	r30, r24
    342a:	31 83       	std	Z+1, r19	; 0x01
    342c:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    342e:	88 85       	ldd	r24, Y+8	; 0x08
    3430:	99 85       	ldd	r25, Y+9	; 0x09
    3432:	fc 01       	movw	r30, r24
    3434:	22 85       	ldd	r18, Z+10	; 0x0a
    3436:	89 81       	ldd	r24, Y+1	; 0x01
    3438:	9a 81       	ldd	r25, Y+2	; 0x02
    343a:	fc 01       	movw	r30, r24
    343c:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    343e:	89 81       	ldd	r24, Y+1	; 0x01
    3440:	9a 81       	ldd	r25, Y+2	; 0x02
    3442:	21 e0       	ldi	r18, 0x01	; 1
    3444:	fc 01       	movw	r30, r24
    3446:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    3448:	89 81       	ldd	r24, Y+1	; 0x01
    344a:	9a 81       	ldd	r25, Y+2	; 0x02
    344c:	25 e1       	ldi	r18, 0x15	; 21
    344e:	fc 01       	movw	r30, r24
    3450:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    3452:	80 ee       	ldi	r24, 0xE0	; 224
    3454:	9e e0       	ldi	r25, 0x0E	; 14
    3456:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>

	return false;
    345a:	80 e0       	ldi	r24, 0x00	; 0
}
    345c:	29 96       	adiw	r28, 0x09	; 9
    345e:	0f b6       	in	r0, 0x3f	; 63
    3460:	f8 94       	cli
    3462:	de bf       	out	0x3e, r29	; 62
    3464:	0f be       	out	0x3f, r0	; 63
    3466:	cd bf       	out	0x3d, r28	; 61
    3468:	df 91       	pop	r29
    346a:	cf 91       	pop	r28
    346c:	08 95       	ret

0000346e <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    346e:	cf 93       	push	r28
    3470:	df 93       	push	r29
    3472:	00 d0       	rcall	.+0      	; 0x3474 <nwkRxSeriveDataInd+0x6>
    3474:	cd b7       	in	r28, 0x3d	; 61
    3476:	de b7       	in	r29, 0x3e	; 62
    3478:	9a 83       	std	Y+2, r25	; 0x02
    347a:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    347c:	89 81       	ldd	r24, Y+1	; 0x01
    347e:	9a 81       	ldd	r25, Y+2	; 0x02
    3480:	fc 01       	movw	r30, r24
    3482:	82 85       	ldd	r24, Z+10	; 0x0a
    3484:	88 23       	and	r24, r24
    3486:	11 f4       	brne	.+4      	; 0x348c <nwkRxSeriveDataInd+0x1e>
		return false;
    3488:	80 e0       	ldi	r24, 0x00	; 0
    348a:	11 c0       	rjmp	.+34     	; 0x34ae <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    348c:	89 81       	ldd	r24, Y+1	; 0x01
    348e:	9a 81       	ldd	r25, Y+2	; 0x02
    3490:	fc 01       	movw	r30, r24
    3492:	80 85       	ldd	r24, Z+8	; 0x08
    3494:	91 85       	ldd	r25, Z+9	; 0x09
    3496:	fc 01       	movw	r30, r24
    3498:	80 81       	ld	r24, Z
    349a:	88 2f       	mov	r24, r24
    349c:	90 e0       	ldi	r25, 0x00	; 0
    349e:	89 2b       	or	r24, r25
    34a0:	29 f4       	brne	.+10     	; 0x34ac <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    34a2:	89 81       	ldd	r24, Y+1	; 0x01
    34a4:	9a 81       	ldd	r25, Y+2	; 0x02
    34a6:	0e 94 9f 21 	call	0x433e	; 0x433e <nwkTxAckReceived>
    34aa:	01 c0       	rjmp	.+2      	; 0x34ae <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    34ac:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    34ae:	0f 90       	pop	r0
    34b0:	0f 90       	pop	r0
    34b2:	df 91       	pop	r29
    34b4:	cf 91       	pop	r28
    34b6:	08 95       	ret

000034b8 <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    34b8:	cf 93       	push	r28
    34ba:	df 93       	push	r29
    34bc:	cd b7       	in	r28, 0x3d	; 61
    34be:	de b7       	in	r29, 0x3e	; 62
    34c0:	28 97       	sbiw	r28, 0x08	; 8
    34c2:	0f b6       	in	r0, 0x3f	; 63
    34c4:	f8 94       	cli
    34c6:	de bf       	out	0x3e, r29	; 62
    34c8:	0f be       	out	0x3f, r0	; 63
    34ca:	cd bf       	out	0x3d, r28	; 61
    34cc:	98 87       	std	Y+8, r25	; 0x08
    34ce:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    34d0:	8f 81       	ldd	r24, Y+7	; 0x07
    34d2:	98 85       	ldd	r25, Y+8	; 0x08
    34d4:	02 96       	adiw	r24, 0x02	; 2
    34d6:	9b 83       	std	Y+3, r25	; 0x03
    34d8:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    34da:	8f 81       	ldd	r24, Y+7	; 0x07
    34dc:	98 85       	ldd	r25, Y+8	; 0x08
    34de:	24 e2       	ldi	r18, 0x24	; 36
    34e0:	fc 01       	movw	r30, r24
    34e2:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    34e4:	8a 81       	ldd	r24, Y+2	; 0x02
    34e6:	9b 81       	ldd	r25, Y+3	; 0x03
    34e8:	fc 01       	movw	r30, r24
    34ea:	81 85       	ldd	r24, Z+9	; 0x09
    34ec:	82 70       	andi	r24, 0x02	; 2
    34ee:	88 23       	and	r24, r24
    34f0:	09 f0       	breq	.+2      	; 0x34f4 <nwkRxHandleReceivedFrame+0x3c>
    34f2:	3b c1       	rjmp	.+630    	; 0x376a <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    34f4:	8a 81       	ldd	r24, Y+2	; 0x02
    34f6:	9b 81       	ldd	r25, Y+3	; 0x03
    34f8:	fc 01       	movw	r30, r24
    34fa:	81 85       	ldd	r24, Z+9	; 0x09
    34fc:	88 70       	andi	r24, 0x08	; 8
    34fe:	88 23       	and	r24, r24
    3500:	41 f0       	breq	.+16     	; 0x3512 <nwkRxHandleReceivedFrame+0x5a>
    3502:	8a 81       	ldd	r24, Y+2	; 0x02
    3504:	9b 81       	ldd	r25, Y+3	; 0x03
    3506:	fc 01       	movw	r30, r24
    3508:	81 85       	ldd	r24, Z+9	; 0x09
    350a:	81 70       	andi	r24, 0x01	; 1
    350c:	88 23       	and	r24, r24
    350e:	09 f0       	breq	.+2      	; 0x3512 <nwkRxHandleReceivedFrame+0x5a>
    3510:	2e c1       	rjmp	.+604    	; 0x376e <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    3512:	8a 81       	ldd	r24, Y+2	; 0x02
    3514:	9b 81       	ldd	r25, Y+3	; 0x03
    3516:	fc 01       	movw	r30, r24
    3518:	83 81       	ldd	r24, Z+3	; 0x03
    351a:	94 81       	ldd	r25, Z+4	; 0x04
    351c:	01 96       	adiw	r24, 0x01	; 1
    351e:	d1 f4       	brne	.+52     	; 0x3554 <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    3520:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    3524:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    3528:	8a 81       	ldd	r24, Y+2	; 0x02
    352a:	9b 81       	ldd	r25, Y+3	; 0x03
    352c:	fc 01       	movw	r30, r24
    352e:	85 85       	ldd	r24, Z+13	; 0x0d
    3530:	96 85       	ldd	r25, Z+14	; 0x0e
    3532:	28 17       	cp	r18, r24
    3534:	39 07       	cpc	r19, r25
    3536:	41 f0       	breq	.+16     	; 0x3548 <nwkRxHandleReceivedFrame+0x90>
    3538:	8a 81       	ldd	r24, Y+2	; 0x02
    353a:	9b 81       	ldd	r25, Y+3	; 0x03
    353c:	fc 01       	movw	r30, r24
    353e:	85 85       	ldd	r24, Z+13	; 0x0d
    3540:	96 85       	ldd	r25, Z+14	; 0x0e
    3542:	01 96       	adiw	r24, 0x01	; 1
    3544:	09 f0       	breq	.+2      	; 0x3548 <nwkRxHandleReceivedFrame+0x90>
    3546:	15 c1       	rjmp	.+554    	; 0x3772 <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    3548:	8f 81       	ldd	r24, Y+7	; 0x07
    354a:	98 85       	ldd	r25, Y+8	; 0x08
    354c:	22 e2       	ldi	r18, 0x22	; 34
    354e:	fc 01       	movw	r30, r24
    3550:	20 83       	st	Z, r18
		}

		return;
    3552:	0f c1       	rjmp	.+542    	; 0x3772 <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    3554:	8a 81       	ldd	r24, Y+2	; 0x02
    3556:	9b 81       	ldd	r25, Y+3	; 0x03
    3558:	fc 01       	movw	r30, r24
    355a:	85 85       	ldd	r24, Z+13	; 0x0d
    355c:	96 85       	ldd	r25, Z+14	; 0x0e
    355e:	01 96       	adiw	r24, 0x01	; 1
    3560:	41 f4       	brne	.+16     	; 0x3572 <nwkRxHandleReceivedFrame+0xba>
    3562:	8a 81       	ldd	r24, Y+2	; 0x02
    3564:	9b 81       	ldd	r25, Y+3	; 0x03
    3566:	fc 01       	movw	r30, r24
    3568:	81 85       	ldd	r24, Z+9	; 0x09
    356a:	81 70       	andi	r24, 0x01	; 1
    356c:	88 23       	and	r24, r24
    356e:	09 f0       	breq	.+2      	; 0x3572 <nwkRxHandleReceivedFrame+0xba>
    3570:	02 c1       	rjmp	.+516    	; 0x3776 <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    3572:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    3576:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    357a:	8a 81       	ldd	r24, Y+2	; 0x02
    357c:	9b 81       	ldd	r25, Y+3	; 0x03
    357e:	fc 01       	movw	r30, r24
    3580:	83 85       	ldd	r24, Z+11	; 0x0b
    3582:	94 85       	ldd	r25, Z+12	; 0x0c
    3584:	28 17       	cp	r18, r24
    3586:	39 07       	cpc	r19, r25
    3588:	09 f4       	brne	.+2      	; 0x358c <nwkRxHandleReceivedFrame+0xd4>
    358a:	f7 c0       	rjmp	.+494    	; 0x377a <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    358c:	8a 81       	ldd	r24, Y+2	; 0x02
    358e:	9b 81       	ldd	r25, Y+3	; 0x03
    3590:	0e 94 63 19 	call	0x32c6	; 0x32c6 <nwkRxRejectDuplicate>
    3594:	88 23       	and	r24, r24
    3596:	09 f0       	breq	.+2      	; 0x359a <nwkRxHandleReceivedFrame+0xe2>
    3598:	f2 c0       	rjmp	.+484    	; 0x377e <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    359a:	8a 81       	ldd	r24, Y+2	; 0x02
    359c:	9b 81       	ldd	r25, Y+3	; 0x03
    359e:	fc 01       	movw	r30, r24
    35a0:	81 85       	ldd	r24, Z+9	; 0x09
    35a2:	88 70       	andi	r24, 0x08	; 8
    35a4:	88 23       	and	r24, r24
    35a6:	09 f4       	brne	.+2      	; 0x35aa <nwkRxHandleReceivedFrame+0xf2>
    35a8:	a9 c0       	rjmp	.+338    	; 0x36fc <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    35aa:	8f 81       	ldd	r24, Y+7	; 0x07
    35ac:	98 85       	ldd	r25, Y+8	; 0x08
    35ae:	8f 57       	subi	r24, 0x7F	; 127
    35b0:	9f 4f       	sbci	r25, 0xFF	; 255
    35b2:	fc 01       	movw	r30, r24
    35b4:	80 81       	ld	r24, Z
    35b6:	91 81       	ldd	r25, Z+1	; 0x01
    35b8:	9d 83       	std	Y+5, r25	; 0x05
    35ba:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    35bc:	8a 81       	ldd	r24, Y+2	; 0x02
    35be:	9b 81       	ldd	r25, Y+3	; 0x03
    35c0:	fc 01       	movw	r30, r24
    35c2:	85 85       	ldd	r24, Z+13	; 0x0d
    35c4:	96 85       	ldd	r25, Z+14	; 0x0e
    35c6:	0e 94 5d 16 	call	0x2cba	; 0x2cba <NWK_GroupIsMember>
    35ca:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    35cc:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    35ce:	8a 81       	ldd	r24, Y+2	; 0x02
    35d0:	9b 81       	ldd	r25, Y+3	; 0x03
    35d2:	fc 01       	movw	r30, r24
    35d4:	85 81       	ldd	r24, Z+5	; 0x05
    35d6:	96 81       	ldd	r25, Z+6	; 0x06
    35d8:	01 96       	adiw	r24, 0x01	; 1
    35da:	09 f0       	breq	.+2      	; 0x35de <nwkRxHandleReceivedFrame+0x126>
    35dc:	61 c0       	rjmp	.+194    	; 0x36a0 <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    35de:	8e 81       	ldd	r24, Y+6	; 0x06
    35e0:	88 23       	and	r24, r24
    35e2:	79 f1       	breq	.+94     	; 0x3642 <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    35e4:	8c 81       	ldd	r24, Y+4	; 0x04
    35e6:	9d 81       	ldd	r25, Y+5	; 0x05
    35e8:	fc 01       	movw	r30, r24
    35ea:	81 81       	ldd	r24, Z+1	; 0x01
    35ec:	8f 70       	andi	r24, 0x0F	; 15
    35ee:	88 2f       	mov	r24, r24
    35f0:	90 e0       	ldi	r25, 0x00	; 0
    35f2:	21 e0       	ldi	r18, 0x01	; 1
    35f4:	18 16       	cp	r1, r24
    35f6:	19 06       	cpc	r1, r25
    35f8:	0c f0       	brlt	.+2      	; 0x35fc <nwkRxHandleReceivedFrame+0x144>
    35fa:	20 e0       	ldi	r18, 0x00	; 0
    35fc:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    35fe:	8c 81       	ldd	r24, Y+4	; 0x04
    3600:	9d 81       	ldd	r25, Y+5	; 0x05
    3602:	fc 01       	movw	r30, r24
    3604:	81 81       	ldd	r24, Z+1	; 0x01
    3606:	8f 70       	andi	r24, 0x0F	; 15
    3608:	2f e0       	ldi	r18, 0x0F	; 15
    360a:	28 0f       	add	r18, r24
    360c:	2f 70       	andi	r18, 0x0F	; 15
    360e:	8c 81       	ldd	r24, Y+4	; 0x04
    3610:	9d 81       	ldd	r25, Y+5	; 0x05
    3612:	2f 70       	andi	r18, 0x0F	; 15
    3614:	fc 01       	movw	r30, r24
    3616:	31 81       	ldd	r19, Z+1	; 0x01
    3618:	30 7f       	andi	r19, 0xF0	; 240
    361a:	23 2b       	or	r18, r19
    361c:	fc 01       	movw	r30, r24
    361e:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    3620:	8c 81       	ldd	r24, Y+4	; 0x04
    3622:	9d 81       	ldd	r25, Y+5	; 0x05
    3624:	fc 01       	movw	r30, r24
    3626:	80 81       	ld	r24, Z
    3628:	28 2f       	mov	r18, r24
    362a:	22 95       	swap	r18
    362c:	2f 70       	andi	r18, 0x0F	; 15
    362e:	8c 81       	ldd	r24, Y+4	; 0x04
    3630:	9d 81       	ldd	r25, Y+5	; 0x05
    3632:	2f 70       	andi	r18, 0x0F	; 15
    3634:	fc 01       	movw	r30, r24
    3636:	30 81       	ld	r19, Z
    3638:	30 7f       	andi	r19, 0xF0	; 240
    363a:	23 2b       	or	r18, r19
    363c:	fc 01       	movw	r30, r24
    363e:	20 83       	st	Z, r18
    3640:	3b c0       	rjmp	.+118    	; 0x36b8 <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    3642:	8c 81       	ldd	r24, Y+4	; 0x04
    3644:	9d 81       	ldd	r25, Y+5	; 0x05
    3646:	fc 01       	movw	r30, r24
    3648:	80 81       	ld	r24, Z
    364a:	8f 70       	andi	r24, 0x0F	; 15
    364c:	88 2f       	mov	r24, r24
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	21 e0       	ldi	r18, 0x01	; 1
    3652:	18 16       	cp	r1, r24
    3654:	19 06       	cpc	r1, r25
    3656:	0c f0       	brlt	.+2      	; 0x365a <nwkRxHandleReceivedFrame+0x1a2>
    3658:	20 e0       	ldi	r18, 0x00	; 0
    365a:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    365c:	8c 81       	ldd	r24, Y+4	; 0x04
    365e:	9d 81       	ldd	r25, Y+5	; 0x05
    3660:	fc 01       	movw	r30, r24
    3662:	80 81       	ld	r24, Z
    3664:	8f 70       	andi	r24, 0x0F	; 15
    3666:	2f e0       	ldi	r18, 0x0F	; 15
    3668:	28 0f       	add	r18, r24
    366a:	2f 70       	andi	r18, 0x0F	; 15
    366c:	8c 81       	ldd	r24, Y+4	; 0x04
    366e:	9d 81       	ldd	r25, Y+5	; 0x05
    3670:	2f 70       	andi	r18, 0x0F	; 15
    3672:	fc 01       	movw	r30, r24
    3674:	30 81       	ld	r19, Z
    3676:	30 7f       	andi	r19, 0xF0	; 240
    3678:	23 2b       	or	r18, r19
    367a:	fc 01       	movw	r30, r24
    367c:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    367e:	8c 81       	ldd	r24, Y+4	; 0x04
    3680:	9d 81       	ldd	r25, Y+5	; 0x05
    3682:	fc 01       	movw	r30, r24
    3684:	81 81       	ldd	r24, Z+1	; 0x01
    3686:	28 2f       	mov	r18, r24
    3688:	22 95       	swap	r18
    368a:	2f 70       	andi	r18, 0x0F	; 15
    368c:	8c 81       	ldd	r24, Y+4	; 0x04
    368e:	9d 81       	ldd	r25, Y+5	; 0x05
    3690:	2f 70       	andi	r18, 0x0F	; 15
    3692:	fc 01       	movw	r30, r24
    3694:	31 81       	ldd	r19, Z+1	; 0x01
    3696:	30 7f       	andi	r19, 0xF0	; 240
    3698:	23 2b       	or	r18, r19
    369a:	fc 01       	movw	r30, r24
    369c:	21 83       	std	Z+1, r18	; 0x01
    369e:	0c c0       	rjmp	.+24     	; 0x36b8 <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    36a0:	8e 81       	ldd	r24, Y+6	; 0x06
    36a2:	88 23       	and	r24, r24
    36a4:	49 f0       	breq	.+18     	; 0x36b8 <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    36a6:	81 e0       	ldi	r24, 0x01	; 1
    36a8:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    36aa:	8a 81       	ldd	r24, Y+2	; 0x02
    36ac:	9b 81       	ldd	r25, Y+3	; 0x03
    36ae:	fc 01       	movw	r30, r24
    36b0:	21 85       	ldd	r18, Z+9	; 0x09
    36b2:	24 60       	ori	r18, 0x04	; 4
    36b4:	fc 01       	movw	r30, r24
    36b6:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    36b8:	89 81       	ldd	r24, Y+1	; 0x01
    36ba:	88 23       	and	r24, r24
    36bc:	21 f0       	breq	.+8      	; 0x36c6 <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    36be:	8f 81       	ldd	r24, Y+7	; 0x07
    36c0:	98 85       	ldd	r25, Y+8	; 0x08
    36c2:	0e 94 10 21 	call	0x4220	; 0x4220 <nwkTxBroadcastFrame>
		}

		if (member) {
    36c6:	8e 81       	ldd	r24, Y+6	; 0x06
    36c8:	88 23       	and	r24, r24
    36ca:	09 f4       	brne	.+2      	; 0x36ce <nwkRxHandleReceivedFrame+0x216>
    36cc:	59 c0       	rjmp	.+178    	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    36ce:	8f 81       	ldd	r24, Y+7	; 0x07
    36d0:	98 85       	ldd	r25, Y+8	; 0x08
    36d2:	8f 57       	subi	r24, 0x7F	; 127
    36d4:	9f 4f       	sbci	r25, 0xFF	; 255
    36d6:	fc 01       	movw	r30, r24
    36d8:	80 81       	ld	r24, Z
    36da:	91 81       	ldd	r25, Z+1	; 0x01
    36dc:	9c 01       	movw	r18, r24
    36de:	2e 5f       	subi	r18, 0xFE	; 254
    36e0:	3f 4f       	sbci	r19, 0xFF	; 255
    36e2:	8f 81       	ldd	r24, Y+7	; 0x07
    36e4:	98 85       	ldd	r25, Y+8	; 0x08
    36e6:	8f 57       	subi	r24, 0x7F	; 127
    36e8:	9f 4f       	sbci	r25, 0xFF	; 255
    36ea:	fc 01       	movw	r30, r24
    36ec:	31 83       	std	Z+1, r19	; 0x01
    36ee:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    36f0:	8f 81       	ldd	r24, Y+7	; 0x07
    36f2:	98 85       	ldd	r25, Y+8	; 0x08
    36f4:	22 e2       	ldi	r18, 0x22	; 34
    36f6:	fc 01       	movw	r30, r24
    36f8:	20 83       	st	Z, r18
    36fa:	42 c0       	rjmp	.+132    	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    36fc:	8a 81       	ldd	r24, Y+2	; 0x02
    36fe:	9b 81       	ldd	r25, Y+3	; 0x03
    3700:	fc 01       	movw	r30, r24
    3702:	85 81       	ldd	r24, Z+5	; 0x05
    3704:	96 81       	ldd	r25, Z+6	; 0x06
    3706:	01 96       	adiw	r24, 0x01	; 1
    3708:	b9 f4       	brne	.+46     	; 0x3738 <nwkRxHandleReceivedFrame+0x280>
    370a:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    370e:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
				header->nwkDstAddr &&
    3712:	8a 81       	ldd	r24, Y+2	; 0x02
    3714:	9b 81       	ldd	r25, Y+3	; 0x03
    3716:	fc 01       	movw	r30, r24
    3718:	85 85       	ldd	r24, Z+13	; 0x0d
    371a:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    371c:	28 17       	cp	r18, r24
    371e:	39 07       	cpc	r19, r25
    3720:	59 f0       	breq	.+22     	; 0x3738 <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    3722:	8a 81       	ldd	r24, Y+2	; 0x02
    3724:	9b 81       	ldd	r25, Y+3	; 0x03
    3726:	fc 01       	movw	r30, r24
    3728:	81 85       	ldd	r24, Z+9	; 0x09
    372a:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    372c:	88 23       	and	r24, r24
    372e:	21 f4       	brne	.+8      	; 0x3738 <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    3730:	8f 81       	ldd	r24, Y+7	; 0x07
    3732:	98 85       	ldd	r25, Y+8	; 0x08
    3734:	0e 94 10 21 	call	0x4220	; 0x4220 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3738:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    373c:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    3740:	8a 81       	ldd	r24, Y+2	; 0x02
    3742:	9b 81       	ldd	r25, Y+3	; 0x03
    3744:	fc 01       	movw	r30, r24
    3746:	85 85       	ldd	r24, Z+13	; 0x0d
    3748:	96 85       	ldd	r25, Z+14	; 0x0e
    374a:	28 17       	cp	r18, r24
    374c:	39 07       	cpc	r19, r25
    374e:	39 f0       	breq	.+14     	; 0x375e <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    3750:	8a 81       	ldd	r24, Y+2	; 0x02
    3752:	9b 81       	ldd	r25, Y+3	; 0x03
    3754:	fc 01       	movw	r30, r24
    3756:	85 85       	ldd	r24, Z+13	; 0x0d
    3758:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    375a:	01 96       	adiw	r24, 0x01	; 1
    375c:	89 f4       	brne	.+34     	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    375e:	8f 81       	ldd	r24, Y+7	; 0x07
    3760:	98 85       	ldd	r25, Y+8	; 0x08
    3762:	22 e2       	ldi	r18, 0x22	; 34
    3764:	fc 01       	movw	r30, r24
    3766:	20 83       	st	Z, r18
    3768:	0b c0       	rjmp	.+22     	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    376a:	00 00       	nop
    376c:	09 c0       	rjmp	.+18     	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    376e:	00 00       	nop
    3770:	07 c0       	rjmp	.+14     	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    3772:	00 00       	nop
    3774:	05 c0       	rjmp	.+10     	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    3776:	00 00       	nop
    3778:	03 c0       	rjmp	.+6      	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    377a:	00 00       	nop
    377c:	01 c0       	rjmp	.+2      	; 0x3780 <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    377e:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    3780:	28 96       	adiw	r28, 0x08	; 8
    3782:	0f b6       	in	r0, 0x3f	; 63
    3784:	f8 94       	cli
    3786:	de bf       	out	0x3e, r29	; 62
    3788:	0f be       	out	0x3f, r0	; 63
    378a:	cd bf       	out	0x3d, r28	; 61
    378c:	df 91       	pop	r29
    378e:	cf 91       	pop	r28
    3790:	08 95       	ret

00003792 <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    3792:	cf 93       	push	r28
    3794:	df 93       	push	r29
    3796:	cd b7       	in	r28, 0x3d	; 61
    3798:	de b7       	in	r29, 0x3e	; 62
    379a:	61 97       	sbiw	r28, 0x11	; 17
    379c:	0f b6       	in	r0, 0x3f	; 63
    379e:	f8 94       	cli
    37a0:	de bf       	out	0x3e, r29	; 62
    37a2:	0f be       	out	0x3f, r0	; 63
    37a4:	cd bf       	out	0x3d, r28	; 61
    37a6:	99 8b       	std	Y+17, r25	; 0x11
    37a8:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    37aa:	88 89       	ldd	r24, Y+16	; 0x10
    37ac:	99 89       	ldd	r25, Y+17	; 0x11
    37ae:	02 96       	adiw	r24, 0x02	; 2
    37b0:	9a 83       	std	Y+2, r25	; 0x02
    37b2:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    37b4:	89 81       	ldd	r24, Y+1	; 0x01
    37b6:	9a 81       	ldd	r25, Y+2	; 0x02
    37b8:	fc 01       	movw	r30, r24
    37ba:	87 85       	ldd	r24, Z+15	; 0x0f
    37bc:	82 95       	swap	r24
    37be:	8f 70       	andi	r24, 0x0F	; 15
    37c0:	88 2f       	mov	r24, r24
    37c2:	90 e0       	ldi	r25, 0x00	; 0
    37c4:	03 96       	adiw	r24, 0x03	; 3
    37c6:	88 0f       	add	r24, r24
    37c8:	99 1f       	adc	r25, r25
    37ca:	8f 5b       	subi	r24, 0xBF	; 191
    37cc:	95 4c       	sbci	r25, 0xC5	; 197
    37ce:	fc 01       	movw	r30, r24
    37d0:	80 81       	ld	r24, Z
    37d2:	91 81       	ldd	r25, Z+1	; 0x01
    37d4:	89 2b       	or	r24, r25
    37d6:	11 f4       	brne	.+4      	; 0x37dc <nwkRxIndicateDataFrame+0x4a>
		return false;
    37d8:	80 e0       	ldi	r24, 0x00	; 0
    37da:	d9 c0       	rjmp	.+434    	; 0x398e <nwkRxIndicateDataFrame+0x1fc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    37dc:	89 81       	ldd	r24, Y+1	; 0x01
    37de:	9a 81       	ldd	r25, Y+2	; 0x02
    37e0:	fc 01       	movw	r30, r24
    37e2:	83 85       	ldd	r24, Z+11	; 0x0b
    37e4:	94 85       	ldd	r25, Z+12	; 0x0c
    37e6:	9c 83       	std	Y+4, r25	; 0x04
    37e8:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    37ea:	89 81       	ldd	r24, Y+1	; 0x01
    37ec:	9a 81       	ldd	r25, Y+2	; 0x02
    37ee:	fc 01       	movw	r30, r24
    37f0:	85 85       	ldd	r24, Z+13	; 0x0d
    37f2:	96 85       	ldd	r25, Z+14	; 0x0e
    37f4:	9e 83       	std	Y+6, r25	; 0x06
    37f6:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    37f8:	89 81       	ldd	r24, Y+1	; 0x01
    37fa:	9a 81       	ldd	r25, Y+2	; 0x02
    37fc:	fc 01       	movw	r30, r24
    37fe:	87 85       	ldd	r24, Z+15	; 0x0f
    3800:	8f 70       	andi	r24, 0x0F	; 15
    3802:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    3804:	89 81       	ldd	r24, Y+1	; 0x01
    3806:	9a 81       	ldd	r25, Y+2	; 0x02
    3808:	fc 01       	movw	r30, r24
    380a:	87 85       	ldd	r24, Z+15	; 0x0f
    380c:	82 95       	swap	r24
    380e:	8f 70       	andi	r24, 0x0F	; 15
    3810:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    3812:	88 89       	ldd	r24, Y+16	; 0x10
    3814:	99 89       	ldd	r25, Y+17	; 0x11
    3816:	8f 57       	subi	r24, 0x7F	; 127
    3818:	9f 4f       	sbci	r25, 0xFF	; 255
    381a:	fc 01       	movw	r30, r24
    381c:	80 81       	ld	r24, Z
    381e:	91 81       	ldd	r25, Z+1	; 0x01
    3820:	9c 87       	std	Y+12, r25	; 0x0c
    3822:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    3824:	88 89       	ldd	r24, Y+16	; 0x10
    3826:	99 89       	ldd	r25, Y+17	; 0x11
    3828:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    382c:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    382e:	88 89       	ldd	r24, Y+16	; 0x10
    3830:	99 89       	ldd	r25, Y+17	; 0x11
    3832:	8d 57       	subi	r24, 0x7D	; 125
    3834:	9f 4f       	sbci	r25, 0xFF	; 255
    3836:	fc 01       	movw	r30, r24
    3838:	80 81       	ld	r24, Z
    383a:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    383c:	88 89       	ldd	r24, Y+16	; 0x10
    383e:	99 89       	ldd	r25, Y+17	; 0x11
    3840:	8c 57       	subi	r24, 0x7C	; 124
    3842:	9f 4f       	sbci	r25, 0xFF	; 255
    3844:	fc 01       	movw	r30, r24
    3846:	80 81       	ld	r24, Z
    3848:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    384a:	89 81       	ldd	r24, Y+1	; 0x01
    384c:	9a 81       	ldd	r25, Y+2	; 0x02
    384e:	fc 01       	movw	r30, r24
    3850:	81 85       	ldd	r24, Z+9	; 0x09
    3852:	98 2f       	mov	r25, r24
    3854:	91 70       	andi	r25, 0x01	; 1
    3856:	81 e0       	ldi	r24, 0x01	; 1
    3858:	99 23       	and	r25, r25
    385a:	09 f4       	brne	.+2      	; 0x385e <nwkRxIndicateDataFrame+0xcc>
    385c:	80 e0       	ldi	r24, 0x00	; 0
    385e:	88 2f       	mov	r24, r24
    3860:	90 e0       	ldi	r25, 0x00	; 0
    3862:	9a 87       	std	Y+10, r25	; 0x0a
    3864:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    3866:	29 85       	ldd	r18, Y+9	; 0x09
    3868:	3a 85       	ldd	r19, Y+10	; 0x0a
    386a:	89 81       	ldd	r24, Y+1	; 0x01
    386c:	9a 81       	ldd	r25, Y+2	; 0x02
    386e:	fc 01       	movw	r30, r24
    3870:	81 85       	ldd	r24, Z+9	; 0x09
    3872:	88 2f       	mov	r24, r24
    3874:	90 e0       	ldi	r25, 0x00	; 0
    3876:	82 70       	andi	r24, 0x02	; 2
    3878:	99 27       	eor	r25, r25
    387a:	82 2b       	or	r24, r18
    387c:	93 2b       	or	r25, r19
    387e:	9a 87       	std	Y+10, r25	; 0x0a
    3880:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    3882:	29 85       	ldd	r18, Y+9	; 0x09
    3884:	3a 85       	ldd	r19, Y+10	; 0x0a
    3886:	89 81       	ldd	r24, Y+1	; 0x01
    3888:	9a 81       	ldd	r25, Y+2	; 0x02
    388a:	fc 01       	movw	r30, r24
    388c:	81 85       	ldd	r24, Z+9	; 0x09
    388e:	84 70       	andi	r24, 0x04	; 4
    3890:	88 23       	and	r24, r24
    3892:	19 f0       	breq	.+6      	; 0x389a <nwkRxIndicateDataFrame+0x108>
    3894:	80 e2       	ldi	r24, 0x20	; 32
    3896:	90 e0       	ldi	r25, 0x00	; 0
    3898:	02 c0       	rjmp	.+4      	; 0x389e <nwkRxIndicateDataFrame+0x10c>
    389a:	80 e0       	ldi	r24, 0x00	; 0
    389c:	90 e0       	ldi	r25, 0x00	; 0
    389e:	82 2b       	or	r24, r18
    38a0:	93 2b       	or	r25, r19
    38a2:	9a 87       	std	Y+10, r25	; 0x0a
    38a4:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    38a6:	29 85       	ldd	r18, Y+9	; 0x09
    38a8:	3a 85       	ldd	r19, Y+10	; 0x0a
    38aa:	89 81       	ldd	r24, Y+1	; 0x01
    38ac:	9a 81       	ldd	r25, Y+2	; 0x02
    38ae:	fc 01       	movw	r30, r24
    38b0:	81 85       	ldd	r24, Z+9	; 0x09
    38b2:	88 70       	andi	r24, 0x08	; 8
    38b4:	88 23       	and	r24, r24
    38b6:	19 f0       	breq	.+6      	; 0x38be <nwkRxIndicateDataFrame+0x12c>
    38b8:	80 e4       	ldi	r24, 0x40	; 64
    38ba:	90 e0       	ldi	r25, 0x00	; 0
    38bc:	02 c0       	rjmp	.+4      	; 0x38c2 <nwkRxIndicateDataFrame+0x130>
    38be:	80 e0       	ldi	r24, 0x00	; 0
    38c0:	90 e0       	ldi	r25, 0x00	; 0
    38c2:	82 2b       	or	r24, r18
    38c4:	93 2b       	or	r25, r19
    38c6:	9a 87       	std	Y+10, r25	; 0x0a
    38c8:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    38ca:	29 85       	ldd	r18, Y+9	; 0x09
    38cc:	3a 85       	ldd	r19, Y+10	; 0x0a
    38ce:	89 81       	ldd	r24, Y+1	; 0x01
    38d0:	9a 81       	ldd	r25, Y+2	; 0x02
    38d2:	fc 01       	movw	r30, r24
    38d4:	81 85       	ldd	r24, Z+9	; 0x09
    38d6:	80 71       	andi	r24, 0x10	; 16
    38d8:	88 23       	and	r24, r24
    38da:	19 f0       	breq	.+6      	; 0x38e2 <nwkRxIndicateDataFrame+0x150>
    38dc:	80 e8       	ldi	r24, 0x80	; 128
    38de:	90 e0       	ldi	r25, 0x00	; 0
    38e0:	02 c0       	rjmp	.+4      	; 0x38e6 <nwkRxIndicateDataFrame+0x154>
    38e2:	80 e0       	ldi	r24, 0x00	; 0
    38e4:	90 e0       	ldi	r25, 0x00	; 0
    38e6:	82 2b       	or	r24, r18
    38e8:	93 2b       	or	r25, r19
    38ea:	9a 87       	std	Y+10, r25	; 0x0a
    38ec:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    38ee:	29 85       	ldd	r18, Y+9	; 0x09
    38f0:	3a 85       	ldd	r19, Y+10	; 0x0a
    38f2:	89 81       	ldd	r24, Y+1	; 0x01
    38f4:	9a 81       	ldd	r25, Y+2	; 0x02
    38f6:	fc 01       	movw	r30, r24
    38f8:	85 85       	ldd	r24, Z+13	; 0x0d
    38fa:	96 85       	ldd	r25, Z+14	; 0x0e
    38fc:	01 96       	adiw	r24, 0x01	; 1
    38fe:	19 f4       	brne	.+6      	; 0x3906 <nwkRxIndicateDataFrame+0x174>
    3900:	84 e0       	ldi	r24, 0x04	; 4
    3902:	90 e0       	ldi	r25, 0x00	; 0
    3904:	02 c0       	rjmp	.+4      	; 0x390a <nwkRxIndicateDataFrame+0x178>
    3906:	80 e0       	ldi	r24, 0x00	; 0
    3908:	90 e0       	ldi	r25, 0x00	; 0
    390a:	82 2b       	or	r24, r18
    390c:	93 2b       	or	r25, r19
    390e:	9a 87       	std	Y+10, r25	; 0x0a
    3910:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3912:	29 85       	ldd	r18, Y+9	; 0x09
    3914:	3a 85       	ldd	r19, Y+10	; 0x0a
    3916:	89 81       	ldd	r24, Y+1	; 0x01
    3918:	9a 81       	ldd	r25, Y+2	; 0x02
    391a:	fc 01       	movw	r30, r24
    391c:	43 85       	ldd	r20, Z+11	; 0x0b
    391e:	54 85       	ldd	r21, Z+12	; 0x0c
    3920:	89 81       	ldd	r24, Y+1	; 0x01
    3922:	9a 81       	ldd	r25, Y+2	; 0x02
    3924:	fc 01       	movw	r30, r24
    3926:	87 81       	ldd	r24, Z+7	; 0x07
    3928:	90 85       	ldd	r25, Z+8	; 0x08
    392a:	48 17       	cp	r20, r24
    392c:	59 07       	cpc	r21, r25
    392e:	19 f4       	brne	.+6      	; 0x3936 <nwkRxIndicateDataFrame+0x1a4>
    3930:	88 e0       	ldi	r24, 0x08	; 8
    3932:	90 e0       	ldi	r25, 0x00	; 0
    3934:	02 c0       	rjmp	.+4      	; 0x393a <nwkRxIndicateDataFrame+0x1a8>
    3936:	80 e0       	ldi	r24, 0x00	; 0
    3938:	90 e0       	ldi	r25, 0x00	; 0
    393a:	82 2b       	or	r24, r18
    393c:	93 2b       	or	r25, r19
    393e:	9a 87       	std	Y+10, r25	; 0x0a
    3940:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3942:	29 85       	ldd	r18, Y+9	; 0x09
    3944:	3a 85       	ldd	r19, Y+10	; 0x0a
    3946:	89 81       	ldd	r24, Y+1	; 0x01
    3948:	9a 81       	ldd	r25, Y+2	; 0x02
    394a:	fc 01       	movw	r30, r24
    394c:	83 81       	ldd	r24, Z+3	; 0x03
    394e:	94 81       	ldd	r25, Z+4	; 0x04
    3950:	01 96       	adiw	r24, 0x01	; 1
    3952:	19 f4       	brne	.+6      	; 0x395a <nwkRxIndicateDataFrame+0x1c8>
    3954:	80 e1       	ldi	r24, 0x10	; 16
    3956:	90 e0       	ldi	r25, 0x00	; 0
    3958:	02 c0       	rjmp	.+4      	; 0x395e <nwkRxIndicateDataFrame+0x1cc>
    395a:	80 e0       	ldi	r24, 0x00	; 0
    395c:	90 e0       	ldi	r25, 0x00	; 0
    395e:	82 2b       	or	r24, r18
    3960:	93 2b       	or	r25, r19
    3962:	9a 87       	std	Y+10, r25	; 0x0a
    3964:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3966:	89 81       	ldd	r24, Y+1	; 0x01
    3968:	9a 81       	ldd	r25, Y+2	; 0x02
    396a:	fc 01       	movw	r30, r24
    396c:	87 85       	ldd	r24, Z+15	; 0x0f
    396e:	82 95       	swap	r24
    3970:	8f 70       	andi	r24, 0x0F	; 15
    3972:	88 2f       	mov	r24, r24
    3974:	90 e0       	ldi	r25, 0x00	; 0
    3976:	03 96       	adiw	r24, 0x03	; 3
    3978:	88 0f       	add	r24, r24
    397a:	99 1f       	adc	r25, r25
    397c:	8f 5b       	subi	r24, 0xBF	; 191
    397e:	95 4c       	sbci	r25, 0xC5	; 197
    3980:	fc 01       	movw	r30, r24
    3982:	20 81       	ld	r18, Z
    3984:	31 81       	ldd	r19, Z+1	; 0x01
    3986:	ce 01       	movw	r24, r28
    3988:	03 96       	adiw	r24, 0x03	; 3
    398a:	f9 01       	movw	r30, r18
    398c:	09 95       	icall
}
    398e:	61 96       	adiw	r28, 0x11	; 17
    3990:	0f b6       	in	r0, 0x3f	; 63
    3992:	f8 94       	cli
    3994:	de bf       	out	0x3e, r29	; 62
    3996:	0f be       	out	0x3f, r0	; 63
    3998:	cd bf       	out	0x3d, r28	; 61
    399a:	df 91       	pop	r29
    399c:	cf 91       	pop	r28
    399e:	08 95       	ret

000039a0 <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    39a0:	cf 93       	push	r28
    39a2:	df 93       	push	r29
    39a4:	cd b7       	in	r28, 0x3d	; 61
    39a6:	de b7       	in	r29, 0x3e	; 62
    39a8:	61 97       	sbiw	r28, 0x11	; 17
    39aa:	0f b6       	in	r0, 0x3f	; 63
    39ac:	f8 94       	cli
    39ae:	de bf       	out	0x3e, r29	; 62
    39b0:	0f be       	out	0x3f, r0	; 63
    39b2:	cd bf       	out	0x3d, r28	; 61
    39b4:	99 8b       	std	Y+17, r25	; 0x11
    39b6:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    39b8:	88 89       	ldd	r24, Y+16	; 0x10
    39ba:	99 89       	ldd	r25, Y+17	; 0x11
    39bc:	02 96       	adiw	r24, 0x02	; 2
    39be:	9a 83       	std	Y+2, r25	; 0x02
    39c0:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    39c2:	88 89       	ldd	r24, Y+16	; 0x10
    39c4:	99 89       	ldd	r25, Y+17	; 0x11
    39c6:	24 e2       	ldi	r18, 0x24	; 36
    39c8:	fc 01       	movw	r30, r24
    39ca:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    39cc:	80 91 47 3a 	lds	r24, 0x3A47	; 0x803a47 <nwkIb+0x6>
    39d0:	90 91 48 3a 	lds	r25, 0x3A48	; 0x803a48 <nwkIb+0x7>
    39d4:	89 2b       	or	r24, r25
    39d6:	11 f4       	brne	.+4      	; 0x39dc <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    39d8:	80 e0       	ldi	r24, 0x00	; 0
    39da:	44 c0       	rjmp	.+136    	; 0x3a64 <nwkRxIndicateBeaconFrame+0xc4>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    39dc:	88 89       	ldd	r24, Y+16	; 0x10
    39de:	99 89       	ldd	r25, Y+17	; 0x11
    39e0:	fc 01       	movw	r30, r24
    39e2:	87 81       	ldd	r24, Z+7	; 0x07
    39e4:	90 85       	ldd	r25, Z+8	; 0x08
    39e6:	9c 83       	std	Y+4, r25	; 0x04
    39e8:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    39ea:	88 89       	ldd	r24, Y+16	; 0x10
    39ec:	99 89       	ldd	r25, Y+17	; 0x11
    39ee:	fc 01       	movw	r30, r24
    39f0:	87 81       	ldd	r24, Z+7	; 0x07
    39f2:	90 85       	ldd	r25, Z+8	; 0x08
    39f4:	9e 83       	std	Y+6, r25	; 0x06
    39f6:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    39f8:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    39fa:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    39fc:	88 89       	ldd	r24, Y+16	; 0x10
    39fe:	99 89       	ldd	r25, Y+17	; 0x11
    3a00:	8f 57       	subi	r24, 0x7F	; 127
    3a02:	9f 4f       	sbci	r25, 0xFF	; 255
    3a04:	fc 01       	movw	r30, r24
    3a06:	80 81       	ld	r24, Z
    3a08:	91 81       	ldd	r25, Z+1	; 0x01
    3a0a:	9c 87       	std	Y+12, r25	; 0x0c
    3a0c:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    3a0e:	88 89       	ldd	r24, Y+16	; 0x10
    3a10:	99 89       	ldd	r25, Y+17	; 0x11
    3a12:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    3a16:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    3a18:	88 89       	ldd	r24, Y+16	; 0x10
    3a1a:	99 89       	ldd	r25, Y+17	; 0x11
    3a1c:	8d 57       	subi	r24, 0x7D	; 125
    3a1e:	9f 4f       	sbci	r25, 0xFF	; 255
    3a20:	fc 01       	movw	r30, r24
    3a22:	80 81       	ld	r24, Z
    3a24:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    3a26:	88 89       	ldd	r24, Y+16	; 0x10
    3a28:	99 89       	ldd	r25, Y+17	; 0x11
    3a2a:	8c 57       	subi	r24, 0x7C	; 124
    3a2c:	9f 4f       	sbci	r25, 0xFF	; 255
    3a2e:	fc 01       	movw	r30, r24
    3a30:	80 81       	ld	r24, Z
    3a32:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_BEACON;
    3a34:	80 e8       	ldi	r24, 0x80	; 128
    3a36:	90 e0       	ldi	r25, 0x00	; 0
    3a38:	9a 87       	std	Y+10, r25	; 0x0a
    3a3a:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3a3c:	89 81       	ldd	r24, Y+1	; 0x01
    3a3e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a40:	fc 01       	movw	r30, r24
    3a42:	87 85       	ldd	r24, Z+15	; 0x0f
    3a44:	82 95       	swap	r24
    3a46:	8f 70       	andi	r24, 0x0F	; 15
    3a48:	88 2f       	mov	r24, r24
    3a4a:	90 e0       	ldi	r25, 0x00	; 0
    3a4c:	03 96       	adiw	r24, 0x03	; 3
    3a4e:	88 0f       	add	r24, r24
    3a50:	99 1f       	adc	r25, r25
    3a52:	8f 5b       	subi	r24, 0xBF	; 191
    3a54:	95 4c       	sbci	r25, 0xC5	; 197
    3a56:	fc 01       	movw	r30, r24
    3a58:	20 81       	ld	r18, Z
    3a5a:	31 81       	ldd	r19, Z+1	; 0x01
    3a5c:	ce 01       	movw	r24, r28
    3a5e:	03 96       	adiw	r24, 0x03	; 3
    3a60:	f9 01       	movw	r30, r18
    3a62:	09 95       	icall
}
    3a64:	61 96       	adiw	r28, 0x11	; 17
    3a66:	0f b6       	in	r0, 0x3f	; 63
    3a68:	f8 94       	cli
    3a6a:	de bf       	out	0x3e, r29	; 62
    3a6c:	0f be       	out	0x3f, r0	; 63
    3a6e:	cd bf       	out	0x3d, r28	; 61
    3a70:	df 91       	pop	r29
    3a72:	cf 91       	pop	r28
    3a74:	08 95       	ret

00003a76 <nwkRxIndicateLLBeaconFrame>:


/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateLLBeaconFrame(NwkFrame_t *frame)
{
    3a76:	cf 93       	push	r28
    3a78:	df 93       	push	r29
    3a7a:	cd b7       	in	r28, 0x3d	; 61
    3a7c:	de b7       	in	r29, 0x3e	; 62
    3a7e:	2f 97       	sbiw	r28, 0x0f	; 15
    3a80:	0f b6       	in	r0, 0x3f	; 63
    3a82:	f8 94       	cli
    3a84:	de bf       	out	0x3e, r29	; 62
    3a86:	0f be       	out	0x3f, r0	; 63
    3a88:	cd bf       	out	0x3d, r28	; 61
    3a8a:	9f 87       	std	Y+15, r25	; 0x0f
    3a8c:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3a8e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3a90:	9f 85       	ldd	r25, Y+15	; 0x0f
    3a92:	24 e2       	ldi	r18, 0x24	; 36
    3a94:	fc 01       	movw	r30, r24
    3a96:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_BEACON_ENDPOINT]) {
    3a98:	80 91 47 3a 	lds	r24, 0x3A47	; 0x803a47 <nwkIb+0x6>
    3a9c:	90 91 48 3a 	lds	r25, 0x3A48	; 0x803a48 <nwkIb+0x7>
    3aa0:	89 2b       	or	r24, r25
    3aa2:	11 f4       	brne	.+4      	; 0x3aa8 <nwkRxIndicateLLBeaconFrame+0x32>
	return false;
    3aa4:	80 e0       	ldi	r24, 0x00	; 0
    3aa6:	2a c0       	rjmp	.+84     	; 0x3afc <nwkRxIndicateLLBeaconFrame+0x86>
	}
	/* this informations are not received in a LLDN Beacon as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3aa8:	1a 82       	std	Y+2, r1	; 0x02
    3aaa:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    3aac:	1c 82       	std	Y+4, r1	; 0x04
    3aae:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    3ab0:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    3ab2:	1e 82       	std	Y+6, r1	; 0x06
	
	ind.data = &frame->LLbeacon;
    3ab4:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ab6:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ab8:	02 96       	adiw	r24, 0x02	; 2
    3aba:	9a 87       	std	Y+10, r25	; 0x0a
    3abc:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    3abe:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ac0:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ac2:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    3ac6:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    3ac8:	8e 85       	ldd	r24, Y+14	; 0x0e
    3aca:	9f 85       	ldd	r25, Y+15	; 0x0f
    3acc:	8d 57       	subi	r24, 0x7D	; 125
    3ace:	9f 4f       	sbci	r25, 0xFF	; 255
    3ad0:	fc 01       	movw	r30, r24
    3ad2:	80 81       	ld	r24, Z
    3ad4:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    3ad6:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ad8:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ada:	8c 57       	subi	r24, 0x7C	; 124
    3adc:	9f 4f       	sbci	r25, 0xFF	; 255
    3ade:	fc 01       	movw	r30, r24
    3ae0:	80 81       	ld	r24, Z
    3ae2:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_BEACON;
    3ae4:	80 e0       	ldi	r24, 0x00	; 0
    3ae6:	91 e0       	ldi	r25, 0x01	; 1
    3ae8:	98 87       	std	Y+8, r25	; 0x08
    3aea:	8f 83       	std	Y+7, r24	; 0x07


	return nwkIb.endpoint[APP_BEACON_ENDPOINT](&ind);
    3aec:	20 91 47 3a 	lds	r18, 0x3A47	; 0x803a47 <nwkIb+0x6>
    3af0:	30 91 48 3a 	lds	r19, 0x3A48	; 0x803a48 <nwkIb+0x7>
    3af4:	ce 01       	movw	r24, r28
    3af6:	01 96       	adiw	r24, 0x01	; 1
    3af8:	f9 01       	movw	r30, r18
    3afa:	09 95       	icall
}
    3afc:	2f 96       	adiw	r28, 0x0f	; 15
    3afe:	0f b6       	in	r0, 0x3f	; 63
    3b00:	f8 94       	cli
    3b02:	de bf       	out	0x3e, r29	; 62
    3b04:	0f be       	out	0x3f, r0	; 63
    3b06:	cd bf       	out	0x3d, r28	; 61
    3b08:	df 91       	pop	r29
    3b0a:	cf 91       	pop	r28
    3b0c:	08 95       	ret

00003b0e <nwkRxIndicateLLCommandFrame>:

static bool nwkRxIndicateLLCommandFrame(NwkFrame_t *frame)
{
    3b0e:	cf 93       	push	r28
    3b10:	df 93       	push	r29
    3b12:	cd b7       	in	r28, 0x3d	; 61
    3b14:	de b7       	in	r29, 0x3e	; 62
    3b16:	61 97       	sbiw	r28, 0x11	; 17
    3b18:	0f b6       	in	r0, 0x3f	; 63
    3b1a:	f8 94       	cli
    3b1c:	de bf       	out	0x3e, r29	; 62
    3b1e:	0f be       	out	0x3f, r0	; 63
    3b20:	cd bf       	out	0x3d, r28	; 61
    3b22:	99 8b       	std	Y+17, r25	; 0x11
    3b24:	88 8b       	std	Y+16, r24	; 0x10
	
	
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    3b26:	88 89       	ldd	r24, Y+16	; 0x10
    3b28:	99 89       	ldd	r25, Y+17	; 0x11
    3b2a:	02 96       	adiw	r24, 0x02	; 2
    3b2c:	9a 83       	std	Y+2, r25	; 0x02
    3b2e:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3b30:	88 89       	ldd	r24, Y+16	; 0x10
    3b32:	99 89       	ldd	r25, Y+17	; 0x11
    3b34:	24 e2       	ldi	r18, 0x24	; 36
    3b36:	fc 01       	movw	r30, r24
    3b38:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_COMMAND_ENDPOINT]) {
    3b3a:	80 91 4d 3a 	lds	r24, 0x3A4D	; 0x803a4d <nwkIb+0xc>
    3b3e:	90 91 4e 3a 	lds	r25, 0x3A4E	; 0x803a4e <nwkIb+0xd>
    3b42:	89 2b       	or	r24, r25
    3b44:	11 f4       	brne	.+4      	; 0x3b4a <nwkRxIndicateLLCommandFrame+0x3c>
	return false;
    3b46:	80 e0       	ldi	r24, 0x00	; 0
    3b48:	2e c0       	rjmp	.+92     	; 0x3ba6 <nwkRxIndicateLLCommandFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3b4a:	1c 82       	std	Y+4, r1	; 0x04
    3b4c:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    3b4e:	1e 82       	std	Y+6, r1	; 0x06
    3b50:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    3b52:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    3b54:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    3b56:	88 89       	ldd	r24, Y+16	; 0x10
    3b58:	99 89       	ldd	r25, Y+17	; 0x11
    3b5a:	8f 57       	subi	r24, 0x7F	; 127
    3b5c:	9f 4f       	sbci	r25, 0xFF	; 255
    3b5e:	fc 01       	movw	r30, r24
    3b60:	80 81       	ld	r24, Z
    3b62:	91 81       	ldd	r25, Z+1	; 0x01
    3b64:	9c 87       	std	Y+12, r25	; 0x0c
    3b66:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    3b68:	88 89       	ldd	r24, Y+16	; 0x10
    3b6a:	99 89       	ldd	r25, Y+17	; 0x11
    3b6c:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    3b70:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    3b72:	88 89       	ldd	r24, Y+16	; 0x10
    3b74:	99 89       	ldd	r25, Y+17	; 0x11
    3b76:	8d 57       	subi	r24, 0x7D	; 125
    3b78:	9f 4f       	sbci	r25, 0xFF	; 255
    3b7a:	fc 01       	movw	r30, r24
    3b7c:	80 81       	ld	r24, Z
    3b7e:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    3b80:	88 89       	ldd	r24, Y+16	; 0x10
    3b82:	99 89       	ldd	r25, Y+17	; 0x11
    3b84:	8c 57       	subi	r24, 0x7C	; 124
    3b86:	9f 4f       	sbci	r25, 0xFF	; 255
    3b88:	fc 01       	movw	r30, r24
    3b8a:	80 81       	ld	r24, Z
    3b8c:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_MACCOMMAND;
    3b8e:	80 e0       	ldi	r24, 0x00	; 0
    3b90:	92 e0       	ldi	r25, 0x02	; 2
    3b92:	9a 87       	std	Y+10, r25	; 0x0a
    3b94:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_COMMAND_ENDPOINT](&ind);
    3b96:	20 91 4d 3a 	lds	r18, 0x3A4D	; 0x803a4d <nwkIb+0xc>
    3b9a:	30 91 4e 3a 	lds	r19, 0x3A4E	; 0x803a4e <nwkIb+0xd>
    3b9e:	ce 01       	movw	r24, r28
    3ba0:	03 96       	adiw	r24, 0x03	; 3
    3ba2:	f9 01       	movw	r30, r18
    3ba4:	09 95       	icall
}
    3ba6:	61 96       	adiw	r28, 0x11	; 17
    3ba8:	0f b6       	in	r0, 0x3f	; 63
    3baa:	f8 94       	cli
    3bac:	de bf       	out	0x3e, r29	; 62
    3bae:	0f be       	out	0x3f, r0	; 63
    3bb0:	cd bf       	out	0x3d, r28	; 61
    3bb2:	df 91       	pop	r29
    3bb4:	cf 91       	pop	r28
    3bb6:	08 95       	ret

00003bb8 <nwkRxIndicateLLDataFrame>:

static bool nwkRxIndicateLLDataFrame(NwkFrame_t *frame)
{		
    3bb8:	cf 93       	push	r28
    3bba:	df 93       	push	r29
    3bbc:	cd b7       	in	r28, 0x3d	; 61
    3bbe:	de b7       	in	r29, 0x3e	; 62
    3bc0:	61 97       	sbiw	r28, 0x11	; 17
    3bc2:	0f b6       	in	r0, 0x3f	; 63
    3bc4:	f8 94       	cli
    3bc6:	de bf       	out	0x3e, r29	; 62
    3bc8:	0f be       	out	0x3f, r0	; 63
    3bca:	cd bf       	out	0x3d, r28	; 61
    3bcc:	99 8b       	std	Y+17, r25	; 0x11
    3bce:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    3bd0:	88 89       	ldd	r24, Y+16	; 0x10
    3bd2:	99 89       	ldd	r25, Y+17	; 0x11
    3bd4:	02 96       	adiw	r24, 0x02	; 2
    3bd6:	9a 83       	std	Y+2, r25	; 0x02
    3bd8:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3bda:	88 89       	ldd	r24, Y+16	; 0x10
    3bdc:	99 89       	ldd	r25, Y+17	; 0x11
    3bde:	24 e2       	ldi	r18, 0x24	; 36
    3be0:	fc 01       	movw	r30, r24
    3be2:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_DATA_ENDPOINT]) {
    3be4:	80 91 49 3a 	lds	r24, 0x3A49	; 0x803a49 <nwkIb+0x8>
    3be8:	90 91 4a 3a 	lds	r25, 0x3A4A	; 0x803a4a <nwkIb+0x9>
    3bec:	89 2b       	or	r24, r25
    3bee:	11 f4       	brne	.+4      	; 0x3bf4 <nwkRxIndicateLLDataFrame+0x3c>
	return false;
    3bf0:	80 e0       	ldi	r24, 0x00	; 0
    3bf2:	2e c0       	rjmp	.+92     	; 0x3c50 <nwkRxIndicateLLDataFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3bf4:	1c 82       	std	Y+4, r1	; 0x04
    3bf6:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    3bf8:	1e 82       	std	Y+6, r1	; 0x06
    3bfa:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    3bfc:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    3bfe:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    3c00:	88 89       	ldd	r24, Y+16	; 0x10
    3c02:	99 89       	ldd	r25, Y+17	; 0x11
    3c04:	8f 57       	subi	r24, 0x7F	; 127
    3c06:	9f 4f       	sbci	r25, 0xFF	; 255
    3c08:	fc 01       	movw	r30, r24
    3c0a:	80 81       	ld	r24, Z
    3c0c:	91 81       	ldd	r25, Z+1	; 0x01
    3c0e:	9c 87       	std	Y+12, r25	; 0x0c
    3c10:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    3c12:	88 89       	ldd	r24, Y+16	; 0x10
    3c14:	99 89       	ldd	r25, Y+17	; 0x11
    3c16:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    3c1a:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    3c1c:	88 89       	ldd	r24, Y+16	; 0x10
    3c1e:	99 89       	ldd	r25, Y+17	; 0x11
    3c20:	8d 57       	subi	r24, 0x7D	; 125
    3c22:	9f 4f       	sbci	r25, 0xFF	; 255
    3c24:	fc 01       	movw	r30, r24
    3c26:	80 81       	ld	r24, Z
    3c28:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    3c2a:	88 89       	ldd	r24, Y+16	; 0x10
    3c2c:	99 89       	ldd	r25, Y+17	; 0x11
    3c2e:	8c 57       	subi	r24, 0x7C	; 124
    3c30:	9f 4f       	sbci	r25, 0xFF	; 255
    3c32:	fc 01       	movw	r30, r24
    3c34:	80 81       	ld	r24, Z
    3c36:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_DATA;
    3c38:	80 e0       	ldi	r24, 0x00	; 0
    3c3a:	94 e0       	ldi	r25, 0x04	; 4
    3c3c:	9a 87       	std	Y+10, r25	; 0x0a
    3c3e:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_DATA_ENDPOINT](&ind);
    3c40:	20 91 49 3a 	lds	r18, 0x3A49	; 0x803a49 <nwkIb+0x8>
    3c44:	30 91 4a 3a 	lds	r19, 0x3A4A	; 0x803a4a <nwkIb+0x9>
    3c48:	ce 01       	movw	r24, r28
    3c4a:	03 96       	adiw	r24, 0x03	; 3
    3c4c:	f9 01       	movw	r30, r18
    3c4e:	09 95       	icall
}
    3c50:	61 96       	adiw	r28, 0x11	; 17
    3c52:	0f b6       	in	r0, 0x3f	; 63
    3c54:	f8 94       	cli
    3c56:	de bf       	out	0x3e, r29	; 62
    3c58:	0f be       	out	0x3f, r0	; 63
    3c5a:	cd bf       	out	0x3d, r28	; 61
    3c5c:	df 91       	pop	r29
    3c5e:	cf 91       	pop	r28
    3c60:	08 95       	ret

00003c62 <nwkRxIndicateLLACKFrame>:

static bool nwkRxIndicateLLACKFrame(NwkFrame_t *frame)
{
    3c62:	cf 93       	push	r28
    3c64:	df 93       	push	r29
    3c66:	cd b7       	in	r28, 0x3d	; 61
    3c68:	de b7       	in	r29, 0x3e	; 62
    3c6a:	61 97       	sbiw	r28, 0x11	; 17
    3c6c:	0f b6       	in	r0, 0x3f	; 63
    3c6e:	f8 94       	cli
    3c70:	de bf       	out	0x3e, r29	; 62
    3c72:	0f be       	out	0x3f, r0	; 63
    3c74:	cd bf       	out	0x3d, r28	; 61
    3c76:	99 8b       	std	Y+17, r25	; 0x11
    3c78:	88 8b       	std	Y+16, r24	; 0x10
	
		NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    3c7a:	88 89       	ldd	r24, Y+16	; 0x10
    3c7c:	99 89       	ldd	r25, Y+17	; 0x11
    3c7e:	02 96       	adiw	r24, 0x02	; 2
    3c80:	9a 83       	std	Y+2, r25	; 0x02
    3c82:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3c84:	88 89       	ldd	r24, Y+16	; 0x10
    3c86:	99 89       	ldd	r25, Y+17	; 0x11
    3c88:	24 e2       	ldi	r18, 0x24	; 36
    3c8a:	fc 01       	movw	r30, r24
    3c8c:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_ACK_ENDPOINT]) {
    3c8e:	80 91 4f 3a 	lds	r24, 0x3A4F	; 0x803a4f <nwkIb+0xe>
    3c92:	90 91 50 3a 	lds	r25, 0x3A50	; 0x803a50 <nwkIb+0xf>
    3c96:	89 2b       	or	r24, r25
    3c98:	11 f4       	brne	.+4      	; 0x3c9e <nwkRxIndicateLLACKFrame+0x3c>
	return false;
    3c9a:	80 e0       	ldi	r24, 0x00	; 0
    3c9c:	2e c0       	rjmp	.+92     	; 0x3cfa <nwkRxIndicateLLACKFrame+0x98>
	
	/* 
	 * this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3c9e:	1c 82       	std	Y+4, r1	; 0x04
    3ca0:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    3ca2:	1e 82       	std	Y+6, r1	; 0x06
    3ca4:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    3ca6:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    3ca8:	18 86       	std	Y+8, r1	; 0x08

	ind.data =  frame->payload;
    3caa:	88 89       	ldd	r24, Y+16	; 0x10
    3cac:	99 89       	ldd	r25, Y+17	; 0x11
    3cae:	8f 57       	subi	r24, 0x7F	; 127
    3cb0:	9f 4f       	sbci	r25, 0xFF	; 255
    3cb2:	fc 01       	movw	r30, r24
    3cb4:	80 81       	ld	r24, Z
    3cb6:	91 81       	ldd	r25, Z+1	; 0x01
    3cb8:	9c 87       	std	Y+12, r25	; 0x0c
    3cba:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    3cbc:	88 89       	ldd	r24, Y+16	; 0x10
    3cbe:	99 89       	ldd	r25, Y+17	; 0x11
    3cc0:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <nwkFramePayloadSize>
    3cc4:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    3cc6:	88 89       	ldd	r24, Y+16	; 0x10
    3cc8:	99 89       	ldd	r25, Y+17	; 0x11
    3cca:	8d 57       	subi	r24, 0x7D	; 125
    3ccc:	9f 4f       	sbci	r25, 0xFF	; 255
    3cce:	fc 01       	movw	r30, r24
    3cd0:	80 81       	ld	r24, Z
    3cd2:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    3cd4:	88 89       	ldd	r24, Y+16	; 0x10
    3cd6:	99 89       	ldd	r25, Y+17	; 0x11
    3cd8:	8c 57       	subi	r24, 0x7C	; 124
    3cda:	9f 4f       	sbci	r25, 0xFF	; 255
    3cdc:	fc 01       	movw	r30, r24
    3cde:	80 81       	ld	r24, Z
    3ce0:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_OPT_LLDN_ACK;
    3ce2:	80 e0       	ldi	r24, 0x00	; 0
    3ce4:	90 e4       	ldi	r25, 0x40	; 64
    3ce6:	9a 87       	std	Y+10, r25	; 0x0a
    3ce8:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[APP_ACK_ENDPOINT](&ind);
    3cea:	20 91 4f 3a 	lds	r18, 0x3A4F	; 0x803a4f <nwkIb+0xe>
    3cee:	30 91 50 3a 	lds	r19, 0x3A50	; 0x803a50 <nwkIb+0xf>
    3cf2:	ce 01       	movw	r24, r28
    3cf4:	03 96       	adiw	r24, 0x03	; 3
    3cf6:	f9 01       	movw	r30, r18
    3cf8:	09 95       	icall
}
    3cfa:	61 96       	adiw	r28, 0x11	; 17
    3cfc:	0f b6       	in	r0, 0x3f	; 63
    3cfe:	f8 94       	cli
    3d00:	de bf       	out	0x3e, r29	; 62
    3d02:	0f be       	out	0x3f, r0	; 63
    3d04:	cd bf       	out	0x3d, r28	; 61
    3d06:	df 91       	pop	r29
    3d08:	cf 91       	pop	r28
    3d0a:	08 95       	ret

00003d0c <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    3d0c:	cf 93       	push	r28
    3d0e:	df 93       	push	r29
    3d10:	00 d0       	rcall	.+0      	; 0x3d12 <nwkRxHandleIndication+0x6>
    3d12:	1f 92       	push	r1
    3d14:	cd b7       	in	r28, 0x3d	; 61
    3d16:	de b7       	in	r29, 0x3e	; 62
    3d18:	9b 83       	std	Y+3, r25	; 0x03
    3d1a:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    3d1c:	10 92 df 0e 	sts	0x0EDF, r1	; 0x800edf <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    3d20:	8a 81       	ldd	r24, Y+2	; 0x02
    3d22:	9b 81       	ldd	r25, Y+3	; 0x03
    3d24:	0e 94 c9 1b 	call	0x3792	; 0x3792 <nwkRxIndicateDataFrame>
    3d28:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    3d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d2c:	9b 81       	ldd	r25, Y+3	; 0x03
    3d2e:	fc 01       	movw	r30, r24
    3d30:	83 85       	ldd	r24, Z+11	; 0x0b
    3d32:	81 70       	andi	r24, 0x01	; 1
    3d34:	88 23       	and	r24, r24
    3d36:	09 f4       	brne	.+2      	; 0x3d3a <nwkRxHandleIndication+0x2e>
		ack = false;
    3d38:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d3c:	9b 81       	ldd	r25, Y+3	; 0x03
    3d3e:	fc 01       	movw	r30, r24
    3d40:	87 81       	ldd	r24, Z+7	; 0x07
    3d42:	90 85       	ldd	r25, Z+8	; 0x08
    3d44:	01 96       	adiw	r24, 0x01	; 1
    3d46:	a9 f4       	brne	.+42     	; 0x3d72 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3d48:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    3d4c:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    3d50:	8a 81       	ldd	r24, Y+2	; 0x02
    3d52:	9b 81       	ldd	r25, Y+3	; 0x03
    3d54:	fc 01       	movw	r30, r24
    3d56:	87 85       	ldd	r24, Z+15	; 0x0f
    3d58:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3d5a:	28 17       	cp	r18, r24
    3d5c:	39 07       	cpc	r19, r25
    3d5e:	49 f4       	brne	.+18     	; 0x3d72 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    3d60:	8a 81       	ldd	r24, Y+2	; 0x02
    3d62:	9b 81       	ldd	r25, Y+3	; 0x03
    3d64:	fc 01       	movw	r30, r24
    3d66:	83 85       	ldd	r24, Z+11	; 0x0b
    3d68:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    3d6a:	88 23       	and	r24, r24
    3d6c:	11 f4       	brne	.+4      	; 0x3d72 <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    3d6e:	81 e0       	ldi	r24, 0x01	; 1
    3d70:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3d72:	8a 81       	ldd	r24, Y+2	; 0x02
    3d74:	9b 81       	ldd	r25, Y+3	; 0x03
    3d76:	fc 01       	movw	r30, r24
    3d78:	85 81       	ldd	r24, Z+5	; 0x05
    3d7a:	96 81       	ldd	r25, Z+6	; 0x06
    3d7c:	01 96       	adiw	r24, 0x01	; 1
    3d7e:	09 f4       	brne	.+2      	; 0x3d82 <nwkRxHandleIndication+0x76>
		ack = false;
    3d80:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    3d82:	80 91 41 3a 	lds	r24, 0x3A41	; 0x803a41 <nwkIb>
    3d86:	90 91 42 3a 	lds	r25, 0x3A42	; 0x803a42 <nwkIb+0x1>
    3d8a:	01 96       	adiw	r24, 0x01	; 1
    3d8c:	09 f4       	brne	.+2      	; 0x3d90 <nwkRxHandleIndication+0x84>
		ack = false;
    3d8e:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    3d90:	89 81       	ldd	r24, Y+1	; 0x01
    3d92:	88 23       	and	r24, r24
    3d94:	21 f0       	breq	.+8      	; 0x3d9e <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    3d96:	8a 81       	ldd	r24, Y+2	; 0x02
    3d98:	9b 81       	ldd	r25, Y+3	; 0x03
    3d9a:	0e 94 81 18 	call	0x3102	; 0x3102 <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    3d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    3da0:	9b 81       	ldd	r25, Y+3	; 0x03
    3da2:	24 e2       	ldi	r18, 0x24	; 36
    3da4:	fc 01       	movw	r30, r24
    3da6:	20 83       	st	Z, r18
}
    3da8:	00 00       	nop
    3daa:	0f 90       	pop	r0
    3dac:	0f 90       	pop	r0
    3dae:	0f 90       	pop	r0
    3db0:	df 91       	pop	r29
    3db2:	cf 91       	pop	r28
    3db4:	08 95       	ret

00003db6 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3db6:	cf 93       	push	r28
    3db8:	df 93       	push	r29
    3dba:	00 d0       	rcall	.+0      	; 0x3dbc <nwkRxTaskHandler+0x6>
    3dbc:	cd b7       	in	r28, 0x3d	; 61
    3dbe:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    3dc0:	1a 82       	std	Y+2, r1	; 0x02
    3dc2:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3dc4:	3f c0       	rjmp	.+126    	; 0x3e44 <nwkRxTaskHandler+0x8e>
		switch (frame->state) {
    3dc6:	89 81       	ldd	r24, Y+1	; 0x01
    3dc8:	9a 81       	ldd	r25, Y+2	; 0x02
    3dca:	fc 01       	movw	r30, r24
    3dcc:	80 81       	ld	r24, Z
    3dce:	88 2f       	mov	r24, r24
    3dd0:	90 e0       	ldi	r25, 0x00	; 0
    3dd2:	09 2e       	mov	r0, r25
    3dd4:	00 0c       	add	r0, r0
    3dd6:	aa 0b       	sbc	r26, r26
    3dd8:	bb 0b       	sbc	r27, r27
    3dda:	40 e2       	ldi	r20, 0x20	; 32
    3ddc:	50 e0       	ldi	r21, 0x00	; 0
    3dde:	29 e0       	ldi	r18, 0x09	; 9
    3de0:	30 e0       	ldi	r19, 0x00	; 0
    3de2:	84 1b       	sub	r24, r20
    3de4:	95 0b       	sbc	r25, r21
    3de6:	28 17       	cp	r18, r24
    3de8:	39 07       	cpc	r19, r25
    3dea:	60 f1       	brcs	.+88     	; 0x3e44 <nwkRxTaskHandler+0x8e>
    3dec:	82 56       	subi	r24, 0x62	; 98
    3dee:	9f 4f       	sbci	r25, 0xFF	; 255
    3df0:	fc 01       	movw	r30, r24
    3df2:	0c 94 df 56 	jmp	0xadbe	; 0xadbe <__tablejump2__>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    3df6:	89 81       	ldd	r24, Y+1	; 0x01
    3df8:	9a 81       	ldd	r25, Y+2	; 0x02
    3dfa:	0e 94 5c 1a 	call	0x34b8	; 0x34b8 <nwkRxHandleReceivedFrame>
		}
		break;
    3dfe:	22 c0       	rjmp	.+68     	; 0x3e44 <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    3e00:	89 81       	ldd	r24, Y+1	; 0x01
    3e02:	9a 81       	ldd	r25, Y+2	; 0x02
    3e04:	0e 94 86 1e 	call	0x3d0c	; 0x3d0c <nwkRxHandleIndication>
		}
		break;
    3e08:	1d c0       	rjmp	.+58     	; 0x3e44 <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3e0a:	89 81       	ldd	r24, Y+1	; 0x01
    3e0c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e0e:	0e 94 a7 15 	call	0x2b4e	; 0x2b4e <nwkFrameFree>
		}
		break;
    3e12:	18 c0       	rjmp	.+48     	; 0x3e44 <nwkRxTaskHandler+0x8e>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    3e14:	89 81       	ldd	r24, Y+1	; 0x01
    3e16:	9a 81       	ldd	r25, Y+2	; 0x02
    3e18:	0e 94 d0 1c 	call	0x39a0	; 0x39a0 <nwkRxIndicateBeaconFrame>
		}
		break;
    3e1c:	13 c0       	rjmp	.+38     	; 0x3e44 <nwkRxTaskHandler+0x8e>
		
		
		case NWK_RX_STATE_LLBEACON:
		{
			nwkRxIndicateLLBeaconFrame(frame);
    3e1e:	89 81       	ldd	r24, Y+1	; 0x01
    3e20:	9a 81       	ldd	r25, Y+2	; 0x02
    3e22:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <nwkRxIndicateLLBeaconFrame>
		}
		break;
    3e26:	0e c0       	rjmp	.+28     	; 0x3e44 <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLCOMMAND:
		{
			nwkRxIndicateLLCommandFrame(frame);
    3e28:	89 81       	ldd	r24, Y+1	; 0x01
    3e2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3e2c:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nwkRxIndicateLLCommandFrame>
		}
		break;
    3e30:	09 c0       	rjmp	.+18     	; 0x3e44 <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLDATA:
		{
			nwkRxIndicateLLDataFrame(frame);
    3e32:	89 81       	ldd	r24, Y+1	; 0x01
    3e34:	9a 81       	ldd	r25, Y+2	; 0x02
    3e36:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <nwkRxIndicateLLDataFrame>
		}
		
		case NWK_RX_STATE_LLACKFRAME:
		{
			nwkRxIndicateLLACKFrame(frame);
    3e3a:	89 81       	ldd	r24, Y+1	; 0x01
    3e3c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e3e:	0e 94 31 1e 	call	0x3c62	; 0x3c62 <nwkRxIndicateLLACKFrame>
		}
		break;
    3e42:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e44:	89 81       	ldd	r24, Y+1	; 0x01
    3e46:	9a 81       	ldd	r25, Y+2	; 0x02
    3e48:	0e 94 c1 15 	call	0x2b82	; 0x2b82 <nwkFrameNext>
    3e4c:	9a 83       	std	Y+2, r25	; 0x02
    3e4e:	89 83       	std	Y+1, r24	; 0x01
    3e50:	89 81       	ldd	r24, Y+1	; 0x01
    3e52:	9a 81       	ldd	r25, Y+2	; 0x02
    3e54:	89 2b       	or	r24, r25
    3e56:	09 f0       	breq	.+2      	; 0x3e5a <nwkRxTaskHandler+0xa4>
    3e58:	b6 cf       	rjmp	.-148    	; 0x3dc6 <nwkRxTaskHandler+0x10>
		}
		break;
		
		}
	}
}
    3e5a:	00 00       	nop
    3e5c:	0f 90       	pop	r0
    3e5e:	0f 90       	pop	r0
    3e60:	df 91       	pop	r29
    3e62:	cf 91       	pop	r28
    3e64:	08 95       	ret

00003e66 <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    3e66:	cf 93       	push	r28
    3e68:	df 93       	push	r29
    3e6a:	cd b7       	in	r28, 0x3d	; 61
    3e6c:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    3e6e:	10 92 ee 0e 	sts	0x0EEE, r1	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    3e72:	10 92 ed 0e 	sts	0x0EED, r1	; 0x800eed <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3e76:	82 e3       	ldi	r24, 0x32	; 50
    3e78:	90 e0       	ldi	r25, 0x00	; 0
    3e7a:	a0 e0       	ldi	r26, 0x00	; 0
    3e7c:	b0 e0       	ldi	r27, 0x00	; 0
    3e7e:	80 93 f5 0e 	sts	0x0EF5, r24	; 0x800ef5 <nwkTxAckWaitTimer+0x6>
    3e82:	90 93 f6 0e 	sts	0x0EF6, r25	; 0x800ef6 <nwkTxAckWaitTimer+0x7>
    3e86:	a0 93 f7 0e 	sts	0x0EF7, r26	; 0x800ef7 <nwkTxAckWaitTimer+0x8>
    3e8a:	b0 93 f8 0e 	sts	0x0EF8, r27	; 0x800ef8 <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3e8e:	10 92 f9 0e 	sts	0x0EF9, r1	; 0x800ef9 <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3e92:	8e ee       	ldi	r24, 0xEE	; 238
    3e94:	91 e2       	ldi	r25, 0x21	; 33
    3e96:	90 93 fb 0e 	sts	0x0EFB, r25	; 0x800efb <nwkTxAckWaitTimer+0xc>
    3e9a:	80 93 fa 0e 	sts	0x0EFA, r24	; 0x800efa <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3e9e:	8a e0       	ldi	r24, 0x0A	; 10
    3ea0:	90 e0       	ldi	r25, 0x00	; 0
    3ea2:	a0 e0       	ldi	r26, 0x00	; 0
    3ea4:	b0 e0       	ldi	r27, 0x00	; 0
    3ea6:	80 93 02 0f 	sts	0x0F02, r24	; 0x800f02 <nwkTxDelayTimer+0x6>
    3eaa:	90 93 03 0f 	sts	0x0F03, r25	; 0x800f03 <nwkTxDelayTimer+0x7>
    3eae:	a0 93 04 0f 	sts	0x0F04, r26	; 0x800f04 <nwkTxDelayTimer+0x8>
    3eb2:	b0 93 05 0f 	sts	0x0F05, r27	; 0x800f05 <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3eb6:	10 92 06 0f 	sts	0x0F06, r1	; 0x800f06 <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3eba:	88 e5       	ldi	r24, 0x58	; 88
    3ebc:	92 e2       	ldi	r25, 0x22	; 34
    3ebe:	90 93 08 0f 	sts	0x0F08, r25	; 0x800f08 <nwkTxDelayTimer+0xc>
    3ec2:	80 93 07 0f 	sts	0x0F07, r24	; 0x800f07 <nwkTxDelayTimer+0xb>
}
    3ec6:	00 00       	nop
    3ec8:	df 91       	pop	r29
    3eca:	cf 91       	pop	r28
    3ecc:	08 95       	ret

00003ece <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    3ece:	cf 93       	push	r28
    3ed0:	df 93       	push	r29
    3ed2:	00 d0       	rcall	.+0      	; 0x3ed4 <nwkTxBeaconFrame+0x6>
    3ed4:	00 d0       	rcall	.+0      	; 0x3ed6 <nwkTxBeaconFrame+0x8>
    3ed6:	cd b7       	in	r28, 0x3d	; 61
    3ed8:	de b7       	in	r29, 0x3e	; 62
    3eda:	9c 83       	std	Y+4, r25	; 0x04
    3edc:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    3ede:	8b 81       	ldd	r24, Y+3	; 0x03
    3ee0:	9c 81       	ldd	r25, Y+4	; 0x04
    3ee2:	02 96       	adiw	r24, 0x02	; 2
    3ee4:	9a 83       	std	Y+2, r25	; 0x02
    3ee6:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    3ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    3eea:	9c 81       	ldd	r25, Y+4	; 0x04
    3eec:	23 e1       	ldi	r18, 0x13	; 19
    3eee:	fc 01       	movw	r30, r24
    3ef0:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3ef2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ef4:	9c 81       	ldd	r25, Y+4	; 0x04
    3ef6:	8d 57       	subi	r24, 0x7D	; 125
    3ef8:	9f 4f       	sbci	r25, 0xFF	; 255
    3efa:	fc 01       	movw	r30, r24
    3efc:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    3efe:	8b 81       	ldd	r24, Y+3	; 0x03
    3f00:	9c 81       	ldd	r25, Y+4	; 0x04
    3f02:	8c 57       	subi	r24, 0x7C	; 124
    3f04:	9f 4f       	sbci	r25, 0xFF	; 255
    3f06:	fc 01       	movw	r30, r24
    3f08:	11 82       	std	Z+1, r1	; 0x01
    3f0a:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    3f0c:	89 81       	ldd	r24, Y+1	; 0x01
    3f0e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f10:	20 e0       	ldi	r18, 0x00	; 0
    3f12:	30 e8       	ldi	r19, 0x80	; 128
    3f14:	fc 01       	movw	r30, r24
    3f16:	31 83       	std	Z+1, r19	; 0x01
    3f18:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    3f1a:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x5>
    3f1e:	8f 5f       	subi	r24, 0xFF	; 255
    3f20:	80 93 46 3a 	sts	0x3A46, r24	; 0x803a46 <nwkIb+0x5>
    3f24:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x5>
    3f28:	89 81       	ldd	r24, Y+1	; 0x01
    3f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3f2c:	fc 01       	movw	r30, r24
    3f2e:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    3f30:	20 91 43 3a 	lds	r18, 0x3A43	; 0x803a43 <nwkIb+0x2>
    3f34:	30 91 44 3a 	lds	r19, 0x3A44	; 0x803a44 <nwkIb+0x3>
    3f38:	89 81       	ldd	r24, Y+1	; 0x01
    3f3a:	9a 81       	ldd	r25, Y+2	; 0x02
    3f3c:	fc 01       	movw	r30, r24
    3f3e:	34 83       	std	Z+4, r19	; 0x04
    3f40:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    3f42:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    3f46:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    3f4a:	89 81       	ldd	r24, Y+1	; 0x01
    3f4c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f4e:	fc 01       	movw	r30, r24
    3f50:	36 83       	std	Z+6, r19	; 0x06
    3f52:	25 83       	std	Z+5, r18	; 0x05
}
    3f54:	00 00       	nop
    3f56:	0f 90       	pop	r0
    3f58:	0f 90       	pop	r0
    3f5a:	0f 90       	pop	r0
    3f5c:	0f 90       	pop	r0
    3f5e:	df 91       	pop	r29
    3f60:	cf 91       	pop	r28
    3f62:	08 95       	ret

00003f64 <nwkTxBeaconFrameLLDN>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrameLLDN(NwkFrame_t *frame)
{
    3f64:	cf 93       	push	r28
    3f66:	df 93       	push	r29
    3f68:	00 d0       	rcall	.+0      	; 0x3f6a <nwkTxBeaconFrameLLDN+0x6>
    3f6a:	00 d0       	rcall	.+0      	; 0x3f6c <nwkTxBeaconFrameLLDN+0x8>
    3f6c:	cd b7       	in	r28, 0x3d	; 61
    3f6e:	de b7       	in	r29, 0x3e	; 62
    3f70:	9c 83       	std	Y+4, r25	; 0x04
    3f72:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeaderLLDN_t *beacon = &frame->LLbeacon;
    3f74:	8b 81       	ldd	r24, Y+3	; 0x03
    3f76:	9c 81       	ldd	r25, Y+4	; 0x04
    3f78:	02 96       	adiw	r24, 0x02	; 2
    3f7a:	9a 83       	std	Y+2, r25	; 0x02
    3f7c:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    3f7e:	8b 81       	ldd	r24, Y+3	; 0x03
    3f80:	9c 81       	ldd	r25, Y+4	; 0x04
    3f82:	23 e1       	ldi	r18, 0x13	; 19
    3f84:	fc 01       	movw	r30, r24
    3f86:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3f88:	8b 81       	ldd	r24, Y+3	; 0x03
    3f8a:	9c 81       	ldd	r25, Y+4	; 0x04
    3f8c:	8d 57       	subi	r24, 0x7D	; 125
    3f8e:	9f 4f       	sbci	r25, 0xFF	; 255
    3f90:	fc 01       	movw	r30, r24
    3f92:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    3f94:	8b 81       	ldd	r24, Y+3	; 0x03
    3f96:	9c 81       	ldd	r25, Y+4	; 0x04
    3f98:	8c 57       	subi	r24, 0x7C	; 124
    3f9a:	9f 4f       	sbci	r25, 0xFF	; 255
    3f9c:	fc 01       	movw	r30, r24
    3f9e:	11 82       	std	Z+1, r1	; 0x01
    3fa0:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType				= 0b100; 	// LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b00; // Subtype = LL-Beacon
	beacon->macFcf = 0x0c;
    3fa2:	89 81       	ldd	r24, Y+1	; 0x01
    3fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    3fa6:	2c e0       	ldi	r18, 0x0C	; 12
    3fa8:	fc 01       	movw	r30, r24
    3faa:	20 83       	st	Z, r18
	beacon->macSeqNumber = ++nwkIb.macSeqNum;
    3fac:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x5>
    3fb0:	8f 5f       	subi	r24, 0xFF	; 255
    3fb2:	80 93 46 3a 	sts	0x3A46, r24	; 0x803a46 <nwkIb+0x5>
    3fb6:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x5>
    3fba:	89 81       	ldd	r24, Y+1	; 0x01
    3fbc:	9a 81       	ldd	r25, Y+2	; 0x02
    3fbe:	fc 01       	movw	r30, r24
    3fc0:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	beacon->macSecHeader.secLevel	= 0b000;
    3fc2:	89 81       	ldd	r24, Y+1	; 0x01
    3fc4:	9a 81       	ldd	r25, Y+2	; 0x02
    3fc6:	fc 01       	movw	r30, r24
    3fc8:	22 81       	ldd	r18, Z+2	; 0x02
    3fca:	28 7f       	andi	r18, 0xF8	; 248
    3fcc:	fc 01       	movw	r30, r24
    3fce:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.KeyId		= 0b00;
    3fd0:	89 81       	ldd	r24, Y+1	; 0x01
    3fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    3fd4:	fc 01       	movw	r30, r24
    3fd6:	22 81       	ldd	r18, Z+2	; 0x02
    3fd8:	27 7e       	andi	r18, 0xE7	; 231
    3fda:	fc 01       	movw	r30, r24
    3fdc:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSup	= 0b0;
    3fde:	89 81       	ldd	r24, Y+1	; 0x01
    3fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    3fe2:	fc 01       	movw	r30, r24
    3fe4:	22 81       	ldd	r18, Z+2	; 0x02
    3fe6:	2f 7d       	andi	r18, 0xDF	; 223
    3fe8:	fc 01       	movw	r30, r24
    3fea:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSize= 0b0;
    3fec:	89 81       	ldd	r24, Y+1	; 0x01
    3fee:	9a 81       	ldd	r25, Y+2	; 0x02
    3ff0:	fc 01       	movw	r30, r24
    3ff2:	22 81       	ldd	r18, Z+2	; 0x02
    3ff4:	2f 7b       	andi	r18, 0xBF	; 191
    3ff6:	fc 01       	movw	r30, r24
    3ff8:	22 83       	std	Z+2, r18	; 0x02
}
    3ffa:	00 00       	nop
    3ffc:	0f 90       	pop	r0
    3ffe:	0f 90       	pop	r0
    4000:	0f 90       	pop	r0
    4002:	0f 90       	pop	r0
    4004:	df 91       	pop	r29
    4006:	cf 91       	pop	r28
    4008:	08 95       	ret

0000400a <nwkTxMacCommandFrameLLDN>:

void nwkTxMacCommandFrameLLDN(NwkFrame_t *frame, uint16_t subtype)
{
    400a:	cf 93       	push	r28
    400c:	df 93       	push	r29
    400e:	00 d0       	rcall	.+0      	; 0x4010 <nwkTxMacCommandFrameLLDN+0x6>
    4010:	00 d0       	rcall	.+0      	; 0x4012 <nwkTxMacCommandFrameLLDN+0x8>
    4012:	00 d0       	rcall	.+0      	; 0x4014 <nwkTxMacCommandFrameLLDN+0xa>
    4014:	cd b7       	in	r28, 0x3d	; 61
    4016:	de b7       	in	r29, 0x3e	; 62
    4018:	9c 83       	std	Y+4, r25	; 0x04
    401a:	8b 83       	std	Y+3, r24	; 0x03
    401c:	7e 83       	std	Y+6, r23	; 0x06
    401e:	6d 83       	std	Y+5, r22	; 0x05
	NwkFrameGeneralHeaderLLDN_t *mac_command = &frame->LLgeneral;
    4020:	8b 81       	ldd	r24, Y+3	; 0x03
    4022:	9c 81       	ldd	r25, Y+4	; 0x04
    4024:	02 96       	adiw	r24, 0x02	; 2
    4026:	9a 83       	std	Y+2, r25	; 0x02
    4028:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    402a:	8b 81       	ldd	r24, Y+3	; 0x03
    402c:	9c 81       	ldd	r25, Y+4	; 0x04
    402e:	23 e1       	ldi	r18, 0x13	; 19
    4030:	fc 01       	movw	r30, r24
    4032:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    4034:	8b 81       	ldd	r24, Y+3	; 0x03
    4036:	9c 81       	ldd	r25, Y+4	; 0x04
    4038:	8d 57       	subi	r24, 0x7D	; 125
    403a:	9f 4f       	sbci	r25, 0xFF	; 255
    403c:	fc 01       	movw	r30, r24
    403e:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    4040:	8b 81       	ldd	r24, Y+3	; 0x03
    4042:	9c 81       	ldd	r25, Y+4	; 0x04
    4044:	8c 57       	subi	r24, 0x7C	; 124
    4046:	9f 4f       	sbci	r25, 0xFF	; 255
    4048:	fc 01       	movw	r30, r24
    404a:	11 82       	std	Z+1, r1	; 0x01
    404c:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType					= 0b100; // LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b11; // Subtype = LL-MAC command
	if (subtype & NWK_OPT_MAC_COMMAND) 		mac_command->macFcf = 0xcc; //LL-MAC Command
    404e:	8d 81       	ldd	r24, Y+5	; 0x05
    4050:	9e 81       	ldd	r25, Y+6	; 0x06
    4052:	99 23       	and	r25, r25
    4054:	34 f4       	brge	.+12     	; 0x4062 <nwkTxMacCommandFrameLLDN+0x58>
    4056:	89 81       	ldd	r24, Y+1	; 0x01
    4058:	9a 81       	ldd	r25, Y+2	; 0x02
    405a:	2c ec       	ldi	r18, 0xCC	; 204
    405c:	fc 01       	movw	r30, r24
    405e:	20 83       	st	Z, r18
    4060:	17 c0       	rjmp	.+46     	; 0x4090 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_DATA)	mac_command->macFcf = 0x4c; //LL-Data
    4062:	8d 81       	ldd	r24, Y+5	; 0x05
    4064:	9e 81       	ldd	r25, Y+6	; 0x06
    4066:	88 27       	eor	r24, r24
    4068:	90 72       	andi	r25, 0x20	; 32
    406a:	89 2b       	or	r24, r25
    406c:	31 f0       	breq	.+12     	; 0x407a <nwkTxMacCommandFrameLLDN+0x70>
    406e:	89 81       	ldd	r24, Y+1	; 0x01
    4070:	9a 81       	ldd	r25, Y+2	; 0x02
    4072:	2c e4       	ldi	r18, 0x4C	; 76
    4074:	fc 01       	movw	r30, r24
    4076:	20 83       	st	Z, r18
    4078:	0b c0       	rjmp	.+22     	; 0x4090 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_ACK) 	mac_command->macFcf = 0x8c;	//LL-Acknowledgment
    407a:	8d 81       	ldd	r24, Y+5	; 0x05
    407c:	9e 81       	ldd	r25, Y+6	; 0x06
    407e:	88 27       	eor	r24, r24
    4080:	90 74       	andi	r25, 0x40	; 64
    4082:	89 2b       	or	r24, r25
    4084:	29 f0       	breq	.+10     	; 0x4090 <nwkTxMacCommandFrameLLDN+0x86>
    4086:	89 81       	ldd	r24, Y+1	; 0x01
    4088:	9a 81       	ldd	r25, Y+2	; 0x02
    408a:	2c e8       	ldi	r18, 0x8C	; 140
    408c:	fc 01       	movw	r30, r24
    408e:	20 83       	st	Z, r18
	mac_command->macSeqNumber = ++nwkIb.macSeqNum;
    4090:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x5>
    4094:	8f 5f       	subi	r24, 0xFF	; 255
    4096:	80 93 46 3a 	sts	0x3A46, r24	; 0x803a46 <nwkIb+0x5>
    409a:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x5>
    409e:	89 81       	ldd	r24, Y+1	; 0x01
    40a0:	9a 81       	ldd	r25, Y+2	; 0x02
    40a2:	fc 01       	movw	r30, r24
    40a4:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	mac_command->macSecHeader.secLevel	= 0b000;
    40a6:	89 81       	ldd	r24, Y+1	; 0x01
    40a8:	9a 81       	ldd	r25, Y+2	; 0x02
    40aa:	fc 01       	movw	r30, r24
    40ac:	22 81       	ldd	r18, Z+2	; 0x02
    40ae:	28 7f       	andi	r18, 0xF8	; 248
    40b0:	fc 01       	movw	r30, r24
    40b2:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.KeyId		= 0b00;
    40b4:	89 81       	ldd	r24, Y+1	; 0x01
    40b6:	9a 81       	ldd	r25, Y+2	; 0x02
    40b8:	fc 01       	movw	r30, r24
    40ba:	22 81       	ldd	r18, Z+2	; 0x02
    40bc:	27 7e       	andi	r18, 0xE7	; 231
    40be:	fc 01       	movw	r30, r24
    40c0:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSup	= 0b0;
    40c2:	89 81       	ldd	r24, Y+1	; 0x01
    40c4:	9a 81       	ldd	r25, Y+2	; 0x02
    40c6:	fc 01       	movw	r30, r24
    40c8:	22 81       	ldd	r18, Z+2	; 0x02
    40ca:	2f 7d       	andi	r18, 0xDF	; 223
    40cc:	fc 01       	movw	r30, r24
    40ce:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSize= 0b0;
    40d0:	89 81       	ldd	r24, Y+1	; 0x01
    40d2:	9a 81       	ldd	r25, Y+2	; 0x02
    40d4:	fc 01       	movw	r30, r24
    40d6:	22 81       	ldd	r18, Z+2	; 0x02
    40d8:	2f 7b       	andi	r18, 0xBF	; 191
    40da:	fc 01       	movw	r30, r24
    40dc:	22 83       	std	Z+2, r18	; 0x02
}
    40de:	00 00       	nop
    40e0:	26 96       	adiw	r28, 0x06	; 6
    40e2:	0f b6       	in	r0, 0x3f	; 63
    40e4:	f8 94       	cli
    40e6:	de bf       	out	0x3e, r29	; 62
    40e8:	0f be       	out	0x3f, r0	; 63
    40ea:	cd bf       	out	0x3d, r28	; 61
    40ec:	df 91       	pop	r29
    40ee:	cf 91       	pop	r28
    40f0:	08 95       	ret

000040f2 <nwkTxFrame>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    40f2:	cf 93       	push	r28
    40f4:	df 93       	push	r29
    40f6:	00 d0       	rcall	.+0      	; 0x40f8 <nwkTxFrame+0x6>
    40f8:	00 d0       	rcall	.+0      	; 0x40fa <nwkTxFrame+0x8>
    40fa:	cd b7       	in	r28, 0x3d	; 61
    40fc:	de b7       	in	r29, 0x3e	; 62
    40fe:	9c 83       	std	Y+4, r25	; 0x04
    4100:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    4102:	8b 81       	ldd	r24, Y+3	; 0x03
    4104:	9c 81       	ldd	r25, Y+4	; 0x04
    4106:	02 96       	adiw	r24, 0x02	; 2
    4108:	9a 83       	std	Y+2, r25	; 0x02
    410a:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    410c:	8b 81       	ldd	r24, Y+3	; 0x03
    410e:	9c 81       	ldd	r25, Y+4	; 0x04
    4110:	8a 57       	subi	r24, 0x7A	; 122
    4112:	9f 4f       	sbci	r25, 0xFF	; 255
    4114:	fc 01       	movw	r30, r24
    4116:	80 81       	ld	r24, Z
    4118:	88 2f       	mov	r24, r24
    411a:	90 e0       	ldi	r25, 0x00	; 0
    411c:	82 70       	andi	r24, 0x02	; 2
    411e:	99 27       	eor	r25, r25
    4120:	89 2b       	or	r24, r25
    4122:	31 f0       	breq	.+12     	; 0x4130 <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    4124:	8b 81       	ldd	r24, Y+3	; 0x03
    4126:	9c 81       	ldd	r25, Y+4	; 0x04
    4128:	22 e1       	ldi	r18, 0x12	; 18
    412a:	fc 01       	movw	r30, r24
    412c:	20 83       	st	Z, r18
    412e:	05 c0       	rjmp	.+10     	; 0x413a <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    4130:	8b 81       	ldd	r24, Y+3	; 0x03
    4132:	9c 81       	ldd	r25, Y+4	; 0x04
    4134:	22 e1       	ldi	r18, 0x12	; 18
    4136:	fc 01       	movw	r30, r24
    4138:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    413a:	8b 81       	ldd	r24, Y+3	; 0x03
    413c:	9c 81       	ldd	r25, Y+4	; 0x04
    413e:	8d 57       	subi	r24, 0x7D	; 125
    4140:	9f 4f       	sbci	r25, 0xFF	; 255
    4142:	fc 01       	movw	r30, r24
    4144:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    4146:	8b 81       	ldd	r24, Y+3	; 0x03
    4148:	9c 81       	ldd	r25, Y+4	; 0x04
    414a:	8a 57       	subi	r24, 0x7A	; 122
    414c:	9f 4f       	sbci	r25, 0xFF	; 255
    414e:	fc 01       	movw	r30, r24
    4150:	80 81       	ld	r24, Z
    4152:	88 2f       	mov	r24, r24
    4154:	90 e0       	ldi	r25, 0x00	; 0
    4156:	81 70       	andi	r24, 0x01	; 1
    4158:	99 27       	eor	r25, r25
    415a:	89 2b       	or	r24, r25
    415c:	41 f0       	breq	.+16     	; 0x416e <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    415e:	89 81       	ldd	r24, Y+1	; 0x01
    4160:	9a 81       	ldd	r25, Y+2	; 0x02
    4162:	2f ef       	ldi	r18, 0xFF	; 255
    4164:	3f ef       	ldi	r19, 0xFF	; 255
    4166:	fc 01       	movw	r30, r24
    4168:	34 83       	std	Z+4, r19	; 0x04
    416a:	23 83       	std	Z+3, r18	; 0x03
    416c:	09 c0       	rjmp	.+18     	; 0x4180 <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    416e:	20 91 43 3a 	lds	r18, 0x3A43	; 0x803a43 <nwkIb+0x2>
    4172:	30 91 44 3a 	lds	r19, 0x3A44	; 0x803a44 <nwkIb+0x3>
    4176:	89 81       	ldd	r24, Y+1	; 0x01
    4178:	9a 81       	ldd	r25, Y+2	; 0x02
    417a:	fc 01       	movw	r30, r24
    417c:	34 83       	std	Z+4, r19	; 0x04
    417e:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    4180:	89 81       	ldd	r24, Y+1	; 0x01
    4182:	9a 81       	ldd	r25, Y+2	; 0x02
    4184:	fc 01       	movw	r30, r24
    4186:	25 85       	ldd	r18, Z+13	; 0x0d
    4188:	36 85       	ldd	r19, Z+14	; 0x0e
    418a:	89 81       	ldd	r24, Y+1	; 0x01
    418c:	9a 81       	ldd	r25, Y+2	; 0x02
    418e:	fc 01       	movw	r30, r24
    4190:	36 83       	std	Z+6, r19	; 0x06
    4192:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    4194:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    4198:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    419c:	89 81       	ldd	r24, Y+1	; 0x01
    419e:	9a 81       	ldd	r25, Y+2	; 0x02
    41a0:	fc 01       	movw	r30, r24
    41a2:	30 87       	std	Z+8, r19	; 0x08
    41a4:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    41a6:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x5>
    41aa:	8f 5f       	subi	r24, 0xFF	; 255
    41ac:	80 93 46 3a 	sts	0x3A46, r24	; 0x803a46 <nwkIb+0x5>
    41b0:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x5>
    41b4:	89 81       	ldd	r24, Y+1	; 0x01
    41b6:	9a 81       	ldd	r25, Y+2	; 0x02
    41b8:	fc 01       	movw	r30, r24
    41ba:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    41bc:	89 81       	ldd	r24, Y+1	; 0x01
    41be:	9a 81       	ldd	r25, Y+2	; 0x02
    41c0:	fc 01       	movw	r30, r24
    41c2:	85 81       	ldd	r24, Z+5	; 0x05
    41c4:	96 81       	ldd	r25, Z+6	; 0x06
    41c6:	01 96       	adiw	r24, 0x01	; 1
    41c8:	a9 f4       	brne	.+42     	; 0x41f4 <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    41ca:	89 81       	ldd	r24, Y+1	; 0x01
    41cc:	9a 81       	ldd	r25, Y+2	; 0x02
    41ce:	21 e4       	ldi	r18, 0x41	; 65
    41d0:	38 e8       	ldi	r19, 0x88	; 136
    41d2:	fc 01       	movw	r30, r24
    41d4:	31 83       	std	Z+1, r19	; 0x01
    41d6:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    41d8:	0e 94 63 58 	call	0xb0c6	; 0xb0c6 <rand>
    41dc:	87 70       	andi	r24, 0x07	; 7
    41de:	99 27       	eor	r25, r25
    41e0:	01 96       	adiw	r24, 0x01	; 1
    41e2:	9c 01       	movw	r18, r24
    41e4:	8b 81       	ldd	r24, Y+3	; 0x03
    41e6:	9c 81       	ldd	r25, Y+4	; 0x04
    41e8:	8c 57       	subi	r24, 0x7C	; 124
    41ea:	9f 4f       	sbci	r25, 0xFF	; 255
    41ec:	fc 01       	movw	r30, r24
    41ee:	31 83       	std	Z+1, r19	; 0x01
    41f0:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    41f2:	0e c0       	rjmp	.+28     	; 0x4210 <__stack+0x11>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    41f4:	89 81       	ldd	r24, Y+1	; 0x01
    41f6:	9a 81       	ldd	r25, Y+2	; 0x02
    41f8:	21 e4       	ldi	r18, 0x41	; 65
    41fa:	38 e8       	ldi	r19, 0x88	; 136
    41fc:	fc 01       	movw	r30, r24
    41fe:	31 83       	std	Z+1, r19	; 0x01
    4200:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    4202:	8b 81       	ldd	r24, Y+3	; 0x03
    4204:	9c 81       	ldd	r25, Y+4	; 0x04
    4206:	8c 57       	subi	r24, 0x7C	; 124
    4208:	9f 4f       	sbci	r25, 0xFF	; 255
    420a:	fc 01       	movw	r30, r24
    420c:	11 82       	std	Z+1, r1	; 0x01
    420e:	10 82       	st	Z, r1
	}
}
    4210:	00 00       	nop
    4212:	0f 90       	pop	r0
    4214:	0f 90       	pop	r0
    4216:	0f 90       	pop	r0
    4218:	0f 90       	pop	r0
    421a:	df 91       	pop	r29
    421c:	cf 91       	pop	r28
    421e:	08 95       	ret

00004220 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    4220:	cf 93       	push	r28
    4222:	df 93       	push	r29
    4224:	00 d0       	rcall	.+0      	; 0x4226 <nwkTxBroadcastFrame+0x6>
    4226:	00 d0       	rcall	.+0      	; 0x4228 <nwkTxBroadcastFrame+0x8>
    4228:	cd b7       	in	r28, 0x3d	; 61
    422a:	de b7       	in	r29, 0x3e	; 62
    422c:	9c 83       	std	Y+4, r25	; 0x04
    422e:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    4230:	0e 94 9d 14 	call	0x293a	; 0x293a <nwkFrameAlloc>
    4234:	9a 83       	std	Y+2, r25	; 0x02
    4236:	89 83       	std	Y+1, r24	; 0x01
    4238:	89 81       	ldd	r24, Y+1	; 0x01
    423a:	9a 81       	ldd	r25, Y+2	; 0x02
    423c:	89 2b       	or	r24, r25
    423e:	09 f4       	brne	.+2      	; 0x4242 <nwkTxBroadcastFrame+0x22>
    4240:	76 c0       	rjmp	.+236    	; 0x432e <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    4242:	89 81       	ldd	r24, Y+1	; 0x01
    4244:	9a 81       	ldd	r25, Y+2	; 0x02
    4246:	8f 57       	subi	r24, 0x7F	; 127
    4248:	9f 4f       	sbci	r25, 0xFF	; 255
    424a:	fc 01       	movw	r30, r24
    424c:	80 81       	ld	r24, Z
    424e:	91 81       	ldd	r25, Z+1	; 0x01
    4250:	9c 01       	movw	r18, r24
    4252:	20 5f       	subi	r18, 0xF0	; 240
    4254:	3f 4f       	sbci	r19, 0xFF	; 255
    4256:	89 81       	ldd	r24, Y+1	; 0x01
    4258:	9a 81       	ldd	r25, Y+2	; 0x02
    425a:	8f 57       	subi	r24, 0x7F	; 127
    425c:	9f 4f       	sbci	r25, 0xFF	; 255
    425e:	fc 01       	movw	r30, r24
    4260:	31 83       	std	Z+1, r19	; 0x01
    4262:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    4264:	89 81       	ldd	r24, Y+1	; 0x01
    4266:	9a 81       	ldd	r25, Y+2	; 0x02
    4268:	22 e1       	ldi	r18, 0x12	; 18
    426a:	fc 01       	movw	r30, r24
    426c:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    426e:	8b 81       	ldd	r24, Y+3	; 0x03
    4270:	9c 81       	ldd	r25, Y+4	; 0x04
    4272:	fc 01       	movw	r30, r24
    4274:	21 81       	ldd	r18, Z+1	; 0x01
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	9a 81       	ldd	r25, Y+2	; 0x02
    427a:	fc 01       	movw	r30, r24
    427c:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    427e:	89 81       	ldd	r24, Y+1	; 0x01
    4280:	9a 81       	ldd	r25, Y+2	; 0x02
    4282:	8d 57       	subi	r24, 0x7D	; 125
    4284:	9f 4f       	sbci	r25, 0xFF	; 255
    4286:	fc 01       	movw	r30, r24
    4288:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    428a:	0e 94 63 58 	call	0xb0c6	; 0xb0c6 <rand>
    428e:	87 70       	andi	r24, 0x07	; 7
    4290:	99 27       	eor	r25, r25
    4292:	01 96       	adiw	r24, 0x01	; 1
    4294:	9c 01       	movw	r18, r24
    4296:	89 81       	ldd	r24, Y+1	; 0x01
    4298:	9a 81       	ldd	r25, Y+2	; 0x02
    429a:	8c 57       	subi	r24, 0x7C	; 124
    429c:	9f 4f       	sbci	r25, 0xFF	; 255
    429e:	fc 01       	movw	r30, r24
    42a0:	31 83       	std	Z+1, r19	; 0x01
    42a2:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    42a4:	89 81       	ldd	r24, Y+1	; 0x01
    42a6:	9a 81       	ldd	r25, Y+2	; 0x02
    42a8:	89 57       	subi	r24, 0x79	; 121
    42aa:	9f 4f       	sbci	r25, 0xFF	; 255
    42ac:	fc 01       	movw	r30, r24
    42ae:	11 82       	std	Z+1, r1	; 0x01
    42b0:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    42b2:	8b 81       	ldd	r24, Y+3	; 0x03
    42b4:	9c 81       	ldd	r25, Y+4	; 0x04
    42b6:	fc 01       	movw	r30, r24
    42b8:	81 81       	ldd	r24, Z+1	; 0x01
    42ba:	48 2f       	mov	r20, r24
    42bc:	50 e0       	ldi	r21, 0x00	; 0
    42be:	8b 81       	ldd	r24, Y+3	; 0x03
    42c0:	9c 81       	ldd	r25, Y+4	; 0x04
    42c2:	9c 01       	movw	r18, r24
    42c4:	2e 5f       	subi	r18, 0xFE	; 254
    42c6:	3f 4f       	sbci	r19, 0xFF	; 255
    42c8:	89 81       	ldd	r24, Y+1	; 0x01
    42ca:	9a 81       	ldd	r25, Y+2	; 0x02
    42cc:	02 96       	adiw	r24, 0x02	; 2
    42ce:	b9 01       	movw	r22, r18
    42d0:	0e 94 55 59 	call	0xb2aa	; 0xb2aa <memcpy>

	newFrame->header.macFcf = 0x8841;
    42d4:	89 81       	ldd	r24, Y+1	; 0x01
    42d6:	9a 81       	ldd	r25, Y+2	; 0x02
    42d8:	21 e4       	ldi	r18, 0x41	; 65
    42da:	38 e8       	ldi	r19, 0x88	; 136
    42dc:	fc 01       	movw	r30, r24
    42de:	33 83       	std	Z+3, r19	; 0x03
    42e0:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    42e2:	89 81       	ldd	r24, Y+1	; 0x01
    42e4:	9a 81       	ldd	r25, Y+2	; 0x02
    42e6:	2f ef       	ldi	r18, 0xFF	; 255
    42e8:	3f ef       	ldi	r19, 0xFF	; 255
    42ea:	fc 01       	movw	r30, r24
    42ec:	30 87       	std	Z+8, r19	; 0x08
    42ee:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    42f0:	8b 81       	ldd	r24, Y+3	; 0x03
    42f2:	9c 81       	ldd	r25, Y+4	; 0x04
    42f4:	fc 01       	movw	r30, r24
    42f6:	25 81       	ldd	r18, Z+5	; 0x05
    42f8:	36 81       	ldd	r19, Z+6	; 0x06
    42fa:	89 81       	ldd	r24, Y+1	; 0x01
    42fc:	9a 81       	ldd	r25, Y+2	; 0x02
    42fe:	fc 01       	movw	r30, r24
    4300:	36 83       	std	Z+6, r19	; 0x06
    4302:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    4304:	20 91 41 3a 	lds	r18, 0x3A41	; 0x803a41 <nwkIb>
    4308:	30 91 42 3a 	lds	r19, 0x3A42	; 0x803a42 <nwkIb+0x1>
    430c:	89 81       	ldd	r24, Y+1	; 0x01
    430e:	9a 81       	ldd	r25, Y+2	; 0x02
    4310:	fc 01       	movw	r30, r24
    4312:	32 87       	std	Z+10, r19	; 0x0a
    4314:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    4316:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x5>
    431a:	8f 5f       	subi	r24, 0xFF	; 255
    431c:	80 93 46 3a 	sts	0x3A46, r24	; 0x803a46 <nwkIb+0x5>
    4320:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x5>
    4324:	89 81       	ldd	r24, Y+1	; 0x01
    4326:	9a 81       	ldd	r25, Y+2	; 0x02
    4328:	fc 01       	movw	r30, r24
    432a:	24 83       	std	Z+4, r18	; 0x04
    432c:	01 c0       	rjmp	.+2      	; 0x4330 <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    432e:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    4330:	0f 90       	pop	r0
    4332:	0f 90       	pop	r0
    4334:	0f 90       	pop	r0
    4336:	0f 90       	pop	r0
    4338:	df 91       	pop	r29
    433a:	cf 91       	pop	r28
    433c:	08 95       	ret

0000433e <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    433e:	cf 93       	push	r28
    4340:	df 93       	push	r29
    4342:	00 d0       	rcall	.+0      	; 0x4344 <nwkTxAckReceived+0x6>
    4344:	00 d0       	rcall	.+0      	; 0x4346 <nwkTxAckReceived+0x8>
    4346:	00 d0       	rcall	.+0      	; 0x4348 <nwkTxAckReceived+0xa>
    4348:	cd b7       	in	r28, 0x3d	; 61
    434a:	de b7       	in	r29, 0x3e	; 62
    434c:	9e 83       	std	Y+6, r25	; 0x06
    434e:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    4350:	8d 81       	ldd	r24, Y+5	; 0x05
    4352:	9e 81       	ldd	r25, Y+6	; 0x06
    4354:	fc 01       	movw	r30, r24
    4356:	80 85       	ldd	r24, Z+8	; 0x08
    4358:	91 85       	ldd	r25, Z+9	; 0x09
    435a:	9c 83       	std	Y+4, r25	; 0x04
    435c:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    435e:	1a 82       	std	Y+2, r1	; 0x02
    4360:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    4362:	8d 81       	ldd	r24, Y+5	; 0x05
    4364:	9e 81       	ldd	r25, Y+6	; 0x06
    4366:	fc 01       	movw	r30, r24
    4368:	82 85       	ldd	r24, Z+10	; 0x0a
    436a:	83 30       	cpi	r24, 0x03	; 3
    436c:	19 f1       	breq	.+70     	; 0x43b4 <nwkTxAckReceived+0x76>
		return false;
    436e:	80 e0       	ldi	r24, 0x00	; 0
    4370:	2c c0       	rjmp	.+88     	; 0x43ca <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    4372:	89 81       	ldd	r24, Y+1	; 0x01
    4374:	9a 81       	ldd	r25, Y+2	; 0x02
    4376:	fc 01       	movw	r30, r24
    4378:	80 81       	ld	r24, Z
    437a:	86 31       	cpi	r24, 0x16	; 22
    437c:	d9 f4       	brne	.+54     	; 0x43b4 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    437e:	89 81       	ldd	r24, Y+1	; 0x01
    4380:	9a 81       	ldd	r25, Y+2	; 0x02
    4382:	fc 01       	movw	r30, r24
    4384:	24 85       	ldd	r18, Z+12	; 0x0c
    4386:	8b 81       	ldd	r24, Y+3	; 0x03
    4388:	9c 81       	ldd	r25, Y+4	; 0x04
    438a:	fc 01       	movw	r30, r24
    438c:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    438e:	28 17       	cp	r18, r24
    4390:	89 f4       	brne	.+34     	; 0x43b4 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    4392:	89 81       	ldd	r24, Y+1	; 0x01
    4394:	9a 81       	ldd	r25, Y+2	; 0x02
    4396:	27 e1       	ldi	r18, 0x17	; 23
    4398:	fc 01       	movw	r30, r24
    439a:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    439c:	8b 81       	ldd	r24, Y+3	; 0x03
    439e:	9c 81       	ldd	r25, Y+4	; 0x04
    43a0:	fc 01       	movw	r30, r24
    43a2:	22 81       	ldd	r18, Z+2	; 0x02
    43a4:	89 81       	ldd	r24, Y+1	; 0x01
    43a6:	9a 81       	ldd	r25, Y+2	; 0x02
    43a8:	8a 57       	subi	r24, 0x7A	; 122
    43aa:	9f 4f       	sbci	r25, 0xFF	; 255
    43ac:	fc 01       	movw	r30, r24
    43ae:	20 83       	st	Z, r18
			return true;
    43b0:	81 e0       	ldi	r24, 0x01	; 1
    43b2:	0b c0       	rjmp	.+22     	; 0x43ca <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    43b4:	89 81       	ldd	r24, Y+1	; 0x01
    43b6:	9a 81       	ldd	r25, Y+2	; 0x02
    43b8:	0e 94 c1 15 	call	0x2b82	; 0x2b82 <nwkFrameNext>
    43bc:	9a 83       	std	Y+2, r25	; 0x02
    43be:	89 83       	std	Y+1, r24	; 0x01
    43c0:	89 81       	ldd	r24, Y+1	; 0x01
    43c2:	9a 81       	ldd	r25, Y+2	; 0x02
    43c4:	89 2b       	or	r24, r25
    43c6:	a9 f6       	brne	.-86     	; 0x4372 <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    43c8:	80 e0       	ldi	r24, 0x00	; 0
}
    43ca:	26 96       	adiw	r28, 0x06	; 6
    43cc:	0f b6       	in	r0, 0x3f	; 63
    43ce:	f8 94       	cli
    43d0:	de bf       	out	0x3e, r29	; 62
    43d2:	0f be       	out	0x3f, r0	; 63
    43d4:	cd bf       	out	0x3d, r28	; 61
    43d6:	df 91       	pop	r29
    43d8:	cf 91       	pop	r28
    43da:	08 95       	ret

000043dc <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    43dc:	cf 93       	push	r28
    43de:	df 93       	push	r29
    43e0:	00 d0       	rcall	.+0      	; 0x43e2 <nwkTxAckWaitTimerHandler+0x6>
    43e2:	00 d0       	rcall	.+0      	; 0x43e4 <nwkTxAckWaitTimerHandler+0x8>
    43e4:	1f 92       	push	r1
    43e6:	cd b7       	in	r28, 0x3d	; 61
    43e8:	de b7       	in	r29, 0x3e	; 62
    43ea:	9d 83       	std	Y+5, r25	; 0x05
    43ec:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    43ee:	1a 82       	std	Y+2, r1	; 0x02
    43f0:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    43f2:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    43f4:	27 c0       	rjmp	.+78     	; 0x4444 <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    43f6:	89 81       	ldd	r24, Y+1	; 0x01
    43f8:	9a 81       	ldd	r25, Y+2	; 0x02
    43fa:	fc 01       	movw	r30, r24
    43fc:	80 81       	ld	r24, Z
    43fe:	86 31       	cpi	r24, 0x16	; 22
    4400:	09 f5       	brne	.+66     	; 0x4444 <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    4402:	81 e0       	ldi	r24, 0x01	; 1
    4404:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    4406:	89 81       	ldd	r24, Y+1	; 0x01
    4408:	9a 81       	ldd	r25, Y+2	; 0x02
    440a:	8c 57       	subi	r24, 0x7C	; 124
    440c:	9f 4f       	sbci	r25, 0xFF	; 255
    440e:	fc 01       	movw	r30, r24
    4410:	80 81       	ld	r24, Z
    4412:	91 81       	ldd	r25, Z+1	; 0x01
    4414:	9c 01       	movw	r18, r24
    4416:	21 50       	subi	r18, 0x01	; 1
    4418:	31 09       	sbc	r19, r1
    441a:	89 81       	ldd	r24, Y+1	; 0x01
    441c:	9a 81       	ldd	r25, Y+2	; 0x02
    441e:	8c 57       	subi	r24, 0x7C	; 124
    4420:	9f 4f       	sbci	r25, 0xFF	; 255
    4422:	fc 01       	movw	r30, r24
    4424:	31 83       	std	Z+1, r19	; 0x01
    4426:	20 83       	st	Z, r18
    4428:	89 81       	ldd	r24, Y+1	; 0x01
    442a:	9a 81       	ldd	r25, Y+2	; 0x02
    442c:	8c 57       	subi	r24, 0x7C	; 124
    442e:	9f 4f       	sbci	r25, 0xFF	; 255
    4430:	fc 01       	movw	r30, r24
    4432:	80 81       	ld	r24, Z
    4434:	91 81       	ldd	r25, Z+1	; 0x01
    4436:	89 2b       	or	r24, r25
    4438:	29 f4       	brne	.+10     	; 0x4444 <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    443a:	89 81       	ldd	r24, Y+1	; 0x01
    443c:	9a 81       	ldd	r25, Y+2	; 0x02
    443e:	60 e1       	ldi	r22, 0x10	; 16
    4440:	0e 94 3c 22 	call	0x4478	; 0x4478 <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    4444:	89 81       	ldd	r24, Y+1	; 0x01
    4446:	9a 81       	ldd	r25, Y+2	; 0x02
    4448:	0e 94 c1 15 	call	0x2b82	; 0x2b82 <nwkFrameNext>
    444c:	9a 83       	std	Y+2, r25	; 0x02
    444e:	89 83       	std	Y+1, r24	; 0x01
    4450:	89 81       	ldd	r24, Y+1	; 0x01
    4452:	9a 81       	ldd	r25, Y+2	; 0x02
    4454:	89 2b       	or	r24, r25
    4456:	79 f6       	brne	.-98     	; 0x43f6 <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    4458:	8b 81       	ldd	r24, Y+3	; 0x03
    445a:	88 23       	and	r24, r24
    445c:	21 f0       	breq	.+8      	; 0x4466 <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    445e:	8c 81       	ldd	r24, Y+4	; 0x04
    4460:	9d 81       	ldd	r25, Y+5	; 0x05
    4462:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>
	}
}
    4466:	00 00       	nop
    4468:	0f 90       	pop	r0
    446a:	0f 90       	pop	r0
    446c:	0f 90       	pop	r0
    446e:	0f 90       	pop	r0
    4470:	0f 90       	pop	r0
    4472:	df 91       	pop	r29
    4474:	cf 91       	pop	r28
    4476:	08 95       	ret

00004478 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    4478:	cf 93       	push	r28
    447a:	df 93       	push	r29
    447c:	00 d0       	rcall	.+0      	; 0x447e <nwkTxConfirm+0x6>
    447e:	1f 92       	push	r1
    4480:	cd b7       	in	r28, 0x3d	; 61
    4482:	de b7       	in	r29, 0x3e	; 62
    4484:	9a 83       	std	Y+2, r25	; 0x02
    4486:	89 83       	std	Y+1, r24	; 0x01
    4488:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    448a:	89 81       	ldd	r24, Y+1	; 0x01
    448c:	9a 81       	ldd	r25, Y+2	; 0x02
    448e:	27 e1       	ldi	r18, 0x17	; 23
    4490:	fc 01       	movw	r30, r24
    4492:	20 83       	st	Z, r18
	frame->tx.status = status;
    4494:	89 81       	ldd	r24, Y+1	; 0x01
    4496:	9a 81       	ldd	r25, Y+2	; 0x02
    4498:	8d 57       	subi	r24, 0x7D	; 125
    449a:	9f 4f       	sbci	r25, 0xFF	; 255
    449c:	2b 81       	ldd	r18, Y+3	; 0x03
    449e:	fc 01       	movw	r30, r24
    44a0:	20 83       	st	Z, r18
}
    44a2:	00 00       	nop
    44a4:	0f 90       	pop	r0
    44a6:	0f 90       	pop	r0
    44a8:	0f 90       	pop	r0
    44aa:	df 91       	pop	r29
    44ac:	cf 91       	pop	r28
    44ae:	08 95       	ret

000044b0 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    44b0:	cf 93       	push	r28
    44b2:	df 93       	push	r29
    44b4:	00 d0       	rcall	.+0      	; 0x44b6 <nwkTxDelayTimerHandler+0x6>
    44b6:	00 d0       	rcall	.+0      	; 0x44b8 <nwkTxDelayTimerHandler+0x8>
    44b8:	1f 92       	push	r1
    44ba:	cd b7       	in	r28, 0x3d	; 61
    44bc:	de b7       	in	r29, 0x3e	; 62
    44be:	9d 83       	std	Y+5, r25	; 0x05
    44c0:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    44c2:	1a 82       	std	Y+2, r1	; 0x02
    44c4:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    44c6:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    44c8:	27 c0       	rjmp	.+78     	; 0x4518 <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    44ca:	89 81       	ldd	r24, Y+1	; 0x01
    44cc:	9a 81       	ldd	r25, Y+2	; 0x02
    44ce:	fc 01       	movw	r30, r24
    44d0:	80 81       	ld	r24, Z
    44d2:	81 31       	cpi	r24, 0x11	; 17
    44d4:	09 f5       	brne	.+66     	; 0x4518 <nwkTxDelayTimerHandler+0x68>
			restart = true;
    44d6:	81 e0       	ldi	r24, 0x01	; 1
    44d8:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    44da:	89 81       	ldd	r24, Y+1	; 0x01
    44dc:	9a 81       	ldd	r25, Y+2	; 0x02
    44de:	8c 57       	subi	r24, 0x7C	; 124
    44e0:	9f 4f       	sbci	r25, 0xFF	; 255
    44e2:	fc 01       	movw	r30, r24
    44e4:	80 81       	ld	r24, Z
    44e6:	91 81       	ldd	r25, Z+1	; 0x01
    44e8:	9c 01       	movw	r18, r24
    44ea:	21 50       	subi	r18, 0x01	; 1
    44ec:	31 09       	sbc	r19, r1
    44ee:	89 81       	ldd	r24, Y+1	; 0x01
    44f0:	9a 81       	ldd	r25, Y+2	; 0x02
    44f2:	8c 57       	subi	r24, 0x7C	; 124
    44f4:	9f 4f       	sbci	r25, 0xFF	; 255
    44f6:	fc 01       	movw	r30, r24
    44f8:	31 83       	std	Z+1, r19	; 0x01
    44fa:	20 83       	st	Z, r18
    44fc:	89 81       	ldd	r24, Y+1	; 0x01
    44fe:	9a 81       	ldd	r25, Y+2	; 0x02
    4500:	8c 57       	subi	r24, 0x7C	; 124
    4502:	9f 4f       	sbci	r25, 0xFF	; 255
    4504:	fc 01       	movw	r30, r24
    4506:	80 81       	ld	r24, Z
    4508:	91 81       	ldd	r25, Z+1	; 0x01
    450a:	89 2b       	or	r24, r25
    450c:	29 f4       	brne	.+10     	; 0x4518 <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    450e:	89 81       	ldd	r24, Y+1	; 0x01
    4510:	9a 81       	ldd	r25, Y+2	; 0x02
    4512:	23 e1       	ldi	r18, 0x13	; 19
    4514:	fc 01       	movw	r30, r24
    4516:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    4518:	89 81       	ldd	r24, Y+1	; 0x01
    451a:	9a 81       	ldd	r25, Y+2	; 0x02
    451c:	0e 94 c1 15 	call	0x2b82	; 0x2b82 <nwkFrameNext>
    4520:	9a 83       	std	Y+2, r25	; 0x02
    4522:	89 83       	std	Y+1, r24	; 0x01
    4524:	89 81       	ldd	r24, Y+1	; 0x01
    4526:	9a 81       	ldd	r25, Y+2	; 0x02
    4528:	89 2b       	or	r24, r25
    452a:	79 f6       	brne	.-98     	; 0x44ca <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    452c:	8b 81       	ldd	r24, Y+3	; 0x03
    452e:	88 23       	and	r24, r24
    4530:	21 f0       	breq	.+8      	; 0x453a <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    4532:	8c 81       	ldd	r24, Y+4	; 0x04
    4534:	9d 81       	ldd	r25, Y+5	; 0x05
    4536:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>
	}
}
    453a:	00 00       	nop
    453c:	0f 90       	pop	r0
    453e:	0f 90       	pop	r0
    4540:	0f 90       	pop	r0
    4542:	0f 90       	pop	r0
    4544:	0f 90       	pop	r0
    4546:	df 91       	pop	r29
    4548:	cf 91       	pop	r28
    454a:	08 95       	ret

0000454c <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    454c:	cf 93       	push	r28
    454e:	df 93       	push	r29
    4550:	1f 92       	push	r1
    4552:	cd b7       	in	r28, 0x3d	; 61
    4554:	de b7       	in	r29, 0x3e	; 62
    4556:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    4558:	89 81       	ldd	r24, Y+1	; 0x01
    455a:	88 2f       	mov	r24, r24
    455c:	90 e0       	ldi	r25, 0x00	; 0
    455e:	81 30       	cpi	r24, 0x01	; 1
    4560:	91 05       	cpc	r25, r1
    4562:	39 f0       	breq	.+14     	; 0x4572 <nwkTxConvertPhyStatus+0x26>
    4564:	82 30       	cpi	r24, 0x02	; 2
    4566:	91 05       	cpc	r25, r1
    4568:	31 f0       	breq	.+12     	; 0x4576 <nwkTxConvertPhyStatus+0x2a>
    456a:	89 2b       	or	r24, r25
    456c:	31 f4       	brne	.+12     	; 0x457a <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    456e:	80 e0       	ldi	r24, 0x00	; 0
    4570:	05 c0       	rjmp	.+10     	; 0x457c <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    4572:	80 e2       	ldi	r24, 0x20	; 32
    4574:	03 c0       	rjmp	.+6      	; 0x457c <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    4576:	81 e2       	ldi	r24, 0x21	; 33
    4578:	01 c0       	rjmp	.+2      	; 0x457c <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    457a:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    457c:	0f 90       	pop	r0
    457e:	df 91       	pop	r29
    4580:	cf 91       	pop	r28
    4582:	08 95       	ret

00004584 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    4584:	0f 93       	push	r16
    4586:	1f 93       	push	r17
    4588:	cf 93       	push	r28
    458a:	df 93       	push	r29
    458c:	1f 92       	push	r1
    458e:	cd b7       	in	r28, 0x3d	; 61
    4590:	de b7       	in	r29, 0x3e	; 62
    4592:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    4594:	00 91 ed 0e 	lds	r16, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame>
    4598:	10 91 ee 0e 	lds	r17, 0x0EEE	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    459c:	89 81       	ldd	r24, Y+1	; 0x01
    459e:	0e 94 a6 22 	call	0x454c	; 0x454c <nwkTxConvertPhyStatus>
    45a2:	28 2f       	mov	r18, r24
    45a4:	c8 01       	movw	r24, r16
    45a6:	8d 57       	subi	r24, 0x7D	; 125
    45a8:	9f 4f       	sbci	r25, 0xFF	; 255
    45aa:	fc 01       	movw	r30, r24
    45ac:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    45ae:	80 91 ed 0e 	lds	r24, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame>
    45b2:	90 91 ee 0e 	lds	r25, 0x0EEE	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    45b6:	25 e1       	ldi	r18, 0x15	; 21
    45b8:	fc 01       	movw	r30, r24
    45ba:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    45bc:	10 92 ee 0e 	sts	0x0EEE, r1	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    45c0:	10 92 ed 0e 	sts	0x0EED, r1	; 0x800eed <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    45c4:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    45c8:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    45cc:	01 97       	sbiw	r24, 0x01	; 1
    45ce:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    45d2:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
}
    45d6:	00 00       	nop
    45d8:	0f 90       	pop	r0
    45da:	df 91       	pop	r29
    45dc:	cf 91       	pop	r28
    45de:	1f 91       	pop	r17
    45e0:	0f 91       	pop	r16
    45e2:	08 95       	ret

000045e4 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    45e4:	cf 93       	push	r28
    45e6:	df 93       	push	r29
    45e8:	00 d0       	rcall	.+0      	; 0x45ea <nwkTxTaskHandler+0x6>
    45ea:	cd b7       	in	r28, 0x3d	; 61
    45ec:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    45ee:	1a 82       	std	Y+2, r1	; 0x02
    45f0:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    45f2:	b3 c0       	rjmp	.+358    	; 0x475a <nwkTxTaskHandler+0x176>
		switch (frame->state) {
    45f4:	89 81       	ldd	r24, Y+1	; 0x01
    45f6:	9a 81       	ldd	r25, Y+2	; 0x02
    45f8:	fc 01       	movw	r30, r24
    45fa:	80 81       	ld	r24, Z
    45fc:	88 2f       	mov	r24, r24
    45fe:	90 e0       	ldi	r25, 0x00	; 0
    4600:	84 31       	cpi	r24, 0x14	; 20
    4602:	91 05       	cpc	r25, r1
    4604:	09 f4       	brne	.+2      	; 0x4608 <nwkTxTaskHandler+0x24>
    4606:	a9 c0       	rjmp	.+338    	; 0x475a <nwkTxTaskHandler+0x176>
    4608:	85 31       	cpi	r24, 0x15	; 21
    460a:	91 05       	cpc	r25, r1
    460c:	34 f4       	brge	.+12     	; 0x461a <nwkTxTaskHandler+0x36>
    460e:	82 31       	cpi	r24, 0x12	; 18
    4610:	91 05       	cpc	r25, r1
    4612:	79 f0       	breq	.+30     	; 0x4632 <nwkTxTaskHandler+0x4e>
    4614:	43 97       	sbiw	r24, 0x13	; 19
    4616:	31 f1       	breq	.+76     	; 0x4664 <nwkTxTaskHandler+0x80>
    4618:	9f c0       	rjmp	.+318    	; 0x4758 <nwkTxTaskHandler+0x174>
    461a:	86 31       	cpi	r24, 0x16	; 22
    461c:	91 05       	cpc	r25, r1
    461e:	09 f4       	brne	.+2      	; 0x4622 <nwkTxTaskHandler+0x3e>
    4620:	9c c0       	rjmp	.+312    	; 0x475a <nwkTxTaskHandler+0x176>
    4622:	86 31       	cpi	r24, 0x16	; 22
    4624:	91 05       	cpc	r25, r1
    4626:	0c f4       	brge	.+2      	; 0x462a <nwkTxTaskHandler+0x46>
    4628:	43 c0       	rjmp	.+134    	; 0x46b0 <nwkTxTaskHandler+0xcc>
    462a:	47 97       	sbiw	r24, 0x17	; 23
    462c:	09 f4       	brne	.+2      	; 0x4630 <nwkTxTaskHandler+0x4c>
    462e:	7a c0       	rjmp	.+244    	; 0x4724 <nwkTxTaskHandler+0x140>
    4630:	93 c0       	rjmp	.+294    	; 0x4758 <nwkTxTaskHandler+0x174>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    4632:	89 81       	ldd	r24, Y+1	; 0x01
    4634:	9a 81       	ldd	r25, Y+2	; 0x02
    4636:	8c 57       	subi	r24, 0x7C	; 124
    4638:	9f 4f       	sbci	r25, 0xFF	; 255
    463a:	fc 01       	movw	r30, r24
    463c:	80 81       	ld	r24, Z
    463e:	91 81       	ldd	r25, Z+1	; 0x01
    4640:	89 2b       	or	r24, r25
    4642:	51 f0       	breq	.+20     	; 0x4658 <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    4644:	89 81       	ldd	r24, Y+1	; 0x01
    4646:	9a 81       	ldd	r25, Y+2	; 0x02
    4648:	21 e1       	ldi	r18, 0x11	; 17
    464a:	fc 01       	movw	r30, r24
    464c:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    464e:	8c ef       	ldi	r24, 0xFC	; 252
    4650:	9e e0       	ldi	r25, 0x0E	; 14
    4652:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>
    4656:	81 c0       	rjmp	.+258    	; 0x475a <nwkTxTaskHandler+0x176>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    4658:	89 81       	ldd	r24, Y+1	; 0x01
    465a:	9a 81       	ldd	r25, Y+2	; 0x02
    465c:	23 e1       	ldi	r18, 0x13	; 19
    465e:	fc 01       	movw	r30, r24
    4660:	20 83       	st	Z, r18
			}
		}
		break;
    4662:	7b c0       	rjmp	.+246    	; 0x475a <nwkTxTaskHandler+0x176>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    4664:	80 91 ed 0e 	lds	r24, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame>
    4668:	90 91 ee 0e 	lds	r25, 0x0EEE	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    466c:	89 2b       	or	r24, r25
    466e:	09 f0       	breq	.+2      	; 0x4672 <nwkTxTaskHandler+0x8e>
    4670:	74 c0       	rjmp	.+232    	; 0x475a <nwkTxTaskHandler+0x176>
				nwkTxPhyActiveFrame = frame;
    4672:	89 81       	ldd	r24, Y+1	; 0x01
    4674:	9a 81       	ldd	r25, Y+2	; 0x02
    4676:	90 93 ee 0e 	sts	0x0EEE, r25	; 0x800eee <nwkTxPhyActiveFrame+0x1>
    467a:	80 93 ed 0e 	sts	0x0EED, r24	; 0x800eed <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    467e:	89 81       	ldd	r24, Y+1	; 0x01
    4680:	9a 81       	ldd	r25, Y+2	; 0x02
    4682:	24 e1       	ldi	r18, 0x14	; 20
    4684:	fc 01       	movw	r30, r24
    4686:	20 83       	st	Z, r18
				PHY_DataReq(frame->data, frame->size);
    4688:	89 81       	ldd	r24, Y+1	; 0x01
    468a:	9a 81       	ldd	r25, Y+2	; 0x02
    468c:	fc 01       	movw	r30, r24
    468e:	21 81       	ldd	r18, Z+1	; 0x01
    4690:	89 81       	ldd	r24, Y+1	; 0x01
    4692:	9a 81       	ldd	r25, Y+2	; 0x02
    4694:	02 96       	adiw	r24, 0x02	; 2
    4696:	62 2f       	mov	r22, r18
    4698:	0e 94 28 26 	call	0x4c50	; 0x4c50 <PHY_DataReq>
				nwkIb.lock++;
    469c:	80 91 67 3a 	lds	r24, 0x3A67	; 0x803a67 <nwkIb+0x26>
    46a0:	90 91 68 3a 	lds	r25, 0x3A68	; 0x803a68 <nwkIb+0x27>
    46a4:	01 96       	adiw	r24, 0x01	; 1
    46a6:	90 93 68 3a 	sts	0x3A68, r25	; 0x803a68 <nwkIb+0x27>
    46aa:	80 93 67 3a 	sts	0x3A67, r24	; 0x803a67 <nwkIb+0x26>
			}
		}
		break;
    46ae:	55 c0       	rjmp	.+170    	; 0x475a <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    46b0:	89 81       	ldd	r24, Y+1	; 0x01
    46b2:	9a 81       	ldd	r25, Y+2	; 0x02
    46b4:	8d 57       	subi	r24, 0x7D	; 125
    46b6:	9f 4f       	sbci	r25, 0xFF	; 255
    46b8:	fc 01       	movw	r30, r24
    46ba:	80 81       	ld	r24, Z
    46bc:	88 23       	and	r24, r24
    46be:	61 f5       	brne	.+88     	; 0x4718 <nwkTxTaskHandler+0x134>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    46c0:	89 81       	ldd	r24, Y+1	; 0x01
    46c2:	9a 81       	ldd	r25, Y+2	; 0x02
    46c4:	fc 01       	movw	r30, r24
    46c6:	25 85       	ldd	r18, Z+13	; 0x0d
    46c8:	36 85       	ldd	r19, Z+14	; 0x0e
    46ca:	80 91 41 3a 	lds	r24, 0x3A41	; 0x803a41 <nwkIb>
    46ce:	90 91 42 3a 	lds	r25, 0x3A42	; 0x803a42 <nwkIb+0x1>
    46d2:	28 17       	cp	r18, r24
    46d4:	39 07       	cpc	r19, r25
    46d6:	d1 f4       	brne	.+52     	; 0x470c <nwkTxTaskHandler+0x128>
    46d8:	89 81       	ldd	r24, Y+1	; 0x01
    46da:	9a 81       	ldd	r25, Y+2	; 0x02
    46dc:	fc 01       	movw	r30, r24
    46de:	83 85       	ldd	r24, Z+11	; 0x0b
    46e0:	81 70       	andi	r24, 0x01	; 1
    46e2:	88 23       	and	r24, r24
    46e4:	99 f0       	breq	.+38     	; 0x470c <nwkTxTaskHandler+0x128>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    46e6:	89 81       	ldd	r24, Y+1	; 0x01
    46e8:	9a 81       	ldd	r25, Y+2	; 0x02
    46ea:	26 e1       	ldi	r18, 0x16	; 22
    46ec:	fc 01       	movw	r30, r24
    46ee:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    46f0:	89 81       	ldd	r24, Y+1	; 0x01
    46f2:	9a 81       	ldd	r25, Y+2	; 0x02
    46f4:	8c 57       	subi	r24, 0x7C	; 124
    46f6:	9f 4f       	sbci	r25, 0xFF	; 255
    46f8:	25 e1       	ldi	r18, 0x15	; 21
    46fa:	30 e0       	ldi	r19, 0x00	; 0
    46fc:	fc 01       	movw	r30, r24
    46fe:	31 83       	std	Z+1, r19	; 0x01
    4700:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    4702:	8f ee       	ldi	r24, 0xEF	; 239
    4704:	9e e0       	ldi	r25, 0x0E	; 14
    4706:	0e 94 c7 28 	call	0x518e	; 0x518e <SYS_TimerStart>
    470a:	0b c0       	rjmp	.+22     	; 0x4722 <nwkTxTaskHandler+0x13e>
				} else {
					
					frame->state = NWK_TX_STATE_CONFIRM;
    470c:	89 81       	ldd	r24, Y+1	; 0x01
    470e:	9a 81       	ldd	r25, Y+2	; 0x02
    4710:	27 e1       	ldi	r18, 0x17	; 23
    4712:	fc 01       	movw	r30, r24
    4714:	20 83       	st	Z, r18
    4716:	21 c0       	rjmp	.+66     	; 0x475a <nwkTxTaskHandler+0x176>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    4718:	89 81       	ldd	r24, Y+1	; 0x01
    471a:	9a 81       	ldd	r25, Y+2	; 0x02
    471c:	27 e1       	ldi	r18, 0x17	; 23
    471e:	fc 01       	movw	r30, r24
    4720:	20 83       	st	Z, r18
			}
		}
		break;
    4722:	1b c0       	rjmp	.+54     	; 0x475a <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    4724:	89 81       	ldd	r24, Y+1	; 0x01
    4726:	9a 81       	ldd	r25, Y+2	; 0x02
    4728:	89 57       	subi	r24, 0x79	; 121
    472a:	9f 4f       	sbci	r25, 0xFF	; 255
    472c:	fc 01       	movw	r30, r24
    472e:	80 81       	ld	r24, Z
    4730:	91 81       	ldd	r25, Z+1	; 0x01
    4732:	89 2b       	or	r24, r25
    4734:	29 f4       	brne	.+10     	; 0x4740 <nwkTxTaskHandler+0x15c>
				nwkFrameFree(frame);
    4736:	89 81       	ldd	r24, Y+1	; 0x01
    4738:	9a 81       	ldd	r25, Y+2	; 0x02
    473a:	0e 94 a7 15 	call	0x2b4e	; 0x2b4e <nwkFrameFree>
    473e:	0d c0       	rjmp	.+26     	; 0x475a <nwkTxTaskHandler+0x176>
			} else {
				frame->tx.confirm(frame);
    4740:	89 81       	ldd	r24, Y+1	; 0x01
    4742:	9a 81       	ldd	r25, Y+2	; 0x02
    4744:	89 57       	subi	r24, 0x79	; 121
    4746:	9f 4f       	sbci	r25, 0xFF	; 255
    4748:	fc 01       	movw	r30, r24
    474a:	20 81       	ld	r18, Z
    474c:	31 81       	ldd	r19, Z+1	; 0x01
    474e:	89 81       	ldd	r24, Y+1	; 0x01
    4750:	9a 81       	ldd	r25, Y+2	; 0x02
    4752:	f9 01       	movw	r30, r18
    4754:	09 95       	icall
			}
		}
		break;
    4756:	01 c0       	rjmp	.+2      	; 0x475a <nwkTxTaskHandler+0x176>

		default:
			break;
    4758:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    475a:	89 81       	ldd	r24, Y+1	; 0x01
    475c:	9a 81       	ldd	r25, Y+2	; 0x02
    475e:	0e 94 c1 15 	call	0x2b82	; 0x2b82 <nwkFrameNext>
    4762:	9a 83       	std	Y+2, r25	; 0x02
    4764:	89 83       	std	Y+1, r24	; 0x01
    4766:	89 81       	ldd	r24, Y+1	; 0x01
    4768:	9a 81       	ldd	r25, Y+2	; 0x02
    476a:	89 2b       	or	r24, r25
    476c:	09 f0       	breq	.+2      	; 0x4770 <nwkTxTaskHandler+0x18c>
    476e:	42 cf       	rjmp	.-380    	; 0x45f4 <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    4770:	00 00       	nop
    4772:	0f 90       	pop	r0
    4774:	0f 90       	pop	r0
    4776:	df 91       	pop	r29
    4778:	cf 91       	pop	r28
    477a:	08 95       	ret

0000477c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    477c:	cf 93       	push	r28
    477e:	df 93       	push	r29
    4780:	00 d0       	rcall	.+0      	; 0x4782 <sysclk_enable_peripheral_clock+0x6>
    4782:	cd b7       	in	r28, 0x3d	; 61
    4784:	de b7       	in	r29, 0x3e	; 62
    4786:	9a 83       	std	Y+2, r25	; 0x02
    4788:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    478a:	89 81       	ldd	r24, Y+1	; 0x01
    478c:	9a 81       	ldd	r25, Y+2	; 0x02
    478e:	89 2b       	or	r24, r25
    4790:	09 f4       	brne	.+2      	; 0x4794 <sysclk_enable_peripheral_clock+0x18>
    4792:	7b c0       	rjmp	.+246    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    4794:	89 81       	ldd	r24, Y+1	; 0x01
    4796:	9a 81       	ldd	r25, Y+2	; 0x02
    4798:	88 37       	cpi	r24, 0x78	; 120
    479a:	91 05       	cpc	r25, r1
    479c:	49 f4       	brne	.+18     	; 0x47b0 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    479e:	61 e0       	ldi	r22, 0x01	; 1
    47a0:	80 e0       	ldi	r24, 0x00	; 0
    47a2:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    47a6:	60 e1       	ldi	r22, 0x10	; 16
    47a8:	80 e0       	ldi	r24, 0x00	; 0
    47aa:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    47ae:	6d c0       	rjmp	.+218    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    47b0:	89 81       	ldd	r24, Y+1	; 0x01
    47b2:	9a 81       	ldd	r25, Y+2	; 0x02
    47b4:	80 3c       	cpi	r24, 0xC0	; 192
    47b6:	91 05       	cpc	r25, r1
    47b8:	29 f4       	brne	.+10     	; 0x47c4 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    47ba:	62 e0       	ldi	r22, 0x02	; 2
    47bc:	80 e0       	ldi	r24, 0x00	; 0
    47be:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    47c2:	63 c0       	rjmp	.+198    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    47c4:	89 81       	ldd	r24, Y+1	; 0x01
    47c6:	9a 81       	ldd	r25, Y+2	; 0x02
    47c8:	8c 34       	cpi	r24, 0x4C	; 76
    47ca:	91 05       	cpc	r25, r1
    47cc:	29 f4       	brne	.+10     	; 0x47d8 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    47ce:	64 e0       	ldi	r22, 0x04	; 4
    47d0:	80 e0       	ldi	r24, 0x00	; 0
    47d2:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    47d6:	59 c0       	rjmp	.+178    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    47d8:	89 81       	ldd	r24, Y+1	; 0x01
    47da:	9a 81       	ldd	r25, Y+2	; 0x02
    47dc:	80 38       	cpi	r24, 0x80	; 128
    47de:	91 05       	cpc	r25, r1
    47e0:	29 f4       	brne	.+10     	; 0x47ec <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    47e2:	68 e0       	ldi	r22, 0x08	; 8
    47e4:	80 e0       	ldi	r24, 0x00	; 0
    47e6:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    47ea:	4f c0       	rjmp	.+158    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    47ec:	89 81       	ldd	r24, Y+1	; 0x01
    47ee:	9a 81       	ldd	r25, Y+2	; 0x02
    47f0:	84 34       	cpi	r24, 0x44	; 68
    47f2:	91 05       	cpc	r25, r1
    47f4:	29 f4       	brne	.+10     	; 0x4800 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    47f6:	60 e2       	ldi	r22, 0x20	; 32
    47f8:	80 e0       	ldi	r24, 0x00	; 0
    47fa:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    47fe:	45 c0       	rjmp	.+138    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    4800:	89 81       	ldd	r24, Y+1	; 0x01
    4802:	9a 81       	ldd	r25, Y+2	; 0x02
    4804:	80 3b       	cpi	r24, 0xB0	; 176
    4806:	91 05       	cpc	r25, r1
    4808:	29 f4       	brne	.+10     	; 0x4814 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    480a:	60 e4       	ldi	r22, 0x40	; 64
    480c:	80 e0       	ldi	r24, 0x00	; 0
    480e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4812:	3b c0       	rjmp	.+118    	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    4814:	89 81       	ldd	r24, Y+1	; 0x01
    4816:	9a 81       	ldd	r25, Y+2	; 0x02
    4818:	88 3b       	cpi	r24, 0xB8	; 184
    481a:	91 05       	cpc	r25, r1
    481c:	29 f4       	brne	.+10     	; 0x4828 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    481e:	60 e8       	ldi	r22, 0x80	; 128
    4820:	80 e0       	ldi	r24, 0x00	; 0
    4822:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4826:	31 c0       	rjmp	.+98     	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    4828:	89 81       	ldd	r24, Y+1	; 0x01
    482a:	9a 81       	ldd	r25, Y+2	; 0x02
    482c:	88 3c       	cpi	r24, 0xC8	; 200
    482e:	91 05       	cpc	r25, r1
    4830:	29 f4       	brne	.+10     	; 0x483c <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    4832:	61 e0       	ldi	r22, 0x01	; 1
    4834:	81 e0       	ldi	r24, 0x01	; 1
    4836:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    483a:	27 c0       	rjmp	.+78     	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    483c:	89 81       	ldd	r24, Y+1	; 0x01
    483e:	9a 81       	ldd	r25, Y+2	; 0x02
    4840:	80 39       	cpi	r24, 0x90	; 144
    4842:	91 05       	cpc	r25, r1
    4844:	29 f4       	brne	.+10     	; 0x4850 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    4846:	68 e0       	ldi	r22, 0x08	; 8
    4848:	81 e0       	ldi	r24, 0x01	; 1
    484a:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    484e:	1d c0       	rjmp	.+58     	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    4850:	89 81       	ldd	r24, Y+1	; 0x01
    4852:	9a 81       	ldd	r25, Y+2	; 0x02
    4854:	80 3a       	cpi	r24, 0xA0	; 160
    4856:	91 05       	cpc	r25, r1
    4858:	29 f4       	brne	.+10     	; 0x4864 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    485a:	60 e1       	ldi	r22, 0x10	; 16
    485c:	81 e0       	ldi	r24, 0x01	; 1
    485e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4862:	13 c0       	rjmp	.+38     	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    4864:	89 81       	ldd	r24, Y+1	; 0x01
    4866:	9a 81       	ldd	r25, Y+2	; 0x02
    4868:	80 32       	cpi	r24, 0x20	; 32
    486a:	91 40       	sbci	r25, 0x01	; 1
    486c:	29 f4       	brne	.+10     	; 0x4878 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    486e:	60 e2       	ldi	r22, 0x20	; 32
    4870:	81 e0       	ldi	r24, 0x01	; 1
    4872:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4876:	09 c0       	rjmp	.+18     	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    4878:	89 81       	ldd	r24, Y+1	; 0x01
    487a:	9a 81       	ldd	r25, Y+2	; 0x02
    487c:	83 34       	cpi	r24, 0x43	; 67
    487e:	91 40       	sbci	r25, 0x01	; 1
    4880:	21 f4       	brne	.+8      	; 0x488a <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    4882:	60 e4       	ldi	r22, 0x40	; 64
    4884:	81 e0       	ldi	r24, 0x01	; 1
    4886:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    488a:	00 00       	nop
    488c:	0f 90       	pop	r0
    488e:	0f 90       	pop	r0
    4890:	df 91       	pop	r29
    4892:	cf 91       	pop	r28
    4894:	08 95       	ret

00004896 <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    4896:	61 50       	subi	r22, 0x01	; 1
    4898:	71 09       	sbc	r23, r1
    489a:	81 09       	sbc	r24, r1
    489c:	91 09       	sbc	r25, r1
    489e:	d9 f7       	brne	.-10     	; 0x4896 <__portable_avr_delay_cycles>
}
    48a0:	08 95       	ret

000048a2 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    48a2:	0f 93       	push	r16
    48a4:	1f 93       	push	r17
    48a6:	cf 93       	push	r28
    48a8:	df 93       	push	r29
    48aa:	cd b7       	in	r28, 0x3d	; 61
    48ac:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    48ae:	83 e4       	ldi	r24, 0x43	; 67
    48b0:	91 e0       	ldi	r25, 0x01	; 1
    48b2:	0e 94 be 23 	call	0x477c	; 0x477c <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    48b6:	89 e3       	ldi	r24, 0x39	; 57
    48b8:	91 e0       	ldi	r25, 0x01	; 1
    48ba:	fc 01       	movw	r30, r24
    48bc:	20 81       	ld	r18, Z
    48be:	21 60       	ori	r18, 0x01	; 1
    48c0:	fc 01       	movw	r30, r24
    48c2:	20 83       	st	Z, r18

	phyRxState = false;
    48c4:	10 92 8a 0f 	sts	0x0F8A, r1	; 0x800f8a <phyRxState>
	phyState = PHY_STATE_IDLE;
    48c8:	81 e0       	ldi	r24, 0x01	; 1
    48ca:	80 93 09 0f 	sts	0x0F09, r24	; 0x800f09 <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    48ce:	88 e0       	ldi	r24, 0x08	; 8
    48d0:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    48d4:	8c e4       	ldi	r24, 0x4C	; 76
    48d6:	91 e0       	ldi	r25, 0x01	; 1
    48d8:	fc 01       	movw	r30, r24
    48da:	20 81       	ld	r18, Z
    48dc:	20 68       	ori	r18, 0x80	; 128
    48de:	fc 01       	movw	r30, r24
    48e0:	20 83       	st	Z, r18

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    48e2:	0d e6       	ldi	r16, 0x6D	; 109
    48e4:	11 e0       	ldi	r17, 0x01	; 1
    48e6:	0e 94 69 26 	call	0x4cd2	; 0x4cd2 <PHY_RandomReq>
    48ea:	f8 01       	movw	r30, r16
    48ec:	80 83       	st	Z, r24
#endif

#if (ANTENNA_DIVERSITY == 1)
	ANT_DIV_REG_s.antCtrl = 2;
    48ee:	8d e4       	ldi	r24, 0x4D	; 77
    48f0:	91 e0       	ldi	r25, 0x01	; 1
    48f2:	fc 01       	movw	r30, r24
    48f4:	20 81       	ld	r18, Z
    48f6:	2c 7f       	andi	r18, 0xFC	; 252
    48f8:	22 60       	ori	r18, 0x02	; 2
    48fa:	fc 01       	movw	r30, r24
    48fc:	20 83       	st	Z, r18
	RX_CTRL_REG_s.pdtThres = 0x03;
    48fe:	8a e4       	ldi	r24, 0x4A	; 74
    4900:	91 e0       	ldi	r25, 0x01	; 1
    4902:	fc 01       	movw	r30, r24
    4904:	20 81       	ld	r18, Z
    4906:	20 7f       	andi	r18, 0xF0	; 240
    4908:	23 60       	ori	r18, 0x03	; 3
    490a:	fc 01       	movw	r30, r24
    490c:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antDivEn = 1;
    490e:	8d e4       	ldi	r24, 0x4D	; 77
    4910:	91 e0       	ldi	r25, 0x01	; 1
    4912:	fc 01       	movw	r30, r24
    4914:	20 81       	ld	r18, Z
    4916:	28 60       	ori	r18, 0x08	; 8
    4918:	fc 01       	movw	r30, r24
    491a:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antExtSwEn = 1;
    491c:	8d e4       	ldi	r24, 0x4D	; 77
    491e:	91 e0       	ldi	r25, 0x01	; 1
    4920:	fc 01       	movw	r30, r24
    4922:	20 81       	ld	r18, Z
    4924:	24 60       	ori	r18, 0x04	; 4
    4926:	fc 01       	movw	r30, r24
    4928:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 1;
		ANT_DIV_REG_s.antCtrl = ANTENNA_DEFAULT;
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
    492a:	84 e4       	ldi	r24, 0x44	; 68
    492c:	91 e0       	ldi	r25, 0x01	; 1
    492e:	fc 01       	movw	r30, r24
    4930:	20 81       	ld	r18, Z
    4932:	20 68       	ori	r18, 0x80	; 128
    4934:	fc 01       	movw	r30, r24
    4936:	20 83       	st	Z, r18
#endif // EXT_RF_FRONT_END_CTRL
}
    4938:	00 00       	nop
    493a:	df 91       	pop	r29
    493c:	cf 91       	pop	r28
    493e:	1f 91       	pop	r17
    4940:	0f 91       	pop	r16
    4942:	08 95       	ret

00004944 <PHY_ResetRadio>:

void PHY_ResetRadio(void)
{
    4944:	cf 93       	push	r28
    4946:	df 93       	push	r29
    4948:	cd b7       	in	r28, 0x3d	; 61
    494a:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.trxrst = 1;
    494c:	89 e3       	ldi	r24, 0x39	; 57
    494e:	91 e0       	ldi	r25, 0x01	; 1
    4950:	fc 01       	movw	r30, r24
    4952:	20 81       	ld	r18, Z
    4954:	21 60       	ori	r18, 0x01	; 1
    4956:	fc 01       	movw	r30, r24
    4958:	20 83       	st	Z, r18
}
    495a:	00 00       	nop
    495c:	df 91       	pop	r29
    495e:	cf 91       	pop	r28
    4960:	08 95       	ret

00004962 <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    4962:	cf 93       	push	r28
    4964:	df 93       	push	r29
    4966:	1f 92       	push	r1
    4968:	cd b7       	in	r28, 0x3d	; 61
    496a:	de b7       	in	r29, 0x3e	; 62
    496c:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    496e:	89 81       	ldd	r24, Y+1	; 0x01
    4970:	88 23       	and	r24, r24
    4972:	b1 f0       	breq	.+44     	; 0x49a0 <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    4974:	8c e6       	ldi	r24, 0x6C	; 108
    4976:	91 e0       	ldi	r25, 0x01	; 1
    4978:	fc 01       	movw	r30, r24
    497a:	20 81       	ld	r18, Z
    497c:	2f 70       	andi	r18, 0x0F	; 15
    497e:	fc 01       	movw	r30, r24
    4980:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    4982:	8c e6       	ldi	r24, 0x6C	; 108
    4984:	91 e0       	ldi	r25, 0x01	; 1
    4986:	fc 01       	movw	r30, r24
    4988:	20 81       	ld	r18, Z
    498a:	2e 60       	ori	r18, 0x0E	; 14
    498c:	fc 01       	movw	r30, r24
    498e:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    4990:	8e e6       	ldi	r24, 0x6E	; 110
    4992:	91 e0       	ldi	r25, 0x01	; 1
    4994:	fc 01       	movw	r30, r24
    4996:	20 81       	ld	r18, Z
    4998:	20 61       	ori	r18, 0x10	; 16
    499a:	fc 01       	movw	r30, r24
    499c:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    499e:	17 c0       	rjmp	.+46     	; 0x49ce <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    49a0:	8c e6       	ldi	r24, 0x6C	; 108
    49a2:	91 e0       	ldi	r25, 0x01	; 1
    49a4:	fc 01       	movw	r30, r24
    49a6:	20 81       	ld	r18, Z
    49a8:	2f 70       	andi	r18, 0x0F	; 15
    49aa:	20 63       	ori	r18, 0x30	; 48
    49ac:	fc 01       	movw	r30, r24
    49ae:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    49b0:	8c e6       	ldi	r24, 0x6C	; 108
    49b2:	91 e0       	ldi	r25, 0x01	; 1
    49b4:	fc 01       	movw	r30, r24
    49b6:	20 81       	ld	r18, Z
    49b8:	21 7f       	andi	r18, 0xF1	; 241
    49ba:	28 60       	ori	r18, 0x08	; 8
    49bc:	fc 01       	movw	r30, r24
    49be:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    49c0:	8e e6       	ldi	r24, 0x6E	; 110
    49c2:	91 e0       	ldi	r25, 0x01	; 1
    49c4:	fc 01       	movw	r30, r24
    49c6:	20 81       	ld	r18, Z
    49c8:	2f 7e       	andi	r18, 0xEF	; 239
    49ca:	fc 01       	movw	r30, r24
    49cc:	20 83       	st	Z, r18
	}
}
    49ce:	00 00       	nop
    49d0:	0f 90       	pop	r0
    49d2:	df 91       	pop	r29
    49d4:	cf 91       	pop	r28
    49d6:	08 95       	ret

000049d8 <PHY_SetPromiscuousMode>:

void PHY_SetPromiscuousMode(bool mode)
{
    49d8:	cf 93       	push	r28
    49da:	df 93       	push	r29
    49dc:	cd b7       	in	r28, 0x3d	; 61
    49de:	de b7       	in	r29, 0x3e	; 62
    49e0:	29 97       	sbiw	r28, 0x09	; 9
    49e2:	0f b6       	in	r0, 0x3f	; 63
    49e4:	f8 94       	cli
    49e6:	de bf       	out	0x3e, r29	; 62
    49e8:	0f be       	out	0x3f, r0	; 63
    49ea:	cd bf       	out	0x3d, r28	; 61
    49ec:	89 87       	std	Y+9, r24	; 0x09
	uint8_t ieee_address[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
    49ee:	28 e0       	ldi	r18, 0x08	; 8
    49f0:	ce 01       	movw	r24, r28
    49f2:	01 96       	adiw	r24, 0x01	; 1
    49f4:	fc 01       	movw	r30, r24
    49f6:	32 2f       	mov	r19, r18
    49f8:	11 92       	st	Z+, r1
    49fa:	3a 95       	dec	r19
    49fc:	e9 f7       	brne	.-6      	; 0x49f8 <PHY_SetPromiscuousMode+0x20>

	if(mode)
    49fe:	89 85       	ldd	r24, Y+9	; 0x09
    4a00:	88 23       	and	r24, r24
    4a02:	49 f1       	breq	.+82     	; 0x4a56 <PHY_SetPromiscuousMode+0x7e>
	{
		PHY_SetShortAddr(0);
    4a04:	80 e0       	ldi	r24, 0x00	; 0
    4a06:	90 e0       	ldi	r25, 0x00	; 0
    4a08:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <PHY_SetShortAddr>
		PHY_SetPanId(0);
    4a0c:	80 e0       	ldi	r24, 0x00	; 0
    4a0e:	90 e0       	ldi	r25, 0x00	; 0
    4a10:	0e 94 88 25 	call	0x4b10	; 0x4b10 <PHY_SetPanId>
		PHY_SetIEEEAddr(ieee_address);
    4a14:	ce 01       	movw	r24, r28
    4a16:	01 96       	adiw	r24, 0x01	; 1
    4a18:	0e 94 43 27 	call	0x4e86	; 0x4e86 <PHY_SetIEEEAddr>
//	Any non-corrupted frame with a reserved frame type is indicated by a
//	TRX24_RX_END interrupt. No further address filtering is applied on those frames.
//	A TRX24_AMI interrupt is never generated and the acknowledgment subfield is
//	ignored.

		XAH_CTRL_1_REG_s.aackPromMode = 1;	// Enable promiscuous mode
    4a1c:	87 e5       	ldi	r24, 0x57	; 87
    4a1e:	91 e0       	ldi	r25, 0x01	; 1
    4a20:	fc 01       	movw	r30, r24
    4a22:	20 81       	ld	r18, Z
    4a24:	22 60       	ori	r18, 0x02	; 2
    4a26:	fc 01       	movw	r30, r24
    4a28:	20 83       	st	Z, r18
		XAH_CTRL_1_REG_s.aackUpldResFt = 1;	// Enable reserved frame type reception ; this was changed to one
    4a2a:	87 e5       	ldi	r24, 0x57	; 87
    4a2c:	91 e0       	ldi	r25, 0x01	; 1
    4a2e:	fc 01       	movw	r30, r24
    4a30:	20 81       	ld	r18, Z
    4a32:	20 61       	ori	r18, 0x10	; 16
    4a34:	fc 01       	movw	r30, r24
    4a36:	20 83       	st	Z, r18
                                        // so that the addres isn't checked by filter
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
    4a38:	87 e5       	ldi	r24, 0x57	; 87
    4a3a:	91 e0       	ldi	r25, 0x01	; 1
    4a3c:	fc 01       	movw	r30, r24
    4a3e:	20 81       	ld	r18, Z
    4a40:	2f 7d       	andi	r18, 0xDF	; 223
    4a42:	fc 01       	movw	r30, r24
    4a44:	20 83       	st	Z, r18
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
    4a46:	8e e6       	ldi	r24, 0x6E	; 110
    4a48:	91 e0       	ldi	r25, 0x01	; 1
    4a4a:	fc 01       	movw	r30, r24
    4a4c:	20 81       	ld	r18, Z
    4a4e:	20 61       	ori	r18, 0x10	; 16
    4a50:	fc 01       	movw	r30, r24
    4a52:	20 83       	st	Z, r18
	else
	{
		XAH_CTRL_1_REG = 0;
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    4a54:	0b c0       	rjmp	.+22     	; 0x4a6c <PHY_SetPromiscuousMode+0x94>
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
	}
	else
	{
		XAH_CTRL_1_REG = 0;
    4a56:	87 e5       	ldi	r24, 0x57	; 87
    4a58:	91 e0       	ldi	r25, 0x01	; 1
    4a5a:	fc 01       	movw	r30, r24
    4a5c:	10 82       	st	Z, r1
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    4a5e:	8e e6       	ldi	r24, 0x6E	; 110
    4a60:	91 e0       	ldi	r25, 0x01	; 1
    4a62:	fc 01       	movw	r30, r24
    4a64:	20 81       	ld	r18, Z
    4a66:	2f 7e       	andi	r18, 0xEF	; 239
    4a68:	fc 01       	movw	r30, r24
    4a6a:	20 83       	st	Z, r18
	}
}
    4a6c:	00 00       	nop
    4a6e:	29 96       	adiw	r28, 0x09	; 9
    4a70:	0f b6       	in	r0, 0x3f	; 63
    4a72:	f8 94       	cli
    4a74:	de bf       	out	0x3e, r29	; 62
    4a76:	0f be       	out	0x3f, r0	; 63
    4a78:	cd bf       	out	0x3d, r28	; 61
    4a7a:	df 91       	pop	r29
    4a7c:	cf 91       	pop	r28
    4a7e:	08 95       	ret

00004a80 <PHY_SetOptimizedCSMAValues>:

void PHY_SetOptimizedCSMAValues(void)
{
    4a80:	0f 93       	push	r16
    4a82:	1f 93       	push	r17
    4a84:	cf 93       	push	r28
    4a86:	df 93       	push	r29
    4a88:	cd b7       	in	r28, 0x3d	; 61
    4a8a:	de b7       	in	r29, 0x3e	; 62
	CSMA_BE_REG_s.minBe = 0x03;
    4a8c:	8f e6       	ldi	r24, 0x6F	; 111
    4a8e:	91 e0       	ldi	r25, 0x01	; 1
    4a90:	fc 01       	movw	r30, r24
    4a92:	20 81       	ld	r18, Z
    4a94:	20 7f       	andi	r18, 0xF0	; 240
    4a96:	23 60       	ori	r18, 0x03	; 3
    4a98:	fc 01       	movw	r30, r24
    4a9a:	20 83       	st	Z, r18
	CSMA_BE_REG_s.maxBe = 0x08;
    4a9c:	8f e6       	ldi	r24, 0x6F	; 111
    4a9e:	91 e0       	ldi	r25, 0x01	; 1
    4aa0:	fc 01       	movw	r30, r24
    4aa2:	20 81       	ld	r18, Z
    4aa4:	2f 70       	andi	r18, 0x0F	; 15
    4aa6:	20 68       	ori	r18, 0x80	; 128
    4aa8:	fc 01       	movw	r30, r24
    4aaa:	20 83       	st	Z, r18
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    4aac:	0d e6       	ldi	r16, 0x6D	; 109
    4aae:	11 e0       	ldi	r17, 0x01	; 1
    4ab0:	0e 94 69 26 	call	0x4cd2	; 0x4cd2 <PHY_RandomReq>
    4ab4:	f8 01       	movw	r30, r16
    4ab6:	80 83       	st	Z, r24
}
    4ab8:	00 00       	nop
    4aba:	df 91       	pop	r29
    4abc:	cf 91       	pop	r28
    4abe:	1f 91       	pop	r17
    4ac0:	0f 91       	pop	r16
    4ac2:	08 95       	ret

00004ac4 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    4ac4:	cf 93       	push	r28
    4ac6:	df 93       	push	r29
    4ac8:	1f 92       	push	r1
    4aca:	cd b7       	in	r28, 0x3d	; 61
    4acc:	de b7       	in	r29, 0x3e	; 62
    4ace:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    4ad0:	89 81       	ldd	r24, Y+1	; 0x01
    4ad2:	80 93 8a 0f 	sts	0x0F8A, r24	; 0x800f8a <phyRxState>
	phySetRxState();
    4ad6:	0e 94 ee 26 	call	0x4ddc	; 0x4ddc <phySetRxState>
}
    4ada:	00 00       	nop
    4adc:	0f 90       	pop	r0
    4ade:	df 91       	pop	r29
    4ae0:	cf 91       	pop	r28
    4ae2:	08 95       	ret

00004ae4 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    4ae4:	cf 93       	push	r28
    4ae6:	df 93       	push	r29
    4ae8:	1f 92       	push	r1
    4aea:	cd b7       	in	r28, 0x3d	; 61
    4aec:	de b7       	in	r29, 0x3e	; 62
    4aee:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    4af0:	88 e4       	ldi	r24, 0x48	; 72
    4af2:	91 e0       	ldi	r25, 0x01	; 1
    4af4:	29 81       	ldd	r18, Y+1	; 0x01
    4af6:	2f 71       	andi	r18, 0x1F	; 31
    4af8:	2f 71       	andi	r18, 0x1F	; 31
    4afa:	fc 01       	movw	r30, r24
    4afc:	30 81       	ld	r19, Z
    4afe:	30 7e       	andi	r19, 0xE0	; 224
    4b00:	23 2b       	or	r18, r19
    4b02:	fc 01       	movw	r30, r24
    4b04:	20 83       	st	Z, r18
}
    4b06:	00 00       	nop
    4b08:	0f 90       	pop	r0
    4b0a:	df 91       	pop	r29
    4b0c:	cf 91       	pop	r28
    4b0e:	08 95       	ret

00004b10 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    4b10:	cf 93       	push	r28
    4b12:	df 93       	push	r29
    4b14:	00 d0       	rcall	.+0      	; 0x4b16 <PHY_SetPanId+0x6>
    4b16:	00 d0       	rcall	.+0      	; 0x4b18 <PHY_SetPanId+0x8>
    4b18:	cd b7       	in	r28, 0x3d	; 61
    4b1a:	de b7       	in	r29, 0x3e	; 62
    4b1c:	9c 83       	std	Y+4, r25	; 0x04
    4b1e:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    4b20:	ce 01       	movw	r24, r28
    4b22:	03 96       	adiw	r24, 0x03	; 3
    4b24:	9a 83       	std	Y+2, r25	; 0x02
    4b26:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    4b28:	82 e6       	ldi	r24, 0x62	; 98
    4b2a:	91 e0       	ldi	r25, 0x01	; 1
    4b2c:	29 81       	ldd	r18, Y+1	; 0x01
    4b2e:	3a 81       	ldd	r19, Y+2	; 0x02
    4b30:	f9 01       	movw	r30, r18
    4b32:	20 81       	ld	r18, Z
    4b34:	fc 01       	movw	r30, r24
    4b36:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    4b38:	83 e6       	ldi	r24, 0x63	; 99
    4b3a:	91 e0       	ldi	r25, 0x01	; 1
    4b3c:	29 81       	ldd	r18, Y+1	; 0x01
    4b3e:	3a 81       	ldd	r19, Y+2	; 0x02
    4b40:	f9 01       	movw	r30, r18
    4b42:	21 81       	ldd	r18, Z+1	; 0x01
    4b44:	fc 01       	movw	r30, r24
    4b46:	20 83       	st	Z, r18
}
    4b48:	00 00       	nop
    4b4a:	0f 90       	pop	r0
    4b4c:	0f 90       	pop	r0
    4b4e:	0f 90       	pop	r0
    4b50:	0f 90       	pop	r0
    4b52:	df 91       	pop	r29
    4b54:	cf 91       	pop	r28
    4b56:	08 95       	ret

00004b58 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    4b58:	cf 93       	push	r28
    4b5a:	df 93       	push	r29
    4b5c:	00 d0       	rcall	.+0      	; 0x4b5e <PHY_SetShortAddr+0x6>
    4b5e:	00 d0       	rcall	.+0      	; 0x4b60 <PHY_SetShortAddr+0x8>
    4b60:	cd b7       	in	r28, 0x3d	; 61
    4b62:	de b7       	in	r29, 0x3e	; 62
    4b64:	9c 83       	std	Y+4, r25	; 0x04
    4b66:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    4b68:	ce 01       	movw	r24, r28
    4b6a:	03 96       	adiw	r24, 0x03	; 3
    4b6c:	9a 83       	std	Y+2, r25	; 0x02
    4b6e:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    4b70:	80 e6       	ldi	r24, 0x60	; 96
    4b72:	91 e0       	ldi	r25, 0x01	; 1
    4b74:	29 81       	ldd	r18, Y+1	; 0x01
    4b76:	3a 81       	ldd	r19, Y+2	; 0x02
    4b78:	f9 01       	movw	r30, r18
    4b7a:	20 81       	ld	r18, Z
    4b7c:	fc 01       	movw	r30, r24
    4b7e:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    4b80:	81 e6       	ldi	r24, 0x61	; 97
    4b82:	91 e0       	ldi	r25, 0x01	; 1
    4b84:	29 81       	ldd	r18, Y+1	; 0x01
    4b86:	3a 81       	ldd	r19, Y+2	; 0x02
    4b88:	f9 01       	movw	r30, r18
    4b8a:	21 81       	ldd	r18, Z+1	; 0x01
    4b8c:	fc 01       	movw	r30, r24
    4b8e:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
#endif
}
    4b90:	00 00       	nop
    4b92:	0f 90       	pop	r0
    4b94:	0f 90       	pop	r0
    4b96:	0f 90       	pop	r0
    4b98:	0f 90       	pop	r0
    4b9a:	df 91       	pop	r29
    4b9c:	cf 91       	pop	r28
    4b9e:	08 95       	ret

00004ba0 <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    4ba0:	cf 93       	push	r28
    4ba2:	df 93       	push	r29
    4ba4:	1f 92       	push	r1
    4ba6:	cd b7       	in	r28, 0x3d	; 61
    4ba8:	de b7       	in	r29, 0x3e	; 62
    4baa:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    4bac:	85 e4       	ldi	r24, 0x45	; 69
    4bae:	91 e0       	ldi	r25, 0x01	; 1
    4bb0:	29 81       	ldd	r18, Y+1	; 0x01
    4bb2:	2f 70       	andi	r18, 0x0F	; 15
    4bb4:	2f 70       	andi	r18, 0x0F	; 15
    4bb6:	fc 01       	movw	r30, r24
    4bb8:	30 81       	ld	r19, Z
    4bba:	30 7f       	andi	r19, 0xF0	; 240
    4bbc:	23 2b       	or	r18, r19
    4bbe:	fc 01       	movw	r30, r24
    4bc0:	20 83       	st	Z, r18
}
    4bc2:	00 00       	nop
    4bc4:	0f 90       	pop	r0
    4bc6:	df 91       	pop	r29
    4bc8:	cf 91       	pop	r28
    4bca:	08 95       	ret

00004bcc <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    4bcc:	cf 93       	push	r28
    4bce:	df 93       	push	r29
    4bd0:	cd b7       	in	r28, 0x3d	; 61
    4bd2:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    4bd4:	80 91 09 0f 	lds	r24, 0x0F09	; 0x800f09 <phyState>
    4bd8:	82 30       	cpi	r24, 0x02	; 2
    4bda:	69 f0       	breq	.+26     	; 0x4bf6 <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    4bdc:	88 e0       	ldi	r24, 0x08	; 8
    4bde:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    4be2:	89 e3       	ldi	r24, 0x39	; 57
    4be4:	91 e0       	ldi	r25, 0x01	; 1
    4be6:	fc 01       	movw	r30, r24
    4be8:	20 81       	ld	r18, Z
    4bea:	22 60       	ori	r18, 0x02	; 2
    4bec:	fc 01       	movw	r30, r24
    4bee:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    4bf0:	82 e0       	ldi	r24, 0x02	; 2
    4bf2:	80 93 09 0f 	sts	0x0F09, r24	; 0x800f09 <phyState>
	}
	
#if (ANTENNA_DIVERSITY == 1)
	ANT_DIV_REG_s.antExtSwEn = 0;
    4bf6:	8d e4       	ldi	r24, 0x4D	; 77
    4bf8:	91 e0       	ldi	r25, 0x01	; 1
    4bfa:	fc 01       	movw	r30, r24
    4bfc:	20 81       	ld	r18, Z
    4bfe:	2b 7f       	andi	r18, 0xFB	; 251
    4c00:	fc 01       	movw	r30, r24
    4c02:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antDivEn = 0;
    4c04:	8d e4       	ldi	r24, 0x4D	; 77
    4c06:	91 e0       	ldi	r25, 0x01	; 1
    4c08:	fc 01       	movw	r30, r24
    4c0a:	20 81       	ld	r18, Z
    4c0c:	27 7f       	andi	r18, 0xF7	; 247
    4c0e:	fc 01       	movw	r30, r24
    4c10:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 0;
		ANT_DIV_REG_s.antCtrl = 0;
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
    4c12:	84 e4       	ldi	r24, 0x44	; 68
    4c14:	91 e0       	ldi	r25, 0x01	; 1
    4c16:	fc 01       	movw	r30, r24
    4c18:	20 81       	ld	r18, Z
    4c1a:	2f 77       	andi	r18, 0x7F	; 127
    4c1c:	fc 01       	movw	r30, r24
    4c1e:	20 83       	st	Z, r18
#endif // EXT_RF_FRONT_END_CTRL
}
    4c20:	00 00       	nop
    4c22:	df 91       	pop	r29
    4c24:	cf 91       	pop	r28
    4c26:	08 95       	ret

00004c28 <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    4c28:	cf 93       	push	r28
    4c2a:	df 93       	push	r29
    4c2c:	cd b7       	in	r28, 0x3d	; 61
    4c2e:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    4c30:	89 e3       	ldi	r24, 0x39	; 57
    4c32:	91 e0       	ldi	r25, 0x01	; 1
    4c34:	fc 01       	movw	r30, r24
    4c36:	20 81       	ld	r18, Z
    4c38:	2d 7f       	andi	r18, 0xFD	; 253
    4c3a:	fc 01       	movw	r30, r24
    4c3c:	20 83       	st	Z, r18
	phySetRxState();
    4c3e:	0e 94 ee 26 	call	0x4ddc	; 0x4ddc <phySetRxState>
	phyState = PHY_STATE_IDLE;
    4c42:	81 e0       	ldi	r24, 0x01	; 1
    4c44:	80 93 09 0f 	sts	0x0F09, r24	; 0x800f09 <phyState>
}
    4c48:	00 00       	nop
    4c4a:	df 91       	pop	r29
    4c4c:	cf 91       	pop	r28
    4c4e:	08 95       	ret

00004c50 <PHY_DataReq>:
	phyState = PHY_STATE_TX_WAIT_END;
	TRX_STATE_REG = TRX_CMD_TX_START;
}
*/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    4c50:	cf 93       	push	r28
    4c52:	df 93       	push	r29
    4c54:	00 d0       	rcall	.+0      	; 0x4c56 <PHY_DataReq+0x6>
    4c56:	00 d0       	rcall	.+0      	; 0x4c58 <PHY_DataReq+0x8>
    4c58:	cd b7       	in	r28, 0x3d	; 61
    4c5a:	de b7       	in	r29, 0x3e	; 62
    4c5c:	9b 83       	std	Y+3, r25	; 0x03
    4c5e:	8a 83       	std	Y+2, r24	; 0x02
    4c60:	6c 83       	std	Y+4, r22	; 0x04
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4c62:	89 e1       	ldi	r24, 0x19	; 25
    4c64:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    4c68:	8f e4       	ldi	r24, 0x4F	; 79
    4c6a:	91 e0       	ldi	r25, 0x01	; 1
    4c6c:	2f ef       	ldi	r18, 0xFF	; 255
    4c6e:	fc 01       	movw	r30, r24
    4c70:	20 83       	st	Z, r18

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
    4c72:	80 e8       	ldi	r24, 0x80	; 128
    4c74:	91 e0       	ldi	r25, 0x01	; 1
    4c76:	2c 81       	ldd	r18, Y+4	; 0x04
    4c78:	2e 5f       	subi	r18, 0xFE	; 254
    4c7a:	fc 01       	movw	r30, r24
    4c7c:	20 83       	st	Z, r18
  for (uint8_t i = 0; i < size; i++)
    4c7e:	19 82       	std	Y+1, r1	; 0x01
    4c80:	14 c0       	rjmp	.+40     	; 0x4caa <PHY_DataReq+0x5a>
    TRX_FRAME_BUFFER(i+1) = data[i];
    4c82:	89 81       	ldd	r24, Y+1	; 0x01
    4c84:	88 2f       	mov	r24, r24
    4c86:	90 e0       	ldi	r25, 0x00	; 0
    4c88:	8f 57       	subi	r24, 0x7F	; 127
    4c8a:	9e 4f       	sbci	r25, 0xFE	; 254
    4c8c:	ac 01       	movw	r20, r24
    4c8e:	89 81       	ldd	r24, Y+1	; 0x01
    4c90:	88 2f       	mov	r24, r24
    4c92:	90 e0       	ldi	r25, 0x00	; 0
    4c94:	2a 81       	ldd	r18, Y+2	; 0x02
    4c96:	3b 81       	ldd	r19, Y+3	; 0x03
    4c98:	82 0f       	add	r24, r18
    4c9a:	93 1f       	adc	r25, r19
    4c9c:	fc 01       	movw	r30, r24
    4c9e:	80 81       	ld	r24, Z
    4ca0:	fa 01       	movw	r30, r20
    4ca2:	80 83       	st	Z, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
  for (uint8_t i = 0; i < size; i++)
    4ca4:	89 81       	ldd	r24, Y+1	; 0x01
    4ca6:	8f 5f       	subi	r24, 0xFF	; 255
    4ca8:	89 83       	std	Y+1, r24	; 0x01
    4caa:	99 81       	ldd	r25, Y+1	; 0x01
    4cac:	8c 81       	ldd	r24, Y+4	; 0x04
    4cae:	98 17       	cp	r25, r24
    4cb0:	40 f3       	brcs	.-48     	; 0x4c82 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
	
  phyState = PHY_STATE_TX_WAIT_END;
    4cb2:	83 e0       	ldi	r24, 0x03	; 3
    4cb4:	80 93 09 0f 	sts	0x0F09, r24	; 0x800f09 <phyState>
  TRX_STATE_REG = TRX_CMD_TX_START;
    4cb8:	82 e4       	ldi	r24, 0x42	; 66
    4cba:	91 e0       	ldi	r25, 0x01	; 1
    4cbc:	22 e0       	ldi	r18, 0x02	; 2
    4cbe:	fc 01       	movw	r30, r24
    4cc0:	20 83       	st	Z, r18
}
    4cc2:	00 00       	nop
    4cc4:	0f 90       	pop	r0
    4cc6:	0f 90       	pop	r0
    4cc8:	0f 90       	pop	r0
    4cca:	0f 90       	pop	r0
    4ccc:	df 91       	pop	r29
    4cce:	cf 91       	pop	r28
    4cd0:	08 95       	ret

00004cd2 <PHY_RandomReq>:


/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    4cd2:	cf 93       	push	r28
    4cd4:	df 93       	push	r29
    4cd6:	00 d0       	rcall	.+0      	; 0x4cd8 <PHY_RandomReq+0x6>
    4cd8:	1f 92       	push	r1
    4cda:	cd b7       	in	r28, 0x3d	; 61
    4cdc:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    4cde:	1a 82       	std	Y+2, r1	; 0x02
    4ce0:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    4ce2:	86 e0       	ldi	r24, 0x06	; 6
    4ce4:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    4ce8:	1b 82       	std	Y+3, r1	; 0x03
    4cea:	22 c0       	rjmp	.+68     	; 0x4d30 <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    4cec:	62 e0       	ldi	r22, 0x02	; 2
    4cee:	70 e0       	ldi	r23, 0x00	; 0
    4cf0:	80 e0       	ldi	r24, 0x00	; 0
    4cf2:	90 e0       	ldi	r25, 0x00	; 0
    4cf4:	0e 94 4b 24 	call	0x4896	; 0x4896 <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    4cf8:	86 e4       	ldi	r24, 0x46	; 70
    4cfa:	91 e0       	ldi	r25, 0x01	; 1
    4cfc:	fc 01       	movw	r30, r24
    4cfe:	80 81       	ld	r24, Z
    4d00:	82 95       	swap	r24
    4d02:	86 95       	lsr	r24
    4d04:	87 70       	andi	r24, 0x07	; 7
    4d06:	83 70       	andi	r24, 0x03	; 3
    4d08:	88 2f       	mov	r24, r24
    4d0a:	90 e0       	ldi	r25, 0x00	; 0
    4d0c:	2b 81       	ldd	r18, Y+3	; 0x03
    4d0e:	22 2f       	mov	r18, r18
    4d10:	30 e0       	ldi	r19, 0x00	; 0
    4d12:	02 c0       	rjmp	.+4      	; 0x4d18 <PHY_RandomReq+0x46>
    4d14:	88 0f       	add	r24, r24
    4d16:	99 1f       	adc	r25, r25
    4d18:	2a 95       	dec	r18
    4d1a:	e2 f7       	brpl	.-8      	; 0x4d14 <PHY_RandomReq+0x42>
    4d1c:	9c 01       	movw	r18, r24
    4d1e:	89 81       	ldd	r24, Y+1	; 0x01
    4d20:	9a 81       	ldd	r25, Y+2	; 0x02
    4d22:	82 2b       	or	r24, r18
    4d24:	93 2b       	or	r25, r19
    4d26:	9a 83       	std	Y+2, r25	; 0x02
    4d28:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    4d2a:	8b 81       	ldd	r24, Y+3	; 0x03
    4d2c:	8e 5f       	subi	r24, 0xFE	; 254
    4d2e:	8b 83       	std	Y+3, r24	; 0x03
    4d30:	8b 81       	ldd	r24, Y+3	; 0x03
    4d32:	80 31       	cpi	r24, 0x10	; 16
    4d34:	d8 f2       	brcs	.-74     	; 0x4cec <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    4d36:	0e 94 ee 26 	call	0x4ddc	; 0x4ddc <phySetRxState>

	return rnd;
    4d3a:	89 81       	ldd	r24, Y+1	; 0x01
    4d3c:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4d3e:	0f 90       	pop	r0
    4d40:	0f 90       	pop	r0
    4d42:	0f 90       	pop	r0
    4d44:	df 91       	pop	r29
    4d46:	cf 91       	pop	r28
    4d48:	08 95       	ret

00004d4a <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    4d4a:	cf 93       	push	r28
    4d4c:	df 93       	push	r29
    4d4e:	00 d0       	rcall	.+0      	; 0x4d50 <PHY_EncryptReq+0x6>
    4d50:	00 d0       	rcall	.+0      	; 0x4d52 <PHY_EncryptReq+0x8>
    4d52:	cd b7       	in	r28, 0x3d	; 61
    4d54:	de b7       	in	r29, 0x3e	; 62
    4d56:	9a 83       	std	Y+2, r25	; 0x02
    4d58:	89 83       	std	Y+1, r24	; 0x01
    4d5a:	7c 83       	std	Y+4, r23	; 0x04
    4d5c:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    4d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    4d60:	9c 81       	ldd	r25, Y+4	; 0x04
    4d62:	40 e0       	ldi	r20, 0x00	; 0
    4d64:	60 e0       	ldi	r22, 0x00	; 0
    4d66:	0e 94 68 37 	call	0x6ed0	; 0x6ed0 <sal_aes_setup>
	sal_aes_exec(text);
    4d6a:	89 81       	ldd	r24, Y+1	; 0x01
    4d6c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d6e:	0e 94 74 38 	call	0x70e8	; 0x70e8 <sal_aes_exec>
	sal_aes_read(text);
    4d72:	89 81       	ldd	r24, Y+1	; 0x01
    4d74:	9a 81       	ldd	r25, Y+2	; 0x02
    4d76:	0e 94 aa 38 	call	0x7154	; 0x7154 <sal_aes_read>
}
    4d7a:	00 00       	nop
    4d7c:	0f 90       	pop	r0
    4d7e:	0f 90       	pop	r0
    4d80:	0f 90       	pop	r0
    4d82:	0f 90       	pop	r0
    4d84:	df 91       	pop	r29
    4d86:	cf 91       	pop	r28
    4d88:	08 95       	ret

00004d8a <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    4d8a:	cf 93       	push	r28
    4d8c:	df 93       	push	r29
    4d8e:	1f 92       	push	r1
    4d90:	cd b7       	in	r28, 0x3d	; 61
    4d92:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    4d94:	86 e0       	ldi	r24, 0x06	; 6
    4d96:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    4d9a:	8f e4       	ldi	r24, 0x4F	; 79
    4d9c:	91 e0       	ldi	r25, 0x01	; 1
    4d9e:	fc 01       	movw	r30, r24
    4da0:	20 81       	ld	r18, Z
    4da2:	20 61       	ori	r18, 0x10	; 16
    4da4:	fc 01       	movw	r30, r24
    4da6:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    4da8:	87 e4       	ldi	r24, 0x47	; 71
    4daa:	91 e0       	ldi	r25, 0x01	; 1
    4dac:	fc 01       	movw	r30, r24
    4dae:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    4db0:	00 00       	nop
    4db2:	8f e4       	ldi	r24, 0x4F	; 79
    4db4:	91 e0       	ldi	r25, 0x01	; 1
    4db6:	fc 01       	movw	r30, r24
    4db8:	80 81       	ld	r24, Z
    4dba:	82 95       	swap	r24
    4dbc:	81 70       	andi	r24, 0x01	; 1
    4dbe:	88 23       	and	r24, r24
    4dc0:	c1 f3       	breq	.-16     	; 0x4db2 <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    4dc2:	87 e4       	ldi	r24, 0x47	; 71
    4dc4:	91 e0       	ldi	r25, 0x01	; 1
    4dc6:	fc 01       	movw	r30, r24
    4dc8:	80 81       	ld	r24, Z
    4dca:	8a 55       	subi	r24, 0x5A	; 90
    4dcc:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    4dce:	0e 94 ee 26 	call	0x4ddc	; 0x4ddc <phySetRxState>

	return ed;
    4dd2:	89 81       	ldd	r24, Y+1	; 0x01
}
    4dd4:	0f 90       	pop	r0
    4dd6:	df 91       	pop	r29
    4dd8:	cf 91       	pop	r28
    4dda:	08 95       	ret

00004ddc <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    4ddc:	cf 93       	push	r28
    4dde:	df 93       	push	r29
    4de0:	cd b7       	in	r28, 0x3d	; 61
    4de2:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    4de4:	88 e0       	ldi	r24, 0x08	; 8
    4de6:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    4dea:	8f e4       	ldi	r24, 0x4F	; 79
    4dec:	91 e0       	ldi	r25, 0x01	; 1
    4dee:	2f ef       	ldi	r18, 0xFF	; 255
    4df0:	fc 01       	movw	r30, r24
    4df2:	20 83       	st	Z, r18

	if (phyRxState) {
    4df4:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <phyRxState>
    4df8:	88 23       	and	r24, r24
    4dfa:	19 f0       	breq	.+6      	; 0x4e02 <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    4dfc:	86 e1       	ldi	r24, 0x16	; 22
    4dfe:	0e 94 05 27 	call	0x4e0a	; 0x4e0a <phyTrxSetState>
	}
}
    4e02:	00 00       	nop
    4e04:	df 91       	pop	r29
    4e06:	cf 91       	pop	r28
    4e08:	08 95       	ret

00004e0a <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
void phyTrxSetState(uint8_t state)
{
    4e0a:	cf 93       	push	r28
    4e0c:	df 93       	push	r29
    4e0e:	1f 92       	push	r1
    4e10:	cd b7       	in	r28, 0x3d	; 61
    4e12:	de b7       	in	r29, 0x3e	; 62
    4e14:	89 83       	std	Y+1, r24	; 0x01
#if (ANTENNA_DIVERSITY == 1) || defined(EXT_RF_FRONT_END_CTRL)
	if(phyState == PHY_STATE_SLEEP)
    4e16:	80 91 09 0f 	lds	r24, 0x0F09	; 0x800f09 <phyState>
    4e1a:	82 30       	cpi	r24, 0x02	; 2
    4e1c:	a9 f4       	brne	.+42     	; 0x4e48 <phyTrxSetState+0x3e>
	{
	#if (ANTENNA_DIVERSITY == 1)
		ANT_DIV_REG_s.antDivEn = 1;
    4e1e:	8d e4       	ldi	r24, 0x4D	; 77
    4e20:	91 e0       	ldi	r25, 0x01	; 1
    4e22:	fc 01       	movw	r30, r24
    4e24:	20 81       	ld	r18, Z
    4e26:	28 60       	ori	r18, 0x08	; 8
    4e28:	fc 01       	movw	r30, r24
    4e2a:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 1;
    4e2c:	8d e4       	ldi	r24, 0x4D	; 77
    4e2e:	91 e0       	ldi	r25, 0x01	; 1
    4e30:	fc 01       	movw	r30, r24
    4e32:	20 81       	ld	r18, Z
    4e34:	24 60       	ori	r18, 0x04	; 4
    4e36:	fc 01       	movw	r30, r24
    4e38:	20 83       	st	Z, r18
			ANT_DIV_REG_s.antExtSwEn = 1;
			ANT_DIV_REG_s.antCtrl = ANTENNA_DEFAULT;
		#endif // ANTENNA_DEFAULT
	#endif // ANTENNA_DIVERSITY
	#ifdef EXT_RF_FRONT_END_CTRL
		TRX_CTRL_1_REG_s.paExtEn = 1;
    4e3a:	84 e4       	ldi	r24, 0x44	; 68
    4e3c:	91 e0       	ldi	r25, 0x01	; 1
    4e3e:	fc 01       	movw	r30, r24
    4e40:	20 81       	ld	r18, Z
    4e42:	20 68       	ori	r18, 0x80	; 128
    4e44:	fc 01       	movw	r30, r24
    4e46:	20 83       	st	Z, r18
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    4e48:	82 e4       	ldi	r24, 0x42	; 66
    4e4a:	91 e0       	ldi	r25, 0x01	; 1
    4e4c:	23 e0       	ldi	r18, 0x03	; 3
    4e4e:	fc 01       	movw	r30, r24
    4e50:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    4e52:	81 e4       	ldi	r24, 0x41	; 65
    4e54:	91 e0       	ldi	r25, 0x01	; 1
    4e56:	fc 01       	movw	r30, r24
    4e58:	80 81       	ld	r24, Z
    4e5a:	8f 71       	andi	r24, 0x1F	; 31
    4e5c:	88 30       	cpi	r24, 0x08	; 8
    4e5e:	a1 f7       	brne	.-24     	; 0x4e48 <phyTrxSetState+0x3e>

	do {TRX_STATE_REG = state; } while (state !=
    4e60:	82 e4       	ldi	r24, 0x42	; 66
    4e62:	91 e0       	ldi	r25, 0x01	; 1
    4e64:	29 81       	ldd	r18, Y+1	; 0x01
    4e66:	fc 01       	movw	r30, r24
    4e68:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    4e6a:	81 e4       	ldi	r24, 0x41	; 65
    4e6c:	91 e0       	ldi	r25, 0x01	; 1
    4e6e:	fc 01       	movw	r30, r24
    4e70:	80 81       	ld	r24, Z
    4e72:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    4e74:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    4e76:	89 81       	ldd	r24, Y+1	; 0x01
    4e78:	98 17       	cp	r25, r24
    4e7a:	91 f7       	brne	.-28     	; 0x4e60 <phyTrxSetState+0x56>
}
    4e7c:	00 00       	nop
    4e7e:	0f 90       	pop	r0
    4e80:	df 91       	pop	r29
    4e82:	cf 91       	pop	r28
    4e84:	08 95       	ret

00004e86 <PHY_SetIEEEAddr>:


/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    4e86:	cf 93       	push	r28
    4e88:	df 93       	push	r29
    4e8a:	00 d0       	rcall	.+0      	; 0x4e8c <PHY_SetIEEEAddr+0x6>
    4e8c:	00 d0       	rcall	.+0      	; 0x4e8e <PHY_SetIEEEAddr+0x8>
    4e8e:	cd b7       	in	r28, 0x3d	; 61
    4e90:	de b7       	in	r29, 0x3e	; 62
    4e92:	9c 83       	std	Y+4, r25	; 0x04
    4e94:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    4e96:	8b 81       	ldd	r24, Y+3	; 0x03
    4e98:	9c 81       	ldd	r25, Y+4	; 0x04
    4e9a:	9a 83       	std	Y+2, r25	; 0x02
    4e9c:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    4e9e:	24 e6       	ldi	r18, 0x64	; 100
    4ea0:	31 e0       	ldi	r19, 0x01	; 1
    4ea2:	89 81       	ldd	r24, Y+1	; 0x01
    4ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ea6:	ac 01       	movw	r20, r24
    4ea8:	4f 5f       	subi	r20, 0xFF	; 255
    4eaa:	5f 4f       	sbci	r21, 0xFF	; 255
    4eac:	5a 83       	std	Y+2, r21	; 0x02
    4eae:	49 83       	std	Y+1, r20	; 0x01
    4eb0:	fc 01       	movw	r30, r24
    4eb2:	80 81       	ld	r24, Z
    4eb4:	f9 01       	movw	r30, r18
    4eb6:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    4eb8:	25 e6       	ldi	r18, 0x65	; 101
    4eba:	31 e0       	ldi	r19, 0x01	; 1
    4ebc:	89 81       	ldd	r24, Y+1	; 0x01
    4ebe:	9a 81       	ldd	r25, Y+2	; 0x02
    4ec0:	ac 01       	movw	r20, r24
    4ec2:	4f 5f       	subi	r20, 0xFF	; 255
    4ec4:	5f 4f       	sbci	r21, 0xFF	; 255
    4ec6:	5a 83       	std	Y+2, r21	; 0x02
    4ec8:	49 83       	std	Y+1, r20	; 0x01
    4eca:	fc 01       	movw	r30, r24
    4ecc:	80 81       	ld	r24, Z
    4ece:	f9 01       	movw	r30, r18
    4ed0:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    4ed2:	26 e6       	ldi	r18, 0x66	; 102
    4ed4:	31 e0       	ldi	r19, 0x01	; 1
    4ed6:	89 81       	ldd	r24, Y+1	; 0x01
    4ed8:	9a 81       	ldd	r25, Y+2	; 0x02
    4eda:	ac 01       	movw	r20, r24
    4edc:	4f 5f       	subi	r20, 0xFF	; 255
    4ede:	5f 4f       	sbci	r21, 0xFF	; 255
    4ee0:	5a 83       	std	Y+2, r21	; 0x02
    4ee2:	49 83       	std	Y+1, r20	; 0x01
    4ee4:	fc 01       	movw	r30, r24
    4ee6:	80 81       	ld	r24, Z
    4ee8:	f9 01       	movw	r30, r18
    4eea:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    4eec:	27 e6       	ldi	r18, 0x67	; 103
    4eee:	31 e0       	ldi	r19, 0x01	; 1
    4ef0:	89 81       	ldd	r24, Y+1	; 0x01
    4ef2:	9a 81       	ldd	r25, Y+2	; 0x02
    4ef4:	ac 01       	movw	r20, r24
    4ef6:	4f 5f       	subi	r20, 0xFF	; 255
    4ef8:	5f 4f       	sbci	r21, 0xFF	; 255
    4efa:	5a 83       	std	Y+2, r21	; 0x02
    4efc:	49 83       	std	Y+1, r20	; 0x01
    4efe:	fc 01       	movw	r30, r24
    4f00:	80 81       	ld	r24, Z
    4f02:	f9 01       	movw	r30, r18
    4f04:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    4f06:	28 e6       	ldi	r18, 0x68	; 104
    4f08:	31 e0       	ldi	r19, 0x01	; 1
    4f0a:	89 81       	ldd	r24, Y+1	; 0x01
    4f0c:	9a 81       	ldd	r25, Y+2	; 0x02
    4f0e:	ac 01       	movw	r20, r24
    4f10:	4f 5f       	subi	r20, 0xFF	; 255
    4f12:	5f 4f       	sbci	r21, 0xFF	; 255
    4f14:	5a 83       	std	Y+2, r21	; 0x02
    4f16:	49 83       	std	Y+1, r20	; 0x01
    4f18:	fc 01       	movw	r30, r24
    4f1a:	80 81       	ld	r24, Z
    4f1c:	f9 01       	movw	r30, r18
    4f1e:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    4f20:	29 e6       	ldi	r18, 0x69	; 105
    4f22:	31 e0       	ldi	r19, 0x01	; 1
    4f24:	89 81       	ldd	r24, Y+1	; 0x01
    4f26:	9a 81       	ldd	r25, Y+2	; 0x02
    4f28:	ac 01       	movw	r20, r24
    4f2a:	4f 5f       	subi	r20, 0xFF	; 255
    4f2c:	5f 4f       	sbci	r21, 0xFF	; 255
    4f2e:	5a 83       	std	Y+2, r21	; 0x02
    4f30:	49 83       	std	Y+1, r20	; 0x01
    4f32:	fc 01       	movw	r30, r24
    4f34:	80 81       	ld	r24, Z
    4f36:	f9 01       	movw	r30, r18
    4f38:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    4f3a:	2a e6       	ldi	r18, 0x6A	; 106
    4f3c:	31 e0       	ldi	r19, 0x01	; 1
    4f3e:	89 81       	ldd	r24, Y+1	; 0x01
    4f40:	9a 81       	ldd	r25, Y+2	; 0x02
    4f42:	ac 01       	movw	r20, r24
    4f44:	4f 5f       	subi	r20, 0xFF	; 255
    4f46:	5f 4f       	sbci	r21, 0xFF	; 255
    4f48:	5a 83       	std	Y+2, r21	; 0x02
    4f4a:	49 83       	std	Y+1, r20	; 0x01
    4f4c:	fc 01       	movw	r30, r24
    4f4e:	80 81       	ld	r24, Z
    4f50:	f9 01       	movw	r30, r18
    4f52:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    4f54:	8b e6       	ldi	r24, 0x6B	; 107
    4f56:	91 e0       	ldi	r25, 0x01	; 1
    4f58:	29 81       	ldd	r18, Y+1	; 0x01
    4f5a:	3a 81       	ldd	r19, Y+2	; 0x02
    4f5c:	f9 01       	movw	r30, r18
    4f5e:	20 81       	ld	r18, Z
    4f60:	fc 01       	movw	r30, r24
    4f62:	20 83       	st	Z, r18
}
    4f64:	00 00       	nop
    4f66:	0f 90       	pop	r0
    4f68:	0f 90       	pop	r0
    4f6a:	0f 90       	pop	r0
    4f6c:	0f 90       	pop	r0
    4f6e:	df 91       	pop	r29
    4f70:	cf 91       	pop	r28
    4f72:	08 95       	ret

00004f74 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4f74:	cf 93       	push	r28
    4f76:	df 93       	push	r29
    4f78:	cd b7       	in	r28, 0x3d	; 61
    4f7a:	de b7       	in	r29, 0x3e	; 62
    4f7c:	28 97       	sbiw	r28, 0x08	; 8
    4f7e:	0f b6       	in	r0, 0x3f	; 63
    4f80:	f8 94       	cli
    4f82:	de bf       	out	0x3e, r29	; 62
    4f84:	0f be       	out	0x3f, r0	; 63
    4f86:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    4f88:	80 91 09 0f 	lds	r24, 0x0F09	; 0x800f09 <phyState>
    4f8c:	82 30       	cpi	r24, 0x02	; 2
    4f8e:	09 f4       	brne	.+2      	; 0x4f92 <PHY_TaskHandler+0x1e>
    4f90:	9e c0       	rjmp	.+316    	; 0x50ce <PHY_TaskHandler+0x15a>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    4f92:	8f e4       	ldi	r24, 0x4F	; 79
    4f94:	91 e0       	ldi	r25, 0x01	; 1
    4f96:	fc 01       	movw	r30, r24
    4f98:	80 81       	ld	r24, Z
    4f9a:	83 fb       	bst	r24, 3
    4f9c:	88 27       	eor	r24, r24
    4f9e:	80 f9       	bld	r24, 0
    4fa0:	88 23       	and	r24, r24
    4fa2:	09 f4       	brne	.+2      	; 0x4fa6 <PHY_TaskHandler+0x32>
    4fa4:	59 c0       	rjmp	.+178    	; 0x5058 <PHY_TaskHandler+0xe4>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    4fa6:	8b e7       	ldi	r24, 0x7B	; 123
    4fa8:	91 e0       	ldi	r25, 0x01	; 1
    4faa:	fc 01       	movw	r30, r24
    4fac:	80 81       	ld	r24, Z
    4fae:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    4fb0:	19 82       	std	Y+1, r1	; 0x01
    4fb2:	11 c0       	rjmp	.+34     	; 0x4fd6 <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    4fb4:	89 81       	ldd	r24, Y+1	; 0x01
    4fb6:	88 2f       	mov	r24, r24
    4fb8:	90 e0       	ldi	r25, 0x00	; 0
    4fba:	29 81       	ldd	r18, Y+1	; 0x01
    4fbc:	22 2f       	mov	r18, r18
    4fbe:	30 e0       	ldi	r19, 0x00	; 0
    4fc0:	20 58       	subi	r18, 0x80	; 128
    4fc2:	3e 4f       	sbci	r19, 0xFE	; 254
    4fc4:	f9 01       	movw	r30, r18
    4fc6:	20 81       	ld	r18, Z
    4fc8:	86 5f       	subi	r24, 0xF6	; 246
    4fca:	90 4f       	sbci	r25, 0xF0	; 240
    4fcc:	fc 01       	movw	r30, r24
    4fce:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    4fd0:	89 81       	ldd	r24, Y+1	; 0x01
    4fd2:	8f 5f       	subi	r24, 0xFF	; 255
    4fd4:	89 83       	std	Y+1, r24	; 0x01
    4fd6:	89 81       	ldd	r24, Y+1	; 0x01
    4fd8:	28 2f       	mov	r18, r24
    4fda:	30 e0       	ldi	r19, 0x00	; 0
    4fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    4fde:	88 2f       	mov	r24, r24
    4fe0:	90 e0       	ldi	r25, 0x00	; 0
    4fe2:	01 96       	adiw	r24, 0x01	; 1
    4fe4:	28 17       	cp	r18, r24
    4fe6:	39 07       	cpc	r19, r25
    4fe8:	2c f3       	brlt	.-54     	; 0x4fb4 <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    4fea:	8a e0       	ldi	r24, 0x0A	; 10
    4fec:	9f e0       	ldi	r25, 0x0F	; 15
    4fee:	9d 83       	std	Y+5, r25	; 0x05
    4ff0:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    4ff2:	8b 81       	ldd	r24, Y+3	; 0x03
    4ff4:	82 50       	subi	r24, 0x02	; 2
    4ff6:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    4ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    4ffa:	88 2f       	mov	r24, r24
    4ffc:	90 e0       	ldi	r25, 0x00	; 0
    4ffe:	86 5f       	subi	r24, 0xF6	; 246
    5000:	90 4f       	sbci	r25, 0xF0	; 240
    5002:	fc 01       	movw	r30, r24
    5004:	80 81       	ld	r24, Z
    5006:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    5008:	87 e4       	ldi	r24, 0x47	; 71
    500a:	91 e0       	ldi	r25, 0x01	; 1
    500c:	fc 01       	movw	r30, r24
    500e:	80 81       	ld	r24, Z
    5010:	8a 55       	subi	r24, 0x5A	; 90
    5012:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    5014:	ce 01       	movw	r24, r28
    5016:	04 96       	adiw	r24, 0x04	; 4
    5018:	0e 94 19 17 	call	0x2e32	; 0x2e32 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    501c:	00 00       	nop
    501e:	81 e4       	ldi	r24, 0x41	; 65
    5020:	91 e0       	ldi	r25, 0x01	; 1
    5022:	fc 01       	movw	r30, r24
    5024:	80 81       	ld	r24, Z
    5026:	8f 71       	andi	r24, 0x1F	; 31
    5028:	86 31       	cpi	r24, 0x16	; 22
    502a:	c9 f7       	brne	.-14     	; 0x501e <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    502c:	8f e4       	ldi	r24, 0x4F	; 79
    502e:	91 e0       	ldi	r25, 0x01	; 1
    5030:	fc 01       	movw	r30, r24
    5032:	20 81       	ld	r18, Z
    5034:	28 60       	ori	r18, 0x08	; 8
    5036:	fc 01       	movw	r30, r24
    5038:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    503a:	8c e4       	ldi	r24, 0x4C	; 76
    503c:	91 e0       	ldi	r25, 0x01	; 1
    503e:	fc 01       	movw	r30, r24
    5040:	20 81       	ld	r18, Z
    5042:	2f 77       	andi	r18, 0x7F	; 127
    5044:	fc 01       	movw	r30, r24
    5046:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    5048:	8c e4       	ldi	r24, 0x4C	; 76
    504a:	91 e0       	ldi	r25, 0x01	; 1
    504c:	fc 01       	movw	r30, r24
    504e:	20 81       	ld	r18, Z
    5050:	20 68       	ori	r18, 0x80	; 128
    5052:	fc 01       	movw	r30, r24
    5054:	20 83       	st	Z, r18
    5056:	3c c0       	rjmp	.+120    	; 0x50d0 <PHY_TaskHandler+0x15c>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    5058:	8f e4       	ldi	r24, 0x4F	; 79
    505a:	91 e0       	ldi	r25, 0x01	; 1
    505c:	fc 01       	movw	r30, r24
    505e:	80 81       	ld	r24, Z
    5060:	86 fb       	bst	r24, 6
    5062:	88 27       	eor	r24, r24
    5064:	80 f9       	bld	r24, 0
    5066:	88 23       	and	r24, r24
    5068:	99 f1       	breq	.+102    	; 0x50d0 <PHY_TaskHandler+0x15c>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    506a:	81 e4       	ldi	r24, 0x41	; 65
    506c:	91 e0       	ldi	r25, 0x01	; 1
    506e:	fc 01       	movw	r30, r24
    5070:	80 81       	ld	r24, Z
    5072:	8f 71       	andi	r24, 0x1F	; 31
    5074:	89 31       	cpi	r24, 0x19	; 25
    5076:	19 f5       	brne	.+70     	; 0x50be <PHY_TaskHandler+0x14a>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    5078:	82 e4       	ldi	r24, 0x42	; 66
    507a:	91 e0       	ldi	r25, 0x01	; 1
    507c:	fc 01       	movw	r30, r24
    507e:	80 81       	ld	r24, Z
    5080:	82 95       	swap	r24
    5082:	86 95       	lsr	r24
    5084:	87 70       	andi	r24, 0x07	; 7
    5086:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    5088:	8a 81       	ldd	r24, Y+2	; 0x02
    508a:	88 23       	and	r24, r24
    508c:	11 f4       	brne	.+4      	; 0x5092 <PHY_TaskHandler+0x11e>
				status = PHY_STATUS_SUCCESS;
    508e:	1a 82       	std	Y+2, r1	; 0x02
    5090:	0e c0       	rjmp	.+28     	; 0x50ae <PHY_TaskHandler+0x13a>
				
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    5092:	8a 81       	ldd	r24, Y+2	; 0x02
    5094:	83 30       	cpi	r24, 0x03	; 3
    5096:	19 f4       	brne	.+6      	; 0x509e <PHY_TaskHandler+0x12a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    5098:	81 e0       	ldi	r24, 0x01	; 1
    509a:	8a 83       	std	Y+2, r24	; 0x02
    509c:	08 c0       	rjmp	.+16     	; 0x50ae <PHY_TaskHandler+0x13a>
			} else if (TRAC_STATUS_NO_ACK == status) {
    509e:	8a 81       	ldd	r24, Y+2	; 0x02
    50a0:	85 30       	cpi	r24, 0x05	; 5
    50a2:	19 f4       	brne	.+6      	; 0x50aa <PHY_TaskHandler+0x136>
				status = PHY_STATUS_NO_ACK;
    50a4:	82 e0       	ldi	r24, 0x02	; 2
    50a6:	8a 83       	std	Y+2, r24	; 0x02
    50a8:	02 c0       	rjmp	.+4      	; 0x50ae <PHY_TaskHandler+0x13a>
			} else {
				status = PHY_STATUS_ERROR;
    50aa:	83 e0       	ldi	r24, 0x03	; 3
    50ac:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    50ae:	0e 94 ee 26 	call	0x4ddc	; 0x4ddc <phySetRxState>
			phyState = PHY_STATE_IDLE;
    50b2:	81 e0       	ldi	r24, 0x01	; 1
    50b4:	80 93 09 0f 	sts	0x0F09, r24	; 0x800f09 <phyState>

			PHY_DataConf(status);
    50b8:	8a 81       	ldd	r24, Y+2	; 0x02
    50ba:	0e 94 c2 22 	call	0x4584	; 0x4584 <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    50be:	8f e4       	ldi	r24, 0x4F	; 79
    50c0:	91 e0       	ldi	r25, 0x01	; 1
    50c2:	fc 01       	movw	r30, r24
    50c4:	20 81       	ld	r18, Z
    50c6:	20 64       	ori	r18, 0x40	; 64
    50c8:	fc 01       	movw	r30, r24
    50ca:	20 83       	st	Z, r18
    50cc:	01 c0       	rjmp	.+2      	; 0x50d0 <PHY_TaskHandler+0x15c>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    50ce:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    50d0:	28 96       	adiw	r28, 0x08	; 8
    50d2:	0f b6       	in	r0, 0x3f	; 63
    50d4:	f8 94       	cli
    50d6:	de bf       	out	0x3e, r29	; 62
    50d8:	0f be       	out	0x3f, r0	; 63
    50da:	cd bf       	out	0x3d, r28	; 61
    50dc:	df 91       	pop	r29
    50de:	cf 91       	pop	r28
    50e0:	08 95       	ret

000050e2 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    50e2:	cf 93       	push	r28
    50e4:	df 93       	push	r29
    50e6:	cd b7       	in	r28, 0x3d	; 61
    50e8:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    50ea:	0e 94 af 28 	call	0x515e	; 0x515e <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    50ee:	0e 94 60 37 	call	0x6ec0	; 0x6ec0 <sal_init>
#endif
	PHY_Init();
    50f2:	0e 94 51 24 	call	0x48a2	; 0x48a2 <PHY_Init>
	NWK_Init();
    50f6:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <NWK_Init>
}
    50fa:	00 00       	nop
    50fc:	df 91       	pop	r29
    50fe:	cf 91       	pop	r28
    5100:	08 95       	ret

00005102 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    5102:	cf 93       	push	r28
    5104:	df 93       	push	r29
    5106:	cd b7       	in	r28, 0x3d	; 61
    5108:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    510a:	0e 94 ba 27 	call	0x4f74	; 0x4f74 <PHY_TaskHandler>
	NWK_TaskHandler();
    510e:	0e 94 0f 10 	call	0x201e	; 0x201e <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    5112:	0e 94 81 29 	call	0x5302	; 0x5302 <SYS_TimerTaskHandler>
}
    5116:	00 00       	nop
    5118:	df 91       	pop	r29
    511a:	cf 91       	pop	r28
    511c:	08 95       	ret

0000511e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    511e:	cf 93       	push	r28
    5120:	df 93       	push	r29
    5122:	1f 92       	push	r1
    5124:	cd b7       	in	r28, 0x3d	; 61
    5126:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5128:	8f e5       	ldi	r24, 0x5F	; 95
    512a:	90 e0       	ldi	r25, 0x00	; 0
    512c:	fc 01       	movw	r30, r24
    512e:	80 81       	ld	r24, Z
    5130:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5132:	f8 94       	cli
	return flags;
    5134:	89 81       	ldd	r24, Y+1	; 0x01
}
    5136:	0f 90       	pop	r0
    5138:	df 91       	pop	r29
    513a:	cf 91       	pop	r28
    513c:	08 95       	ret

0000513e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    513e:	cf 93       	push	r28
    5140:	df 93       	push	r29
    5142:	1f 92       	push	r1
    5144:	cd b7       	in	r28, 0x3d	; 61
    5146:	de b7       	in	r29, 0x3e	; 62
    5148:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    514a:	8f e5       	ldi	r24, 0x5F	; 95
    514c:	90 e0       	ldi	r25, 0x00	; 0
    514e:	29 81       	ldd	r18, Y+1	; 0x01
    5150:	fc 01       	movw	r30, r24
    5152:	20 83       	st	Z, r18
}
    5154:	00 00       	nop
    5156:	0f 90       	pop	r0
    5158:	df 91       	pop	r29
    515a:	cf 91       	pop	r28
    515c:	08 95       	ret

0000515e <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    515e:	cf 93       	push	r28
    5160:	df 93       	push	r29
    5162:	cd b7       	in	r28, 0x3d	; 61
    5164:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    5166:	10 92 69 3a 	sts	0x3A69, r1	; 0x803a69 <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    516a:	89 e1       	ldi	r24, 0x19	; 25
    516c:	9b e2       	ldi	r25, 0x2B	; 43
    516e:	0e 94 ee 50 	call	0xa1dc	; 0xa1dc <set_common_tc_expiry_callback>
	common_tc_init();
    5172:	0e 94 a0 50 	call	0xa140	; 0xa140 <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    5176:	80 e1       	ldi	r24, 0x10	; 16
    5178:	97 e2       	ldi	r25, 0x27	; 39
    517a:	0e 94 36 50 	call	0xa06c	; 0xa06c <common_tc_delay>
	timers = NULL;
    517e:	10 92 8c 0f 	sts	0x0F8C, r1	; 0x800f8c <timers+0x1>
    5182:	10 92 8b 0f 	sts	0x0F8B, r1	; 0x800f8b <timers>
}
    5186:	00 00       	nop
    5188:	df 91       	pop	r29
    518a:	cf 91       	pop	r28
    518c:	08 95       	ret

0000518e <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    518e:	cf 93       	push	r28
    5190:	df 93       	push	r29
    5192:	00 d0       	rcall	.+0      	; 0x5194 <SYS_TimerStart+0x6>
    5194:	cd b7       	in	r28, 0x3d	; 61
    5196:	de b7       	in	r29, 0x3e	; 62
    5198:	9a 83       	std	Y+2, r25	; 0x02
    519a:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    519c:	89 81       	ldd	r24, Y+1	; 0x01
    519e:	9a 81       	ldd	r25, Y+2	; 0x02
    51a0:	0e 94 56 29 	call	0x52ac	; 0x52ac <SYS_TimerStarted>
    51a4:	98 2f       	mov	r25, r24
    51a6:	81 e0       	ldi	r24, 0x01	; 1
    51a8:	89 27       	eor	r24, r25
    51aa:	88 23       	and	r24, r24
    51ac:	21 f0       	breq	.+8      	; 0x51b6 <SYS_TimerStart+0x28>
		placeTimer(timer);
    51ae:	89 81       	ldd	r24, Y+1	; 0x01
    51b0:	9a 81       	ldd	r25, Y+2	; 0x02
    51b2:	0e 94 44 2a 	call	0x5488	; 0x5488 <placeTimer>
	}
}
    51b6:	00 00       	nop
    51b8:	0f 90       	pop	r0
    51ba:	0f 90       	pop	r0
    51bc:	df 91       	pop	r29
    51be:	cf 91       	pop	r28
    51c0:	08 95       	ret

000051c2 <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    51c2:	cf 93       	push	r28
    51c4:	df 93       	push	r29
    51c6:	00 d0       	rcall	.+0      	; 0x51c8 <SYS_TimerStop+0x6>
    51c8:	00 d0       	rcall	.+0      	; 0x51ca <SYS_TimerStop+0x8>
    51ca:	00 d0       	rcall	.+0      	; 0x51cc <SYS_TimerStop+0xa>
    51cc:	cd b7       	in	r28, 0x3d	; 61
    51ce:	de b7       	in	r29, 0x3e	; 62
    51d0:	9e 83       	std	Y+6, r25	; 0x06
    51d2:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    51d4:	1a 82       	std	Y+2, r1	; 0x02
    51d6:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    51d8:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    51dc:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    51e0:	9c 83       	std	Y+4, r25	; 0x04
    51e2:	8b 83       	std	Y+3, r24	; 0x03
    51e4:	52 c0       	rjmp	.+164    	; 0x528a <SYS_TimerStop+0xc8>
		if (t == timer) {
    51e6:	2b 81       	ldd	r18, Y+3	; 0x03
    51e8:	3c 81       	ldd	r19, Y+4	; 0x04
    51ea:	8d 81       	ldd	r24, Y+5	; 0x05
    51ec:	9e 81       	ldd	r25, Y+6	; 0x06
    51ee:	28 17       	cp	r18, r24
    51f0:	39 07       	cpc	r19, r25
    51f2:	09 f0       	breq	.+2      	; 0x51f6 <SYS_TimerStop+0x34>
    51f4:	3f c0       	rjmp	.+126    	; 0x5274 <SYS_TimerStop+0xb2>
			if (prev) {
    51f6:	89 81       	ldd	r24, Y+1	; 0x01
    51f8:	9a 81       	ldd	r25, Y+2	; 0x02
    51fa:	89 2b       	or	r24, r25
    51fc:	59 f0       	breq	.+22     	; 0x5214 <SYS_TimerStop+0x52>
				prev->next = t->next;
    51fe:	8b 81       	ldd	r24, Y+3	; 0x03
    5200:	9c 81       	ldd	r25, Y+4	; 0x04
    5202:	fc 01       	movw	r30, r24
    5204:	20 81       	ld	r18, Z
    5206:	31 81       	ldd	r19, Z+1	; 0x01
    5208:	89 81       	ldd	r24, Y+1	; 0x01
    520a:	9a 81       	ldd	r25, Y+2	; 0x02
    520c:	fc 01       	movw	r30, r24
    520e:	31 83       	std	Z+1, r19	; 0x01
    5210:	20 83       	st	Z, r18
    5212:	09 c0       	rjmp	.+18     	; 0x5226 <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    5214:	8b 81       	ldd	r24, Y+3	; 0x03
    5216:	9c 81       	ldd	r25, Y+4	; 0x04
    5218:	fc 01       	movw	r30, r24
    521a:	80 81       	ld	r24, Z
    521c:	91 81       	ldd	r25, Z+1	; 0x01
    521e:	90 93 8c 0f 	sts	0x0F8C, r25	; 0x800f8c <timers+0x1>
    5222:	80 93 8b 0f 	sts	0x0F8B, r24	; 0x800f8b <timers>
			}

			if (t->next) {
    5226:	8b 81       	ldd	r24, Y+3	; 0x03
    5228:	9c 81       	ldd	r25, Y+4	; 0x04
    522a:	fc 01       	movw	r30, r24
    522c:	80 81       	ld	r24, Z
    522e:	91 81       	ldd	r25, Z+1	; 0x01
    5230:	89 2b       	or	r24, r25
    5232:	89 f1       	breq	.+98     	; 0x5296 <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    5234:	8b 81       	ldd	r24, Y+3	; 0x03
    5236:	9c 81       	ldd	r25, Y+4	; 0x04
    5238:	fc 01       	movw	r30, r24
    523a:	60 81       	ld	r22, Z
    523c:	71 81       	ldd	r23, Z+1	; 0x01
    523e:	8b 81       	ldd	r24, Y+3	; 0x03
    5240:	9c 81       	ldd	r25, Y+4	; 0x04
    5242:	fc 01       	movw	r30, r24
    5244:	80 81       	ld	r24, Z
    5246:	91 81       	ldd	r25, Z+1	; 0x01
    5248:	fc 01       	movw	r30, r24
    524a:	22 81       	ldd	r18, Z+2	; 0x02
    524c:	33 81       	ldd	r19, Z+3	; 0x03
    524e:	44 81       	ldd	r20, Z+4	; 0x04
    5250:	55 81       	ldd	r21, Z+5	; 0x05
    5252:	8d 81       	ldd	r24, Y+5	; 0x05
    5254:	9e 81       	ldd	r25, Y+6	; 0x06
    5256:	fc 01       	movw	r30, r24
    5258:	82 81       	ldd	r24, Z+2	; 0x02
    525a:	93 81       	ldd	r25, Z+3	; 0x03
    525c:	a4 81       	ldd	r26, Z+4	; 0x04
    525e:	b5 81       	ldd	r27, Z+5	; 0x05
    5260:	82 0f       	add	r24, r18
    5262:	93 1f       	adc	r25, r19
    5264:	a4 1f       	adc	r26, r20
    5266:	b5 1f       	adc	r27, r21
    5268:	fb 01       	movw	r30, r22
    526a:	82 83       	std	Z+2, r24	; 0x02
    526c:	93 83       	std	Z+3, r25	; 0x03
    526e:	a4 83       	std	Z+4, r26	; 0x04
    5270:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    5272:	11 c0       	rjmp	.+34     	; 0x5296 <SYS_TimerStop+0xd4>
		}

		prev = t;
    5274:	8b 81       	ldd	r24, Y+3	; 0x03
    5276:	9c 81       	ldd	r25, Y+4	; 0x04
    5278:	9a 83       	std	Y+2, r25	; 0x02
    527a:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    527c:	8b 81       	ldd	r24, Y+3	; 0x03
    527e:	9c 81       	ldd	r25, Y+4	; 0x04
    5280:	fc 01       	movw	r30, r24
    5282:	80 81       	ld	r24, Z
    5284:	91 81       	ldd	r25, Z+1	; 0x01
    5286:	9c 83       	std	Y+4, r25	; 0x04
    5288:	8b 83       	std	Y+3, r24	; 0x03
    528a:	8b 81       	ldd	r24, Y+3	; 0x03
    528c:	9c 81       	ldd	r25, Y+4	; 0x04
    528e:	89 2b       	or	r24, r25
    5290:	09 f0       	breq	.+2      	; 0x5294 <SYS_TimerStop+0xd2>
    5292:	a9 cf       	rjmp	.-174    	; 0x51e6 <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    5294:	01 c0       	rjmp	.+2      	; 0x5298 <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    5296:	00 00       	nop
		}

		prev = t;
	}
}
    5298:	00 00       	nop
    529a:	26 96       	adiw	r28, 0x06	; 6
    529c:	0f b6       	in	r0, 0x3f	; 63
    529e:	f8 94       	cli
    52a0:	de bf       	out	0x3e, r29	; 62
    52a2:	0f be       	out	0x3f, r0	; 63
    52a4:	cd bf       	out	0x3d, r28	; 61
    52a6:	df 91       	pop	r29
    52a8:	cf 91       	pop	r28
    52aa:	08 95       	ret

000052ac <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    52ac:	cf 93       	push	r28
    52ae:	df 93       	push	r29
    52b0:	00 d0       	rcall	.+0      	; 0x52b2 <SYS_TimerStarted+0x6>
    52b2:	00 d0       	rcall	.+0      	; 0x52b4 <SYS_TimerStarted+0x8>
    52b4:	cd b7       	in	r28, 0x3d	; 61
    52b6:	de b7       	in	r29, 0x3e	; 62
    52b8:	9c 83       	std	Y+4, r25	; 0x04
    52ba:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    52bc:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    52c0:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    52c4:	9a 83       	std	Y+2, r25	; 0x02
    52c6:	89 83       	std	Y+1, r24	; 0x01
    52c8:	10 c0       	rjmp	.+32     	; 0x52ea <SYS_TimerStarted+0x3e>
		if (t == timer) {
    52ca:	29 81       	ldd	r18, Y+1	; 0x01
    52cc:	3a 81       	ldd	r19, Y+2	; 0x02
    52ce:	8b 81       	ldd	r24, Y+3	; 0x03
    52d0:	9c 81       	ldd	r25, Y+4	; 0x04
    52d2:	28 17       	cp	r18, r24
    52d4:	39 07       	cpc	r19, r25
    52d6:	11 f4       	brne	.+4      	; 0x52dc <SYS_TimerStarted+0x30>
			return true;
    52d8:	81 e0       	ldi	r24, 0x01	; 1
    52da:	0c c0       	rjmp	.+24     	; 0x52f4 <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    52dc:	89 81       	ldd	r24, Y+1	; 0x01
    52de:	9a 81       	ldd	r25, Y+2	; 0x02
    52e0:	fc 01       	movw	r30, r24
    52e2:	80 81       	ld	r24, Z
    52e4:	91 81       	ldd	r25, Z+1	; 0x01
    52e6:	9a 83       	std	Y+2, r25	; 0x02
    52e8:	89 83       	std	Y+1, r24	; 0x01
    52ea:	89 81       	ldd	r24, Y+1	; 0x01
    52ec:	9a 81       	ldd	r25, Y+2	; 0x02
    52ee:	89 2b       	or	r24, r25
    52f0:	61 f7       	brne	.-40     	; 0x52ca <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    52f2:	80 e0       	ldi	r24, 0x00	; 0
}
    52f4:	0f 90       	pop	r0
    52f6:	0f 90       	pop	r0
    52f8:	0f 90       	pop	r0
    52fa:	0f 90       	pop	r0
    52fc:	df 91       	pop	r29
    52fe:	cf 91       	pop	r28
    5300:	08 95       	ret

00005302 <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    5302:	ef 92       	push	r14
    5304:	ff 92       	push	r15
    5306:	0f 93       	push	r16
    5308:	1f 93       	push	r17
    530a:	cf 93       	push	r28
    530c:	df 93       	push	r29
    530e:	cd b7       	in	r28, 0x3d	; 61
    5310:	de b7       	in	r29, 0x3e	; 62
    5312:	28 97       	sbiw	r28, 0x08	; 8
    5314:	0f b6       	in	r0, 0x3f	; 63
    5316:	f8 94       	cli
    5318:	de bf       	out	0x3e, r29	; 62
    531a:	0f be       	out	0x3f, r0	; 63
    531c:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    531e:	80 91 69 3a 	lds	r24, 0x3A69	; 0x803a69 <SysTimerIrqCount>
    5322:	88 23       	and	r24, r24
    5324:	09 f4       	brne	.+2      	; 0x5328 <SYS_TimerTaskHandler+0x26>
    5326:	a2 c0       	rjmp	.+324    	; 0x546c <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    5328:	0e 94 8f 28 	call	0x511e	; 0x511e <cpu_irq_save>
    532c:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    532e:	80 91 69 3a 	lds	r24, 0x3A69	; 0x803a69 <SysTimerIrqCount>
    5332:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    5334:	10 92 69 3a 	sts	0x3A69, r1	; 0x803a69 <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    5338:	8d 81       	ldd	r24, Y+5	; 0x05
    533a:	0e 94 9f 28 	call	0x513e	; 0x513e <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    533e:	8e 81       	ldd	r24, Y+6	; 0x06
    5340:	88 2f       	mov	r24, r24
    5342:	90 e0       	ldi	r25, 0x00	; 0
    5344:	a0 e0       	ldi	r26, 0x00	; 0
    5346:	b0 e0       	ldi	r27, 0x00	; 0
    5348:	88 0f       	add	r24, r24
    534a:	99 1f       	adc	r25, r25
    534c:	aa 1f       	adc	r26, r26
    534e:	bb 1f       	adc	r27, r27
    5350:	9c 01       	movw	r18, r24
    5352:	ad 01       	movw	r20, r26
    5354:	22 0f       	add	r18, r18
    5356:	33 1f       	adc	r19, r19
    5358:	44 1f       	adc	r20, r20
    535a:	55 1f       	adc	r21, r21
    535c:	22 0f       	add	r18, r18
    535e:	33 1f       	adc	r19, r19
    5360:	44 1f       	adc	r20, r20
    5362:	55 1f       	adc	r21, r21
    5364:	82 0f       	add	r24, r18
    5366:	93 1f       	adc	r25, r19
    5368:	a4 1f       	adc	r26, r20
    536a:	b5 1f       	adc	r27, r21
    536c:	89 83       	std	Y+1, r24	; 0x01
    536e:	9a 83       	std	Y+2, r25	; 0x02
    5370:	ab 83       	std	Y+3, r26	; 0x03
    5372:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    5374:	3d c0       	rjmp	.+122    	; 0x53f0 <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    5376:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    537a:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    537e:	98 87       	std	Y+8, r25	; 0x08
    5380:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    5382:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    5386:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    538a:	fc 01       	movw	r30, r24
    538c:	82 81       	ldd	r24, Z+2	; 0x02
    538e:	93 81       	ldd	r25, Z+3	; 0x03
    5390:	a4 81       	ldd	r26, Z+4	; 0x04
    5392:	b5 81       	ldd	r27, Z+5	; 0x05
    5394:	29 81       	ldd	r18, Y+1	; 0x01
    5396:	3a 81       	ldd	r19, Y+2	; 0x02
    5398:	4b 81       	ldd	r20, Y+3	; 0x03
    539a:	5c 81       	ldd	r21, Y+4	; 0x04
    539c:	79 01       	movw	r14, r18
    539e:	8a 01       	movw	r16, r20
    53a0:	e8 1a       	sub	r14, r24
    53a2:	f9 0a       	sbc	r15, r25
    53a4:	0a 0b       	sbc	r16, r26
    53a6:	1b 0b       	sbc	r17, r27
    53a8:	d8 01       	movw	r26, r16
    53aa:	c7 01       	movw	r24, r14
    53ac:	89 83       	std	Y+1, r24	; 0x01
    53ae:	9a 83       	std	Y+2, r25	; 0x02
    53b0:	ab 83       	std	Y+3, r26	; 0x03
    53b2:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    53b4:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    53b8:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    53bc:	fc 01       	movw	r30, r24
    53be:	80 81       	ld	r24, Z
    53c0:	91 81       	ldd	r25, Z+1	; 0x01
    53c2:	90 93 8c 0f 	sts	0x0F8C, r25	; 0x800f8c <timers+0x1>
    53c6:	80 93 8b 0f 	sts	0x0F8B, r24	; 0x800f8b <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    53ca:	8f 81       	ldd	r24, Y+7	; 0x07
    53cc:	98 85       	ldd	r25, Y+8	; 0x08
    53ce:	fc 01       	movw	r30, r24
    53d0:	82 85       	ldd	r24, Z+10	; 0x0a
    53d2:	81 30       	cpi	r24, 0x01	; 1
    53d4:	21 f4       	brne	.+8      	; 0x53de <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    53d6:	8f 81       	ldd	r24, Y+7	; 0x07
    53d8:	98 85       	ldd	r25, Y+8	; 0x08
    53da:	0e 94 44 2a 	call	0x5488	; 0x5488 <placeTimer>
		}

		timer->handler(timer);
    53de:	8f 81       	ldd	r24, Y+7	; 0x07
    53e0:	98 85       	ldd	r25, Y+8	; 0x08
    53e2:	fc 01       	movw	r30, r24
    53e4:	23 85       	ldd	r18, Z+11	; 0x0b
    53e6:	34 85       	ldd	r19, Z+12	; 0x0c
    53e8:	8f 81       	ldd	r24, Y+7	; 0x07
    53ea:	98 85       	ldd	r25, Y+8	; 0x08
    53ec:	f9 01       	movw	r30, r18
    53ee:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    53f0:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    53f4:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    53f8:	89 2b       	or	r24, r25
    53fa:	99 f0       	breq	.+38     	; 0x5422 <SYS_TimerTaskHandler+0x120>
    53fc:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    5400:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    5404:	fc 01       	movw	r30, r24
    5406:	22 81       	ldd	r18, Z+2	; 0x02
    5408:	33 81       	ldd	r19, Z+3	; 0x03
    540a:	44 81       	ldd	r20, Z+4	; 0x04
    540c:	55 81       	ldd	r21, Z+5	; 0x05
    540e:	89 81       	ldd	r24, Y+1	; 0x01
    5410:	9a 81       	ldd	r25, Y+2	; 0x02
    5412:	ab 81       	ldd	r26, Y+3	; 0x03
    5414:	bc 81       	ldd	r27, Y+4	; 0x04
    5416:	82 17       	cp	r24, r18
    5418:	93 07       	cpc	r25, r19
    541a:	a4 07       	cpc	r26, r20
    541c:	b5 07       	cpc	r27, r21
    541e:	08 f0       	brcs	.+2      	; 0x5422 <SYS_TimerTaskHandler+0x120>
    5420:	aa cf       	rjmp	.-172    	; 0x5376 <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    5422:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    5426:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    542a:	89 2b       	or	r24, r25
    542c:	01 f1       	breq	.+64     	; 0x546e <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    542e:	60 91 8b 0f 	lds	r22, 0x0F8B	; 0x800f8b <timers>
    5432:	70 91 8c 0f 	lds	r23, 0x0F8C	; 0x800f8c <timers+0x1>
    5436:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    543a:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    543e:	fc 01       	movw	r30, r24
    5440:	22 81       	ldd	r18, Z+2	; 0x02
    5442:	33 81       	ldd	r19, Z+3	; 0x03
    5444:	44 81       	ldd	r20, Z+4	; 0x04
    5446:	55 81       	ldd	r21, Z+5	; 0x05
    5448:	89 81       	ldd	r24, Y+1	; 0x01
    544a:	9a 81       	ldd	r25, Y+2	; 0x02
    544c:	ab 81       	ldd	r26, Y+3	; 0x03
    544e:	bc 81       	ldd	r27, Y+4	; 0x04
    5450:	79 01       	movw	r14, r18
    5452:	8a 01       	movw	r16, r20
    5454:	e8 1a       	sub	r14, r24
    5456:	f9 0a       	sbc	r15, r25
    5458:	0a 0b       	sbc	r16, r26
    545a:	1b 0b       	sbc	r17, r27
    545c:	d8 01       	movw	r26, r16
    545e:	c7 01       	movw	r24, r14
    5460:	fb 01       	movw	r30, r22
    5462:	82 83       	std	Z+2, r24	; 0x02
    5464:	93 83       	std	Z+3, r25	; 0x03
    5466:	a4 83       	std	Z+4, r26	; 0x04
    5468:	b5 83       	std	Z+5, r27	; 0x05
    546a:	01 c0       	rjmp	.+2      	; 0x546e <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    546c:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    546e:	28 96       	adiw	r28, 0x08	; 8
    5470:	0f b6       	in	r0, 0x3f	; 63
    5472:	f8 94       	cli
    5474:	de bf       	out	0x3e, r29	; 62
    5476:	0f be       	out	0x3f, r0	; 63
    5478:	cd bf       	out	0x3d, r28	; 61
    547a:	df 91       	pop	r29
    547c:	cf 91       	pop	r28
    547e:	1f 91       	pop	r17
    5480:	0f 91       	pop	r16
    5482:	ff 90       	pop	r15
    5484:	ef 90       	pop	r14
    5486:	08 95       	ret

00005488 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    5488:	ef 92       	push	r14
    548a:	ff 92       	push	r15
    548c:	0f 93       	push	r16
    548e:	1f 93       	push	r17
    5490:	cf 93       	push	r28
    5492:	df 93       	push	r29
    5494:	cd b7       	in	r28, 0x3d	; 61
    5496:	de b7       	in	r29, 0x3e	; 62
    5498:	2a 97       	sbiw	r28, 0x0a	; 10
    549a:	0f b6       	in	r0, 0x3f	; 63
    549c:	f8 94       	cli
    549e:	de bf       	out	0x3e, r29	; 62
    54a0:	0f be       	out	0x3f, r0	; 63
    54a2:	cd bf       	out	0x3d, r28	; 61
    54a4:	9a 87       	std	Y+10, r25	; 0x0a
    54a6:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    54a8:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    54ac:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    54b0:	89 2b       	or	r24, r25
    54b2:	09 f4       	brne	.+2      	; 0x54b6 <placeTimer+0x2e>
    54b4:	97 c0       	rjmp	.+302    	; 0x55e4 <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    54b6:	1a 82       	std	Y+2, r1	; 0x02
    54b8:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    54ba:	89 85       	ldd	r24, Y+9	; 0x09
    54bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    54be:	fc 01       	movw	r30, r24
    54c0:	86 81       	ldd	r24, Z+6	; 0x06
    54c2:	97 81       	ldd	r25, Z+7	; 0x07
    54c4:	a0 85       	ldd	r26, Z+8	; 0x08
    54c6:	b1 85       	ldd	r27, Z+9	; 0x09
    54c8:	8b 83       	std	Y+3, r24	; 0x03
    54ca:	9c 83       	std	Y+4, r25	; 0x04
    54cc:	ad 83       	std	Y+5, r26	; 0x05
    54ce:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    54d0:	80 91 8b 0f 	lds	r24, 0x0F8B	; 0x800f8b <timers>
    54d4:	90 91 8c 0f 	lds	r25, 0x0F8C	; 0x800f8c <timers+0x1>
    54d8:	98 87       	std	Y+8, r25	; 0x08
    54da:	8f 83       	std	Y+7, r24	; 0x07
    54dc:	4d c0       	rjmp	.+154    	; 0x5578 <placeTimer+0xf0>
			if (timeout < t->timeout) {
    54de:	8f 81       	ldd	r24, Y+7	; 0x07
    54e0:	98 85       	ldd	r25, Y+8	; 0x08
    54e2:	fc 01       	movw	r30, r24
    54e4:	22 81       	ldd	r18, Z+2	; 0x02
    54e6:	33 81       	ldd	r19, Z+3	; 0x03
    54e8:	44 81       	ldd	r20, Z+4	; 0x04
    54ea:	55 81       	ldd	r21, Z+5	; 0x05
    54ec:	8b 81       	ldd	r24, Y+3	; 0x03
    54ee:	9c 81       	ldd	r25, Y+4	; 0x04
    54f0:	ad 81       	ldd	r26, Y+5	; 0x05
    54f2:	be 81       	ldd	r27, Y+6	; 0x06
    54f4:	82 17       	cp	r24, r18
    54f6:	93 07       	cpc	r25, r19
    54f8:	a4 07       	cpc	r26, r20
    54fa:	b5 07       	cpc	r27, r21
    54fc:	d8 f4       	brcc	.+54     	; 0x5534 <placeTimer+0xac>
				t->timeout -= timeout;
    54fe:	8f 81       	ldd	r24, Y+7	; 0x07
    5500:	98 85       	ldd	r25, Y+8	; 0x08
    5502:	fc 01       	movw	r30, r24
    5504:	22 81       	ldd	r18, Z+2	; 0x02
    5506:	33 81       	ldd	r19, Z+3	; 0x03
    5508:	44 81       	ldd	r20, Z+4	; 0x04
    550a:	55 81       	ldd	r21, Z+5	; 0x05
    550c:	8b 81       	ldd	r24, Y+3	; 0x03
    550e:	9c 81       	ldd	r25, Y+4	; 0x04
    5510:	ad 81       	ldd	r26, Y+5	; 0x05
    5512:	be 81       	ldd	r27, Y+6	; 0x06
    5514:	79 01       	movw	r14, r18
    5516:	8a 01       	movw	r16, r20
    5518:	e8 1a       	sub	r14, r24
    551a:	f9 0a       	sbc	r15, r25
    551c:	0a 0b       	sbc	r16, r26
    551e:	1b 0b       	sbc	r17, r27
    5520:	d8 01       	movw	r26, r16
    5522:	c7 01       	movw	r24, r14
    5524:	2f 81       	ldd	r18, Y+7	; 0x07
    5526:	38 85       	ldd	r19, Y+8	; 0x08
    5528:	f9 01       	movw	r30, r18
    552a:	82 83       	std	Z+2, r24	; 0x02
    552c:	93 83       	std	Z+3, r25	; 0x03
    552e:	a4 83       	std	Z+4, r26	; 0x04
    5530:	b5 83       	std	Z+5, r27	; 0x05
				break;
    5532:	27 c0       	rjmp	.+78     	; 0x5582 <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    5534:	8f 81       	ldd	r24, Y+7	; 0x07
    5536:	98 85       	ldd	r25, Y+8	; 0x08
    5538:	fc 01       	movw	r30, r24
    553a:	82 81       	ldd	r24, Z+2	; 0x02
    553c:	93 81       	ldd	r25, Z+3	; 0x03
    553e:	a4 81       	ldd	r26, Z+4	; 0x04
    5540:	b5 81       	ldd	r27, Z+5	; 0x05
    5542:	2b 81       	ldd	r18, Y+3	; 0x03
    5544:	3c 81       	ldd	r19, Y+4	; 0x04
    5546:	4d 81       	ldd	r20, Y+5	; 0x05
    5548:	5e 81       	ldd	r21, Y+6	; 0x06
    554a:	79 01       	movw	r14, r18
    554c:	8a 01       	movw	r16, r20
    554e:	e8 1a       	sub	r14, r24
    5550:	f9 0a       	sbc	r15, r25
    5552:	0a 0b       	sbc	r16, r26
    5554:	1b 0b       	sbc	r17, r27
    5556:	d8 01       	movw	r26, r16
    5558:	c7 01       	movw	r24, r14
    555a:	8b 83       	std	Y+3, r24	; 0x03
    555c:	9c 83       	std	Y+4, r25	; 0x04
    555e:	ad 83       	std	Y+5, r26	; 0x05
    5560:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    5562:	8f 81       	ldd	r24, Y+7	; 0x07
    5564:	98 85       	ldd	r25, Y+8	; 0x08
    5566:	9a 83       	std	Y+2, r25	; 0x02
    5568:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    556a:	8f 81       	ldd	r24, Y+7	; 0x07
    556c:	98 85       	ldd	r25, Y+8	; 0x08
    556e:	fc 01       	movw	r30, r24
    5570:	80 81       	ld	r24, Z
    5572:	91 81       	ldd	r25, Z+1	; 0x01
    5574:	98 87       	std	Y+8, r25	; 0x08
    5576:	8f 83       	std	Y+7, r24	; 0x07
    5578:	8f 81       	ldd	r24, Y+7	; 0x07
    557a:	98 85       	ldd	r25, Y+8	; 0x08
    557c:	89 2b       	or	r24, r25
    557e:	09 f0       	breq	.+2      	; 0x5582 <placeTimer+0xfa>
    5580:	ae cf       	rjmp	.-164    	; 0x54de <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    5582:	29 85       	ldd	r18, Y+9	; 0x09
    5584:	3a 85       	ldd	r19, Y+10	; 0x0a
    5586:	8b 81       	ldd	r24, Y+3	; 0x03
    5588:	9c 81       	ldd	r25, Y+4	; 0x04
    558a:	ad 81       	ldd	r26, Y+5	; 0x05
    558c:	be 81       	ldd	r27, Y+6	; 0x06
    558e:	f9 01       	movw	r30, r18
    5590:	82 83       	std	Z+2, r24	; 0x02
    5592:	93 83       	std	Z+3, r25	; 0x03
    5594:	a4 83       	std	Z+4, r26	; 0x04
    5596:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    5598:	89 81       	ldd	r24, Y+1	; 0x01
    559a:	9a 81       	ldd	r25, Y+2	; 0x02
    559c:	89 2b       	or	r24, r25
    559e:	91 f0       	breq	.+36     	; 0x55c4 <placeTimer+0x13c>
			timer->next = prev->next;
    55a0:	89 81       	ldd	r24, Y+1	; 0x01
    55a2:	9a 81       	ldd	r25, Y+2	; 0x02
    55a4:	fc 01       	movw	r30, r24
    55a6:	20 81       	ld	r18, Z
    55a8:	31 81       	ldd	r19, Z+1	; 0x01
    55aa:	89 85       	ldd	r24, Y+9	; 0x09
    55ac:	9a 85       	ldd	r25, Y+10	; 0x0a
    55ae:	fc 01       	movw	r30, r24
    55b0:	31 83       	std	Z+1, r19	; 0x01
    55b2:	20 83       	st	Z, r18
			prev->next = timer;
    55b4:	89 81       	ldd	r24, Y+1	; 0x01
    55b6:	9a 81       	ldd	r25, Y+2	; 0x02
    55b8:	29 85       	ldd	r18, Y+9	; 0x09
    55ba:	3a 85       	ldd	r19, Y+10	; 0x0a
    55bc:	fc 01       	movw	r30, r24
    55be:	31 83       	std	Z+1, r19	; 0x01
    55c0:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    55c2:	29 c0       	rjmp	.+82     	; 0x5616 <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    55c4:	20 91 8b 0f 	lds	r18, 0x0F8B	; 0x800f8b <timers>
    55c8:	30 91 8c 0f 	lds	r19, 0x0F8C	; 0x800f8c <timers+0x1>
    55cc:	89 85       	ldd	r24, Y+9	; 0x09
    55ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    55d0:	fc 01       	movw	r30, r24
    55d2:	31 83       	std	Z+1, r19	; 0x01
    55d4:	20 83       	st	Z, r18
			timers = timer;
    55d6:	89 85       	ldd	r24, Y+9	; 0x09
    55d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    55da:	90 93 8c 0f 	sts	0x0F8C, r25	; 0x800f8c <timers+0x1>
    55de:	80 93 8b 0f 	sts	0x0F8B, r24	; 0x800f8b <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    55e2:	19 c0       	rjmp	.+50     	; 0x5616 <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    55e4:	89 85       	ldd	r24, Y+9	; 0x09
    55e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    55e8:	fc 01       	movw	r30, r24
    55ea:	11 82       	std	Z+1, r1	; 0x01
    55ec:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    55ee:	89 85       	ldd	r24, Y+9	; 0x09
    55f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    55f2:	fc 01       	movw	r30, r24
    55f4:	86 81       	ldd	r24, Z+6	; 0x06
    55f6:	97 81       	ldd	r25, Z+7	; 0x07
    55f8:	a0 85       	ldd	r26, Z+8	; 0x08
    55fa:	b1 85       	ldd	r27, Z+9	; 0x09
    55fc:	29 85       	ldd	r18, Y+9	; 0x09
    55fe:	3a 85       	ldd	r19, Y+10	; 0x0a
    5600:	f9 01       	movw	r30, r18
    5602:	82 83       	std	Z+2, r24	; 0x02
    5604:	93 83       	std	Z+3, r25	; 0x03
    5606:	a4 83       	std	Z+4, r26	; 0x04
    5608:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    560a:	89 85       	ldd	r24, Y+9	; 0x09
    560c:	9a 85       	ldd	r25, Y+10	; 0x0a
    560e:	90 93 8c 0f 	sts	0x0F8C, r25	; 0x800f8c <timers+0x1>
    5612:	80 93 8b 0f 	sts	0x0F8B, r24	; 0x800f8b <timers>
	}
}
    5616:	00 00       	nop
    5618:	2a 96       	adiw	r28, 0x0a	; 10
    561a:	0f b6       	in	r0, 0x3f	; 63
    561c:	f8 94       	cli
    561e:	de bf       	out	0x3e, r29	; 62
    5620:	0f be       	out	0x3f, r0	; 63
    5622:	cd bf       	out	0x3d, r28	; 61
    5624:	df 91       	pop	r29
    5626:	cf 91       	pop	r28
    5628:	1f 91       	pop	r17
    562a:	0f 91       	pop	r16
    562c:	ff 90       	pop	r15
    562e:	ef 90       	pop	r14
    5630:	08 95       	ret

00005632 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    5632:	cf 93       	push	r28
    5634:	df 93       	push	r29
    5636:	cd b7       	in	r28, 0x3d	; 61
    5638:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    563a:	80 91 69 3a 	lds	r24, 0x3A69	; 0x803a69 <SysTimerIrqCount>
    563e:	8f 5f       	subi	r24, 0xFF	; 255
    5640:	80 93 69 3a 	sts	0x3A69, r24	; 0x803a69 <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    5644:	80 e1       	ldi	r24, 0x10	; 16
    5646:	97 e2       	ldi	r25, 0x27	; 39
    5648:	0e 94 36 50 	call	0xa06c	; 0xa06c <common_tc_delay>
}
    564c:	00 00       	nop
    564e:	df 91       	pop	r29
    5650:	cf 91       	pop	r28
    5652:	08 95       	ret

00005654 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5654:	cf 93       	push	r28
    5656:	df 93       	push	r29
    5658:	1f 92       	push	r1
    565a:	cd b7       	in	r28, 0x3d	; 61
    565c:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    565e:	8f e5       	ldi	r24, 0x5F	; 95
    5660:	90 e0       	ldi	r25, 0x00	; 0
    5662:	fc 01       	movw	r30, r24
    5664:	80 81       	ld	r24, Z
    5666:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5668:	f8 94       	cli
	return flags;
    566a:	89 81       	ldd	r24, Y+1	; 0x01
}
    566c:	0f 90       	pop	r0
    566e:	df 91       	pop	r29
    5670:	cf 91       	pop	r28
    5672:	08 95       	ret

00005674 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    5674:	cf 93       	push	r28
    5676:	df 93       	push	r29
    5678:	1f 92       	push	r1
    567a:	cd b7       	in	r28, 0x3d	; 61
    567c:	de b7       	in	r29, 0x3e	; 62
    567e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    5680:	8f e5       	ldi	r24, 0x5F	; 95
    5682:	90 e0       	ldi	r25, 0x00	; 0
    5684:	29 81       	ldd	r18, Y+1	; 0x01
    5686:	fc 01       	movw	r30, r24
    5688:	20 83       	st	Z, r18
}
    568a:	00 00       	nop
    568c:	0f 90       	pop	r0
    568e:	df 91       	pop	r29
    5690:	cf 91       	pop	r28
    5692:	08 95       	ret

00005694 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    5694:	cf 93       	push	r28
    5696:	df 93       	push	r29
    5698:	cd b7       	in	r28, 0x3d	; 61
    569a:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    569c:	80 e0       	ldi	r24, 0x00	; 0
    569e:	94 e2       	ldi	r25, 0x24	; 36
    56a0:	a4 ef       	ldi	r26, 0xF4	; 244
    56a2:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    56a4:	bc 01       	movw	r22, r24
    56a6:	cd 01       	movw	r24, r26
    56a8:	df 91       	pop	r29
    56aa:	cf 91       	pop	r28
    56ac:	08 95       	ret

000056ae <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    56ae:	cf 93       	push	r28
    56b0:	df 93       	push	r29
    56b2:	cd b7       	in	r28, 0x3d	; 61
    56b4:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    56b6:	0e 94 4a 2b 	call	0x5694	; 0x5694 <sysclk_get_main_hz>
    56ba:	dc 01       	movw	r26, r24
    56bc:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    56be:	bc 01       	movw	r22, r24
    56c0:	cd 01       	movw	r24, r26
    56c2:	df 91       	pop	r29
    56c4:	cf 91       	pop	r28
    56c6:	08 95       	ret

000056c8 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    56c8:	cf 93       	push	r28
    56ca:	df 93       	push	r29
    56cc:	00 d0       	rcall	.+0      	; 0x56ce <sysclk_get_peripheral_bus_hz+0x6>
    56ce:	cd b7       	in	r28, 0x3d	; 61
    56d0:	de b7       	in	r29, 0x3e	; 62
    56d2:	9a 83       	std	Y+2, r25	; 0x02
    56d4:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    56d6:	89 81       	ldd	r24, Y+1	; 0x01
    56d8:	9a 81       	ldd	r25, Y+2	; 0x02
    56da:	89 2b       	or	r24, r25
    56dc:	21 f4       	brne	.+8      	; 0x56e6 <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    56de:	80 e0       	ldi	r24, 0x00	; 0
    56e0:	90 e0       	ldi	r25, 0x00	; 0
    56e2:	dc 01       	movw	r26, r24
    56e4:	a3 c0       	rjmp	.+326    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    56e6:	89 81       	ldd	r24, Y+1	; 0x01
    56e8:	9a 81       	ldd	r25, Y+2	; 0x02
    56ea:	88 37       	cpi	r24, 0x78	; 120
    56ec:	91 05       	cpc	r25, r1
    56ee:	29 f4       	brne	.+10     	; 0x56fa <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    56f0:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    56f4:	dc 01       	movw	r26, r24
    56f6:	cb 01       	movw	r24, r22
    56f8:	99 c0       	rjmp	.+306    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    56fa:	89 81       	ldd	r24, Y+1	; 0x01
    56fc:	9a 81       	ldd	r25, Y+2	; 0x02
    56fe:	80 3c       	cpi	r24, 0xC0	; 192
    5700:	91 05       	cpc	r25, r1
    5702:	29 f4       	brne	.+10     	; 0x570e <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    5704:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5708:	dc 01       	movw	r26, r24
    570a:	cb 01       	movw	r24, r22
    570c:	8f c0       	rjmp	.+286    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    570e:	89 81       	ldd	r24, Y+1	; 0x01
    5710:	9a 81       	ldd	r25, Y+2	; 0x02
    5712:	8c 34       	cpi	r24, 0x4C	; 76
    5714:	91 05       	cpc	r25, r1
    5716:	29 f4       	brne	.+10     	; 0x5722 <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    5718:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    571c:	dc 01       	movw	r26, r24
    571e:	cb 01       	movw	r24, r22
    5720:	85 c0       	rjmp	.+266    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    5722:	89 81       	ldd	r24, Y+1	; 0x01
    5724:	9a 81       	ldd	r25, Y+2	; 0x02
    5726:	80 38       	cpi	r24, 0x80	; 128
    5728:	91 05       	cpc	r25, r1
    572a:	29 f4       	brne	.+10     	; 0x5736 <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    572c:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5730:	dc 01       	movw	r26, r24
    5732:	cb 01       	movw	r24, r22
    5734:	7b c0       	rjmp	.+246    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    5736:	89 81       	ldd	r24, Y+1	; 0x01
    5738:	9a 81       	ldd	r25, Y+2	; 0x02
    573a:	84 34       	cpi	r24, 0x44	; 68
    573c:	91 05       	cpc	r25, r1
    573e:	29 f4       	brne	.+10     	; 0x574a <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    5740:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5744:	dc 01       	movw	r26, r24
    5746:	cb 01       	movw	r24, r22
    5748:	71 c0       	rjmp	.+226    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    574a:	89 81       	ldd	r24, Y+1	; 0x01
    574c:	9a 81       	ldd	r25, Y+2	; 0x02
    574e:	80 3b       	cpi	r24, 0xB0	; 176
    5750:	91 05       	cpc	r25, r1
    5752:	29 f4       	brne	.+10     	; 0x575e <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    5754:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5758:	dc 01       	movw	r26, r24
    575a:	cb 01       	movw	r24, r22
    575c:	67 c0       	rjmp	.+206    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    575e:	89 81       	ldd	r24, Y+1	; 0x01
    5760:	9a 81       	ldd	r25, Y+2	; 0x02
    5762:	80 3c       	cpi	r24, 0xC0	; 192
    5764:	91 05       	cpc	r25, r1
    5766:	29 f4       	brne	.+10     	; 0x5772 <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    5768:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    576c:	dc 01       	movw	r26, r24
    576e:	cb 01       	movw	r24, r22
    5770:	5d c0       	rjmp	.+186    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    5772:	89 81       	ldd	r24, Y+1	; 0x01
    5774:	9a 81       	ldd	r25, Y+2	; 0x02
    5776:	88 3b       	cpi	r24, 0xB8	; 184
    5778:	91 05       	cpc	r25, r1
    577a:	29 f4       	brne	.+10     	; 0x5786 <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    577c:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5780:	dc 01       	movw	r26, r24
    5782:	cb 01       	movw	r24, r22
    5784:	53 c0       	rjmp	.+166    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    5786:	89 81       	ldd	r24, Y+1	; 0x01
    5788:	9a 81       	ldd	r25, Y+2	; 0x02
    578a:	80 39       	cpi	r24, 0x90	; 144
    578c:	91 05       	cpc	r25, r1
    578e:	29 f4       	brne	.+10     	; 0x579a <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    5790:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5794:	dc 01       	movw	r26, r24
    5796:	cb 01       	movw	r24, r22
    5798:	49 c0       	rjmp	.+146    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    579a:	89 81       	ldd	r24, Y+1	; 0x01
    579c:	9a 81       	ldd	r25, Y+2	; 0x02
    579e:	80 3a       	cpi	r24, 0xA0	; 160
    57a0:	91 05       	cpc	r25, r1
    57a2:	29 f4       	brne	.+10     	; 0x57ae <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    57a4:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    57a8:	dc 01       	movw	r26, r24
    57aa:	cb 01       	movw	r24, r22
    57ac:	3f c0       	rjmp	.+126    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    57ae:	89 81       	ldd	r24, Y+1	; 0x01
    57b0:	9a 81       	ldd	r25, Y+2	; 0x02
    57b2:	80 32       	cpi	r24, 0x20	; 32
    57b4:	91 40       	sbci	r25, 0x01	; 1
    57b6:	29 f4       	brne	.+10     	; 0x57c2 <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    57b8:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    57bc:	dc 01       	movw	r26, r24
    57be:	cb 01       	movw	r24, r22
    57c0:	35 c0       	rjmp	.+106    	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    57c2:	89 81       	ldd	r24, Y+1	; 0x01
    57c4:	9a 81       	ldd	r25, Y+2	; 0x02
    57c6:	83 34       	cpi	r24, 0x43	; 67
    57c8:	91 40       	sbci	r25, 0x01	; 1
    57ca:	29 f4       	brne	.+10     	; 0x57d6 <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    57cc:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    57d0:	dc 01       	movw	r26, r24
    57d2:	cb 01       	movw	r24, r22
    57d4:	2b c0       	rjmp	.+86     	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    57d6:	89 81       	ldd	r24, Y+1	; 0x01
    57d8:	9a 81       	ldd	r25, Y+2	; 0x02
    57da:	85 33       	cpi	r24, 0x35	; 53
    57dc:	91 40       	sbci	r25, 0x01	; 1
    57de:	29 f4       	brne	.+10     	; 0x57ea <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    57e0:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    57e4:	dc 01       	movw	r26, r24
    57e6:	cb 01       	movw	r24, r22
    57e8:	21 c0       	rjmp	.+66     	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    57ea:	89 81       	ldd	r24, Y+1	; 0x01
    57ec:	9a 81       	ldd	r25, Y+2	; 0x02
    57ee:	84 33       	cpi	r24, 0x34	; 52
    57f0:	91 40       	sbci	r25, 0x01	; 1
    57f2:	29 f4       	brne	.+10     	; 0x57fe <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    57f4:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    57f8:	dc 01       	movw	r26, r24
    57fa:	cb 01       	movw	r24, r22
    57fc:	17 c0       	rjmp	.+46     	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    57fe:	89 81       	ldd	r24, Y+1	; 0x01
    5800:	9a 81       	ldd	r25, Y+2	; 0x02
    5802:	83 33       	cpi	r24, 0x33	; 51
    5804:	91 40       	sbci	r25, 0x01	; 1
    5806:	29 f4       	brne	.+10     	; 0x5812 <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    5808:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    580c:	dc 01       	movw	r26, r24
    580e:	cb 01       	movw	r24, r22
    5810:	0d c0       	rjmp	.+26     	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    5812:	89 81       	ldd	r24, Y+1	; 0x01
    5814:	9a 81       	ldd	r25, Y+2	; 0x02
    5816:	82 33       	cpi	r24, 0x32	; 50
    5818:	91 40       	sbci	r25, 0x01	; 1
    581a:	29 f4       	brne	.+10     	; 0x5826 <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    581c:	0e 94 57 2b 	call	0x56ae	; 0x56ae <sysclk_get_source_clock_hz>
    5820:	dc 01       	movw	r26, r24
    5822:	cb 01       	movw	r24, r22
    5824:	03 c0       	rjmp	.+6      	; 0x582c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    5826:	80 e0       	ldi	r24, 0x00	; 0
    5828:	90 e0       	ldi	r25, 0x00	; 0
    582a:	dc 01       	movw	r26, r24
	}
}
    582c:	bc 01       	movw	r22, r24
    582e:	cd 01       	movw	r24, r26
    5830:	0f 90       	pop	r0
    5832:	0f 90       	pop	r0
    5834:	df 91       	pop	r29
    5836:	cf 91       	pop	r28
    5838:	08 95       	ret

0000583a <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    583a:	cf 93       	push	r28
    583c:	df 93       	push	r29
    583e:	00 d0       	rcall	.+0      	; 0x5840 <tc_write_clock_source+0x6>
    5840:	1f 92       	push	r1
    5842:	cd b7       	in	r28, 0x3d	; 61
    5844:	de b7       	in	r29, 0x3e	; 62
    5846:	9a 83       	std	Y+2, r25	; 0x02
    5848:	89 83       	std	Y+1, r24	; 0x01
    584a:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    584c:	89 81       	ldd	r24, Y+1	; 0x01
    584e:	9a 81       	ldd	r25, Y+2	; 0x02
    5850:	80 38       	cpi	r24, 0x80	; 128
    5852:	91 05       	cpc	r25, r1
    5854:	59 f4       	brne	.+22     	; 0x586c <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    5856:	81 e8       	ldi	r24, 0x81	; 129
    5858:	90 e0       	ldi	r25, 0x00	; 0
    585a:	21 e8       	ldi	r18, 0x81	; 129
    585c:	30 e0       	ldi	r19, 0x00	; 0
    585e:	f9 01       	movw	r30, r18
    5860:	30 81       	ld	r19, Z
    5862:	2b 81       	ldd	r18, Y+3	; 0x03
    5864:	23 2b       	or	r18, r19
    5866:	fc 01       	movw	r30, r24
    5868:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    586a:	2f c0       	rjmp	.+94     	; 0x58ca <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    586c:	89 81       	ldd	r24, Y+1	; 0x01
    586e:	9a 81       	ldd	r25, Y+2	; 0x02
    5870:	80 39       	cpi	r24, 0x90	; 144
    5872:	91 05       	cpc	r25, r1
    5874:	59 f4       	brne	.+22     	; 0x588c <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    5876:	81 e9       	ldi	r24, 0x91	; 145
    5878:	90 e0       	ldi	r25, 0x00	; 0
    587a:	21 e9       	ldi	r18, 0x91	; 145
    587c:	30 e0       	ldi	r19, 0x00	; 0
    587e:	f9 01       	movw	r30, r18
    5880:	30 81       	ld	r19, Z
    5882:	2b 81       	ldd	r18, Y+3	; 0x03
    5884:	23 2b       	or	r18, r19
    5886:	fc 01       	movw	r30, r24
    5888:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    588a:	1f c0       	rjmp	.+62     	; 0x58ca <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    588c:	89 81       	ldd	r24, Y+1	; 0x01
    588e:	9a 81       	ldd	r25, Y+2	; 0x02
    5890:	80 3a       	cpi	r24, 0xA0	; 160
    5892:	91 05       	cpc	r25, r1
    5894:	59 f4       	brne	.+22     	; 0x58ac <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    5896:	81 ea       	ldi	r24, 0xA1	; 161
    5898:	90 e0       	ldi	r25, 0x00	; 0
    589a:	21 ea       	ldi	r18, 0xA1	; 161
    589c:	30 e0       	ldi	r19, 0x00	; 0
    589e:	f9 01       	movw	r30, r18
    58a0:	30 81       	ld	r19, Z
    58a2:	2b 81       	ldd	r18, Y+3	; 0x03
    58a4:	23 2b       	or	r18, r19
    58a6:	fc 01       	movw	r30, r24
    58a8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    58aa:	0f c0       	rjmp	.+30     	; 0x58ca <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    58ac:	89 81       	ldd	r24, Y+1	; 0x01
    58ae:	9a 81       	ldd	r25, Y+2	; 0x02
    58b0:	80 32       	cpi	r24, 0x20	; 32
    58b2:	91 40       	sbci	r25, 0x01	; 1
    58b4:	51 f4       	brne	.+20     	; 0x58ca <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    58b6:	81 e2       	ldi	r24, 0x21	; 33
    58b8:	91 e0       	ldi	r25, 0x01	; 1
    58ba:	21 e2       	ldi	r18, 0x21	; 33
    58bc:	31 e0       	ldi	r19, 0x01	; 1
    58be:	f9 01       	movw	r30, r18
    58c0:	30 81       	ld	r19, Z
    58c2:	2b 81       	ldd	r18, Y+3	; 0x03
    58c4:	23 2b       	or	r18, r19
    58c6:	fc 01       	movw	r30, r24
    58c8:	20 83       	st	Z, r18
	} else {}
}
    58ca:	00 00       	nop
    58cc:	0f 90       	pop	r0
    58ce:	0f 90       	pop	r0
    58d0:	0f 90       	pop	r0
    58d2:	df 91       	pop	r29
    58d4:	cf 91       	pop	r28
    58d6:	08 95       	ret

000058d8 <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    58d8:	cf 93       	push	r28
    58da:	df 93       	push	r29
    58dc:	00 d0       	rcall	.+0      	; 0x58de <tc_enable_ovf_int+0x6>
    58de:	cd b7       	in	r28, 0x3d	; 61
    58e0:	de b7       	in	r29, 0x3e	; 62
    58e2:	9a 83       	std	Y+2, r25	; 0x02
    58e4:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    58e6:	89 81       	ldd	r24, Y+1	; 0x01
    58e8:	9a 81       	ldd	r25, Y+2	; 0x02
    58ea:	80 38       	cpi	r24, 0x80	; 128
    58ec:	91 05       	cpc	r25, r1
    58ee:	51 f4       	brne	.+20     	; 0x5904 <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    58f0:	8f e6       	ldi	r24, 0x6F	; 111
    58f2:	90 e0       	ldi	r25, 0x00	; 0
    58f4:	2f e6       	ldi	r18, 0x6F	; 111
    58f6:	30 e0       	ldi	r19, 0x00	; 0
    58f8:	f9 01       	movw	r30, r18
    58fa:	20 81       	ld	r18, Z
    58fc:	21 60       	ori	r18, 0x01	; 1
    58fe:	fc 01       	movw	r30, r24
    5900:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    5902:	2c c0       	rjmp	.+88     	; 0x595c <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5904:	89 81       	ldd	r24, Y+1	; 0x01
    5906:	9a 81       	ldd	r25, Y+2	; 0x02
    5908:	80 39       	cpi	r24, 0x90	; 144
    590a:	91 05       	cpc	r25, r1
    590c:	51 f4       	brne	.+20     	; 0x5922 <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    590e:	81 e7       	ldi	r24, 0x71	; 113
    5910:	90 e0       	ldi	r25, 0x00	; 0
    5912:	21 e7       	ldi	r18, 0x71	; 113
    5914:	30 e0       	ldi	r19, 0x00	; 0
    5916:	f9 01       	movw	r30, r18
    5918:	20 81       	ld	r18, Z
    591a:	21 60       	ori	r18, 0x01	; 1
    591c:	fc 01       	movw	r30, r24
    591e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    5920:	1d c0       	rjmp	.+58     	; 0x595c <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5922:	89 81       	ldd	r24, Y+1	; 0x01
    5924:	9a 81       	ldd	r25, Y+2	; 0x02
    5926:	80 3a       	cpi	r24, 0xA0	; 160
    5928:	91 05       	cpc	r25, r1
    592a:	51 f4       	brne	.+20     	; 0x5940 <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    592c:	82 e7       	ldi	r24, 0x72	; 114
    592e:	90 e0       	ldi	r25, 0x00	; 0
    5930:	22 e7       	ldi	r18, 0x72	; 114
    5932:	30 e0       	ldi	r19, 0x00	; 0
    5934:	f9 01       	movw	r30, r18
    5936:	20 81       	ld	r18, Z
    5938:	21 60       	ori	r18, 0x01	; 1
    593a:	fc 01       	movw	r30, r24
    593c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    593e:	0e c0       	rjmp	.+28     	; 0x595c <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5940:	89 81       	ldd	r24, Y+1	; 0x01
    5942:	9a 81       	ldd	r25, Y+2	; 0x02
    5944:	80 32       	cpi	r24, 0x20	; 32
    5946:	91 40       	sbci	r25, 0x01	; 1
    5948:	49 f4       	brne	.+18     	; 0x595c <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    594a:	83 e7       	ldi	r24, 0x73	; 115
    594c:	90 e0       	ldi	r25, 0x00	; 0
    594e:	23 e7       	ldi	r18, 0x73	; 115
    5950:	30 e0       	ldi	r19, 0x00	; 0
    5952:	f9 01       	movw	r30, r18
    5954:	20 81       	ld	r18, Z
    5956:	21 60       	ori	r18, 0x01	; 1
    5958:	fc 01       	movw	r30, r24
    595a:	20 83       	st	Z, r18
	} else {}
}
    595c:	00 00       	nop
    595e:	0f 90       	pop	r0
    5960:	0f 90       	pop	r0
    5962:	df 91       	pop	r29
    5964:	cf 91       	pop	r28
    5966:	08 95       	ret

00005968 <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    5968:	cf 93       	push	r28
    596a:	df 93       	push	r29
    596c:	00 d0       	rcall	.+0      	; 0x596e <tc_enable_compa_int+0x6>
    596e:	cd b7       	in	r28, 0x3d	; 61
    5970:	de b7       	in	r29, 0x3e	; 62
    5972:	9a 83       	std	Y+2, r25	; 0x02
    5974:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5976:	89 81       	ldd	r24, Y+1	; 0x01
    5978:	9a 81       	ldd	r25, Y+2	; 0x02
    597a:	80 38       	cpi	r24, 0x80	; 128
    597c:	91 05       	cpc	r25, r1
    597e:	51 f4       	brne	.+20     	; 0x5994 <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    5980:	8f e6       	ldi	r24, 0x6F	; 111
    5982:	90 e0       	ldi	r25, 0x00	; 0
    5984:	2f e6       	ldi	r18, 0x6F	; 111
    5986:	30 e0       	ldi	r19, 0x00	; 0
    5988:	f9 01       	movw	r30, r18
    598a:	20 81       	ld	r18, Z
    598c:	22 60       	ori	r18, 0x02	; 2
    598e:	fc 01       	movw	r30, r24
    5990:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    5992:	2c c0       	rjmp	.+88     	; 0x59ec <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5994:	89 81       	ldd	r24, Y+1	; 0x01
    5996:	9a 81       	ldd	r25, Y+2	; 0x02
    5998:	80 39       	cpi	r24, 0x90	; 144
    599a:	91 05       	cpc	r25, r1
    599c:	51 f4       	brne	.+20     	; 0x59b2 <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    599e:	81 e7       	ldi	r24, 0x71	; 113
    59a0:	90 e0       	ldi	r25, 0x00	; 0
    59a2:	21 e7       	ldi	r18, 0x71	; 113
    59a4:	30 e0       	ldi	r19, 0x00	; 0
    59a6:	f9 01       	movw	r30, r18
    59a8:	20 81       	ld	r18, Z
    59aa:	22 60       	ori	r18, 0x02	; 2
    59ac:	fc 01       	movw	r30, r24
    59ae:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    59b0:	1d c0       	rjmp	.+58     	; 0x59ec <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    59b2:	89 81       	ldd	r24, Y+1	; 0x01
    59b4:	9a 81       	ldd	r25, Y+2	; 0x02
    59b6:	80 3a       	cpi	r24, 0xA0	; 160
    59b8:	91 05       	cpc	r25, r1
    59ba:	51 f4       	brne	.+20     	; 0x59d0 <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    59bc:	82 e7       	ldi	r24, 0x72	; 114
    59be:	90 e0       	ldi	r25, 0x00	; 0
    59c0:	22 e7       	ldi	r18, 0x72	; 114
    59c2:	30 e0       	ldi	r19, 0x00	; 0
    59c4:	f9 01       	movw	r30, r18
    59c6:	20 81       	ld	r18, Z
    59c8:	22 60       	ori	r18, 0x02	; 2
    59ca:	fc 01       	movw	r30, r24
    59cc:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    59ce:	0e c0       	rjmp	.+28     	; 0x59ec <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    59d0:	89 81       	ldd	r24, Y+1	; 0x01
    59d2:	9a 81       	ldd	r25, Y+2	; 0x02
    59d4:	80 32       	cpi	r24, 0x20	; 32
    59d6:	91 40       	sbci	r25, 0x01	; 1
    59d8:	49 f4       	brne	.+18     	; 0x59ec <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    59da:	83 e7       	ldi	r24, 0x73	; 115
    59dc:	90 e0       	ldi	r25, 0x00	; 0
    59de:	23 e7       	ldi	r18, 0x73	; 115
    59e0:	30 e0       	ldi	r19, 0x00	; 0
    59e2:	f9 01       	movw	r30, r18
    59e4:	20 81       	ld	r18, Z
    59e6:	22 60       	ori	r18, 0x02	; 2
    59e8:	fc 01       	movw	r30, r24
    59ea:	20 83       	st	Z, r18
	} else {}
}
    59ec:	00 00       	nop
    59ee:	0f 90       	pop	r0
    59f0:	0f 90       	pop	r0
    59f2:	df 91       	pop	r29
    59f4:	cf 91       	pop	r28
    59f6:	08 95       	ret

000059f8 <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    59f8:	cf 93       	push	r28
    59fa:	df 93       	push	r29
    59fc:	00 d0       	rcall	.+0      	; 0x59fe <tc_disable_compa_int+0x6>
    59fe:	cd b7       	in	r28, 0x3d	; 61
    5a00:	de b7       	in	r29, 0x3e	; 62
    5a02:	9a 83       	std	Y+2, r25	; 0x02
    5a04:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5a06:	89 81       	ldd	r24, Y+1	; 0x01
    5a08:	9a 81       	ldd	r25, Y+2	; 0x02
    5a0a:	80 38       	cpi	r24, 0x80	; 128
    5a0c:	91 05       	cpc	r25, r1
    5a0e:	51 f4       	brne	.+20     	; 0x5a24 <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    5a10:	8f e6       	ldi	r24, 0x6F	; 111
    5a12:	90 e0       	ldi	r25, 0x00	; 0
    5a14:	2f e6       	ldi	r18, 0x6F	; 111
    5a16:	30 e0       	ldi	r19, 0x00	; 0
    5a18:	f9 01       	movw	r30, r18
    5a1a:	20 81       	ld	r18, Z
    5a1c:	2d 7f       	andi	r18, 0xFD	; 253
    5a1e:	fc 01       	movw	r30, r24
    5a20:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5a22:	2c c0       	rjmp	.+88     	; 0x5a7c <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5a24:	89 81       	ldd	r24, Y+1	; 0x01
    5a26:	9a 81       	ldd	r25, Y+2	; 0x02
    5a28:	80 39       	cpi	r24, 0x90	; 144
    5a2a:	91 05       	cpc	r25, r1
    5a2c:	51 f4       	brne	.+20     	; 0x5a42 <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    5a2e:	81 e7       	ldi	r24, 0x71	; 113
    5a30:	90 e0       	ldi	r25, 0x00	; 0
    5a32:	21 e7       	ldi	r18, 0x71	; 113
    5a34:	30 e0       	ldi	r19, 0x00	; 0
    5a36:	f9 01       	movw	r30, r18
    5a38:	20 81       	ld	r18, Z
    5a3a:	2d 7f       	andi	r18, 0xFD	; 253
    5a3c:	fc 01       	movw	r30, r24
    5a3e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5a40:	1d c0       	rjmp	.+58     	; 0x5a7c <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5a42:	89 81       	ldd	r24, Y+1	; 0x01
    5a44:	9a 81       	ldd	r25, Y+2	; 0x02
    5a46:	80 3a       	cpi	r24, 0xA0	; 160
    5a48:	91 05       	cpc	r25, r1
    5a4a:	51 f4       	brne	.+20     	; 0x5a60 <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    5a4c:	82 e7       	ldi	r24, 0x72	; 114
    5a4e:	90 e0       	ldi	r25, 0x00	; 0
    5a50:	22 e7       	ldi	r18, 0x72	; 114
    5a52:	30 e0       	ldi	r19, 0x00	; 0
    5a54:	f9 01       	movw	r30, r18
    5a56:	20 81       	ld	r18, Z
    5a58:	2d 7f       	andi	r18, 0xFD	; 253
    5a5a:	fc 01       	movw	r30, r24
    5a5c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5a5e:	0e c0       	rjmp	.+28     	; 0x5a7c <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5a60:	89 81       	ldd	r24, Y+1	; 0x01
    5a62:	9a 81       	ldd	r25, Y+2	; 0x02
    5a64:	80 32       	cpi	r24, 0x20	; 32
    5a66:	91 40       	sbci	r25, 0x01	; 1
    5a68:	49 f4       	brne	.+18     	; 0x5a7c <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    5a6a:	83 e7       	ldi	r24, 0x73	; 115
    5a6c:	90 e0       	ldi	r25, 0x00	; 0
    5a6e:	23 e7       	ldi	r18, 0x73	; 115
    5a70:	30 e0       	ldi	r19, 0x00	; 0
    5a72:	f9 01       	movw	r30, r18
    5a74:	20 81       	ld	r18, Z
    5a76:	2d 7f       	andi	r18, 0xFD	; 253
    5a78:	fc 01       	movw	r30, r24
    5a7a:	20 83       	st	Z, r18
	} else {}
}
    5a7c:	00 00       	nop
    5a7e:	0f 90       	pop	r0
    5a80:	0f 90       	pop	r0
    5a82:	df 91       	pop	r29
    5a84:	cf 91       	pop	r28
    5a86:	08 95       	ret

00005a88 <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    5a88:	cf 93       	push	r28
    5a8a:	df 93       	push	r29
    5a8c:	cd b7       	in	r28, 0x3d	; 61
    5a8e:	de b7       	in	r29, 0x3e	; 62
    5a90:	27 97       	sbiw	r28, 0x07	; 7
    5a92:	0f b6       	in	r0, 0x3f	; 63
    5a94:	f8 94       	cli
    5a96:	de bf       	out	0x3e, r29	; 62
    5a98:	0f be       	out	0x3f, r0	; 63
    5a9a:	cd bf       	out	0x3d, r28	; 61
    5a9c:	9c 83       	std	Y+4, r25	; 0x04
    5a9e:	8b 83       	std	Y+3, r24	; 0x03
    5aa0:	6d 83       	std	Y+5, r22	; 0x05
    5aa2:	5f 83       	std	Y+7, r21	; 0x07
    5aa4:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    5aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    5aa8:	9c 81       	ldd	r25, Y+4	; 0x04
    5aaa:	9a 83       	std	Y+2, r25	; 0x02
    5aac:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    5aae:	8d 81       	ldd	r24, Y+5	; 0x05
    5ab0:	88 2f       	mov	r24, r24
    5ab2:	90 e0       	ldi	r25, 0x00	; 0
    5ab4:	01 96       	adiw	r24, 0x01	; 1
    5ab6:	29 81       	ldd	r18, Y+1	; 0x01
    5ab8:	3a 81       	ldd	r19, Y+2	; 0x02
    5aba:	82 0f       	add	r24, r18
    5abc:	93 1f       	adc	r25, r19
    5abe:	2d 81       	ldd	r18, Y+5	; 0x05
    5ac0:	22 2f       	mov	r18, r18
    5ac2:	30 e0       	ldi	r19, 0x00	; 0
    5ac4:	2f 5f       	subi	r18, 0xFF	; 255
    5ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    5ac8:	49 81       	ldd	r20, Y+1	; 0x01
    5aca:	5a 81       	ldd	r21, Y+2	; 0x02
    5acc:	24 0f       	add	r18, r20
    5ace:	35 1f       	adc	r19, r21
    5ad0:	f9 01       	movw	r30, r18
    5ad2:	40 81       	ld	r20, Z
    5ad4:	2e 81       	ldd	r18, Y+6	; 0x06
    5ad6:	3f 81       	ldd	r19, Y+7	; 0x07
    5ad8:	23 2f       	mov	r18, r19
    5ada:	33 27       	eor	r19, r19
    5adc:	24 2b       	or	r18, r20
    5ade:	fc 01       	movw	r30, r24
    5ae0:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    5ae2:	8d 81       	ldd	r24, Y+5	; 0x05
    5ae4:	88 2f       	mov	r24, r24
    5ae6:	90 e0       	ldi	r25, 0x00	; 0
    5ae8:	29 81       	ldd	r18, Y+1	; 0x01
    5aea:	3a 81       	ldd	r19, Y+2	; 0x02
    5aec:	82 0f       	add	r24, r18
    5aee:	93 1f       	adc	r25, r19
    5af0:	2d 81       	ldd	r18, Y+5	; 0x05
    5af2:	22 2f       	mov	r18, r18
    5af4:	30 e0       	ldi	r19, 0x00	; 0
    5af6:	49 81       	ldd	r20, Y+1	; 0x01
    5af8:	5a 81       	ldd	r21, Y+2	; 0x02
    5afa:	24 0f       	add	r18, r20
    5afc:	35 1f       	adc	r19, r21
    5afe:	f9 01       	movw	r30, r18
    5b00:	30 81       	ld	r19, Z
    5b02:	2e 81       	ldd	r18, Y+6	; 0x06
    5b04:	23 2b       	or	r18, r19
    5b06:	fc 01       	movw	r30, r24
    5b08:	20 83       	st	Z, r18
}
    5b0a:	00 00       	nop
    5b0c:	27 96       	adiw	r28, 0x07	; 7
    5b0e:	0f b6       	in	r0, 0x3f	; 63
    5b10:	f8 94       	cli
    5b12:	de bf       	out	0x3e, r29	; 62
    5b14:	0f be       	out	0x3f, r0	; 63
    5b16:	cd bf       	out	0x3d, r28	; 61
    5b18:	df 91       	pop	r29
    5b1a:	cf 91       	pop	r28
    5b1c:	08 95       	ret

00005b1e <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    5b1e:	cf 93       	push	r28
    5b20:	df 93       	push	r29
    5b22:	00 d0       	rcall	.+0      	; 0x5b24 <clear_ovf_flag+0x6>
    5b24:	cd b7       	in	r28, 0x3d	; 61
    5b26:	de b7       	in	r29, 0x3e	; 62
    5b28:	9a 83       	std	Y+2, r25	; 0x02
    5b2a:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5b2c:	89 81       	ldd	r24, Y+1	; 0x01
    5b2e:	9a 81       	ldd	r25, Y+2	; 0x02
    5b30:	80 38       	cpi	r24, 0x80	; 128
    5b32:	91 05       	cpc	r25, r1
    5b34:	51 f4       	brne	.+20     	; 0x5b4a <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    5b36:	86 e3       	ldi	r24, 0x36	; 54
    5b38:	90 e0       	ldi	r25, 0x00	; 0
    5b3a:	26 e3       	ldi	r18, 0x36	; 54
    5b3c:	30 e0       	ldi	r19, 0x00	; 0
    5b3e:	f9 01       	movw	r30, r18
    5b40:	20 81       	ld	r18, Z
    5b42:	21 60       	ori	r18, 0x01	; 1
    5b44:	fc 01       	movw	r30, r24
    5b46:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5b48:	2c c0       	rjmp	.+88     	; 0x5ba2 <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5b4a:	89 81       	ldd	r24, Y+1	; 0x01
    5b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    5b4e:	80 39       	cpi	r24, 0x90	; 144
    5b50:	91 05       	cpc	r25, r1
    5b52:	51 f4       	brne	.+20     	; 0x5b68 <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    5b54:	88 e3       	ldi	r24, 0x38	; 56
    5b56:	90 e0       	ldi	r25, 0x00	; 0
    5b58:	28 e3       	ldi	r18, 0x38	; 56
    5b5a:	30 e0       	ldi	r19, 0x00	; 0
    5b5c:	f9 01       	movw	r30, r18
    5b5e:	20 81       	ld	r18, Z
    5b60:	21 60       	ori	r18, 0x01	; 1
    5b62:	fc 01       	movw	r30, r24
    5b64:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5b66:	1d c0       	rjmp	.+58     	; 0x5ba2 <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5b68:	89 81       	ldd	r24, Y+1	; 0x01
    5b6a:	9a 81       	ldd	r25, Y+2	; 0x02
    5b6c:	80 3a       	cpi	r24, 0xA0	; 160
    5b6e:	91 05       	cpc	r25, r1
    5b70:	51 f4       	brne	.+20     	; 0x5b86 <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    5b72:	89 e3       	ldi	r24, 0x39	; 57
    5b74:	90 e0       	ldi	r25, 0x00	; 0
    5b76:	29 e3       	ldi	r18, 0x39	; 57
    5b78:	30 e0       	ldi	r19, 0x00	; 0
    5b7a:	f9 01       	movw	r30, r18
    5b7c:	20 81       	ld	r18, Z
    5b7e:	21 60       	ori	r18, 0x01	; 1
    5b80:	fc 01       	movw	r30, r24
    5b82:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5b84:	0e c0       	rjmp	.+28     	; 0x5ba2 <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5b86:	89 81       	ldd	r24, Y+1	; 0x01
    5b88:	9a 81       	ldd	r25, Y+2	; 0x02
    5b8a:	80 32       	cpi	r24, 0x20	; 32
    5b8c:	91 40       	sbci	r25, 0x01	; 1
    5b8e:	49 f4       	brne	.+18     	; 0x5ba2 <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    5b90:	8a e3       	ldi	r24, 0x3A	; 58
    5b92:	90 e0       	ldi	r25, 0x00	; 0
    5b94:	2a e3       	ldi	r18, 0x3A	; 58
    5b96:	30 e0       	ldi	r19, 0x00	; 0
    5b98:	f9 01       	movw	r30, r18
    5b9a:	20 81       	ld	r18, Z
    5b9c:	21 60       	ori	r18, 0x01	; 1
    5b9e:	fc 01       	movw	r30, r24
    5ba0:	20 83       	st	Z, r18
	} else {}
}
    5ba2:	00 00       	nop
    5ba4:	0f 90       	pop	r0
    5ba6:	0f 90       	pop	r0
    5ba8:	df 91       	pop	r29
    5baa:	cf 91       	pop	r28
    5bac:	08 95       	ret

00005bae <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    5bae:	cf 93       	push	r28
    5bb0:	df 93       	push	r29
    5bb2:	00 d0       	rcall	.+0      	; 0x5bb4 <clear_compa_flag+0x6>
    5bb4:	cd b7       	in	r28, 0x3d	; 61
    5bb6:	de b7       	in	r29, 0x3e	; 62
    5bb8:	9a 83       	std	Y+2, r25	; 0x02
    5bba:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5bbc:	89 81       	ldd	r24, Y+1	; 0x01
    5bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    5bc0:	80 38       	cpi	r24, 0x80	; 128
    5bc2:	91 05       	cpc	r25, r1
    5bc4:	51 f4       	brne	.+20     	; 0x5bda <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    5bc6:	86 e3       	ldi	r24, 0x36	; 54
    5bc8:	90 e0       	ldi	r25, 0x00	; 0
    5bca:	26 e3       	ldi	r18, 0x36	; 54
    5bcc:	30 e0       	ldi	r19, 0x00	; 0
    5bce:	f9 01       	movw	r30, r18
    5bd0:	20 81       	ld	r18, Z
    5bd2:	22 60       	ori	r18, 0x02	; 2
    5bd4:	fc 01       	movw	r30, r24
    5bd6:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5bd8:	2c c0       	rjmp	.+88     	; 0x5c32 <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5bda:	89 81       	ldd	r24, Y+1	; 0x01
    5bdc:	9a 81       	ldd	r25, Y+2	; 0x02
    5bde:	80 39       	cpi	r24, 0x90	; 144
    5be0:	91 05       	cpc	r25, r1
    5be2:	51 f4       	brne	.+20     	; 0x5bf8 <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    5be4:	88 e3       	ldi	r24, 0x38	; 56
    5be6:	90 e0       	ldi	r25, 0x00	; 0
    5be8:	28 e3       	ldi	r18, 0x38	; 56
    5bea:	30 e0       	ldi	r19, 0x00	; 0
    5bec:	f9 01       	movw	r30, r18
    5bee:	20 81       	ld	r18, Z
    5bf0:	22 60       	ori	r18, 0x02	; 2
    5bf2:	fc 01       	movw	r30, r24
    5bf4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5bf6:	1d c0       	rjmp	.+58     	; 0x5c32 <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5bf8:	89 81       	ldd	r24, Y+1	; 0x01
    5bfa:	9a 81       	ldd	r25, Y+2	; 0x02
    5bfc:	80 3a       	cpi	r24, 0xA0	; 160
    5bfe:	91 05       	cpc	r25, r1
    5c00:	51 f4       	brne	.+20     	; 0x5c16 <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    5c02:	89 e3       	ldi	r24, 0x39	; 57
    5c04:	90 e0       	ldi	r25, 0x00	; 0
    5c06:	29 e3       	ldi	r18, 0x39	; 57
    5c08:	30 e0       	ldi	r19, 0x00	; 0
    5c0a:	f9 01       	movw	r30, r18
    5c0c:	20 81       	ld	r18, Z
    5c0e:	22 60       	ori	r18, 0x02	; 2
    5c10:	fc 01       	movw	r30, r24
    5c12:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5c14:	0e c0       	rjmp	.+28     	; 0x5c32 <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5c16:	89 81       	ldd	r24, Y+1	; 0x01
    5c18:	9a 81       	ldd	r25, Y+2	; 0x02
    5c1a:	80 32       	cpi	r24, 0x20	; 32
    5c1c:	91 40       	sbci	r25, 0x01	; 1
    5c1e:	49 f4       	brne	.+18     	; 0x5c32 <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    5c20:	8a e3       	ldi	r24, 0x3A	; 58
    5c22:	90 e0       	ldi	r25, 0x00	; 0
    5c24:	2a e3       	ldi	r18, 0x3A	; 58
    5c26:	30 e0       	ldi	r19, 0x00	; 0
    5c28:	f9 01       	movw	r30, r18
    5c2a:	20 81       	ld	r18, Z
    5c2c:	22 60       	ori	r18, 0x02	; 2
    5c2e:	fc 01       	movw	r30, r24
    5c30:	20 83       	st	Z, r18
	} else {}
}
    5c32:	00 00       	nop
    5c34:	0f 90       	pop	r0
    5c36:	0f 90       	pop	r0
    5c38:	df 91       	pop	r29
    5c3a:	cf 91       	pop	r28
    5c3c:	08 95       	ret

00005c3e <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    5c3e:	cf 93       	push	r28
    5c40:	df 93       	push	r29
    5c42:	00 d0       	rcall	.+0      	; 0x5c44 <tc_read_count+0x6>
    5c44:	cd b7       	in	r28, 0x3d	; 61
    5c46:	de b7       	in	r29, 0x3e	; 62
    5c48:	9a 83       	std	Y+2, r25	; 0x02
    5c4a:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5c4c:	89 81       	ldd	r24, Y+1	; 0x01
    5c4e:	9a 81       	ldd	r25, Y+2	; 0x02
    5c50:	80 38       	cpi	r24, 0x80	; 128
    5c52:	91 05       	cpc	r25, r1
    5c54:	31 f4       	brne	.+12     	; 0x5c62 <tc_read_count+0x24>
		return TCNT1;
    5c56:	84 e8       	ldi	r24, 0x84	; 132
    5c58:	90 e0       	ldi	r25, 0x00	; 0
    5c5a:	fc 01       	movw	r30, r24
    5c5c:	80 81       	ld	r24, Z
    5c5e:	91 81       	ldd	r25, Z+1	; 0x01
    5c60:	23 c0       	rjmp	.+70     	; 0x5ca8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5c62:	89 81       	ldd	r24, Y+1	; 0x01
    5c64:	9a 81       	ldd	r25, Y+2	; 0x02
    5c66:	80 39       	cpi	r24, 0x90	; 144
    5c68:	91 05       	cpc	r25, r1
    5c6a:	31 f4       	brne	.+12     	; 0x5c78 <tc_read_count+0x3a>
		return TCNT3;
    5c6c:	84 e9       	ldi	r24, 0x94	; 148
    5c6e:	90 e0       	ldi	r25, 0x00	; 0
    5c70:	fc 01       	movw	r30, r24
    5c72:	80 81       	ld	r24, Z
    5c74:	91 81       	ldd	r25, Z+1	; 0x01
    5c76:	18 c0       	rjmp	.+48     	; 0x5ca8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5c78:	89 81       	ldd	r24, Y+1	; 0x01
    5c7a:	9a 81       	ldd	r25, Y+2	; 0x02
    5c7c:	80 3a       	cpi	r24, 0xA0	; 160
    5c7e:	91 05       	cpc	r25, r1
    5c80:	31 f4       	brne	.+12     	; 0x5c8e <tc_read_count+0x50>
		return TCNT4;
    5c82:	84 ea       	ldi	r24, 0xA4	; 164
    5c84:	90 e0       	ldi	r25, 0x00	; 0
    5c86:	fc 01       	movw	r30, r24
    5c88:	80 81       	ld	r24, Z
    5c8a:	91 81       	ldd	r25, Z+1	; 0x01
    5c8c:	0d c0       	rjmp	.+26     	; 0x5ca8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5c8e:	89 81       	ldd	r24, Y+1	; 0x01
    5c90:	9a 81       	ldd	r25, Y+2	; 0x02
    5c92:	80 32       	cpi	r24, 0x20	; 32
    5c94:	91 40       	sbci	r25, 0x01	; 1
    5c96:	31 f4       	brne	.+12     	; 0x5ca4 <tc_read_count+0x66>
		return TCNT5;
    5c98:	84 e2       	ldi	r24, 0x24	; 36
    5c9a:	91 e0       	ldi	r25, 0x01	; 1
    5c9c:	fc 01       	movw	r30, r24
    5c9e:	80 81       	ld	r24, Z
    5ca0:	91 81       	ldd	r25, Z+1	; 0x01
    5ca2:	02 c0       	rjmp	.+4      	; 0x5ca8 <tc_read_count+0x6a>
	}

	return 0;
    5ca4:	80 e0       	ldi	r24, 0x00	; 0
    5ca6:	90 e0       	ldi	r25, 0x00	; 0
}
    5ca8:	0f 90       	pop	r0
    5caa:	0f 90       	pop	r0
    5cac:	df 91       	pop	r29
    5cae:	cf 91       	pop	r28
    5cb0:	08 95       	ret

00005cb2 <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    5cb2:	cf 93       	push	r28
    5cb4:	df 93       	push	r29
    5cb6:	00 d0       	rcall	.+0      	; 0x5cb8 <tc_set_mode+0x6>
    5cb8:	00 d0       	rcall	.+0      	; 0x5cba <tc_set_mode+0x8>
    5cba:	1f 92       	push	r1
    5cbc:	cd b7       	in	r28, 0x3d	; 61
    5cbe:	de b7       	in	r29, 0x3e	; 62
    5cc0:	9c 83       	std	Y+4, r25	; 0x04
    5cc2:	8b 83       	std	Y+3, r24	; 0x03
    5cc4:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    5cc6:	8b 81       	ldd	r24, Y+3	; 0x03
    5cc8:	9c 81       	ldd	r25, Y+4	; 0x04
    5cca:	9a 83       	std	Y+2, r25	; 0x02
    5ccc:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    5cce:	8d 81       	ldd	r24, Y+5	; 0x05
    5cd0:	88 23       	and	r24, r24
    5cd2:	49 f4       	brne	.+18     	; 0x5ce6 <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    5cd4:	89 81       	ldd	r24, Y+1	; 0x01
    5cd6:	9a 81       	ldd	r25, Y+2	; 0x02
    5cd8:	fc 01       	movw	r30, r24
    5cda:	20 81       	ld	r18, Z
    5cdc:	89 81       	ldd	r24, Y+1	; 0x01
    5cde:	9a 81       	ldd	r25, Y+2	; 0x02
    5ce0:	fc 01       	movw	r30, r24
    5ce2:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    5ce4:	0f c0       	rjmp	.+30     	; 0x5d04 <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    5ce6:	8d 81       	ldd	r24, Y+5	; 0x05
    5ce8:	84 30       	cpi	r24, 0x04	; 4
    5cea:	61 f4       	brne	.+24     	; 0x5d04 <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    5cec:	89 81       	ldd	r24, Y+1	; 0x01
    5cee:	9a 81       	ldd	r25, Y+2	; 0x02
    5cf0:	01 96       	adiw	r24, 0x01	; 1
    5cf2:	29 81       	ldd	r18, Y+1	; 0x01
    5cf4:	3a 81       	ldd	r19, Y+2	; 0x02
    5cf6:	2f 5f       	subi	r18, 0xFF	; 255
    5cf8:	3f 4f       	sbci	r19, 0xFF	; 255
    5cfa:	f9 01       	movw	r30, r18
    5cfc:	20 81       	ld	r18, Z
    5cfe:	28 60       	ori	r18, 0x08	; 8
    5d00:	fc 01       	movw	r30, r24
    5d02:	20 83       	st	Z, r18
	}
}
    5d04:	00 00       	nop
    5d06:	0f 90       	pop	r0
    5d08:	0f 90       	pop	r0
    5d0a:	0f 90       	pop	r0
    5d0c:	0f 90       	pop	r0
    5d0e:	0f 90       	pop	r0
    5d10:	df 91       	pop	r29
    5d12:	cf 91       	pop	r28
    5d14:	08 95       	ret

00005d16 <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    5d16:	cf 93       	push	r28
    5d18:	df 93       	push	r29
    5d1a:	cd b7       	in	r28, 0x3d	; 61
    5d1c:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    5d1e:	80 e8       	ldi	r24, 0x80	; 128
    5d20:	90 e0       	ldi	r25, 0x00	; 0
    5d22:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <tc_read_count>
}
    5d26:	df 91       	pop	r29
    5d28:	cf 91       	pop	r28
    5d2a:	08 95       	ret

00005d2c <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    5d2c:	cf 93       	push	r28
    5d2e:	df 93       	push	r29
    5d30:	cd b7       	in	r28, 0x3d	; 61
    5d32:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    5d34:	80 e8       	ldi	r24, 0x80	; 128
    5d36:	90 e0       	ldi	r25, 0x00	; 0
    5d38:	0e 94 fc 2c 	call	0x59f8	; 0x59f8 <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    5d3c:	80 e8       	ldi	r24, 0x80	; 128
    5d3e:	90 e0       	ldi	r25, 0x00	; 0
    5d40:	0e 94 d7 2d 	call	0x5bae	; 0x5bae <clear_compa_flag>
}
    5d44:	00 00       	nop
    5d46:	df 91       	pop	r29
    5d48:	cf 91       	pop	r28
    5d4a:	08 95       	ret

00005d4c <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    5d4c:	cf 93       	push	r28
    5d4e:	df 93       	push	r29
    5d50:	cd b7       	in	r28, 0x3d	; 61
    5d52:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    5d54:	80 e8       	ldi	r24, 0x80	; 128
    5d56:	90 e0       	ldi	r25, 0x00	; 0
    5d58:	0e 94 d7 2d 	call	0x5bae	; 0x5bae <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    5d5c:	80 e8       	ldi	r24, 0x80	; 128
    5d5e:	90 e0       	ldi	r25, 0x00	; 0
    5d60:	0e 94 b4 2c 	call	0x5968	; 0x5968 <tc_enable_compa_int>
}
    5d64:	00 00       	nop
    5d66:	df 91       	pop	r29
    5d68:	cf 91       	pop	r28
    5d6a:	08 95       	ret

00005d6c <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    5d6c:	cf 93       	push	r28
    5d6e:	df 93       	push	r29
    5d70:	cd b7       	in	r28, 0x3d	; 61
    5d72:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    5d74:	80 e8       	ldi	r24, 0x80	; 128
    5d76:	90 e0       	ldi	r25, 0x00	; 0
    5d78:	0e 94 6c 2c 	call	0x58d8	; 0x58d8 <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    5d7c:	80 e8       	ldi	r24, 0x80	; 128
    5d7e:	90 e0       	ldi	r25, 0x00	; 0
    5d80:	0e 94 8f 2d 	call	0x5b1e	; 0x5b1e <clear_ovf_flag>
}
    5d84:	00 00       	nop
    5d86:	df 91       	pop	r29
    5d88:	cf 91       	pop	r28
    5d8a:	08 95       	ret

00005d8c <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    5d8c:	cf 93       	push	r28
    5d8e:	df 93       	push	r29
    5d90:	cd b7       	in	r28, 0x3d	; 61
    5d92:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    5d94:	80 e8       	ldi	r24, 0x80	; 128
    5d96:	90 e0       	ldi	r25, 0x00	; 0
    5d98:	0e 94 43 36 	call	0x6c86	; 0x6c86 <tc_disable>
}
    5d9c:	00 00       	nop
    5d9e:	df 91       	pop	r29
    5da0:	cf 91       	pop	r28
    5da2:	08 95       	ret

00005da4 <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    5da4:	cf 93       	push	r28
    5da6:	df 93       	push	r29
    5da8:	00 d0       	rcall	.+0      	; 0x5daa <tmr_write_cmpreg+0x6>
    5daa:	cd b7       	in	r28, 0x3d	; 61
    5dac:	de b7       	in	r29, 0x3e	; 62
    5dae:	9a 83       	std	Y+2, r25	; 0x02
    5db0:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    5db2:	89 81       	ldd	r24, Y+1	; 0x01
    5db4:	9a 81       	ldd	r25, Y+2	; 0x02
    5db6:	ac 01       	movw	r20, r24
    5db8:	68 e0       	ldi	r22, 0x08	; 8
    5dba:	80 e8       	ldi	r24, 0x80	; 128
    5dbc:	90 e0       	ldi	r25, 0x00	; 0
    5dbe:	0e 94 44 2d 	call	0x5a88	; 0x5a88 <tc_write_cc>
}
    5dc2:	00 00       	nop
    5dc4:	0f 90       	pop	r0
    5dc6:	0f 90       	pop	r0
    5dc8:	df 91       	pop	r29
    5dca:	cf 91       	pop	r28
    5dcc:	08 95       	ret

00005dce <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    5dce:	cf 93       	push	r28
    5dd0:	df 93       	push	r29
    5dd2:	cd b7       	in	r28, 0x3d	; 61
    5dd4:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    5dd6:	0e 94 2a 2b 	call	0x5654	; 0x5654 <cpu_irq_save>
}
    5dda:	df 91       	pop	r29
    5ddc:	cf 91       	pop	r28
    5dde:	08 95       	ret

00005de0 <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    5de0:	cf 93       	push	r28
    5de2:	df 93       	push	r29
    5de4:	1f 92       	push	r1
    5de6:	cd b7       	in	r28, 0x3d	; 61
    5de8:	de b7       	in	r29, 0x3e	; 62
    5dea:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    5dec:	89 81       	ldd	r24, Y+1	; 0x01
    5dee:	0e 94 3a 2b 	call	0x5674	; 0x5674 <cpu_irq_restore>
}
    5df2:	00 00       	nop
    5df4:	0f 90       	pop	r0
    5df6:	df 91       	pop	r29
    5df8:	cf 91       	pop	r28
    5dfa:	08 95       	ret

00005dfc <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    5dfc:	cf 93       	push	r28
    5dfe:	df 93       	push	r29
    5e00:	1f 92       	push	r1
    5e02:	cd b7       	in	r28, 0x3d	; 61
    5e04:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    5e06:	80 e8       	ldi	r24, 0x80	; 128
    5e08:	90 e0       	ldi	r25, 0x00	; 0
    5e0a:	0e 94 2a 36 	call	0x6c54	; 0x6c54 <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    5e0e:	67 e9       	ldi	r22, 0x97	; 151
    5e10:	7f e2       	ldi	r23, 0x2F	; 47
    5e12:	80 e8       	ldi	r24, 0x80	; 128
    5e14:	90 e0       	ldi	r25, 0x00	; 0
    5e16:	0e 94 5c 36 	call	0x6cb8	; 0x6cb8 <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    5e1a:	60 e0       	ldi	r22, 0x00	; 0
    5e1c:	80 e8       	ldi	r24, 0x80	; 128
    5e1e:	90 e0       	ldi	r25, 0x00	; 0
    5e20:	0e 94 59 2e 	call	0x5cb2	; 0x5cb2 <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    5e24:	80 e8       	ldi	r24, 0x80	; 128
    5e26:	90 e0       	ldi	r25, 0x00	; 0
    5e28:	0e 94 6c 2c 	call	0x58d8	; 0x58d8 <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    5e2c:	80 e8       	ldi	r24, 0x80	; 128
    5e2e:	90 e0       	ldi	r25, 0x00	; 0
    5e30:	0e 94 39 2f 	call	0x5e72	; 0x5e72 <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    5e34:	80 e8       	ldi	r24, 0x80	; 128
    5e36:	90 e0       	ldi	r25, 0x00	; 0
    5e38:	0e 94 fc 2c 	call	0x59f8	; 0x59f8 <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    5e3c:	61 e0       	ldi	r22, 0x01	; 1
    5e3e:	80 e8       	ldi	r24, 0x80	; 128
    5e40:	90 e0       	ldi	r25, 0x00	; 0
    5e42:	0e 94 1d 2c 	call	0x583a	; 0x583a <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    5e46:	80 e8       	ldi	r24, 0x80	; 128
    5e48:	90 e0       	ldi	r25, 0x00	; 0
    5e4a:	0e 94 64 2b 	call	0x56c8	; 0x56c8 <sysclk_get_peripheral_bus_hz>
    5e4e:	dc 01       	movw	r26, r24
    5e50:	cb 01       	movw	r24, r22
    5e52:	20 e4       	ldi	r18, 0x40	; 64
    5e54:	32 e4       	ldi	r19, 0x42	; 66
    5e56:	4f e0       	ldi	r20, 0x0F	; 15
    5e58:	50 e0       	ldi	r21, 0x00	; 0
    5e5a:	bc 01       	movw	r22, r24
    5e5c:	cd 01       	movw	r24, r26
    5e5e:	0e 94 bd 56 	call	0xad7a	; 0xad7a <__udivmodsi4>
    5e62:	da 01       	movw	r26, r20
    5e64:	c9 01       	movw	r24, r18
    5e66:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    5e68:	89 81       	ldd	r24, Y+1	; 0x01
}
    5e6a:	0f 90       	pop	r0
    5e6c:	df 91       	pop	r29
    5e6e:	cf 91       	pop	r28
    5e70:	08 95       	ret

00005e72 <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    5e72:	cf 93       	push	r28
    5e74:	df 93       	push	r29
    5e76:	00 d0       	rcall	.+0      	; 0x5e78 <configure_tc_callback+0x6>
    5e78:	cd b7       	in	r28, 0x3d	; 61
    5e7a:	de b7       	in	r29, 0x3e	; 62
    5e7c:	9a 83       	std	Y+2, r25	; 0x02
    5e7e:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    5e80:	89 81       	ldd	r24, Y+1	; 0x01
    5e82:	9a 81       	ldd	r25, Y+2	; 0x02
    5e84:	80 38       	cpi	r24, 0x80	; 128
    5e86:	91 05       	cpc	r25, r1
    5e88:	79 f0       	breq	.+30     	; 0x5ea8 <configure_tc_callback+0x36>
    5e8a:	89 81       	ldd	r24, Y+1	; 0x01
    5e8c:	9a 81       	ldd	r25, Y+2	; 0x02
    5e8e:	80 39       	cpi	r24, 0x90	; 144
    5e90:	91 05       	cpc	r25, r1
    5e92:	51 f0       	breq	.+20     	; 0x5ea8 <configure_tc_callback+0x36>
    5e94:	89 81       	ldd	r24, Y+1	; 0x01
    5e96:	9a 81       	ldd	r25, Y+2	; 0x02
    5e98:	80 3a       	cpi	r24, 0xA0	; 160
    5e9a:	91 05       	cpc	r25, r1
    5e9c:	29 f0       	breq	.+10     	; 0x5ea8 <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    5e9e:	89 81       	ldd	r24, Y+1	; 0x01
    5ea0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ea2:	80 32       	cpi	r24, 0x20	; 32
    5ea4:	91 40       	sbci	r25, 0x01	; 1
    5ea6:	39 f4       	brne	.+14     	; 0x5eb6 <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    5ea8:	61 ea       	ldi	r22, 0xA1	; 161
    5eaa:	7f e2       	ldi	r23, 0x2F	; 47
    5eac:	80 e8       	ldi	r24, 0x80	; 128
    5eae:	90 e0       	ldi	r25, 0x00	; 0
    5eb0:	0e 94 9d 36 	call	0x6d3a	; 0x6d3a <tc_set_compa_interrupt_callback>
    5eb4:	36 c0       	rjmp	.+108    	; 0x5f22 <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    5eb6:	89 81       	ldd	r24, Y+1	; 0x01
    5eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eba:	81 38       	cpi	r24, 0x81	; 129
    5ebc:	91 05       	cpc	r25, r1
    5ebe:	79 f0       	breq	.+30     	; 0x5ede <configure_tc_callback+0x6c>
    5ec0:	89 81       	ldd	r24, Y+1	; 0x01
    5ec2:	9a 81       	ldd	r25, Y+2	; 0x02
    5ec4:	81 39       	cpi	r24, 0x91	; 145
    5ec6:	91 05       	cpc	r25, r1
    5ec8:	51 f0       	breq	.+20     	; 0x5ede <configure_tc_callback+0x6c>
    5eca:	89 81       	ldd	r24, Y+1	; 0x01
    5ecc:	9a 81       	ldd	r25, Y+2	; 0x02
    5ece:	81 3a       	cpi	r24, 0xA1	; 161
    5ed0:	91 05       	cpc	r25, r1
    5ed2:	29 f0       	breq	.+10     	; 0x5ede <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    5ed4:	89 81       	ldd	r24, Y+1	; 0x01
    5ed6:	9a 81       	ldd	r25, Y+2	; 0x02
    5ed8:	81 32       	cpi	r24, 0x21	; 33
    5eda:	91 40       	sbci	r25, 0x01	; 1
    5edc:	39 f4       	brne	.+14     	; 0x5eec <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    5ede:	61 ea       	ldi	r22, 0xA1	; 161
    5ee0:	7f e2       	ldi	r23, 0x2F	; 47
    5ee2:	80 e8       	ldi	r24, 0x80	; 128
    5ee4:	90 e0       	ldi	r25, 0x00	; 0
    5ee6:	0e 94 de 36 	call	0x6dbc	; 0x6dbc <tc_set_compb_interrupt_callback>
    5eea:	1b c0       	rjmp	.+54     	; 0x5f22 <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    5eec:	89 81       	ldd	r24, Y+1	; 0x01
    5eee:	9a 81       	ldd	r25, Y+2	; 0x02
    5ef0:	82 38       	cpi	r24, 0x82	; 130
    5ef2:	91 05       	cpc	r25, r1
    5ef4:	79 f0       	breq	.+30     	; 0x5f14 <configure_tc_callback+0xa2>
    5ef6:	89 81       	ldd	r24, Y+1	; 0x01
    5ef8:	9a 81       	ldd	r25, Y+2	; 0x02
    5efa:	82 39       	cpi	r24, 0x92	; 146
    5efc:	91 05       	cpc	r25, r1
    5efe:	51 f0       	breq	.+20     	; 0x5f14 <configure_tc_callback+0xa2>
    5f00:	89 81       	ldd	r24, Y+1	; 0x01
    5f02:	9a 81       	ldd	r25, Y+2	; 0x02
    5f04:	82 3a       	cpi	r24, 0xA2	; 162
    5f06:	91 05       	cpc	r25, r1
    5f08:	29 f0       	breq	.+10     	; 0x5f14 <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    5f0a:	89 81       	ldd	r24, Y+1	; 0x01
    5f0c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f0e:	82 32       	cpi	r24, 0x22	; 34
    5f10:	91 40       	sbci	r25, 0x01	; 1
    5f12:	39 f4       	brne	.+14     	; 0x5f22 <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    5f14:	61 ea       	ldi	r22, 0xA1	; 161
    5f16:	7f e2       	ldi	r23, 0x2F	; 47
    5f18:	80 e8       	ldi	r24, 0x80	; 128
    5f1a:	90 e0       	ldi	r25, 0x00	; 0
    5f1c:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <tc_set_compc_interrupt_callback>
	}
}
    5f20:	00 c0       	rjmp	.+0      	; 0x5f22 <configure_tc_callback+0xb0>
    5f22:	00 00       	nop
    5f24:	0f 90       	pop	r0
    5f26:	0f 90       	pop	r0
    5f28:	df 91       	pop	r29
    5f2a:	cf 91       	pop	r28
    5f2c:	08 95       	ret

00005f2e <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    5f2e:	cf 93       	push	r28
    5f30:	df 93       	push	r29
    5f32:	cd b7       	in	r28, 0x3d	; 61
    5f34:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    5f36:	0e 94 a7 50 	call	0xa14e	; 0xa14e <tmr_ovf_callback>
}
    5f3a:	00 00       	nop
    5f3c:	df 91       	pop	r29
    5f3e:	cf 91       	pop	r28
    5f40:	08 95       	ret

00005f42 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    5f42:	cf 93       	push	r28
    5f44:	df 93       	push	r29
    5f46:	cd b7       	in	r28, 0x3d	; 61
    5f48:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    5f4a:	0e 94 df 50 	call	0xa1be	; 0xa1be <tmr_cca_callback>
}
    5f4e:	00 00       	nop
    5f50:	df 91       	pop	r29
    5f52:	cf 91       	pop	r28
    5f54:	08 95       	ret

00005f56 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5f56:	cf 93       	push	r28
    5f58:	df 93       	push	r29
    5f5a:	1f 92       	push	r1
    5f5c:	cd b7       	in	r28, 0x3d	; 61
    5f5e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5f60:	8f e5       	ldi	r24, 0x5F	; 95
    5f62:	90 e0       	ldi	r25, 0x00	; 0
    5f64:	fc 01       	movw	r30, r24
    5f66:	80 81       	ld	r24, Z
    5f68:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5f6a:	f8 94       	cli
	return flags;
    5f6c:	89 81       	ldd	r24, Y+1	; 0x01
}
    5f6e:	0f 90       	pop	r0
    5f70:	df 91       	pop	r29
    5f72:	cf 91       	pop	r28
    5f74:	08 95       	ret

00005f76 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    5f76:	cf 93       	push	r28
    5f78:	df 93       	push	r29
    5f7a:	1f 92       	push	r1
    5f7c:	cd b7       	in	r28, 0x3d	; 61
    5f7e:	de b7       	in	r29, 0x3e	; 62
    5f80:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    5f82:	8f e5       	ldi	r24, 0x5F	; 95
    5f84:	90 e0       	ldi	r25, 0x00	; 0
    5f86:	29 81       	ldd	r18, Y+1	; 0x01
    5f88:	fc 01       	movw	r30, r24
    5f8a:	20 83       	st	Z, r18
}
    5f8c:	00 00       	nop
    5f8e:	0f 90       	pop	r0
    5f90:	df 91       	pop	r29
    5f92:	cf 91       	pop	r28
    5f94:	08 95       	ret

00005f96 <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    5f96:	ef 92       	push	r14
    5f98:	ff 92       	push	r15
    5f9a:	0f 93       	push	r16
    5f9c:	1f 93       	push	r17
    5f9e:	cf 93       	push	r28
    5fa0:	df 93       	push	r29
    5fa2:	cd b7       	in	r28, 0x3d	; 61
    5fa4:	de b7       	in	r29, 0x3e	; 62
    5fa6:	2c 97       	sbiw	r28, 0x0c	; 12
    5fa8:	0f b6       	in	r0, 0x3f	; 63
    5faa:	f8 94       	cli
    5fac:	de bf       	out	0x3e, r29	; 62
    5fae:	0f be       	out	0x3f, r0	; 63
    5fb0:	cd bf       	out	0x3d, r28	; 61
    5fb2:	6b 83       	std	Y+3, r22	; 0x03
    5fb4:	7c 83       	std	Y+4, r23	; 0x04
    5fb6:	8d 83       	std	Y+5, r24	; 0x05
    5fb8:	9e 83       	std	Y+6, r25	; 0x06
    5fba:	2f 83       	std	Y+7, r18	; 0x07
    5fbc:	38 87       	std	Y+8, r19	; 0x08
    5fbe:	49 87       	std	Y+9, r20	; 0x09
    5fc0:	5a 87       	std	Y+10, r21	; 0x0a
    5fc2:	1c 87       	std	Y+12, r17	; 0x0c
    5fc4:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    5fc6:	8f 81       	ldd	r24, Y+7	; 0x07
    5fc8:	98 85       	ldd	r25, Y+8	; 0x08
    5fca:	a9 85       	ldd	r26, Y+9	; 0x09
    5fcc:	ba 85       	ldd	r27, Y+10	; 0x0a
    5fce:	80 93 8d 0f 	sts	0x0F8D, r24	; 0x800f8d <remaining_len.3222>
    5fd2:	90 93 8e 0f 	sts	0x0F8E, r25	; 0x800f8e <remaining_len.3222+0x1>
    5fd6:	a0 93 8f 0f 	sts	0x0F8F, r26	; 0x800f8f <remaining_len.3222+0x2>
    5fda:	b0 93 90 0f 	sts	0x0F90, r27	; 0x800f90 <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    5fde:	8b 85       	ldd	r24, Y+11	; 0x0b
    5fe0:	9c 85       	ldd	r25, Y+12	; 0x0c
    5fe2:	9a 83       	std	Y+2, r25	; 0x02
    5fe4:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    5fe6:	8b 81       	ldd	r24, Y+3	; 0x03
    5fe8:	9c 81       	ldd	r25, Y+4	; 0x04
    5fea:	ad 81       	ldd	r26, Y+5	; 0x05
    5fec:	be 81       	ldd	r27, Y+6	; 0x06
    5fee:	88 27       	eor	r24, r24
    5ff0:	9f 5f       	subi	r25, 0xFF	; 255
    5ff2:	af 4f       	sbci	r26, 0xFF	; 255
    5ff4:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    5ff6:	80 93 91 0f 	sts	0x0F91, r24	; 0x800f91 <next_page_addr.3224>
    5ffa:	90 93 92 0f 	sts	0x0F92, r25	; 0x800f92 <next_page_addr.3224+0x1>
    5ffe:	a0 93 93 0f 	sts	0x0F93, r26	; 0x800f93 <next_page_addr.3224+0x2>
    6002:	b0 93 94 0f 	sts	0x0F94, r27	; 0x800f94 <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    6006:	8b 81       	ldd	r24, Y+3	; 0x03
    6008:	9c 81       	ldd	r25, Y+4	; 0x04
    600a:	ad 81       	ldd	r26, Y+5	; 0x05
    600c:	be 81       	ldd	r27, Y+6	; 0x06
    600e:	88 27       	eor	r24, r24
    6010:	05 e9       	ldi	r16, 0x95	; 149
    6012:	1f e0       	ldi	r17, 0x0F	; 15
    6014:	20 e0       	ldi	r18, 0x00	; 0
    6016:	31 e0       	ldi	r19, 0x01	; 1
    6018:	40 e0       	ldi	r20, 0x00	; 0
    601a:	50 e0       	ldi	r21, 0x00	; 0
    601c:	bc 01       	movw	r22, r24
    601e:	cd 01       	movw	r24, r26
    6020:	0e 94 be 30 	call	0x617c	; 0x617c <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    6024:	25 e9       	ldi	r18, 0x95	; 149
    6026:	3f e0       	ldi	r19, 0x0F	; 15
    6028:	40 e0       	ldi	r20, 0x00	; 0
    602a:	51 e0       	ldi	r21, 0x01	; 1
    602c:	60 e0       	ldi	r22, 0x00	; 0
    602e:	70 e0       	ldi	r23, 0x00	; 0
    6030:	cb 01       	movw	r24, r22
    6032:	0e 94 0c 5b 	call	0xb618	; 0xb618 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    6036:	20 91 8d 0f 	lds	r18, 0x0F8D	; 0x800f8d <remaining_len.3222>
    603a:	30 91 8e 0f 	lds	r19, 0x0F8E	; 0x800f8e <remaining_len.3222+0x1>
    603e:	40 91 8f 0f 	lds	r20, 0x0F8F	; 0x800f8f <remaining_len.3222+0x2>
    6042:	50 91 90 0f 	lds	r21, 0x0F90	; 0x800f90 <remaining_len.3222+0x3>
    6046:	8b 81       	ldd	r24, Y+3	; 0x03
    6048:	9c 81       	ldd	r25, Y+4	; 0x04
    604a:	ad 81       	ldd	r26, Y+5	; 0x05
    604c:	be 81       	ldd	r27, Y+6	; 0x06
    604e:	28 0f       	add	r18, r24
    6050:	39 1f       	adc	r19, r25
    6052:	4a 1f       	adc	r20, r26
    6054:	5b 1f       	adc	r21, r27
    6056:	80 91 91 0f 	lds	r24, 0x0F91	; 0x800f91 <next_page_addr.3224>
    605a:	90 91 92 0f 	lds	r25, 0x0F92	; 0x800f92 <next_page_addr.3224+0x1>
    605e:	a0 91 93 0f 	lds	r26, 0x0F93	; 0x800f93 <next_page_addr.3224+0x2>
    6062:	b0 91 94 0f 	lds	r27, 0x0F94	; 0x800f94 <next_page_addr.3224+0x3>
    6066:	82 17       	cp	r24, r18
    6068:	93 07       	cpc	r25, r19
    606a:	a4 07       	cpc	r26, r20
    606c:	b5 07       	cpc	r27, r21
    606e:	a0 f4       	brcc	.+40     	; 0x6098 <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    6070:	80 91 91 0f 	lds	r24, 0x0F91	; 0x800f91 <next_page_addr.3224>
    6074:	90 91 92 0f 	lds	r25, 0x0F92	; 0x800f92 <next_page_addr.3224+0x1>
    6078:	a0 91 93 0f 	lds	r26, 0x0F93	; 0x800f93 <next_page_addr.3224+0x2>
    607c:	b0 91 94 0f 	lds	r27, 0x0F94	; 0x800f94 <next_page_addr.3224+0x3>
    6080:	9c 01       	movw	r18, r24
    6082:	8b 81       	ldd	r24, Y+3	; 0x03
    6084:	9c 81       	ldd	r25, Y+4	; 0x04
    6086:	79 01       	movw	r14, r18
    6088:	e8 1a       	sub	r14, r24
    608a:	f9 0a       	sbc	r15, r25
    608c:	c7 01       	movw	r24, r14
    608e:	90 93 96 10 	sts	0x1096, r25	; 0x801096 <current_len.3225+0x1>
    6092:	80 93 95 10 	sts	0x1095, r24	; 0x801095 <current_len.3225>
    6096:	0c c0       	rjmp	.+24     	; 0x60b0 <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    6098:	80 91 8d 0f 	lds	r24, 0x0F8D	; 0x800f8d <remaining_len.3222>
    609c:	90 91 8e 0f 	lds	r25, 0x0F8E	; 0x800f8e <remaining_len.3222+0x1>
    60a0:	a0 91 8f 0f 	lds	r26, 0x0F8F	; 0x800f8f <remaining_len.3222+0x2>
    60a4:	b0 91 90 0f 	lds	r27, 0x0F90	; 0x800f90 <remaining_len.3222+0x3>
    60a8:	90 93 96 10 	sts	0x1096, r25	; 0x801096 <current_len.3225+0x1>
    60ac:	80 93 95 10 	sts	0x1095, r24	; 0x801095 <current_len.3225>
		}

		remaining_len -= current_len;
    60b0:	20 91 8d 0f 	lds	r18, 0x0F8D	; 0x800f8d <remaining_len.3222>
    60b4:	30 91 8e 0f 	lds	r19, 0x0F8E	; 0x800f8e <remaining_len.3222+0x1>
    60b8:	40 91 8f 0f 	lds	r20, 0x0F8F	; 0x800f8f <remaining_len.3222+0x2>
    60bc:	50 91 90 0f 	lds	r21, 0x0F90	; 0x800f90 <remaining_len.3222+0x3>
    60c0:	80 91 95 10 	lds	r24, 0x1095	; 0x801095 <current_len.3225>
    60c4:	90 91 96 10 	lds	r25, 0x1096	; 0x801096 <current_len.3225+0x1>
    60c8:	cc 01       	movw	r24, r24
    60ca:	a0 e0       	ldi	r26, 0x00	; 0
    60cc:	b0 e0       	ldi	r27, 0x00	; 0
    60ce:	79 01       	movw	r14, r18
    60d0:	8a 01       	movw	r16, r20
    60d2:	e8 1a       	sub	r14, r24
    60d4:	f9 0a       	sbc	r15, r25
    60d6:	0a 0b       	sbc	r16, r26
    60d8:	1b 0b       	sbc	r17, r27
    60da:	d8 01       	movw	r26, r16
    60dc:	c7 01       	movw	r24, r14
    60de:	80 93 8d 0f 	sts	0x0F8D, r24	; 0x800f8d <remaining_len.3222>
    60e2:	90 93 8e 0f 	sts	0x0F8E, r25	; 0x800f8e <remaining_len.3222+0x1>
    60e6:	a0 93 8f 0f 	sts	0x0F8F, r26	; 0x800f8f <remaining_len.3222+0x2>
    60ea:	b0 93 90 0f 	sts	0x0F90, r27	; 0x800f90 <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    60ee:	40 91 95 10 	lds	r20, 0x1095	; 0x801095 <current_len.3225>
    60f2:	50 91 96 10 	lds	r21, 0x1096	; 0x801096 <current_len.3225+0x1>
    60f6:	29 81       	ldd	r18, Y+1	; 0x01
    60f8:	3a 81       	ldd	r19, Y+2	; 0x02
    60fa:	8b 81       	ldd	r24, Y+3	; 0x03
    60fc:	9c 81       	ldd	r25, Y+4	; 0x04
    60fe:	ad 81       	ldd	r26, Y+5	; 0x05
    6100:	be 81       	ldd	r27, Y+6	; 0x06
    6102:	bc 01       	movw	r22, r24
    6104:	cd 01       	movw	r24, r26
    6106:	0e 94 0c 5b 	call	0xb618	; 0xb618 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    610a:	8b 81       	ldd	r24, Y+3	; 0x03
    610c:	9c 81       	ldd	r25, Y+4	; 0x04
    610e:	ad 81       	ldd	r26, Y+5	; 0x05
    6110:	be 81       	ldd	r27, Y+6	; 0x06
    6112:	bc 01       	movw	r22, r24
    6114:	cd 01       	movw	r24, r26
    6116:	0e 94 19 5c 	call	0xb832	; 0xb832 <flash_program_page>
		flash_addr = next_page_addr;
    611a:	80 91 91 0f 	lds	r24, 0x0F91	; 0x800f91 <next_page_addr.3224>
    611e:	90 91 92 0f 	lds	r25, 0x0F92	; 0x800f92 <next_page_addr.3224+0x1>
    6122:	a0 91 93 0f 	lds	r26, 0x0F93	; 0x800f93 <next_page_addr.3224+0x2>
    6126:	b0 91 94 0f 	lds	r27, 0x0F94	; 0x800f94 <next_page_addr.3224+0x3>
    612a:	8b 83       	std	Y+3, r24	; 0x03
    612c:	9c 83       	std	Y+4, r25	; 0x04
    612e:	ad 83       	std	Y+5, r26	; 0x05
    6130:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    6132:	80 91 95 10 	lds	r24, 0x1095	; 0x801095 <current_len.3225>
    6136:	90 91 96 10 	lds	r25, 0x1096	; 0x801096 <current_len.3225+0x1>
    613a:	29 81       	ldd	r18, Y+1	; 0x01
    613c:	3a 81       	ldd	r19, Y+2	; 0x02
    613e:	82 0f       	add	r24, r18
    6140:	93 1f       	adc	r25, r19
    6142:	9a 83       	std	Y+2, r25	; 0x02
    6144:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    6146:	80 91 8d 0f 	lds	r24, 0x0F8D	; 0x800f8d <remaining_len.3222>
    614a:	90 91 8e 0f 	lds	r25, 0x0F8E	; 0x800f8e <remaining_len.3222+0x1>
    614e:	a0 91 8f 0f 	lds	r26, 0x0F8F	; 0x800f8f <remaining_len.3222+0x2>
    6152:	b0 91 90 0f 	lds	r27, 0x0F90	; 0x800f90 <remaining_len.3222+0x3>
    6156:	89 2b       	or	r24, r25
    6158:	8a 2b       	or	r24, r26
    615a:	8b 2b       	or	r24, r27
    615c:	09 f0       	breq	.+2      	; 0x6160 <flash_write+0x1ca>
    615e:	43 cf       	rjmp	.-378    	; 0x5fe6 <flash_write+0x50>
	                               * be written to the next page */
}
    6160:	00 00       	nop
    6162:	2c 96       	adiw	r28, 0x0c	; 12
    6164:	0f b6       	in	r0, 0x3f	; 63
    6166:	f8 94       	cli
    6168:	de bf       	out	0x3e, r29	; 62
    616a:	0f be       	out	0x3f, r0	; 63
    616c:	cd bf       	out	0x3d, r28	; 61
    616e:	df 91       	pop	r29
    6170:	cf 91       	pop	r28
    6172:	1f 91       	pop	r17
    6174:	0f 91       	pop	r16
    6176:	ff 90       	pop	r15
    6178:	ef 90       	pop	r14
    617a:	08 95       	ret

0000617c <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    617c:	0f 93       	push	r16
    617e:	1f 93       	push	r17
    6180:	cf 93       	push	r28
    6182:	df 93       	push	r29
    6184:	cd b7       	in	r28, 0x3d	; 61
    6186:	de b7       	in	r29, 0x3e	; 62
    6188:	62 97       	sbiw	r28, 0x12	; 18
    618a:	0f b6       	in	r0, 0x3f	; 63
    618c:	f8 94       	cli
    618e:	de bf       	out	0x3e, r29	; 62
    6190:	0f be       	out	0x3f, r0	; 63
    6192:	cd bf       	out	0x3d, r28	; 61
    6194:	69 87       	std	Y+9, r22	; 0x09
    6196:	7a 87       	std	Y+10, r23	; 0x0a
    6198:	8b 87       	std	Y+11, r24	; 0x0b
    619a:	9c 87       	std	Y+12, r25	; 0x0c
    619c:	2d 87       	std	Y+13, r18	; 0x0d
    619e:	3e 87       	std	Y+14, r19	; 0x0e
    61a0:	4f 87       	std	Y+15, r20	; 0x0f
    61a2:	58 8b       	std	Y+16, r21	; 0x10
    61a4:	1a 8b       	std	Y+18, r17	; 0x12
    61a6:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    61a8:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <cpu_irq_save>
    61ac:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    61ae:	1a 82       	std	Y+2, r1	; 0x02
    61b0:	19 82       	std	Y+1, r1	; 0x01
    61b2:	29 c0       	rjmp	.+82     	; 0x6206 <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    61b4:	29 89       	ldd	r18, Y+17	; 0x11
    61b6:	3a 89       	ldd	r19, Y+18	; 0x12
    61b8:	89 81       	ldd	r24, Y+1	; 0x01
    61ba:	9a 81       	ldd	r25, Y+2	; 0x02
    61bc:	b9 01       	movw	r22, r18
    61be:	68 0f       	add	r22, r24
    61c0:	79 1f       	adc	r23, r25
    61c2:	89 85       	ldd	r24, Y+9	; 0x09
    61c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    61c6:	ab 85       	ldd	r26, Y+11	; 0x0b
    61c8:	bc 85       	ldd	r27, Y+12	; 0x0c
    61ca:	9c 01       	movw	r18, r24
    61cc:	ad 01       	movw	r20, r26
    61ce:	2f 5f       	subi	r18, 0xFF	; 255
    61d0:	3f 4f       	sbci	r19, 0xFF	; 255
    61d2:	4f 4f       	sbci	r20, 0xFF	; 255
    61d4:	5f 4f       	sbci	r21, 0xFF	; 255
    61d6:	29 87       	std	Y+9, r18	; 0x09
    61d8:	3a 87       	std	Y+10, r19	; 0x0a
    61da:	4b 87       	std	Y+11, r20	; 0x0b
    61dc:	5c 87       	std	Y+12, r21	; 0x0c
    61de:	8c 83       	std	Y+4, r24	; 0x04
    61e0:	9d 83       	std	Y+5, r25	; 0x05
    61e2:	ae 83       	std	Y+6, r26	; 0x06
    61e4:	bf 83       	std	Y+7, r27	; 0x07
    61e6:	8c 81       	ldd	r24, Y+4	; 0x04
    61e8:	9d 81       	ldd	r25, Y+5	; 0x05
    61ea:	ae 81       	ldd	r26, Y+6	; 0x06
    61ec:	bf 81       	ldd	r27, Y+7	; 0x07
    61ee:	ab bf       	out	0x3b, r26	; 59
    61f0:	fc 01       	movw	r30, r24
    61f2:	87 91       	elpm	r24, Z+
    61f4:	88 87       	std	Y+8, r24	; 0x08
    61f6:	88 85       	ldd	r24, Y+8	; 0x08
    61f8:	fb 01       	movw	r30, r22
    61fa:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    61fc:	89 81       	ldd	r24, Y+1	; 0x01
    61fe:	9a 81       	ldd	r25, Y+2	; 0x02
    6200:	01 96       	adiw	r24, 0x01	; 1
    6202:	9a 83       	std	Y+2, r25	; 0x02
    6204:	89 83       	std	Y+1, r24	; 0x01
    6206:	89 81       	ldd	r24, Y+1	; 0x01
    6208:	9a 81       	ldd	r25, Y+2	; 0x02
    620a:	9c 01       	movw	r18, r24
    620c:	40 e0       	ldi	r20, 0x00	; 0
    620e:	50 e0       	ldi	r21, 0x00	; 0
    6210:	8d 85       	ldd	r24, Y+13	; 0x0d
    6212:	9e 85       	ldd	r25, Y+14	; 0x0e
    6214:	af 85       	ldd	r26, Y+15	; 0x0f
    6216:	b8 89       	ldd	r27, Y+16	; 0x10
    6218:	28 17       	cp	r18, r24
    621a:	39 07       	cpc	r19, r25
    621c:	4a 07       	cpc	r20, r26
    621e:	5b 07       	cpc	r21, r27
    6220:	48 f2       	brcs	.-110    	; 0x61b4 <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    6222:	8b 81       	ldd	r24, Y+3	; 0x03
    6224:	0e 94 bb 2f 	call	0x5f76	; 0x5f76 <cpu_irq_restore>
}
    6228:	00 00       	nop
    622a:	62 96       	adiw	r28, 0x12	; 18
    622c:	0f b6       	in	r0, 0x3f	; 63
    622e:	f8 94       	cli
    6230:	de bf       	out	0x3e, r29	; 62
    6232:	0f be       	out	0x3f, r0	; 63
    6234:	cd bf       	out	0x3d, r28	; 61
    6236:	df 91       	pop	r29
    6238:	cf 91       	pop	r28
    623a:	1f 91       	pop	r17
    623c:	0f 91       	pop	r16
    623e:	08 95       	ret

00006240 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    6240:	cf 93       	push	r28
    6242:	df 93       	push	r29
    6244:	1f 92       	push	r1
    6246:	cd b7       	in	r28, 0x3d	; 61
    6248:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    624a:	8f e5       	ldi	r24, 0x5F	; 95
    624c:	90 e0       	ldi	r25, 0x00	; 0
    624e:	fc 01       	movw	r30, r24
    6250:	80 81       	ld	r24, Z
    6252:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6254:	f8 94       	cli
	return flags;
    6256:	89 81       	ldd	r24, Y+1	; 0x01
}
    6258:	0f 90       	pop	r0
    625a:	df 91       	pop	r29
    625c:	cf 91       	pop	r28
    625e:	08 95       	ret

00006260 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    6260:	cf 93       	push	r28
    6262:	df 93       	push	r29
    6264:	1f 92       	push	r1
    6266:	cd b7       	in	r28, 0x3d	; 61
    6268:	de b7       	in	r29, 0x3e	; 62
    626a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    626c:	8f e5       	ldi	r24, 0x5F	; 95
    626e:	90 e0       	ldi	r25, 0x00	; 0
    6270:	29 81       	ldd	r18, Y+1	; 0x01
    6272:	fc 01       	movw	r30, r24
    6274:	20 83       	st	Z, r18
}
    6276:	00 00       	nop
    6278:	0f 90       	pop	r0
    627a:	df 91       	pop	r29
    627c:	cf 91       	pop	r28
    627e:	08 95       	ret

00006280 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    6280:	cf 93       	push	r28
    6282:	df 93       	push	r29
    6284:	00 d0       	rcall	.+0      	; 0x6286 <sysclk_enable_peripheral_clock+0x6>
    6286:	cd b7       	in	r28, 0x3d	; 61
    6288:	de b7       	in	r29, 0x3e	; 62
    628a:	9a 83       	std	Y+2, r25	; 0x02
    628c:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    628e:	89 81       	ldd	r24, Y+1	; 0x01
    6290:	9a 81       	ldd	r25, Y+2	; 0x02
    6292:	89 2b       	or	r24, r25
    6294:	09 f4       	brne	.+2      	; 0x6298 <sysclk_enable_peripheral_clock+0x18>
    6296:	7b c0       	rjmp	.+246    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    6298:	89 81       	ldd	r24, Y+1	; 0x01
    629a:	9a 81       	ldd	r25, Y+2	; 0x02
    629c:	88 37       	cpi	r24, 0x78	; 120
    629e:	91 05       	cpc	r25, r1
    62a0:	49 f4       	brne	.+18     	; 0x62b4 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    62a2:	61 e0       	ldi	r22, 0x01	; 1
    62a4:	80 e0       	ldi	r24, 0x00	; 0
    62a6:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    62aa:	60 e1       	ldi	r22, 0x10	; 16
    62ac:	80 e0       	ldi	r24, 0x00	; 0
    62ae:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    62b2:	6d c0       	rjmp	.+218    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    62b4:	89 81       	ldd	r24, Y+1	; 0x01
    62b6:	9a 81       	ldd	r25, Y+2	; 0x02
    62b8:	80 3c       	cpi	r24, 0xC0	; 192
    62ba:	91 05       	cpc	r25, r1
    62bc:	29 f4       	brne	.+10     	; 0x62c8 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    62be:	62 e0       	ldi	r22, 0x02	; 2
    62c0:	80 e0       	ldi	r24, 0x00	; 0
    62c2:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    62c6:	63 c0       	rjmp	.+198    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    62c8:	89 81       	ldd	r24, Y+1	; 0x01
    62ca:	9a 81       	ldd	r25, Y+2	; 0x02
    62cc:	8c 34       	cpi	r24, 0x4C	; 76
    62ce:	91 05       	cpc	r25, r1
    62d0:	29 f4       	brne	.+10     	; 0x62dc <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    62d2:	64 e0       	ldi	r22, 0x04	; 4
    62d4:	80 e0       	ldi	r24, 0x00	; 0
    62d6:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    62da:	59 c0       	rjmp	.+178    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    62dc:	89 81       	ldd	r24, Y+1	; 0x01
    62de:	9a 81       	ldd	r25, Y+2	; 0x02
    62e0:	80 38       	cpi	r24, 0x80	; 128
    62e2:	91 05       	cpc	r25, r1
    62e4:	29 f4       	brne	.+10     	; 0x62f0 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    62e6:	68 e0       	ldi	r22, 0x08	; 8
    62e8:	80 e0       	ldi	r24, 0x00	; 0
    62ea:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    62ee:	4f c0       	rjmp	.+158    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    62f0:	89 81       	ldd	r24, Y+1	; 0x01
    62f2:	9a 81       	ldd	r25, Y+2	; 0x02
    62f4:	84 34       	cpi	r24, 0x44	; 68
    62f6:	91 05       	cpc	r25, r1
    62f8:	29 f4       	brne	.+10     	; 0x6304 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    62fa:	60 e2       	ldi	r22, 0x20	; 32
    62fc:	80 e0       	ldi	r24, 0x00	; 0
    62fe:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6302:	45 c0       	rjmp	.+138    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    6304:	89 81       	ldd	r24, Y+1	; 0x01
    6306:	9a 81       	ldd	r25, Y+2	; 0x02
    6308:	80 3b       	cpi	r24, 0xB0	; 176
    630a:	91 05       	cpc	r25, r1
    630c:	29 f4       	brne	.+10     	; 0x6318 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    630e:	60 e4       	ldi	r22, 0x40	; 64
    6310:	80 e0       	ldi	r24, 0x00	; 0
    6312:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6316:	3b c0       	rjmp	.+118    	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    6318:	89 81       	ldd	r24, Y+1	; 0x01
    631a:	9a 81       	ldd	r25, Y+2	; 0x02
    631c:	88 3b       	cpi	r24, 0xB8	; 184
    631e:	91 05       	cpc	r25, r1
    6320:	29 f4       	brne	.+10     	; 0x632c <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    6322:	60 e8       	ldi	r22, 0x80	; 128
    6324:	80 e0       	ldi	r24, 0x00	; 0
    6326:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    632a:	31 c0       	rjmp	.+98     	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    632c:	89 81       	ldd	r24, Y+1	; 0x01
    632e:	9a 81       	ldd	r25, Y+2	; 0x02
    6330:	88 3c       	cpi	r24, 0xC8	; 200
    6332:	91 05       	cpc	r25, r1
    6334:	29 f4       	brne	.+10     	; 0x6340 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    6336:	61 e0       	ldi	r22, 0x01	; 1
    6338:	81 e0       	ldi	r24, 0x01	; 1
    633a:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    633e:	27 c0       	rjmp	.+78     	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    6340:	89 81       	ldd	r24, Y+1	; 0x01
    6342:	9a 81       	ldd	r25, Y+2	; 0x02
    6344:	80 39       	cpi	r24, 0x90	; 144
    6346:	91 05       	cpc	r25, r1
    6348:	29 f4       	brne	.+10     	; 0x6354 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    634a:	68 e0       	ldi	r22, 0x08	; 8
    634c:	81 e0       	ldi	r24, 0x01	; 1
    634e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6352:	1d c0       	rjmp	.+58     	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    6354:	89 81       	ldd	r24, Y+1	; 0x01
    6356:	9a 81       	ldd	r25, Y+2	; 0x02
    6358:	80 3a       	cpi	r24, 0xA0	; 160
    635a:	91 05       	cpc	r25, r1
    635c:	29 f4       	brne	.+10     	; 0x6368 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    635e:	60 e1       	ldi	r22, 0x10	; 16
    6360:	81 e0       	ldi	r24, 0x01	; 1
    6362:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6366:	13 c0       	rjmp	.+38     	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    6368:	89 81       	ldd	r24, Y+1	; 0x01
    636a:	9a 81       	ldd	r25, Y+2	; 0x02
    636c:	80 32       	cpi	r24, 0x20	; 32
    636e:	91 40       	sbci	r25, 0x01	; 1
    6370:	29 f4       	brne	.+10     	; 0x637c <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    6372:	60 e2       	ldi	r22, 0x20	; 32
    6374:	81 e0       	ldi	r24, 0x01	; 1
    6376:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    637a:	09 c0       	rjmp	.+18     	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    637c:	89 81       	ldd	r24, Y+1	; 0x01
    637e:	9a 81       	ldd	r25, Y+2	; 0x02
    6380:	83 34       	cpi	r24, 0x43	; 67
    6382:	91 40       	sbci	r25, 0x01	; 1
    6384:	21 f4       	brne	.+8      	; 0x638e <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    6386:	60 e4       	ldi	r22, 0x40	; 64
    6388:	81 e0       	ldi	r24, 0x01	; 1
    638a:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    638e:	00 00       	nop
    6390:	0f 90       	pop	r0
    6392:	0f 90       	pop	r0
    6394:	df 91       	pop	r29
    6396:	cf 91       	pop	r28
    6398:	08 95       	ret

0000639a <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    639a:	cf 93       	push	r28
    639c:	df 93       	push	r29
    639e:	00 d0       	rcall	.+0      	; 0x63a0 <sysclk_disable_peripheral_clock+0x6>
    63a0:	cd b7       	in	r28, 0x3d	; 61
    63a2:	de b7       	in	r29, 0x3e	; 62
    63a4:	9a 83       	std	Y+2, r25	; 0x02
    63a6:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    63a8:	89 81       	ldd	r24, Y+1	; 0x01
    63aa:	9a 81       	ldd	r25, Y+2	; 0x02
    63ac:	89 2b       	or	r24, r25
    63ae:	09 f4       	brne	.+2      	; 0x63b2 <sysclk_disable_peripheral_clock+0x18>
    63b0:	7b c0       	rjmp	.+246    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    63b2:	89 81       	ldd	r24, Y+1	; 0x01
    63b4:	9a 81       	ldd	r25, Y+2	; 0x02
    63b6:	88 37       	cpi	r24, 0x78	; 120
    63b8:	91 05       	cpc	r25, r1
    63ba:	49 f4       	brne	.+18     	; 0x63ce <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    63bc:	61 e0       	ldi	r22, 0x01	; 1
    63be:	80 e0       	ldi	r24, 0x00	; 0
    63c0:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    63c4:	60 e1       	ldi	r22, 0x10	; 16
    63c6:	80 e0       	ldi	r24, 0x00	; 0
    63c8:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63cc:	6d c0       	rjmp	.+218    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    63ce:	89 81       	ldd	r24, Y+1	; 0x01
    63d0:	9a 81       	ldd	r25, Y+2	; 0x02
    63d2:	80 3c       	cpi	r24, 0xC0	; 192
    63d4:	91 05       	cpc	r25, r1
    63d6:	29 f4       	brne	.+10     	; 0x63e2 <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    63d8:	62 e0       	ldi	r22, 0x02	; 2
    63da:	80 e0       	ldi	r24, 0x00	; 0
    63dc:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63e0:	63 c0       	rjmp	.+198    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    63e2:	89 81       	ldd	r24, Y+1	; 0x01
    63e4:	9a 81       	ldd	r25, Y+2	; 0x02
    63e6:	8c 34       	cpi	r24, 0x4C	; 76
    63e8:	91 05       	cpc	r25, r1
    63ea:	29 f4       	brne	.+10     	; 0x63f6 <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    63ec:	64 e0       	ldi	r22, 0x04	; 4
    63ee:	80 e0       	ldi	r24, 0x00	; 0
    63f0:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63f4:	59 c0       	rjmp	.+178    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    63f6:	89 81       	ldd	r24, Y+1	; 0x01
    63f8:	9a 81       	ldd	r25, Y+2	; 0x02
    63fa:	80 38       	cpi	r24, 0x80	; 128
    63fc:	91 05       	cpc	r25, r1
    63fe:	29 f4       	brne	.+10     	; 0x640a <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    6400:	68 e0       	ldi	r22, 0x08	; 8
    6402:	80 e0       	ldi	r24, 0x00	; 0
    6404:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6408:	4f c0       	rjmp	.+158    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    640a:	89 81       	ldd	r24, Y+1	; 0x01
    640c:	9a 81       	ldd	r25, Y+2	; 0x02
    640e:	84 34       	cpi	r24, 0x44	; 68
    6410:	91 05       	cpc	r25, r1
    6412:	29 f4       	brne	.+10     	; 0x641e <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    6414:	60 e2       	ldi	r22, 0x20	; 32
    6416:	80 e0       	ldi	r24, 0x00	; 0
    6418:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    641c:	45 c0       	rjmp	.+138    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    641e:	89 81       	ldd	r24, Y+1	; 0x01
    6420:	9a 81       	ldd	r25, Y+2	; 0x02
    6422:	80 3b       	cpi	r24, 0xB0	; 176
    6424:	91 05       	cpc	r25, r1
    6426:	29 f4       	brne	.+10     	; 0x6432 <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    6428:	60 e4       	ldi	r22, 0x40	; 64
    642a:	80 e0       	ldi	r24, 0x00	; 0
    642c:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6430:	3b c0       	rjmp	.+118    	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    6432:	89 81       	ldd	r24, Y+1	; 0x01
    6434:	9a 81       	ldd	r25, Y+2	; 0x02
    6436:	88 3b       	cpi	r24, 0xB8	; 184
    6438:	91 05       	cpc	r25, r1
    643a:	29 f4       	brne	.+10     	; 0x6446 <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    643c:	60 e8       	ldi	r22, 0x80	; 128
    643e:	80 e0       	ldi	r24, 0x00	; 0
    6440:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6444:	31 c0       	rjmp	.+98     	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    6446:	89 81       	ldd	r24, Y+1	; 0x01
    6448:	9a 81       	ldd	r25, Y+2	; 0x02
    644a:	88 3c       	cpi	r24, 0xC8	; 200
    644c:	91 05       	cpc	r25, r1
    644e:	29 f4       	brne	.+10     	; 0x645a <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    6450:	61 e0       	ldi	r22, 0x01	; 1
    6452:	81 e0       	ldi	r24, 0x01	; 1
    6454:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6458:	27 c0       	rjmp	.+78     	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    645a:	89 81       	ldd	r24, Y+1	; 0x01
    645c:	9a 81       	ldd	r25, Y+2	; 0x02
    645e:	80 39       	cpi	r24, 0x90	; 144
    6460:	91 05       	cpc	r25, r1
    6462:	29 f4       	brne	.+10     	; 0x646e <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    6464:	68 e0       	ldi	r22, 0x08	; 8
    6466:	81 e0       	ldi	r24, 0x01	; 1
    6468:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    646c:	1d c0       	rjmp	.+58     	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    646e:	89 81       	ldd	r24, Y+1	; 0x01
    6470:	9a 81       	ldd	r25, Y+2	; 0x02
    6472:	80 3a       	cpi	r24, 0xA0	; 160
    6474:	91 05       	cpc	r25, r1
    6476:	29 f4       	brne	.+10     	; 0x6482 <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    6478:	60 e1       	ldi	r22, 0x10	; 16
    647a:	81 e0       	ldi	r24, 0x01	; 1
    647c:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6480:	13 c0       	rjmp	.+38     	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    6482:	89 81       	ldd	r24, Y+1	; 0x01
    6484:	9a 81       	ldd	r25, Y+2	; 0x02
    6486:	80 32       	cpi	r24, 0x20	; 32
    6488:	91 40       	sbci	r25, 0x01	; 1
    648a:	29 f4       	brne	.+10     	; 0x6496 <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    648c:	60 e2       	ldi	r22, 0x20	; 32
    648e:	81 e0       	ldi	r24, 0x01	; 1
    6490:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6494:	09 c0       	rjmp	.+18     	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    6496:	89 81       	ldd	r24, Y+1	; 0x01
    6498:	9a 81       	ldd	r25, Y+2	; 0x02
    649a:	83 34       	cpi	r24, 0x43	; 67
    649c:	91 40       	sbci	r25, 0x01	; 1
    649e:	21 f4       	brne	.+8      	; 0x64a8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    64a0:	60 e4       	ldi	r22, 0x40	; 64
    64a2:	81 e0       	ldi	r24, 0x01	; 1
    64a4:	0e 94 a9 44 	call	0x8952	; 0x8952 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64a8:	00 00       	nop
    64aa:	0f 90       	pop	r0
    64ac:	0f 90       	pop	r0
    64ae:	df 91       	pop	r29
    64b0:	cf 91       	pop	r28
    64b2:	08 95       	ret

000064b4 <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    64b4:	1f 92       	push	r1
    64b6:	0f 92       	push	r0
    64b8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    64bc:	0f 92       	push	r0
    64be:	11 24       	eor	r1, r1
    64c0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    64c4:	0f 92       	push	r0
    64c6:	2f 93       	push	r18
    64c8:	3f 93       	push	r19
    64ca:	4f 93       	push	r20
    64cc:	5f 93       	push	r21
    64ce:	6f 93       	push	r22
    64d0:	7f 93       	push	r23
    64d2:	8f 93       	push	r24
    64d4:	9f 93       	push	r25
    64d6:	af 93       	push	r26
    64d8:	bf 93       	push	r27
    64da:	ef 93       	push	r30
    64dc:	ff 93       	push	r31
    64de:	cf 93       	push	r28
    64e0:	df 93       	push	r29
    64e2:	cd b7       	in	r28, 0x3d	; 61
    64e4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    64e6:	80 91 97 10 	lds	r24, 0x1097	; 0x801097 <tc_tccr1_ovf_callback>
    64ea:	90 91 98 10 	lds	r25, 0x1098	; 0x801098 <tc_tccr1_ovf_callback+0x1>
    64ee:	89 2b       	or	r24, r25
    64f0:	31 f0       	breq	.+12     	; 0x64fe <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    64f2:	80 91 97 10 	lds	r24, 0x1097	; 0x801097 <tc_tccr1_ovf_callback>
    64f6:	90 91 98 10 	lds	r25, 0x1098	; 0x801098 <tc_tccr1_ovf_callback+0x1>
    64fa:	fc 01       	movw	r30, r24
    64fc:	09 95       	icall
	}
}
    64fe:	00 00       	nop
    6500:	df 91       	pop	r29
    6502:	cf 91       	pop	r28
    6504:	ff 91       	pop	r31
    6506:	ef 91       	pop	r30
    6508:	bf 91       	pop	r27
    650a:	af 91       	pop	r26
    650c:	9f 91       	pop	r25
    650e:	8f 91       	pop	r24
    6510:	7f 91       	pop	r23
    6512:	6f 91       	pop	r22
    6514:	5f 91       	pop	r21
    6516:	4f 91       	pop	r20
    6518:	3f 91       	pop	r19
    651a:	2f 91       	pop	r18
    651c:	0f 90       	pop	r0
    651e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6522:	0f 90       	pop	r0
    6524:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6528:	0f 90       	pop	r0
    652a:	1f 90       	pop	r1
    652c:	18 95       	reti

0000652e <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    652e:	1f 92       	push	r1
    6530:	0f 92       	push	r0
    6532:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6536:	0f 92       	push	r0
    6538:	11 24       	eor	r1, r1
    653a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    653e:	0f 92       	push	r0
    6540:	2f 93       	push	r18
    6542:	3f 93       	push	r19
    6544:	4f 93       	push	r20
    6546:	5f 93       	push	r21
    6548:	6f 93       	push	r22
    654a:	7f 93       	push	r23
    654c:	8f 93       	push	r24
    654e:	9f 93       	push	r25
    6550:	af 93       	push	r26
    6552:	bf 93       	push	r27
    6554:	ef 93       	push	r30
    6556:	ff 93       	push	r31
    6558:	cf 93       	push	r28
    655a:	df 93       	push	r29
    655c:	cd b7       	in	r28, 0x3d	; 61
    655e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    6560:	80 91 99 10 	lds	r24, 0x1099	; 0x801099 <tc_tccr1_compa_callback>
    6564:	90 91 9a 10 	lds	r25, 0x109A	; 0x80109a <tc_tccr1_compa_callback+0x1>
    6568:	89 2b       	or	r24, r25
    656a:	31 f0       	breq	.+12     	; 0x6578 <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    656c:	80 91 99 10 	lds	r24, 0x1099	; 0x801099 <tc_tccr1_compa_callback>
    6570:	90 91 9a 10 	lds	r25, 0x109A	; 0x80109a <tc_tccr1_compa_callback+0x1>
    6574:	fc 01       	movw	r30, r24
    6576:	09 95       	icall
	}
}
    6578:	00 00       	nop
    657a:	df 91       	pop	r29
    657c:	cf 91       	pop	r28
    657e:	ff 91       	pop	r31
    6580:	ef 91       	pop	r30
    6582:	bf 91       	pop	r27
    6584:	af 91       	pop	r26
    6586:	9f 91       	pop	r25
    6588:	8f 91       	pop	r24
    658a:	7f 91       	pop	r23
    658c:	6f 91       	pop	r22
    658e:	5f 91       	pop	r21
    6590:	4f 91       	pop	r20
    6592:	3f 91       	pop	r19
    6594:	2f 91       	pop	r18
    6596:	0f 90       	pop	r0
    6598:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    659c:	0f 90       	pop	r0
    659e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65a2:	0f 90       	pop	r0
    65a4:	1f 90       	pop	r1
    65a6:	18 95       	reti

000065a8 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    65a8:	1f 92       	push	r1
    65aa:	0f 92       	push	r0
    65ac:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65b0:	0f 92       	push	r0
    65b2:	11 24       	eor	r1, r1
    65b4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65b8:	0f 92       	push	r0
    65ba:	2f 93       	push	r18
    65bc:	3f 93       	push	r19
    65be:	4f 93       	push	r20
    65c0:	5f 93       	push	r21
    65c2:	6f 93       	push	r22
    65c4:	7f 93       	push	r23
    65c6:	8f 93       	push	r24
    65c8:	9f 93       	push	r25
    65ca:	af 93       	push	r26
    65cc:	bf 93       	push	r27
    65ce:	ef 93       	push	r30
    65d0:	ff 93       	push	r31
    65d2:	cf 93       	push	r28
    65d4:	df 93       	push	r29
    65d6:	cd b7       	in	r28, 0x3d	; 61
    65d8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    65da:	80 91 9b 10 	lds	r24, 0x109B	; 0x80109b <tc_tccr1_compb_callback>
    65de:	90 91 9c 10 	lds	r25, 0x109C	; 0x80109c <tc_tccr1_compb_callback+0x1>
    65e2:	89 2b       	or	r24, r25
    65e4:	31 f0       	breq	.+12     	; 0x65f2 <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    65e6:	80 91 9b 10 	lds	r24, 0x109B	; 0x80109b <tc_tccr1_compb_callback>
    65ea:	90 91 9c 10 	lds	r25, 0x109C	; 0x80109c <tc_tccr1_compb_callback+0x1>
    65ee:	fc 01       	movw	r30, r24
    65f0:	09 95       	icall
	}
}
    65f2:	00 00       	nop
    65f4:	df 91       	pop	r29
    65f6:	cf 91       	pop	r28
    65f8:	ff 91       	pop	r31
    65fa:	ef 91       	pop	r30
    65fc:	bf 91       	pop	r27
    65fe:	af 91       	pop	r26
    6600:	9f 91       	pop	r25
    6602:	8f 91       	pop	r24
    6604:	7f 91       	pop	r23
    6606:	6f 91       	pop	r22
    6608:	5f 91       	pop	r21
    660a:	4f 91       	pop	r20
    660c:	3f 91       	pop	r19
    660e:	2f 91       	pop	r18
    6610:	0f 90       	pop	r0
    6612:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6616:	0f 90       	pop	r0
    6618:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    661c:	0f 90       	pop	r0
    661e:	1f 90       	pop	r1
    6620:	18 95       	reti

00006622 <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    6622:	1f 92       	push	r1
    6624:	0f 92       	push	r0
    6626:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    662a:	0f 92       	push	r0
    662c:	11 24       	eor	r1, r1
    662e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6632:	0f 92       	push	r0
    6634:	2f 93       	push	r18
    6636:	3f 93       	push	r19
    6638:	4f 93       	push	r20
    663a:	5f 93       	push	r21
    663c:	6f 93       	push	r22
    663e:	7f 93       	push	r23
    6640:	8f 93       	push	r24
    6642:	9f 93       	push	r25
    6644:	af 93       	push	r26
    6646:	bf 93       	push	r27
    6648:	ef 93       	push	r30
    664a:	ff 93       	push	r31
    664c:	cf 93       	push	r28
    664e:	df 93       	push	r29
    6650:	cd b7       	in	r28, 0x3d	; 61
    6652:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    6654:	80 91 9d 10 	lds	r24, 0x109D	; 0x80109d <tc_tccr1_compc_callback>
    6658:	90 91 9e 10 	lds	r25, 0x109E	; 0x80109e <tc_tccr1_compc_callback+0x1>
    665c:	89 2b       	or	r24, r25
    665e:	31 f0       	breq	.+12     	; 0x666c <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    6660:	80 91 9d 10 	lds	r24, 0x109D	; 0x80109d <tc_tccr1_compc_callback>
    6664:	90 91 9e 10 	lds	r25, 0x109E	; 0x80109e <tc_tccr1_compc_callback+0x1>
    6668:	fc 01       	movw	r30, r24
    666a:	09 95       	icall
	}
}
    666c:	00 00       	nop
    666e:	df 91       	pop	r29
    6670:	cf 91       	pop	r28
    6672:	ff 91       	pop	r31
    6674:	ef 91       	pop	r30
    6676:	bf 91       	pop	r27
    6678:	af 91       	pop	r26
    667a:	9f 91       	pop	r25
    667c:	8f 91       	pop	r24
    667e:	7f 91       	pop	r23
    6680:	6f 91       	pop	r22
    6682:	5f 91       	pop	r21
    6684:	4f 91       	pop	r20
    6686:	3f 91       	pop	r19
    6688:	2f 91       	pop	r18
    668a:	0f 90       	pop	r0
    668c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6690:	0f 90       	pop	r0
    6692:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6696:	0f 90       	pop	r0
    6698:	1f 90       	pop	r1
    669a:	18 95       	reti

0000669c <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    669c:	1f 92       	push	r1
    669e:	0f 92       	push	r0
    66a0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66a4:	0f 92       	push	r0
    66a6:	11 24       	eor	r1, r1
    66a8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66ac:	0f 92       	push	r0
    66ae:	2f 93       	push	r18
    66b0:	3f 93       	push	r19
    66b2:	4f 93       	push	r20
    66b4:	5f 93       	push	r21
    66b6:	6f 93       	push	r22
    66b8:	7f 93       	push	r23
    66ba:	8f 93       	push	r24
    66bc:	9f 93       	push	r25
    66be:	af 93       	push	r26
    66c0:	bf 93       	push	r27
    66c2:	ef 93       	push	r30
    66c4:	ff 93       	push	r31
    66c6:	cf 93       	push	r28
    66c8:	df 93       	push	r29
    66ca:	cd b7       	in	r28, 0x3d	; 61
    66cc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    66ce:	80 91 9f 10 	lds	r24, 0x109F	; 0x80109f <tc_tccr3_ovf_callback>
    66d2:	90 91 a0 10 	lds	r25, 0x10A0	; 0x8010a0 <tc_tccr3_ovf_callback+0x1>
    66d6:	89 2b       	or	r24, r25
    66d8:	31 f0       	breq	.+12     	; 0x66e6 <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    66da:	80 91 9f 10 	lds	r24, 0x109F	; 0x80109f <tc_tccr3_ovf_callback>
    66de:	90 91 a0 10 	lds	r25, 0x10A0	; 0x8010a0 <tc_tccr3_ovf_callback+0x1>
    66e2:	fc 01       	movw	r30, r24
    66e4:	09 95       	icall
	}
}
    66e6:	00 00       	nop
    66e8:	df 91       	pop	r29
    66ea:	cf 91       	pop	r28
    66ec:	ff 91       	pop	r31
    66ee:	ef 91       	pop	r30
    66f0:	bf 91       	pop	r27
    66f2:	af 91       	pop	r26
    66f4:	9f 91       	pop	r25
    66f6:	8f 91       	pop	r24
    66f8:	7f 91       	pop	r23
    66fa:	6f 91       	pop	r22
    66fc:	5f 91       	pop	r21
    66fe:	4f 91       	pop	r20
    6700:	3f 91       	pop	r19
    6702:	2f 91       	pop	r18
    6704:	0f 90       	pop	r0
    6706:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    670a:	0f 90       	pop	r0
    670c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6710:	0f 90       	pop	r0
    6712:	1f 90       	pop	r1
    6714:	18 95       	reti

00006716 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    6716:	1f 92       	push	r1
    6718:	0f 92       	push	r0
    671a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    671e:	0f 92       	push	r0
    6720:	11 24       	eor	r1, r1
    6722:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6726:	0f 92       	push	r0
    6728:	2f 93       	push	r18
    672a:	3f 93       	push	r19
    672c:	4f 93       	push	r20
    672e:	5f 93       	push	r21
    6730:	6f 93       	push	r22
    6732:	7f 93       	push	r23
    6734:	8f 93       	push	r24
    6736:	9f 93       	push	r25
    6738:	af 93       	push	r26
    673a:	bf 93       	push	r27
    673c:	ef 93       	push	r30
    673e:	ff 93       	push	r31
    6740:	cf 93       	push	r28
    6742:	df 93       	push	r29
    6744:	cd b7       	in	r28, 0x3d	; 61
    6746:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    6748:	80 91 a1 10 	lds	r24, 0x10A1	; 0x8010a1 <tc_tccr3_compa_callback>
    674c:	90 91 a2 10 	lds	r25, 0x10A2	; 0x8010a2 <tc_tccr3_compa_callback+0x1>
    6750:	89 2b       	or	r24, r25
    6752:	31 f0       	breq	.+12     	; 0x6760 <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    6754:	80 91 a1 10 	lds	r24, 0x10A1	; 0x8010a1 <tc_tccr3_compa_callback>
    6758:	90 91 a2 10 	lds	r25, 0x10A2	; 0x8010a2 <tc_tccr3_compa_callback+0x1>
    675c:	fc 01       	movw	r30, r24
    675e:	09 95       	icall
	}
}
    6760:	00 00       	nop
    6762:	df 91       	pop	r29
    6764:	cf 91       	pop	r28
    6766:	ff 91       	pop	r31
    6768:	ef 91       	pop	r30
    676a:	bf 91       	pop	r27
    676c:	af 91       	pop	r26
    676e:	9f 91       	pop	r25
    6770:	8f 91       	pop	r24
    6772:	7f 91       	pop	r23
    6774:	6f 91       	pop	r22
    6776:	5f 91       	pop	r21
    6778:	4f 91       	pop	r20
    677a:	3f 91       	pop	r19
    677c:	2f 91       	pop	r18
    677e:	0f 90       	pop	r0
    6780:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6784:	0f 90       	pop	r0
    6786:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    678a:	0f 90       	pop	r0
    678c:	1f 90       	pop	r1
    678e:	18 95       	reti

00006790 <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    6790:	1f 92       	push	r1
    6792:	0f 92       	push	r0
    6794:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6798:	0f 92       	push	r0
    679a:	11 24       	eor	r1, r1
    679c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67a0:	0f 92       	push	r0
    67a2:	2f 93       	push	r18
    67a4:	3f 93       	push	r19
    67a6:	4f 93       	push	r20
    67a8:	5f 93       	push	r21
    67aa:	6f 93       	push	r22
    67ac:	7f 93       	push	r23
    67ae:	8f 93       	push	r24
    67b0:	9f 93       	push	r25
    67b2:	af 93       	push	r26
    67b4:	bf 93       	push	r27
    67b6:	ef 93       	push	r30
    67b8:	ff 93       	push	r31
    67ba:	cf 93       	push	r28
    67bc:	df 93       	push	r29
    67be:	cd b7       	in	r28, 0x3d	; 61
    67c0:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    67c2:	80 91 a3 10 	lds	r24, 0x10A3	; 0x8010a3 <tc_tccr3_compb_callback>
    67c6:	90 91 a4 10 	lds	r25, 0x10A4	; 0x8010a4 <tc_tccr3_compb_callback+0x1>
    67ca:	89 2b       	or	r24, r25
    67cc:	31 f0       	breq	.+12     	; 0x67da <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    67ce:	80 91 a3 10 	lds	r24, 0x10A3	; 0x8010a3 <tc_tccr3_compb_callback>
    67d2:	90 91 a4 10 	lds	r25, 0x10A4	; 0x8010a4 <tc_tccr3_compb_callback+0x1>
    67d6:	fc 01       	movw	r30, r24
    67d8:	09 95       	icall
	}
}
    67da:	00 00       	nop
    67dc:	df 91       	pop	r29
    67de:	cf 91       	pop	r28
    67e0:	ff 91       	pop	r31
    67e2:	ef 91       	pop	r30
    67e4:	bf 91       	pop	r27
    67e6:	af 91       	pop	r26
    67e8:	9f 91       	pop	r25
    67ea:	8f 91       	pop	r24
    67ec:	7f 91       	pop	r23
    67ee:	6f 91       	pop	r22
    67f0:	5f 91       	pop	r21
    67f2:	4f 91       	pop	r20
    67f4:	3f 91       	pop	r19
    67f6:	2f 91       	pop	r18
    67f8:	0f 90       	pop	r0
    67fa:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67fe:	0f 90       	pop	r0
    6800:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6804:	0f 90       	pop	r0
    6806:	1f 90       	pop	r1
    6808:	18 95       	reti

0000680a <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    680a:	1f 92       	push	r1
    680c:	0f 92       	push	r0
    680e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6812:	0f 92       	push	r0
    6814:	11 24       	eor	r1, r1
    6816:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    681a:	0f 92       	push	r0
    681c:	2f 93       	push	r18
    681e:	3f 93       	push	r19
    6820:	4f 93       	push	r20
    6822:	5f 93       	push	r21
    6824:	6f 93       	push	r22
    6826:	7f 93       	push	r23
    6828:	8f 93       	push	r24
    682a:	9f 93       	push	r25
    682c:	af 93       	push	r26
    682e:	bf 93       	push	r27
    6830:	ef 93       	push	r30
    6832:	ff 93       	push	r31
    6834:	cf 93       	push	r28
    6836:	df 93       	push	r29
    6838:	cd b7       	in	r28, 0x3d	; 61
    683a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    683c:	80 91 a5 10 	lds	r24, 0x10A5	; 0x8010a5 <tc_tccr3_compc_callback>
    6840:	90 91 a6 10 	lds	r25, 0x10A6	; 0x8010a6 <tc_tccr3_compc_callback+0x1>
    6844:	89 2b       	or	r24, r25
    6846:	31 f0       	breq	.+12     	; 0x6854 <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    6848:	80 91 a5 10 	lds	r24, 0x10A5	; 0x8010a5 <tc_tccr3_compc_callback>
    684c:	90 91 a6 10 	lds	r25, 0x10A6	; 0x8010a6 <tc_tccr3_compc_callback+0x1>
    6850:	fc 01       	movw	r30, r24
    6852:	09 95       	icall
	}
}
    6854:	00 00       	nop
    6856:	df 91       	pop	r29
    6858:	cf 91       	pop	r28
    685a:	ff 91       	pop	r31
    685c:	ef 91       	pop	r30
    685e:	bf 91       	pop	r27
    6860:	af 91       	pop	r26
    6862:	9f 91       	pop	r25
    6864:	8f 91       	pop	r24
    6866:	7f 91       	pop	r23
    6868:	6f 91       	pop	r22
    686a:	5f 91       	pop	r21
    686c:	4f 91       	pop	r20
    686e:	3f 91       	pop	r19
    6870:	2f 91       	pop	r18
    6872:	0f 90       	pop	r0
    6874:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6878:	0f 90       	pop	r0
    687a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    687e:	0f 90       	pop	r0
    6880:	1f 90       	pop	r1
    6882:	18 95       	reti

00006884 <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    6884:	1f 92       	push	r1
    6886:	0f 92       	push	r0
    6888:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    688c:	0f 92       	push	r0
    688e:	11 24       	eor	r1, r1
    6890:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6894:	0f 92       	push	r0
    6896:	2f 93       	push	r18
    6898:	3f 93       	push	r19
    689a:	4f 93       	push	r20
    689c:	5f 93       	push	r21
    689e:	6f 93       	push	r22
    68a0:	7f 93       	push	r23
    68a2:	8f 93       	push	r24
    68a4:	9f 93       	push	r25
    68a6:	af 93       	push	r26
    68a8:	bf 93       	push	r27
    68aa:	ef 93       	push	r30
    68ac:	ff 93       	push	r31
    68ae:	cf 93       	push	r28
    68b0:	df 93       	push	r29
    68b2:	cd b7       	in	r28, 0x3d	; 61
    68b4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    68b6:	80 91 a7 10 	lds	r24, 0x10A7	; 0x8010a7 <tc_tccr4_ovf_callback>
    68ba:	90 91 a8 10 	lds	r25, 0x10A8	; 0x8010a8 <tc_tccr4_ovf_callback+0x1>
    68be:	89 2b       	or	r24, r25
    68c0:	31 f0       	breq	.+12     	; 0x68ce <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    68c2:	80 91 a7 10 	lds	r24, 0x10A7	; 0x8010a7 <tc_tccr4_ovf_callback>
    68c6:	90 91 a8 10 	lds	r25, 0x10A8	; 0x8010a8 <tc_tccr4_ovf_callback+0x1>
    68ca:	fc 01       	movw	r30, r24
    68cc:	09 95       	icall
	}
}
    68ce:	00 00       	nop
    68d0:	df 91       	pop	r29
    68d2:	cf 91       	pop	r28
    68d4:	ff 91       	pop	r31
    68d6:	ef 91       	pop	r30
    68d8:	bf 91       	pop	r27
    68da:	af 91       	pop	r26
    68dc:	9f 91       	pop	r25
    68de:	8f 91       	pop	r24
    68e0:	7f 91       	pop	r23
    68e2:	6f 91       	pop	r22
    68e4:	5f 91       	pop	r21
    68e6:	4f 91       	pop	r20
    68e8:	3f 91       	pop	r19
    68ea:	2f 91       	pop	r18
    68ec:	0f 90       	pop	r0
    68ee:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    68f2:	0f 90       	pop	r0
    68f4:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    68f8:	0f 90       	pop	r0
    68fa:	1f 90       	pop	r1
    68fc:	18 95       	reti

000068fe <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    68fe:	1f 92       	push	r1
    6900:	0f 92       	push	r0
    6902:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6906:	0f 92       	push	r0
    6908:	11 24       	eor	r1, r1
    690a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    690e:	0f 92       	push	r0
    6910:	2f 93       	push	r18
    6912:	3f 93       	push	r19
    6914:	4f 93       	push	r20
    6916:	5f 93       	push	r21
    6918:	6f 93       	push	r22
    691a:	7f 93       	push	r23
    691c:	8f 93       	push	r24
    691e:	9f 93       	push	r25
    6920:	af 93       	push	r26
    6922:	bf 93       	push	r27
    6924:	ef 93       	push	r30
    6926:	ff 93       	push	r31
    6928:	cf 93       	push	r28
    692a:	df 93       	push	r29
    692c:	cd b7       	in	r28, 0x3d	; 61
    692e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    6930:	80 91 a9 10 	lds	r24, 0x10A9	; 0x8010a9 <tc_tccr4_compa_callback>
    6934:	90 91 aa 10 	lds	r25, 0x10AA	; 0x8010aa <tc_tccr4_compa_callback+0x1>
    6938:	89 2b       	or	r24, r25
    693a:	31 f0       	breq	.+12     	; 0x6948 <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    693c:	80 91 a9 10 	lds	r24, 0x10A9	; 0x8010a9 <tc_tccr4_compa_callback>
    6940:	90 91 aa 10 	lds	r25, 0x10AA	; 0x8010aa <tc_tccr4_compa_callback+0x1>
    6944:	fc 01       	movw	r30, r24
    6946:	09 95       	icall
	}
}
    6948:	00 00       	nop
    694a:	df 91       	pop	r29
    694c:	cf 91       	pop	r28
    694e:	ff 91       	pop	r31
    6950:	ef 91       	pop	r30
    6952:	bf 91       	pop	r27
    6954:	af 91       	pop	r26
    6956:	9f 91       	pop	r25
    6958:	8f 91       	pop	r24
    695a:	7f 91       	pop	r23
    695c:	6f 91       	pop	r22
    695e:	5f 91       	pop	r21
    6960:	4f 91       	pop	r20
    6962:	3f 91       	pop	r19
    6964:	2f 91       	pop	r18
    6966:	0f 90       	pop	r0
    6968:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    696c:	0f 90       	pop	r0
    696e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6972:	0f 90       	pop	r0
    6974:	1f 90       	pop	r1
    6976:	18 95       	reti

00006978 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    6978:	1f 92       	push	r1
    697a:	0f 92       	push	r0
    697c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6980:	0f 92       	push	r0
    6982:	11 24       	eor	r1, r1
    6984:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6988:	0f 92       	push	r0
    698a:	2f 93       	push	r18
    698c:	3f 93       	push	r19
    698e:	4f 93       	push	r20
    6990:	5f 93       	push	r21
    6992:	6f 93       	push	r22
    6994:	7f 93       	push	r23
    6996:	8f 93       	push	r24
    6998:	9f 93       	push	r25
    699a:	af 93       	push	r26
    699c:	bf 93       	push	r27
    699e:	ef 93       	push	r30
    69a0:	ff 93       	push	r31
    69a2:	cf 93       	push	r28
    69a4:	df 93       	push	r29
    69a6:	cd b7       	in	r28, 0x3d	; 61
    69a8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    69aa:	80 91 ab 10 	lds	r24, 0x10AB	; 0x8010ab <tc_tccr4_compb_callback>
    69ae:	90 91 ac 10 	lds	r25, 0x10AC	; 0x8010ac <tc_tccr4_compb_callback+0x1>
    69b2:	89 2b       	or	r24, r25
    69b4:	31 f0       	breq	.+12     	; 0x69c2 <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    69b6:	80 91 ab 10 	lds	r24, 0x10AB	; 0x8010ab <tc_tccr4_compb_callback>
    69ba:	90 91 ac 10 	lds	r25, 0x10AC	; 0x8010ac <tc_tccr4_compb_callback+0x1>
    69be:	fc 01       	movw	r30, r24
    69c0:	09 95       	icall
	}
}
    69c2:	00 00       	nop
    69c4:	df 91       	pop	r29
    69c6:	cf 91       	pop	r28
    69c8:	ff 91       	pop	r31
    69ca:	ef 91       	pop	r30
    69cc:	bf 91       	pop	r27
    69ce:	af 91       	pop	r26
    69d0:	9f 91       	pop	r25
    69d2:	8f 91       	pop	r24
    69d4:	7f 91       	pop	r23
    69d6:	6f 91       	pop	r22
    69d8:	5f 91       	pop	r21
    69da:	4f 91       	pop	r20
    69dc:	3f 91       	pop	r19
    69de:	2f 91       	pop	r18
    69e0:	0f 90       	pop	r0
    69e2:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    69e6:	0f 90       	pop	r0
    69e8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    69ec:	0f 90       	pop	r0
    69ee:	1f 90       	pop	r1
    69f0:	18 95       	reti

000069f2 <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    69f2:	1f 92       	push	r1
    69f4:	0f 92       	push	r0
    69f6:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    69fa:	0f 92       	push	r0
    69fc:	11 24       	eor	r1, r1
    69fe:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6a02:	0f 92       	push	r0
    6a04:	2f 93       	push	r18
    6a06:	3f 93       	push	r19
    6a08:	4f 93       	push	r20
    6a0a:	5f 93       	push	r21
    6a0c:	6f 93       	push	r22
    6a0e:	7f 93       	push	r23
    6a10:	8f 93       	push	r24
    6a12:	9f 93       	push	r25
    6a14:	af 93       	push	r26
    6a16:	bf 93       	push	r27
    6a18:	ef 93       	push	r30
    6a1a:	ff 93       	push	r31
    6a1c:	cf 93       	push	r28
    6a1e:	df 93       	push	r29
    6a20:	cd b7       	in	r28, 0x3d	; 61
    6a22:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    6a24:	80 91 ad 10 	lds	r24, 0x10AD	; 0x8010ad <tc_tccr4_compc_callback>
    6a28:	90 91 ae 10 	lds	r25, 0x10AE	; 0x8010ae <tc_tccr4_compc_callback+0x1>
    6a2c:	89 2b       	or	r24, r25
    6a2e:	31 f0       	breq	.+12     	; 0x6a3c <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    6a30:	80 91 ad 10 	lds	r24, 0x10AD	; 0x8010ad <tc_tccr4_compc_callback>
    6a34:	90 91 ae 10 	lds	r25, 0x10AE	; 0x8010ae <tc_tccr4_compc_callback+0x1>
    6a38:	fc 01       	movw	r30, r24
    6a3a:	09 95       	icall
	}
}
    6a3c:	00 00       	nop
    6a3e:	df 91       	pop	r29
    6a40:	cf 91       	pop	r28
    6a42:	ff 91       	pop	r31
    6a44:	ef 91       	pop	r30
    6a46:	bf 91       	pop	r27
    6a48:	af 91       	pop	r26
    6a4a:	9f 91       	pop	r25
    6a4c:	8f 91       	pop	r24
    6a4e:	7f 91       	pop	r23
    6a50:	6f 91       	pop	r22
    6a52:	5f 91       	pop	r21
    6a54:	4f 91       	pop	r20
    6a56:	3f 91       	pop	r19
    6a58:	2f 91       	pop	r18
    6a5a:	0f 90       	pop	r0
    6a5c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6a60:	0f 90       	pop	r0
    6a62:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6a66:	0f 90       	pop	r0
    6a68:	1f 90       	pop	r1
    6a6a:	18 95       	reti

00006a6c <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    6a6c:	1f 92       	push	r1
    6a6e:	0f 92       	push	r0
    6a70:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6a74:	0f 92       	push	r0
    6a76:	11 24       	eor	r1, r1
    6a78:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6a7c:	0f 92       	push	r0
    6a7e:	2f 93       	push	r18
    6a80:	3f 93       	push	r19
    6a82:	4f 93       	push	r20
    6a84:	5f 93       	push	r21
    6a86:	6f 93       	push	r22
    6a88:	7f 93       	push	r23
    6a8a:	8f 93       	push	r24
    6a8c:	9f 93       	push	r25
    6a8e:	af 93       	push	r26
    6a90:	bf 93       	push	r27
    6a92:	ef 93       	push	r30
    6a94:	ff 93       	push	r31
    6a96:	cf 93       	push	r28
    6a98:	df 93       	push	r29
    6a9a:	cd b7       	in	r28, 0x3d	; 61
    6a9c:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    6a9e:	80 91 af 10 	lds	r24, 0x10AF	; 0x8010af <tc_tccr5_ovf_callback>
    6aa2:	90 91 b0 10 	lds	r25, 0x10B0	; 0x8010b0 <tc_tccr5_ovf_callback+0x1>
    6aa6:	89 2b       	or	r24, r25
    6aa8:	31 f0       	breq	.+12     	; 0x6ab6 <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    6aaa:	80 91 af 10 	lds	r24, 0x10AF	; 0x8010af <tc_tccr5_ovf_callback>
    6aae:	90 91 b0 10 	lds	r25, 0x10B0	; 0x8010b0 <tc_tccr5_ovf_callback+0x1>
    6ab2:	fc 01       	movw	r30, r24
    6ab4:	09 95       	icall
	}
}
    6ab6:	00 00       	nop
    6ab8:	df 91       	pop	r29
    6aba:	cf 91       	pop	r28
    6abc:	ff 91       	pop	r31
    6abe:	ef 91       	pop	r30
    6ac0:	bf 91       	pop	r27
    6ac2:	af 91       	pop	r26
    6ac4:	9f 91       	pop	r25
    6ac6:	8f 91       	pop	r24
    6ac8:	7f 91       	pop	r23
    6aca:	6f 91       	pop	r22
    6acc:	5f 91       	pop	r21
    6ace:	4f 91       	pop	r20
    6ad0:	3f 91       	pop	r19
    6ad2:	2f 91       	pop	r18
    6ad4:	0f 90       	pop	r0
    6ad6:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6ada:	0f 90       	pop	r0
    6adc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6ae0:	0f 90       	pop	r0
    6ae2:	1f 90       	pop	r1
    6ae4:	18 95       	reti

00006ae6 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    6ae6:	1f 92       	push	r1
    6ae8:	0f 92       	push	r0
    6aea:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6aee:	0f 92       	push	r0
    6af0:	11 24       	eor	r1, r1
    6af2:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6af6:	0f 92       	push	r0
    6af8:	2f 93       	push	r18
    6afa:	3f 93       	push	r19
    6afc:	4f 93       	push	r20
    6afe:	5f 93       	push	r21
    6b00:	6f 93       	push	r22
    6b02:	7f 93       	push	r23
    6b04:	8f 93       	push	r24
    6b06:	9f 93       	push	r25
    6b08:	af 93       	push	r26
    6b0a:	bf 93       	push	r27
    6b0c:	ef 93       	push	r30
    6b0e:	ff 93       	push	r31
    6b10:	cf 93       	push	r28
    6b12:	df 93       	push	r29
    6b14:	cd b7       	in	r28, 0x3d	; 61
    6b16:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    6b18:	80 91 b1 10 	lds	r24, 0x10B1	; 0x8010b1 <tc_tccr5_compa_callback>
    6b1c:	90 91 b2 10 	lds	r25, 0x10B2	; 0x8010b2 <tc_tccr5_compa_callback+0x1>
    6b20:	89 2b       	or	r24, r25
    6b22:	31 f0       	breq	.+12     	; 0x6b30 <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    6b24:	80 91 b1 10 	lds	r24, 0x10B1	; 0x8010b1 <tc_tccr5_compa_callback>
    6b28:	90 91 b2 10 	lds	r25, 0x10B2	; 0x8010b2 <tc_tccr5_compa_callback+0x1>
    6b2c:	fc 01       	movw	r30, r24
    6b2e:	09 95       	icall
	}
}
    6b30:	00 00       	nop
    6b32:	df 91       	pop	r29
    6b34:	cf 91       	pop	r28
    6b36:	ff 91       	pop	r31
    6b38:	ef 91       	pop	r30
    6b3a:	bf 91       	pop	r27
    6b3c:	af 91       	pop	r26
    6b3e:	9f 91       	pop	r25
    6b40:	8f 91       	pop	r24
    6b42:	7f 91       	pop	r23
    6b44:	6f 91       	pop	r22
    6b46:	5f 91       	pop	r21
    6b48:	4f 91       	pop	r20
    6b4a:	3f 91       	pop	r19
    6b4c:	2f 91       	pop	r18
    6b4e:	0f 90       	pop	r0
    6b50:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6b54:	0f 90       	pop	r0
    6b56:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6b5a:	0f 90       	pop	r0
    6b5c:	1f 90       	pop	r1
    6b5e:	18 95       	reti

00006b60 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    6b60:	1f 92       	push	r1
    6b62:	0f 92       	push	r0
    6b64:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6b68:	0f 92       	push	r0
    6b6a:	11 24       	eor	r1, r1
    6b6c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6b70:	0f 92       	push	r0
    6b72:	2f 93       	push	r18
    6b74:	3f 93       	push	r19
    6b76:	4f 93       	push	r20
    6b78:	5f 93       	push	r21
    6b7a:	6f 93       	push	r22
    6b7c:	7f 93       	push	r23
    6b7e:	8f 93       	push	r24
    6b80:	9f 93       	push	r25
    6b82:	af 93       	push	r26
    6b84:	bf 93       	push	r27
    6b86:	ef 93       	push	r30
    6b88:	ff 93       	push	r31
    6b8a:	cf 93       	push	r28
    6b8c:	df 93       	push	r29
    6b8e:	cd b7       	in	r28, 0x3d	; 61
    6b90:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    6b92:	80 91 b3 10 	lds	r24, 0x10B3	; 0x8010b3 <tc_tccr5_compb_callback>
    6b96:	90 91 b4 10 	lds	r25, 0x10B4	; 0x8010b4 <tc_tccr5_compb_callback+0x1>
    6b9a:	89 2b       	or	r24, r25
    6b9c:	31 f0       	breq	.+12     	; 0x6baa <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    6b9e:	80 91 b3 10 	lds	r24, 0x10B3	; 0x8010b3 <tc_tccr5_compb_callback>
    6ba2:	90 91 b4 10 	lds	r25, 0x10B4	; 0x8010b4 <tc_tccr5_compb_callback+0x1>
    6ba6:	fc 01       	movw	r30, r24
    6ba8:	09 95       	icall
	}
}
    6baa:	00 00       	nop
    6bac:	df 91       	pop	r29
    6bae:	cf 91       	pop	r28
    6bb0:	ff 91       	pop	r31
    6bb2:	ef 91       	pop	r30
    6bb4:	bf 91       	pop	r27
    6bb6:	af 91       	pop	r26
    6bb8:	9f 91       	pop	r25
    6bba:	8f 91       	pop	r24
    6bbc:	7f 91       	pop	r23
    6bbe:	6f 91       	pop	r22
    6bc0:	5f 91       	pop	r21
    6bc2:	4f 91       	pop	r20
    6bc4:	3f 91       	pop	r19
    6bc6:	2f 91       	pop	r18
    6bc8:	0f 90       	pop	r0
    6bca:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6bce:	0f 90       	pop	r0
    6bd0:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6bd4:	0f 90       	pop	r0
    6bd6:	1f 90       	pop	r1
    6bd8:	18 95       	reti

00006bda <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    6bda:	1f 92       	push	r1
    6bdc:	0f 92       	push	r0
    6bde:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6be2:	0f 92       	push	r0
    6be4:	11 24       	eor	r1, r1
    6be6:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6bea:	0f 92       	push	r0
    6bec:	2f 93       	push	r18
    6bee:	3f 93       	push	r19
    6bf0:	4f 93       	push	r20
    6bf2:	5f 93       	push	r21
    6bf4:	6f 93       	push	r22
    6bf6:	7f 93       	push	r23
    6bf8:	8f 93       	push	r24
    6bfa:	9f 93       	push	r25
    6bfc:	af 93       	push	r26
    6bfe:	bf 93       	push	r27
    6c00:	ef 93       	push	r30
    6c02:	ff 93       	push	r31
    6c04:	cf 93       	push	r28
    6c06:	df 93       	push	r29
    6c08:	cd b7       	in	r28, 0x3d	; 61
    6c0a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    6c0c:	80 91 b5 10 	lds	r24, 0x10B5	; 0x8010b5 <tc_tccr5_compc_callback>
    6c10:	90 91 b6 10 	lds	r25, 0x10B6	; 0x8010b6 <tc_tccr5_compc_callback+0x1>
    6c14:	89 2b       	or	r24, r25
    6c16:	31 f0       	breq	.+12     	; 0x6c24 <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    6c18:	80 91 b5 10 	lds	r24, 0x10B5	; 0x8010b5 <tc_tccr5_compc_callback>
    6c1c:	90 91 b6 10 	lds	r25, 0x10B6	; 0x8010b6 <tc_tccr5_compc_callback+0x1>
    6c20:	fc 01       	movw	r30, r24
    6c22:	09 95       	icall
	}
}
    6c24:	00 00       	nop
    6c26:	df 91       	pop	r29
    6c28:	cf 91       	pop	r28
    6c2a:	ff 91       	pop	r31
    6c2c:	ef 91       	pop	r30
    6c2e:	bf 91       	pop	r27
    6c30:	af 91       	pop	r26
    6c32:	9f 91       	pop	r25
    6c34:	8f 91       	pop	r24
    6c36:	7f 91       	pop	r23
    6c38:	6f 91       	pop	r22
    6c3a:	5f 91       	pop	r21
    6c3c:	4f 91       	pop	r20
    6c3e:	3f 91       	pop	r19
    6c40:	2f 91       	pop	r18
    6c42:	0f 90       	pop	r0
    6c44:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6c48:	0f 90       	pop	r0
    6c4a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6c4e:	0f 90       	pop	r0
    6c50:	1f 90       	pop	r1
    6c52:	18 95       	reti

00006c54 <tc_enable>:

void tc_enable(volatile void *tc)
{
    6c54:	cf 93       	push	r28
    6c56:	df 93       	push	r29
    6c58:	00 d0       	rcall	.+0      	; 0x6c5a <tc_enable+0x6>
    6c5a:	1f 92       	push	r1
    6c5c:	cd b7       	in	r28, 0x3d	; 61
    6c5e:	de b7       	in	r29, 0x3e	; 62
    6c60:	9b 83       	std	Y+3, r25	; 0x03
    6c62:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    6c64:	0e 94 20 31 	call	0x6240	; 0x6240 <cpu_irq_save>
    6c68:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    6c6a:	8a 81       	ldd	r24, Y+2	; 0x02
    6c6c:	9b 81       	ldd	r25, Y+3	; 0x03
    6c6e:	0e 94 40 31 	call	0x6280	; 0x6280 <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    6c72:	89 81       	ldd	r24, Y+1	; 0x01
    6c74:	0e 94 30 31 	call	0x6260	; 0x6260 <cpu_irq_restore>
}
    6c78:	00 00       	nop
    6c7a:	0f 90       	pop	r0
    6c7c:	0f 90       	pop	r0
    6c7e:	0f 90       	pop	r0
    6c80:	df 91       	pop	r29
    6c82:	cf 91       	pop	r28
    6c84:	08 95       	ret

00006c86 <tc_disable>:

void tc_disable(volatile void *tc)
{
    6c86:	cf 93       	push	r28
    6c88:	df 93       	push	r29
    6c8a:	00 d0       	rcall	.+0      	; 0x6c8c <tc_disable+0x6>
    6c8c:	1f 92       	push	r1
    6c8e:	cd b7       	in	r28, 0x3d	; 61
    6c90:	de b7       	in	r29, 0x3e	; 62
    6c92:	9b 83       	std	Y+3, r25	; 0x03
    6c94:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    6c96:	0e 94 20 31 	call	0x6240	; 0x6240 <cpu_irq_save>
    6c9a:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    6c9c:	8a 81       	ldd	r24, Y+2	; 0x02
    6c9e:	9b 81       	ldd	r25, Y+3	; 0x03
    6ca0:	0e 94 cd 31 	call	0x639a	; 0x639a <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    6ca4:	89 81       	ldd	r24, Y+1	; 0x01
    6ca6:	0e 94 30 31 	call	0x6260	; 0x6260 <cpu_irq_restore>
}
    6caa:	00 00       	nop
    6cac:	0f 90       	pop	r0
    6cae:	0f 90       	pop	r0
    6cb0:	0f 90       	pop	r0
    6cb2:	df 91       	pop	r29
    6cb4:	cf 91       	pop	r28
    6cb6:	08 95       	ret

00006cb8 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    6cb8:	cf 93       	push	r28
    6cba:	df 93       	push	r29
    6cbc:	00 d0       	rcall	.+0      	; 0x6cbe <tc_set_overflow_interrupt_callback+0x6>
    6cbe:	00 d0       	rcall	.+0      	; 0x6cc0 <tc_set_overflow_interrupt_callback+0x8>
    6cc0:	cd b7       	in	r28, 0x3d	; 61
    6cc2:	de b7       	in	r29, 0x3e	; 62
    6cc4:	9a 83       	std	Y+2, r25	; 0x02
    6cc6:	89 83       	std	Y+1, r24	; 0x01
    6cc8:	7c 83       	std	Y+4, r23	; 0x04
    6cca:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6ccc:	89 81       	ldd	r24, Y+1	; 0x01
    6cce:	9a 81       	ldd	r25, Y+2	; 0x02
    6cd0:	80 38       	cpi	r24, 0x80	; 128
    6cd2:	91 05       	cpc	r25, r1
    6cd4:	39 f4       	brne	.+14     	; 0x6ce4 <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    6cd6:	8b 81       	ldd	r24, Y+3	; 0x03
    6cd8:	9c 81       	ldd	r25, Y+4	; 0x04
    6cda:	90 93 98 10 	sts	0x1098, r25	; 0x801098 <tc_tccr1_ovf_callback+0x1>
    6cde:	80 93 97 10 	sts	0x1097, r24	; 0x801097 <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6ce2:	23 c0       	rjmp	.+70     	; 0x6d2a <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6ce4:	89 81       	ldd	r24, Y+1	; 0x01
    6ce6:	9a 81       	ldd	r25, Y+2	; 0x02
    6ce8:	80 39       	cpi	r24, 0x90	; 144
    6cea:	91 05       	cpc	r25, r1
    6cec:	39 f4       	brne	.+14     	; 0x6cfc <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    6cee:	8b 81       	ldd	r24, Y+3	; 0x03
    6cf0:	9c 81       	ldd	r25, Y+4	; 0x04
    6cf2:	90 93 a0 10 	sts	0x10A0, r25	; 0x8010a0 <tc_tccr3_ovf_callback+0x1>
    6cf6:	80 93 9f 10 	sts	0x109F, r24	; 0x80109f <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6cfa:	17 c0       	rjmp	.+46     	; 0x6d2a <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6cfc:	89 81       	ldd	r24, Y+1	; 0x01
    6cfe:	9a 81       	ldd	r25, Y+2	; 0x02
    6d00:	80 3a       	cpi	r24, 0xA0	; 160
    6d02:	91 05       	cpc	r25, r1
    6d04:	39 f4       	brne	.+14     	; 0x6d14 <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    6d06:	8b 81       	ldd	r24, Y+3	; 0x03
    6d08:	9c 81       	ldd	r25, Y+4	; 0x04
    6d0a:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <tc_tccr4_ovf_callback+0x1>
    6d0e:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6d12:	0b c0       	rjmp	.+22     	; 0x6d2a <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6d14:	89 81       	ldd	r24, Y+1	; 0x01
    6d16:	9a 81       	ldd	r25, Y+2	; 0x02
    6d18:	80 32       	cpi	r24, 0x20	; 32
    6d1a:	91 40       	sbci	r25, 0x01	; 1
    6d1c:	31 f4       	brne	.+12     	; 0x6d2a <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    6d1e:	8b 81       	ldd	r24, Y+3	; 0x03
    6d20:	9c 81       	ldd	r25, Y+4	; 0x04
    6d22:	90 93 b0 10 	sts	0x10B0, r25	; 0x8010b0 <tc_tccr5_ovf_callback+0x1>
    6d26:	80 93 af 10 	sts	0x10AF, r24	; 0x8010af <tc_tccr5_ovf_callback>
	} else {}
}
    6d2a:	00 00       	nop
    6d2c:	0f 90       	pop	r0
    6d2e:	0f 90       	pop	r0
    6d30:	0f 90       	pop	r0
    6d32:	0f 90       	pop	r0
    6d34:	df 91       	pop	r29
    6d36:	cf 91       	pop	r28
    6d38:	08 95       	ret

00006d3a <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6d3a:	cf 93       	push	r28
    6d3c:	df 93       	push	r29
    6d3e:	00 d0       	rcall	.+0      	; 0x6d40 <tc_set_compa_interrupt_callback+0x6>
    6d40:	00 d0       	rcall	.+0      	; 0x6d42 <tc_set_compa_interrupt_callback+0x8>
    6d42:	cd b7       	in	r28, 0x3d	; 61
    6d44:	de b7       	in	r29, 0x3e	; 62
    6d46:	9a 83       	std	Y+2, r25	; 0x02
    6d48:	89 83       	std	Y+1, r24	; 0x01
    6d4a:	7c 83       	std	Y+4, r23	; 0x04
    6d4c:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6d4e:	89 81       	ldd	r24, Y+1	; 0x01
    6d50:	9a 81       	ldd	r25, Y+2	; 0x02
    6d52:	80 38       	cpi	r24, 0x80	; 128
    6d54:	91 05       	cpc	r25, r1
    6d56:	39 f4       	brne	.+14     	; 0x6d66 <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    6d58:	8b 81       	ldd	r24, Y+3	; 0x03
    6d5a:	9c 81       	ldd	r25, Y+4	; 0x04
    6d5c:	90 93 9a 10 	sts	0x109A, r25	; 0x80109a <tc_tccr1_compa_callback+0x1>
    6d60:	80 93 99 10 	sts	0x1099, r24	; 0x801099 <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6d64:	23 c0       	rjmp	.+70     	; 0x6dac <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6d66:	89 81       	ldd	r24, Y+1	; 0x01
    6d68:	9a 81       	ldd	r25, Y+2	; 0x02
    6d6a:	80 39       	cpi	r24, 0x90	; 144
    6d6c:	91 05       	cpc	r25, r1
    6d6e:	39 f4       	brne	.+14     	; 0x6d7e <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    6d70:	8b 81       	ldd	r24, Y+3	; 0x03
    6d72:	9c 81       	ldd	r25, Y+4	; 0x04
    6d74:	90 93 a2 10 	sts	0x10A2, r25	; 0x8010a2 <tc_tccr3_compa_callback+0x1>
    6d78:	80 93 a1 10 	sts	0x10A1, r24	; 0x8010a1 <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6d7c:	17 c0       	rjmp	.+46     	; 0x6dac <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6d7e:	89 81       	ldd	r24, Y+1	; 0x01
    6d80:	9a 81       	ldd	r25, Y+2	; 0x02
    6d82:	80 3a       	cpi	r24, 0xA0	; 160
    6d84:	91 05       	cpc	r25, r1
    6d86:	39 f4       	brne	.+14     	; 0x6d96 <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    6d88:	8b 81       	ldd	r24, Y+3	; 0x03
    6d8a:	9c 81       	ldd	r25, Y+4	; 0x04
    6d8c:	90 93 aa 10 	sts	0x10AA, r25	; 0x8010aa <tc_tccr4_compa_callback+0x1>
    6d90:	80 93 a9 10 	sts	0x10A9, r24	; 0x8010a9 <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6d94:	0b c0       	rjmp	.+22     	; 0x6dac <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6d96:	89 81       	ldd	r24, Y+1	; 0x01
    6d98:	9a 81       	ldd	r25, Y+2	; 0x02
    6d9a:	80 32       	cpi	r24, 0x20	; 32
    6d9c:	91 40       	sbci	r25, 0x01	; 1
    6d9e:	31 f4       	brne	.+12     	; 0x6dac <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    6da0:	8b 81       	ldd	r24, Y+3	; 0x03
    6da2:	9c 81       	ldd	r25, Y+4	; 0x04
    6da4:	90 93 b2 10 	sts	0x10B2, r25	; 0x8010b2 <tc_tccr5_compa_callback+0x1>
    6da8:	80 93 b1 10 	sts	0x10B1, r24	; 0x8010b1 <tc_tccr5_compa_callback>
	} else {}
}
    6dac:	00 00       	nop
    6dae:	0f 90       	pop	r0
    6db0:	0f 90       	pop	r0
    6db2:	0f 90       	pop	r0
    6db4:	0f 90       	pop	r0
    6db6:	df 91       	pop	r29
    6db8:	cf 91       	pop	r28
    6dba:	08 95       	ret

00006dbc <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6dbc:	cf 93       	push	r28
    6dbe:	df 93       	push	r29
    6dc0:	00 d0       	rcall	.+0      	; 0x6dc2 <tc_set_compb_interrupt_callback+0x6>
    6dc2:	00 d0       	rcall	.+0      	; 0x6dc4 <tc_set_compb_interrupt_callback+0x8>
    6dc4:	cd b7       	in	r28, 0x3d	; 61
    6dc6:	de b7       	in	r29, 0x3e	; 62
    6dc8:	9a 83       	std	Y+2, r25	; 0x02
    6dca:	89 83       	std	Y+1, r24	; 0x01
    6dcc:	7c 83       	std	Y+4, r23	; 0x04
    6dce:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6dd0:	89 81       	ldd	r24, Y+1	; 0x01
    6dd2:	9a 81       	ldd	r25, Y+2	; 0x02
    6dd4:	80 38       	cpi	r24, 0x80	; 128
    6dd6:	91 05       	cpc	r25, r1
    6dd8:	39 f4       	brne	.+14     	; 0x6de8 <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    6dda:	8b 81       	ldd	r24, Y+3	; 0x03
    6ddc:	9c 81       	ldd	r25, Y+4	; 0x04
    6dde:	90 93 9c 10 	sts	0x109C, r25	; 0x80109c <tc_tccr1_compb_callback+0x1>
    6de2:	80 93 9b 10 	sts	0x109B, r24	; 0x80109b <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6de6:	23 c0       	rjmp	.+70     	; 0x6e2e <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6de8:	89 81       	ldd	r24, Y+1	; 0x01
    6dea:	9a 81       	ldd	r25, Y+2	; 0x02
    6dec:	80 39       	cpi	r24, 0x90	; 144
    6dee:	91 05       	cpc	r25, r1
    6df0:	39 f4       	brne	.+14     	; 0x6e00 <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    6df2:	8b 81       	ldd	r24, Y+3	; 0x03
    6df4:	9c 81       	ldd	r25, Y+4	; 0x04
    6df6:	90 93 a4 10 	sts	0x10A4, r25	; 0x8010a4 <tc_tccr3_compb_callback+0x1>
    6dfa:	80 93 a3 10 	sts	0x10A3, r24	; 0x8010a3 <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6dfe:	17 c0       	rjmp	.+46     	; 0x6e2e <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6e00:	89 81       	ldd	r24, Y+1	; 0x01
    6e02:	9a 81       	ldd	r25, Y+2	; 0x02
    6e04:	80 3a       	cpi	r24, 0xA0	; 160
    6e06:	91 05       	cpc	r25, r1
    6e08:	39 f4       	brne	.+14     	; 0x6e18 <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    6e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    6e0c:	9c 81       	ldd	r25, Y+4	; 0x04
    6e0e:	90 93 ac 10 	sts	0x10AC, r25	; 0x8010ac <tc_tccr4_compb_callback+0x1>
    6e12:	80 93 ab 10 	sts	0x10AB, r24	; 0x8010ab <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6e16:	0b c0       	rjmp	.+22     	; 0x6e2e <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6e18:	89 81       	ldd	r24, Y+1	; 0x01
    6e1a:	9a 81       	ldd	r25, Y+2	; 0x02
    6e1c:	80 32       	cpi	r24, 0x20	; 32
    6e1e:	91 40       	sbci	r25, 0x01	; 1
    6e20:	31 f4       	brne	.+12     	; 0x6e2e <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    6e22:	8b 81       	ldd	r24, Y+3	; 0x03
    6e24:	9c 81       	ldd	r25, Y+4	; 0x04
    6e26:	90 93 b4 10 	sts	0x10B4, r25	; 0x8010b4 <tc_tccr5_compb_callback+0x1>
    6e2a:	80 93 b3 10 	sts	0x10B3, r24	; 0x8010b3 <tc_tccr5_compb_callback>
	} else {}
}
    6e2e:	00 00       	nop
    6e30:	0f 90       	pop	r0
    6e32:	0f 90       	pop	r0
    6e34:	0f 90       	pop	r0
    6e36:	0f 90       	pop	r0
    6e38:	df 91       	pop	r29
    6e3a:	cf 91       	pop	r28
    6e3c:	08 95       	ret

00006e3e <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6e3e:	cf 93       	push	r28
    6e40:	df 93       	push	r29
    6e42:	00 d0       	rcall	.+0      	; 0x6e44 <tc_set_compc_interrupt_callback+0x6>
    6e44:	00 d0       	rcall	.+0      	; 0x6e46 <tc_set_compc_interrupt_callback+0x8>
    6e46:	cd b7       	in	r28, 0x3d	; 61
    6e48:	de b7       	in	r29, 0x3e	; 62
    6e4a:	9a 83       	std	Y+2, r25	; 0x02
    6e4c:	89 83       	std	Y+1, r24	; 0x01
    6e4e:	7c 83       	std	Y+4, r23	; 0x04
    6e50:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6e52:	89 81       	ldd	r24, Y+1	; 0x01
    6e54:	9a 81       	ldd	r25, Y+2	; 0x02
    6e56:	80 38       	cpi	r24, 0x80	; 128
    6e58:	91 05       	cpc	r25, r1
    6e5a:	39 f4       	brne	.+14     	; 0x6e6a <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    6e5c:	8b 81       	ldd	r24, Y+3	; 0x03
    6e5e:	9c 81       	ldd	r25, Y+4	; 0x04
    6e60:	90 93 9e 10 	sts	0x109E, r25	; 0x80109e <tc_tccr1_compc_callback+0x1>
    6e64:	80 93 9d 10 	sts	0x109D, r24	; 0x80109d <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6e68:	23 c0       	rjmp	.+70     	; 0x6eb0 <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6e6a:	89 81       	ldd	r24, Y+1	; 0x01
    6e6c:	9a 81       	ldd	r25, Y+2	; 0x02
    6e6e:	80 39       	cpi	r24, 0x90	; 144
    6e70:	91 05       	cpc	r25, r1
    6e72:	39 f4       	brne	.+14     	; 0x6e82 <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    6e74:	8b 81       	ldd	r24, Y+3	; 0x03
    6e76:	9c 81       	ldd	r25, Y+4	; 0x04
    6e78:	90 93 a6 10 	sts	0x10A6, r25	; 0x8010a6 <tc_tccr3_compc_callback+0x1>
    6e7c:	80 93 a5 10 	sts	0x10A5, r24	; 0x8010a5 <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6e80:	17 c0       	rjmp	.+46     	; 0x6eb0 <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6e82:	89 81       	ldd	r24, Y+1	; 0x01
    6e84:	9a 81       	ldd	r25, Y+2	; 0x02
    6e86:	80 3a       	cpi	r24, 0xA0	; 160
    6e88:	91 05       	cpc	r25, r1
    6e8a:	39 f4       	brne	.+14     	; 0x6e9a <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    6e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    6e8e:	9c 81       	ldd	r25, Y+4	; 0x04
    6e90:	90 93 ae 10 	sts	0x10AE, r25	; 0x8010ae <tc_tccr4_compc_callback+0x1>
    6e94:	80 93 ad 10 	sts	0x10AD, r24	; 0x8010ad <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6e98:	0b c0       	rjmp	.+22     	; 0x6eb0 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6e9a:	89 81       	ldd	r24, Y+1	; 0x01
    6e9c:	9a 81       	ldd	r25, Y+2	; 0x02
    6e9e:	80 32       	cpi	r24, 0x20	; 32
    6ea0:	91 40       	sbci	r25, 0x01	; 1
    6ea2:	31 f4       	brne	.+12     	; 0x6eb0 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    6ea4:	8b 81       	ldd	r24, Y+3	; 0x03
    6ea6:	9c 81       	ldd	r25, Y+4	; 0x04
    6ea8:	90 93 b6 10 	sts	0x10B6, r25	; 0x8010b6 <tc_tccr5_compc_callback+0x1>
    6eac:	80 93 b5 10 	sts	0x10B5, r24	; 0x8010b5 <tc_tccr5_compc_callback>
	} else {}
}
    6eb0:	00 00       	nop
    6eb2:	0f 90       	pop	r0
    6eb4:	0f 90       	pop	r0
    6eb6:	0f 90       	pop	r0
    6eb8:	0f 90       	pop	r0
    6eba:	df 91       	pop	r29
    6ebc:	cf 91       	pop	r28
    6ebe:	08 95       	ret

00006ec0 <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    6ec0:	cf 93       	push	r28
    6ec2:	df 93       	push	r29
    6ec4:	cd b7       	in	r28, 0x3d	; 61
    6ec6:	de b7       	in	r29, 0x3e	; 62
}
    6ec8:	00 00       	nop
    6eca:	df 91       	pop	r29
    6ecc:	cf 91       	pop	r28
    6ece:	08 95       	ret

00006ed0 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    6ed0:	cf 93       	push	r28
    6ed2:	df 93       	push	r29
    6ed4:	cd b7       	in	r28, 0x3d	; 61
    6ed6:	de b7       	in	r29, 0x3e	; 62
    6ed8:	65 97       	sbiw	r28, 0x15	; 21
    6eda:	0f b6       	in	r0, 0x3f	; 63
    6edc:	f8 94       	cli
    6ede:	de bf       	out	0x3e, r29	; 62
    6ee0:	0f be       	out	0x3f, r0	; 63
    6ee2:	cd bf       	out	0x3d, r28	; 61
    6ee4:	9b 8b       	std	Y+19, r25	; 0x13
    6ee6:	8a 8b       	std	Y+18, r24	; 0x12
    6ee8:	6c 8b       	std	Y+20, r22	; 0x14
    6eea:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    6eec:	8a 89       	ldd	r24, Y+18	; 0x12
    6eee:	9b 89       	ldd	r25, Y+19	; 0x13
    6ef0:	89 2b       	or	r24, r25
    6ef2:	21 f1       	breq	.+72     	; 0x6f3c <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    6ef4:	10 92 b7 10 	sts	0x10B7, r1	; 0x8010b7 <dec_initialized>

		last_dir = AES_DIR_VOID;
    6ef8:	82 e0       	ldi	r24, 0x02	; 2
    6efa:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    6efe:	8a 89       	ldd	r24, Y+18	; 0x12
    6f00:	9b 89       	ldd	r25, Y+19	; 0x13
    6f02:	20 e1       	ldi	r18, 0x10	; 16
    6f04:	fc 01       	movw	r30, r24
    6f06:	a9 eb       	ldi	r26, 0xB9	; 185
    6f08:	b0 e1       	ldi	r27, 0x10	; 16
    6f0a:	01 90       	ld	r0, Z+
    6f0c:	0d 92       	st	X+, r0
    6f0e:	2a 95       	dec	r18
    6f10:	e1 f7       	brne	.-8      	; 0x6f0a <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6f12:	19 82       	std	Y+1, r1	; 0x01
    6f14:	10 c0       	rjmp	.+32     	; 0x6f36 <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    6f16:	8f e3       	ldi	r24, 0x3F	; 63
    6f18:	91 e0       	ldi	r25, 0x01	; 1
    6f1a:	29 81       	ldd	r18, Y+1	; 0x01
    6f1c:	22 2f       	mov	r18, r18
    6f1e:	30 e0       	ldi	r19, 0x00	; 0
    6f20:	4a 89       	ldd	r20, Y+18	; 0x12
    6f22:	5b 89       	ldd	r21, Y+19	; 0x13
    6f24:	24 0f       	add	r18, r20
    6f26:	35 1f       	adc	r19, r21
    6f28:	f9 01       	movw	r30, r18
    6f2a:	20 81       	ld	r18, Z
    6f2c:	fc 01       	movw	r30, r24
    6f2e:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6f30:	89 81       	ldd	r24, Y+1	; 0x01
    6f32:	8f 5f       	subi	r24, 0xFF	; 255
    6f34:	89 83       	std	Y+1, r24	; 0x01
    6f36:	89 81       	ldd	r24, Y+1	; 0x01
    6f38:	80 31       	cpi	r24, 0x10	; 16
    6f3a:	68 f3       	brcs	.-38     	; 0x6f16 <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    6f3c:	8d 89       	ldd	r24, Y+21	; 0x15
    6f3e:	88 2f       	mov	r24, r24
    6f40:	90 e0       	ldi	r25, 0x00	; 0
    6f42:	00 97       	sbiw	r24, 0x00	; 0
    6f44:	19 f0       	breq	.+6      	; 0x6f4c <sal_aes_setup+0x7c>
    6f46:	01 97       	sbiw	r24, 0x01	; 1
    6f48:	d1 f0       	breq	.+52     	; 0x6f7e <sal_aes_setup+0xae>
    6f4a:	59 c0       	rjmp	.+178    	; 0x6ffe <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    6f4c:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    6f50:	81 30       	cpi	r24, 0x01	; 1
    6f52:	09 f0       	breq	.+2      	; 0x6f56 <sal_aes_setup+0x86>
    6f54:	56 c0       	rjmp	.+172    	; 0x7002 <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6f56:	19 82       	std	Y+1, r1	; 0x01
    6f58:	0e c0       	rjmp	.+28     	; 0x6f76 <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    6f5a:	8f e3       	ldi	r24, 0x3F	; 63
    6f5c:	91 e0       	ldi	r25, 0x01	; 1
    6f5e:	29 81       	ldd	r18, Y+1	; 0x01
    6f60:	22 2f       	mov	r18, r18
    6f62:	30 e0       	ldi	r19, 0x00	; 0
    6f64:	27 54       	subi	r18, 0x47	; 71
    6f66:	3f 4e       	sbci	r19, 0xEF	; 239
    6f68:	f9 01       	movw	r30, r18
    6f6a:	20 81       	ld	r18, Z
    6f6c:	fc 01       	movw	r30, r24
    6f6e:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6f70:	89 81       	ldd	r24, Y+1	; 0x01
    6f72:	8f 5f       	subi	r24, 0xFF	; 255
    6f74:	89 83       	std	Y+1, r24	; 0x01
    6f76:	89 81       	ldd	r24, Y+1	; 0x01
    6f78:	80 31       	cpi	r24, 0x10	; 16
    6f7a:	78 f3       	brcs	.-34     	; 0x6f5a <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    6f7c:	42 c0       	rjmp	.+132    	; 0x7002 <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    6f7e:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    6f82:	81 30       	cpi	r24, 0x01	; 1
    6f84:	e1 f1       	breq	.+120    	; 0x6ffe <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    6f86:	90 91 b7 10 	lds	r25, 0x10B7	; 0x8010b7 <dec_initialized>
    6f8a:	81 e0       	ldi	r24, 0x01	; 1
    6f8c:	89 27       	eor	r24, r25
    6f8e:	88 23       	and	r24, r24
    6f90:	11 f1       	breq	.+68     	; 0x6fd6 <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    6f92:	10 92 b8 10 	sts	0x10B8, r1	; 0x8010b8 <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    6f96:	8c e3       	ldi	r24, 0x3C	; 60
    6f98:	91 e0       	ldi	r25, 0x01	; 1
    6f9a:	20 91 b8 10 	lds	r18, 0x10B8	; 0x8010b8 <mode_byte>
    6f9e:	fc 01       	movw	r30, r24
    6fa0:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    6fa2:	ce 01       	movw	r24, r28
    6fa4:	02 96       	adiw	r24, 0x02	; 2
    6fa6:	0e 94 74 38 	call	0x70e8	; 0x70e8 <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6faa:	19 82       	std	Y+1, r1	; 0x01
    6fac:	0e c0       	rjmp	.+28     	; 0x6fca <sal_aes_setup+0xfa>
					dec_key[i]
    6fae:	89 81       	ldd	r24, Y+1	; 0x01
    6fb0:	88 2f       	mov	r24, r24
    6fb2:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    6fb4:	2f e3       	ldi	r18, 0x3F	; 63
    6fb6:	31 e0       	ldi	r19, 0x01	; 1
    6fb8:	f9 01       	movw	r30, r18
    6fba:	20 81       	ld	r18, Z
    6fbc:	87 53       	subi	r24, 0x37	; 55
    6fbe:	9f 4e       	sbci	r25, 0xEF	; 239
    6fc0:	fc 01       	movw	r30, r24
    6fc2:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6fc4:	89 81       	ldd	r24, Y+1	; 0x01
    6fc6:	8f 5f       	subi	r24, 0xFF	; 255
    6fc8:	89 83       	std	Y+1, r24	; 0x01
    6fca:	89 81       	ldd	r24, Y+1	; 0x01
    6fcc:	80 31       	cpi	r24, 0x10	; 16
    6fce:	78 f3       	brcs	.-34     	; 0x6fae <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    6fd0:	81 e0       	ldi	r24, 0x01	; 1
    6fd2:	80 93 b7 10 	sts	0x10B7, r24	; 0x8010b7 <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6fd6:	19 82       	std	Y+1, r1	; 0x01
    6fd8:	0e c0       	rjmp	.+28     	; 0x6ff6 <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    6fda:	8f e3       	ldi	r24, 0x3F	; 63
    6fdc:	91 e0       	ldi	r25, 0x01	; 1
    6fde:	29 81       	ldd	r18, Y+1	; 0x01
    6fe0:	22 2f       	mov	r18, r18
    6fe2:	30 e0       	ldi	r19, 0x00	; 0
    6fe4:	27 53       	subi	r18, 0x37	; 55
    6fe6:	3f 4e       	sbci	r19, 0xEF	; 239
    6fe8:	f9 01       	movw	r30, r18
    6fea:	20 81       	ld	r18, Z
    6fec:	fc 01       	movw	r30, r24
    6fee:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6ff0:	89 81       	ldd	r24, Y+1	; 0x01
    6ff2:	8f 5f       	subi	r24, 0xFF	; 255
    6ff4:	89 83       	std	Y+1, r24	; 0x01
    6ff6:	89 81       	ldd	r24, Y+1	; 0x01
    6ff8:	80 31       	cpi	r24, 0x10	; 16
    6ffa:	78 f3       	brcs	.-34     	; 0x6fda <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    6ffc:	03 c0       	rjmp	.+6      	; 0x7004 <sal_aes_setup+0x134>
		}

	default:
		return false;
    6ffe:	80 e0       	ldi	r24, 0x00	; 0
    7000:	2d c0       	rjmp	.+90     	; 0x705c <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    7002:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    7004:	8d 89       	ldd	r24, Y+21	; 0x15
    7006:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    700a:	8c 89       	ldd	r24, Y+20	; 0x14
    700c:	88 2f       	mov	r24, r24
    700e:	90 e0       	ldi	r25, 0x00	; 0
    7010:	02 97       	sbiw	r24, 0x02	; 2
    7012:	18 f5       	brcc	.+70     	; 0x705a <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    7014:	8c 89       	ldd	r24, Y+20	; 0x14
    7016:	88 2f       	mov	r24, r24
    7018:	90 e0       	ldi	r25, 0x00	; 0
    701a:	88 0f       	add	r24, r24
    701c:	99 1f       	adc	r25, r25
    701e:	82 95       	swap	r24
    7020:	92 95       	swap	r25
    7022:	90 7f       	andi	r25, 0xF0	; 240
    7024:	98 27       	eor	r25, r24
    7026:	80 7f       	andi	r24, 0xF0	; 240
    7028:	98 27       	eor	r25, r24
    702a:	28 2f       	mov	r18, r24
    702c:	20 72       	andi	r18, 0x20	; 32
    702e:	8d 89       	ldd	r24, Y+21	; 0x15
    7030:	88 2f       	mov	r24, r24
    7032:	90 e0       	ldi	r25, 0x00	; 0
    7034:	88 0f       	add	r24, r24
    7036:	99 1f       	adc	r25, r25
    7038:	88 0f       	add	r24, r24
    703a:	99 1f       	adc	r25, r25
    703c:	88 0f       	add	r24, r24
    703e:	99 1f       	adc	r25, r25
    7040:	88 70       	andi	r24, 0x08	; 8
    7042:	82 2b       	or	r24, r18
    7044:	80 93 b8 10 	sts	0x10B8, r24	; 0x8010b8 <mode_byte>
				dir);
		break;
    7048:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    704a:	8c e3       	ldi	r24, 0x3C	; 60
    704c:	91 e0       	ldi	r25, 0x01	; 1
    704e:	20 91 b8 10 	lds	r18, 0x10B8	; 0x8010b8 <mode_byte>
    7052:	fc 01       	movw	r30, r24
    7054:	20 83       	st	Z, r18

	return (true);
    7056:	81 e0       	ldi	r24, 0x01	; 1
    7058:	01 c0       	rjmp	.+2      	; 0x705c <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    705a:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    705c:	65 96       	adiw	r28, 0x15	; 21
    705e:	0f b6       	in	r0, 0x3f	; 63
    7060:	f8 94       	cli
    7062:	de bf       	out	0x3e, r29	; 62
    7064:	0f be       	out	0x3f, r0	; 63
    7066:	cd bf       	out	0x3d, r28	; 61
    7068:	df 91       	pop	r29
    706a:	cf 91       	pop	r28
    706c:	08 95       	ret

0000706e <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    706e:	cf 93       	push	r28
    7070:	df 93       	push	r29
    7072:	00 d0       	rcall	.+0      	; 0x7074 <sal_aes_restart+0x6>
    7074:	1f 92       	push	r1
    7076:	cd b7       	in	r28, 0x3d	; 61
    7078:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    707a:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    707e:	88 23       	and	r24, r24
    7080:	29 f4       	brne	.+10     	; 0x708c <sal_aes_restart+0x1e>
		keyp = enc_key;
    7082:	89 eb       	ldi	r24, 0xB9	; 185
    7084:	90 e1       	ldi	r25, 0x10	; 16
    7086:	9b 83       	std	Y+3, r25	; 0x03
    7088:	8a 83       	std	Y+2, r24	; 0x02
    708a:	04 c0       	rjmp	.+8      	; 0x7094 <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    708c:	89 ec       	ldi	r24, 0xC9	; 201
    708e:	90 e1       	ldi	r25, 0x10	; 16
    7090:	9b 83       	std	Y+3, r25	; 0x03
    7092:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7094:	19 82       	std	Y+1, r1	; 0x01
    7096:	10 c0       	rjmp	.+32     	; 0x70b8 <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    7098:	2f e3       	ldi	r18, 0x3F	; 63
    709a:	31 e0       	ldi	r19, 0x01	; 1
    709c:	8a 81       	ldd	r24, Y+2	; 0x02
    709e:	9b 81       	ldd	r25, Y+3	; 0x03
    70a0:	ac 01       	movw	r20, r24
    70a2:	4f 5f       	subi	r20, 0xFF	; 255
    70a4:	5f 4f       	sbci	r21, 0xFF	; 255
    70a6:	5b 83       	std	Y+3, r21	; 0x03
    70a8:	4a 83       	std	Y+2, r20	; 0x02
    70aa:	fc 01       	movw	r30, r24
    70ac:	80 81       	ld	r24, Z
    70ae:	f9 01       	movw	r30, r18
    70b0:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    70b2:	89 81       	ldd	r24, Y+1	; 0x01
    70b4:	8f 5f       	subi	r24, 0xFF	; 255
    70b6:	89 83       	std	Y+1, r24	; 0x01
    70b8:	89 81       	ldd	r24, Y+1	; 0x01
    70ba:	80 31       	cpi	r24, 0x10	; 16
    70bc:	68 f3       	brcs	.-38     	; 0x7098 <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    70be:	8c e3       	ldi	r24, 0x3C	; 60
    70c0:	91 e0       	ldi	r25, 0x01	; 1
    70c2:	20 91 b8 10 	lds	r18, 0x10B8	; 0x8010b8 <mode_byte>
    70c6:	fc 01       	movw	r30, r24
    70c8:	20 83       	st	Z, r18
}
    70ca:	00 00       	nop
    70cc:	0f 90       	pop	r0
    70ce:	0f 90       	pop	r0
    70d0:	0f 90       	pop	r0
    70d2:	df 91       	pop	r29
    70d4:	cf 91       	pop	r28
    70d6:	08 95       	ret

000070d8 <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    70d8:	cf 93       	push	r28
    70da:	df 93       	push	r29
    70dc:	cd b7       	in	r28, 0x3d	; 61
    70de:	de b7       	in	r29, 0x3e	; 62
}
    70e0:	00 00       	nop
    70e2:	df 91       	pop	r29
    70e4:	cf 91       	pop	r28
    70e6:	08 95       	ret

000070e8 <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    70e8:	cf 93       	push	r28
    70ea:	df 93       	push	r29
    70ec:	00 d0       	rcall	.+0      	; 0x70ee <sal_aes_exec+0x6>
    70ee:	1f 92       	push	r1
    70f0:	cd b7       	in	r28, 0x3d	; 61
    70f2:	de b7       	in	r29, 0x3e	; 62
    70f4:	9b 83       	std	Y+3, r25	; 0x03
    70f6:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    70f8:	19 82       	std	Y+1, r1	; 0x01
    70fa:	10 c0       	rjmp	.+32     	; 0x711c <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    70fc:	2e e3       	ldi	r18, 0x3E	; 62
    70fe:	31 e0       	ldi	r19, 0x01	; 1
    7100:	8a 81       	ldd	r24, Y+2	; 0x02
    7102:	9b 81       	ldd	r25, Y+3	; 0x03
    7104:	ac 01       	movw	r20, r24
    7106:	4f 5f       	subi	r20, 0xFF	; 255
    7108:	5f 4f       	sbci	r21, 0xFF	; 255
    710a:	5b 83       	std	Y+3, r21	; 0x03
    710c:	4a 83       	std	Y+2, r20	; 0x02
    710e:	fc 01       	movw	r30, r24
    7110:	80 81       	ld	r24, Z
    7112:	f9 01       	movw	r30, r18
    7114:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7116:	89 81       	ldd	r24, Y+1	; 0x01
    7118:	8f 5f       	subi	r24, 0xFF	; 255
    711a:	89 83       	std	Y+1, r24	; 0x01
    711c:	89 81       	ldd	r24, Y+1	; 0x01
    711e:	80 31       	cpi	r24, 0x10	; 16
    7120:	68 f3       	brcs	.-38     	; 0x70fc <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    7122:	8c e3       	ldi	r24, 0x3C	; 60
    7124:	91 e0       	ldi	r25, 0x01	; 1
    7126:	20 91 b8 10 	lds	r18, 0x10B8	; 0x8010b8 <mode_byte>
    712a:	20 68       	ori	r18, 0x80	; 128
    712c:	fc 01       	movw	r30, r24
    712e:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    7130:	00 00       	nop
    7132:	8d e3       	ldi	r24, 0x3D	; 61
    7134:	91 e0       	ldi	r25, 0x01	; 1
    7136:	fc 01       	movw	r30, r24
    7138:	80 81       	ld	r24, Z
    713a:	88 2f       	mov	r24, r24
    713c:	90 e0       	ldi	r25, 0x00	; 0
    713e:	81 70       	andi	r24, 0x01	; 1
    7140:	99 27       	eor	r25, r25
    7142:	89 2b       	or	r24, r25
    7144:	b1 f3       	breq	.-20     	; 0x7132 <sal_aes_exec+0x4a>
	}
}
    7146:	00 00       	nop
    7148:	0f 90       	pop	r0
    714a:	0f 90       	pop	r0
    714c:	0f 90       	pop	r0
    714e:	df 91       	pop	r29
    7150:	cf 91       	pop	r28
    7152:	08 95       	ret

00007154 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    7154:	cf 93       	push	r28
    7156:	df 93       	push	r29
    7158:	00 d0       	rcall	.+0      	; 0x715a <sal_aes_read+0x6>
    715a:	1f 92       	push	r1
    715c:	cd b7       	in	r28, 0x3d	; 61
    715e:	de b7       	in	r29, 0x3e	; 62
    7160:	9b 83       	std	Y+3, r25	; 0x03
    7162:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7164:	19 82       	std	Y+1, r1	; 0x01
    7166:	10 c0       	rjmp	.+32     	; 0x7188 <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    7168:	8a 81       	ldd	r24, Y+2	; 0x02
    716a:	9b 81       	ldd	r25, Y+3	; 0x03
    716c:	9c 01       	movw	r18, r24
    716e:	2f 5f       	subi	r18, 0xFF	; 255
    7170:	3f 4f       	sbci	r19, 0xFF	; 255
    7172:	3b 83       	std	Y+3, r19	; 0x03
    7174:	2a 83       	std	Y+2, r18	; 0x02
    7176:	2e e3       	ldi	r18, 0x3E	; 62
    7178:	31 e0       	ldi	r19, 0x01	; 1
    717a:	f9 01       	movw	r30, r18
    717c:	20 81       	ld	r18, Z
    717e:	fc 01       	movw	r30, r24
    7180:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7182:	89 81       	ldd	r24, Y+1	; 0x01
    7184:	8f 5f       	subi	r24, 0xFF	; 255
    7186:	89 83       	std	Y+1, r24	; 0x01
    7188:	89 81       	ldd	r24, Y+1	; 0x01
    718a:	80 31       	cpi	r24, 0x10	; 16
    718c:	68 f3       	brcs	.-38     	; 0x7168 <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    718e:	00 00       	nop
    7190:	0f 90       	pop	r0
    7192:	0f 90       	pop	r0
    7194:	0f 90       	pop	r0
    7196:	df 91       	pop	r29
    7198:	cf 91       	pop	r28
    719a:	08 95       	ret

0000719c <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    719c:	cf 93       	push	r28
    719e:	df 93       	push	r29
    71a0:	1f 92       	push	r1
    71a2:	cd b7       	in	r28, 0x3d	; 61
    71a4:	de b7       	in	r29, 0x3e	; 62
    71a6:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    71a8:	83 e5       	ldi	r24, 0x53	; 83
    71aa:	90 e0       	ldi	r25, 0x00	; 0
    71ac:	23 e5       	ldi	r18, 0x53	; 83
    71ae:	30 e0       	ldi	r19, 0x00	; 0
    71b0:	f9 01       	movw	r30, r18
    71b2:	20 81       	ld	r18, Z
    71b4:	32 2f       	mov	r19, r18
    71b6:	31 7f       	andi	r19, 0xF1	; 241
    71b8:	29 81       	ldd	r18, Y+1	; 0x01
    71ba:	23 2b       	or	r18, r19
    71bc:	fc 01       	movw	r30, r24
    71be:	20 83       	st	Z, r18
}
    71c0:	00 00       	nop
    71c2:	0f 90       	pop	r0
    71c4:	df 91       	pop	r29
    71c6:	cf 91       	pop	r28
    71c8:	08 95       	ret

000071ca <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    71ca:	cf 93       	push	r28
    71cc:	df 93       	push	r29
    71ce:	cd b7       	in	r28, 0x3d	; 61
    71d0:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    71d2:	86 eb       	ldi	r24, 0xB6	; 182
    71d4:	90 e0       	ldi	r25, 0x00	; 0
    71d6:	26 eb       	ldi	r18, 0xB6	; 182
    71d8:	30 e0       	ldi	r19, 0x00	; 0
    71da:	f9 01       	movw	r30, r18
    71dc:	20 81       	ld	r18, Z
    71de:	20 62       	ori	r18, 0x20	; 32
    71e0:	fc 01       	movw	r30, r24
    71e2:	20 83       	st	Z, r18
}
    71e4:	00 00       	nop
    71e6:	df 91       	pop	r29
    71e8:	cf 91       	pop	r28
    71ea:	08 95       	ret

000071ec <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    71ec:	cf 93       	push	r28
    71ee:	df 93       	push	r29
    71f0:	1f 92       	push	r1
    71f2:	cd b7       	in	r28, 0x3d	; 61
    71f4:	de b7       	in	r29, 0x3e	; 62
    71f6:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    71f8:	89 81       	ldd	r24, Y+1	; 0x01
    71fa:	88 23       	and	r24, r24
    71fc:	a1 f4       	brne	.+40     	; 0x7226 <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    71fe:	8c ed       	ldi	r24, 0xDC	; 220
    7200:	90 e0       	ldi	r25, 0x00	; 0
    7202:	2c ed       	ldi	r18, 0xDC	; 220
    7204:	30 e0       	ldi	r19, 0x00	; 0
    7206:	f9 01       	movw	r30, r18
    7208:	20 81       	ld	r18, Z
    720a:	42 2f       	mov	r20, r18
    720c:	29 81       	ldd	r18, Y+1	; 0x01
    720e:	22 2f       	mov	r18, r18
    7210:	30 e0       	ldi	r19, 0x00	; 0
    7212:	22 95       	swap	r18
    7214:	32 95       	swap	r19
    7216:	30 7f       	andi	r19, 0xF0	; 240
    7218:	32 27       	eor	r19, r18
    721a:	20 7f       	andi	r18, 0xF0	; 240
    721c:	32 27       	eor	r19, r18
    721e:	24 2b       	or	r18, r20
    7220:	fc 01       	movw	r30, r24
    7222:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    7224:	0c c0       	rjmp	.+24     	; 0x723e <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    7226:	89 81       	ldd	r24, Y+1	; 0x01
    7228:	81 30       	cpi	r24, 0x01	; 1
    722a:	49 f4       	brne	.+18     	; 0x723e <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    722c:	8c ed       	ldi	r24, 0xDC	; 220
    722e:	90 e0       	ldi	r25, 0x00	; 0
    7230:	2c ed       	ldi	r18, 0xDC	; 220
    7232:	30 e0       	ldi	r19, 0x00	; 0
    7234:	f9 01       	movw	r30, r18
    7236:	20 81       	ld	r18, Z
    7238:	2f 7e       	andi	r18, 0xEF	; 239
    723a:	fc 01       	movw	r30, r24
    723c:	20 83       	st	Z, r18
	}
}
    723e:	00 00       	nop
    7240:	0f 90       	pop	r0
    7242:	df 91       	pop	r29
    7244:	cf 91       	pop	r28
    7246:	08 95       	ret

00007248 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    7248:	cf 93       	push	r28
    724a:	df 93       	push	r29
    724c:	00 d0       	rcall	.+0      	; 0x724e <sysclk_enable_peripheral_clock+0x6>
    724e:	cd b7       	in	r28, 0x3d	; 61
    7250:	de b7       	in	r29, 0x3e	; 62
    7252:	9a 83       	std	Y+2, r25	; 0x02
    7254:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    7256:	89 81       	ldd	r24, Y+1	; 0x01
    7258:	9a 81       	ldd	r25, Y+2	; 0x02
    725a:	89 2b       	or	r24, r25
    725c:	09 f4       	brne	.+2      	; 0x7260 <sysclk_enable_peripheral_clock+0x18>
    725e:	7b c0       	rjmp	.+246    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    7260:	89 81       	ldd	r24, Y+1	; 0x01
    7262:	9a 81       	ldd	r25, Y+2	; 0x02
    7264:	88 37       	cpi	r24, 0x78	; 120
    7266:	91 05       	cpc	r25, r1
    7268:	49 f4       	brne	.+18     	; 0x727c <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    726a:	61 e0       	ldi	r22, 0x01	; 1
    726c:	80 e0       	ldi	r24, 0x00	; 0
    726e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    7272:	60 e1       	ldi	r22, 0x10	; 16
    7274:	80 e0       	ldi	r24, 0x00	; 0
    7276:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    727a:	6d c0       	rjmp	.+218    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    727c:	89 81       	ldd	r24, Y+1	; 0x01
    727e:	9a 81       	ldd	r25, Y+2	; 0x02
    7280:	80 3c       	cpi	r24, 0xC0	; 192
    7282:	91 05       	cpc	r25, r1
    7284:	29 f4       	brne	.+10     	; 0x7290 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    7286:	62 e0       	ldi	r22, 0x02	; 2
    7288:	80 e0       	ldi	r24, 0x00	; 0
    728a:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    728e:	63 c0       	rjmp	.+198    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    7290:	89 81       	ldd	r24, Y+1	; 0x01
    7292:	9a 81       	ldd	r25, Y+2	; 0x02
    7294:	8c 34       	cpi	r24, 0x4C	; 76
    7296:	91 05       	cpc	r25, r1
    7298:	29 f4       	brne	.+10     	; 0x72a4 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    729a:	64 e0       	ldi	r22, 0x04	; 4
    729c:	80 e0       	ldi	r24, 0x00	; 0
    729e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    72a2:	59 c0       	rjmp	.+178    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    72a4:	89 81       	ldd	r24, Y+1	; 0x01
    72a6:	9a 81       	ldd	r25, Y+2	; 0x02
    72a8:	80 38       	cpi	r24, 0x80	; 128
    72aa:	91 05       	cpc	r25, r1
    72ac:	29 f4       	brne	.+10     	; 0x72b8 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    72ae:	68 e0       	ldi	r22, 0x08	; 8
    72b0:	80 e0       	ldi	r24, 0x00	; 0
    72b2:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    72b6:	4f c0       	rjmp	.+158    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    72b8:	89 81       	ldd	r24, Y+1	; 0x01
    72ba:	9a 81       	ldd	r25, Y+2	; 0x02
    72bc:	84 34       	cpi	r24, 0x44	; 68
    72be:	91 05       	cpc	r25, r1
    72c0:	29 f4       	brne	.+10     	; 0x72cc <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    72c2:	60 e2       	ldi	r22, 0x20	; 32
    72c4:	80 e0       	ldi	r24, 0x00	; 0
    72c6:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    72ca:	45 c0       	rjmp	.+138    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    72cc:	89 81       	ldd	r24, Y+1	; 0x01
    72ce:	9a 81       	ldd	r25, Y+2	; 0x02
    72d0:	80 3b       	cpi	r24, 0xB0	; 176
    72d2:	91 05       	cpc	r25, r1
    72d4:	29 f4       	brne	.+10     	; 0x72e0 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    72d6:	60 e4       	ldi	r22, 0x40	; 64
    72d8:	80 e0       	ldi	r24, 0x00	; 0
    72da:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    72de:	3b c0       	rjmp	.+118    	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    72e0:	89 81       	ldd	r24, Y+1	; 0x01
    72e2:	9a 81       	ldd	r25, Y+2	; 0x02
    72e4:	88 3b       	cpi	r24, 0xB8	; 184
    72e6:	91 05       	cpc	r25, r1
    72e8:	29 f4       	brne	.+10     	; 0x72f4 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    72ea:	60 e8       	ldi	r22, 0x80	; 128
    72ec:	80 e0       	ldi	r24, 0x00	; 0
    72ee:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    72f2:	31 c0       	rjmp	.+98     	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    72f4:	89 81       	ldd	r24, Y+1	; 0x01
    72f6:	9a 81       	ldd	r25, Y+2	; 0x02
    72f8:	88 3c       	cpi	r24, 0xC8	; 200
    72fa:	91 05       	cpc	r25, r1
    72fc:	29 f4       	brne	.+10     	; 0x7308 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    72fe:	61 e0       	ldi	r22, 0x01	; 1
    7300:	81 e0       	ldi	r24, 0x01	; 1
    7302:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7306:	27 c0       	rjmp	.+78     	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    7308:	89 81       	ldd	r24, Y+1	; 0x01
    730a:	9a 81       	ldd	r25, Y+2	; 0x02
    730c:	80 39       	cpi	r24, 0x90	; 144
    730e:	91 05       	cpc	r25, r1
    7310:	29 f4       	brne	.+10     	; 0x731c <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    7312:	68 e0       	ldi	r22, 0x08	; 8
    7314:	81 e0       	ldi	r24, 0x01	; 1
    7316:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    731a:	1d c0       	rjmp	.+58     	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    731c:	89 81       	ldd	r24, Y+1	; 0x01
    731e:	9a 81       	ldd	r25, Y+2	; 0x02
    7320:	80 3a       	cpi	r24, 0xA0	; 160
    7322:	91 05       	cpc	r25, r1
    7324:	29 f4       	brne	.+10     	; 0x7330 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    7326:	60 e1       	ldi	r22, 0x10	; 16
    7328:	81 e0       	ldi	r24, 0x01	; 1
    732a:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    732e:	13 c0       	rjmp	.+38     	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    7330:	89 81       	ldd	r24, Y+1	; 0x01
    7332:	9a 81       	ldd	r25, Y+2	; 0x02
    7334:	80 32       	cpi	r24, 0x20	; 32
    7336:	91 40       	sbci	r25, 0x01	; 1
    7338:	29 f4       	brne	.+10     	; 0x7344 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    733a:	60 e2       	ldi	r22, 0x20	; 32
    733c:	81 e0       	ldi	r24, 0x01	; 1
    733e:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7342:	09 c0       	rjmp	.+18     	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    7344:	89 81       	ldd	r24, Y+1	; 0x01
    7346:	9a 81       	ldd	r25, Y+2	; 0x02
    7348:	83 34       	cpi	r24, 0x43	; 67
    734a:	91 40       	sbci	r25, 0x01	; 1
    734c:	21 f4       	brne	.+8      	; 0x7356 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    734e:	60 e4       	ldi	r22, 0x40	; 64
    7350:	81 e0       	ldi	r24, 0x01	; 1
    7352:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7356:	00 00       	nop
    7358:	0f 90       	pop	r0
    735a:	0f 90       	pop	r0
    735c:	df 91       	pop	r29
    735e:	cf 91       	pop	r28
    7360:	08 95       	ret

00007362 <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    7362:	cf 93       	push	r28
    7364:	df 93       	push	r29
    7366:	cd b7       	in	r28, 0x3d	; 61
    7368:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    736a:	86 e0       	ldi	r24, 0x06	; 6
    736c:	0e 94 ce 38 	call	0x719c	; 0x719c <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    7370:	80 eb       	ldi	r24, 0xB0	; 176
    7372:	90 e0       	ldi	r25, 0x00	; 0
    7374:	0e 94 24 39 	call	0x7248	; 0x7248 <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    7378:	81 e0       	ldi	r24, 0x01	; 1
    737a:	0e 94 f6 38 	call	0x71ec	; 0x71ec <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    737e:	0e 94 e5 38 	call	0x71ca	; 0x71ca <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    7382:	0e 94 34 3b 	call	0x7668	; 0x7668 <macsc_enable>
}
    7386:	00 00       	nop
    7388:	df 91       	pop	r29
    738a:	cf 91       	pop	r28
    738c:	08 95       	ret

0000738e <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    738e:	cf 93       	push	r28
    7390:	df 93       	push	r29
    7392:	00 d0       	rcall	.+0      	; 0x7394 <sm_sleep+0x6>
    7394:	00 d0       	rcall	.+0      	; 0x7396 <sm_sleep+0x8>
    7396:	cd b7       	in	r28, 0x3d	; 61
    7398:	de b7       	in	r29, 0x3e	; 62
    739a:	69 83       	std	Y+1, r22	; 0x01
    739c:	7a 83       	std	Y+2, r23	; 0x02
    739e:	8b 83       	std	Y+3, r24	; 0x03
    73a0:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    73a2:	83 e5       	ldi	r24, 0x53	; 83
    73a4:	90 e0       	ldi	r25, 0x00	; 0
    73a6:	23 e5       	ldi	r18, 0x53	; 83
    73a8:	30 e0       	ldi	r19, 0x00	; 0
    73aa:	f9 01       	movw	r30, r18
    73ac:	20 81       	ld	r18, Z
    73ae:	21 60       	ori	r18, 0x01	; 1
    73b0:	fc 01       	movw	r30, r24
    73b2:	20 83       	st	Z, r18
	sleep_enter();
    73b4:	88 95       	sleep
}
    73b6:	00 00       	nop
    73b8:	0f 90       	pop	r0
    73ba:	0f 90       	pop	r0
    73bc:	0f 90       	pop	r0
    73be:	0f 90       	pop	r0
    73c0:	df 91       	pop	r29
    73c2:	cf 91       	pop	r28
    73c4:	08 95       	ret

000073c6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    73c6:	cf 93       	push	r28
    73c8:	df 93       	push	r29
    73ca:	1f 92       	push	r1
    73cc:	cd b7       	in	r28, 0x3d	; 61
    73ce:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    73d0:	8f e5       	ldi	r24, 0x5F	; 95
    73d2:	90 e0       	ldi	r25, 0x00	; 0
    73d4:	fc 01       	movw	r30, r24
    73d6:	80 81       	ld	r24, Z
    73d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    73da:	f8 94       	cli
	return flags;
    73dc:	89 81       	ldd	r24, Y+1	; 0x01
}
    73de:	0f 90       	pop	r0
    73e0:	df 91       	pop	r29
    73e2:	cf 91       	pop	r28
    73e4:	08 95       	ret

000073e6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    73e6:	cf 93       	push	r28
    73e8:	df 93       	push	r29
    73ea:	1f 92       	push	r1
    73ec:	cd b7       	in	r28, 0x3d	; 61
    73ee:	de b7       	in	r29, 0x3e	; 62
    73f0:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    73f2:	8f e5       	ldi	r24, 0x5F	; 95
    73f4:	90 e0       	ldi	r25, 0x00	; 0
    73f6:	29 81       	ldd	r18, Y+1	; 0x01
    73f8:	fc 01       	movw	r30, r24
    73fa:	20 83       	st	Z, r18
}
    73fc:	00 00       	nop
    73fe:	0f 90       	pop	r0
    7400:	df 91       	pop	r29
    7402:	cf 91       	pop	r28
    7404:	08 95       	ret

00007406 <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    7406:	1f 92       	push	r1
    7408:	0f 92       	push	r0
    740a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    740e:	0f 92       	push	r0
    7410:	11 24       	eor	r1, r1
    7412:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7416:	0f 92       	push	r0
    7418:	2f 93       	push	r18
    741a:	3f 93       	push	r19
    741c:	4f 93       	push	r20
    741e:	5f 93       	push	r21
    7420:	6f 93       	push	r22
    7422:	7f 93       	push	r23
    7424:	8f 93       	push	r24
    7426:	9f 93       	push	r25
    7428:	af 93       	push	r26
    742a:	bf 93       	push	r27
    742c:	ef 93       	push	r30
    742e:	ff 93       	push	r31
    7430:	cf 93       	push	r28
    7432:	df 93       	push	r29
    7434:	cd b7       	in	r28, 0x3d	; 61
    7436:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    7438:	80 91 d9 10 	lds	r24, 0x10D9	; 0x8010d9 <macsc_ovf_cb>
    743c:	90 91 da 10 	lds	r25, 0x10DA	; 0x8010da <macsc_ovf_cb+0x1>
    7440:	89 2b       	or	r24, r25
    7442:	31 f0       	breq	.+12     	; 0x7450 <__vector_68+0x4a>
		macsc_ovf_cb();
    7444:	80 91 d9 10 	lds	r24, 0x10D9	; 0x8010d9 <macsc_ovf_cb>
    7448:	90 91 da 10 	lds	r25, 0x10DA	; 0x8010da <macsc_ovf_cb+0x1>
    744c:	fc 01       	movw	r30, r24
    744e:	09 95       	icall
	}
}
    7450:	00 00       	nop
    7452:	df 91       	pop	r29
    7454:	cf 91       	pop	r28
    7456:	ff 91       	pop	r31
    7458:	ef 91       	pop	r30
    745a:	bf 91       	pop	r27
    745c:	af 91       	pop	r26
    745e:	9f 91       	pop	r25
    7460:	8f 91       	pop	r24
    7462:	7f 91       	pop	r23
    7464:	6f 91       	pop	r22
    7466:	5f 91       	pop	r21
    7468:	4f 91       	pop	r20
    746a:	3f 91       	pop	r19
    746c:	2f 91       	pop	r18
    746e:	0f 90       	pop	r0
    7470:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7474:	0f 90       	pop	r0
    7476:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    747a:	0f 90       	pop	r0
    747c:	1f 90       	pop	r1
    747e:	18 95       	reti

00007480 <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    7480:	1f 92       	push	r1
    7482:	0f 92       	push	r0
    7484:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7488:	0f 92       	push	r0
    748a:	11 24       	eor	r1, r1
    748c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7490:	0f 92       	push	r0
    7492:	2f 93       	push	r18
    7494:	3f 93       	push	r19
    7496:	4f 93       	push	r20
    7498:	5f 93       	push	r21
    749a:	6f 93       	push	r22
    749c:	7f 93       	push	r23
    749e:	8f 93       	push	r24
    74a0:	9f 93       	push	r25
    74a2:	af 93       	push	r26
    74a4:	bf 93       	push	r27
    74a6:	ef 93       	push	r30
    74a8:	ff 93       	push	r31
    74aa:	cf 93       	push	r28
    74ac:	df 93       	push	r29
    74ae:	cd b7       	in	r28, 0x3d	; 61
    74b0:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    74b2:	80 91 db 10 	lds	r24, 0x10DB	; 0x8010db <macsc_cmp1_cb>
    74b6:	90 91 dc 10 	lds	r25, 0x10DC	; 0x8010dc <macsc_cmp1_cb+0x1>
    74ba:	89 2b       	or	r24, r25
    74bc:	31 f0       	breq	.+12     	; 0x74ca <__vector_65+0x4a>
		macsc_cmp1_cb();
    74be:	80 91 db 10 	lds	r24, 0x10DB	; 0x8010db <macsc_cmp1_cb>
    74c2:	90 91 dc 10 	lds	r25, 0x10DC	; 0x8010dc <macsc_cmp1_cb+0x1>
    74c6:	fc 01       	movw	r30, r24
    74c8:	09 95       	icall
	}
}
    74ca:	00 00       	nop
    74cc:	df 91       	pop	r29
    74ce:	cf 91       	pop	r28
    74d0:	ff 91       	pop	r31
    74d2:	ef 91       	pop	r30
    74d4:	bf 91       	pop	r27
    74d6:	af 91       	pop	r26
    74d8:	9f 91       	pop	r25
    74da:	8f 91       	pop	r24
    74dc:	7f 91       	pop	r23
    74de:	6f 91       	pop	r22
    74e0:	5f 91       	pop	r21
    74e2:	4f 91       	pop	r20
    74e4:	3f 91       	pop	r19
    74e6:	2f 91       	pop	r18
    74e8:	0f 90       	pop	r0
    74ea:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    74ee:	0f 90       	pop	r0
    74f0:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    74f4:	0f 90       	pop	r0
    74f6:	1f 90       	pop	r1
    74f8:	18 95       	reti

000074fa <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    74fa:	1f 92       	push	r1
    74fc:	0f 92       	push	r0
    74fe:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7502:	0f 92       	push	r0
    7504:	11 24       	eor	r1, r1
    7506:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    750a:	0f 92       	push	r0
    750c:	2f 93       	push	r18
    750e:	3f 93       	push	r19
    7510:	4f 93       	push	r20
    7512:	5f 93       	push	r21
    7514:	6f 93       	push	r22
    7516:	7f 93       	push	r23
    7518:	8f 93       	push	r24
    751a:	9f 93       	push	r25
    751c:	af 93       	push	r26
    751e:	bf 93       	push	r27
    7520:	ef 93       	push	r30
    7522:	ff 93       	push	r31
    7524:	cf 93       	push	r28
    7526:	df 93       	push	r29
    7528:	cd b7       	in	r28, 0x3d	; 61
    752a:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    752c:	80 91 dd 10 	lds	r24, 0x10DD	; 0x8010dd <macsc_cmp2_cb>
    7530:	90 91 de 10 	lds	r25, 0x10DE	; 0x8010de <macsc_cmp2_cb+0x1>
    7534:	89 2b       	or	r24, r25
    7536:	31 f0       	breq	.+12     	; 0x7544 <__vector_66+0x4a>
		macsc_cmp2_cb();
    7538:	80 91 dd 10 	lds	r24, 0x10DD	; 0x8010dd <macsc_cmp2_cb>
    753c:	90 91 de 10 	lds	r25, 0x10DE	; 0x8010de <macsc_cmp2_cb+0x1>
    7540:	fc 01       	movw	r30, r24
    7542:	09 95       	icall
	}
}
    7544:	00 00       	nop
    7546:	df 91       	pop	r29
    7548:	cf 91       	pop	r28
    754a:	ff 91       	pop	r31
    754c:	ef 91       	pop	r30
    754e:	bf 91       	pop	r27
    7550:	af 91       	pop	r26
    7552:	9f 91       	pop	r25
    7554:	8f 91       	pop	r24
    7556:	7f 91       	pop	r23
    7558:	6f 91       	pop	r22
    755a:	5f 91       	pop	r21
    755c:	4f 91       	pop	r20
    755e:	3f 91       	pop	r19
    7560:	2f 91       	pop	r18
    7562:	0f 90       	pop	r0
    7564:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7568:	0f 90       	pop	r0
    756a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    756e:	0f 90       	pop	r0
    7570:	1f 90       	pop	r1
    7572:	18 95       	reti

00007574 <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    7574:	1f 92       	push	r1
    7576:	0f 92       	push	r0
    7578:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    757c:	0f 92       	push	r0
    757e:	11 24       	eor	r1, r1
    7580:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7584:	0f 92       	push	r0
    7586:	2f 93       	push	r18
    7588:	3f 93       	push	r19
    758a:	4f 93       	push	r20
    758c:	5f 93       	push	r21
    758e:	6f 93       	push	r22
    7590:	7f 93       	push	r23
    7592:	8f 93       	push	r24
    7594:	9f 93       	push	r25
    7596:	af 93       	push	r26
    7598:	bf 93       	push	r27
    759a:	ef 93       	push	r30
    759c:	ff 93       	push	r31
    759e:	cf 93       	push	r28
    75a0:	df 93       	push	r29
    75a2:	cd b7       	in	r28, 0x3d	; 61
    75a4:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    75a6:	80 91 df 10 	lds	r24, 0x10DF	; 0x8010df <macsc_cmp3_cb>
    75aa:	90 91 e0 10 	lds	r25, 0x10E0	; 0x8010e0 <macsc_cmp3_cb+0x1>
    75ae:	89 2b       	or	r24, r25
    75b0:	31 f0       	breq	.+12     	; 0x75be <__vector_67+0x4a>
		macsc_cmp3_cb();
    75b2:	80 91 df 10 	lds	r24, 0x10DF	; 0x8010df <macsc_cmp3_cb>
    75b6:	90 91 e0 10 	lds	r25, 0x10E0	; 0x8010e0 <macsc_cmp3_cb+0x1>
    75ba:	fc 01       	movw	r30, r24
    75bc:	09 95       	icall
	}
}
    75be:	00 00       	nop
    75c0:	df 91       	pop	r29
    75c2:	cf 91       	pop	r28
    75c4:	ff 91       	pop	r31
    75c6:	ef 91       	pop	r30
    75c8:	bf 91       	pop	r27
    75ca:	af 91       	pop	r26
    75cc:	9f 91       	pop	r25
    75ce:	8f 91       	pop	r24
    75d0:	7f 91       	pop	r23
    75d2:	6f 91       	pop	r22
    75d4:	5f 91       	pop	r21
    75d6:	4f 91       	pop	r20
    75d8:	3f 91       	pop	r19
    75da:	2f 91       	pop	r18
    75dc:	0f 90       	pop	r0
    75de:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    75e2:	0f 90       	pop	r0
    75e4:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    75e8:	0f 90       	pop	r0
    75ea:	1f 90       	pop	r1
    75ec:	18 95       	reti

000075ee <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    75ee:	1f 92       	push	r1
    75f0:	0f 92       	push	r0
    75f2:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    75f6:	0f 92       	push	r0
    75f8:	11 24       	eor	r1, r1
    75fa:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    75fe:	0f 92       	push	r0
    7600:	2f 93       	push	r18
    7602:	3f 93       	push	r19
    7604:	4f 93       	push	r20
    7606:	5f 93       	push	r21
    7608:	6f 93       	push	r22
    760a:	7f 93       	push	r23
    760c:	8f 93       	push	r24
    760e:	9f 93       	push	r25
    7610:	af 93       	push	r26
    7612:	bf 93       	push	r27
    7614:	ef 93       	push	r30
    7616:	ff 93       	push	r31
    7618:	cf 93       	push	r28
    761a:	df 93       	push	r29
    761c:	cd b7       	in	r28, 0x3d	; 61
    761e:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    7620:	80 91 e1 10 	lds	r24, 0x10E1	; 0x8010e1 <macsc_slotcnt_cb>
    7624:	90 91 e2 10 	lds	r25, 0x10E2	; 0x8010e2 <macsc_slotcnt_cb+0x1>
    7628:	89 2b       	or	r24, r25
    762a:	31 f0       	breq	.+12     	; 0x7638 <__vector_69+0x4a>
		macsc_slotcnt_cb();
    762c:	80 91 e1 10 	lds	r24, 0x10E1	; 0x8010e1 <macsc_slotcnt_cb>
    7630:	90 91 e2 10 	lds	r25, 0x10E2	; 0x8010e2 <macsc_slotcnt_cb+0x1>
    7634:	fc 01       	movw	r30, r24
    7636:	09 95       	icall
	}
}
    7638:	00 00       	nop
    763a:	df 91       	pop	r29
    763c:	cf 91       	pop	r28
    763e:	ff 91       	pop	r31
    7640:	ef 91       	pop	r30
    7642:	bf 91       	pop	r27
    7644:	af 91       	pop	r26
    7646:	9f 91       	pop	r25
    7648:	8f 91       	pop	r24
    764a:	7f 91       	pop	r23
    764c:	6f 91       	pop	r22
    764e:	5f 91       	pop	r21
    7650:	4f 91       	pop	r20
    7652:	3f 91       	pop	r19
    7654:	2f 91       	pop	r18
    7656:	0f 90       	pop	r0
    7658:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    765c:	0f 90       	pop	r0
    765e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7662:	0f 90       	pop	r0
    7664:	1f 90       	pop	r1
    7666:	18 95       	reti

00007668 <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    7668:	cf 93       	push	r28
    766a:	df 93       	push	r29
    766c:	1f 92       	push	r1
    766e:	cd b7       	in	r28, 0x3d	; 61
    7670:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    7672:	0e 94 e3 39 	call	0x73c6	; 0x73c6 <cpu_irq_save>
    7676:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    7678:	8c ed       	ldi	r24, 0xDC	; 220
    767a:	90 e0       	ldi	r25, 0x00	; 0
    767c:	2c ed       	ldi	r18, 0xDC	; 220
    767e:	30 e0       	ldi	r19, 0x00	; 0
    7680:	f9 01       	movw	r30, r18
    7682:	20 81       	ld	r18, Z
    7684:	20 62       	ori	r18, 0x20	; 32
    7686:	fc 01       	movw	r30, r24
    7688:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    768a:	89 81       	ldd	r24, Y+1	; 0x01
    768c:	0e 94 f3 39 	call	0x73e6	; 0x73e6 <cpu_irq_restore>
}
    7690:	00 00       	nop
    7692:	0f 90       	pop	r0
    7694:	df 91       	pop	r29
    7696:	cf 91       	pop	r28
    7698:	08 95       	ret

0000769a <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    769a:	cf 93       	push	r28
    769c:	df 93       	push	r29
    769e:	cd b7       	in	r28, 0x3d	; 61
    76a0:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    76a2:	8c ed       	ldi	r24, 0xDC	; 220
    76a4:	90 e0       	ldi	r25, 0x00	; 0
    76a6:	fc 01       	movw	r30, r24
    76a8:	80 81       	ld	r24, Z
    76aa:	88 23       	and	r24, r24
    76ac:	19 f0       	breq	.+6      	; 0x76b4 <is_macsc_enable+0x1a>
    76ae:	81 e0       	ldi	r24, 0x01	; 1
    76b0:	90 e0       	ldi	r25, 0x00	; 0
    76b2:	02 c0       	rjmp	.+4      	; 0x76b8 <is_macsc_enable+0x1e>
    76b4:	80 e0       	ldi	r24, 0x00	; 0
    76b6:	90 e0       	ldi	r25, 0x00	; 0
    76b8:	81 70       	andi	r24, 0x01	; 1
}
    76ba:	df 91       	pop	r29
    76bc:	cf 91       	pop	r28
    76be:	08 95       	ret

000076c0 <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    76c0:	cf 93       	push	r28
    76c2:	df 93       	push	r29
    76c4:	cd b7       	in	r28, 0x3d	; 61
    76c6:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    76c8:	8c ed       	ldi	r24, 0xDC	; 220
    76ca:	90 e0       	ldi	r25, 0x00	; 0
    76cc:	2c ed       	ldi	r18, 0xDC	; 220
    76ce:	30 e0       	ldi	r19, 0x00	; 0
    76d0:	f9 01       	movw	r30, r18
    76d2:	20 81       	ld	r18, Z
    76d4:	2f 7d       	andi	r18, 0xDF	; 223
    76d6:	fc 01       	movw	r30, r24
    76d8:	20 83       	st	Z, r18
}
    76da:	00 00       	nop
    76dc:	df 91       	pop	r29
    76de:	cf 91       	pop	r28
    76e0:	08 95       	ret

000076e2 <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    76e2:	cf 93       	push	r28
    76e4:	df 93       	push	r29
    76e6:	cd b7       	in	r28, 0x3d	; 61
    76e8:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    76ea:	8d ed       	ldi	r24, 0xDD	; 221
    76ec:	90 e0       	ldi	r25, 0x00	; 0
    76ee:	fc 01       	movw	r30, r24
    76f0:	80 81       	ld	r24, Z
    76f2:	88 23       	and	r24, r24
    76f4:	19 f0       	breq	.+6      	; 0x76fc <is_macsc_backoff_enable+0x1a>
    76f6:	81 e0       	ldi	r24, 0x01	; 1
    76f8:	90 e0       	ldi	r25, 0x00	; 0
    76fa:	02 c0       	rjmp	.+4      	; 0x7700 <is_macsc_backoff_enable+0x1e>
    76fc:	80 e0       	ldi	r24, 0x00	; 0
    76fe:	90 e0       	ldi	r25, 0x00	; 0
    7700:	81 70       	andi	r24, 0x01	; 1
}
    7702:	df 91       	pop	r29
    7704:	cf 91       	pop	r28
    7706:	08 95       	ret

00007708 <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    7708:	cf 93       	push	r28
    770a:	df 93       	push	r29
    770c:	1f 92       	push	r1
    770e:	cd b7       	in	r28, 0x3d	; 61
    7710:	de b7       	in	r29, 0x3e	; 62
    7712:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    7714:	89 81       	ldd	r24, Y+1	; 0x01
    7716:	88 2f       	mov	r24, r24
    7718:	90 e0       	ldi	r25, 0x00	; 0
    771a:	82 30       	cpi	r24, 0x02	; 2
    771c:	91 05       	cpc	r25, r1
    771e:	29 f1       	breq	.+74     	; 0x776a <macsc_enable_cmp_int+0x62>
    7720:	83 30       	cpi	r24, 0x03	; 3
    7722:	91 05       	cpc	r25, r1
    7724:	09 f4       	brne	.+2      	; 0x7728 <macsc_enable_cmp_int+0x20>
    7726:	3e c0       	rjmp	.+124    	; 0x77a4 <macsc_enable_cmp_int+0x9c>
    7728:	01 97       	sbiw	r24, 0x01	; 1
    772a:	09 f0       	breq	.+2      	; 0x772e <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    772c:	5d c0       	rjmp	.+186    	; 0x77e8 <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    772e:	8f ed       	ldi	r24, 0xDF	; 223
    7730:	90 e0       	ldi	r25, 0x00	; 0
    7732:	fc 01       	movw	r30, r24
    7734:	80 81       	ld	r24, Z
    7736:	88 2f       	mov	r24, r24
    7738:	90 e0       	ldi	r25, 0x00	; 0
    773a:	81 70       	andi	r24, 0x01	; 1
    773c:	99 27       	eor	r25, r25
    773e:	89 2b       	or	r24, r25
    7740:	09 f0       	breq	.+2      	; 0x7744 <macsc_enable_cmp_int+0x3c>
    7742:	4d c0       	rjmp	.+154    	; 0x77de <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    7744:	80 ee       	ldi	r24, 0xE0	; 224
    7746:	90 e0       	ldi	r25, 0x00	; 0
    7748:	20 ee       	ldi	r18, 0xE0	; 224
    774a:	30 e0       	ldi	r19, 0x00	; 0
    774c:	f9 01       	movw	r30, r18
    774e:	20 81       	ld	r18, Z
    7750:	21 60       	ori	r18, 0x01	; 1
    7752:	fc 01       	movw	r30, r24
    7754:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    7756:	8f ed       	ldi	r24, 0xDF	; 223
    7758:	90 e0       	ldi	r25, 0x00	; 0
    775a:	2f ed       	ldi	r18, 0xDF	; 223
    775c:	30 e0       	ldi	r19, 0x00	; 0
    775e:	f9 01       	movw	r30, r18
    7760:	20 81       	ld	r18, Z
    7762:	21 60       	ori	r18, 0x01	; 1
    7764:	fc 01       	movw	r30, r24
    7766:	20 83       	st	Z, r18
		}
	}
	break;
    7768:	3a c0       	rjmp	.+116    	; 0x77de <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    776a:	8f ed       	ldi	r24, 0xDF	; 223
    776c:	90 e0       	ldi	r25, 0x00	; 0
    776e:	fc 01       	movw	r30, r24
    7770:	80 81       	ld	r24, Z
    7772:	88 2f       	mov	r24, r24
    7774:	90 e0       	ldi	r25, 0x00	; 0
    7776:	82 70       	andi	r24, 0x02	; 2
    7778:	99 27       	eor	r25, r25
    777a:	89 2b       	or	r24, r25
    777c:	91 f5       	brne	.+100    	; 0x77e2 <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    777e:	80 ee       	ldi	r24, 0xE0	; 224
    7780:	90 e0       	ldi	r25, 0x00	; 0
    7782:	20 ee       	ldi	r18, 0xE0	; 224
    7784:	30 e0       	ldi	r19, 0x00	; 0
    7786:	f9 01       	movw	r30, r18
    7788:	20 81       	ld	r18, Z
    778a:	22 60       	ori	r18, 0x02	; 2
    778c:	fc 01       	movw	r30, r24
    778e:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    7790:	8f ed       	ldi	r24, 0xDF	; 223
    7792:	90 e0       	ldi	r25, 0x00	; 0
    7794:	2f ed       	ldi	r18, 0xDF	; 223
    7796:	30 e0       	ldi	r19, 0x00	; 0
    7798:	f9 01       	movw	r30, r18
    779a:	20 81       	ld	r18, Z
    779c:	22 60       	ori	r18, 0x02	; 2
    779e:	fc 01       	movw	r30, r24
    77a0:	20 83       	st	Z, r18
		}
	}
	break;
    77a2:	1f c0       	rjmp	.+62     	; 0x77e2 <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    77a4:	8f ed       	ldi	r24, 0xDF	; 223
    77a6:	90 e0       	ldi	r25, 0x00	; 0
    77a8:	fc 01       	movw	r30, r24
    77aa:	80 81       	ld	r24, Z
    77ac:	88 2f       	mov	r24, r24
    77ae:	90 e0       	ldi	r25, 0x00	; 0
    77b0:	84 70       	andi	r24, 0x04	; 4
    77b2:	99 27       	eor	r25, r25
    77b4:	89 2b       	or	r24, r25
    77b6:	b9 f4       	brne	.+46     	; 0x77e6 <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    77b8:	80 ee       	ldi	r24, 0xE0	; 224
    77ba:	90 e0       	ldi	r25, 0x00	; 0
    77bc:	20 ee       	ldi	r18, 0xE0	; 224
    77be:	30 e0       	ldi	r19, 0x00	; 0
    77c0:	f9 01       	movw	r30, r18
    77c2:	20 81       	ld	r18, Z
    77c4:	24 60       	ori	r18, 0x04	; 4
    77c6:	fc 01       	movw	r30, r24
    77c8:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    77ca:	8f ed       	ldi	r24, 0xDF	; 223
    77cc:	90 e0       	ldi	r25, 0x00	; 0
    77ce:	2f ed       	ldi	r18, 0xDF	; 223
    77d0:	30 e0       	ldi	r19, 0x00	; 0
    77d2:	f9 01       	movw	r30, r18
    77d4:	20 81       	ld	r18, Z
    77d6:	24 60       	ori	r18, 0x04	; 4
    77d8:	fc 01       	movw	r30, r24
    77da:	20 83       	st	Z, r18
		}
	}
	break;
    77dc:	04 c0       	rjmp	.+8      	; 0x77e6 <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    77de:	00 00       	nop
    77e0:	03 c0       	rjmp	.+6      	; 0x77e8 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    77e2:	00 00       	nop
    77e4:	01 c0       	rjmp	.+2      	; 0x77e8 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    77e6:	00 00       	nop

	default:
		break;
	}
}
    77e8:	00 00       	nop
    77ea:	0f 90       	pop	r0
    77ec:	df 91       	pop	r29
    77ee:	cf 91       	pop	r28
    77f0:	08 95       	ret

000077f2 <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    77f2:	cf 93       	push	r28
    77f4:	df 93       	push	r29
    77f6:	1f 92       	push	r1
    77f8:	cd b7       	in	r28, 0x3d	; 61
    77fa:	de b7       	in	r29, 0x3e	; 62
    77fc:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    77fe:	89 81       	ldd	r24, Y+1	; 0x01
    7800:	88 2f       	mov	r24, r24
    7802:	90 e0       	ldi	r25, 0x00	; 0
    7804:	82 30       	cpi	r24, 0x02	; 2
    7806:	91 05       	cpc	r25, r1
    7808:	19 f1       	breq	.+70     	; 0x7850 <macsc_disable_cmp_int+0x5e>
    780a:	83 30       	cpi	r24, 0x03	; 3
    780c:	91 05       	cpc	r25, r1
    780e:	29 f1       	breq	.+74     	; 0x785a <macsc_disable_cmp_int+0x68>
    7810:	01 97       	sbiw	r24, 0x01	; 1
    7812:	09 f0       	breq	.+2      	; 0x7816 <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    7814:	28 c0       	rjmp	.+80     	; 0x7866 <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    7816:	8f ed       	ldi	r24, 0xDF	; 223
    7818:	90 e0       	ldi	r25, 0x00	; 0
    781a:	fc 01       	movw	r30, r24
    781c:	80 81       	ld	r24, Z
    781e:	88 2f       	mov	r24, r24
    7820:	90 e0       	ldi	r25, 0x00	; 0
    7822:	81 70       	andi	r24, 0x01	; 1
    7824:	99 27       	eor	r25, r25
    7826:	89 2b       	or	r24, r25
    7828:	e9 f0       	breq	.+58     	; 0x7864 <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    782a:	80 ee       	ldi	r24, 0xE0	; 224
    782c:	90 e0       	ldi	r25, 0x00	; 0
    782e:	20 ee       	ldi	r18, 0xE0	; 224
    7830:	30 e0       	ldi	r19, 0x00	; 0
    7832:	f9 01       	movw	r30, r18
    7834:	20 81       	ld	r18, Z
    7836:	21 60       	ori	r18, 0x01	; 1
    7838:	fc 01       	movw	r30, r24
    783a:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    783c:	8f ed       	ldi	r24, 0xDF	; 223
    783e:	90 e0       	ldi	r25, 0x00	; 0
    7840:	2f ed       	ldi	r18, 0xDF	; 223
    7842:	30 e0       	ldi	r19, 0x00	; 0
    7844:	f9 01       	movw	r30, r18
    7846:	20 81       	ld	r18, Z
    7848:	2e 7f       	andi	r18, 0xFE	; 254
    784a:	fc 01       	movw	r30, r24
    784c:	20 83       	st	Z, r18
		}
	}
	break;
    784e:	0a c0       	rjmp	.+20     	; 0x7864 <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    7850:	8f ed       	ldi	r24, 0xDF	; 223
    7852:	90 e0       	ldi	r25, 0x00	; 0
    7854:	fc 01       	movw	r30, r24
    7856:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    7858:	06 c0       	rjmp	.+12     	; 0x7866 <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    785a:	8f ed       	ldi	r24, 0xDF	; 223
    785c:	90 e0       	ldi	r25, 0x00	; 0
    785e:	fc 01       	movw	r30, r24
    7860:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    7862:	01 c0       	rjmp	.+2      	; 0x7866 <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    7864:	00 00       	nop
	break;

	default:
		break;
	}
}
    7866:	00 00       	nop
    7868:	0f 90       	pop	r0
    786a:	df 91       	pop	r29
    786c:	cf 91       	pop	r28
    786e:	08 95       	ret

00007870 <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    7870:	cf 93       	push	r28
    7872:	df 93       	push	r29
    7874:	cd b7       	in	r28, 0x3d	; 61
    7876:	de b7       	in	r29, 0x3e	; 62
    7878:	62 97       	sbiw	r28, 0x12	; 18
    787a:	0f b6       	in	r0, 0x3f	; 63
    787c:	f8 94       	cli
    787e:	de bf       	out	0x3e, r29	; 62
    7880:	0f be       	out	0x3f, r0	; 63
    7882:	cd bf       	out	0x3d, r28	; 61
    7884:	8d 87       	std	Y+13, r24	; 0x0d
    7886:	4e 87       	std	Y+14, r20	; 0x0e
    7888:	5f 87       	std	Y+15, r21	; 0x0f
    788a:	68 8b       	std	Y+16, r22	; 0x10
    788c:	79 8b       	std	Y+17, r23	; 0x11
    788e:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    7890:	8a 89       	ldd	r24, Y+18	; 0x12
    7892:	88 2f       	mov	r24, r24
    7894:	90 e0       	ldi	r25, 0x00	; 0
    7896:	82 30       	cpi	r24, 0x02	; 2
    7898:	91 05       	cpc	r25, r1
    789a:	d1 f1       	breq	.+116    	; 0x7910 <macsc_use_cmp+0xa0>
    789c:	83 30       	cpi	r24, 0x03	; 3
    789e:	91 05       	cpc	r25, r1
    78a0:	09 f4       	brne	.+2      	; 0x78a4 <macsc_use_cmp+0x34>
    78a2:	69 c0       	rjmp	.+210    	; 0x7976 <macsc_use_cmp+0x106>
    78a4:	01 97       	sbiw	r24, 0x01	; 1
    78a6:	09 f0       	breq	.+2      	; 0x78aa <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    78a8:	99 c0       	rjmp	.+306    	; 0x79dc <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    78aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    78ac:	88 23       	and	r24, r24
    78ae:	51 f0       	breq	.+20     	; 0x78c4 <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    78b0:	8c ed       	ldi	r24, 0xDC	; 220
    78b2:	90 e0       	ldi	r25, 0x00	; 0
    78b4:	2c ed       	ldi	r18, 0xDC	; 220
    78b6:	30 e0       	ldi	r19, 0x00	; 0
    78b8:	f9 01       	movw	r30, r18
    78ba:	20 81       	ld	r18, Z
    78bc:	21 60       	ori	r18, 0x01	; 1
    78be:	fc 01       	movw	r30, r24
    78c0:	20 83       	st	Z, r18
    78c2:	09 c0       	rjmp	.+18     	; 0x78d6 <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    78c4:	8c ed       	ldi	r24, 0xDC	; 220
    78c6:	90 e0       	ldi	r25, 0x00	; 0
    78c8:	2c ed       	ldi	r18, 0xDC	; 220
    78ca:	30 e0       	ldi	r19, 0x00	; 0
    78cc:	f9 01       	movw	r30, r18
    78ce:	20 81       	ld	r18, Z
    78d0:	2e 7f       	andi	r18, 0xFE	; 254
    78d2:	fc 01       	movw	r30, r24
    78d4:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    78d6:	8e 85       	ldd	r24, Y+14	; 0x0e
    78d8:	9f 85       	ldd	r25, Y+15	; 0x0f
    78da:	a8 89       	ldd	r26, Y+16	; 0x10
    78dc:	b9 89       	ldd	r27, Y+17	; 0x11
    78de:	89 83       	std	Y+1, r24	; 0x01
    78e0:	9a 83       	std	Y+2, r25	; 0x02
    78e2:	ab 83       	std	Y+3, r26	; 0x03
    78e4:	bc 83       	std	Y+4, r27	; 0x04
    78e6:	88 ef       	ldi	r24, 0xF8	; 248
    78e8:	90 e0       	ldi	r25, 0x00	; 0
    78ea:	2c 81       	ldd	r18, Y+4	; 0x04
    78ec:	fc 01       	movw	r30, r24
    78ee:	20 83       	st	Z, r18
    78f0:	87 ef       	ldi	r24, 0xF7	; 247
    78f2:	90 e0       	ldi	r25, 0x00	; 0
    78f4:	2b 81       	ldd	r18, Y+3	; 0x03
    78f6:	fc 01       	movw	r30, r24
    78f8:	20 83       	st	Z, r18
    78fa:	86 ef       	ldi	r24, 0xF6	; 246
    78fc:	90 e0       	ldi	r25, 0x00	; 0
    78fe:	2a 81       	ldd	r18, Y+2	; 0x02
    7900:	fc 01       	movw	r30, r24
    7902:	20 83       	st	Z, r18
    7904:	85 ef       	ldi	r24, 0xF5	; 245
    7906:	90 e0       	ldi	r25, 0x00	; 0
    7908:	29 81       	ldd	r18, Y+1	; 0x01
    790a:	fc 01       	movw	r30, r24
    790c:	20 83       	st	Z, r18
	}
	break;
    790e:	66 c0       	rjmp	.+204    	; 0x79dc <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    7910:	8d 85       	ldd	r24, Y+13	; 0x0d
    7912:	88 23       	and	r24, r24
    7914:	51 f0       	breq	.+20     	; 0x792a <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    7916:	8c ed       	ldi	r24, 0xDC	; 220
    7918:	90 e0       	ldi	r25, 0x00	; 0
    791a:	2c ed       	ldi	r18, 0xDC	; 220
    791c:	30 e0       	ldi	r19, 0x00	; 0
    791e:	f9 01       	movw	r30, r18
    7920:	20 81       	ld	r18, Z
    7922:	22 60       	ori	r18, 0x02	; 2
    7924:	fc 01       	movw	r30, r24
    7926:	20 83       	st	Z, r18
    7928:	09 c0       	rjmp	.+18     	; 0x793c <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    792a:	8c ed       	ldi	r24, 0xDC	; 220
    792c:	90 e0       	ldi	r25, 0x00	; 0
    792e:	2c ed       	ldi	r18, 0xDC	; 220
    7930:	30 e0       	ldi	r19, 0x00	; 0
    7932:	f9 01       	movw	r30, r18
    7934:	20 81       	ld	r18, Z
    7936:	2d 7f       	andi	r18, 0xFD	; 253
    7938:	fc 01       	movw	r30, r24
    793a:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    793c:	8e 85       	ldd	r24, Y+14	; 0x0e
    793e:	9f 85       	ldd	r25, Y+15	; 0x0f
    7940:	a8 89       	ldd	r26, Y+16	; 0x10
    7942:	b9 89       	ldd	r27, Y+17	; 0x11
    7944:	8d 83       	std	Y+5, r24	; 0x05
    7946:	9e 83       	std	Y+6, r25	; 0x06
    7948:	af 83       	std	Y+7, r26	; 0x07
    794a:	b8 87       	std	Y+8, r27	; 0x08
    794c:	84 ef       	ldi	r24, 0xF4	; 244
    794e:	90 e0       	ldi	r25, 0x00	; 0
    7950:	28 85       	ldd	r18, Y+8	; 0x08
    7952:	fc 01       	movw	r30, r24
    7954:	20 83       	st	Z, r18
    7956:	83 ef       	ldi	r24, 0xF3	; 243
    7958:	90 e0       	ldi	r25, 0x00	; 0
    795a:	2f 81       	ldd	r18, Y+7	; 0x07
    795c:	fc 01       	movw	r30, r24
    795e:	20 83       	st	Z, r18
    7960:	82 ef       	ldi	r24, 0xF2	; 242
    7962:	90 e0       	ldi	r25, 0x00	; 0
    7964:	2e 81       	ldd	r18, Y+6	; 0x06
    7966:	fc 01       	movw	r30, r24
    7968:	20 83       	st	Z, r18
    796a:	81 ef       	ldi	r24, 0xF1	; 241
    796c:	90 e0       	ldi	r25, 0x00	; 0
    796e:	2d 81       	ldd	r18, Y+5	; 0x05
    7970:	fc 01       	movw	r30, r24
    7972:	20 83       	st	Z, r18
	}
	break;
    7974:	33 c0       	rjmp	.+102    	; 0x79dc <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    7976:	8d 85       	ldd	r24, Y+13	; 0x0d
    7978:	88 23       	and	r24, r24
    797a:	51 f0       	breq	.+20     	; 0x7990 <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    797c:	8c ed       	ldi	r24, 0xDC	; 220
    797e:	90 e0       	ldi	r25, 0x00	; 0
    7980:	2c ed       	ldi	r18, 0xDC	; 220
    7982:	30 e0       	ldi	r19, 0x00	; 0
    7984:	f9 01       	movw	r30, r18
    7986:	20 81       	ld	r18, Z
    7988:	24 60       	ori	r18, 0x04	; 4
    798a:	fc 01       	movw	r30, r24
    798c:	20 83       	st	Z, r18
    798e:	09 c0       	rjmp	.+18     	; 0x79a2 <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    7990:	8c ed       	ldi	r24, 0xDC	; 220
    7992:	90 e0       	ldi	r25, 0x00	; 0
    7994:	2c ed       	ldi	r18, 0xDC	; 220
    7996:	30 e0       	ldi	r19, 0x00	; 0
    7998:	f9 01       	movw	r30, r18
    799a:	20 81       	ld	r18, Z
    799c:	2b 7f       	andi	r18, 0xFB	; 251
    799e:	fc 01       	movw	r30, r24
    79a0:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    79a2:	8e 85       	ldd	r24, Y+14	; 0x0e
    79a4:	9f 85       	ldd	r25, Y+15	; 0x0f
    79a6:	a8 89       	ldd	r26, Y+16	; 0x10
    79a8:	b9 89       	ldd	r27, Y+17	; 0x11
    79aa:	89 87       	std	Y+9, r24	; 0x09
    79ac:	9a 87       	std	Y+10, r25	; 0x0a
    79ae:	ab 87       	std	Y+11, r26	; 0x0b
    79b0:	bc 87       	std	Y+12, r27	; 0x0c
    79b2:	80 ef       	ldi	r24, 0xF0	; 240
    79b4:	90 e0       	ldi	r25, 0x00	; 0
    79b6:	2c 85       	ldd	r18, Y+12	; 0x0c
    79b8:	fc 01       	movw	r30, r24
    79ba:	20 83       	st	Z, r18
    79bc:	8f ee       	ldi	r24, 0xEF	; 239
    79be:	90 e0       	ldi	r25, 0x00	; 0
    79c0:	2b 85       	ldd	r18, Y+11	; 0x0b
    79c2:	fc 01       	movw	r30, r24
    79c4:	20 83       	st	Z, r18
    79c6:	8e ee       	ldi	r24, 0xEE	; 238
    79c8:	90 e0       	ldi	r25, 0x00	; 0
    79ca:	2a 85       	ldd	r18, Y+10	; 0x0a
    79cc:	fc 01       	movw	r30, r24
    79ce:	20 83       	st	Z, r18
    79d0:	8d ee       	ldi	r24, 0xED	; 237
    79d2:	90 e0       	ldi	r25, 0x00	; 0
    79d4:	29 85       	ldd	r18, Y+9	; 0x09
    79d6:	fc 01       	movw	r30, r24
    79d8:	20 83       	st	Z, r18
	}
	break;
    79da:	00 00       	nop

	default:
		break;
	}
}
    79dc:	00 00       	nop
    79de:	62 96       	adiw	r28, 0x12	; 18
    79e0:	0f b6       	in	r0, 0x3f	; 63
    79e2:	f8 94       	cli
    79e4:	de bf       	out	0x3e, r29	; 62
    79e6:	0f be       	out	0x3f, r0	; 63
    79e8:	cd bf       	out	0x3d, r28	; 61
    79ea:	df 91       	pop	r29
    79ec:	cf 91       	pop	r28
    79ee:	08 95       	ret

000079f0 <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    79f0:	cf 93       	push	r28
    79f2:	df 93       	push	r29
    79f4:	00 d0       	rcall	.+0      	; 0x79f6 <macsc_set_ovf_int_cb+0x6>
    79f6:	cd b7       	in	r28, 0x3d	; 61
    79f8:	de b7       	in	r29, 0x3e	; 62
    79fa:	9a 83       	std	Y+2, r25	; 0x02
    79fc:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    79fe:	89 81       	ldd	r24, Y+1	; 0x01
    7a00:	9a 81       	ldd	r25, Y+2	; 0x02
    7a02:	90 93 da 10 	sts	0x10DA, r25	; 0x8010da <macsc_ovf_cb+0x1>
    7a06:	80 93 d9 10 	sts	0x10D9, r24	; 0x8010d9 <macsc_ovf_cb>
}
    7a0a:	00 00       	nop
    7a0c:	0f 90       	pop	r0
    7a0e:	0f 90       	pop	r0
    7a10:	df 91       	pop	r29
    7a12:	cf 91       	pop	r28
    7a14:	08 95       	ret

00007a16 <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    7a16:	cf 93       	push	r28
    7a18:	df 93       	push	r29
    7a1a:	00 d0       	rcall	.+0      	; 0x7a1c <macsc_set_cmp1_int_cb+0x6>
    7a1c:	cd b7       	in	r28, 0x3d	; 61
    7a1e:	de b7       	in	r29, 0x3e	; 62
    7a20:	9a 83       	std	Y+2, r25	; 0x02
    7a22:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    7a24:	89 81       	ldd	r24, Y+1	; 0x01
    7a26:	9a 81       	ldd	r25, Y+2	; 0x02
    7a28:	90 93 dc 10 	sts	0x10DC, r25	; 0x8010dc <macsc_cmp1_cb+0x1>
    7a2c:	80 93 db 10 	sts	0x10DB, r24	; 0x8010db <macsc_cmp1_cb>
}
    7a30:	00 00       	nop
    7a32:	0f 90       	pop	r0
    7a34:	0f 90       	pop	r0
    7a36:	df 91       	pop	r29
    7a38:	cf 91       	pop	r28
    7a3a:	08 95       	ret

00007a3c <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    7a3c:	cf 93       	push	r28
    7a3e:	df 93       	push	r29
    7a40:	00 d0       	rcall	.+0      	; 0x7a42 <macsc_set_cmp2_int_cb+0x6>
    7a42:	cd b7       	in	r28, 0x3d	; 61
    7a44:	de b7       	in	r29, 0x3e	; 62
    7a46:	9a 83       	std	Y+2, r25	; 0x02
    7a48:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    7a4a:	89 81       	ldd	r24, Y+1	; 0x01
    7a4c:	9a 81       	ldd	r25, Y+2	; 0x02
    7a4e:	90 93 de 10 	sts	0x10DE, r25	; 0x8010de <macsc_cmp2_cb+0x1>
    7a52:	80 93 dd 10 	sts	0x10DD, r24	; 0x8010dd <macsc_cmp2_cb>
}
    7a56:	00 00       	nop
    7a58:	0f 90       	pop	r0
    7a5a:	0f 90       	pop	r0
    7a5c:	df 91       	pop	r29
    7a5e:	cf 91       	pop	r28
    7a60:	08 95       	ret

00007a62 <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    7a62:	cf 93       	push	r28
    7a64:	df 93       	push	r29
    7a66:	00 d0       	rcall	.+0      	; 0x7a68 <macsc_set_cmp3_int_cb+0x6>
    7a68:	cd b7       	in	r28, 0x3d	; 61
    7a6a:	de b7       	in	r29, 0x3e	; 62
    7a6c:	9a 83       	std	Y+2, r25	; 0x02
    7a6e:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    7a70:	89 81       	ldd	r24, Y+1	; 0x01
    7a72:	9a 81       	ldd	r25, Y+2	; 0x02
    7a74:	90 93 e0 10 	sts	0x10E0, r25	; 0x8010e0 <macsc_cmp3_cb+0x1>
    7a78:	80 93 df 10 	sts	0x10DF, r24	; 0x8010df <macsc_cmp3_cb>
}
    7a7c:	00 00       	nop
    7a7e:	0f 90       	pop	r0
    7a80:	0f 90       	pop	r0
    7a82:	df 91       	pop	r29
    7a84:	cf 91       	pop	r28
    7a86:	08 95       	ret

00007a88 <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    7a88:	cf 93       	push	r28
    7a8a:	df 93       	push	r29
    7a8c:	00 d0       	rcall	.+0      	; 0x7a8e <macsc_set_backoff_slot_cntr_int_cb+0x6>
    7a8e:	cd b7       	in	r28, 0x3d	; 61
    7a90:	de b7       	in	r29, 0x3e	; 62
    7a92:	9a 83       	std	Y+2, r25	; 0x02
    7a94:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    7a96:	89 81       	ldd	r24, Y+1	; 0x01
    7a98:	9a 81       	ldd	r25, Y+2	; 0x02
    7a9a:	90 93 e2 10 	sts	0x10E2, r25	; 0x8010e2 <macsc_slotcnt_cb+0x1>
    7a9e:	80 93 e1 10 	sts	0x10E1, r24	; 0x8010e1 <macsc_slotcnt_cb>
}
    7aa2:	00 00       	nop
    7aa4:	0f 90       	pop	r0
    7aa6:	0f 90       	pop	r0
    7aa8:	df 91       	pop	r29
    7aaa:	cf 91       	pop	r28
    7aac:	08 95       	ret

00007aae <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    7aae:	cf 93       	push	r28
    7ab0:	df 93       	push	r29
    7ab2:	00 d0       	rcall	.+0      	; 0x7ab4 <usart_rx_enable+0x6>
    7ab4:	cd b7       	in	r28, 0x3d	; 61
    7ab6:	de b7       	in	r29, 0x3e	; 62
    7ab8:	9a 83       	std	Y+2, r25	; 0x02
    7aba:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    7abc:	89 81       	ldd	r24, Y+1	; 0x01
    7abe:	9a 81       	ldd	r25, Y+2	; 0x02
    7ac0:	fc 01       	movw	r30, r24
    7ac2:	81 81       	ldd	r24, Z+1	; 0x01
    7ac4:	28 2f       	mov	r18, r24
    7ac6:	20 61       	ori	r18, 0x10	; 16
    7ac8:	89 81       	ldd	r24, Y+1	; 0x01
    7aca:	9a 81       	ldd	r25, Y+2	; 0x02
    7acc:	fc 01       	movw	r30, r24
    7ace:	21 83       	std	Z+1, r18	; 0x01
}
    7ad0:	00 00       	nop
    7ad2:	0f 90       	pop	r0
    7ad4:	0f 90       	pop	r0
    7ad6:	df 91       	pop	r29
    7ad8:	cf 91       	pop	r28
    7ada:	08 95       	ret

00007adc <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    7adc:	cf 93       	push	r28
    7ade:	df 93       	push	r29
    7ae0:	00 d0       	rcall	.+0      	; 0x7ae2 <usart_format_set+0x6>
    7ae2:	00 d0       	rcall	.+0      	; 0x7ae4 <usart_format_set+0x8>
    7ae4:	1f 92       	push	r1
    7ae6:	cd b7       	in	r28, 0x3d	; 61
    7ae8:	de b7       	in	r29, 0x3e	; 62
    7aea:	9a 83       	std	Y+2, r25	; 0x02
    7aec:	89 83       	std	Y+1, r24	; 0x01
    7aee:	6b 83       	std	Y+3, r22	; 0x03
    7af0:	4c 83       	std	Y+4, r20	; 0x04
    7af2:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    7af4:	89 81       	ldd	r24, Y+1	; 0x01
    7af6:	9a 81       	ldd	r25, Y+2	; 0x02
    7af8:	fc 01       	movw	r30, r24
    7afa:	82 81       	ldd	r24, Z+2	; 0x02
    7afc:	28 2f       	mov	r18, r24
    7afe:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    7b00:	8b 81       	ldd	r24, Y+3	; 0x03
    7b02:	88 2f       	mov	r24, r24
    7b04:	90 e0       	ldi	r25, 0x00	; 0
    7b06:	83 70       	andi	r24, 0x03	; 3
    7b08:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    7b0a:	88 0f       	add	r24, r24
    7b0c:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    7b0e:	82 2b       	or	r24, r18
    7b10:	28 2f       	mov	r18, r24
    7b12:	89 81       	ldd	r24, Y+1	; 0x01
    7b14:	9a 81       	ldd	r25, Y+2	; 0x02
    7b16:	fc 01       	movw	r30, r24
    7b18:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    7b1a:	89 81       	ldd	r24, Y+1	; 0x01
    7b1c:	9a 81       	ldd	r25, Y+2	; 0x02
    7b1e:	fc 01       	movw	r30, r24
    7b20:	81 81       	ldd	r24, Z+1	; 0x01
    7b22:	28 2f       	mov	r18, r24
    7b24:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    7b26:	8b 81       	ldd	r24, Y+3	; 0x03
    7b28:	88 2f       	mov	r24, r24
    7b2a:	90 e0       	ldi	r25, 0x00	; 0
    7b2c:	84 70       	andi	r24, 0x04	; 4
    7b2e:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    7b30:	88 0f       	add	r24, r24
    7b32:	99 1f       	adc	r25, r25
    7b34:	88 0f       	add	r24, r24
    7b36:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    7b38:	82 2b       	or	r24, r18
    7b3a:	28 2f       	mov	r18, r24
    7b3c:	89 81       	ldd	r24, Y+1	; 0x01
    7b3e:	9a 81       	ldd	r25, Y+2	; 0x02
    7b40:	fc 01       	movw	r30, r24
    7b42:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    7b44:	89 81       	ldd	r24, Y+1	; 0x01
    7b46:	9a 81       	ldd	r25, Y+2	; 0x02
    7b48:	fc 01       	movw	r30, r24
    7b4a:	82 81       	ldd	r24, Z+2	; 0x02
    7b4c:	98 2f       	mov	r25, r24
    7b4e:	9f 7c       	andi	r25, 0xCF	; 207
    7b50:	8c 81       	ldd	r24, Y+4	; 0x04
    7b52:	89 2b       	or	r24, r25
    7b54:	28 2f       	mov	r18, r24
    7b56:	89 81       	ldd	r24, Y+1	; 0x01
    7b58:	9a 81       	ldd	r25, Y+2	; 0x02
    7b5a:	fc 01       	movw	r30, r24
    7b5c:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    7b5e:	89 81       	ldd	r24, Y+1	; 0x01
    7b60:	9a 81       	ldd	r25, Y+2	; 0x02
    7b62:	fc 01       	movw	r30, r24
    7b64:	82 81       	ldd	r24, Z+2	; 0x02
    7b66:	28 2f       	mov	r18, r24
    7b68:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    7b6a:	8d 81       	ldd	r24, Y+5	; 0x05
    7b6c:	88 2f       	mov	r24, r24
    7b6e:	90 e0       	ldi	r25, 0x00	; 0
    7b70:	88 0f       	add	r24, r24
    7b72:	99 1f       	adc	r25, r25
    7b74:	88 0f       	add	r24, r24
    7b76:	99 1f       	adc	r25, r25
    7b78:	88 0f       	add	r24, r24
    7b7a:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    7b7c:	82 2b       	or	r24, r18
    7b7e:	28 2f       	mov	r18, r24
    7b80:	89 81       	ldd	r24, Y+1	; 0x01
    7b82:	9a 81       	ldd	r25, Y+2	; 0x02
    7b84:	fc 01       	movw	r30, r24
    7b86:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    7b88:	00 00       	nop
    7b8a:	0f 90       	pop	r0
    7b8c:	0f 90       	pop	r0
    7b8e:	0f 90       	pop	r0
    7b90:	0f 90       	pop	r0
    7b92:	0f 90       	pop	r0
    7b94:	df 91       	pop	r29
    7b96:	cf 91       	pop	r28
    7b98:	08 95       	ret

00007b9a <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    7b9a:	cf 93       	push	r28
    7b9c:	df 93       	push	r29
    7b9e:	00 d0       	rcall	.+0      	; 0x7ba0 <usart_tx_enable+0x6>
    7ba0:	cd b7       	in	r28, 0x3d	; 61
    7ba2:	de b7       	in	r29, 0x3e	; 62
    7ba4:	9a 83       	std	Y+2, r25	; 0x02
    7ba6:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    7ba8:	89 81       	ldd	r24, Y+1	; 0x01
    7baa:	9a 81       	ldd	r25, Y+2	; 0x02
    7bac:	fc 01       	movw	r30, r24
    7bae:	81 81       	ldd	r24, Z+1	; 0x01
    7bb0:	28 2f       	mov	r18, r24
    7bb2:	28 60       	ori	r18, 0x08	; 8
    7bb4:	89 81       	ldd	r24, Y+1	; 0x01
    7bb6:	9a 81       	ldd	r25, Y+2	; 0x02
    7bb8:	fc 01       	movw	r30, r24
    7bba:	21 83       	std	Z+1, r18	; 0x01
}
    7bbc:	00 00       	nop
    7bbe:	0f 90       	pop	r0
    7bc0:	0f 90       	pop	r0
    7bc2:	df 91       	pop	r29
    7bc4:	cf 91       	pop	r28
    7bc6:	08 95       	ret

00007bc8 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    7bc8:	cf 93       	push	r28
    7bca:	df 93       	push	r29
    7bcc:	00 d0       	rcall	.+0      	; 0x7bce <usart_set_mode+0x6>
    7bce:	1f 92       	push	r1
    7bd0:	cd b7       	in	r28, 0x3d	; 61
    7bd2:	de b7       	in	r29, 0x3e	; 62
    7bd4:	9a 83       	std	Y+2, r25	; 0x02
    7bd6:	89 83       	std	Y+1, r24	; 0x01
    7bd8:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    7bda:	89 81       	ldd	r24, Y+1	; 0x01
    7bdc:	9a 81       	ldd	r25, Y+2	; 0x02
    7bde:	fc 01       	movw	r30, r24
    7be0:	82 81       	ldd	r24, Z+2	; 0x02
    7be2:	98 2f       	mov	r25, r24
    7be4:	9f 73       	andi	r25, 0x3F	; 63
    7be6:	8b 81       	ldd	r24, Y+3	; 0x03
    7be8:	89 2b       	or	r24, r25
    7bea:	28 2f       	mov	r18, r24
    7bec:	89 81       	ldd	r24, Y+1	; 0x01
    7bee:	9a 81       	ldd	r25, Y+2	; 0x02
    7bf0:	fc 01       	movw	r30, r24
    7bf2:	22 83       	std	Z+2, r18	; 0x02
}
    7bf4:	00 00       	nop
    7bf6:	0f 90       	pop	r0
    7bf8:	0f 90       	pop	r0
    7bfa:	0f 90       	pop	r0
    7bfc:	df 91       	pop	r29
    7bfe:	cf 91       	pop	r28
    7c00:	08 95       	ret

00007c02 <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    7c02:	cf 93       	push	r28
    7c04:	df 93       	push	r29
    7c06:	00 d0       	rcall	.+0      	; 0x7c08 <usart_data_register_is_empty+0x6>
    7c08:	cd b7       	in	r28, 0x3d	; 61
    7c0a:	de b7       	in	r29, 0x3e	; 62
    7c0c:	9a 83       	std	Y+2, r25	; 0x02
    7c0e:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    7c10:	89 81       	ldd	r24, Y+1	; 0x01
    7c12:	9a 81       	ldd	r25, Y+2	; 0x02
    7c14:	fc 01       	movw	r30, r24
    7c16:	80 81       	ld	r24, Z
    7c18:	88 2f       	mov	r24, r24
    7c1a:	90 e0       	ldi	r25, 0x00	; 0
    7c1c:	80 72       	andi	r24, 0x20	; 32
    7c1e:	99 27       	eor	r25, r25
    7c20:	21 e0       	ldi	r18, 0x01	; 1
    7c22:	89 2b       	or	r24, r25
    7c24:	09 f4       	brne	.+2      	; 0x7c28 <usart_data_register_is_empty+0x26>
    7c26:	20 e0       	ldi	r18, 0x00	; 0
    7c28:	82 2f       	mov	r24, r18
}
    7c2a:	0f 90       	pop	r0
    7c2c:	0f 90       	pop	r0
    7c2e:	df 91       	pop	r29
    7c30:	cf 91       	pop	r28
    7c32:	08 95       	ret

00007c34 <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    7c34:	cf 93       	push	r28
    7c36:	df 93       	push	r29
    7c38:	00 d0       	rcall	.+0      	; 0x7c3a <usart_rx_is_complete+0x6>
    7c3a:	cd b7       	in	r28, 0x3d	; 61
    7c3c:	de b7       	in	r29, 0x3e	; 62
    7c3e:	9a 83       	std	Y+2, r25	; 0x02
    7c40:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    7c42:	89 81       	ldd	r24, Y+1	; 0x01
    7c44:	9a 81       	ldd	r25, Y+2	; 0x02
    7c46:	fc 01       	movw	r30, r24
    7c48:	80 81       	ld	r24, Z
    7c4a:	88 2f       	mov	r24, r24
    7c4c:	90 e0       	ldi	r25, 0x00	; 0
    7c4e:	80 78       	andi	r24, 0x80	; 128
    7c50:	99 27       	eor	r25, r25
    7c52:	21 e0       	ldi	r18, 0x01	; 1
    7c54:	89 2b       	or	r24, r25
    7c56:	09 f4       	brne	.+2      	; 0x7c5a <usart_rx_is_complete+0x26>
    7c58:	20 e0       	ldi	r18, 0x00	; 0
    7c5a:	82 2f       	mov	r24, r18
}
    7c5c:	0f 90       	pop	r0
    7c5e:	0f 90       	pop	r0
    7c60:	df 91       	pop	r29
    7c62:	cf 91       	pop	r28
    7c64:	08 95       	ret

00007c66 <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    7c66:	cf 93       	push	r28
    7c68:	df 93       	push	r29
    7c6a:	00 d0       	rcall	.+0      	; 0x7c6c <ioport_pin_to_mask+0x6>
    7c6c:	cd b7       	in	r28, 0x3d	; 61
    7c6e:	de b7       	in	r29, 0x3e	; 62
    7c70:	8a 83       	std	Y+2, r24	; 0x02
    7c72:	8a 81       	ldd	r24, Y+2	; 0x02
    7c74:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    7c76:	89 81       	ldd	r24, Y+1	; 0x01
    7c78:	88 2f       	mov	r24, r24
    7c7a:	90 e0       	ldi	r25, 0x00	; 0
    7c7c:	9c 01       	movw	r18, r24
    7c7e:	27 70       	andi	r18, 0x07	; 7
    7c80:	33 27       	eor	r19, r19
    7c82:	81 e0       	ldi	r24, 0x01	; 1
    7c84:	90 e0       	ldi	r25, 0x00	; 0
    7c86:	02 c0       	rjmp	.+4      	; 0x7c8c <ioport_pin_to_mask+0x26>
    7c88:	88 0f       	add	r24, r24
    7c8a:	99 1f       	adc	r25, r25
    7c8c:	2a 95       	dec	r18
    7c8e:	e2 f7       	brpl	.-8      	; 0x7c88 <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    7c90:	00 00       	nop
}
    7c92:	0f 90       	pop	r0
    7c94:	0f 90       	pop	r0
    7c96:	df 91       	pop	r29
    7c98:	cf 91       	pop	r28
    7c9a:	08 95       	ret

00007c9c <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    7c9c:	cf 93       	push	r28
    7c9e:	df 93       	push	r29
    7ca0:	cd b7       	in	r28, 0x3d	; 61
    7ca2:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    7ca4:	80 e0       	ldi	r24, 0x00	; 0
    7ca6:	94 e2       	ldi	r25, 0x24	; 36
    7ca8:	a4 ef       	ldi	r26, 0xF4	; 244
    7caa:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    7cac:	bc 01       	movw	r22, r24
    7cae:	cd 01       	movw	r24, r26
    7cb0:	df 91       	pop	r29
    7cb2:	cf 91       	pop	r28
    7cb4:	08 95       	ret

00007cb6 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    7cb6:	cf 93       	push	r28
    7cb8:	df 93       	push	r29
    7cba:	cd b7       	in	r28, 0x3d	; 61
    7cbc:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    7cbe:	0e 94 4e 3e 	call	0x7c9c	; 0x7c9c <sysclk_get_main_hz>
    7cc2:	dc 01       	movw	r26, r24
    7cc4:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    7cc6:	bc 01       	movw	r22, r24
    7cc8:	cd 01       	movw	r24, r26
    7cca:	df 91       	pop	r29
    7ccc:	cf 91       	pop	r28
    7cce:	08 95       	ret

00007cd0 <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    7cd0:	cf 93       	push	r28
    7cd2:	df 93       	push	r29
    7cd4:	00 d0       	rcall	.+0      	; 0x7cd6 <usart_enable_module_clock+0x6>
    7cd6:	cd b7       	in	r28, 0x3d	; 61
    7cd8:	de b7       	in	r29, 0x3e	; 62
    7cda:	9a 83       	std	Y+2, r25	; 0x02
    7cdc:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    7cde:	89 81       	ldd	r24, Y+1	; 0x01
    7ce0:	9a 81       	ldd	r25, Y+2	; 0x02
    7ce2:	80 3c       	cpi	r24, 0xC0	; 192
    7ce4:	91 05       	cpc	r25, r1
    7ce6:	21 f4       	brne	.+8      	; 0x7cf0 <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    7ce8:	62 e0       	ldi	r22, 0x02	; 2
    7cea:	80 e0       	ldi	r24, 0x00	; 0
    7cec:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    7cf0:	89 81       	ldd	r24, Y+1	; 0x01
    7cf2:	9a 81       	ldd	r25, Y+2	; 0x02
    7cf4:	88 3c       	cpi	r24, 0xC8	; 200
    7cf6:	91 05       	cpc	r25, r1
    7cf8:	21 f4       	brne	.+8      	; 0x7d02 <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    7cfa:	61 e0       	ldi	r22, 0x01	; 1
    7cfc:	81 e0       	ldi	r24, 0x01	; 1
    7cfe:	0e 94 74 44 	call	0x88e8	; 0x88e8 <sysclk_enable_module>
	}
#endif
}
    7d02:	00 00       	nop
    7d04:	0f 90       	pop	r0
    7d06:	0f 90       	pop	r0
    7d08:	df 91       	pop	r29
    7d0a:	cf 91       	pop	r28
    7d0c:	08 95       	ret

00007d0e <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    7d0e:	0f 93       	push	r16
    7d10:	1f 93       	push	r17
    7d12:	cf 93       	push	r28
    7d14:	df 93       	push	r29
    7d16:	00 d0       	rcall	.+0      	; 0x7d18 <usart_init_rs232+0xa>
    7d18:	00 d0       	rcall	.+0      	; 0x7d1a <usart_init_rs232+0xc>
    7d1a:	1f 92       	push	r1
    7d1c:	cd b7       	in	r28, 0x3d	; 61
    7d1e:	de b7       	in	r29, 0x3e	; 62
    7d20:	9b 83       	std	Y+3, r25	; 0x03
    7d22:	8a 83       	std	Y+2, r24	; 0x02
    7d24:	7d 83       	std	Y+5, r23	; 0x05
    7d26:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    7d28:	8a 81       	ldd	r24, Y+2	; 0x02
    7d2a:	9b 81       	ldd	r25, Y+3	; 0x03
    7d2c:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    7d30:	8a 81       	ldd	r24, Y+2	; 0x02
    7d32:	9b 81       	ldd	r25, Y+3	; 0x03
    7d34:	60 e0       	ldi	r22, 0x00	; 0
    7d36:	0e 94 e4 3d 	call	0x7bc8	; 0x7bc8 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    7d3a:	8c 81       	ldd	r24, Y+4	; 0x04
    7d3c:	9d 81       	ldd	r25, Y+5	; 0x05
    7d3e:	fc 01       	movw	r30, r24
    7d40:	26 81       	ldd	r18, Z+6	; 0x06
    7d42:	8c 81       	ldd	r24, Y+4	; 0x04
    7d44:	9d 81       	ldd	r25, Y+5	; 0x05
    7d46:	fc 01       	movw	r30, r24
    7d48:	45 81       	ldd	r20, Z+5	; 0x05
    7d4a:	8c 81       	ldd	r24, Y+4	; 0x04
    7d4c:	9d 81       	ldd	r25, Y+5	; 0x05
    7d4e:	fc 01       	movw	r30, r24
    7d50:	34 81       	ldd	r19, Z+4	; 0x04
    7d52:	8a 81       	ldd	r24, Y+2	; 0x02
    7d54:	9b 81       	ldd	r25, Y+3	; 0x03
    7d56:	63 2f       	mov	r22, r19
    7d58:	0e 94 6e 3d 	call	0x7adc	; 0x7adc <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    7d5c:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <sysclk_get_source_clock_hz>
    7d60:	9b 01       	movw	r18, r22
    7d62:	ac 01       	movw	r20, r24
    7d64:	8c 81       	ldd	r24, Y+4	; 0x04
    7d66:	9d 81       	ldd	r25, Y+5	; 0x05
    7d68:	fc 01       	movw	r30, r24
    7d6a:	80 81       	ld	r24, Z
    7d6c:	91 81       	ldd	r25, Z+1	; 0x01
    7d6e:	a2 81       	ldd	r26, Z+2	; 0x02
    7d70:	b3 81       	ldd	r27, Z+3	; 0x03
    7d72:	ea 81       	ldd	r30, Y+2	; 0x02
    7d74:	fb 81       	ldd	r31, Y+3	; 0x03
    7d76:	89 01       	movw	r16, r18
    7d78:	9a 01       	movw	r18, r20
    7d7a:	ac 01       	movw	r20, r24
    7d7c:	bd 01       	movw	r22, r26
    7d7e:	cf 01       	movw	r24, r30
    7d80:	0e 94 c9 41 	call	0x8392	; 0x8392 <usart_set_baudrate>
    7d84:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    7d86:	8a 81       	ldd	r24, Y+2	; 0x02
    7d88:	9b 81       	ldd	r25, Y+3	; 0x03
    7d8a:	0e 94 cd 3d 	call	0x7b9a	; 0x7b9a <usart_tx_enable>
	usart_rx_enable(usart);
    7d8e:	8a 81       	ldd	r24, Y+2	; 0x02
    7d90:	9b 81       	ldd	r25, Y+3	; 0x03
    7d92:	0e 94 57 3d 	call	0x7aae	; 0x7aae <usart_rx_enable>
	return result;
    7d96:	89 81       	ldd	r24, Y+1	; 0x01
}
    7d98:	0f 90       	pop	r0
    7d9a:	0f 90       	pop	r0
    7d9c:	0f 90       	pop	r0
    7d9e:	0f 90       	pop	r0
    7da0:	0f 90       	pop	r0
    7da2:	df 91       	pop	r29
    7da4:	cf 91       	pop	r28
    7da6:	1f 91       	pop	r17
    7da8:	0f 91       	pop	r16
    7daa:	08 95       	ret

00007dac <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    7dac:	0f 93       	push	r16
    7dae:	1f 93       	push	r17
    7db0:	cf 93       	push	r28
    7db2:	df 93       	push	r29
    7db4:	cd b7       	in	r28, 0x3d	; 61
    7db6:	de b7       	in	r29, 0x3e	; 62
    7db8:	65 97       	sbiw	r28, 0x15	; 21
    7dba:	0f b6       	in	r0, 0x3f	; 63
    7dbc:	f8 94       	cli
    7dbe:	de bf       	out	0x3e, r29	; 62
    7dc0:	0f be       	out	0x3f, r0	; 63
    7dc2:	cd bf       	out	0x3d, r28	; 61
    7dc4:	9b 8b       	std	Y+19, r25	; 0x13
    7dc6:	8a 8b       	std	Y+18, r24	; 0x12
    7dc8:	7d 8b       	std	Y+21, r23	; 0x15
    7dca:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    7dcc:	8a 89       	ldd	r24, Y+18	; 0x12
    7dce:	9b 89       	ldd	r25, Y+19	; 0x13
    7dd0:	fc 01       	movw	r30, r24
    7dd2:	15 82       	std	Z+5, r1	; 0x05
    7dd4:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    7dd6:	8a 89       	ldd	r24, Y+18	; 0x12
    7dd8:	9b 89       	ldd	r25, Y+19	; 0x13
    7dda:	0e 94 68 3e 	call	0x7cd0	; 0x7cd0 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    7dde:	8a 89       	ldd	r24, Y+18	; 0x12
    7de0:	9b 89       	ldd	r25, Y+19	; 0x13
    7de2:	60 ec       	ldi	r22, 0xC0	; 192
    7de4:	0e 94 e4 3d 	call	0x7bc8	; 0x7bc8 <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    7de8:	8a 89       	ldd	r24, Y+18	; 0x12
    7dea:	9b 89       	ldd	r25, Y+19	; 0x13
    7dec:	80 3c       	cpi	r24, 0xC0	; 192
    7dee:	91 05       	cpc	r25, r1
    7df0:	09 f0       	breq	.+2      	; 0x7df4 <usart_init_spi+0x48>
    7df2:	88 c0       	rjmp	.+272    	; 0x7f04 <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    7df4:	82 e2       	ldi	r24, 0x22	; 34
    7df6:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    7df8:	89 81       	ldd	r24, Y+1	; 0x01
    7dfa:	0e 94 33 3e 	call	0x7c66	; 0x7c66 <ioport_pin_to_mask>
    7dfe:	48 2f       	mov	r20, r24
    7e00:	89 81       	ldd	r24, Y+1	; 0x01
    7e02:	8c 83       	std	Y+4, r24	; 0x04
    7e04:	8c 81       	ldd	r24, Y+4	; 0x04
    7e06:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    7e08:	8b 85       	ldd	r24, Y+11	; 0x0b
    7e0a:	86 95       	lsr	r24
    7e0c:	86 95       	lsr	r24
    7e0e:	86 95       	lsr	r24
    7e10:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    7e12:	8c 85       	ldd	r24, Y+12	; 0x0c
    7e14:	28 2f       	mov	r18, r24
    7e16:	30 e0       	ldi	r19, 0x00	; 0
    7e18:	c9 01       	movw	r24, r18
    7e1a:	88 0f       	add	r24, r24
    7e1c:	99 1f       	adc	r25, r25
    7e1e:	82 0f       	add	r24, r18
    7e20:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    7e22:	80 96       	adiw	r24, 0x20	; 32
    7e24:	9f 83       	std	Y+7, r25	; 0x07
    7e26:	8e 83       	std	Y+6, r24	; 0x06
    7e28:	48 87       	std	Y+8, r20	; 0x08
    7e2a:	83 e0       	ldi	r24, 0x03	; 3
    7e2c:	90 e0       	ldi	r25, 0x00	; 0
    7e2e:	9a 87       	std	Y+10, r25	; 0x0a
    7e30:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    7e32:	89 85       	ldd	r24, Y+9	; 0x09
    7e34:	9a 85       	ldd	r25, Y+10	; 0x0a
    7e36:	81 70       	andi	r24, 0x01	; 1
    7e38:	99 27       	eor	r25, r25
    7e3a:	89 2b       	or	r24, r25
    7e3c:	89 f1       	breq	.+98     	; 0x7ea0 <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    7e3e:	89 85       	ldd	r24, Y+9	; 0x09
    7e40:	9a 85       	ldd	r25, Y+10	; 0x0a
    7e42:	82 70       	andi	r24, 0x02	; 2
    7e44:	99 27       	eor	r25, r25
    7e46:	89 2b       	or	r24, r25
    7e48:	71 f0       	breq	.+28     	; 0x7e66 <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    7e4a:	8e 81       	ldd	r24, Y+6	; 0x06
    7e4c:	9f 81       	ldd	r25, Y+7	; 0x07
    7e4e:	02 96       	adiw	r24, 0x02	; 2
    7e50:	2e 81       	ldd	r18, Y+6	; 0x06
    7e52:	3f 81       	ldd	r19, Y+7	; 0x07
    7e54:	2e 5f       	subi	r18, 0xFE	; 254
    7e56:	3f 4f       	sbci	r19, 0xFF	; 255
    7e58:	f9 01       	movw	r30, r18
    7e5a:	30 81       	ld	r19, Z
    7e5c:	28 85       	ldd	r18, Y+8	; 0x08
    7e5e:	23 2b       	or	r18, r19
    7e60:	fc 01       	movw	r30, r24
    7e62:	20 83       	st	Z, r18
    7e64:	0f c0       	rjmp	.+30     	; 0x7e84 <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7e66:	8e 81       	ldd	r24, Y+6	; 0x06
    7e68:	9f 81       	ldd	r25, Y+7	; 0x07
    7e6a:	02 96       	adiw	r24, 0x02	; 2
    7e6c:	2e 81       	ldd	r18, Y+6	; 0x06
    7e6e:	3f 81       	ldd	r19, Y+7	; 0x07
    7e70:	2e 5f       	subi	r18, 0xFE	; 254
    7e72:	3f 4f       	sbci	r19, 0xFF	; 255
    7e74:	f9 01       	movw	r30, r18
    7e76:	20 81       	ld	r18, Z
    7e78:	32 2f       	mov	r19, r18
    7e7a:	28 85       	ldd	r18, Y+8	; 0x08
    7e7c:	20 95       	com	r18
    7e7e:	23 23       	and	r18, r19
    7e80:	fc 01       	movw	r30, r24
    7e82:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    7e84:	8e 81       	ldd	r24, Y+6	; 0x06
    7e86:	9f 81       	ldd	r25, Y+7	; 0x07
    7e88:	01 96       	adiw	r24, 0x01	; 1
    7e8a:	2e 81       	ldd	r18, Y+6	; 0x06
    7e8c:	3f 81       	ldd	r19, Y+7	; 0x07
    7e8e:	2f 5f       	subi	r18, 0xFF	; 255
    7e90:	3f 4f       	sbci	r19, 0xFF	; 255
    7e92:	f9 01       	movw	r30, r18
    7e94:	30 81       	ld	r19, Z
    7e96:	28 85       	ldd	r18, Y+8	; 0x08
    7e98:	23 2b       	or	r18, r19
    7e9a:	fc 01       	movw	r30, r24
    7e9c:	20 83       	st	Z, r18
    7e9e:	32 c0       	rjmp	.+100    	; 0x7f04 <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    7ea0:	8e 81       	ldd	r24, Y+6	; 0x06
    7ea2:	9f 81       	ldd	r25, Y+7	; 0x07
    7ea4:	01 96       	adiw	r24, 0x01	; 1
    7ea6:	2e 81       	ldd	r18, Y+6	; 0x06
    7ea8:	3f 81       	ldd	r19, Y+7	; 0x07
    7eaa:	2f 5f       	subi	r18, 0xFF	; 255
    7eac:	3f 4f       	sbci	r19, 0xFF	; 255
    7eae:	f9 01       	movw	r30, r18
    7eb0:	20 81       	ld	r18, Z
    7eb2:	32 2f       	mov	r19, r18
    7eb4:	28 85       	ldd	r18, Y+8	; 0x08
    7eb6:	20 95       	com	r18
    7eb8:	23 23       	and	r18, r19
    7eba:	fc 01       	movw	r30, r24
    7ebc:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7ebe:	89 85       	ldd	r24, Y+9	; 0x09
    7ec0:	9a 85       	ldd	r25, Y+10	; 0x0a
    7ec2:	84 70       	andi	r24, 0x04	; 4
    7ec4:	99 27       	eor	r25, r25
    7ec6:	89 2b       	or	r24, r25
    7ec8:	71 f0       	breq	.+28     	; 0x7ee6 <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    7eca:	8e 81       	ldd	r24, Y+6	; 0x06
    7ecc:	9f 81       	ldd	r25, Y+7	; 0x07
    7ece:	02 96       	adiw	r24, 0x02	; 2
    7ed0:	2e 81       	ldd	r18, Y+6	; 0x06
    7ed2:	3f 81       	ldd	r19, Y+7	; 0x07
    7ed4:	2e 5f       	subi	r18, 0xFE	; 254
    7ed6:	3f 4f       	sbci	r19, 0xFF	; 255
    7ed8:	f9 01       	movw	r30, r18
    7eda:	30 81       	ld	r19, Z
    7edc:	28 85       	ldd	r18, Y+8	; 0x08
    7ede:	23 2b       	or	r18, r19
    7ee0:	fc 01       	movw	r30, r24
    7ee2:	20 83       	st	Z, r18
    7ee4:	0f c0       	rjmp	.+30     	; 0x7f04 <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7ee6:	8e 81       	ldd	r24, Y+6	; 0x06
    7ee8:	9f 81       	ldd	r25, Y+7	; 0x07
    7eea:	02 96       	adiw	r24, 0x02	; 2
    7eec:	2e 81       	ldd	r18, Y+6	; 0x06
    7eee:	3f 81       	ldd	r19, Y+7	; 0x07
    7ef0:	2e 5f       	subi	r18, 0xFE	; 254
    7ef2:	3f 4f       	sbci	r19, 0xFF	; 255
    7ef4:	f9 01       	movw	r30, r18
    7ef6:	20 81       	ld	r18, Z
    7ef8:	32 2f       	mov	r19, r18
    7efa:	28 85       	ldd	r18, Y+8	; 0x08
    7efc:	20 95       	com	r18
    7efe:	23 23       	and	r18, r19
    7f00:	fc 01       	movw	r30, r24
    7f02:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    7f04:	8a 89       	ldd	r24, Y+18	; 0x12
    7f06:	9b 89       	ldd	r25, Y+19	; 0x13
    7f08:	88 3c       	cpi	r24, 0xC8	; 200
    7f0a:	91 05       	cpc	r25, r1
    7f0c:	09 f0       	breq	.+2      	; 0x7f10 <usart_init_spi+0x164>
    7f0e:	88 c0       	rjmp	.+272    	; 0x8020 <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    7f10:	8d e1       	ldi	r24, 0x1D	; 29
    7f12:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    7f14:	89 81       	ldd	r24, Y+1	; 0x01
    7f16:	0e 94 33 3e 	call	0x7c66	; 0x7c66 <ioport_pin_to_mask>
    7f1a:	48 2f       	mov	r20, r24
    7f1c:	89 81       	ldd	r24, Y+1	; 0x01
    7f1e:	8d 83       	std	Y+5, r24	; 0x05
    7f20:	8d 81       	ldd	r24, Y+5	; 0x05
    7f22:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    7f24:	88 89       	ldd	r24, Y+16	; 0x10
    7f26:	86 95       	lsr	r24
    7f28:	86 95       	lsr	r24
    7f2a:	86 95       	lsr	r24
    7f2c:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    7f2e:	89 89       	ldd	r24, Y+17	; 0x11
    7f30:	28 2f       	mov	r18, r24
    7f32:	30 e0       	ldi	r19, 0x00	; 0
    7f34:	c9 01       	movw	r24, r18
    7f36:	88 0f       	add	r24, r24
    7f38:	99 1f       	adc	r25, r25
    7f3a:	82 0f       	add	r24, r18
    7f3c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    7f3e:	80 96       	adiw	r24, 0x20	; 32
    7f40:	9b 83       	std	Y+3, r25	; 0x03
    7f42:	8a 83       	std	Y+2, r24	; 0x02
    7f44:	4d 87       	std	Y+13, r20	; 0x0d
    7f46:	83 e0       	ldi	r24, 0x03	; 3
    7f48:	90 e0       	ldi	r25, 0x00	; 0
    7f4a:	9f 87       	std	Y+15, r25	; 0x0f
    7f4c:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    7f4e:	8e 85       	ldd	r24, Y+14	; 0x0e
    7f50:	9f 85       	ldd	r25, Y+15	; 0x0f
    7f52:	81 70       	andi	r24, 0x01	; 1
    7f54:	99 27       	eor	r25, r25
    7f56:	89 2b       	or	r24, r25
    7f58:	89 f1       	breq	.+98     	; 0x7fbc <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    7f5a:	8e 85       	ldd	r24, Y+14	; 0x0e
    7f5c:	9f 85       	ldd	r25, Y+15	; 0x0f
    7f5e:	82 70       	andi	r24, 0x02	; 2
    7f60:	99 27       	eor	r25, r25
    7f62:	89 2b       	or	r24, r25
    7f64:	71 f0       	breq	.+28     	; 0x7f82 <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    7f66:	8a 81       	ldd	r24, Y+2	; 0x02
    7f68:	9b 81       	ldd	r25, Y+3	; 0x03
    7f6a:	02 96       	adiw	r24, 0x02	; 2
    7f6c:	2a 81       	ldd	r18, Y+2	; 0x02
    7f6e:	3b 81       	ldd	r19, Y+3	; 0x03
    7f70:	2e 5f       	subi	r18, 0xFE	; 254
    7f72:	3f 4f       	sbci	r19, 0xFF	; 255
    7f74:	f9 01       	movw	r30, r18
    7f76:	30 81       	ld	r19, Z
    7f78:	2d 85       	ldd	r18, Y+13	; 0x0d
    7f7a:	23 2b       	or	r18, r19
    7f7c:	fc 01       	movw	r30, r24
    7f7e:	20 83       	st	Z, r18
    7f80:	0f c0       	rjmp	.+30     	; 0x7fa0 <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7f82:	8a 81       	ldd	r24, Y+2	; 0x02
    7f84:	9b 81       	ldd	r25, Y+3	; 0x03
    7f86:	02 96       	adiw	r24, 0x02	; 2
    7f88:	2a 81       	ldd	r18, Y+2	; 0x02
    7f8a:	3b 81       	ldd	r19, Y+3	; 0x03
    7f8c:	2e 5f       	subi	r18, 0xFE	; 254
    7f8e:	3f 4f       	sbci	r19, 0xFF	; 255
    7f90:	f9 01       	movw	r30, r18
    7f92:	20 81       	ld	r18, Z
    7f94:	32 2f       	mov	r19, r18
    7f96:	2d 85       	ldd	r18, Y+13	; 0x0d
    7f98:	20 95       	com	r18
    7f9a:	23 23       	and	r18, r19
    7f9c:	fc 01       	movw	r30, r24
    7f9e:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    7fa0:	8a 81       	ldd	r24, Y+2	; 0x02
    7fa2:	9b 81       	ldd	r25, Y+3	; 0x03
    7fa4:	01 96       	adiw	r24, 0x01	; 1
    7fa6:	2a 81       	ldd	r18, Y+2	; 0x02
    7fa8:	3b 81       	ldd	r19, Y+3	; 0x03
    7faa:	2f 5f       	subi	r18, 0xFF	; 255
    7fac:	3f 4f       	sbci	r19, 0xFF	; 255
    7fae:	f9 01       	movw	r30, r18
    7fb0:	30 81       	ld	r19, Z
    7fb2:	2d 85       	ldd	r18, Y+13	; 0x0d
    7fb4:	23 2b       	or	r18, r19
    7fb6:	fc 01       	movw	r30, r24
    7fb8:	20 83       	st	Z, r18
    7fba:	32 c0       	rjmp	.+100    	; 0x8020 <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    7fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    7fbe:	9b 81       	ldd	r25, Y+3	; 0x03
    7fc0:	01 96       	adiw	r24, 0x01	; 1
    7fc2:	2a 81       	ldd	r18, Y+2	; 0x02
    7fc4:	3b 81       	ldd	r19, Y+3	; 0x03
    7fc6:	2f 5f       	subi	r18, 0xFF	; 255
    7fc8:	3f 4f       	sbci	r19, 0xFF	; 255
    7fca:	f9 01       	movw	r30, r18
    7fcc:	20 81       	ld	r18, Z
    7fce:	32 2f       	mov	r19, r18
    7fd0:	2d 85       	ldd	r18, Y+13	; 0x0d
    7fd2:	20 95       	com	r18
    7fd4:	23 23       	and	r18, r19
    7fd6:	fc 01       	movw	r30, r24
    7fd8:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7fda:	8e 85       	ldd	r24, Y+14	; 0x0e
    7fdc:	9f 85       	ldd	r25, Y+15	; 0x0f
    7fde:	84 70       	andi	r24, 0x04	; 4
    7fe0:	99 27       	eor	r25, r25
    7fe2:	89 2b       	or	r24, r25
    7fe4:	71 f0       	breq	.+28     	; 0x8002 <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    7fe6:	8a 81       	ldd	r24, Y+2	; 0x02
    7fe8:	9b 81       	ldd	r25, Y+3	; 0x03
    7fea:	02 96       	adiw	r24, 0x02	; 2
    7fec:	2a 81       	ldd	r18, Y+2	; 0x02
    7fee:	3b 81       	ldd	r19, Y+3	; 0x03
    7ff0:	2e 5f       	subi	r18, 0xFE	; 254
    7ff2:	3f 4f       	sbci	r19, 0xFF	; 255
    7ff4:	f9 01       	movw	r30, r18
    7ff6:	30 81       	ld	r19, Z
    7ff8:	2d 85       	ldd	r18, Y+13	; 0x0d
    7ffa:	23 2b       	or	r18, r19
    7ffc:	fc 01       	movw	r30, r24
    7ffe:	20 83       	st	Z, r18
    8000:	0f c0       	rjmp	.+30     	; 0x8020 <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8002:	8a 81       	ldd	r24, Y+2	; 0x02
    8004:	9b 81       	ldd	r25, Y+3	; 0x03
    8006:	02 96       	adiw	r24, 0x02	; 2
    8008:	2a 81       	ldd	r18, Y+2	; 0x02
    800a:	3b 81       	ldd	r19, Y+3	; 0x03
    800c:	2e 5f       	subi	r18, 0xFE	; 254
    800e:	3f 4f       	sbci	r19, 0xFF	; 255
    8010:	f9 01       	movw	r30, r18
    8012:	20 81       	ld	r18, Z
    8014:	32 2f       	mov	r19, r18
    8016:	2d 85       	ldd	r18, Y+13	; 0x0d
    8018:	20 95       	com	r18
    801a:	23 23       	and	r18, r19
    801c:	fc 01       	movw	r30, r24
    801e:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    8020:	8c 89       	ldd	r24, Y+20	; 0x14
    8022:	9d 89       	ldd	r25, Y+21	; 0x15
    8024:	fc 01       	movw	r30, r24
    8026:	84 81       	ldd	r24, Z+4	; 0x04
    8028:	81 30       	cpi	r24, 0x01	; 1
    802a:	31 f0       	breq	.+12     	; 0x8038 <usart_init_spi+0x28c>
    802c:	8c 89       	ldd	r24, Y+20	; 0x14
    802e:	9d 89       	ldd	r25, Y+21	; 0x15
    8030:	fc 01       	movw	r30, r24
    8032:	84 81       	ldd	r24, Z+4	; 0x04
    8034:	83 30       	cpi	r24, 0x03	; 3
    8036:	59 f4       	brne	.+22     	; 0x804e <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    8038:	8a 89       	ldd	r24, Y+18	; 0x12
    803a:	9b 89       	ldd	r25, Y+19	; 0x13
    803c:	fc 01       	movw	r30, r24
    803e:	82 81       	ldd	r24, Z+2	; 0x02
    8040:	28 2f       	mov	r18, r24
    8042:	22 60       	ori	r18, 0x02	; 2
    8044:	8a 89       	ldd	r24, Y+18	; 0x12
    8046:	9b 89       	ldd	r25, Y+19	; 0x13
    8048:	fc 01       	movw	r30, r24
    804a:	22 83       	std	Z+2, r18	; 0x02
    804c:	0a c0       	rjmp	.+20     	; 0x8062 <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    804e:	8a 89       	ldd	r24, Y+18	; 0x12
    8050:	9b 89       	ldd	r25, Y+19	; 0x13
    8052:	fc 01       	movw	r30, r24
    8054:	82 81       	ldd	r24, Z+2	; 0x02
    8056:	28 2f       	mov	r18, r24
    8058:	2d 7f       	andi	r18, 0xFD	; 253
    805a:	8a 89       	ldd	r24, Y+18	; 0x12
    805c:	9b 89       	ldd	r25, Y+19	; 0x13
    805e:	fc 01       	movw	r30, r24
    8060:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    8062:	8c 89       	ldd	r24, Y+20	; 0x14
    8064:	9d 89       	ldd	r25, Y+21	; 0x15
    8066:	fc 01       	movw	r30, r24
    8068:	84 81       	ldd	r24, Z+4	; 0x04
    806a:	82 30       	cpi	r24, 0x02	; 2
    806c:	31 f0       	breq	.+12     	; 0x807a <usart_init_spi+0x2ce>
    806e:	8c 89       	ldd	r24, Y+20	; 0x14
    8070:	9d 89       	ldd	r25, Y+21	; 0x15
    8072:	fc 01       	movw	r30, r24
    8074:	84 81       	ldd	r24, Z+4	; 0x04
    8076:	83 30       	cpi	r24, 0x03	; 3
    8078:	59 f4       	brne	.+22     	; 0x8090 <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    807a:	8a 89       	ldd	r24, Y+18	; 0x12
    807c:	9b 89       	ldd	r25, Y+19	; 0x13
    807e:	fc 01       	movw	r30, r24
    8080:	82 81       	ldd	r24, Z+2	; 0x02
    8082:	28 2f       	mov	r18, r24
    8084:	21 60       	ori	r18, 0x01	; 1
    8086:	8a 89       	ldd	r24, Y+18	; 0x12
    8088:	9b 89       	ldd	r25, Y+19	; 0x13
    808a:	fc 01       	movw	r30, r24
    808c:	22 83       	std	Z+2, r18	; 0x02
    808e:	0a c0       	rjmp	.+20     	; 0x80a4 <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    8090:	8a 89       	ldd	r24, Y+18	; 0x12
    8092:	9b 89       	ldd	r25, Y+19	; 0x13
    8094:	fc 01       	movw	r30, r24
    8096:	82 81       	ldd	r24, Z+2	; 0x02
    8098:	28 2f       	mov	r18, r24
    809a:	2e 7f       	andi	r18, 0xFE	; 254
    809c:	8a 89       	ldd	r24, Y+18	; 0x12
    809e:	9b 89       	ldd	r25, Y+19	; 0x13
    80a0:	fc 01       	movw	r30, r24
    80a2:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    80a4:	8c 89       	ldd	r24, Y+20	; 0x14
    80a6:	9d 89       	ldd	r25, Y+21	; 0x15
    80a8:	fc 01       	movw	r30, r24
    80aa:	85 81       	ldd	r24, Z+5	; 0x05
    80ac:	88 23       	and	r24, r24
    80ae:	59 f0       	breq	.+22     	; 0x80c6 <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    80b0:	8a 89       	ldd	r24, Y+18	; 0x12
    80b2:	9b 89       	ldd	r25, Y+19	; 0x13
    80b4:	fc 01       	movw	r30, r24
    80b6:	82 81       	ldd	r24, Z+2	; 0x02
    80b8:	28 2f       	mov	r18, r24
    80ba:	24 60       	ori	r18, 0x04	; 4
    80bc:	8a 89       	ldd	r24, Y+18	; 0x12
    80be:	9b 89       	ldd	r25, Y+19	; 0x13
    80c0:	fc 01       	movw	r30, r24
    80c2:	22 83       	std	Z+2, r18	; 0x02
    80c4:	0a c0       	rjmp	.+20     	; 0x80da <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    80c6:	8a 89       	ldd	r24, Y+18	; 0x12
    80c8:	9b 89       	ldd	r25, Y+19	; 0x13
    80ca:	fc 01       	movw	r30, r24
    80cc:	82 81       	ldd	r24, Z+2	; 0x02
    80ce:	28 2f       	mov	r18, r24
    80d0:	2b 7f       	andi	r18, 0xFB	; 251
    80d2:	8a 89       	ldd	r24, Y+18	; 0x12
    80d4:	9b 89       	ldd	r25, Y+19	; 0x13
    80d6:	fc 01       	movw	r30, r24
    80d8:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    80da:	0e 94 5b 3e 	call	0x7cb6	; 0x7cb6 <sysclk_get_source_clock_hz>
    80de:	9b 01       	movw	r18, r22
    80e0:	ac 01       	movw	r20, r24
    80e2:	8c 89       	ldd	r24, Y+20	; 0x14
    80e4:	9d 89       	ldd	r25, Y+21	; 0x15
    80e6:	fc 01       	movw	r30, r24
    80e8:	80 81       	ld	r24, Z
    80ea:	91 81       	ldd	r25, Z+1	; 0x01
    80ec:	a2 81       	ldd	r26, Z+2	; 0x02
    80ee:	b3 81       	ldd	r27, Z+3	; 0x03
    80f0:	ea 89       	ldd	r30, Y+18	; 0x12
    80f2:	fb 89       	ldd	r31, Y+19	; 0x13
    80f4:	89 01       	movw	r16, r18
    80f6:	9a 01       	movw	r18, r20
    80f8:	ac 01       	movw	r20, r24
    80fa:	bd 01       	movw	r22, r26
    80fc:	cf 01       	movw	r24, r30
    80fe:	0e 94 a2 42 	call	0x8544	; 0x8544 <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    8102:	8a 89       	ldd	r24, Y+18	; 0x12
    8104:	9b 89       	ldd	r25, Y+19	; 0x13
    8106:	0e 94 cd 3d 	call	0x7b9a	; 0x7b9a <usart_tx_enable>
	usart_rx_enable(usart);
    810a:	8a 89       	ldd	r24, Y+18	; 0x12
    810c:	9b 89       	ldd	r25, Y+19	; 0x13
    810e:	0e 94 57 3d 	call	0x7aae	; 0x7aae <usart_rx_enable>
}
    8112:	00 00       	nop
    8114:	65 96       	adiw	r28, 0x15	; 21
    8116:	0f b6       	in	r0, 0x3f	; 63
    8118:	f8 94       	cli
    811a:	de bf       	out	0x3e, r29	; 62
    811c:	0f be       	out	0x3f, r0	; 63
    811e:	cd bf       	out	0x3d, r28	; 61
    8120:	df 91       	pop	r29
    8122:	cf 91       	pop	r28
    8124:	1f 91       	pop	r17
    8126:	0f 91       	pop	r16
    8128:	08 95       	ret

0000812a <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    812a:	cf 93       	push	r28
    812c:	df 93       	push	r29
    812e:	00 d0       	rcall	.+0      	; 0x8130 <usart_putchar+0x6>
    8130:	1f 92       	push	r1
    8132:	cd b7       	in	r28, 0x3d	; 61
    8134:	de b7       	in	r29, 0x3e	; 62
    8136:	9a 83       	std	Y+2, r25	; 0x02
    8138:	89 83       	std	Y+1, r24	; 0x01
    813a:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    813c:	00 00       	nop
    813e:	89 81       	ldd	r24, Y+1	; 0x01
    8140:	9a 81       	ldd	r25, Y+2	; 0x02
    8142:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <usart_data_register_is_empty>
    8146:	98 2f       	mov	r25, r24
    8148:	81 e0       	ldi	r24, 0x01	; 1
    814a:	89 27       	eor	r24, r25
    814c:	88 23       	and	r24, r24
    814e:	b9 f7       	brne	.-18     	; 0x813e <usart_putchar+0x14>
	}

	usart->UDR = c;
    8150:	89 81       	ldd	r24, Y+1	; 0x01
    8152:	9a 81       	ldd	r25, Y+2	; 0x02
    8154:	2b 81       	ldd	r18, Y+3	; 0x03
    8156:	fc 01       	movw	r30, r24
    8158:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    815a:	80 e0       	ldi	r24, 0x00	; 0
}
    815c:	0f 90       	pop	r0
    815e:	0f 90       	pop	r0
    8160:	0f 90       	pop	r0
    8162:	df 91       	pop	r29
    8164:	cf 91       	pop	r28
    8166:	08 95       	ret

00008168 <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    8168:	cf 93       	push	r28
    816a:	df 93       	push	r29
    816c:	00 d0       	rcall	.+0      	; 0x816e <usart_getchar+0x6>
    816e:	cd b7       	in	r28, 0x3d	; 61
    8170:	de b7       	in	r29, 0x3e	; 62
    8172:	9a 83       	std	Y+2, r25	; 0x02
    8174:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    8176:	00 00       	nop
    8178:	89 81       	ldd	r24, Y+1	; 0x01
    817a:	9a 81       	ldd	r25, Y+2	; 0x02
    817c:	0e 94 1a 3e 	call	0x7c34	; 0x7c34 <usart_rx_is_complete>
    8180:	98 2f       	mov	r25, r24
    8182:	81 e0       	ldi	r24, 0x01	; 1
    8184:	89 27       	eor	r24, r25
    8186:	88 23       	and	r24, r24
    8188:	b9 f7       	brne	.-18     	; 0x8178 <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    818a:	89 81       	ldd	r24, Y+1	; 0x01
    818c:	9a 81       	ldd	r25, Y+2	; 0x02
    818e:	fc 01       	movw	r30, r24
    8190:	86 81       	ldd	r24, Z+6	; 0x06
}
    8192:	0f 90       	pop	r0
    8194:	0f 90       	pop	r0
    8196:	df 91       	pop	r29
    8198:	cf 91       	pop	r28
    819a:	08 95       	ret

0000819c <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    819c:	cf 93       	push	r28
    819e:	df 93       	push	r29
    81a0:	00 d0       	rcall	.+0      	; 0x81a2 <usart_get_baud_offset+0x6>
    81a2:	00 d0       	rcall	.+0      	; 0x81a4 <usart_get_baud_offset+0x8>
    81a4:	cd b7       	in	r28, 0x3d	; 61
    81a6:	de b7       	in	r29, 0x3e	; 62
    81a8:	69 83       	std	Y+1, r22	; 0x01
    81aa:	7a 83       	std	Y+2, r23	; 0x02
    81ac:	8b 83       	std	Y+3, r24	; 0x03
    81ae:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    81b0:	89 81       	ldd	r24, Y+1	; 0x01
    81b2:	9a 81       	ldd	r25, Y+2	; 0x02
    81b4:	ab 81       	ldd	r26, Y+3	; 0x03
    81b6:	bc 81       	ldd	r27, Y+4	; 0x04
    81b8:	80 38       	cpi	r24, 0x80	; 128
    81ba:	25 e2       	ldi	r18, 0x25	; 37
    81bc:	92 07       	cpc	r25, r18
    81be:	a1 05       	cpc	r26, r1
    81c0:	b1 05       	cpc	r27, r1
    81c2:	e1 f1       	breq	.+120    	; 0x823c <usart_get_baud_offset+0xa0>
    81c4:	81 38       	cpi	r24, 0x81	; 129
    81c6:	25 e2       	ldi	r18, 0x25	; 37
    81c8:	92 07       	cpc	r25, r18
    81ca:	a1 05       	cpc	r26, r1
    81cc:	b1 05       	cpc	r27, r1
    81ce:	90 f4       	brcc	.+36     	; 0x81f4 <usart_get_baud_offset+0x58>
    81d0:	80 36       	cpi	r24, 0x60	; 96
    81d2:	29 e0       	ldi	r18, 0x09	; 9
    81d4:	92 07       	cpc	r25, r18
    81d6:	a1 05       	cpc	r26, r1
    81d8:	b1 05       	cpc	r27, r1
    81da:	61 f1       	breq	.+88     	; 0x8234 <usart_get_baud_offset+0x98>
    81dc:	80 3c       	cpi	r24, 0xC0	; 192
    81de:	22 e1       	ldi	r18, 0x12	; 18
    81e0:	92 07       	cpc	r25, r18
    81e2:	a1 05       	cpc	r26, r1
    81e4:	b1 05       	cpc	r27, r1
    81e6:	41 f1       	breq	.+80     	; 0x8238 <usart_get_baud_offset+0x9c>
    81e8:	80 3b       	cpi	r24, 0xB0	; 176
    81ea:	94 40       	sbci	r25, 0x04	; 4
    81ec:	a1 05       	cpc	r26, r1
    81ee:	b1 05       	cpc	r27, r1
    81f0:	f9 f0       	breq	.+62     	; 0x8230 <usart_get_baud_offset+0x94>
    81f2:	2e c0       	rjmp	.+92     	; 0x8250 <usart_get_baud_offset+0xb4>
    81f4:	81 15       	cp	r24, r1
    81f6:	26 e9       	ldi	r18, 0x96	; 150
    81f8:	92 07       	cpc	r25, r18
    81fa:	a1 05       	cpc	r26, r1
    81fc:	b1 05       	cpc	r27, r1
    81fe:	11 f1       	breq	.+68     	; 0x8244 <usart_get_baud_offset+0xa8>
    8200:	81 30       	cpi	r24, 0x01	; 1
    8202:	26 e9       	ldi	r18, 0x96	; 150
    8204:	92 07       	cpc	r25, r18
    8206:	a1 05       	cpc	r26, r1
    8208:	b1 05       	cpc	r27, r1
    820a:	30 f4       	brcc	.+12     	; 0x8218 <usart_get_baud_offset+0x7c>
    820c:	81 15       	cp	r24, r1
    820e:	9b 44       	sbci	r25, 0x4B	; 75
    8210:	a1 05       	cpc	r26, r1
    8212:	b1 05       	cpc	r27, r1
    8214:	a9 f0       	breq	.+42     	; 0x8240 <usart_get_baud_offset+0xa4>
    8216:	1c c0       	rjmp	.+56     	; 0x8250 <usart_get_baud_offset+0xb4>
    8218:	81 15       	cp	r24, r1
    821a:	21 ee       	ldi	r18, 0xE1	; 225
    821c:	92 07       	cpc	r25, r18
    821e:	a1 05       	cpc	r26, r1
    8220:	b1 05       	cpc	r27, r1
    8222:	91 f0       	breq	.+36     	; 0x8248 <usart_get_baud_offset+0xac>
    8224:	81 15       	cp	r24, r1
    8226:	92 4c       	sbci	r25, 0xC2	; 194
    8228:	a1 40       	sbci	r26, 0x01	; 1
    822a:	b1 05       	cpc	r27, r1
    822c:	79 f0       	breq	.+30     	; 0x824c <usart_get_baud_offset+0xb0>
    822e:	10 c0       	rjmp	.+32     	; 0x8250 <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    8230:	80 e0       	ldi	r24, 0x00	; 0
    8232:	0f c0       	rjmp	.+30     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    8234:	81 e0       	ldi	r24, 0x01	; 1
    8236:	0d c0       	rjmp	.+26     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    8238:	82 e0       	ldi	r24, 0x02	; 2
    823a:	0b c0       	rjmp	.+22     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    823c:	83 e0       	ldi	r24, 0x03	; 3
    823e:	09 c0       	rjmp	.+18     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    8240:	84 e0       	ldi	r24, 0x04	; 4
    8242:	07 c0       	rjmp	.+14     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    8244:	85 e0       	ldi	r24, 0x05	; 5
    8246:	05 c0       	rjmp	.+10     	; 0x8252 <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    8248:	86 e0       	ldi	r24, 0x06	; 6
    824a:	03 c0       	rjmp	.+6      	; 0x8252 <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    824c:	87 e0       	ldi	r24, 0x07	; 7
    824e:	01 c0       	rjmp	.+2      	; 0x8252 <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    8250:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    8252:	0f 90       	pop	r0
    8254:	0f 90       	pop	r0
    8256:	0f 90       	pop	r0
    8258:	0f 90       	pop	r0
    825a:	df 91       	pop	r29
    825c:	cf 91       	pop	r28
    825e:	08 95       	ret

00008260 <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    8260:	0f 93       	push	r16
    8262:	1f 93       	push	r17
    8264:	cf 93       	push	r28
    8266:	df 93       	push	r29
    8268:	cd b7       	in	r28, 0x3d	; 61
    826a:	de b7       	in	r29, 0x3e	; 62
    826c:	69 97       	sbiw	r28, 0x19	; 25
    826e:	0f b6       	in	r0, 0x3f	; 63
    8270:	f8 94       	cli
    8272:	de bf       	out	0x3e, r29	; 62
    8274:	0f be       	out	0x3f, r0	; 63
    8276:	cd bf       	out	0x3d, r28	; 61
    8278:	99 8b       	std	Y+17, r25	; 0x11
    827a:	88 8b       	std	Y+16, r24	; 0x10
    827c:	4a 8b       	std	Y+18, r20	; 0x12
    827e:	5b 8b       	std	Y+19, r21	; 0x13
    8280:	6c 8b       	std	Y+20, r22	; 0x14
    8282:	7d 8b       	std	Y+21, r23	; 0x15
    8284:	0e 8b       	std	Y+22, r16	; 0x16
    8286:	1f 8b       	std	Y+23, r17	; 0x17
    8288:	28 8f       	std	Y+24, r18	; 0x18
    828a:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    828c:	1a 82       	std	Y+2, r1	; 0x02
    828e:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    8290:	8a 89       	ldd	r24, Y+18	; 0x12
    8292:	9b 89       	ldd	r25, Y+19	; 0x13
    8294:	ac 89       	ldd	r26, Y+20	; 0x14
    8296:	bd 89       	ldd	r27, Y+21	; 0x15
    8298:	bc 01       	movw	r22, r24
    829a:	cd 01       	movw	r24, r26
    829c:	0e 94 ce 40 	call	0x819c	; 0x819c <usart_get_baud_offset>
    82a0:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    82a2:	8e 89       	ldd	r24, Y+22	; 0x16
    82a4:	9f 89       	ldd	r25, Y+23	; 0x17
    82a6:	a8 8d       	ldd	r26, Y+24	; 0x18
    82a8:	b9 8d       	ldd	r27, Y+25	; 0x19
    82aa:	80 34       	cpi	r24, 0x40	; 64
    82ac:	92 44       	sbci	r25, 0x42	; 66
    82ae:	af 40       	sbci	r26, 0x0F	; 15
    82b0:	b1 05       	cpc	r27, r1
    82b2:	c1 f4       	brne	.+48     	; 0x82e4 <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    82b4:	8b 81       	ldd	r24, Y+3	; 0x03
    82b6:	88 2f       	mov	r24, r24
    82b8:	90 e0       	ldi	r25, 0x00	; 0
    82ba:	88 0f       	add	r24, r24
    82bc:	99 1f       	adc	r25, r25
    82be:	8e 57       	subi	r24, 0x7E	; 126
    82c0:	9d 4f       	sbci	r25, 0xFD	; 253
    82c2:	9d 83       	std	Y+5, r25	; 0x05
    82c4:	8c 83       	std	Y+4, r24	; 0x04
    82c6:	8c 81       	ldd	r24, Y+4	; 0x04
    82c8:	9d 81       	ldd	r25, Y+5	; 0x05
    82ca:	fc 01       	movw	r30, r24
    82cc:	25 91       	lpm	r18, Z+
    82ce:	34 91       	lpm	r19, Z
    82d0:	cf 01       	movw	r24, r30
    82d2:	3f 83       	std	Y+7, r19	; 0x07
    82d4:	2e 83       	std	Y+6, r18	; 0x06
    82d6:	9d 83       	std	Y+5, r25	; 0x05
    82d8:	8c 83       	std	Y+4, r24	; 0x04
    82da:	8e 81       	ldd	r24, Y+6	; 0x06
    82dc:	9f 81       	ldd	r25, Y+7	; 0x07
    82de:	9a 83       	std	Y+2, r25	; 0x02
    82e0:	89 83       	std	Y+1, r24	; 0x01
    82e2:	41 c0       	rjmp	.+130    	; 0x8366 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    82e4:	8e 89       	ldd	r24, Y+22	; 0x16
    82e6:	9f 89       	ldd	r25, Y+23	; 0x17
    82e8:	a8 8d       	ldd	r26, Y+24	; 0x18
    82ea:	b9 8d       	ldd	r27, Y+25	; 0x19
    82ec:	81 15       	cp	r24, r1
    82ee:	92 41       	sbci	r25, 0x12	; 18
    82f0:	aa 47       	sbci	r26, 0x7A	; 122
    82f2:	b1 05       	cpc	r27, r1
    82f4:	c1 f4       	brne	.+48     	; 0x8326 <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    82f6:	8b 81       	ldd	r24, Y+3	; 0x03
    82f8:	88 2f       	mov	r24, r24
    82fa:	90 e0       	ldi	r25, 0x00	; 0
    82fc:	88 0f       	add	r24, r24
    82fe:	99 1f       	adc	r25, r25
    8300:	8e 56       	subi	r24, 0x6E	; 110
    8302:	9d 4f       	sbci	r25, 0xFD	; 253
    8304:	99 87       	std	Y+9, r25	; 0x09
    8306:	88 87       	std	Y+8, r24	; 0x08
    8308:	88 85       	ldd	r24, Y+8	; 0x08
    830a:	99 85       	ldd	r25, Y+9	; 0x09
    830c:	fc 01       	movw	r30, r24
    830e:	25 91       	lpm	r18, Z+
    8310:	34 91       	lpm	r19, Z
    8312:	cf 01       	movw	r24, r30
    8314:	3b 87       	std	Y+11, r19	; 0x0b
    8316:	2a 87       	std	Y+10, r18	; 0x0a
    8318:	99 87       	std	Y+9, r25	; 0x09
    831a:	88 87       	std	Y+8, r24	; 0x08
    831c:	8a 85       	ldd	r24, Y+10	; 0x0a
    831e:	9b 85       	ldd	r25, Y+11	; 0x0b
    8320:	9a 83       	std	Y+2, r25	; 0x02
    8322:	89 83       	std	Y+1, r24	; 0x01
    8324:	20 c0       	rjmp	.+64     	; 0x8366 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    8326:	8e 89       	ldd	r24, Y+22	; 0x16
    8328:	9f 89       	ldd	r25, Y+23	; 0x17
    832a:	a8 8d       	ldd	r26, Y+24	; 0x18
    832c:	b9 8d       	ldd	r27, Y+25	; 0x19
    832e:	81 15       	cp	r24, r1
    8330:	94 42       	sbci	r25, 0x24	; 36
    8332:	a4 4f       	sbci	r26, 0xF4	; 244
    8334:	b1 05       	cpc	r27, r1
    8336:	b9 f4       	brne	.+46     	; 0x8366 <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    8338:	8b 81       	ldd	r24, Y+3	; 0x03
    833a:	88 2f       	mov	r24, r24
    833c:	90 e0       	ldi	r25, 0x00	; 0
    833e:	88 0f       	add	r24, r24
    8340:	99 1f       	adc	r25, r25
    8342:	8e 55       	subi	r24, 0x5E	; 94
    8344:	9d 4f       	sbci	r25, 0xFD	; 253
    8346:	9d 87       	std	Y+13, r25	; 0x0d
    8348:	8c 87       	std	Y+12, r24	; 0x0c
    834a:	8c 85       	ldd	r24, Y+12	; 0x0c
    834c:	9d 85       	ldd	r25, Y+13	; 0x0d
    834e:	fc 01       	movw	r30, r24
    8350:	25 91       	lpm	r18, Z+
    8352:	34 91       	lpm	r19, Z
    8354:	cf 01       	movw	r24, r30
    8356:	3f 87       	std	Y+15, r19	; 0x0f
    8358:	2e 87       	std	Y+14, r18	; 0x0e
    835a:	9d 87       	std	Y+13, r25	; 0x0d
    835c:	8c 87       	std	Y+12, r24	; 0x0c
    835e:	8e 85       	ldd	r24, Y+14	; 0x0e
    8360:	9f 85       	ldd	r25, Y+15	; 0x0f
    8362:	9a 83       	std	Y+2, r25	; 0x02
    8364:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    8366:	8b 81       	ldd	r24, Y+3	; 0x03
    8368:	8f 3f       	cpi	r24, 0xFF	; 255
    836a:	39 f0       	breq	.+14     	; 0x837a <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    836c:	88 89       	ldd	r24, Y+16	; 0x10
    836e:	99 89       	ldd	r25, Y+17	; 0x11
    8370:	29 81       	ldd	r18, Y+1	; 0x01
    8372:	3a 81       	ldd	r19, Y+2	; 0x02
    8374:	fc 01       	movw	r30, r24
    8376:	35 83       	std	Z+5, r19	; 0x05
    8378:	24 83       	std	Z+4, r18	; 0x04
	}
}
    837a:	00 00       	nop
    837c:	69 96       	adiw	r28, 0x19	; 25
    837e:	0f b6       	in	r0, 0x3f	; 63
    8380:	f8 94       	cli
    8382:	de bf       	out	0x3e, r29	; 62
    8384:	0f be       	out	0x3f, r0	; 63
    8386:	cd bf       	out	0x3d, r28	; 61
    8388:	df 91       	pop	r29
    838a:	cf 91       	pop	r28
    838c:	1f 91       	pop	r17
    838e:	0f 91       	pop	r16
    8390:	08 95       	ret

00008392 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    8392:	0f 93       	push	r16
    8394:	1f 93       	push	r17
    8396:	cf 93       	push	r28
    8398:	df 93       	push	r29
    839a:	cd b7       	in	r28, 0x3d	; 61
    839c:	de b7       	in	r29, 0x3e	; 62
    839e:	66 97       	sbiw	r28, 0x16	; 22
    83a0:	0f b6       	in	r0, 0x3f	; 63
    83a2:	f8 94       	cli
    83a4:	de bf       	out	0x3e, r29	; 62
    83a6:	0f be       	out	0x3f, r0	; 63
    83a8:	cd bf       	out	0x3d, r28	; 61
    83aa:	9e 87       	std	Y+14, r25	; 0x0e
    83ac:	8d 87       	std	Y+13, r24	; 0x0d
    83ae:	4f 87       	std	Y+15, r20	; 0x0f
    83b0:	58 8b       	std	Y+16, r21	; 0x10
    83b2:	69 8b       	std	Y+17, r22	; 0x11
    83b4:	7a 8b       	std	Y+18, r23	; 0x12
    83b6:	0b 8b       	std	Y+19, r16	; 0x13
    83b8:	1c 8b       	std	Y+20, r17	; 0x14
    83ba:	2d 8b       	std	Y+21, r18	; 0x15
    83bc:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    83be:	8b 89       	ldd	r24, Y+19	; 0x13
    83c0:	9c 89       	ldd	r25, Y+20	; 0x14
    83c2:	ad 89       	ldd	r26, Y+21	; 0x15
    83c4:	be 89       	ldd	r27, Y+22	; 0x16
    83c6:	68 94       	set
    83c8:	12 f8       	bld	r1, 2
    83ca:	b6 95       	lsr	r27
    83cc:	a7 95       	ror	r26
    83ce:	97 95       	ror	r25
    83d0:	87 95       	ror	r24
    83d2:	16 94       	lsr	r1
    83d4:	d1 f7       	brne	.-12     	; 0x83ca <usart_set_baudrate+0x38>
    83d6:	8d 83       	std	Y+5, r24	; 0x05
    83d8:	9e 83       	std	Y+6, r25	; 0x06
    83da:	af 83       	std	Y+7, r26	; 0x07
    83dc:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    83de:	8b 89       	ldd	r24, Y+19	; 0x13
    83e0:	9c 89       	ldd	r25, Y+20	; 0x14
    83e2:	ad 89       	ldd	r26, Y+21	; 0x15
    83e4:	be 89       	ldd	r27, Y+22	; 0x16
    83e6:	07 2e       	mov	r0, r23
    83e8:	73 e1       	ldi	r23, 0x13	; 19
    83ea:	b6 95       	lsr	r27
    83ec:	a7 95       	ror	r26
    83ee:	97 95       	ror	r25
    83f0:	87 95       	ror	r24
    83f2:	7a 95       	dec	r23
    83f4:	d1 f7       	brne	.-12     	; 0x83ea <usart_set_baudrate+0x58>
    83f6:	70 2d       	mov	r23, r0
    83f8:	89 83       	std	Y+1, r24	; 0x01
    83fa:	9a 83       	std	Y+2, r25	; 0x02
    83fc:	ab 83       	std	Y+3, r26	; 0x03
    83fe:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    8400:	8d 85       	ldd	r24, Y+13	; 0x0d
    8402:	9e 85       	ldd	r25, Y+14	; 0x0e
    8404:	fc 01       	movw	r30, r24
    8406:	80 81       	ld	r24, Z
    8408:	88 2f       	mov	r24, r24
    840a:	90 e0       	ldi	r25, 0x00	; 0
    840c:	82 70       	andi	r24, 0x02	; 2
    840e:	99 27       	eor	r25, r25
    8410:	89 2b       	or	r24, r25
    8412:	c1 f0       	breq	.+48     	; 0x8444 <usart_set_baudrate+0xb2>
		max_rate /= 2;
    8414:	8d 81       	ldd	r24, Y+5	; 0x05
    8416:	9e 81       	ldd	r25, Y+6	; 0x06
    8418:	af 81       	ldd	r26, Y+7	; 0x07
    841a:	b8 85       	ldd	r27, Y+8	; 0x08
    841c:	b6 95       	lsr	r27
    841e:	a7 95       	ror	r26
    8420:	97 95       	ror	r25
    8422:	87 95       	ror	r24
    8424:	8d 83       	std	Y+5, r24	; 0x05
    8426:	9e 83       	std	Y+6, r25	; 0x06
    8428:	af 83       	std	Y+7, r26	; 0x07
    842a:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    842c:	89 81       	ldd	r24, Y+1	; 0x01
    842e:	9a 81       	ldd	r25, Y+2	; 0x02
    8430:	ab 81       	ldd	r26, Y+3	; 0x03
    8432:	bc 81       	ldd	r27, Y+4	; 0x04
    8434:	b6 95       	lsr	r27
    8436:	a7 95       	ror	r26
    8438:	97 95       	ror	r25
    843a:	87 95       	ror	r24
    843c:	89 83       	std	Y+1, r24	; 0x01
    843e:	9a 83       	std	Y+2, r25	; 0x02
    8440:	ab 83       	std	Y+3, r26	; 0x03
    8442:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    8444:	2f 85       	ldd	r18, Y+15	; 0x0f
    8446:	38 89       	ldd	r19, Y+16	; 0x10
    8448:	49 89       	ldd	r20, Y+17	; 0x11
    844a:	5a 89       	ldd	r21, Y+18	; 0x12
    844c:	8d 81       	ldd	r24, Y+5	; 0x05
    844e:	9e 81       	ldd	r25, Y+6	; 0x06
    8450:	af 81       	ldd	r26, Y+7	; 0x07
    8452:	b8 85       	ldd	r27, Y+8	; 0x08
    8454:	82 17       	cp	r24, r18
    8456:	93 07       	cpc	r25, r19
    8458:	a4 07       	cpc	r26, r20
    845a:	b5 07       	cpc	r27, r21
    845c:	68 f0       	brcs	.+26     	; 0x8478 <usart_set_baudrate+0xe6>
    845e:	2f 85       	ldd	r18, Y+15	; 0x0f
    8460:	38 89       	ldd	r19, Y+16	; 0x10
    8462:	49 89       	ldd	r20, Y+17	; 0x11
    8464:	5a 89       	ldd	r21, Y+18	; 0x12
    8466:	89 81       	ldd	r24, Y+1	; 0x01
    8468:	9a 81       	ldd	r25, Y+2	; 0x02
    846a:	ab 81       	ldd	r26, Y+3	; 0x03
    846c:	bc 81       	ldd	r27, Y+4	; 0x04
    846e:	28 17       	cp	r18, r24
    8470:	39 07       	cpc	r19, r25
    8472:	4a 07       	cpc	r20, r26
    8474:	5b 07       	cpc	r21, r27
    8476:	10 f4       	brcc	.+4      	; 0x847c <usart_set_baudrate+0xea>
		return false;
    8478:	80 e0       	ldi	r24, 0x00	; 0
    847a:	59 c0       	rjmp	.+178    	; 0x852e <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    847c:	8d 85       	ldd	r24, Y+13	; 0x0d
    847e:	9e 85       	ldd	r25, Y+14	; 0x0e
    8480:	fc 01       	movw	r30, r24
    8482:	80 81       	ld	r24, Z
    8484:	88 2f       	mov	r24, r24
    8486:	90 e0       	ldi	r25, 0x00	; 0
    8488:	82 70       	andi	r24, 0x02	; 2
    848a:	99 27       	eor	r25, r25
    848c:	89 2b       	or	r24, r25
    848e:	51 f1       	breq	.+84     	; 0x84e4 <usart_set_baudrate+0x152>
		baud *= 2;
    8490:	8f 85       	ldd	r24, Y+15	; 0x0f
    8492:	98 89       	ldd	r25, Y+16	; 0x10
    8494:	a9 89       	ldd	r26, Y+17	; 0x11
    8496:	ba 89       	ldd	r27, Y+18	; 0x12
    8498:	88 0f       	add	r24, r24
    849a:	99 1f       	adc	r25, r25
    849c:	aa 1f       	adc	r26, r26
    849e:	bb 1f       	adc	r27, r27
    84a0:	8f 87       	std	Y+15, r24	; 0x0f
    84a2:	98 8b       	std	Y+16, r25	; 0x10
    84a4:	a9 8b       	std	Y+17, r26	; 0x11
    84a6:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    84a8:	8b 89       	ldd	r24, Y+19	; 0x13
    84aa:	9c 89       	ldd	r25, Y+20	; 0x14
    84ac:	ad 89       	ldd	r26, Y+21	; 0x15
    84ae:	be 89       	ldd	r27, Y+22	; 0x16
    84b0:	68 94       	set
    84b2:	12 f8       	bld	r1, 2
    84b4:	b6 95       	lsr	r27
    84b6:	a7 95       	ror	r26
    84b8:	97 95       	ror	r25
    84ba:	87 95       	ror	r24
    84bc:	16 94       	lsr	r1
    84be:	d1 f7       	brne	.-12     	; 0x84b4 <usart_set_baudrate+0x122>
    84c0:	2f 85       	ldd	r18, Y+15	; 0x0f
    84c2:	38 89       	ldd	r19, Y+16	; 0x10
    84c4:	49 89       	ldd	r20, Y+17	; 0x11
    84c6:	5a 89       	ldd	r21, Y+18	; 0x12
    84c8:	bc 01       	movw	r22, r24
    84ca:	cd 01       	movw	r24, r26
    84cc:	0e 94 bd 56 	call	0xad7a	; 0xad7a <__udivmodsi4>
    84d0:	da 01       	movw	r26, r20
    84d2:	c9 01       	movw	r24, r18
    84d4:	01 97       	sbiw	r24, 0x01	; 1
    84d6:	a1 09       	sbc	r26, r1
    84d8:	b1 09       	sbc	r27, r1
    84da:	89 87       	std	Y+9, r24	; 0x09
    84dc:	9a 87       	std	Y+10, r25	; 0x0a
    84de:	ab 87       	std	Y+11, r26	; 0x0b
    84e0:	bc 87       	std	Y+12, r27	; 0x0c
    84e2:	1d c0       	rjmp	.+58     	; 0x851e <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    84e4:	8b 89       	ldd	r24, Y+19	; 0x13
    84e6:	9c 89       	ldd	r25, Y+20	; 0x14
    84e8:	ad 89       	ldd	r26, Y+21	; 0x15
    84ea:	be 89       	ldd	r27, Y+22	; 0x16
    84ec:	68 94       	set
    84ee:	13 f8       	bld	r1, 3
    84f0:	b6 95       	lsr	r27
    84f2:	a7 95       	ror	r26
    84f4:	97 95       	ror	r25
    84f6:	87 95       	ror	r24
    84f8:	16 94       	lsr	r1
    84fa:	d1 f7       	brne	.-12     	; 0x84f0 <usart_set_baudrate+0x15e>
    84fc:	2f 85       	ldd	r18, Y+15	; 0x0f
    84fe:	38 89       	ldd	r19, Y+16	; 0x10
    8500:	49 89       	ldd	r20, Y+17	; 0x11
    8502:	5a 89       	ldd	r21, Y+18	; 0x12
    8504:	bc 01       	movw	r22, r24
    8506:	cd 01       	movw	r24, r26
    8508:	0e 94 bd 56 	call	0xad7a	; 0xad7a <__udivmodsi4>
    850c:	da 01       	movw	r26, r20
    850e:	c9 01       	movw	r24, r18
    8510:	01 97       	sbiw	r24, 0x01	; 1
    8512:	a1 09       	sbc	r26, r1
    8514:	b1 09       	sbc	r27, r1
    8516:	89 87       	std	Y+9, r24	; 0x09
    8518:	9a 87       	std	Y+10, r25	; 0x0a
    851a:	ab 87       	std	Y+11, r26	; 0x0b
    851c:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    851e:	29 85       	ldd	r18, Y+9	; 0x09
    8520:	3a 85       	ldd	r19, Y+10	; 0x0a
    8522:	8d 85       	ldd	r24, Y+13	; 0x0d
    8524:	9e 85       	ldd	r25, Y+14	; 0x0e
    8526:	fc 01       	movw	r30, r24
    8528:	35 83       	std	Z+5, r19	; 0x05
    852a:	24 83       	std	Z+4, r18	; 0x04
	return true;
    852c:	81 e0       	ldi	r24, 0x01	; 1
}
    852e:	66 96       	adiw	r28, 0x16	; 22
    8530:	0f b6       	in	r0, 0x3f	; 63
    8532:	f8 94       	cli
    8534:	de bf       	out	0x3e, r29	; 62
    8536:	0f be       	out	0x3f, r0	; 63
    8538:	cd bf       	out	0x3d, r28	; 61
    853a:	df 91       	pop	r29
    853c:	cf 91       	pop	r28
    853e:	1f 91       	pop	r17
    8540:	0f 91       	pop	r16
    8542:	08 95       	ret

00008544 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    8544:	0f 93       	push	r16
    8546:	1f 93       	push	r17
    8548:	cf 93       	push	r28
    854a:	df 93       	push	r29
    854c:	cd b7       	in	r28, 0x3d	; 61
    854e:	de b7       	in	r29, 0x3e	; 62
    8550:	2e 97       	sbiw	r28, 0x0e	; 14
    8552:	0f b6       	in	r0, 0x3f	; 63
    8554:	f8 94       	cli
    8556:	de bf       	out	0x3e, r29	; 62
    8558:	0f be       	out	0x3f, r0	; 63
    855a:	cd bf       	out	0x3d, r28	; 61
    855c:	9e 83       	std	Y+6, r25	; 0x06
    855e:	8d 83       	std	Y+5, r24	; 0x05
    8560:	4f 83       	std	Y+7, r20	; 0x07
    8562:	58 87       	std	Y+8, r21	; 0x08
    8564:	69 87       	std	Y+9, r22	; 0x09
    8566:	7a 87       	std	Y+10, r23	; 0x0a
    8568:	0b 87       	std	Y+11, r16	; 0x0b
    856a:	1c 87       	std	Y+12, r17	; 0x0c
    856c:	2d 87       	std	Y+13, r18	; 0x0d
    856e:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    8570:	8b 85       	ldd	r24, Y+11	; 0x0b
    8572:	9c 85       	ldd	r25, Y+12	; 0x0c
    8574:	ad 85       	ldd	r26, Y+13	; 0x0d
    8576:	be 85       	ldd	r27, Y+14	; 0x0e
    8578:	9c 01       	movw	r18, r24
    857a:	ad 01       	movw	r20, r26
    857c:	56 95       	lsr	r21
    857e:	47 95       	ror	r20
    8580:	37 95       	ror	r19
    8582:	27 95       	ror	r18
    8584:	8f 81       	ldd	r24, Y+7	; 0x07
    8586:	98 85       	ldd	r25, Y+8	; 0x08
    8588:	a9 85       	ldd	r26, Y+9	; 0x09
    858a:	ba 85       	ldd	r27, Y+10	; 0x0a
    858c:	82 17       	cp	r24, r18
    858e:	93 07       	cpc	r25, r19
    8590:	a4 07       	cpc	r26, r20
    8592:	b5 07       	cpc	r27, r21
    8594:	e0 f4       	brcc	.+56     	; 0x85ce <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    8596:	8f 81       	ldd	r24, Y+7	; 0x07
    8598:	98 85       	ldd	r25, Y+8	; 0x08
    859a:	a9 85       	ldd	r26, Y+9	; 0x09
    859c:	ba 85       	ldd	r27, Y+10	; 0x0a
    859e:	9c 01       	movw	r18, r24
    85a0:	ad 01       	movw	r20, r26
    85a2:	22 0f       	add	r18, r18
    85a4:	33 1f       	adc	r19, r19
    85a6:	44 1f       	adc	r20, r20
    85a8:	55 1f       	adc	r21, r21
    85aa:	8b 85       	ldd	r24, Y+11	; 0x0b
    85ac:	9c 85       	ldd	r25, Y+12	; 0x0c
    85ae:	ad 85       	ldd	r26, Y+13	; 0x0d
    85b0:	be 85       	ldd	r27, Y+14	; 0x0e
    85b2:	bc 01       	movw	r22, r24
    85b4:	cd 01       	movw	r24, r26
    85b6:	0e 94 bd 56 	call	0xad7a	; 0xad7a <__udivmodsi4>
    85ba:	da 01       	movw	r26, r20
    85bc:	c9 01       	movw	r24, r18
    85be:	01 97       	sbiw	r24, 0x01	; 1
    85c0:	a1 09       	sbc	r26, r1
    85c2:	b1 09       	sbc	r27, r1
    85c4:	89 83       	std	Y+1, r24	; 0x01
    85c6:	9a 83       	std	Y+2, r25	; 0x02
    85c8:	ab 83       	std	Y+3, r26	; 0x03
    85ca:	bc 83       	std	Y+4, r27	; 0x04
    85cc:	04 c0       	rjmp	.+8      	; 0x85d6 <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    85ce:	19 82       	std	Y+1, r1	; 0x01
    85d0:	1a 82       	std	Y+2, r1	; 0x02
    85d2:	1b 82       	std	Y+3, r1	; 0x03
    85d4:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    85d6:	29 81       	ldd	r18, Y+1	; 0x01
    85d8:	3a 81       	ldd	r19, Y+2	; 0x02
    85da:	8d 81       	ldd	r24, Y+5	; 0x05
    85dc:	9e 81       	ldd	r25, Y+6	; 0x06
    85de:	fc 01       	movw	r30, r24
    85e0:	35 83       	std	Z+5, r19	; 0x05
    85e2:	24 83       	std	Z+4, r18	; 0x04
}
    85e4:	00 00       	nop
    85e6:	2e 96       	adiw	r28, 0x0e	; 14
    85e8:	0f b6       	in	r0, 0x3f	; 63
    85ea:	f8 94       	cli
    85ec:	de bf       	out	0x3e, r29	; 62
    85ee:	0f be       	out	0x3f, r0	; 63
    85f0:	cd bf       	out	0x3d, r28	; 61
    85f2:	df 91       	pop	r29
    85f4:	cf 91       	pop	r28
    85f6:	1f 91       	pop	r17
    85f8:	0f 91       	pop	r16
    85fa:	08 95       	ret

000085fc <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    85fc:	cf 93       	push	r28
    85fe:	df 93       	push	r29
    8600:	1f 92       	push	r1
    8602:	cd b7       	in	r28, 0x3d	; 61
    8604:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    8606:	8f e5       	ldi	r24, 0x5F	; 95
    8608:	90 e0       	ldi	r25, 0x00	; 0
    860a:	fc 01       	movw	r30, r24
    860c:	80 81       	ld	r24, Z
    860e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    8610:	f8 94       	cli
	return flags;
    8612:	89 81       	ldd	r24, Y+1	; 0x01
}
    8614:	0f 90       	pop	r0
    8616:	df 91       	pop	r29
    8618:	cf 91       	pop	r28
    861a:	08 95       	ret

0000861c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    861c:	cf 93       	push	r28
    861e:	df 93       	push	r29
    8620:	1f 92       	push	r1
    8622:	cd b7       	in	r28, 0x3d	; 61
    8624:	de b7       	in	r29, 0x3e	; 62
    8626:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    8628:	8f e5       	ldi	r24, 0x5F	; 95
    862a:	90 e0       	ldi	r25, 0x00	; 0
    862c:	29 81       	ldd	r18, Y+1	; 0x01
    862e:	fc 01       	movw	r30, r24
    8630:	20 83       	st	Z, r18
}
    8632:	00 00       	nop
    8634:	0f 90       	pop	r0
    8636:	df 91       	pop	r29
    8638:	cf 91       	pop	r28
    863a:	08 95       	ret

0000863c <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    863c:	cf 93       	push	r28
    863e:	df 93       	push	r29
    8640:	cd b7       	in	r28, 0x3d	; 61
    8642:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    8644:	84 e5       	ldi	r24, 0x54	; 84
    8646:	90 e0       	ldi	r25, 0x00	; 0
    8648:	24 e5       	ldi	r18, 0x54	; 84
    864a:	30 e0       	ldi	r19, 0x00	; 0
    864c:	f9 01       	movw	r30, r18
    864e:	20 81       	ld	r18, Z
    8650:	27 7f       	andi	r18, 0xF7	; 247
    8652:	fc 01       	movw	r30, r24
    8654:	20 83       	st	Z, r18
}
    8656:	00 00       	nop
    8658:	df 91       	pop	r29
    865a:	cf 91       	pop	r28
    865c:	08 95       	ret

0000865e <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    865e:	1f 92       	push	r1
    8660:	0f 92       	push	r0
    8662:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8666:	0f 92       	push	r0
    8668:	11 24       	eor	r1, r1
    866a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    866e:	0f 92       	push	r0
    8670:	2f 93       	push	r18
    8672:	3f 93       	push	r19
    8674:	4f 93       	push	r20
    8676:	5f 93       	push	r21
    8678:	6f 93       	push	r22
    867a:	7f 93       	push	r23
    867c:	8f 93       	push	r24
    867e:	9f 93       	push	r25
    8680:	af 93       	push	r26
    8682:	bf 93       	push	r27
    8684:	ef 93       	push	r30
    8686:	ff 93       	push	r31
    8688:	cf 93       	push	r28
    868a:	df 93       	push	r29
    868c:	cd b7       	in	r28, 0x3d	; 61
    868e:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    8690:	80 91 e3 10 	lds	r24, 0x10E3	; 0x8010e3 <wdt_timer_callback>
    8694:	90 91 e4 10 	lds	r25, 0x10E4	; 0x8010e4 <wdt_timer_callback+0x1>
    8698:	89 2b       	or	r24, r25
    869a:	31 f0       	breq	.+12     	; 0x86a8 <__vector_12+0x4a>
		wdt_timer_callback();
    869c:	80 91 e3 10 	lds	r24, 0x10E3	; 0x8010e3 <wdt_timer_callback>
    86a0:	90 91 e4 10 	lds	r25, 0x10E4	; 0x8010e4 <wdt_timer_callback+0x1>
    86a4:	fc 01       	movw	r30, r24
    86a6:	09 95       	icall
	}
}
    86a8:	00 00       	nop
    86aa:	df 91       	pop	r29
    86ac:	cf 91       	pop	r28
    86ae:	ff 91       	pop	r31
    86b0:	ef 91       	pop	r30
    86b2:	bf 91       	pop	r27
    86b4:	af 91       	pop	r26
    86b6:	9f 91       	pop	r25
    86b8:	8f 91       	pop	r24
    86ba:	7f 91       	pop	r23
    86bc:	6f 91       	pop	r22
    86be:	5f 91       	pop	r21
    86c0:	4f 91       	pop	r20
    86c2:	3f 91       	pop	r19
    86c4:	2f 91       	pop	r18
    86c6:	0f 90       	pop	r0
    86c8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    86cc:	0f 90       	pop	r0
    86ce:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    86d2:	0f 90       	pop	r0
    86d4:	1f 90       	pop	r1
    86d6:	18 95       	reti

000086d8 <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    86d8:	cf 93       	push	r28
    86da:	df 93       	push	r29
    86dc:	1f 92       	push	r1
    86de:	cd b7       	in	r28, 0x3d	; 61
    86e0:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    86e2:	0e 94 fe 42 	call	0x85fc	; 0x85fc <cpu_irq_save>
    86e6:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    86e8:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    86ea:	0e 94 1e 43 	call	0x863c	; 0x863c <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    86ee:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    86f2:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    86f4:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    86f6:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    86fa:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    86fe:	89 81       	ldd	r24, Y+1	; 0x01
    8700:	0e 94 0e 43 	call	0x861c	; 0x861c <cpu_irq_restore>
}
    8704:	00 00       	nop
    8706:	0f 90       	pop	r0
    8708:	df 91       	pop	r29
    870a:	cf 91       	pop	r28
    870c:	08 95       	ret

0000870e <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    870e:	cf 93       	push	r28
    8710:	df 93       	push	r29
    8712:	00 d0       	rcall	.+0      	; 0x8714 <wdt_set_timeout_period+0x6>
    8714:	cd b7       	in	r28, 0x3d	; 61
    8716:	de b7       	in	r29, 0x3e	; 62
    8718:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    871a:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    871c:	8a 81       	ldd	r24, Y+2	; 0x02
    871e:	88 2f       	mov	r24, r24
    8720:	90 e0       	ldi	r25, 0x00	; 0
    8722:	88 70       	andi	r24, 0x08	; 8
    8724:	99 27       	eor	r25, r25
    8726:	89 2b       	or	r24, r25
    8728:	11 f0       	breq	.+4      	; 0x872e <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    872a:	50 e2       	ldi	r21, 0x20	; 32
    872c:	01 c0       	rjmp	.+2      	; 0x8730 <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    872e:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    8730:	0e 94 fe 42 	call	0x85fc	; 0x85fc <cpu_irq_save>
    8734:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    8736:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    8738:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    873a:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    873e:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    8740:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    8744:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    8746:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    8748:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    874a:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    874c:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    874e:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    8752:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    8756:	89 81       	ldd	r24, Y+1	; 0x01
    8758:	0e 94 0e 43 	call	0x861c	; 0x861c <cpu_irq_restore>
}
    875c:	00 00       	nop
    875e:	0f 90       	pop	r0
    8760:	0f 90       	pop	r0
    8762:	df 91       	pop	r29
    8764:	cf 91       	pop	r28
    8766:	08 95       	ret

00008768 <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    8768:	cf 93       	push	r28
    876a:	df 93       	push	r29
    876c:	00 d0       	rcall	.+0      	; 0x876e <wdt_enable+0x6>
    876e:	cd b7       	in	r28, 0x3d	; 61
    8770:	de b7       	in	r29, 0x3e	; 62
    8772:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    8774:	0e 94 fe 42 	call	0x85fc	; 0x85fc <cpu_irq_save>
    8778:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    877a:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    877c:	0e 94 1e 43 	call	0x863c	; 0x863c <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    8780:	8a 81       	ldd	r24, Y+2	; 0x02
    8782:	81 30       	cpi	r24, 0x01	; 1
    8784:	59 f4       	brne	.+22     	; 0x879c <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    8786:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    8788:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    878c:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    878e:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    8792:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    8794:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    8796:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    879a:	1e c0       	rjmp	.+60     	; 0x87d8 <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    879c:	8a 81       	ldd	r24, Y+2	; 0x02
    879e:	88 23       	and	r24, r24
    87a0:	71 f4       	brne	.+28     	; 0x87be <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    87a2:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    87a4:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    87a8:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    87aa:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    87ae:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    87b0:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    87b2:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    87b4:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    87b8:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    87bc:	0d c0       	rjmp	.+26     	; 0x87d8 <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    87be:	8a 81       	ldd	r24, Y+2	; 0x02
    87c0:	82 30       	cpi	r24, 0x02	; 2
    87c2:	51 f4       	brne	.+20     	; 0x87d8 <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    87c4:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    87c6:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    87ca:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    87cc:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    87d0:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    87d2:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    87d4:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    87d8:	89 81       	ldd	r24, Y+1	; 0x01
    87da:	0e 94 0e 43 	call	0x861c	; 0x861c <cpu_irq_restore>
}
    87de:	00 00       	nop
    87e0:	0f 90       	pop	r0
    87e2:	0f 90       	pop	r0
    87e4:	df 91       	pop	r29
    87e6:	cf 91       	pop	r28
    87e8:	08 95       	ret

000087ea <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    87ea:	cf 93       	push	r28
    87ec:	df 93       	push	r29
    87ee:	00 d0       	rcall	.+0      	; 0x87f0 <wdt_set_interrupt_callback+0x6>
    87f0:	cd b7       	in	r28, 0x3d	; 61
    87f2:	de b7       	in	r29, 0x3e	; 62
    87f4:	9a 83       	std	Y+2, r25	; 0x02
    87f6:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    87f8:	89 81       	ldd	r24, Y+1	; 0x01
    87fa:	9a 81       	ldd	r25, Y+2	; 0x02
    87fc:	90 93 e4 10 	sts	0x10E4, r25	; 0x8010e4 <wdt_timer_callback+0x1>
    8800:	80 93 e3 10 	sts	0x10E3, r24	; 0x8010e3 <wdt_timer_callback>
}
    8804:	00 00       	nop
    8806:	0f 90       	pop	r0
    8808:	0f 90       	pop	r0
    880a:	df 91       	pop	r29
    880c:	cf 91       	pop	r28
    880e:	08 95       	ret

00008810 <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    8810:	cf 93       	push	r28
    8812:	df 93       	push	r29
    8814:	cd b7       	in	r28, 0x3d	; 61
    8816:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    8818:	80 e0       	ldi	r24, 0x00	; 0
    881a:	0e 94 87 43 	call	0x870e	; 0x870e <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    881e:	81 e0       	ldi	r24, 0x01	; 1
    8820:	0e 94 b4 43 	call	0x8768	; 0x8768 <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    8824:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    8826:	ff cf       	rjmp	.-2      	; 0x8826 <wdt_reset_mcu+0x16>

00008828 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    8828:	cf 93       	push	r28
    882a:	df 93       	push	r29
    882c:	1f 92       	push	r1
    882e:	cd b7       	in	r28, 0x3d	; 61
    8830:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    8832:	8f e5       	ldi	r24, 0x5F	; 95
    8834:	90 e0       	ldi	r25, 0x00	; 0
    8836:	fc 01       	movw	r30, r24
    8838:	80 81       	ld	r24, Z
    883a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    883c:	f8 94       	cli
	return flags;
    883e:	89 81       	ldd	r24, Y+1	; 0x01
}
    8840:	0f 90       	pop	r0
    8842:	df 91       	pop	r29
    8844:	cf 91       	pop	r28
    8846:	08 95       	ret

00008848 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    8848:	cf 93       	push	r28
    884a:	df 93       	push	r29
    884c:	1f 92       	push	r1
    884e:	cd b7       	in	r28, 0x3d	; 61
    8850:	de b7       	in	r29, 0x3e	; 62
    8852:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    8854:	8f e5       	ldi	r24, 0x5F	; 95
    8856:	90 e0       	ldi	r25, 0x00	; 0
    8858:	29 81       	ldd	r18, Y+1	; 0x01
    885a:	fc 01       	movw	r30, r24
    885c:	20 83       	st	Z, r18
}
    885e:	00 00       	nop
    8860:	0f 90       	pop	r0
    8862:	df 91       	pop	r29
    8864:	cf 91       	pop	r28
    8866:	08 95       	ret

00008868 <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    8868:	cf 93       	push	r28
    886a:	df 93       	push	r29
    886c:	00 d0       	rcall	.+0      	; 0x886e <sysclk_set_prescalers+0x6>
    886e:	cd b7       	in	r28, 0x3d	; 61
    8870:	de b7       	in	r29, 0x3e	; 62
    8872:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    8874:	0e 94 14 44 	call	0x8828	; 0x8828 <cpu_irq_save>
    8878:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    887a:	5f 93       	push	r21
    887c:	50 e8       	ldi	r21, 0x80	; 128
    887e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    8882:	50 e0       	ldi	r21, 0x00	; 0
    8884:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    8888:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    888a:	89 81       	ldd	r24, Y+1	; 0x01
    888c:	0e 94 24 44 	call	0x8848	; 0x8848 <cpu_irq_restore>
#endif
}
    8890:	00 00       	nop
    8892:	0f 90       	pop	r0
    8894:	0f 90       	pop	r0
    8896:	df 91       	pop	r29
    8898:	cf 91       	pop	r28
    889a:	08 95       	ret

0000889c <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    889c:	cf 93       	push	r28
    889e:	df 93       	push	r29
    88a0:	00 d0       	rcall	.+0      	; 0x88a2 <sysclk_init+0x6>
    88a2:	1f 92       	push	r1
    88a4:	cd b7       	in	r28, 0x3d	; 61
    88a6:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    88a8:	84 e6       	ldi	r24, 0x64	; 100
    88aa:	90 e0       	ldi	r25, 0x00	; 0
    88ac:	9a 83       	std	Y+2, r25	; 0x02
    88ae:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    88b0:	1b 82       	std	Y+3, r1	; 0x03
    88b2:	0d c0       	rjmp	.+26     	; 0x88ce <sysclk_init+0x32>
		*(reg++) = 0xFF;
    88b4:	89 81       	ldd	r24, Y+1	; 0x01
    88b6:	9a 81       	ldd	r25, Y+2	; 0x02
    88b8:	9c 01       	movw	r18, r24
    88ba:	2f 5f       	subi	r18, 0xFF	; 255
    88bc:	3f 4f       	sbci	r19, 0xFF	; 255
    88be:	3a 83       	std	Y+2, r19	; 0x02
    88c0:	29 83       	std	Y+1, r18	; 0x01
    88c2:	2f ef       	ldi	r18, 0xFF	; 255
    88c4:	fc 01       	movw	r30, r24
    88c6:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    88c8:	8b 81       	ldd	r24, Y+3	; 0x03
    88ca:	8f 5f       	subi	r24, 0xFF	; 255
    88cc:	8b 83       	std	Y+3, r24	; 0x03
    88ce:	8b 81       	ldd	r24, Y+3	; 0x03
    88d0:	82 30       	cpi	r24, 0x02	; 2
    88d2:	80 f3       	brcs	.-32     	; 0x88b4 <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    88d4:	80 e0       	ldi	r24, 0x00	; 0
    88d6:	0e 94 34 44 	call	0x8868	; 0x8868 <sysclk_set_prescalers>
	}
#endif
}
    88da:	00 00       	nop
    88dc:	0f 90       	pop	r0
    88de:	0f 90       	pop	r0
    88e0:	0f 90       	pop	r0
    88e2:	df 91       	pop	r29
    88e4:	cf 91       	pop	r28
    88e6:	08 95       	ret

000088e8 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    88e8:	cf 93       	push	r28
    88ea:	df 93       	push	r29
    88ec:	00 d0       	rcall	.+0      	; 0x88ee <sysclk_enable_module+0x6>
    88ee:	00 d0       	rcall	.+0      	; 0x88f0 <sysclk_enable_module+0x8>
    88f0:	1f 92       	push	r1
    88f2:	cd b7       	in	r28, 0x3d	; 61
    88f4:	de b7       	in	r29, 0x3e	; 62
    88f6:	8c 83       	std	Y+4, r24	; 0x04
    88f8:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    88fa:	84 e6       	ldi	r24, 0x64	; 100
    88fc:	90 e0       	ldi	r25, 0x00	; 0
    88fe:	9a 83       	std	Y+2, r25	; 0x02
    8900:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    8902:	0e 94 14 44 	call	0x8828	; 0x8828 <cpu_irq_save>
    8906:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    8908:	8c 81       	ldd	r24, Y+4	; 0x04
    890a:	82 30       	cpi	r24, 0x02	; 2
    890c:	b0 f4       	brcc	.+44     	; 0x893a <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    890e:	8c 81       	ldd	r24, Y+4	; 0x04
    8910:	88 2f       	mov	r24, r24
    8912:	90 e0       	ldi	r25, 0x00	; 0
    8914:	29 81       	ldd	r18, Y+1	; 0x01
    8916:	3a 81       	ldd	r19, Y+2	; 0x02
    8918:	82 0f       	add	r24, r18
    891a:	93 1f       	adc	r25, r19
    891c:	2c 81       	ldd	r18, Y+4	; 0x04
    891e:	22 2f       	mov	r18, r18
    8920:	30 e0       	ldi	r19, 0x00	; 0
    8922:	49 81       	ldd	r20, Y+1	; 0x01
    8924:	5a 81       	ldd	r21, Y+2	; 0x02
    8926:	24 0f       	add	r18, r20
    8928:	35 1f       	adc	r19, r21
    892a:	f9 01       	movw	r30, r18
    892c:	20 81       	ld	r18, Z
    892e:	32 2f       	mov	r19, r18
    8930:	2d 81       	ldd	r18, Y+5	; 0x05
    8932:	20 95       	com	r18
    8934:	23 23       	and	r18, r19
    8936:	fc 01       	movw	r30, r24
    8938:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    893a:	8b 81       	ldd	r24, Y+3	; 0x03
    893c:	0e 94 24 44 	call	0x8848	; 0x8848 <cpu_irq_restore>
#endif
}
    8940:	00 00       	nop
    8942:	0f 90       	pop	r0
    8944:	0f 90       	pop	r0
    8946:	0f 90       	pop	r0
    8948:	0f 90       	pop	r0
    894a:	0f 90       	pop	r0
    894c:	df 91       	pop	r29
    894e:	cf 91       	pop	r28
    8950:	08 95       	ret

00008952 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    8952:	cf 93       	push	r28
    8954:	df 93       	push	r29
    8956:	00 d0       	rcall	.+0      	; 0x8958 <sysclk_disable_module+0x6>
    8958:	00 d0       	rcall	.+0      	; 0x895a <sysclk_disable_module+0x8>
    895a:	1f 92       	push	r1
    895c:	cd b7       	in	r28, 0x3d	; 61
    895e:	de b7       	in	r29, 0x3e	; 62
    8960:	8c 83       	std	Y+4, r24	; 0x04
    8962:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    8964:	84 e6       	ldi	r24, 0x64	; 100
    8966:	90 e0       	ldi	r25, 0x00	; 0
    8968:	9a 83       	std	Y+2, r25	; 0x02
    896a:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    896c:	0e 94 14 44 	call	0x8828	; 0x8828 <cpu_irq_save>
    8970:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    8972:	8c 81       	ldd	r24, Y+4	; 0x04
    8974:	82 30       	cpi	r24, 0x02	; 2
    8976:	a0 f4       	brcc	.+40     	; 0x89a0 <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    8978:	8c 81       	ldd	r24, Y+4	; 0x04
    897a:	88 2f       	mov	r24, r24
    897c:	90 e0       	ldi	r25, 0x00	; 0
    897e:	29 81       	ldd	r18, Y+1	; 0x01
    8980:	3a 81       	ldd	r19, Y+2	; 0x02
    8982:	82 0f       	add	r24, r18
    8984:	93 1f       	adc	r25, r19
    8986:	2c 81       	ldd	r18, Y+4	; 0x04
    8988:	22 2f       	mov	r18, r18
    898a:	30 e0       	ldi	r19, 0x00	; 0
    898c:	49 81       	ldd	r20, Y+1	; 0x01
    898e:	5a 81       	ldd	r21, Y+2	; 0x02
    8990:	24 0f       	add	r18, r20
    8992:	35 1f       	adc	r19, r21
    8994:	f9 01       	movw	r30, r18
    8996:	30 81       	ld	r19, Z
    8998:	2d 81       	ldd	r18, Y+5	; 0x05
    899a:	23 2b       	or	r18, r19
    899c:	fc 01       	movw	r30, r24
    899e:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    89a0:	8b 81       	ldd	r24, Y+3	; 0x03
    89a2:	0e 94 24 44 	call	0x8848	; 0x8848 <cpu_irq_restore>
#endif
}
    89a6:	00 00       	nop
    89a8:	0f 90       	pop	r0
    89aa:	0f 90       	pop	r0
    89ac:	0f 90       	pop	r0
    89ae:	0f 90       	pop	r0
    89b0:	0f 90       	pop	r0
    89b2:	df 91       	pop	r29
    89b4:	cf 91       	pop	r28
    89b6:	08 95       	ret

000089b8 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    89b8:	cf 93       	push	r28
    89ba:	df 93       	push	r29
    89bc:	00 d0       	rcall	.+0      	; 0x89be <usart_serial_putchar+0x6>
    89be:	1f 92       	push	r1
    89c0:	cd b7       	in	r28, 0x3d	; 61
    89c2:	de b7       	in	r29, 0x3e	; 62
    89c4:	9a 83       	std	Y+2, r25	; 0x02
    89c6:	89 83       	std	Y+1, r24	; 0x01
    89c8:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    89ca:	89 81       	ldd	r24, Y+1	; 0x01
    89cc:	9a 81       	ldd	r25, Y+2	; 0x02
    89ce:	6b 81       	ldd	r22, Y+3	; 0x03
    89d0:	0e 94 95 40 	call	0x812a	; 0x812a <usart_putchar>
}
    89d4:	0f 90       	pop	r0
    89d6:	0f 90       	pop	r0
    89d8:	0f 90       	pop	r0
    89da:	df 91       	pop	r29
    89dc:	cf 91       	pop	r28
    89de:	08 95       	ret

000089e0 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    89e0:	cf 93       	push	r28
    89e2:	df 93       	push	r29
    89e4:	00 d0       	rcall	.+0      	; 0x89e6 <usart_serial_getchar+0x6>
    89e6:	00 d0       	rcall	.+0      	; 0x89e8 <usart_serial_getchar+0x8>
    89e8:	cd b7       	in	r28, 0x3d	; 61
    89ea:	de b7       	in	r29, 0x3e	; 62
    89ec:	9a 83       	std	Y+2, r25	; 0x02
    89ee:	89 83       	std	Y+1, r24	; 0x01
    89f0:	7c 83       	std	Y+4, r23	; 0x04
    89f2:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    89f4:	89 81       	ldd	r24, Y+1	; 0x01
    89f6:	9a 81       	ldd	r25, Y+2	; 0x02
    89f8:	0e 94 b4 40 	call	0x8168	; 0x8168 <usart_getchar>
    89fc:	28 2f       	mov	r18, r24
    89fe:	8b 81       	ldd	r24, Y+3	; 0x03
    8a00:	9c 81       	ldd	r25, Y+4	; 0x04
    8a02:	fc 01       	movw	r30, r24
    8a04:	20 83       	st	Z, r18
}
    8a06:	00 00       	nop
    8a08:	0f 90       	pop	r0
    8a0a:	0f 90       	pop	r0
    8a0c:	0f 90       	pop	r0
    8a0e:	0f 90       	pop	r0
    8a10:	df 91       	pop	r29
    8a12:	cf 91       	pop	r28
    8a14:	08 95       	ret

00008a16 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    8a16:	cf 93       	push	r28
    8a18:	df 93       	push	r29
    8a1a:	00 d0       	rcall	.+0      	; 0x8a1c <usart_serial_write_packet+0x6>
    8a1c:	00 d0       	rcall	.+0      	; 0x8a1e <usart_serial_write_packet+0x8>
    8a1e:	00 d0       	rcall	.+0      	; 0x8a20 <usart_serial_write_packet+0xa>
    8a20:	cd b7       	in	r28, 0x3d	; 61
    8a22:	de b7       	in	r29, 0x3e	; 62
    8a24:	9a 83       	std	Y+2, r25	; 0x02
    8a26:	89 83       	std	Y+1, r24	; 0x01
    8a28:	7c 83       	std	Y+4, r23	; 0x04
    8a2a:	6b 83       	std	Y+3, r22	; 0x03
    8a2c:	5e 83       	std	Y+6, r21	; 0x06
    8a2e:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    8a30:	13 c0       	rjmp	.+38     	; 0x8a58 <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    8a32:	8b 81       	ldd	r24, Y+3	; 0x03
    8a34:	9c 81       	ldd	r25, Y+4	; 0x04
    8a36:	fc 01       	movw	r30, r24
    8a38:	20 81       	ld	r18, Z
    8a3a:	89 81       	ldd	r24, Y+1	; 0x01
    8a3c:	9a 81       	ldd	r25, Y+2	; 0x02
    8a3e:	62 2f       	mov	r22, r18
    8a40:	0e 94 dc 44 	call	0x89b8	; 0x89b8 <usart_serial_putchar>
		len--;
    8a44:	8d 81       	ldd	r24, Y+5	; 0x05
    8a46:	9e 81       	ldd	r25, Y+6	; 0x06
    8a48:	01 97       	sbiw	r24, 0x01	; 1
    8a4a:	9e 83       	std	Y+6, r25	; 0x06
    8a4c:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    8a4e:	8b 81       	ldd	r24, Y+3	; 0x03
    8a50:	9c 81       	ldd	r25, Y+4	; 0x04
    8a52:	01 96       	adiw	r24, 0x01	; 1
    8a54:	9c 83       	std	Y+4, r25	; 0x04
    8a56:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    8a58:	8d 81       	ldd	r24, Y+5	; 0x05
    8a5a:	9e 81       	ldd	r25, Y+6	; 0x06
    8a5c:	89 2b       	or	r24, r25
    8a5e:	49 f7       	brne	.-46     	; 0x8a32 <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    8a60:	80 e0       	ldi	r24, 0x00	; 0
}
    8a62:	26 96       	adiw	r28, 0x06	; 6
    8a64:	0f b6       	in	r0, 0x3f	; 63
    8a66:	f8 94       	cli
    8a68:	de bf       	out	0x3e, r29	; 62
    8a6a:	0f be       	out	0x3f, r0	; 63
    8a6c:	cd bf       	out	0x3d, r28	; 61
    8a6e:	df 91       	pop	r29
    8a70:	cf 91       	pop	r28
    8a72:	08 95       	ret

00008a74 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    8a74:	cf 93       	push	r28
    8a76:	df 93       	push	r29
    8a78:	00 d0       	rcall	.+0      	; 0x8a7a <usart_serial_read_packet+0x6>
    8a7a:	00 d0       	rcall	.+0      	; 0x8a7c <usart_serial_read_packet+0x8>
    8a7c:	00 d0       	rcall	.+0      	; 0x8a7e <usart_serial_read_packet+0xa>
    8a7e:	cd b7       	in	r28, 0x3d	; 61
    8a80:	de b7       	in	r29, 0x3e	; 62
    8a82:	9a 83       	std	Y+2, r25	; 0x02
    8a84:	89 83       	std	Y+1, r24	; 0x01
    8a86:	7c 83       	std	Y+4, r23	; 0x04
    8a88:	6b 83       	std	Y+3, r22	; 0x03
    8a8a:	5e 83       	std	Y+6, r21	; 0x06
    8a8c:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    8a8e:	11 c0       	rjmp	.+34     	; 0x8ab2 <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    8a90:	2b 81       	ldd	r18, Y+3	; 0x03
    8a92:	3c 81       	ldd	r19, Y+4	; 0x04
    8a94:	89 81       	ldd	r24, Y+1	; 0x01
    8a96:	9a 81       	ldd	r25, Y+2	; 0x02
    8a98:	b9 01       	movw	r22, r18
    8a9a:	0e 94 f0 44 	call	0x89e0	; 0x89e0 <usart_serial_getchar>
		len--;
    8a9e:	8d 81       	ldd	r24, Y+5	; 0x05
    8aa0:	9e 81       	ldd	r25, Y+6	; 0x06
    8aa2:	01 97       	sbiw	r24, 0x01	; 1
    8aa4:	9e 83       	std	Y+6, r25	; 0x06
    8aa6:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    8aa8:	8b 81       	ldd	r24, Y+3	; 0x03
    8aaa:	9c 81       	ldd	r25, Y+4	; 0x04
    8aac:	01 96       	adiw	r24, 0x01	; 1
    8aae:	9c 83       	std	Y+4, r25	; 0x04
    8ab0:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    8ab2:	8d 81       	ldd	r24, Y+5	; 0x05
    8ab4:	9e 81       	ldd	r25, Y+6	; 0x06
    8ab6:	89 2b       	or	r24, r25
    8ab8:	59 f7       	brne	.-42     	; 0x8a90 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    8aba:	80 e0       	ldi	r24, 0x00	; 0
}
    8abc:	26 96       	adiw	r28, 0x06	; 6
    8abe:	0f b6       	in	r0, 0x3f	; 63
    8ac0:	f8 94       	cli
    8ac2:	de bf       	out	0x3e, r29	; 62
    8ac4:	0f be       	out	0x3f, r0	; 63
    8ac6:	cd bf       	out	0x3d, r28	; 61
    8ac8:	df 91       	pop	r29
    8aca:	cf 91       	pop	r28
    8acc:	08 95       	ret

00008ace <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    8ace:	cf 93       	push	r28
    8ad0:	df 93       	push	r29
    8ad2:	00 d0       	rcall	.+0      	; 0x8ad4 <_read+0x6>
    8ad4:	1f 92       	push	r1
    8ad6:	cd b7       	in	r28, 0x3d	; 61
    8ad8:	de b7       	in	r29, 0x3e	; 62
    8ada:	9b 83       	std	Y+3, r25	; 0x03
    8adc:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    8ade:	20 91 71 3a 	lds	r18, 0x3A71	; 0x803a71 <ptr_get>
    8ae2:	30 91 72 3a 	lds	r19, 0x3A72	; 0x803a72 <ptr_get+0x1>
    8ae6:	80 91 75 3a 	lds	r24, 0x3A75	; 0x803a75 <stdio_base>
    8aea:	90 91 76 3a 	lds	r25, 0x3A76	; 0x803a76 <stdio_base+0x1>
    8aee:	ae 01       	movw	r20, r28
    8af0:	4f 5f       	subi	r20, 0xFF	; 255
    8af2:	5f 4f       	sbci	r21, 0xFF	; 255
    8af4:	ba 01       	movw	r22, r20
    8af6:	f9 01       	movw	r30, r18
    8af8:	09 95       	icall
	return c;
    8afa:	89 81       	ldd	r24, Y+1	; 0x01
    8afc:	88 2f       	mov	r24, r24
    8afe:	90 e0       	ldi	r25, 0x00	; 0
}
    8b00:	0f 90       	pop	r0
    8b02:	0f 90       	pop	r0
    8b04:	0f 90       	pop	r0
    8b06:	df 91       	pop	r29
    8b08:	cf 91       	pop	r28
    8b0a:	08 95       	ret

00008b0c <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    8b0c:	cf 93       	push	r28
    8b0e:	df 93       	push	r29
    8b10:	00 d0       	rcall	.+0      	; 0x8b12 <_write+0x6>
    8b12:	1f 92       	push	r1
    8b14:	cd b7       	in	r28, 0x3d	; 61
    8b16:	de b7       	in	r29, 0x3e	; 62
    8b18:	89 83       	std	Y+1, r24	; 0x01
    8b1a:	7b 83       	std	Y+3, r23	; 0x03
    8b1c:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    8b1e:	20 91 73 3a 	lds	r18, 0x3A73	; 0x803a73 <ptr_put>
    8b22:	30 91 74 3a 	lds	r19, 0x3A74	; 0x803a74 <ptr_put+0x1>
    8b26:	80 91 75 3a 	lds	r24, 0x3A75	; 0x803a75 <stdio_base>
    8b2a:	90 91 76 3a 	lds	r25, 0x3A76	; 0x803a76 <stdio_base+0x1>
    8b2e:	69 81       	ldd	r22, Y+1	; 0x01
    8b30:	f9 01       	movw	r30, r18
    8b32:	09 95       	icall
    8b34:	99 23       	and	r25, r25
    8b36:	1c f4       	brge	.+6      	; 0x8b3e <_write+0x32>
		return -1;
    8b38:	8f ef       	ldi	r24, 0xFF	; 255
    8b3a:	9f ef       	ldi	r25, 0xFF	; 255
    8b3c:	02 c0       	rjmp	.+4      	; 0x8b42 <_write+0x36>
	}
	return 1;
    8b3e:	81 e0       	ldi	r24, 0x01	; 1
    8b40:	90 e0       	ldi	r25, 0x00	; 0
}
    8b42:	0f 90       	pop	r0
    8b44:	0f 90       	pop	r0
    8b46:	0f 90       	pop	r0
    8b48:	df 91       	pop	r29
    8b4a:	cf 91       	pop	r28
    8b4c:	08 95       	ret

00008b4e <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    8b4e:	cf 93       	push	r28
    8b50:	df 93       	push	r29
    8b52:	00 d0       	rcall	.+0      	; 0x8b54 <usart_rx_complete_interrupt_enable+0x6>
    8b54:	cd b7       	in	r28, 0x3d	; 61
    8b56:	de b7       	in	r29, 0x3e	; 62
    8b58:	9a 83       	std	Y+2, r25	; 0x02
    8b5a:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    8b5c:	89 81       	ldd	r24, Y+1	; 0x01
    8b5e:	9a 81       	ldd	r25, Y+2	; 0x02
    8b60:	fc 01       	movw	r30, r24
    8b62:	81 81       	ldd	r24, Z+1	; 0x01
    8b64:	28 2f       	mov	r18, r24
    8b66:	20 68       	ori	r18, 0x80	; 128
    8b68:	89 81       	ldd	r24, Y+1	; 0x01
    8b6a:	9a 81       	ldd	r25, Y+2	; 0x02
    8b6c:	fc 01       	movw	r30, r24
    8b6e:	21 83       	std	Z+1, r18	; 0x01
}
    8b70:	00 00       	nop
    8b72:	0f 90       	pop	r0
    8b74:	0f 90       	pop	r0
    8b76:	df 91       	pop	r29
    8b78:	cf 91       	pop	r28
    8b7a:	08 95       	ret

00008b7c <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    8b7c:	cf 93       	push	r28
    8b7e:	df 93       	push	r29
    8b80:	cd b7       	in	r28, 0x3d	; 61
    8b82:	de b7       	in	r29, 0x3e	; 62
    8b84:	2b 97       	sbiw	r28, 0x0b	; 11
    8b86:	0f b6       	in	r0, 0x3f	; 63
    8b88:	f8 94       	cli
    8b8a:	de bf       	out	0x3e, r29	; 62
    8b8c:	0f be       	out	0x3f, r0	; 63
    8b8e:	cd bf       	out	0x3d, r28	; 61
    8b90:	99 87       	std	Y+9, r25	; 0x09
    8b92:	88 87       	std	Y+8, r24	; 0x08
    8b94:	7b 87       	std	Y+11, r23	; 0x0b
    8b96:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    8b98:	8a 85       	ldd	r24, Y+10	; 0x0a
    8b9a:	9b 85       	ldd	r25, Y+11	; 0x0b
    8b9c:	fc 01       	movw	r30, r24
    8b9e:	84 81       	ldd	r24, Z+4	; 0x04
    8ba0:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    8ba2:	8a 85       	ldd	r24, Y+10	; 0x0a
    8ba4:	9b 85       	ldd	r25, Y+11	; 0x0b
    8ba6:	fc 01       	movw	r30, r24
    8ba8:	85 81       	ldd	r24, Z+5	; 0x05
    8baa:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    8bac:	8a 85       	ldd	r24, Y+10	; 0x0a
    8bae:	9b 85       	ldd	r25, Y+11	; 0x0b
    8bb0:	fc 01       	movw	r30, r24
    8bb2:	86 81       	ldd	r24, Z+6	; 0x06
    8bb4:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    8bb6:	8a 85       	ldd	r24, Y+10	; 0x0a
    8bb8:	9b 85       	ldd	r25, Y+11	; 0x0b
    8bba:	fc 01       	movw	r30, r24
    8bbc:	80 81       	ld	r24, Z
    8bbe:	91 81       	ldd	r25, Z+1	; 0x01
    8bc0:	a2 81       	ldd	r26, Z+2	; 0x02
    8bc2:	b3 81       	ldd	r27, Z+3	; 0x03
    8bc4:	89 83       	std	Y+1, r24	; 0x01
    8bc6:	9a 83       	std	Y+2, r25	; 0x02
    8bc8:	ab 83       	std	Y+3, r26	; 0x03
    8bca:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    8bcc:	88 85       	ldd	r24, Y+8	; 0x08
    8bce:	99 85       	ldd	r25, Y+9	; 0x09
    8bd0:	9e 01       	movw	r18, r28
    8bd2:	2f 5f       	subi	r18, 0xFF	; 255
    8bd4:	3f 4f       	sbci	r19, 0xFF	; 255
    8bd6:	b9 01       	movw	r22, r18
    8bd8:	0e 94 87 3e 	call	0x7d0e	; 0x7d0e <usart_init_rs232>
    8bdc:	88 23       	and	r24, r24
    8bde:	11 f0       	breq	.+4      	; 0x8be4 <usart_serial_init+0x68>
		return true;
    8be0:	81 e0       	ldi	r24, 0x01	; 1
    8be2:	01 c0       	rjmp	.+2      	; 0x8be6 <usart_serial_init+0x6a>
	} else {
		return false;
    8be4:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    8be6:	2b 96       	adiw	r28, 0x0b	; 11
    8be8:	0f b6       	in	r0, 0x3f	; 63
    8bea:	f8 94       	cli
    8bec:	de bf       	out	0x3e, r29	; 62
    8bee:	0f be       	out	0x3f, r0	; 63
    8bf0:	cd bf       	out	0x3d, r28	; 61
    8bf2:	df 91       	pop	r29
    8bf4:	cf 91       	pop	r28
    8bf6:	08 95       	ret

00008bf8 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    8bf8:	cf 93       	push	r28
    8bfa:	df 93       	push	r29
    8bfc:	00 d0       	rcall	.+0      	; 0x8bfe <usart_serial_putchar+0x6>
    8bfe:	1f 92       	push	r1
    8c00:	cd b7       	in	r28, 0x3d	; 61
    8c02:	de b7       	in	r29, 0x3e	; 62
    8c04:	9a 83       	std	Y+2, r25	; 0x02
    8c06:	89 83       	std	Y+1, r24	; 0x01
    8c08:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    8c0a:	89 81       	ldd	r24, Y+1	; 0x01
    8c0c:	9a 81       	ldd	r25, Y+2	; 0x02
    8c0e:	6b 81       	ldd	r22, Y+3	; 0x03
    8c10:	0e 94 95 40 	call	0x812a	; 0x812a <usart_putchar>
}
    8c14:	0f 90       	pop	r0
    8c16:	0f 90       	pop	r0
    8c18:	0f 90       	pop	r0
    8c1a:	df 91       	pop	r29
    8c1c:	cf 91       	pop	r28
    8c1e:	08 95       	ret

00008c20 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    8c20:	cf 93       	push	r28
    8c22:	df 93       	push	r29
    8c24:	00 d0       	rcall	.+0      	; 0x8c26 <usart_serial_getchar+0x6>
    8c26:	00 d0       	rcall	.+0      	; 0x8c28 <usart_serial_getchar+0x8>
    8c28:	cd b7       	in	r28, 0x3d	; 61
    8c2a:	de b7       	in	r29, 0x3e	; 62
    8c2c:	9a 83       	std	Y+2, r25	; 0x02
    8c2e:	89 83       	std	Y+1, r24	; 0x01
    8c30:	7c 83       	std	Y+4, r23	; 0x04
    8c32:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    8c34:	89 81       	ldd	r24, Y+1	; 0x01
    8c36:	9a 81       	ldd	r25, Y+2	; 0x02
    8c38:	0e 94 b4 40 	call	0x8168	; 0x8168 <usart_getchar>
    8c3c:	28 2f       	mov	r18, r24
    8c3e:	8b 81       	ldd	r24, Y+3	; 0x03
    8c40:	9c 81       	ldd	r25, Y+4	; 0x04
    8c42:	fc 01       	movw	r30, r24
    8c44:	20 83       	st	Z, r18
}
    8c46:	00 00       	nop
    8c48:	0f 90       	pop	r0
    8c4a:	0f 90       	pop	r0
    8c4c:	0f 90       	pop	r0
    8c4e:	0f 90       	pop	r0
    8c50:	df 91       	pop	r29
    8c52:	cf 91       	pop	r28
    8c54:	08 95       	ret

00008c56 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    8c56:	cf 93       	push	r28
    8c58:	df 93       	push	r29
    8c5a:	00 d0       	rcall	.+0      	; 0x8c5c <stdio_serial_init+0x6>
    8c5c:	00 d0       	rcall	.+0      	; 0x8c5e <stdio_serial_init+0x8>
    8c5e:	cd b7       	in	r28, 0x3d	; 61
    8c60:	de b7       	in	r29, 0x3e	; 62
    8c62:	9a 83       	std	Y+2, r25	; 0x02
    8c64:	89 83       	std	Y+1, r24	; 0x01
    8c66:	7c 83       	std	Y+4, r23	; 0x04
    8c68:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    8c6a:	89 81       	ldd	r24, Y+1	; 0x01
    8c6c:	9a 81       	ldd	r25, Y+2	; 0x02
    8c6e:	90 93 76 3a 	sts	0x3A76, r25	; 0x803a76 <stdio_base+0x1>
    8c72:	80 93 75 3a 	sts	0x3A75, r24	; 0x803a75 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    8c76:	8c ef       	ldi	r24, 0xFC	; 252
    8c78:	95 e4       	ldi	r25, 0x45	; 69
    8c7a:	90 93 74 3a 	sts	0x3A74, r25	; 0x803a74 <ptr_put+0x1>
    8c7e:	80 93 73 3a 	sts	0x3A73, r24	; 0x803a73 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    8c82:	80 e1       	ldi	r24, 0x10	; 16
    8c84:	96 e4       	ldi	r25, 0x46	; 70
    8c86:	90 93 72 3a 	sts	0x3A72, r25	; 0x803a72 <ptr_get+0x1>
    8c8a:	80 93 71 3a 	sts	0x3A71, r24	; 0x803a71 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    8c8e:	2b 81       	ldd	r18, Y+3	; 0x03
    8c90:	3c 81       	ldd	r19, Y+4	; 0x04
    8c92:	89 81       	ldd	r24, Y+1	; 0x01
    8c94:	9a 81       	ldd	r25, Y+2	; 0x02
    8c96:	b9 01       	movw	r22, r18
    8c98:	0e 94 be 45 	call	0x8b7c	; 0x8b7c <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    8c9c:	67 e6       	ldi	r22, 0x67	; 103
    8c9e:	75 e4       	ldi	r23, 0x45	; 69
    8ca0:	86 e8       	ldi	r24, 0x86	; 134
    8ca2:	95 e4       	ldi	r25, 0x45	; 69
    8ca4:	0e 94 70 59 	call	0xb2e0	; 0xb2e0 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    8ca8:	00 00       	nop
    8caa:	0f 90       	pop	r0
    8cac:	0f 90       	pop	r0
    8cae:	0f 90       	pop	r0
    8cb0:	0f 90       	pop	r0
    8cb2:	df 91       	pop	r29
    8cb4:	cf 91       	pop	r28
    8cb6:	08 95       	ret

00008cb8 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    8cb8:	cf 93       	push	r28
    8cba:	df 93       	push	r29
    8cbc:	cd b7       	in	r28, 0x3d	; 61
    8cbe:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    8cc0:	6f e2       	ldi	r22, 0x2F	; 47
    8cc2:	72 e0       	ldi	r23, 0x02	; 2
    8cc4:	80 ec       	ldi	r24, 0xC0	; 192
    8cc6:	90 e0       	ldi	r25, 0x00	; 0
    8cc8:	0e 94 2b 46 	call	0x8c56	; 0x8c56 <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    8ccc:	80 ec       	ldi	r24, 0xC0	; 192
    8cce:	90 e0       	ldi	r25, 0x00	; 0
    8cd0:	0e 94 a7 45 	call	0x8b4e	; 0x8b4e <usart_rx_complete_interrupt_enable>
}
    8cd4:	00 00       	nop
    8cd6:	df 91       	pop	r29
    8cd8:	cf 91       	pop	r28
    8cda:	08 95       	ret

00008cdc <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    8cdc:	cf 93       	push	r28
    8cde:	df 93       	push	r29
    8ce0:	00 d0       	rcall	.+0      	; 0x8ce2 <sio2host_tx+0x6>
    8ce2:	00 d0       	rcall	.+0      	; 0x8ce4 <sio2host_tx+0x8>
    8ce4:	cd b7       	in	r28, 0x3d	; 61
    8ce6:	de b7       	in	r29, 0x3e	; 62
    8ce8:	9b 83       	std	Y+3, r25	; 0x03
    8cea:	8a 83       	std	Y+2, r24	; 0x02
    8cec:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    8cee:	8c 81       	ldd	r24, Y+4	; 0x04
    8cf0:	28 2f       	mov	r18, r24
    8cf2:	30 e0       	ldi	r19, 0x00	; 0
    8cf4:	8a 81       	ldd	r24, Y+2	; 0x02
    8cf6:	9b 81       	ldd	r25, Y+3	; 0x03
    8cf8:	a9 01       	movw	r20, r18
    8cfa:	bc 01       	movw	r22, r24
    8cfc:	80 ec       	ldi	r24, 0xC0	; 192
    8cfe:	90 e0       	ldi	r25, 0x00	; 0
    8d00:	0e 94 0b 45 	call	0x8a16	; 0x8a16 <usart_serial_write_packet>
    8d04:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    8d06:	89 81       	ldd	r24, Y+1	; 0x01
    8d08:	88 23       	and	r24, r24
    8d0a:	89 f7       	brne	.-30     	; 0x8cee <sio2host_tx+0x12>
	return length;
    8d0c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    8d0e:	0f 90       	pop	r0
    8d10:	0f 90       	pop	r0
    8d12:	0f 90       	pop	r0
    8d14:	0f 90       	pop	r0
    8d16:	df 91       	pop	r29
    8d18:	cf 91       	pop	r28
    8d1a:	08 95       	ret

00008d1c <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    8d1c:	cf 93       	push	r28
    8d1e:	df 93       	push	r29
    8d20:	00 d0       	rcall	.+0      	; 0x8d22 <sio2host_rx+0x6>
    8d22:	00 d0       	rcall	.+0      	; 0x8d24 <sio2host_rx+0x8>
    8d24:	cd b7       	in	r28, 0x3d	; 61
    8d26:	de b7       	in	r29, 0x3e	; 62
    8d28:	9b 83       	std	Y+3, r25	; 0x03
    8d2a:	8a 83       	std	Y+2, r24	; 0x02
    8d2c:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    8d2e:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    8d30:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8d34:	88 23       	and	r24, r24
    8d36:	11 f4       	brne	.+4      	; 0x8d3c <sio2host_rx+0x20>
		return 0;
    8d38:	80 e0       	ldi	r24, 0x00	; 0
    8d3a:	44 c0       	rjmp	.+136    	; 0x8dc4 <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    8d3c:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8d40:	8c 39       	cpi	r24, 0x9C	; 156
    8d42:	68 f0       	brcs	.+26     	; 0x8d5e <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    8d44:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_buf_tail>
    8d48:	80 93 81 11 	sts	0x1181, r24	; 0x801181 <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    8d4c:	8c e9       	ldi	r24, 0x9C	; 156
    8d4e:	80 93 83 11 	sts	0x1183, r24	; 0x801183 <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    8d52:	8c 81       	ldd	r24, Y+4	; 0x04
    8d54:	8c 39       	cpi	r24, 0x9C	; 156
    8d56:	58 f0       	brcs	.+22     	; 0x8d6e <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    8d58:	8c e9       	ldi	r24, 0x9C	; 156
    8d5a:	8c 83       	std	Y+4, r24	; 0x04
    8d5c:	08 c0       	rjmp	.+16     	; 0x8d6e <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    8d5e:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8d62:	9c 81       	ldd	r25, Y+4	; 0x04
    8d64:	89 17       	cp	r24, r25
    8d66:	18 f4       	brcc	.+6      	; 0x8d6e <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    8d68:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8d6c:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    8d6e:	8c 81       	ldd	r24, Y+4	; 0x04
    8d70:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    8d72:	24 c0       	rjmp	.+72     	; 0x8dbc <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    8d74:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_head>
    8d78:	88 2f       	mov	r24, r24
    8d7a:	90 e0       	ldi	r25, 0x00	; 0
    8d7c:	8b 51       	subi	r24, 0x1B	; 27
    8d7e:	9f 4e       	sbci	r25, 0xEF	; 239
    8d80:	fc 01       	movw	r30, r24
    8d82:	20 81       	ld	r18, Z
    8d84:	8a 81       	ldd	r24, Y+2	; 0x02
    8d86:	9b 81       	ldd	r25, Y+3	; 0x03
    8d88:	fc 01       	movw	r30, r24
    8d8a:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    8d8c:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_head>
    8d90:	8f 5f       	subi	r24, 0xFF	; 255
    8d92:	80 93 81 11 	sts	0x1181, r24	; 0x801181 <serial_rx_buf_head>
		serial_rx_count--;
    8d96:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8d9a:	81 50       	subi	r24, 0x01	; 1
    8d9c:	80 93 83 11 	sts	0x1183, r24	; 0x801183 <serial_rx_count>
		data++;
    8da0:	8a 81       	ldd	r24, Y+2	; 0x02
    8da2:	9b 81       	ldd	r25, Y+3	; 0x03
    8da4:	01 96       	adiw	r24, 0x01	; 1
    8da6:	9b 83       	std	Y+3, r25	; 0x03
    8da8:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    8daa:	8c 81       	ldd	r24, Y+4	; 0x04
    8dac:	81 50       	subi	r24, 0x01	; 1
    8dae:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    8db0:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_head>
    8db4:	8c 39       	cpi	r24, 0x9C	; 156
    8db6:	11 f4       	brne	.+4      	; 0x8dbc <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    8db8:	10 92 81 11 	sts	0x1181, r1	; 0x801181 <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    8dbc:	8c 81       	ldd	r24, Y+4	; 0x04
    8dbe:	88 23       	and	r24, r24
    8dc0:	c9 f6       	brne	.-78     	; 0x8d74 <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    8dc2:	89 81       	ldd	r24, Y+1	; 0x01
}
    8dc4:	0f 90       	pop	r0
    8dc6:	0f 90       	pop	r0
    8dc8:	0f 90       	pop	r0
    8dca:	0f 90       	pop	r0
    8dcc:	df 91       	pop	r29
    8dce:	cf 91       	pop	r28
    8dd0:	08 95       	ret

00008dd2 <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    8dd2:	cf 93       	push	r28
    8dd4:	df 93       	push	r29
    8dd6:	1f 92       	push	r1
    8dd8:	cd b7       	in	r28, 0x3d	; 61
    8dda:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    8ddc:	00 00       	nop
    8dde:	61 e0       	ldi	r22, 0x01	; 1
    8de0:	ce 01       	movw	r24, r28
    8de2:	01 96       	adiw	r24, 0x01	; 1
    8de4:	0e 94 8e 46 	call	0x8d1c	; 0x8d1c <sio2host_rx>
    8de8:	88 23       	and	r24, r24
    8dea:	c9 f3       	breq	.-14     	; 0x8dde <sio2host_getchar+0xc>
	}
	return c;
    8dec:	89 81       	ldd	r24, Y+1	; 0x01
}
    8dee:	0f 90       	pop	r0
    8df0:	df 91       	pop	r29
    8df2:	cf 91       	pop	r28
    8df4:	08 95       	ret

00008df6 <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    8df6:	cf 93       	push	r28
    8df8:	df 93       	push	r29
    8dfa:	1f 92       	push	r1
    8dfc:	cd b7       	in	r28, 0x3d	; 61
    8dfe:	de b7       	in	r29, 0x3e	; 62
    8e00:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    8e02:	61 e0       	ldi	r22, 0x01	; 1
    8e04:	ce 01       	movw	r24, r28
    8e06:	01 96       	adiw	r24, 0x01	; 1
    8e08:	0e 94 6e 46 	call	0x8cdc	; 0x8cdc <sio2host_tx>
}
    8e0c:	00 00       	nop
    8e0e:	0f 90       	pop	r0
    8e10:	df 91       	pop	r29
    8e12:	cf 91       	pop	r28
    8e14:	08 95       	ret

00008e16 <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    8e16:	cf 93       	push	r28
    8e18:	df 93       	push	r29
    8e1a:	00 d0       	rcall	.+0      	; 0x8e1c <sio2host_getchar_nowait+0x6>
    8e1c:	1f 92       	push	r1
    8e1e:	cd b7       	in	r28, 0x3d	; 61
    8e20:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    8e22:	ce 01       	movw	r24, r28
    8e24:	03 96       	adiw	r24, 0x03	; 3
    8e26:	61 e0       	ldi	r22, 0x01	; 1
    8e28:	0e 94 8e 46 	call	0x8d1c	; 0x8d1c <sio2host_rx>
    8e2c:	88 2f       	mov	r24, r24
    8e2e:	90 e0       	ldi	r25, 0x00	; 0
    8e30:	9a 83       	std	Y+2, r25	; 0x02
    8e32:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    8e34:	89 81       	ldd	r24, Y+1	; 0x01
    8e36:	9a 81       	ldd	r25, Y+2	; 0x02
    8e38:	18 16       	cp	r1, r24
    8e3a:	19 06       	cpc	r1, r25
    8e3c:	24 f4       	brge	.+8      	; 0x8e46 <sio2host_getchar_nowait+0x30>
		return c;
    8e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    8e40:	88 2f       	mov	r24, r24
    8e42:	90 e0       	ldi	r25, 0x00	; 0
    8e44:	02 c0       	rjmp	.+4      	; 0x8e4a <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    8e46:	8f ef       	ldi	r24, 0xFF	; 255
    8e48:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    8e4a:	0f 90       	pop	r0
    8e4c:	0f 90       	pop	r0
    8e4e:	0f 90       	pop	r0
    8e50:	df 91       	pop	r29
    8e52:	cf 91       	pop	r28
    8e54:	08 95       	ret

00008e56 <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    8e56:	1f 92       	push	r1
    8e58:	0f 92       	push	r0
    8e5a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8e5e:	0f 92       	push	r0
    8e60:	11 24       	eor	r1, r1
    8e62:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8e66:	0f 92       	push	r0
    8e68:	2f 93       	push	r18
    8e6a:	3f 93       	push	r19
    8e6c:	4f 93       	push	r20
    8e6e:	5f 93       	push	r21
    8e70:	6f 93       	push	r22
    8e72:	7f 93       	push	r23
    8e74:	8f 93       	push	r24
    8e76:	9f 93       	push	r25
    8e78:	af 93       	push	r26
    8e7a:	bf 93       	push	r27
    8e7c:	ef 93       	push	r30
    8e7e:	ff 93       	push	r31
    8e80:	cf 93       	push	r28
    8e82:	df 93       	push	r29
    8e84:	1f 92       	push	r1
    8e86:	cd b7       	in	r28, 0x3d	; 61
    8e88:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    8e8a:	41 e0       	ldi	r20, 0x01	; 1
    8e8c:	50 e0       	ldi	r21, 0x00	; 0
    8e8e:	ce 01       	movw	r24, r28
    8e90:	01 96       	adiw	r24, 0x01	; 1
    8e92:	bc 01       	movw	r22, r24
    8e94:	80 ec       	ldi	r24, 0xC0	; 192
    8e96:	90 e0       	ldi	r25, 0x00	; 0
    8e98:	0e 94 3a 45 	call	0x8a74	; 0x8a74 <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    8e9c:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    8e9e:	80 91 83 11 	lds	r24, 0x1183	; 0x801183 <serial_rx_count>
    8ea2:	8f 5f       	subi	r24, 0xFF	; 255
    8ea4:	80 93 83 11 	sts	0x1183, r24	; 0x801183 <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    8ea8:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_buf_tail>
    8eac:	88 2f       	mov	r24, r24
    8eae:	90 e0       	ldi	r25, 0x00	; 0
    8eb0:	29 81       	ldd	r18, Y+1	; 0x01
    8eb2:	8b 51       	subi	r24, 0x1B	; 27
    8eb4:	9f 4e       	sbci	r25, 0xEF	; 239
    8eb6:	fc 01       	movw	r30, r24
    8eb8:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    8eba:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_buf_tail>
    8ebe:	8b 39       	cpi	r24, 0x9B	; 155
    8ec0:	19 f4       	brne	.+6      	; 0x8ec8 <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    8ec2:	10 92 82 11 	sts	0x1182, r1	; 0x801182 <serial_rx_buf_tail>
    8ec6:	05 c0       	rjmp	.+10     	; 0x8ed2 <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    8ec8:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_buf_tail>
    8ecc:	8f 5f       	subi	r24, 0xFF	; 255
    8ece:	80 93 82 11 	sts	0x1182, r24	; 0x801182 <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    8ed2:	78 94       	sei
}
    8ed4:	00 00       	nop
    8ed6:	0f 90       	pop	r0
    8ed8:	df 91       	pop	r29
    8eda:	cf 91       	pop	r28
    8edc:	ff 91       	pop	r31
    8ede:	ef 91       	pop	r30
    8ee0:	bf 91       	pop	r27
    8ee2:	af 91       	pop	r26
    8ee4:	9f 91       	pop	r25
    8ee6:	8f 91       	pop	r24
    8ee8:	7f 91       	pop	r23
    8eea:	6f 91       	pop	r22
    8eec:	5f 91       	pop	r21
    8eee:	4f 91       	pop	r20
    8ef0:	3f 91       	pop	r19
    8ef2:	2f 91       	pop	r18
    8ef4:	0f 90       	pop	r0
    8ef6:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8efa:	0f 90       	pop	r0
    8efc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8f00:	0f 90       	pop	r0
    8f02:	1f 90       	pop	r1
    8f04:	18 95       	reti

00008f06 <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    8f06:	cf 93       	push	r28
    8f08:	df 93       	push	r29
    8f0a:	cd b7       	in	r28, 0x3d	; 61
    8f0c:	de b7       	in	r29, 0x3e	; 62
    8f0e:	ce 56       	subi	r28, 0x6E	; 110
    8f10:	d1 09       	sbc	r29, r1
    8f12:	0f b6       	in	r0, 0x3f	; 63
    8f14:	f8 94       	cli
    8f16:	de bf       	out	0x3e, r29	; 62
    8f18:	0f be       	out	0x3f, r0	; 63
    8f1a:	cd bf       	out	0x3d, r28	; 61
    8f1c:	83 e2       	ldi	r24, 0x23	; 35
    8f1e:	89 83       	std	Y+1, r24	; 0x01
    8f20:	ce 01       	movw	r24, r28
    8f22:	8b 59       	subi	r24, 0x9B	; 155
    8f24:	9f 4f       	sbci	r25, 0xFF	; 255
    8f26:	23 e0       	ldi	r18, 0x03	; 3
    8f28:	30 e0       	ldi	r19, 0x00	; 0
    8f2a:	fc 01       	movw	r30, r24
    8f2c:	31 83       	std	Z+1, r19	; 0x01
    8f2e:	20 83       	st	Z, r18
    8f30:	ce 01       	movw	r24, r28
    8f32:	89 59       	subi	r24, 0x99	; 153
    8f34:	9f 4f       	sbci	r25, 0xFF	; 255
    8f36:	29 81       	ldd	r18, Y+1	; 0x01
    8f38:	fc 01       	movw	r30, r24
    8f3a:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8f3c:	ce 01       	movw	r24, r28
    8f3e:	89 59       	subi	r24, 0x99	; 153
    8f40:	9f 4f       	sbci	r25, 0xFF	; 255
    8f42:	fc 01       	movw	r30, r24
    8f44:	80 81       	ld	r24, Z
    8f46:	88 2f       	mov	r24, r24
    8f48:	90 e0       	ldi	r25, 0x00	; 0
    8f4a:	9c 01       	movw	r18, r24
    8f4c:	27 70       	andi	r18, 0x07	; 7
    8f4e:	33 27       	eor	r19, r19
    8f50:	81 e0       	ldi	r24, 0x01	; 1
    8f52:	90 e0       	ldi	r25, 0x00	; 0
    8f54:	02 c0       	rjmp	.+4      	; 0x8f5a <board_init+0x54>
    8f56:	88 0f       	add	r24, r24
    8f58:	99 1f       	adc	r25, r25
    8f5a:	2a 95       	dec	r18
    8f5c:	e2 f7       	brpl	.-8      	; 0x8f56 <board_init+0x50>
    8f5e:	48 2f       	mov	r20, r24
    8f60:	ce 01       	movw	r24, r28
    8f62:	88 59       	subi	r24, 0x98	; 152
    8f64:	9f 4f       	sbci	r25, 0xFF	; 255
    8f66:	29 81       	ldd	r18, Y+1	; 0x01
    8f68:	fc 01       	movw	r30, r24
    8f6a:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8f6c:	ce 01       	movw	r24, r28
    8f6e:	88 59       	subi	r24, 0x98	; 152
    8f70:	9f 4f       	sbci	r25, 0xFF	; 255
    8f72:	fc 01       	movw	r30, r24
    8f74:	80 81       	ld	r24, Z
    8f76:	28 2f       	mov	r18, r24
    8f78:	26 95       	lsr	r18
    8f7a:	26 95       	lsr	r18
    8f7c:	26 95       	lsr	r18
    8f7e:	ce 01       	movw	r24, r28
    8f80:	87 59       	subi	r24, 0x97	; 151
    8f82:	9f 4f       	sbci	r25, 0xFF	; 255
    8f84:	fc 01       	movw	r30, r24
    8f86:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8f88:	ce 01       	movw	r24, r28
    8f8a:	87 59       	subi	r24, 0x97	; 151
    8f8c:	9f 4f       	sbci	r25, 0xFF	; 255
    8f8e:	fc 01       	movw	r30, r24
    8f90:	80 81       	ld	r24, Z
    8f92:	28 2f       	mov	r18, r24
    8f94:	30 e0       	ldi	r19, 0x00	; 0
    8f96:	c9 01       	movw	r24, r18
    8f98:	88 0f       	add	r24, r24
    8f9a:	99 1f       	adc	r25, r25
    8f9c:	82 0f       	add	r24, r18
    8f9e:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8fa0:	80 96       	adiw	r24, 0x20	; 32
    8fa2:	9c 01       	movw	r18, r24
    8fa4:	ce 01       	movw	r24, r28
    8fa6:	86 59       	subi	r24, 0x96	; 150
    8fa8:	9f 4f       	sbci	r25, 0xFF	; 255
    8faa:	fc 01       	movw	r30, r24
    8fac:	31 83       	std	Z+1, r19	; 0x01
    8fae:	20 83       	st	Z, r18
    8fb0:	ce 01       	movw	r24, r28
    8fb2:	84 59       	subi	r24, 0x94	; 148
    8fb4:	9f 4f       	sbci	r25, 0xFF	; 255
    8fb6:	fc 01       	movw	r30, r24
    8fb8:	40 83       	st	Z, r20
    8fba:	ce 01       	movw	r24, r28
    8fbc:	83 59       	subi	r24, 0x93	; 147
    8fbe:	9f 4f       	sbci	r25, 0xFF	; 255
    8fc0:	9e 01       	movw	r18, r28
    8fc2:	2b 59       	subi	r18, 0x9B	; 155
    8fc4:	3f 4f       	sbci	r19, 0xFF	; 255
    8fc6:	f9 01       	movw	r30, r18
    8fc8:	20 81       	ld	r18, Z
    8fca:	31 81       	ldd	r19, Z+1	; 0x01
    8fcc:	fc 01       	movw	r30, r24
    8fce:	31 83       	std	Z+1, r19	; 0x01
    8fd0:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8fd2:	ce 01       	movw	r24, r28
    8fd4:	83 59       	subi	r24, 0x93	; 147
    8fd6:	9f 4f       	sbci	r25, 0xFF	; 255
    8fd8:	fc 01       	movw	r30, r24
    8fda:	80 81       	ld	r24, Z
    8fdc:	91 81       	ldd	r25, Z+1	; 0x01
    8fde:	81 70       	andi	r24, 0x01	; 1
    8fe0:	99 27       	eor	r25, r25
    8fe2:	89 2b       	or	r24, r25
    8fe4:	09 f4       	brne	.+2      	; 0x8fe8 <board_init+0xe2>
    8fe6:	59 c0       	rjmp	.+178    	; 0x909a <board_init+0x194>
		if (flags & IOPORT_INIT_HIGH) {
    8fe8:	ce 01       	movw	r24, r28
    8fea:	83 59       	subi	r24, 0x93	; 147
    8fec:	9f 4f       	sbci	r25, 0xFF	; 255
    8fee:	fc 01       	movw	r30, r24
    8ff0:	80 81       	ld	r24, Z
    8ff2:	91 81       	ldd	r25, Z+1	; 0x01
    8ff4:	82 70       	andi	r24, 0x02	; 2
    8ff6:	99 27       	eor	r25, r25
    8ff8:	89 2b       	or	r24, r25
    8ffa:	d1 f0       	breq	.+52     	; 0x9030 <board_init+0x12a>
			*((uint8_t *)port + 2) |= pin_mask;
    8ffc:	ce 01       	movw	r24, r28
    8ffe:	86 59       	subi	r24, 0x96	; 150
    9000:	9f 4f       	sbci	r25, 0xFF	; 255
    9002:	fc 01       	movw	r30, r24
    9004:	80 81       	ld	r24, Z
    9006:	91 81       	ldd	r25, Z+1	; 0x01
    9008:	02 96       	adiw	r24, 0x02	; 2
    900a:	9e 01       	movw	r18, r28
    900c:	26 59       	subi	r18, 0x96	; 150
    900e:	3f 4f       	sbci	r19, 0xFF	; 255
    9010:	f9 01       	movw	r30, r18
    9012:	20 81       	ld	r18, Z
    9014:	31 81       	ldd	r19, Z+1	; 0x01
    9016:	2e 5f       	subi	r18, 0xFE	; 254
    9018:	3f 4f       	sbci	r19, 0xFF	; 255
    901a:	f9 01       	movw	r30, r18
    901c:	40 81       	ld	r20, Z
    901e:	9e 01       	movw	r18, r28
    9020:	24 59       	subi	r18, 0x94	; 148
    9022:	3f 4f       	sbci	r19, 0xFF	; 255
    9024:	f9 01       	movw	r30, r18
    9026:	20 81       	ld	r18, Z
    9028:	24 2b       	or	r18, r20
    902a:	fc 01       	movw	r30, r24
    902c:	20 83       	st	Z, r18
    902e:	1b c0       	rjmp	.+54     	; 0x9066 <board_init+0x160>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9030:	ce 01       	movw	r24, r28
    9032:	86 59       	subi	r24, 0x96	; 150
    9034:	9f 4f       	sbci	r25, 0xFF	; 255
    9036:	fc 01       	movw	r30, r24
    9038:	80 81       	ld	r24, Z
    903a:	91 81       	ldd	r25, Z+1	; 0x01
    903c:	02 96       	adiw	r24, 0x02	; 2
    903e:	9e 01       	movw	r18, r28
    9040:	26 59       	subi	r18, 0x96	; 150
    9042:	3f 4f       	sbci	r19, 0xFF	; 255
    9044:	f9 01       	movw	r30, r18
    9046:	20 81       	ld	r18, Z
    9048:	31 81       	ldd	r19, Z+1	; 0x01
    904a:	2e 5f       	subi	r18, 0xFE	; 254
    904c:	3f 4f       	sbci	r19, 0xFF	; 255
    904e:	f9 01       	movw	r30, r18
    9050:	20 81       	ld	r18, Z
    9052:	42 2f       	mov	r20, r18
    9054:	9e 01       	movw	r18, r28
    9056:	24 59       	subi	r18, 0x94	; 148
    9058:	3f 4f       	sbci	r19, 0xFF	; 255
    905a:	f9 01       	movw	r30, r18
    905c:	20 81       	ld	r18, Z
    905e:	20 95       	com	r18
    9060:	24 23       	and	r18, r20
    9062:	fc 01       	movw	r30, r24
    9064:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9066:	ce 01       	movw	r24, r28
    9068:	86 59       	subi	r24, 0x96	; 150
    906a:	9f 4f       	sbci	r25, 0xFF	; 255
    906c:	fc 01       	movw	r30, r24
    906e:	80 81       	ld	r24, Z
    9070:	91 81       	ldd	r25, Z+1	; 0x01
    9072:	01 96       	adiw	r24, 0x01	; 1
    9074:	9e 01       	movw	r18, r28
    9076:	26 59       	subi	r18, 0x96	; 150
    9078:	3f 4f       	sbci	r19, 0xFF	; 255
    907a:	f9 01       	movw	r30, r18
    907c:	20 81       	ld	r18, Z
    907e:	31 81       	ldd	r19, Z+1	; 0x01
    9080:	2f 5f       	subi	r18, 0xFF	; 255
    9082:	3f 4f       	sbci	r19, 0xFF	; 255
    9084:	f9 01       	movw	r30, r18
    9086:	40 81       	ld	r20, Z
    9088:	9e 01       	movw	r18, r28
    908a:	24 59       	subi	r18, 0x94	; 148
    908c:	3f 4f       	sbci	r19, 0xFF	; 255
    908e:	f9 01       	movw	r30, r18
    9090:	20 81       	ld	r18, Z
    9092:	24 2b       	or	r18, r20
    9094:	fc 01       	movw	r30, r24
    9096:	20 83       	st	Z, r18
    9098:	5a c0       	rjmp	.+180    	; 0x914e <board_init+0x248>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    909a:	ce 01       	movw	r24, r28
    909c:	86 59       	subi	r24, 0x96	; 150
    909e:	9f 4f       	sbci	r25, 0xFF	; 255
    90a0:	fc 01       	movw	r30, r24
    90a2:	80 81       	ld	r24, Z
    90a4:	91 81       	ldd	r25, Z+1	; 0x01
    90a6:	01 96       	adiw	r24, 0x01	; 1
    90a8:	9e 01       	movw	r18, r28
    90aa:	26 59       	subi	r18, 0x96	; 150
    90ac:	3f 4f       	sbci	r19, 0xFF	; 255
    90ae:	f9 01       	movw	r30, r18
    90b0:	20 81       	ld	r18, Z
    90b2:	31 81       	ldd	r19, Z+1	; 0x01
    90b4:	2f 5f       	subi	r18, 0xFF	; 255
    90b6:	3f 4f       	sbci	r19, 0xFF	; 255
    90b8:	f9 01       	movw	r30, r18
    90ba:	20 81       	ld	r18, Z
    90bc:	42 2f       	mov	r20, r18
    90be:	9e 01       	movw	r18, r28
    90c0:	24 59       	subi	r18, 0x94	; 148
    90c2:	3f 4f       	sbci	r19, 0xFF	; 255
    90c4:	f9 01       	movw	r30, r18
    90c6:	20 81       	ld	r18, Z
    90c8:	20 95       	com	r18
    90ca:	24 23       	and	r18, r20
    90cc:	fc 01       	movw	r30, r24
    90ce:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    90d0:	ce 01       	movw	r24, r28
    90d2:	83 59       	subi	r24, 0x93	; 147
    90d4:	9f 4f       	sbci	r25, 0xFF	; 255
    90d6:	fc 01       	movw	r30, r24
    90d8:	80 81       	ld	r24, Z
    90da:	91 81       	ldd	r25, Z+1	; 0x01
    90dc:	84 70       	andi	r24, 0x04	; 4
    90de:	99 27       	eor	r25, r25
    90e0:	89 2b       	or	r24, r25
    90e2:	d1 f0       	breq	.+52     	; 0x9118 <board_init+0x212>
			*((uint8_t *)port + 2) |= pin_mask;
    90e4:	ce 01       	movw	r24, r28
    90e6:	86 59       	subi	r24, 0x96	; 150
    90e8:	9f 4f       	sbci	r25, 0xFF	; 255
    90ea:	fc 01       	movw	r30, r24
    90ec:	80 81       	ld	r24, Z
    90ee:	91 81       	ldd	r25, Z+1	; 0x01
    90f0:	02 96       	adiw	r24, 0x02	; 2
    90f2:	9e 01       	movw	r18, r28
    90f4:	26 59       	subi	r18, 0x96	; 150
    90f6:	3f 4f       	sbci	r19, 0xFF	; 255
    90f8:	f9 01       	movw	r30, r18
    90fa:	20 81       	ld	r18, Z
    90fc:	31 81       	ldd	r19, Z+1	; 0x01
    90fe:	2e 5f       	subi	r18, 0xFE	; 254
    9100:	3f 4f       	sbci	r19, 0xFF	; 255
    9102:	f9 01       	movw	r30, r18
    9104:	40 81       	ld	r20, Z
    9106:	9e 01       	movw	r18, r28
    9108:	24 59       	subi	r18, 0x94	; 148
    910a:	3f 4f       	sbci	r19, 0xFF	; 255
    910c:	f9 01       	movw	r30, r18
    910e:	20 81       	ld	r18, Z
    9110:	24 2b       	or	r18, r20
    9112:	fc 01       	movw	r30, r24
    9114:	20 83       	st	Z, r18
    9116:	1b c0       	rjmp	.+54     	; 0x914e <board_init+0x248>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9118:	ce 01       	movw	r24, r28
    911a:	86 59       	subi	r24, 0x96	; 150
    911c:	9f 4f       	sbci	r25, 0xFF	; 255
    911e:	fc 01       	movw	r30, r24
    9120:	80 81       	ld	r24, Z
    9122:	91 81       	ldd	r25, Z+1	; 0x01
    9124:	02 96       	adiw	r24, 0x02	; 2
    9126:	9e 01       	movw	r18, r28
    9128:	26 59       	subi	r18, 0x96	; 150
    912a:	3f 4f       	sbci	r19, 0xFF	; 255
    912c:	f9 01       	movw	r30, r18
    912e:	20 81       	ld	r18, Z
    9130:	31 81       	ldd	r19, Z+1	; 0x01
    9132:	2e 5f       	subi	r18, 0xFE	; 254
    9134:	3f 4f       	sbci	r19, 0xFF	; 255
    9136:	f9 01       	movw	r30, r18
    9138:	20 81       	ld	r18, Z
    913a:	42 2f       	mov	r20, r18
    913c:	9e 01       	movw	r18, r28
    913e:	24 59       	subi	r18, 0x94	; 148
    9140:	3f 4f       	sbci	r19, 0xFF	; 255
    9142:	f9 01       	movw	r30, r18
    9144:	20 81       	ld	r18, Z
    9146:	20 95       	com	r18
    9148:	24 23       	and	r18, r20
    914a:	fc 01       	movw	r30, r24
    914c:	20 83       	st	Z, r18
    914e:	84 e2       	ldi	r24, 0x24	; 36
    9150:	8a 83       	std	Y+2, r24	; 0x02
    9152:	ce 01       	movw	r24, r28
    9154:	85 5a       	subi	r24, 0xA5	; 165
    9156:	9f 4f       	sbci	r25, 0xFF	; 255
    9158:	23 e0       	ldi	r18, 0x03	; 3
    915a:	30 e0       	ldi	r19, 0x00	; 0
    915c:	fc 01       	movw	r30, r24
    915e:	31 83       	std	Z+1, r19	; 0x01
    9160:	20 83       	st	Z, r18
    9162:	ce 01       	movw	r24, r28
    9164:	83 5a       	subi	r24, 0xA3	; 163
    9166:	9f 4f       	sbci	r25, 0xFF	; 255
    9168:	2a 81       	ldd	r18, Y+2	; 0x02
    916a:	fc 01       	movw	r30, r24
    916c:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    916e:	ce 01       	movw	r24, r28
    9170:	83 5a       	subi	r24, 0xA3	; 163
    9172:	9f 4f       	sbci	r25, 0xFF	; 255
    9174:	fc 01       	movw	r30, r24
    9176:	80 81       	ld	r24, Z
    9178:	88 2f       	mov	r24, r24
    917a:	90 e0       	ldi	r25, 0x00	; 0
    917c:	9c 01       	movw	r18, r24
    917e:	27 70       	andi	r18, 0x07	; 7
    9180:	33 27       	eor	r19, r19
    9182:	81 e0       	ldi	r24, 0x01	; 1
    9184:	90 e0       	ldi	r25, 0x00	; 0
    9186:	02 c0       	rjmp	.+4      	; 0x918c <board_init+0x286>
    9188:	88 0f       	add	r24, r24
    918a:	99 1f       	adc	r25, r25
    918c:	2a 95       	dec	r18
    918e:	e2 f7       	brpl	.-8      	; 0x9188 <board_init+0x282>
    9190:	48 2f       	mov	r20, r24
    9192:	ce 01       	movw	r24, r28
    9194:	82 5a       	subi	r24, 0xA2	; 162
    9196:	9f 4f       	sbci	r25, 0xFF	; 255
    9198:	2a 81       	ldd	r18, Y+2	; 0x02
    919a:	fc 01       	movw	r30, r24
    919c:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    919e:	ce 01       	movw	r24, r28
    91a0:	82 5a       	subi	r24, 0xA2	; 162
    91a2:	9f 4f       	sbci	r25, 0xFF	; 255
    91a4:	fc 01       	movw	r30, r24
    91a6:	80 81       	ld	r24, Z
    91a8:	28 2f       	mov	r18, r24
    91aa:	26 95       	lsr	r18
    91ac:	26 95       	lsr	r18
    91ae:	26 95       	lsr	r18
    91b0:	ce 01       	movw	r24, r28
    91b2:	81 5a       	subi	r24, 0xA1	; 161
    91b4:	9f 4f       	sbci	r25, 0xFF	; 255
    91b6:	fc 01       	movw	r30, r24
    91b8:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    91ba:	ce 01       	movw	r24, r28
    91bc:	81 5a       	subi	r24, 0xA1	; 161
    91be:	9f 4f       	sbci	r25, 0xFF	; 255
    91c0:	fc 01       	movw	r30, r24
    91c2:	80 81       	ld	r24, Z
    91c4:	28 2f       	mov	r18, r24
    91c6:	30 e0       	ldi	r19, 0x00	; 0
    91c8:	c9 01       	movw	r24, r18
    91ca:	88 0f       	add	r24, r24
    91cc:	99 1f       	adc	r25, r25
    91ce:	82 0f       	add	r24, r18
    91d0:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    91d2:	80 96       	adiw	r24, 0x20	; 32
    91d4:	9c 01       	movw	r18, r24
    91d6:	ce 01       	movw	r24, r28
    91d8:	80 5a       	subi	r24, 0xA0	; 160
    91da:	9f 4f       	sbci	r25, 0xFF	; 255
    91dc:	fc 01       	movw	r30, r24
    91de:	31 83       	std	Z+1, r19	; 0x01
    91e0:	20 83       	st	Z, r18
    91e2:	ce 01       	movw	r24, r28
    91e4:	8e 59       	subi	r24, 0x9E	; 158
    91e6:	9f 4f       	sbci	r25, 0xFF	; 255
    91e8:	fc 01       	movw	r30, r24
    91ea:	40 83       	st	Z, r20
    91ec:	ce 01       	movw	r24, r28
    91ee:	8d 59       	subi	r24, 0x9D	; 157
    91f0:	9f 4f       	sbci	r25, 0xFF	; 255
    91f2:	9e 01       	movw	r18, r28
    91f4:	25 5a       	subi	r18, 0xA5	; 165
    91f6:	3f 4f       	sbci	r19, 0xFF	; 255
    91f8:	f9 01       	movw	r30, r18
    91fa:	20 81       	ld	r18, Z
    91fc:	31 81       	ldd	r19, Z+1	; 0x01
    91fe:	fc 01       	movw	r30, r24
    9200:	31 83       	std	Z+1, r19	; 0x01
    9202:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9204:	ce 01       	movw	r24, r28
    9206:	8d 59       	subi	r24, 0x9D	; 157
    9208:	9f 4f       	sbci	r25, 0xFF	; 255
    920a:	fc 01       	movw	r30, r24
    920c:	80 81       	ld	r24, Z
    920e:	91 81       	ldd	r25, Z+1	; 0x01
    9210:	81 70       	andi	r24, 0x01	; 1
    9212:	99 27       	eor	r25, r25
    9214:	89 2b       	or	r24, r25
    9216:	09 f4       	brne	.+2      	; 0x921a <board_init+0x314>
    9218:	59 c0       	rjmp	.+178    	; 0x92cc <board_init+0x3c6>
		if (flags & IOPORT_INIT_HIGH) {
    921a:	ce 01       	movw	r24, r28
    921c:	8d 59       	subi	r24, 0x9D	; 157
    921e:	9f 4f       	sbci	r25, 0xFF	; 255
    9220:	fc 01       	movw	r30, r24
    9222:	80 81       	ld	r24, Z
    9224:	91 81       	ldd	r25, Z+1	; 0x01
    9226:	82 70       	andi	r24, 0x02	; 2
    9228:	99 27       	eor	r25, r25
    922a:	89 2b       	or	r24, r25
    922c:	d1 f0       	breq	.+52     	; 0x9262 <board_init+0x35c>
			*((uint8_t *)port + 2) |= pin_mask;
    922e:	ce 01       	movw	r24, r28
    9230:	80 5a       	subi	r24, 0xA0	; 160
    9232:	9f 4f       	sbci	r25, 0xFF	; 255
    9234:	fc 01       	movw	r30, r24
    9236:	80 81       	ld	r24, Z
    9238:	91 81       	ldd	r25, Z+1	; 0x01
    923a:	02 96       	adiw	r24, 0x02	; 2
    923c:	9e 01       	movw	r18, r28
    923e:	20 5a       	subi	r18, 0xA0	; 160
    9240:	3f 4f       	sbci	r19, 0xFF	; 255
    9242:	f9 01       	movw	r30, r18
    9244:	20 81       	ld	r18, Z
    9246:	31 81       	ldd	r19, Z+1	; 0x01
    9248:	2e 5f       	subi	r18, 0xFE	; 254
    924a:	3f 4f       	sbci	r19, 0xFF	; 255
    924c:	f9 01       	movw	r30, r18
    924e:	40 81       	ld	r20, Z
    9250:	9e 01       	movw	r18, r28
    9252:	2e 59       	subi	r18, 0x9E	; 158
    9254:	3f 4f       	sbci	r19, 0xFF	; 255
    9256:	f9 01       	movw	r30, r18
    9258:	20 81       	ld	r18, Z
    925a:	24 2b       	or	r18, r20
    925c:	fc 01       	movw	r30, r24
    925e:	20 83       	st	Z, r18
    9260:	1b c0       	rjmp	.+54     	; 0x9298 <board_init+0x392>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9262:	ce 01       	movw	r24, r28
    9264:	80 5a       	subi	r24, 0xA0	; 160
    9266:	9f 4f       	sbci	r25, 0xFF	; 255
    9268:	fc 01       	movw	r30, r24
    926a:	80 81       	ld	r24, Z
    926c:	91 81       	ldd	r25, Z+1	; 0x01
    926e:	02 96       	adiw	r24, 0x02	; 2
    9270:	9e 01       	movw	r18, r28
    9272:	20 5a       	subi	r18, 0xA0	; 160
    9274:	3f 4f       	sbci	r19, 0xFF	; 255
    9276:	f9 01       	movw	r30, r18
    9278:	20 81       	ld	r18, Z
    927a:	31 81       	ldd	r19, Z+1	; 0x01
    927c:	2e 5f       	subi	r18, 0xFE	; 254
    927e:	3f 4f       	sbci	r19, 0xFF	; 255
    9280:	f9 01       	movw	r30, r18
    9282:	20 81       	ld	r18, Z
    9284:	42 2f       	mov	r20, r18
    9286:	9e 01       	movw	r18, r28
    9288:	2e 59       	subi	r18, 0x9E	; 158
    928a:	3f 4f       	sbci	r19, 0xFF	; 255
    928c:	f9 01       	movw	r30, r18
    928e:	20 81       	ld	r18, Z
    9290:	20 95       	com	r18
    9292:	24 23       	and	r18, r20
    9294:	fc 01       	movw	r30, r24
    9296:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9298:	ce 01       	movw	r24, r28
    929a:	80 5a       	subi	r24, 0xA0	; 160
    929c:	9f 4f       	sbci	r25, 0xFF	; 255
    929e:	fc 01       	movw	r30, r24
    92a0:	80 81       	ld	r24, Z
    92a2:	91 81       	ldd	r25, Z+1	; 0x01
    92a4:	01 96       	adiw	r24, 0x01	; 1
    92a6:	9e 01       	movw	r18, r28
    92a8:	20 5a       	subi	r18, 0xA0	; 160
    92aa:	3f 4f       	sbci	r19, 0xFF	; 255
    92ac:	f9 01       	movw	r30, r18
    92ae:	20 81       	ld	r18, Z
    92b0:	31 81       	ldd	r19, Z+1	; 0x01
    92b2:	2f 5f       	subi	r18, 0xFF	; 255
    92b4:	3f 4f       	sbci	r19, 0xFF	; 255
    92b6:	f9 01       	movw	r30, r18
    92b8:	40 81       	ld	r20, Z
    92ba:	9e 01       	movw	r18, r28
    92bc:	2e 59       	subi	r18, 0x9E	; 158
    92be:	3f 4f       	sbci	r19, 0xFF	; 255
    92c0:	f9 01       	movw	r30, r18
    92c2:	20 81       	ld	r18, Z
    92c4:	24 2b       	or	r18, r20
    92c6:	fc 01       	movw	r30, r24
    92c8:	20 83       	st	Z, r18
    92ca:	5a c0       	rjmp	.+180    	; 0x9380 <board_init+0x47a>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    92cc:	ce 01       	movw	r24, r28
    92ce:	80 5a       	subi	r24, 0xA0	; 160
    92d0:	9f 4f       	sbci	r25, 0xFF	; 255
    92d2:	fc 01       	movw	r30, r24
    92d4:	80 81       	ld	r24, Z
    92d6:	91 81       	ldd	r25, Z+1	; 0x01
    92d8:	01 96       	adiw	r24, 0x01	; 1
    92da:	9e 01       	movw	r18, r28
    92dc:	20 5a       	subi	r18, 0xA0	; 160
    92de:	3f 4f       	sbci	r19, 0xFF	; 255
    92e0:	f9 01       	movw	r30, r18
    92e2:	20 81       	ld	r18, Z
    92e4:	31 81       	ldd	r19, Z+1	; 0x01
    92e6:	2f 5f       	subi	r18, 0xFF	; 255
    92e8:	3f 4f       	sbci	r19, 0xFF	; 255
    92ea:	f9 01       	movw	r30, r18
    92ec:	20 81       	ld	r18, Z
    92ee:	42 2f       	mov	r20, r18
    92f0:	9e 01       	movw	r18, r28
    92f2:	2e 59       	subi	r18, 0x9E	; 158
    92f4:	3f 4f       	sbci	r19, 0xFF	; 255
    92f6:	f9 01       	movw	r30, r18
    92f8:	20 81       	ld	r18, Z
    92fa:	20 95       	com	r18
    92fc:	24 23       	and	r18, r20
    92fe:	fc 01       	movw	r30, r24
    9300:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9302:	ce 01       	movw	r24, r28
    9304:	8d 59       	subi	r24, 0x9D	; 157
    9306:	9f 4f       	sbci	r25, 0xFF	; 255
    9308:	fc 01       	movw	r30, r24
    930a:	80 81       	ld	r24, Z
    930c:	91 81       	ldd	r25, Z+1	; 0x01
    930e:	84 70       	andi	r24, 0x04	; 4
    9310:	99 27       	eor	r25, r25
    9312:	89 2b       	or	r24, r25
    9314:	d1 f0       	breq	.+52     	; 0x934a <board_init+0x444>
			*((uint8_t *)port + 2) |= pin_mask;
    9316:	ce 01       	movw	r24, r28
    9318:	80 5a       	subi	r24, 0xA0	; 160
    931a:	9f 4f       	sbci	r25, 0xFF	; 255
    931c:	fc 01       	movw	r30, r24
    931e:	80 81       	ld	r24, Z
    9320:	91 81       	ldd	r25, Z+1	; 0x01
    9322:	02 96       	adiw	r24, 0x02	; 2
    9324:	9e 01       	movw	r18, r28
    9326:	20 5a       	subi	r18, 0xA0	; 160
    9328:	3f 4f       	sbci	r19, 0xFF	; 255
    932a:	f9 01       	movw	r30, r18
    932c:	20 81       	ld	r18, Z
    932e:	31 81       	ldd	r19, Z+1	; 0x01
    9330:	2e 5f       	subi	r18, 0xFE	; 254
    9332:	3f 4f       	sbci	r19, 0xFF	; 255
    9334:	f9 01       	movw	r30, r18
    9336:	40 81       	ld	r20, Z
    9338:	9e 01       	movw	r18, r28
    933a:	2e 59       	subi	r18, 0x9E	; 158
    933c:	3f 4f       	sbci	r19, 0xFF	; 255
    933e:	f9 01       	movw	r30, r18
    9340:	20 81       	ld	r18, Z
    9342:	24 2b       	or	r18, r20
    9344:	fc 01       	movw	r30, r24
    9346:	20 83       	st	Z, r18
    9348:	1b c0       	rjmp	.+54     	; 0x9380 <board_init+0x47a>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    934a:	ce 01       	movw	r24, r28
    934c:	80 5a       	subi	r24, 0xA0	; 160
    934e:	9f 4f       	sbci	r25, 0xFF	; 255
    9350:	fc 01       	movw	r30, r24
    9352:	80 81       	ld	r24, Z
    9354:	91 81       	ldd	r25, Z+1	; 0x01
    9356:	02 96       	adiw	r24, 0x02	; 2
    9358:	9e 01       	movw	r18, r28
    935a:	20 5a       	subi	r18, 0xA0	; 160
    935c:	3f 4f       	sbci	r19, 0xFF	; 255
    935e:	f9 01       	movw	r30, r18
    9360:	20 81       	ld	r18, Z
    9362:	31 81       	ldd	r19, Z+1	; 0x01
    9364:	2e 5f       	subi	r18, 0xFE	; 254
    9366:	3f 4f       	sbci	r19, 0xFF	; 255
    9368:	f9 01       	movw	r30, r18
    936a:	20 81       	ld	r18, Z
    936c:	42 2f       	mov	r20, r18
    936e:	9e 01       	movw	r18, r28
    9370:	2e 59       	subi	r18, 0x9E	; 158
    9372:	3f 4f       	sbci	r19, 0xFF	; 255
    9374:	f9 01       	movw	r30, r18
    9376:	20 81       	ld	r18, Z
    9378:	20 95       	com	r18
    937a:	24 23       	and	r18, r20
    937c:	fc 01       	movw	r30, r24
    937e:	20 83       	st	Z, r18
    9380:	85 e2       	ldi	r24, 0x25	; 37
    9382:	8b 83       	std	Y+3, r24	; 0x03
    9384:	ce 01       	movw	r24, r28
    9386:	8f 5a       	subi	r24, 0xAF	; 175
    9388:	9f 4f       	sbci	r25, 0xFF	; 255
    938a:	23 e0       	ldi	r18, 0x03	; 3
    938c:	30 e0       	ldi	r19, 0x00	; 0
    938e:	fc 01       	movw	r30, r24
    9390:	31 83       	std	Z+1, r19	; 0x01
    9392:	20 83       	st	Z, r18
    9394:	ce 01       	movw	r24, r28
    9396:	8d 5a       	subi	r24, 0xAD	; 173
    9398:	9f 4f       	sbci	r25, 0xFF	; 255
    939a:	2b 81       	ldd	r18, Y+3	; 0x03
    939c:	fc 01       	movw	r30, r24
    939e:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    93a0:	ce 01       	movw	r24, r28
    93a2:	8d 5a       	subi	r24, 0xAD	; 173
    93a4:	9f 4f       	sbci	r25, 0xFF	; 255
    93a6:	fc 01       	movw	r30, r24
    93a8:	80 81       	ld	r24, Z
    93aa:	88 2f       	mov	r24, r24
    93ac:	90 e0       	ldi	r25, 0x00	; 0
    93ae:	9c 01       	movw	r18, r24
    93b0:	27 70       	andi	r18, 0x07	; 7
    93b2:	33 27       	eor	r19, r19
    93b4:	81 e0       	ldi	r24, 0x01	; 1
    93b6:	90 e0       	ldi	r25, 0x00	; 0
    93b8:	02 c0       	rjmp	.+4      	; 0x93be <board_init+0x4b8>
    93ba:	88 0f       	add	r24, r24
    93bc:	99 1f       	adc	r25, r25
    93be:	2a 95       	dec	r18
    93c0:	e2 f7       	brpl	.-8      	; 0x93ba <board_init+0x4b4>
    93c2:	48 2f       	mov	r20, r24
    93c4:	ce 01       	movw	r24, r28
    93c6:	8c 5a       	subi	r24, 0xAC	; 172
    93c8:	9f 4f       	sbci	r25, 0xFF	; 255
    93ca:	2b 81       	ldd	r18, Y+3	; 0x03
    93cc:	fc 01       	movw	r30, r24
    93ce:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    93d0:	ce 01       	movw	r24, r28
    93d2:	8c 5a       	subi	r24, 0xAC	; 172
    93d4:	9f 4f       	sbci	r25, 0xFF	; 255
    93d6:	fc 01       	movw	r30, r24
    93d8:	80 81       	ld	r24, Z
    93da:	28 2f       	mov	r18, r24
    93dc:	26 95       	lsr	r18
    93de:	26 95       	lsr	r18
    93e0:	26 95       	lsr	r18
    93e2:	ce 01       	movw	r24, r28
    93e4:	8b 5a       	subi	r24, 0xAB	; 171
    93e6:	9f 4f       	sbci	r25, 0xFF	; 255
    93e8:	fc 01       	movw	r30, r24
    93ea:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    93ec:	ce 01       	movw	r24, r28
    93ee:	8b 5a       	subi	r24, 0xAB	; 171
    93f0:	9f 4f       	sbci	r25, 0xFF	; 255
    93f2:	fc 01       	movw	r30, r24
    93f4:	80 81       	ld	r24, Z
    93f6:	28 2f       	mov	r18, r24
    93f8:	30 e0       	ldi	r19, 0x00	; 0
    93fa:	c9 01       	movw	r24, r18
    93fc:	88 0f       	add	r24, r24
    93fe:	99 1f       	adc	r25, r25
    9400:	82 0f       	add	r24, r18
    9402:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9404:	80 96       	adiw	r24, 0x20	; 32
    9406:	9c 01       	movw	r18, r24
    9408:	ce 01       	movw	r24, r28
    940a:	8a 5a       	subi	r24, 0xAA	; 170
    940c:	9f 4f       	sbci	r25, 0xFF	; 255
    940e:	fc 01       	movw	r30, r24
    9410:	31 83       	std	Z+1, r19	; 0x01
    9412:	20 83       	st	Z, r18
    9414:	ce 01       	movw	r24, r28
    9416:	88 5a       	subi	r24, 0xA8	; 168
    9418:	9f 4f       	sbci	r25, 0xFF	; 255
    941a:	fc 01       	movw	r30, r24
    941c:	40 83       	st	Z, r20
    941e:	ce 01       	movw	r24, r28
    9420:	87 5a       	subi	r24, 0xA7	; 167
    9422:	9f 4f       	sbci	r25, 0xFF	; 255
    9424:	9e 01       	movw	r18, r28
    9426:	2f 5a       	subi	r18, 0xAF	; 175
    9428:	3f 4f       	sbci	r19, 0xFF	; 255
    942a:	f9 01       	movw	r30, r18
    942c:	20 81       	ld	r18, Z
    942e:	31 81       	ldd	r19, Z+1	; 0x01
    9430:	fc 01       	movw	r30, r24
    9432:	31 83       	std	Z+1, r19	; 0x01
    9434:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9436:	ce 01       	movw	r24, r28
    9438:	87 5a       	subi	r24, 0xA7	; 167
    943a:	9f 4f       	sbci	r25, 0xFF	; 255
    943c:	fc 01       	movw	r30, r24
    943e:	80 81       	ld	r24, Z
    9440:	91 81       	ldd	r25, Z+1	; 0x01
    9442:	81 70       	andi	r24, 0x01	; 1
    9444:	99 27       	eor	r25, r25
    9446:	89 2b       	or	r24, r25
    9448:	09 f4       	brne	.+2      	; 0x944c <board_init+0x546>
    944a:	59 c0       	rjmp	.+178    	; 0x94fe <board_init+0x5f8>
		if (flags & IOPORT_INIT_HIGH) {
    944c:	ce 01       	movw	r24, r28
    944e:	87 5a       	subi	r24, 0xA7	; 167
    9450:	9f 4f       	sbci	r25, 0xFF	; 255
    9452:	fc 01       	movw	r30, r24
    9454:	80 81       	ld	r24, Z
    9456:	91 81       	ldd	r25, Z+1	; 0x01
    9458:	82 70       	andi	r24, 0x02	; 2
    945a:	99 27       	eor	r25, r25
    945c:	89 2b       	or	r24, r25
    945e:	d1 f0       	breq	.+52     	; 0x9494 <board_init+0x58e>
			*((uint8_t *)port + 2) |= pin_mask;
    9460:	ce 01       	movw	r24, r28
    9462:	8a 5a       	subi	r24, 0xAA	; 170
    9464:	9f 4f       	sbci	r25, 0xFF	; 255
    9466:	fc 01       	movw	r30, r24
    9468:	80 81       	ld	r24, Z
    946a:	91 81       	ldd	r25, Z+1	; 0x01
    946c:	02 96       	adiw	r24, 0x02	; 2
    946e:	9e 01       	movw	r18, r28
    9470:	2a 5a       	subi	r18, 0xAA	; 170
    9472:	3f 4f       	sbci	r19, 0xFF	; 255
    9474:	f9 01       	movw	r30, r18
    9476:	20 81       	ld	r18, Z
    9478:	31 81       	ldd	r19, Z+1	; 0x01
    947a:	2e 5f       	subi	r18, 0xFE	; 254
    947c:	3f 4f       	sbci	r19, 0xFF	; 255
    947e:	f9 01       	movw	r30, r18
    9480:	40 81       	ld	r20, Z
    9482:	9e 01       	movw	r18, r28
    9484:	28 5a       	subi	r18, 0xA8	; 168
    9486:	3f 4f       	sbci	r19, 0xFF	; 255
    9488:	f9 01       	movw	r30, r18
    948a:	20 81       	ld	r18, Z
    948c:	24 2b       	or	r18, r20
    948e:	fc 01       	movw	r30, r24
    9490:	20 83       	st	Z, r18
    9492:	1b c0       	rjmp	.+54     	; 0x94ca <board_init+0x5c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9494:	ce 01       	movw	r24, r28
    9496:	8a 5a       	subi	r24, 0xAA	; 170
    9498:	9f 4f       	sbci	r25, 0xFF	; 255
    949a:	fc 01       	movw	r30, r24
    949c:	80 81       	ld	r24, Z
    949e:	91 81       	ldd	r25, Z+1	; 0x01
    94a0:	02 96       	adiw	r24, 0x02	; 2
    94a2:	9e 01       	movw	r18, r28
    94a4:	2a 5a       	subi	r18, 0xAA	; 170
    94a6:	3f 4f       	sbci	r19, 0xFF	; 255
    94a8:	f9 01       	movw	r30, r18
    94aa:	20 81       	ld	r18, Z
    94ac:	31 81       	ldd	r19, Z+1	; 0x01
    94ae:	2e 5f       	subi	r18, 0xFE	; 254
    94b0:	3f 4f       	sbci	r19, 0xFF	; 255
    94b2:	f9 01       	movw	r30, r18
    94b4:	20 81       	ld	r18, Z
    94b6:	42 2f       	mov	r20, r18
    94b8:	9e 01       	movw	r18, r28
    94ba:	28 5a       	subi	r18, 0xA8	; 168
    94bc:	3f 4f       	sbci	r19, 0xFF	; 255
    94be:	f9 01       	movw	r30, r18
    94c0:	20 81       	ld	r18, Z
    94c2:	20 95       	com	r18
    94c4:	24 23       	and	r18, r20
    94c6:	fc 01       	movw	r30, r24
    94c8:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    94ca:	ce 01       	movw	r24, r28
    94cc:	8a 5a       	subi	r24, 0xAA	; 170
    94ce:	9f 4f       	sbci	r25, 0xFF	; 255
    94d0:	fc 01       	movw	r30, r24
    94d2:	80 81       	ld	r24, Z
    94d4:	91 81       	ldd	r25, Z+1	; 0x01
    94d6:	01 96       	adiw	r24, 0x01	; 1
    94d8:	9e 01       	movw	r18, r28
    94da:	2a 5a       	subi	r18, 0xAA	; 170
    94dc:	3f 4f       	sbci	r19, 0xFF	; 255
    94de:	f9 01       	movw	r30, r18
    94e0:	20 81       	ld	r18, Z
    94e2:	31 81       	ldd	r19, Z+1	; 0x01
    94e4:	2f 5f       	subi	r18, 0xFF	; 255
    94e6:	3f 4f       	sbci	r19, 0xFF	; 255
    94e8:	f9 01       	movw	r30, r18
    94ea:	40 81       	ld	r20, Z
    94ec:	9e 01       	movw	r18, r28
    94ee:	28 5a       	subi	r18, 0xA8	; 168
    94f0:	3f 4f       	sbci	r19, 0xFF	; 255
    94f2:	f9 01       	movw	r30, r18
    94f4:	20 81       	ld	r18, Z
    94f6:	24 2b       	or	r18, r20
    94f8:	fc 01       	movw	r30, r24
    94fa:	20 83       	st	Z, r18
    94fc:	5a c0       	rjmp	.+180    	; 0x95b2 <board_init+0x6ac>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    94fe:	ce 01       	movw	r24, r28
    9500:	8a 5a       	subi	r24, 0xAA	; 170
    9502:	9f 4f       	sbci	r25, 0xFF	; 255
    9504:	fc 01       	movw	r30, r24
    9506:	80 81       	ld	r24, Z
    9508:	91 81       	ldd	r25, Z+1	; 0x01
    950a:	01 96       	adiw	r24, 0x01	; 1
    950c:	9e 01       	movw	r18, r28
    950e:	2a 5a       	subi	r18, 0xAA	; 170
    9510:	3f 4f       	sbci	r19, 0xFF	; 255
    9512:	f9 01       	movw	r30, r18
    9514:	20 81       	ld	r18, Z
    9516:	31 81       	ldd	r19, Z+1	; 0x01
    9518:	2f 5f       	subi	r18, 0xFF	; 255
    951a:	3f 4f       	sbci	r19, 0xFF	; 255
    951c:	f9 01       	movw	r30, r18
    951e:	20 81       	ld	r18, Z
    9520:	42 2f       	mov	r20, r18
    9522:	9e 01       	movw	r18, r28
    9524:	28 5a       	subi	r18, 0xA8	; 168
    9526:	3f 4f       	sbci	r19, 0xFF	; 255
    9528:	f9 01       	movw	r30, r18
    952a:	20 81       	ld	r18, Z
    952c:	20 95       	com	r18
    952e:	24 23       	and	r18, r20
    9530:	fc 01       	movw	r30, r24
    9532:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9534:	ce 01       	movw	r24, r28
    9536:	87 5a       	subi	r24, 0xA7	; 167
    9538:	9f 4f       	sbci	r25, 0xFF	; 255
    953a:	fc 01       	movw	r30, r24
    953c:	80 81       	ld	r24, Z
    953e:	91 81       	ldd	r25, Z+1	; 0x01
    9540:	84 70       	andi	r24, 0x04	; 4
    9542:	99 27       	eor	r25, r25
    9544:	89 2b       	or	r24, r25
    9546:	d1 f0       	breq	.+52     	; 0x957c <board_init+0x676>
			*((uint8_t *)port + 2) |= pin_mask;
    9548:	ce 01       	movw	r24, r28
    954a:	8a 5a       	subi	r24, 0xAA	; 170
    954c:	9f 4f       	sbci	r25, 0xFF	; 255
    954e:	fc 01       	movw	r30, r24
    9550:	80 81       	ld	r24, Z
    9552:	91 81       	ldd	r25, Z+1	; 0x01
    9554:	02 96       	adiw	r24, 0x02	; 2
    9556:	9e 01       	movw	r18, r28
    9558:	2a 5a       	subi	r18, 0xAA	; 170
    955a:	3f 4f       	sbci	r19, 0xFF	; 255
    955c:	f9 01       	movw	r30, r18
    955e:	20 81       	ld	r18, Z
    9560:	31 81       	ldd	r19, Z+1	; 0x01
    9562:	2e 5f       	subi	r18, 0xFE	; 254
    9564:	3f 4f       	sbci	r19, 0xFF	; 255
    9566:	f9 01       	movw	r30, r18
    9568:	40 81       	ld	r20, Z
    956a:	9e 01       	movw	r18, r28
    956c:	28 5a       	subi	r18, 0xA8	; 168
    956e:	3f 4f       	sbci	r19, 0xFF	; 255
    9570:	f9 01       	movw	r30, r18
    9572:	20 81       	ld	r18, Z
    9574:	24 2b       	or	r18, r20
    9576:	fc 01       	movw	r30, r24
    9578:	20 83       	st	Z, r18
    957a:	1b c0       	rjmp	.+54     	; 0x95b2 <board_init+0x6ac>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    957c:	ce 01       	movw	r24, r28
    957e:	8a 5a       	subi	r24, 0xAA	; 170
    9580:	9f 4f       	sbci	r25, 0xFF	; 255
    9582:	fc 01       	movw	r30, r24
    9584:	80 81       	ld	r24, Z
    9586:	91 81       	ldd	r25, Z+1	; 0x01
    9588:	02 96       	adiw	r24, 0x02	; 2
    958a:	9e 01       	movw	r18, r28
    958c:	2a 5a       	subi	r18, 0xAA	; 170
    958e:	3f 4f       	sbci	r19, 0xFF	; 255
    9590:	f9 01       	movw	r30, r18
    9592:	20 81       	ld	r18, Z
    9594:	31 81       	ldd	r19, Z+1	; 0x01
    9596:	2e 5f       	subi	r18, 0xFE	; 254
    9598:	3f 4f       	sbci	r19, 0xFF	; 255
    959a:	f9 01       	movw	r30, r18
    959c:	20 81       	ld	r18, Z
    959e:	42 2f       	mov	r20, r18
    95a0:	9e 01       	movw	r18, r28
    95a2:	28 5a       	subi	r18, 0xA8	; 168
    95a4:	3f 4f       	sbci	r19, 0xFF	; 255
    95a6:	f9 01       	movw	r30, r18
    95a8:	20 81       	ld	r18, Z
    95aa:	20 95       	com	r18
    95ac:	24 23       	and	r18, r20
    95ae:	fc 01       	movw	r30, r24
    95b0:	20 83       	st	Z, r18
    95b2:	8e e0       	ldi	r24, 0x0E	; 14
    95b4:	8c 83       	std	Y+4, r24	; 0x04
    95b6:	ce 01       	movw	r24, r28
    95b8:	89 5b       	subi	r24, 0xB9	; 185
    95ba:	9f 4f       	sbci	r25, 0xFF	; 255
    95bc:	24 e0       	ldi	r18, 0x04	; 4
    95be:	30 e0       	ldi	r19, 0x00	; 0
    95c0:	fc 01       	movw	r30, r24
    95c2:	31 83       	std	Z+1, r19	; 0x01
    95c4:	20 83       	st	Z, r18
    95c6:	ce 01       	movw	r24, r28
    95c8:	87 5b       	subi	r24, 0xB7	; 183
    95ca:	9f 4f       	sbci	r25, 0xFF	; 255
    95cc:	2c 81       	ldd	r18, Y+4	; 0x04
    95ce:	fc 01       	movw	r30, r24
    95d0:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    95d2:	ce 01       	movw	r24, r28
    95d4:	87 5b       	subi	r24, 0xB7	; 183
    95d6:	9f 4f       	sbci	r25, 0xFF	; 255
    95d8:	fc 01       	movw	r30, r24
    95da:	80 81       	ld	r24, Z
    95dc:	88 2f       	mov	r24, r24
    95de:	90 e0       	ldi	r25, 0x00	; 0
    95e0:	9c 01       	movw	r18, r24
    95e2:	27 70       	andi	r18, 0x07	; 7
    95e4:	33 27       	eor	r19, r19
    95e6:	81 e0       	ldi	r24, 0x01	; 1
    95e8:	90 e0       	ldi	r25, 0x00	; 0
    95ea:	02 c0       	rjmp	.+4      	; 0x95f0 <board_init+0x6ea>
    95ec:	88 0f       	add	r24, r24
    95ee:	99 1f       	adc	r25, r25
    95f0:	2a 95       	dec	r18
    95f2:	e2 f7       	brpl	.-8      	; 0x95ec <board_init+0x6e6>
    95f4:	48 2f       	mov	r20, r24
    95f6:	ce 01       	movw	r24, r28
    95f8:	86 5b       	subi	r24, 0xB6	; 182
    95fa:	9f 4f       	sbci	r25, 0xFF	; 255
    95fc:	2c 81       	ldd	r18, Y+4	; 0x04
    95fe:	fc 01       	movw	r30, r24
    9600:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9602:	ce 01       	movw	r24, r28
    9604:	86 5b       	subi	r24, 0xB6	; 182
    9606:	9f 4f       	sbci	r25, 0xFF	; 255
    9608:	fc 01       	movw	r30, r24
    960a:	80 81       	ld	r24, Z
    960c:	28 2f       	mov	r18, r24
    960e:	26 95       	lsr	r18
    9610:	26 95       	lsr	r18
    9612:	26 95       	lsr	r18
    9614:	ce 01       	movw	r24, r28
    9616:	85 5b       	subi	r24, 0xB5	; 181
    9618:	9f 4f       	sbci	r25, 0xFF	; 255
    961a:	fc 01       	movw	r30, r24
    961c:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    961e:	ce 01       	movw	r24, r28
    9620:	85 5b       	subi	r24, 0xB5	; 181
    9622:	9f 4f       	sbci	r25, 0xFF	; 255
    9624:	fc 01       	movw	r30, r24
    9626:	80 81       	ld	r24, Z
    9628:	28 2f       	mov	r18, r24
    962a:	30 e0       	ldi	r19, 0x00	; 0
    962c:	c9 01       	movw	r24, r18
    962e:	88 0f       	add	r24, r24
    9630:	99 1f       	adc	r25, r25
    9632:	82 0f       	add	r24, r18
    9634:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9636:	80 96       	adiw	r24, 0x20	; 32
    9638:	9c 01       	movw	r18, r24
    963a:	ce 01       	movw	r24, r28
    963c:	84 5b       	subi	r24, 0xB4	; 180
    963e:	9f 4f       	sbci	r25, 0xFF	; 255
    9640:	fc 01       	movw	r30, r24
    9642:	31 83       	std	Z+1, r19	; 0x01
    9644:	20 83       	st	Z, r18
    9646:	ce 01       	movw	r24, r28
    9648:	82 5b       	subi	r24, 0xB2	; 178
    964a:	9f 4f       	sbci	r25, 0xFF	; 255
    964c:	fc 01       	movw	r30, r24
    964e:	40 83       	st	Z, r20
    9650:	ce 01       	movw	r24, r28
    9652:	81 5b       	subi	r24, 0xB1	; 177
    9654:	9f 4f       	sbci	r25, 0xFF	; 255
    9656:	9e 01       	movw	r18, r28
    9658:	29 5b       	subi	r18, 0xB9	; 185
    965a:	3f 4f       	sbci	r19, 0xFF	; 255
    965c:	f9 01       	movw	r30, r18
    965e:	20 81       	ld	r18, Z
    9660:	31 81       	ldd	r19, Z+1	; 0x01
    9662:	fc 01       	movw	r30, r24
    9664:	31 83       	std	Z+1, r19	; 0x01
    9666:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9668:	ce 01       	movw	r24, r28
    966a:	81 5b       	subi	r24, 0xB1	; 177
    966c:	9f 4f       	sbci	r25, 0xFF	; 255
    966e:	fc 01       	movw	r30, r24
    9670:	80 81       	ld	r24, Z
    9672:	91 81       	ldd	r25, Z+1	; 0x01
    9674:	81 70       	andi	r24, 0x01	; 1
    9676:	99 27       	eor	r25, r25
    9678:	89 2b       	or	r24, r25
    967a:	09 f4       	brne	.+2      	; 0x967e <board_init+0x778>
    967c:	59 c0       	rjmp	.+178    	; 0x9730 <board_init+0x82a>
		if (flags & IOPORT_INIT_HIGH) {
    967e:	ce 01       	movw	r24, r28
    9680:	81 5b       	subi	r24, 0xB1	; 177
    9682:	9f 4f       	sbci	r25, 0xFF	; 255
    9684:	fc 01       	movw	r30, r24
    9686:	80 81       	ld	r24, Z
    9688:	91 81       	ldd	r25, Z+1	; 0x01
    968a:	82 70       	andi	r24, 0x02	; 2
    968c:	99 27       	eor	r25, r25
    968e:	89 2b       	or	r24, r25
    9690:	d1 f0       	breq	.+52     	; 0x96c6 <board_init+0x7c0>
			*((uint8_t *)port + 2) |= pin_mask;
    9692:	ce 01       	movw	r24, r28
    9694:	84 5b       	subi	r24, 0xB4	; 180
    9696:	9f 4f       	sbci	r25, 0xFF	; 255
    9698:	fc 01       	movw	r30, r24
    969a:	80 81       	ld	r24, Z
    969c:	91 81       	ldd	r25, Z+1	; 0x01
    969e:	02 96       	adiw	r24, 0x02	; 2
    96a0:	9e 01       	movw	r18, r28
    96a2:	24 5b       	subi	r18, 0xB4	; 180
    96a4:	3f 4f       	sbci	r19, 0xFF	; 255
    96a6:	f9 01       	movw	r30, r18
    96a8:	20 81       	ld	r18, Z
    96aa:	31 81       	ldd	r19, Z+1	; 0x01
    96ac:	2e 5f       	subi	r18, 0xFE	; 254
    96ae:	3f 4f       	sbci	r19, 0xFF	; 255
    96b0:	f9 01       	movw	r30, r18
    96b2:	40 81       	ld	r20, Z
    96b4:	9e 01       	movw	r18, r28
    96b6:	22 5b       	subi	r18, 0xB2	; 178
    96b8:	3f 4f       	sbci	r19, 0xFF	; 255
    96ba:	f9 01       	movw	r30, r18
    96bc:	20 81       	ld	r18, Z
    96be:	24 2b       	or	r18, r20
    96c0:	fc 01       	movw	r30, r24
    96c2:	20 83       	st	Z, r18
    96c4:	1b c0       	rjmp	.+54     	; 0x96fc <board_init+0x7f6>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    96c6:	ce 01       	movw	r24, r28
    96c8:	84 5b       	subi	r24, 0xB4	; 180
    96ca:	9f 4f       	sbci	r25, 0xFF	; 255
    96cc:	fc 01       	movw	r30, r24
    96ce:	80 81       	ld	r24, Z
    96d0:	91 81       	ldd	r25, Z+1	; 0x01
    96d2:	02 96       	adiw	r24, 0x02	; 2
    96d4:	9e 01       	movw	r18, r28
    96d6:	24 5b       	subi	r18, 0xB4	; 180
    96d8:	3f 4f       	sbci	r19, 0xFF	; 255
    96da:	f9 01       	movw	r30, r18
    96dc:	20 81       	ld	r18, Z
    96de:	31 81       	ldd	r19, Z+1	; 0x01
    96e0:	2e 5f       	subi	r18, 0xFE	; 254
    96e2:	3f 4f       	sbci	r19, 0xFF	; 255
    96e4:	f9 01       	movw	r30, r18
    96e6:	20 81       	ld	r18, Z
    96e8:	42 2f       	mov	r20, r18
    96ea:	9e 01       	movw	r18, r28
    96ec:	22 5b       	subi	r18, 0xB2	; 178
    96ee:	3f 4f       	sbci	r19, 0xFF	; 255
    96f0:	f9 01       	movw	r30, r18
    96f2:	20 81       	ld	r18, Z
    96f4:	20 95       	com	r18
    96f6:	24 23       	and	r18, r20
    96f8:	fc 01       	movw	r30, r24
    96fa:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    96fc:	ce 01       	movw	r24, r28
    96fe:	84 5b       	subi	r24, 0xB4	; 180
    9700:	9f 4f       	sbci	r25, 0xFF	; 255
    9702:	fc 01       	movw	r30, r24
    9704:	80 81       	ld	r24, Z
    9706:	91 81       	ldd	r25, Z+1	; 0x01
    9708:	01 96       	adiw	r24, 0x01	; 1
    970a:	9e 01       	movw	r18, r28
    970c:	24 5b       	subi	r18, 0xB4	; 180
    970e:	3f 4f       	sbci	r19, 0xFF	; 255
    9710:	f9 01       	movw	r30, r18
    9712:	20 81       	ld	r18, Z
    9714:	31 81       	ldd	r19, Z+1	; 0x01
    9716:	2f 5f       	subi	r18, 0xFF	; 255
    9718:	3f 4f       	sbci	r19, 0xFF	; 255
    971a:	f9 01       	movw	r30, r18
    971c:	40 81       	ld	r20, Z
    971e:	9e 01       	movw	r18, r28
    9720:	22 5b       	subi	r18, 0xB2	; 178
    9722:	3f 4f       	sbci	r19, 0xFF	; 255
    9724:	f9 01       	movw	r30, r18
    9726:	20 81       	ld	r18, Z
    9728:	24 2b       	or	r18, r20
    972a:	fc 01       	movw	r30, r24
    972c:	20 83       	st	Z, r18
    972e:	5a c0       	rjmp	.+180    	; 0x97e4 <board_init+0x8de>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9730:	ce 01       	movw	r24, r28
    9732:	84 5b       	subi	r24, 0xB4	; 180
    9734:	9f 4f       	sbci	r25, 0xFF	; 255
    9736:	fc 01       	movw	r30, r24
    9738:	80 81       	ld	r24, Z
    973a:	91 81       	ldd	r25, Z+1	; 0x01
    973c:	01 96       	adiw	r24, 0x01	; 1
    973e:	9e 01       	movw	r18, r28
    9740:	24 5b       	subi	r18, 0xB4	; 180
    9742:	3f 4f       	sbci	r19, 0xFF	; 255
    9744:	f9 01       	movw	r30, r18
    9746:	20 81       	ld	r18, Z
    9748:	31 81       	ldd	r19, Z+1	; 0x01
    974a:	2f 5f       	subi	r18, 0xFF	; 255
    974c:	3f 4f       	sbci	r19, 0xFF	; 255
    974e:	f9 01       	movw	r30, r18
    9750:	20 81       	ld	r18, Z
    9752:	42 2f       	mov	r20, r18
    9754:	9e 01       	movw	r18, r28
    9756:	22 5b       	subi	r18, 0xB2	; 178
    9758:	3f 4f       	sbci	r19, 0xFF	; 255
    975a:	f9 01       	movw	r30, r18
    975c:	20 81       	ld	r18, Z
    975e:	20 95       	com	r18
    9760:	24 23       	and	r18, r20
    9762:	fc 01       	movw	r30, r24
    9764:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9766:	ce 01       	movw	r24, r28
    9768:	81 5b       	subi	r24, 0xB1	; 177
    976a:	9f 4f       	sbci	r25, 0xFF	; 255
    976c:	fc 01       	movw	r30, r24
    976e:	80 81       	ld	r24, Z
    9770:	91 81       	ldd	r25, Z+1	; 0x01
    9772:	84 70       	andi	r24, 0x04	; 4
    9774:	99 27       	eor	r25, r25
    9776:	89 2b       	or	r24, r25
    9778:	d1 f0       	breq	.+52     	; 0x97ae <board_init+0x8a8>
			*((uint8_t *)port + 2) |= pin_mask;
    977a:	ce 01       	movw	r24, r28
    977c:	84 5b       	subi	r24, 0xB4	; 180
    977e:	9f 4f       	sbci	r25, 0xFF	; 255
    9780:	fc 01       	movw	r30, r24
    9782:	80 81       	ld	r24, Z
    9784:	91 81       	ldd	r25, Z+1	; 0x01
    9786:	02 96       	adiw	r24, 0x02	; 2
    9788:	9e 01       	movw	r18, r28
    978a:	24 5b       	subi	r18, 0xB4	; 180
    978c:	3f 4f       	sbci	r19, 0xFF	; 255
    978e:	f9 01       	movw	r30, r18
    9790:	20 81       	ld	r18, Z
    9792:	31 81       	ldd	r19, Z+1	; 0x01
    9794:	2e 5f       	subi	r18, 0xFE	; 254
    9796:	3f 4f       	sbci	r19, 0xFF	; 255
    9798:	f9 01       	movw	r30, r18
    979a:	40 81       	ld	r20, Z
    979c:	9e 01       	movw	r18, r28
    979e:	22 5b       	subi	r18, 0xB2	; 178
    97a0:	3f 4f       	sbci	r19, 0xFF	; 255
    97a2:	f9 01       	movw	r30, r18
    97a4:	20 81       	ld	r18, Z
    97a6:	24 2b       	or	r18, r20
    97a8:	fc 01       	movw	r30, r24
    97aa:	20 83       	st	Z, r18
    97ac:	1b c0       	rjmp	.+54     	; 0x97e4 <board_init+0x8de>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    97ae:	ce 01       	movw	r24, r28
    97b0:	84 5b       	subi	r24, 0xB4	; 180
    97b2:	9f 4f       	sbci	r25, 0xFF	; 255
    97b4:	fc 01       	movw	r30, r24
    97b6:	80 81       	ld	r24, Z
    97b8:	91 81       	ldd	r25, Z+1	; 0x01
    97ba:	02 96       	adiw	r24, 0x02	; 2
    97bc:	9e 01       	movw	r18, r28
    97be:	24 5b       	subi	r18, 0xB4	; 180
    97c0:	3f 4f       	sbci	r19, 0xFF	; 255
    97c2:	f9 01       	movw	r30, r18
    97c4:	20 81       	ld	r18, Z
    97c6:	31 81       	ldd	r19, Z+1	; 0x01
    97c8:	2e 5f       	subi	r18, 0xFE	; 254
    97ca:	3f 4f       	sbci	r19, 0xFF	; 255
    97cc:	f9 01       	movw	r30, r18
    97ce:	20 81       	ld	r18, Z
    97d0:	42 2f       	mov	r20, r18
    97d2:	9e 01       	movw	r18, r28
    97d4:	22 5b       	subi	r18, 0xB2	; 178
    97d6:	3f 4f       	sbci	r19, 0xFF	; 255
    97d8:	f9 01       	movw	r30, r18
    97da:	20 81       	ld	r18, Z
    97dc:	20 95       	com	r18
    97de:	24 23       	and	r18, r20
    97e0:	fc 01       	movw	r30, r24
    97e2:	20 83       	st	Z, r18
    97e4:	81 e2       	ldi	r24, 0x21	; 33
    97e6:	8d 83       	std	Y+5, r24	; 0x05
    97e8:	83 e0       	ldi	r24, 0x03	; 3
    97ea:	90 e0       	ldi	r25, 0x00	; 0
    97ec:	9e af       	std	Y+62, r25	; 0x3e
    97ee:	8d af       	std	Y+61, r24	; 0x3d
    97f0:	8d 81       	ldd	r24, Y+5	; 0x05
    97f2:	8f af       	std	Y+63, r24	; 0x3f
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    97f4:	8f ad       	ldd	r24, Y+63	; 0x3f
    97f6:	88 2f       	mov	r24, r24
    97f8:	90 e0       	ldi	r25, 0x00	; 0
    97fa:	9c 01       	movw	r18, r24
    97fc:	27 70       	andi	r18, 0x07	; 7
    97fe:	33 27       	eor	r19, r19
    9800:	81 e0       	ldi	r24, 0x01	; 1
    9802:	90 e0       	ldi	r25, 0x00	; 0
    9804:	02 c0       	rjmp	.+4      	; 0x980a <board_init+0x904>
    9806:	88 0f       	add	r24, r24
    9808:	99 1f       	adc	r25, r25
    980a:	2a 95       	dec	r18
    980c:	e2 f7       	brpl	.-8      	; 0x9806 <board_init+0x900>
    980e:	48 2f       	mov	r20, r24
    9810:	2d 81       	ldd	r18, Y+5	; 0x05
    9812:	ce 01       	movw	r24, r28
    9814:	80 5c       	subi	r24, 0xC0	; 192
    9816:	9f 4f       	sbci	r25, 0xFF	; 255
    9818:	fc 01       	movw	r30, r24
    981a:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    981c:	ce 01       	movw	r24, r28
    981e:	80 5c       	subi	r24, 0xC0	; 192
    9820:	9f 4f       	sbci	r25, 0xFF	; 255
    9822:	fc 01       	movw	r30, r24
    9824:	80 81       	ld	r24, Z
    9826:	28 2f       	mov	r18, r24
    9828:	26 95       	lsr	r18
    982a:	26 95       	lsr	r18
    982c:	26 95       	lsr	r18
    982e:	ce 01       	movw	r24, r28
    9830:	8f 5b       	subi	r24, 0xBF	; 191
    9832:	9f 4f       	sbci	r25, 0xFF	; 255
    9834:	fc 01       	movw	r30, r24
    9836:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9838:	ce 01       	movw	r24, r28
    983a:	8f 5b       	subi	r24, 0xBF	; 191
    983c:	9f 4f       	sbci	r25, 0xFF	; 255
    983e:	fc 01       	movw	r30, r24
    9840:	80 81       	ld	r24, Z
    9842:	28 2f       	mov	r18, r24
    9844:	30 e0       	ldi	r19, 0x00	; 0
    9846:	c9 01       	movw	r24, r18
    9848:	88 0f       	add	r24, r24
    984a:	99 1f       	adc	r25, r25
    984c:	82 0f       	add	r24, r18
    984e:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9850:	80 96       	adiw	r24, 0x20	; 32
    9852:	9c 01       	movw	r18, r24
    9854:	ce 01       	movw	r24, r28
    9856:	8e 5b       	subi	r24, 0xBE	; 190
    9858:	9f 4f       	sbci	r25, 0xFF	; 255
    985a:	fc 01       	movw	r30, r24
    985c:	31 83       	std	Z+1, r19	; 0x01
    985e:	20 83       	st	Z, r18
    9860:	ce 01       	movw	r24, r28
    9862:	8c 5b       	subi	r24, 0xBC	; 188
    9864:	9f 4f       	sbci	r25, 0xFF	; 255
    9866:	fc 01       	movw	r30, r24
    9868:	40 83       	st	Z, r20
    986a:	ce 01       	movw	r24, r28
    986c:	8b 5b       	subi	r24, 0xBB	; 187
    986e:	9f 4f       	sbci	r25, 0xFF	; 255
    9870:	2d ad       	ldd	r18, Y+61	; 0x3d
    9872:	3e ad       	ldd	r19, Y+62	; 0x3e
    9874:	fc 01       	movw	r30, r24
    9876:	31 83       	std	Z+1, r19	; 0x01
    9878:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    987a:	ce 01       	movw	r24, r28
    987c:	8b 5b       	subi	r24, 0xBB	; 187
    987e:	9f 4f       	sbci	r25, 0xFF	; 255
    9880:	fc 01       	movw	r30, r24
    9882:	80 81       	ld	r24, Z
    9884:	91 81       	ldd	r25, Z+1	; 0x01
    9886:	81 70       	andi	r24, 0x01	; 1
    9888:	99 27       	eor	r25, r25
    988a:	89 2b       	or	r24, r25
    988c:	09 f4       	brne	.+2      	; 0x9890 <board_init+0x98a>
    988e:	59 c0       	rjmp	.+178    	; 0x9942 <board_init+0xa3c>
		if (flags & IOPORT_INIT_HIGH) {
    9890:	ce 01       	movw	r24, r28
    9892:	8b 5b       	subi	r24, 0xBB	; 187
    9894:	9f 4f       	sbci	r25, 0xFF	; 255
    9896:	fc 01       	movw	r30, r24
    9898:	80 81       	ld	r24, Z
    989a:	91 81       	ldd	r25, Z+1	; 0x01
    989c:	82 70       	andi	r24, 0x02	; 2
    989e:	99 27       	eor	r25, r25
    98a0:	89 2b       	or	r24, r25
    98a2:	d1 f0       	breq	.+52     	; 0x98d8 <board_init+0x9d2>
			*((uint8_t *)port + 2) |= pin_mask;
    98a4:	ce 01       	movw	r24, r28
    98a6:	8e 5b       	subi	r24, 0xBE	; 190
    98a8:	9f 4f       	sbci	r25, 0xFF	; 255
    98aa:	fc 01       	movw	r30, r24
    98ac:	80 81       	ld	r24, Z
    98ae:	91 81       	ldd	r25, Z+1	; 0x01
    98b0:	02 96       	adiw	r24, 0x02	; 2
    98b2:	9e 01       	movw	r18, r28
    98b4:	2e 5b       	subi	r18, 0xBE	; 190
    98b6:	3f 4f       	sbci	r19, 0xFF	; 255
    98b8:	f9 01       	movw	r30, r18
    98ba:	20 81       	ld	r18, Z
    98bc:	31 81       	ldd	r19, Z+1	; 0x01
    98be:	2e 5f       	subi	r18, 0xFE	; 254
    98c0:	3f 4f       	sbci	r19, 0xFF	; 255
    98c2:	f9 01       	movw	r30, r18
    98c4:	40 81       	ld	r20, Z
    98c6:	9e 01       	movw	r18, r28
    98c8:	2c 5b       	subi	r18, 0xBC	; 188
    98ca:	3f 4f       	sbci	r19, 0xFF	; 255
    98cc:	f9 01       	movw	r30, r18
    98ce:	20 81       	ld	r18, Z
    98d0:	24 2b       	or	r18, r20
    98d2:	fc 01       	movw	r30, r24
    98d4:	20 83       	st	Z, r18
    98d6:	1b c0       	rjmp	.+54     	; 0x990e <board_init+0xa08>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    98d8:	ce 01       	movw	r24, r28
    98da:	8e 5b       	subi	r24, 0xBE	; 190
    98dc:	9f 4f       	sbci	r25, 0xFF	; 255
    98de:	fc 01       	movw	r30, r24
    98e0:	80 81       	ld	r24, Z
    98e2:	91 81       	ldd	r25, Z+1	; 0x01
    98e4:	02 96       	adiw	r24, 0x02	; 2
    98e6:	9e 01       	movw	r18, r28
    98e8:	2e 5b       	subi	r18, 0xBE	; 190
    98ea:	3f 4f       	sbci	r19, 0xFF	; 255
    98ec:	f9 01       	movw	r30, r18
    98ee:	20 81       	ld	r18, Z
    98f0:	31 81       	ldd	r19, Z+1	; 0x01
    98f2:	2e 5f       	subi	r18, 0xFE	; 254
    98f4:	3f 4f       	sbci	r19, 0xFF	; 255
    98f6:	f9 01       	movw	r30, r18
    98f8:	20 81       	ld	r18, Z
    98fa:	42 2f       	mov	r20, r18
    98fc:	9e 01       	movw	r18, r28
    98fe:	2c 5b       	subi	r18, 0xBC	; 188
    9900:	3f 4f       	sbci	r19, 0xFF	; 255
    9902:	f9 01       	movw	r30, r18
    9904:	20 81       	ld	r18, Z
    9906:	20 95       	com	r18
    9908:	24 23       	and	r18, r20
    990a:	fc 01       	movw	r30, r24
    990c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    990e:	ce 01       	movw	r24, r28
    9910:	8e 5b       	subi	r24, 0xBE	; 190
    9912:	9f 4f       	sbci	r25, 0xFF	; 255
    9914:	fc 01       	movw	r30, r24
    9916:	80 81       	ld	r24, Z
    9918:	91 81       	ldd	r25, Z+1	; 0x01
    991a:	01 96       	adiw	r24, 0x01	; 1
    991c:	9e 01       	movw	r18, r28
    991e:	2e 5b       	subi	r18, 0xBE	; 190
    9920:	3f 4f       	sbci	r19, 0xFF	; 255
    9922:	f9 01       	movw	r30, r18
    9924:	20 81       	ld	r18, Z
    9926:	31 81       	ldd	r19, Z+1	; 0x01
    9928:	2f 5f       	subi	r18, 0xFF	; 255
    992a:	3f 4f       	sbci	r19, 0xFF	; 255
    992c:	f9 01       	movw	r30, r18
    992e:	40 81       	ld	r20, Z
    9930:	9e 01       	movw	r18, r28
    9932:	2c 5b       	subi	r18, 0xBC	; 188
    9934:	3f 4f       	sbci	r19, 0xFF	; 255
    9936:	f9 01       	movw	r30, r18
    9938:	20 81       	ld	r18, Z
    993a:	24 2b       	or	r18, r20
    993c:	fc 01       	movw	r30, r24
    993e:	20 83       	st	Z, r18
    9940:	5a c0       	rjmp	.+180    	; 0x99f6 <board_init+0xaf0>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9942:	ce 01       	movw	r24, r28
    9944:	8e 5b       	subi	r24, 0xBE	; 190
    9946:	9f 4f       	sbci	r25, 0xFF	; 255
    9948:	fc 01       	movw	r30, r24
    994a:	80 81       	ld	r24, Z
    994c:	91 81       	ldd	r25, Z+1	; 0x01
    994e:	01 96       	adiw	r24, 0x01	; 1
    9950:	9e 01       	movw	r18, r28
    9952:	2e 5b       	subi	r18, 0xBE	; 190
    9954:	3f 4f       	sbci	r19, 0xFF	; 255
    9956:	f9 01       	movw	r30, r18
    9958:	20 81       	ld	r18, Z
    995a:	31 81       	ldd	r19, Z+1	; 0x01
    995c:	2f 5f       	subi	r18, 0xFF	; 255
    995e:	3f 4f       	sbci	r19, 0xFF	; 255
    9960:	f9 01       	movw	r30, r18
    9962:	20 81       	ld	r18, Z
    9964:	42 2f       	mov	r20, r18
    9966:	9e 01       	movw	r18, r28
    9968:	2c 5b       	subi	r18, 0xBC	; 188
    996a:	3f 4f       	sbci	r19, 0xFF	; 255
    996c:	f9 01       	movw	r30, r18
    996e:	20 81       	ld	r18, Z
    9970:	20 95       	com	r18
    9972:	24 23       	and	r18, r20
    9974:	fc 01       	movw	r30, r24
    9976:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9978:	ce 01       	movw	r24, r28
    997a:	8b 5b       	subi	r24, 0xBB	; 187
    997c:	9f 4f       	sbci	r25, 0xFF	; 255
    997e:	fc 01       	movw	r30, r24
    9980:	80 81       	ld	r24, Z
    9982:	91 81       	ldd	r25, Z+1	; 0x01
    9984:	84 70       	andi	r24, 0x04	; 4
    9986:	99 27       	eor	r25, r25
    9988:	89 2b       	or	r24, r25
    998a:	d1 f0       	breq	.+52     	; 0x99c0 <board_init+0xaba>
			*((uint8_t *)port + 2) |= pin_mask;
    998c:	ce 01       	movw	r24, r28
    998e:	8e 5b       	subi	r24, 0xBE	; 190
    9990:	9f 4f       	sbci	r25, 0xFF	; 255
    9992:	fc 01       	movw	r30, r24
    9994:	80 81       	ld	r24, Z
    9996:	91 81       	ldd	r25, Z+1	; 0x01
    9998:	02 96       	adiw	r24, 0x02	; 2
    999a:	9e 01       	movw	r18, r28
    999c:	2e 5b       	subi	r18, 0xBE	; 190
    999e:	3f 4f       	sbci	r19, 0xFF	; 255
    99a0:	f9 01       	movw	r30, r18
    99a2:	20 81       	ld	r18, Z
    99a4:	31 81       	ldd	r19, Z+1	; 0x01
    99a6:	2e 5f       	subi	r18, 0xFE	; 254
    99a8:	3f 4f       	sbci	r19, 0xFF	; 255
    99aa:	f9 01       	movw	r30, r18
    99ac:	40 81       	ld	r20, Z
    99ae:	9e 01       	movw	r18, r28
    99b0:	2c 5b       	subi	r18, 0xBC	; 188
    99b2:	3f 4f       	sbci	r19, 0xFF	; 255
    99b4:	f9 01       	movw	r30, r18
    99b6:	20 81       	ld	r18, Z
    99b8:	24 2b       	or	r18, r20
    99ba:	fc 01       	movw	r30, r24
    99bc:	20 83       	st	Z, r18
    99be:	1b c0       	rjmp	.+54     	; 0x99f6 <board_init+0xaf0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    99c0:	ce 01       	movw	r24, r28
    99c2:	8e 5b       	subi	r24, 0xBE	; 190
    99c4:	9f 4f       	sbci	r25, 0xFF	; 255
    99c6:	fc 01       	movw	r30, r24
    99c8:	80 81       	ld	r24, Z
    99ca:	91 81       	ldd	r25, Z+1	; 0x01
    99cc:	02 96       	adiw	r24, 0x02	; 2
    99ce:	9e 01       	movw	r18, r28
    99d0:	2e 5b       	subi	r18, 0xBE	; 190
    99d2:	3f 4f       	sbci	r19, 0xFF	; 255
    99d4:	f9 01       	movw	r30, r18
    99d6:	20 81       	ld	r18, Z
    99d8:	31 81       	ldd	r19, Z+1	; 0x01
    99da:	2e 5f       	subi	r18, 0xFE	; 254
    99dc:	3f 4f       	sbci	r19, 0xFF	; 255
    99de:	f9 01       	movw	r30, r18
    99e0:	20 81       	ld	r18, Z
    99e2:	42 2f       	mov	r20, r18
    99e4:	9e 01       	movw	r18, r28
    99e6:	2c 5b       	subi	r18, 0xBC	; 188
    99e8:	3f 4f       	sbci	r19, 0xFF	; 255
    99ea:	f9 01       	movw	r30, r18
    99ec:	20 81       	ld	r18, Z
    99ee:	20 95       	com	r18
    99f0:	24 23       	and	r18, r20
    99f2:	fc 01       	movw	r30, r24
    99f4:	20 83       	st	Z, r18
    99f6:	80 e2       	ldi	r24, 0x20	; 32
    99f8:	8e 83       	std	Y+6, r24	; 0x06
    99fa:	1c aa       	std	Y+52, r1	; 0x34
    99fc:	1b aa       	std	Y+51, r1	; 0x33
    99fe:	8e 81       	ldd	r24, Y+6	; 0x06
    9a00:	8d ab       	std	Y+53, r24	; 0x35
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9a02:	8d a9       	ldd	r24, Y+53	; 0x35
    9a04:	88 2f       	mov	r24, r24
    9a06:	90 e0       	ldi	r25, 0x00	; 0
    9a08:	9c 01       	movw	r18, r24
    9a0a:	27 70       	andi	r18, 0x07	; 7
    9a0c:	33 27       	eor	r19, r19
    9a0e:	81 e0       	ldi	r24, 0x01	; 1
    9a10:	90 e0       	ldi	r25, 0x00	; 0
    9a12:	02 c0       	rjmp	.+4      	; 0x9a18 <board_init+0xb12>
    9a14:	88 0f       	add	r24, r24
    9a16:	99 1f       	adc	r25, r25
    9a18:	2a 95       	dec	r18
    9a1a:	e2 f7       	brpl	.-8      	; 0x9a14 <board_init+0xb0e>
    9a1c:	48 2f       	mov	r20, r24
    9a1e:	8e 81       	ldd	r24, Y+6	; 0x06
    9a20:	8e ab       	std	Y+54, r24	; 0x36
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9a22:	8e a9       	ldd	r24, Y+54	; 0x36
    9a24:	86 95       	lsr	r24
    9a26:	86 95       	lsr	r24
    9a28:	86 95       	lsr	r24
    9a2a:	8f ab       	std	Y+55, r24	; 0x37
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9a2c:	8f a9       	ldd	r24, Y+55	; 0x37
    9a2e:	28 2f       	mov	r18, r24
    9a30:	30 e0       	ldi	r19, 0x00	; 0
    9a32:	c9 01       	movw	r24, r18
    9a34:	88 0f       	add	r24, r24
    9a36:	99 1f       	adc	r25, r25
    9a38:	82 0f       	add	r24, r18
    9a3a:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9a3c:	80 96       	adiw	r24, 0x20	; 32
    9a3e:	99 af       	std	Y+57, r25	; 0x39
    9a40:	88 af       	std	Y+56, r24	; 0x38
    9a42:	4a af       	std	Y+58, r20	; 0x3a
    9a44:	8b a9       	ldd	r24, Y+51	; 0x33
    9a46:	9c a9       	ldd	r25, Y+52	; 0x34
    9a48:	9c af       	std	Y+60, r25	; 0x3c
    9a4a:	8b af       	std	Y+59, r24	; 0x3b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9a4c:	8b ad       	ldd	r24, Y+59	; 0x3b
    9a4e:	9c ad       	ldd	r25, Y+60	; 0x3c
    9a50:	81 70       	andi	r24, 0x01	; 1
    9a52:	99 27       	eor	r25, r25
    9a54:	89 2b       	or	r24, r25
    9a56:	89 f1       	breq	.+98     	; 0x9aba <board_init+0xbb4>
		if (flags & IOPORT_INIT_HIGH) {
    9a58:	8b ad       	ldd	r24, Y+59	; 0x3b
    9a5a:	9c ad       	ldd	r25, Y+60	; 0x3c
    9a5c:	82 70       	andi	r24, 0x02	; 2
    9a5e:	99 27       	eor	r25, r25
    9a60:	89 2b       	or	r24, r25
    9a62:	71 f0       	breq	.+28     	; 0x9a80 <board_init+0xb7a>
			*((uint8_t *)port + 2) |= pin_mask;
    9a64:	88 ad       	ldd	r24, Y+56	; 0x38
    9a66:	99 ad       	ldd	r25, Y+57	; 0x39
    9a68:	02 96       	adiw	r24, 0x02	; 2
    9a6a:	28 ad       	ldd	r18, Y+56	; 0x38
    9a6c:	39 ad       	ldd	r19, Y+57	; 0x39
    9a6e:	2e 5f       	subi	r18, 0xFE	; 254
    9a70:	3f 4f       	sbci	r19, 0xFF	; 255
    9a72:	f9 01       	movw	r30, r18
    9a74:	30 81       	ld	r19, Z
    9a76:	2a ad       	ldd	r18, Y+58	; 0x3a
    9a78:	23 2b       	or	r18, r19
    9a7a:	fc 01       	movw	r30, r24
    9a7c:	20 83       	st	Z, r18
    9a7e:	0f c0       	rjmp	.+30     	; 0x9a9e <board_init+0xb98>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9a80:	88 ad       	ldd	r24, Y+56	; 0x38
    9a82:	99 ad       	ldd	r25, Y+57	; 0x39
    9a84:	02 96       	adiw	r24, 0x02	; 2
    9a86:	28 ad       	ldd	r18, Y+56	; 0x38
    9a88:	39 ad       	ldd	r19, Y+57	; 0x39
    9a8a:	2e 5f       	subi	r18, 0xFE	; 254
    9a8c:	3f 4f       	sbci	r19, 0xFF	; 255
    9a8e:	f9 01       	movw	r30, r18
    9a90:	20 81       	ld	r18, Z
    9a92:	32 2f       	mov	r19, r18
    9a94:	2a ad       	ldd	r18, Y+58	; 0x3a
    9a96:	20 95       	com	r18
    9a98:	23 23       	and	r18, r19
    9a9a:	fc 01       	movw	r30, r24
    9a9c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9a9e:	88 ad       	ldd	r24, Y+56	; 0x38
    9aa0:	99 ad       	ldd	r25, Y+57	; 0x39
    9aa2:	01 96       	adiw	r24, 0x01	; 1
    9aa4:	28 ad       	ldd	r18, Y+56	; 0x38
    9aa6:	39 ad       	ldd	r19, Y+57	; 0x39
    9aa8:	2f 5f       	subi	r18, 0xFF	; 255
    9aaa:	3f 4f       	sbci	r19, 0xFF	; 255
    9aac:	f9 01       	movw	r30, r18
    9aae:	30 81       	ld	r19, Z
    9ab0:	2a ad       	ldd	r18, Y+58	; 0x3a
    9ab2:	23 2b       	or	r18, r19
    9ab4:	fc 01       	movw	r30, r24
    9ab6:	20 83       	st	Z, r18
    9ab8:	32 c0       	rjmp	.+100    	; 0x9b1e <board_init+0xc18>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9aba:	88 ad       	ldd	r24, Y+56	; 0x38
    9abc:	99 ad       	ldd	r25, Y+57	; 0x39
    9abe:	01 96       	adiw	r24, 0x01	; 1
    9ac0:	28 ad       	ldd	r18, Y+56	; 0x38
    9ac2:	39 ad       	ldd	r19, Y+57	; 0x39
    9ac4:	2f 5f       	subi	r18, 0xFF	; 255
    9ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    9ac8:	f9 01       	movw	r30, r18
    9aca:	20 81       	ld	r18, Z
    9acc:	32 2f       	mov	r19, r18
    9ace:	2a ad       	ldd	r18, Y+58	; 0x3a
    9ad0:	20 95       	com	r18
    9ad2:	23 23       	and	r18, r19
    9ad4:	fc 01       	movw	r30, r24
    9ad6:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9ad8:	8b ad       	ldd	r24, Y+59	; 0x3b
    9ada:	9c ad       	ldd	r25, Y+60	; 0x3c
    9adc:	84 70       	andi	r24, 0x04	; 4
    9ade:	99 27       	eor	r25, r25
    9ae0:	89 2b       	or	r24, r25
    9ae2:	71 f0       	breq	.+28     	; 0x9b00 <board_init+0xbfa>
			*((uint8_t *)port + 2) |= pin_mask;
    9ae4:	88 ad       	ldd	r24, Y+56	; 0x38
    9ae6:	99 ad       	ldd	r25, Y+57	; 0x39
    9ae8:	02 96       	adiw	r24, 0x02	; 2
    9aea:	28 ad       	ldd	r18, Y+56	; 0x38
    9aec:	39 ad       	ldd	r19, Y+57	; 0x39
    9aee:	2e 5f       	subi	r18, 0xFE	; 254
    9af0:	3f 4f       	sbci	r19, 0xFF	; 255
    9af2:	f9 01       	movw	r30, r18
    9af4:	30 81       	ld	r19, Z
    9af6:	2a ad       	ldd	r18, Y+58	; 0x3a
    9af8:	23 2b       	or	r18, r19
    9afa:	fc 01       	movw	r30, r24
    9afc:	20 83       	st	Z, r18
    9afe:	0f c0       	rjmp	.+30     	; 0x9b1e <board_init+0xc18>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9b00:	88 ad       	ldd	r24, Y+56	; 0x38
    9b02:	99 ad       	ldd	r25, Y+57	; 0x39
    9b04:	02 96       	adiw	r24, 0x02	; 2
    9b06:	28 ad       	ldd	r18, Y+56	; 0x38
    9b08:	39 ad       	ldd	r19, Y+57	; 0x39
    9b0a:	2e 5f       	subi	r18, 0xFE	; 254
    9b0c:	3f 4f       	sbci	r19, 0xFF	; 255
    9b0e:	f9 01       	movw	r30, r18
    9b10:	20 81       	ld	r18, Z
    9b12:	32 2f       	mov	r19, r18
    9b14:	2a ad       	ldd	r18, Y+58	; 0x3a
    9b16:	20 95       	com	r18
    9b18:	23 23       	and	r18, r19
    9b1a:	fc 01       	movw	r30, r24
    9b1c:	20 83       	st	Z, r18
    9b1e:	8b e1       	ldi	r24, 0x1B	; 27
    9b20:	8f 83       	std	Y+7, r24	; 0x07
    9b22:	83 e0       	ldi	r24, 0x03	; 3
    9b24:	90 e0       	ldi	r25, 0x00	; 0
    9b26:	9a a7       	std	Y+42, r25	; 0x2a
    9b28:	89 a7       	std	Y+41, r24	; 0x29
    9b2a:	8f 81       	ldd	r24, Y+7	; 0x07
    9b2c:	8b a7       	std	Y+43, r24	; 0x2b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9b2e:	8b a5       	ldd	r24, Y+43	; 0x2b
    9b30:	88 2f       	mov	r24, r24
    9b32:	90 e0       	ldi	r25, 0x00	; 0
    9b34:	9c 01       	movw	r18, r24
    9b36:	27 70       	andi	r18, 0x07	; 7
    9b38:	33 27       	eor	r19, r19
    9b3a:	81 e0       	ldi	r24, 0x01	; 1
    9b3c:	90 e0       	ldi	r25, 0x00	; 0
    9b3e:	02 c0       	rjmp	.+4      	; 0x9b44 <board_init+0xc3e>
    9b40:	88 0f       	add	r24, r24
    9b42:	99 1f       	adc	r25, r25
    9b44:	2a 95       	dec	r18
    9b46:	e2 f7       	brpl	.-8      	; 0x9b40 <board_init+0xc3a>
    9b48:	48 2f       	mov	r20, r24
    9b4a:	8f 81       	ldd	r24, Y+7	; 0x07
    9b4c:	8c a7       	std	Y+44, r24	; 0x2c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9b4e:	8c a5       	ldd	r24, Y+44	; 0x2c
    9b50:	86 95       	lsr	r24
    9b52:	86 95       	lsr	r24
    9b54:	86 95       	lsr	r24
    9b56:	8d a7       	std	Y+45, r24	; 0x2d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9b58:	8d a5       	ldd	r24, Y+45	; 0x2d
    9b5a:	28 2f       	mov	r18, r24
    9b5c:	30 e0       	ldi	r19, 0x00	; 0
    9b5e:	c9 01       	movw	r24, r18
    9b60:	88 0f       	add	r24, r24
    9b62:	99 1f       	adc	r25, r25
    9b64:	82 0f       	add	r24, r18
    9b66:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9b68:	80 96       	adiw	r24, 0x20	; 32
    9b6a:	9f a7       	std	Y+47, r25	; 0x2f
    9b6c:	8e a7       	std	Y+46, r24	; 0x2e
    9b6e:	48 ab       	std	Y+48, r20	; 0x30
    9b70:	89 a5       	ldd	r24, Y+41	; 0x29
    9b72:	9a a5       	ldd	r25, Y+42	; 0x2a
    9b74:	9a ab       	std	Y+50, r25	; 0x32
    9b76:	89 ab       	std	Y+49, r24	; 0x31
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9b78:	89 a9       	ldd	r24, Y+49	; 0x31
    9b7a:	9a a9       	ldd	r25, Y+50	; 0x32
    9b7c:	81 70       	andi	r24, 0x01	; 1
    9b7e:	99 27       	eor	r25, r25
    9b80:	89 2b       	or	r24, r25
    9b82:	89 f1       	breq	.+98     	; 0x9be6 <board_init+0xce0>
		if (flags & IOPORT_INIT_HIGH) {
    9b84:	89 a9       	ldd	r24, Y+49	; 0x31
    9b86:	9a a9       	ldd	r25, Y+50	; 0x32
    9b88:	82 70       	andi	r24, 0x02	; 2
    9b8a:	99 27       	eor	r25, r25
    9b8c:	89 2b       	or	r24, r25
    9b8e:	71 f0       	breq	.+28     	; 0x9bac <board_init+0xca6>
			*((uint8_t *)port + 2) |= pin_mask;
    9b90:	8e a5       	ldd	r24, Y+46	; 0x2e
    9b92:	9f a5       	ldd	r25, Y+47	; 0x2f
    9b94:	02 96       	adiw	r24, 0x02	; 2
    9b96:	2e a5       	ldd	r18, Y+46	; 0x2e
    9b98:	3f a5       	ldd	r19, Y+47	; 0x2f
    9b9a:	2e 5f       	subi	r18, 0xFE	; 254
    9b9c:	3f 4f       	sbci	r19, 0xFF	; 255
    9b9e:	f9 01       	movw	r30, r18
    9ba0:	30 81       	ld	r19, Z
    9ba2:	28 a9       	ldd	r18, Y+48	; 0x30
    9ba4:	23 2b       	or	r18, r19
    9ba6:	fc 01       	movw	r30, r24
    9ba8:	20 83       	st	Z, r18
    9baa:	0f c0       	rjmp	.+30     	; 0x9bca <board_init+0xcc4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9bac:	8e a5       	ldd	r24, Y+46	; 0x2e
    9bae:	9f a5       	ldd	r25, Y+47	; 0x2f
    9bb0:	02 96       	adiw	r24, 0x02	; 2
    9bb2:	2e a5       	ldd	r18, Y+46	; 0x2e
    9bb4:	3f a5       	ldd	r19, Y+47	; 0x2f
    9bb6:	2e 5f       	subi	r18, 0xFE	; 254
    9bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    9bba:	f9 01       	movw	r30, r18
    9bbc:	20 81       	ld	r18, Z
    9bbe:	32 2f       	mov	r19, r18
    9bc0:	28 a9       	ldd	r18, Y+48	; 0x30
    9bc2:	20 95       	com	r18
    9bc4:	23 23       	and	r18, r19
    9bc6:	fc 01       	movw	r30, r24
    9bc8:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9bca:	8e a5       	ldd	r24, Y+46	; 0x2e
    9bcc:	9f a5       	ldd	r25, Y+47	; 0x2f
    9bce:	01 96       	adiw	r24, 0x01	; 1
    9bd0:	2e a5       	ldd	r18, Y+46	; 0x2e
    9bd2:	3f a5       	ldd	r19, Y+47	; 0x2f
    9bd4:	2f 5f       	subi	r18, 0xFF	; 255
    9bd6:	3f 4f       	sbci	r19, 0xFF	; 255
    9bd8:	f9 01       	movw	r30, r18
    9bda:	30 81       	ld	r19, Z
    9bdc:	28 a9       	ldd	r18, Y+48	; 0x30
    9bde:	23 2b       	or	r18, r19
    9be0:	fc 01       	movw	r30, r24
    9be2:	20 83       	st	Z, r18
    9be4:	32 c0       	rjmp	.+100    	; 0x9c4a <board_init+0xd44>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9be6:	8e a5       	ldd	r24, Y+46	; 0x2e
    9be8:	9f a5       	ldd	r25, Y+47	; 0x2f
    9bea:	01 96       	adiw	r24, 0x01	; 1
    9bec:	2e a5       	ldd	r18, Y+46	; 0x2e
    9bee:	3f a5       	ldd	r19, Y+47	; 0x2f
    9bf0:	2f 5f       	subi	r18, 0xFF	; 255
    9bf2:	3f 4f       	sbci	r19, 0xFF	; 255
    9bf4:	f9 01       	movw	r30, r18
    9bf6:	20 81       	ld	r18, Z
    9bf8:	32 2f       	mov	r19, r18
    9bfa:	28 a9       	ldd	r18, Y+48	; 0x30
    9bfc:	20 95       	com	r18
    9bfe:	23 23       	and	r18, r19
    9c00:	fc 01       	movw	r30, r24
    9c02:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9c04:	89 a9       	ldd	r24, Y+49	; 0x31
    9c06:	9a a9       	ldd	r25, Y+50	; 0x32
    9c08:	84 70       	andi	r24, 0x04	; 4
    9c0a:	99 27       	eor	r25, r25
    9c0c:	89 2b       	or	r24, r25
    9c0e:	71 f0       	breq	.+28     	; 0x9c2c <board_init+0xd26>
			*((uint8_t *)port + 2) |= pin_mask;
    9c10:	8e a5       	ldd	r24, Y+46	; 0x2e
    9c12:	9f a5       	ldd	r25, Y+47	; 0x2f
    9c14:	02 96       	adiw	r24, 0x02	; 2
    9c16:	2e a5       	ldd	r18, Y+46	; 0x2e
    9c18:	3f a5       	ldd	r19, Y+47	; 0x2f
    9c1a:	2e 5f       	subi	r18, 0xFE	; 254
    9c1c:	3f 4f       	sbci	r19, 0xFF	; 255
    9c1e:	f9 01       	movw	r30, r18
    9c20:	30 81       	ld	r19, Z
    9c22:	28 a9       	ldd	r18, Y+48	; 0x30
    9c24:	23 2b       	or	r18, r19
    9c26:	fc 01       	movw	r30, r24
    9c28:	20 83       	st	Z, r18
    9c2a:	0f c0       	rjmp	.+30     	; 0x9c4a <board_init+0xd44>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9c2c:	8e a5       	ldd	r24, Y+46	; 0x2e
    9c2e:	9f a5       	ldd	r25, Y+47	; 0x2f
    9c30:	02 96       	adiw	r24, 0x02	; 2
    9c32:	2e a5       	ldd	r18, Y+46	; 0x2e
    9c34:	3f a5       	ldd	r19, Y+47	; 0x2f
    9c36:	2e 5f       	subi	r18, 0xFE	; 254
    9c38:	3f 4f       	sbci	r19, 0xFF	; 255
    9c3a:	f9 01       	movw	r30, r18
    9c3c:	20 81       	ld	r18, Z
    9c3e:	32 2f       	mov	r19, r18
    9c40:	28 a9       	ldd	r18, Y+48	; 0x30
    9c42:	20 95       	com	r18
    9c44:	23 23       	and	r18, r19
    9c46:	fc 01       	movw	r30, r24
    9c48:	20 83       	st	Z, r18
    9c4a:	8a e1       	ldi	r24, 0x1A	; 26
    9c4c:	88 87       	std	Y+8, r24	; 0x08
    9c4e:	18 a2       	std	Y+32, r1	; 0x20
    9c50:	1f 8e       	std	Y+31, r1	; 0x1f
    9c52:	88 85       	ldd	r24, Y+8	; 0x08
    9c54:	89 a3       	std	Y+33, r24	; 0x21
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9c56:	89 a1       	ldd	r24, Y+33	; 0x21
    9c58:	88 2f       	mov	r24, r24
    9c5a:	90 e0       	ldi	r25, 0x00	; 0
    9c5c:	9c 01       	movw	r18, r24
    9c5e:	27 70       	andi	r18, 0x07	; 7
    9c60:	33 27       	eor	r19, r19
    9c62:	81 e0       	ldi	r24, 0x01	; 1
    9c64:	90 e0       	ldi	r25, 0x00	; 0
    9c66:	02 c0       	rjmp	.+4      	; 0x9c6c <board_init+0xd66>
    9c68:	88 0f       	add	r24, r24
    9c6a:	99 1f       	adc	r25, r25
    9c6c:	2a 95       	dec	r18
    9c6e:	e2 f7       	brpl	.-8      	; 0x9c68 <board_init+0xd62>
    9c70:	48 2f       	mov	r20, r24
    9c72:	88 85       	ldd	r24, Y+8	; 0x08
    9c74:	8a a3       	std	Y+34, r24	; 0x22
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9c76:	8a a1       	ldd	r24, Y+34	; 0x22
    9c78:	86 95       	lsr	r24
    9c7a:	86 95       	lsr	r24
    9c7c:	86 95       	lsr	r24
    9c7e:	8b a3       	std	Y+35, r24	; 0x23
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9c80:	8b a1       	ldd	r24, Y+35	; 0x23
    9c82:	28 2f       	mov	r18, r24
    9c84:	30 e0       	ldi	r19, 0x00	; 0
    9c86:	c9 01       	movw	r24, r18
    9c88:	88 0f       	add	r24, r24
    9c8a:	99 1f       	adc	r25, r25
    9c8c:	82 0f       	add	r24, r18
    9c8e:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9c90:	80 96       	adiw	r24, 0x20	; 32
    9c92:	9d a3       	std	Y+37, r25	; 0x25
    9c94:	8c a3       	std	Y+36, r24	; 0x24
    9c96:	4e a3       	std	Y+38, r20	; 0x26
    9c98:	8f 8d       	ldd	r24, Y+31	; 0x1f
    9c9a:	98 a1       	ldd	r25, Y+32	; 0x20
    9c9c:	98 a7       	std	Y+40, r25	; 0x28
    9c9e:	8f a3       	std	Y+39, r24	; 0x27
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9ca0:	8f a1       	ldd	r24, Y+39	; 0x27
    9ca2:	98 a5       	ldd	r25, Y+40	; 0x28
    9ca4:	81 70       	andi	r24, 0x01	; 1
    9ca6:	99 27       	eor	r25, r25
    9ca8:	89 2b       	or	r24, r25
    9caa:	89 f1       	breq	.+98     	; 0x9d0e <board_init+0xe08>
		if (flags & IOPORT_INIT_HIGH) {
    9cac:	8f a1       	ldd	r24, Y+39	; 0x27
    9cae:	98 a5       	ldd	r25, Y+40	; 0x28
    9cb0:	82 70       	andi	r24, 0x02	; 2
    9cb2:	99 27       	eor	r25, r25
    9cb4:	89 2b       	or	r24, r25
    9cb6:	71 f0       	breq	.+28     	; 0x9cd4 <board_init+0xdce>
			*((uint8_t *)port + 2) |= pin_mask;
    9cb8:	8c a1       	ldd	r24, Y+36	; 0x24
    9cba:	9d a1       	ldd	r25, Y+37	; 0x25
    9cbc:	02 96       	adiw	r24, 0x02	; 2
    9cbe:	2c a1       	ldd	r18, Y+36	; 0x24
    9cc0:	3d a1       	ldd	r19, Y+37	; 0x25
    9cc2:	2e 5f       	subi	r18, 0xFE	; 254
    9cc4:	3f 4f       	sbci	r19, 0xFF	; 255
    9cc6:	f9 01       	movw	r30, r18
    9cc8:	30 81       	ld	r19, Z
    9cca:	2e a1       	ldd	r18, Y+38	; 0x26
    9ccc:	23 2b       	or	r18, r19
    9cce:	fc 01       	movw	r30, r24
    9cd0:	20 83       	st	Z, r18
    9cd2:	0f c0       	rjmp	.+30     	; 0x9cf2 <board_init+0xdec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9cd4:	8c a1       	ldd	r24, Y+36	; 0x24
    9cd6:	9d a1       	ldd	r25, Y+37	; 0x25
    9cd8:	02 96       	adiw	r24, 0x02	; 2
    9cda:	2c a1       	ldd	r18, Y+36	; 0x24
    9cdc:	3d a1       	ldd	r19, Y+37	; 0x25
    9cde:	2e 5f       	subi	r18, 0xFE	; 254
    9ce0:	3f 4f       	sbci	r19, 0xFF	; 255
    9ce2:	f9 01       	movw	r30, r18
    9ce4:	20 81       	ld	r18, Z
    9ce6:	32 2f       	mov	r19, r18
    9ce8:	2e a1       	ldd	r18, Y+38	; 0x26
    9cea:	20 95       	com	r18
    9cec:	23 23       	and	r18, r19
    9cee:	fc 01       	movw	r30, r24
    9cf0:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9cf2:	8c a1       	ldd	r24, Y+36	; 0x24
    9cf4:	9d a1       	ldd	r25, Y+37	; 0x25
    9cf6:	01 96       	adiw	r24, 0x01	; 1
    9cf8:	2c a1       	ldd	r18, Y+36	; 0x24
    9cfa:	3d a1       	ldd	r19, Y+37	; 0x25
    9cfc:	2f 5f       	subi	r18, 0xFF	; 255
    9cfe:	3f 4f       	sbci	r19, 0xFF	; 255
    9d00:	f9 01       	movw	r30, r18
    9d02:	30 81       	ld	r19, Z
    9d04:	2e a1       	ldd	r18, Y+38	; 0x26
    9d06:	23 2b       	or	r18, r19
    9d08:	fc 01       	movw	r30, r24
    9d0a:	20 83       	st	Z, r18
    9d0c:	32 c0       	rjmp	.+100    	; 0x9d72 <board_init+0xe6c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9d0e:	8c a1       	ldd	r24, Y+36	; 0x24
    9d10:	9d a1       	ldd	r25, Y+37	; 0x25
    9d12:	01 96       	adiw	r24, 0x01	; 1
    9d14:	2c a1       	ldd	r18, Y+36	; 0x24
    9d16:	3d a1       	ldd	r19, Y+37	; 0x25
    9d18:	2f 5f       	subi	r18, 0xFF	; 255
    9d1a:	3f 4f       	sbci	r19, 0xFF	; 255
    9d1c:	f9 01       	movw	r30, r18
    9d1e:	20 81       	ld	r18, Z
    9d20:	32 2f       	mov	r19, r18
    9d22:	2e a1       	ldd	r18, Y+38	; 0x26
    9d24:	20 95       	com	r18
    9d26:	23 23       	and	r18, r19
    9d28:	fc 01       	movw	r30, r24
    9d2a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9d2c:	8f a1       	ldd	r24, Y+39	; 0x27
    9d2e:	98 a5       	ldd	r25, Y+40	; 0x28
    9d30:	84 70       	andi	r24, 0x04	; 4
    9d32:	99 27       	eor	r25, r25
    9d34:	89 2b       	or	r24, r25
    9d36:	71 f0       	breq	.+28     	; 0x9d54 <board_init+0xe4e>
			*((uint8_t *)port + 2) |= pin_mask;
    9d38:	8c a1       	ldd	r24, Y+36	; 0x24
    9d3a:	9d a1       	ldd	r25, Y+37	; 0x25
    9d3c:	02 96       	adiw	r24, 0x02	; 2
    9d3e:	2c a1       	ldd	r18, Y+36	; 0x24
    9d40:	3d a1       	ldd	r19, Y+37	; 0x25
    9d42:	2e 5f       	subi	r18, 0xFE	; 254
    9d44:	3f 4f       	sbci	r19, 0xFF	; 255
    9d46:	f9 01       	movw	r30, r18
    9d48:	30 81       	ld	r19, Z
    9d4a:	2e a1       	ldd	r18, Y+38	; 0x26
    9d4c:	23 2b       	or	r18, r19
    9d4e:	fc 01       	movw	r30, r24
    9d50:	20 83       	st	Z, r18
    9d52:	0f c0       	rjmp	.+30     	; 0x9d72 <board_init+0xe6c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9d54:	8c a1       	ldd	r24, Y+36	; 0x24
    9d56:	9d a1       	ldd	r25, Y+37	; 0x25
    9d58:	02 96       	adiw	r24, 0x02	; 2
    9d5a:	2c a1       	ldd	r18, Y+36	; 0x24
    9d5c:	3d a1       	ldd	r19, Y+37	; 0x25
    9d5e:	2e 5f       	subi	r18, 0xFE	; 254
    9d60:	3f 4f       	sbci	r19, 0xFF	; 255
    9d62:	f9 01       	movw	r30, r18
    9d64:	20 81       	ld	r18, Z
    9d66:	32 2f       	mov	r19, r18
    9d68:	2e a1       	ldd	r18, Y+38	; 0x26
    9d6a:	20 95       	com	r18
    9d6c:	23 23       	and	r18, r19
    9d6e:	fc 01       	movw	r30, r24
    9d70:	20 83       	st	Z, r18
    9d72:	85 e3       	ldi	r24, 0x35	; 53
    9d74:	89 87       	std	Y+9, r24	; 0x09
    9d76:	83 e0       	ldi	r24, 0x03	; 3
    9d78:	90 e0       	ldi	r25, 0x00	; 0
    9d7a:	9e 8b       	std	Y+22, r25	; 0x16
    9d7c:	8d 8b       	std	Y+21, r24	; 0x15
    9d7e:	89 85       	ldd	r24, Y+9	; 0x09
    9d80:	8f 8b       	std	Y+23, r24	; 0x17
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9d82:	8f 89       	ldd	r24, Y+23	; 0x17
    9d84:	88 2f       	mov	r24, r24
    9d86:	90 e0       	ldi	r25, 0x00	; 0
    9d88:	9c 01       	movw	r18, r24
    9d8a:	27 70       	andi	r18, 0x07	; 7
    9d8c:	33 27       	eor	r19, r19
    9d8e:	81 e0       	ldi	r24, 0x01	; 1
    9d90:	90 e0       	ldi	r25, 0x00	; 0
    9d92:	02 c0       	rjmp	.+4      	; 0x9d98 <board_init+0xe92>
    9d94:	88 0f       	add	r24, r24
    9d96:	99 1f       	adc	r25, r25
    9d98:	2a 95       	dec	r18
    9d9a:	e2 f7       	brpl	.-8      	; 0x9d94 <board_init+0xe8e>
    9d9c:	48 2f       	mov	r20, r24
    9d9e:	89 85       	ldd	r24, Y+9	; 0x09
    9da0:	88 8f       	std	Y+24, r24	; 0x18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9da2:	88 8d       	ldd	r24, Y+24	; 0x18
    9da4:	86 95       	lsr	r24
    9da6:	86 95       	lsr	r24
    9da8:	86 95       	lsr	r24
    9daa:	89 8f       	std	Y+25, r24	; 0x19
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9dac:	89 8d       	ldd	r24, Y+25	; 0x19
    9dae:	28 2f       	mov	r18, r24
    9db0:	30 e0       	ldi	r19, 0x00	; 0
    9db2:	c9 01       	movw	r24, r18
    9db4:	88 0f       	add	r24, r24
    9db6:	99 1f       	adc	r25, r25
    9db8:	82 0f       	add	r24, r18
    9dba:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9dbc:	80 96       	adiw	r24, 0x20	; 32
    9dbe:	9b 8f       	std	Y+27, r25	; 0x1b
    9dc0:	8a 8f       	std	Y+26, r24	; 0x1a
    9dc2:	4c 8f       	std	Y+28, r20	; 0x1c
    9dc4:	8d 89       	ldd	r24, Y+21	; 0x15
    9dc6:	9e 89       	ldd	r25, Y+22	; 0x16
    9dc8:	9e 8f       	std	Y+30, r25	; 0x1e
    9dca:	8d 8f       	std	Y+29, r24	; 0x1d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9dcc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9dce:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9dd0:	81 70       	andi	r24, 0x01	; 1
    9dd2:	99 27       	eor	r25, r25
    9dd4:	89 2b       	or	r24, r25
    9dd6:	89 f1       	breq	.+98     	; 0x9e3a <board_init+0xf34>
		if (flags & IOPORT_INIT_HIGH) {
    9dd8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9dda:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9ddc:	82 70       	andi	r24, 0x02	; 2
    9dde:	99 27       	eor	r25, r25
    9de0:	89 2b       	or	r24, r25
    9de2:	71 f0       	breq	.+28     	; 0x9e00 <board_init+0xefa>
			*((uint8_t *)port + 2) |= pin_mask;
    9de4:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9de6:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9de8:	02 96       	adiw	r24, 0x02	; 2
    9dea:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9dec:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9dee:	2e 5f       	subi	r18, 0xFE	; 254
    9df0:	3f 4f       	sbci	r19, 0xFF	; 255
    9df2:	f9 01       	movw	r30, r18
    9df4:	30 81       	ld	r19, Z
    9df6:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9df8:	23 2b       	or	r18, r19
    9dfa:	fc 01       	movw	r30, r24
    9dfc:	20 83       	st	Z, r18
    9dfe:	0f c0       	rjmp	.+30     	; 0x9e1e <board_init+0xf18>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9e00:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9e02:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9e04:	02 96       	adiw	r24, 0x02	; 2
    9e06:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9e08:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9e0a:	2e 5f       	subi	r18, 0xFE	; 254
    9e0c:	3f 4f       	sbci	r19, 0xFF	; 255
    9e0e:	f9 01       	movw	r30, r18
    9e10:	20 81       	ld	r18, Z
    9e12:	32 2f       	mov	r19, r18
    9e14:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9e16:	20 95       	com	r18
    9e18:	23 23       	and	r18, r19
    9e1a:	fc 01       	movw	r30, r24
    9e1c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9e1e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9e20:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9e22:	01 96       	adiw	r24, 0x01	; 1
    9e24:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9e26:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9e28:	2f 5f       	subi	r18, 0xFF	; 255
    9e2a:	3f 4f       	sbci	r19, 0xFF	; 255
    9e2c:	f9 01       	movw	r30, r18
    9e2e:	30 81       	ld	r19, Z
    9e30:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9e32:	23 2b       	or	r18, r19
    9e34:	fc 01       	movw	r30, r24
    9e36:	20 83       	st	Z, r18
    9e38:	32 c0       	rjmp	.+100    	; 0x9e9e <board_init+0xf98>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9e3a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9e3c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9e3e:	01 96       	adiw	r24, 0x01	; 1
    9e40:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9e42:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9e44:	2f 5f       	subi	r18, 0xFF	; 255
    9e46:	3f 4f       	sbci	r19, 0xFF	; 255
    9e48:	f9 01       	movw	r30, r18
    9e4a:	20 81       	ld	r18, Z
    9e4c:	32 2f       	mov	r19, r18
    9e4e:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9e50:	20 95       	com	r18
    9e52:	23 23       	and	r18, r19
    9e54:	fc 01       	movw	r30, r24
    9e56:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9e58:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9e5a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9e5c:	84 70       	andi	r24, 0x04	; 4
    9e5e:	99 27       	eor	r25, r25
    9e60:	89 2b       	or	r24, r25
    9e62:	71 f0       	breq	.+28     	; 0x9e80 <board_init+0xf7a>
			*((uint8_t *)port + 2) |= pin_mask;
    9e64:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9e66:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9e68:	02 96       	adiw	r24, 0x02	; 2
    9e6a:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9e6c:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9e6e:	2e 5f       	subi	r18, 0xFE	; 254
    9e70:	3f 4f       	sbci	r19, 0xFF	; 255
    9e72:	f9 01       	movw	r30, r18
    9e74:	30 81       	ld	r19, Z
    9e76:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9e78:	23 2b       	or	r18, r19
    9e7a:	fc 01       	movw	r30, r24
    9e7c:	20 83       	st	Z, r18
    9e7e:	0f c0       	rjmp	.+30     	; 0x9e9e <board_init+0xf98>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9e80:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9e82:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9e84:	02 96       	adiw	r24, 0x02	; 2
    9e86:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9e88:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9e8a:	2e 5f       	subi	r18, 0xFE	; 254
    9e8c:	3f 4f       	sbci	r19, 0xFF	; 255
    9e8e:	f9 01       	movw	r30, r18
    9e90:	20 81       	ld	r18, Z
    9e92:	32 2f       	mov	r19, r18
    9e94:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9e96:	20 95       	com	r18
    9e98:	23 23       	and	r18, r19
    9e9a:	fc 01       	movw	r30, r24
    9e9c:	20 83       	st	Z, r18
    9e9e:	8d e1       	ldi	r24, 0x1D	; 29
    9ea0:	8a 87       	std	Y+10, r24	; 0x0a
    9ea2:	83 e0       	ldi	r24, 0x03	; 3
    9ea4:	90 e0       	ldi	r25, 0x00	; 0
    9ea6:	9c 87       	std	Y+12, r25	; 0x0c
    9ea8:	8b 87       	std	Y+11, r24	; 0x0b
    9eaa:	8a 85       	ldd	r24, Y+10	; 0x0a
    9eac:	8d 87       	std	Y+13, r24	; 0x0d
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9eae:	8d 85       	ldd	r24, Y+13	; 0x0d
    9eb0:	88 2f       	mov	r24, r24
    9eb2:	90 e0       	ldi	r25, 0x00	; 0
    9eb4:	9c 01       	movw	r18, r24
    9eb6:	27 70       	andi	r18, 0x07	; 7
    9eb8:	33 27       	eor	r19, r19
    9eba:	81 e0       	ldi	r24, 0x01	; 1
    9ebc:	90 e0       	ldi	r25, 0x00	; 0
    9ebe:	02 c0       	rjmp	.+4      	; 0x9ec4 <board_init+0xfbe>
    9ec0:	88 0f       	add	r24, r24
    9ec2:	99 1f       	adc	r25, r25
    9ec4:	2a 95       	dec	r18
    9ec6:	e2 f7       	brpl	.-8      	; 0x9ec0 <board_init+0xfba>
    9ec8:	48 2f       	mov	r20, r24
    9eca:	8a 85       	ldd	r24, Y+10	; 0x0a
    9ecc:	8e 87       	std	Y+14, r24	; 0x0e
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9ece:	8e 85       	ldd	r24, Y+14	; 0x0e
    9ed0:	86 95       	lsr	r24
    9ed2:	86 95       	lsr	r24
    9ed4:	86 95       	lsr	r24
    9ed6:	8f 87       	std	Y+15, r24	; 0x0f
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9ed8:	8f 85       	ldd	r24, Y+15	; 0x0f
    9eda:	28 2f       	mov	r18, r24
    9edc:	30 e0       	ldi	r19, 0x00	; 0
    9ede:	c9 01       	movw	r24, r18
    9ee0:	88 0f       	add	r24, r24
    9ee2:	99 1f       	adc	r25, r25
    9ee4:	82 0f       	add	r24, r18
    9ee6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9ee8:	80 96       	adiw	r24, 0x20	; 32
    9eea:	99 8b       	std	Y+17, r25	; 0x11
    9eec:	88 8b       	std	Y+16, r24	; 0x10
    9eee:	4a 8b       	std	Y+18, r20	; 0x12
    9ef0:	8b 85       	ldd	r24, Y+11	; 0x0b
    9ef2:	9c 85       	ldd	r25, Y+12	; 0x0c
    9ef4:	9c 8b       	std	Y+20, r25	; 0x14
    9ef6:	8b 8b       	std	Y+19, r24	; 0x13
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9ef8:	8b 89       	ldd	r24, Y+19	; 0x13
    9efa:	9c 89       	ldd	r25, Y+20	; 0x14
    9efc:	81 70       	andi	r24, 0x01	; 1
    9efe:	99 27       	eor	r25, r25
    9f00:	89 2b       	or	r24, r25
    9f02:	89 f1       	breq	.+98     	; 0x9f66 <board_init+0x1060>
		if (flags & IOPORT_INIT_HIGH) {
    9f04:	8b 89       	ldd	r24, Y+19	; 0x13
    9f06:	9c 89       	ldd	r25, Y+20	; 0x14
    9f08:	82 70       	andi	r24, 0x02	; 2
    9f0a:	99 27       	eor	r25, r25
    9f0c:	89 2b       	or	r24, r25
    9f0e:	71 f0       	breq	.+28     	; 0x9f2c <board_init+0x1026>
			*((uint8_t *)port + 2) |= pin_mask;
    9f10:	88 89       	ldd	r24, Y+16	; 0x10
    9f12:	99 89       	ldd	r25, Y+17	; 0x11
    9f14:	02 96       	adiw	r24, 0x02	; 2
    9f16:	28 89       	ldd	r18, Y+16	; 0x10
    9f18:	39 89       	ldd	r19, Y+17	; 0x11
    9f1a:	2e 5f       	subi	r18, 0xFE	; 254
    9f1c:	3f 4f       	sbci	r19, 0xFF	; 255
    9f1e:	f9 01       	movw	r30, r18
    9f20:	30 81       	ld	r19, Z
    9f22:	2a 89       	ldd	r18, Y+18	; 0x12
    9f24:	23 2b       	or	r18, r19
    9f26:	fc 01       	movw	r30, r24
    9f28:	20 83       	st	Z, r18
    9f2a:	0f c0       	rjmp	.+30     	; 0x9f4a <board_init+0x1044>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9f2c:	88 89       	ldd	r24, Y+16	; 0x10
    9f2e:	99 89       	ldd	r25, Y+17	; 0x11
    9f30:	02 96       	adiw	r24, 0x02	; 2
    9f32:	28 89       	ldd	r18, Y+16	; 0x10
    9f34:	39 89       	ldd	r19, Y+17	; 0x11
    9f36:	2e 5f       	subi	r18, 0xFE	; 254
    9f38:	3f 4f       	sbci	r19, 0xFF	; 255
    9f3a:	f9 01       	movw	r30, r18
    9f3c:	20 81       	ld	r18, Z
    9f3e:	32 2f       	mov	r19, r18
    9f40:	2a 89       	ldd	r18, Y+18	; 0x12
    9f42:	20 95       	com	r18
    9f44:	23 23       	and	r18, r19
    9f46:	fc 01       	movw	r30, r24
    9f48:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9f4a:	88 89       	ldd	r24, Y+16	; 0x10
    9f4c:	99 89       	ldd	r25, Y+17	; 0x11
    9f4e:	01 96       	adiw	r24, 0x01	; 1
    9f50:	28 89       	ldd	r18, Y+16	; 0x10
    9f52:	39 89       	ldd	r19, Y+17	; 0x11
    9f54:	2f 5f       	subi	r18, 0xFF	; 255
    9f56:	3f 4f       	sbci	r19, 0xFF	; 255
    9f58:	f9 01       	movw	r30, r18
    9f5a:	30 81       	ld	r19, Z
    9f5c:	2a 89       	ldd	r18, Y+18	; 0x12
    9f5e:	23 2b       	or	r18, r19
    9f60:	fc 01       	movw	r30, r24
    9f62:	20 83       	st	Z, r18
#endif
#ifdef EXT_RF_FRONT_END_CTRL
	ioport_configure_pin(RF_FRONT_END_EN, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(RF_FRONT_END_LNA_EN, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
#endif
}
    9f64:	32 c0       	rjmp	.+100    	; 0x9fca <board_init+0x10c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9f66:	88 89       	ldd	r24, Y+16	; 0x10
    9f68:	99 89       	ldd	r25, Y+17	; 0x11
    9f6a:	01 96       	adiw	r24, 0x01	; 1
    9f6c:	28 89       	ldd	r18, Y+16	; 0x10
    9f6e:	39 89       	ldd	r19, Y+17	; 0x11
    9f70:	2f 5f       	subi	r18, 0xFF	; 255
    9f72:	3f 4f       	sbci	r19, 0xFF	; 255
    9f74:	f9 01       	movw	r30, r18
    9f76:	20 81       	ld	r18, Z
    9f78:	32 2f       	mov	r19, r18
    9f7a:	2a 89       	ldd	r18, Y+18	; 0x12
    9f7c:	20 95       	com	r18
    9f7e:	23 23       	and	r18, r19
    9f80:	fc 01       	movw	r30, r24
    9f82:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9f84:	8b 89       	ldd	r24, Y+19	; 0x13
    9f86:	9c 89       	ldd	r25, Y+20	; 0x14
    9f88:	84 70       	andi	r24, 0x04	; 4
    9f8a:	99 27       	eor	r25, r25
    9f8c:	89 2b       	or	r24, r25
    9f8e:	71 f0       	breq	.+28     	; 0x9fac <board_init+0x10a6>
			*((uint8_t *)port + 2) |= pin_mask;
    9f90:	88 89       	ldd	r24, Y+16	; 0x10
    9f92:	99 89       	ldd	r25, Y+17	; 0x11
    9f94:	02 96       	adiw	r24, 0x02	; 2
    9f96:	28 89       	ldd	r18, Y+16	; 0x10
    9f98:	39 89       	ldd	r19, Y+17	; 0x11
    9f9a:	2e 5f       	subi	r18, 0xFE	; 254
    9f9c:	3f 4f       	sbci	r19, 0xFF	; 255
    9f9e:	f9 01       	movw	r30, r18
    9fa0:	30 81       	ld	r19, Z
    9fa2:	2a 89       	ldd	r18, Y+18	; 0x12
    9fa4:	23 2b       	or	r18, r19
    9fa6:	fc 01       	movw	r30, r24
    9fa8:	20 83       	st	Z, r18
    9faa:	0f c0       	rjmp	.+30     	; 0x9fca <board_init+0x10c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9fac:	88 89       	ldd	r24, Y+16	; 0x10
    9fae:	99 89       	ldd	r25, Y+17	; 0x11
    9fb0:	02 96       	adiw	r24, 0x02	; 2
    9fb2:	28 89       	ldd	r18, Y+16	; 0x10
    9fb4:	39 89       	ldd	r19, Y+17	; 0x11
    9fb6:	2e 5f       	subi	r18, 0xFE	; 254
    9fb8:	3f 4f       	sbci	r19, 0xFF	; 255
    9fba:	f9 01       	movw	r30, r18
    9fbc:	20 81       	ld	r18, Z
    9fbe:	32 2f       	mov	r19, r18
    9fc0:	2a 89       	ldd	r18, Y+18	; 0x12
    9fc2:	20 95       	com	r18
    9fc4:	23 23       	and	r18, r19
    9fc6:	fc 01       	movw	r30, r24
    9fc8:	20 83       	st	Z, r18
    9fca:	00 00       	nop
    9fcc:	c2 59       	subi	r28, 0x92	; 146
    9fce:	df 4f       	sbci	r29, 0xFF	; 255
    9fd0:	0f b6       	in	r0, 0x3f	; 63
    9fd2:	f8 94       	cli
    9fd4:	de bf       	out	0x3e, r29	; 62
    9fd6:	0f be       	out	0x3f, r0	; 63
    9fd8:	cd bf       	out	0x3d, r28	; 61
    9fda:	df 91       	pop	r29
    9fdc:	cf 91       	pop	r28
    9fde:	08 95       	ret

00009fe0 <common_tc_read_count>:
    9fe0:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <tmr_read_count>
    9fe4:	20 91 da 02 	lds	r18, 0x02DA	; 0x8002da <timer_mul_var>
    9fe8:	22 23       	and	r18, r18
    9fea:	c9 f0       	breq	.+50     	; 0xa01e <common_tc_read_count+0x3e>
    9fec:	e0 91 77 3a 	lds	r30, 0x3A77	; 0x803a77 <timer_multiplier>
    9ff0:	40 e0       	ldi	r20, 0x00	; 0
    9ff2:	f0 91 da 02 	lds	r31, 0x02DA	; 0x8002da <timer_mul_var>
    9ff6:	6e 2f       	mov	r22, r30
    9ff8:	74 2f       	mov	r23, r20
    9ffa:	0e 94 a9 56 	call	0xad52	; 0xad52 <__udivmodhi4>
    9ffe:	9b 01       	movw	r18, r22
    a000:	8f ef       	ldi	r24, 0xFF	; 255
    a002:	9f ef       	ldi	r25, 0xFF	; 255
    a004:	6e 2f       	mov	r22, r30
    a006:	74 2f       	mov	r23, r20
    a008:	0e 94 a9 56 	call	0xad52	; 0xad52 <__udivmodhi4>
    a00c:	f6 9f       	mul	r31, r22
    a00e:	c0 01       	movw	r24, r0
    a010:	f7 9f       	mul	r31, r23
    a012:	90 0d       	add	r25, r0
    a014:	11 24       	eor	r1, r1
    a016:	b9 01       	movw	r22, r18
    a018:	68 0f       	add	r22, r24
    a01a:	79 1f       	adc	r23, r25
    a01c:	05 c0       	rjmp	.+10     	; 0xa028 <common_tc_read_count+0x48>
    a01e:	60 91 77 3a 	lds	r22, 0x3A77	; 0x803a77 <timer_multiplier>
    a022:	70 e0       	ldi	r23, 0x00	; 0
    a024:	0e 94 a9 56 	call	0xad52	; 0xad52 <__udivmodhi4>
    a028:	86 2f       	mov	r24, r22
    a02a:	97 2f       	mov	r25, r23
    a02c:	08 95       	ret

0000a02e <common_tc_compare_stop>:
    a02e:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <tmr_disable_cc_interrupt>
    a032:	0e 94 e7 2e 	call	0x5dce	; 0x5dce <save_cpu_interrupt>
    a036:	10 92 d6 02 	sts	0x02D6, r1	; 0x8002d6 <__data_end>
    a03a:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <__data_end+0x1>
    a03e:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <__data_end+0x2>
    a042:	10 92 d9 02 	sts	0x02D9, r1	; 0x8002d9 <__data_end+0x3>
    a046:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <compare_value+0x1>
    a04a:	10 92 db 02 	sts	0x02DB, r1	; 0x8002db <compare_value>
    a04e:	0e 94 f0 2e 	call	0x5de0	; 0x5de0 <restore_cpu_interrupt>
    a052:	08 95       	ret

0000a054 <common_tc_overflow_stop>:
    a054:	0e 94 b6 2e 	call	0x5d6c	; 0x5d6c <tmr_disable_ovf_interrupt>
    a058:	10 92 da 02 	sts	0x02DA, r1	; 0x8002da <timer_mul_var>
    a05c:	08 95       	ret

0000a05e <common_tc_stop>:
    a05e:	0e 94 17 50 	call	0xa02e	; 0xa02e <common_tc_compare_stop>
    a062:	0e 94 2a 50 	call	0xa054	; 0xa054 <common_tc_overflow_stop>
    a066:	0e 94 c6 2e 	call	0x5d8c	; 0x5d8c <tmr_stop>
    a06a:	08 95       	ret

0000a06c <common_tc_delay>:
    a06c:	0f 93       	push	r16
    a06e:	1f 93       	push	r17
    a070:	8c 01       	movw	r16, r24
    a072:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <tmr_read_count>
    a076:	ac 01       	movw	r20, r24
    a078:	a0 91 77 3a 	lds	r26, 0x3A77	; 0x803a77 <timer_multiplier>
    a07c:	98 01       	movw	r18, r16
    a07e:	b0 e0       	ldi	r27, 0x00	; 0
    a080:	0e 94 e8 56 	call	0xadd0	; 0xadd0 <__umulhisi3>
    a084:	8b 01       	movw	r16, r22
    a086:	9c 01       	movw	r18, r24
    a088:	04 0f       	add	r16, r20
    a08a:	15 1f       	adc	r17, r21
    a08c:	21 1d       	adc	r18, r1
    a08e:	31 1d       	adc	r19, r1
    a090:	00 93 d6 02 	sts	0x02D6, r16	; 0x8002d6 <__data_end>
    a094:	10 93 d7 02 	sts	0x02D7, r17	; 0x8002d7 <__data_end+0x1>
    a098:	20 93 d8 02 	sts	0x02D8, r18	; 0x8002d8 <__data_end+0x2>
    a09c:	30 93 d9 02 	sts	0x02D9, r19	; 0x8002d9 <__data_end+0x3>
    a0a0:	00 91 d6 02 	lds	r16, 0x02D6	; 0x8002d6 <__data_end>
    a0a4:	10 91 d7 02 	lds	r17, 0x02D7	; 0x8002d7 <__data_end+0x1>
    a0a8:	20 91 d8 02 	lds	r18, 0x02D8	; 0x8002d8 <__data_end+0x2>
    a0ac:	30 91 d9 02 	lds	r19, 0x02D9	; 0x8002d9 <__data_end+0x3>
    a0b0:	89 01       	movw	r16, r18
    a0b2:	22 27       	eor	r18, r18
    a0b4:	33 27       	eor	r19, r19
    a0b6:	00 93 d6 02 	sts	0x02D6, r16	; 0x8002d6 <__data_end>
    a0ba:	10 93 d7 02 	sts	0x02D7, r17	; 0x8002d7 <__data_end+0x1>
    a0be:	20 93 d8 02 	sts	0x02D8, r18	; 0x8002d8 <__data_end+0x2>
    a0c2:	30 93 d9 02 	sts	0x02D9, r19	; 0x8002d9 <__data_end+0x3>
    a0c6:	00 91 d6 02 	lds	r16, 0x02D6	; 0x8002d6 <__data_end>
    a0ca:	10 91 d7 02 	lds	r17, 0x02D7	; 0x8002d7 <__data_end+0x1>
    a0ce:	20 91 d8 02 	lds	r18, 0x02D8	; 0x8002d8 <__data_end+0x2>
    a0d2:	30 91 d9 02 	lds	r19, 0x02D9	; 0x8002d9 <__data_end+0x3>
    a0d6:	01 2b       	or	r16, r17
    a0d8:	02 2b       	or	r16, r18
    a0da:	03 2b       	or	r16, r19
    a0dc:	99 f0       	breq	.+38     	; 0xa104 <common_tc_delay+0x98>
    a0de:	00 91 d6 02 	lds	r16, 0x02D6	; 0x8002d6 <__data_end>
    a0e2:	10 91 d7 02 	lds	r17, 0x02D7	; 0x8002d7 <__data_end+0x1>
    a0e6:	20 91 d8 02 	lds	r18, 0x02D8	; 0x8002d8 <__data_end+0x2>
    a0ea:	30 91 d9 02 	lds	r19, 0x02D9	; 0x8002d9 <__data_end+0x3>
    a0ee:	6f 5f       	subi	r22, 0xFF	; 255
    a0f0:	7f 4f       	sbci	r23, 0xFF	; 255
    a0f2:	46 0f       	add	r20, r22
    a0f4:	57 1f       	adc	r21, r23
    a0f6:	50 93 dc 02 	sts	0x02DC, r21	; 0x8002dc <compare_value+0x1>
    a0fa:	40 93 db 02 	sts	0x02DB, r20	; 0x8002db <compare_value>
    a0fe:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <tmr_disable_cc_interrupt>
    a102:	08 c0       	rjmp	.+16     	; 0xa114 <common_tc_delay+0xa8>
    a104:	64 0f       	add	r22, r20
    a106:	75 1f       	adc	r23, r21
    a108:	70 93 dc 02 	sts	0x02DC, r23	; 0x8002dc <compare_value+0x1>
    a10c:	60 93 db 02 	sts	0x02DB, r22	; 0x8002db <compare_value>
    a110:	0e 94 a6 2e 	call	0x5d4c	; 0x5d4c <tmr_enable_cc_interrupt>
    a114:	80 91 db 02 	lds	r24, 0x02DB	; 0x8002db <compare_value>
    a118:	90 91 dc 02 	lds	r25, 0x02DC	; 0x8002dc <compare_value+0x1>
    a11c:	84 36       	cpi	r24, 0x64	; 100
    a11e:	91 05       	cpc	r25, r1
    a120:	30 f4       	brcc	.+12     	; 0xa12e <common_tc_delay+0xc2>
    a122:	8c 59       	subi	r24, 0x9C	; 156
    a124:	9f 4f       	sbci	r25, 0xFF	; 255
    a126:	90 93 dc 02 	sts	0x02DC, r25	; 0x8002dc <compare_value+0x1>
    a12a:	80 93 db 02 	sts	0x02DB, r24	; 0x8002db <compare_value>
    a12e:	80 91 db 02 	lds	r24, 0x02DB	; 0x8002db <compare_value>
    a132:	90 91 dc 02 	lds	r25, 0x02DC	; 0x8002dc <compare_value+0x1>
    a136:	0e 94 d2 2e 	call	0x5da4	; 0x5da4 <tmr_write_cmpreg>
    a13a:	1f 91       	pop	r17
    a13c:	0f 91       	pop	r16
    a13e:	08 95       	ret

0000a140 <common_tc_init>:
    a140:	10 92 da 02 	sts	0x02DA, r1	; 0x8002da <timer_mul_var>
    a144:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <tmr_init>
    a148:	80 93 77 3a 	sts	0x3A77, r24	; 0x803a77 <timer_multiplier>
    a14c:	08 95       	ret

0000a14e <tmr_ovf_callback>:
    a14e:	80 91 d6 02 	lds	r24, 0x02D6	; 0x8002d6 <__data_end>
    a152:	90 91 d7 02 	lds	r25, 0x02D7	; 0x8002d7 <__data_end+0x1>
    a156:	a0 91 d8 02 	lds	r26, 0x02D8	; 0x8002d8 <__data_end+0x2>
    a15a:	b0 91 d9 02 	lds	r27, 0x02D9	; 0x8002d9 <__data_end+0x3>
    a15e:	89 2b       	or	r24, r25
    a160:	8a 2b       	or	r24, r26
    a162:	8b 2b       	or	r24, r27
    a164:	c9 f0       	breq	.+50     	; 0xa198 <tmr_ovf_callback+0x4a>
    a166:	80 91 d6 02 	lds	r24, 0x02D6	; 0x8002d6 <__data_end>
    a16a:	90 91 d7 02 	lds	r25, 0x02D7	; 0x8002d7 <__data_end+0x1>
    a16e:	a0 91 d8 02 	lds	r26, 0x02D8	; 0x8002d8 <__data_end+0x2>
    a172:	b0 91 d9 02 	lds	r27, 0x02D9	; 0x8002d9 <__data_end+0x3>
    a176:	01 97       	sbiw	r24, 0x01	; 1
    a178:	a1 09       	sbc	r26, r1
    a17a:	b1 09       	sbc	r27, r1
    a17c:	80 93 d6 02 	sts	0x02D6, r24	; 0x8002d6 <__data_end>
    a180:	90 93 d7 02 	sts	0x02D7, r25	; 0x8002d7 <__data_end+0x1>
    a184:	a0 93 d8 02 	sts	0x02D8, r26	; 0x8002d8 <__data_end+0x2>
    a188:	b0 93 d9 02 	sts	0x02D9, r27	; 0x8002d9 <__data_end+0x3>
    a18c:	89 2b       	or	r24, r25
    a18e:	8a 2b       	or	r24, r26
    a190:	8b 2b       	or	r24, r27
    a192:	11 f4       	brne	.+4      	; 0xa198 <tmr_ovf_callback+0x4a>
    a194:	0e 94 a6 2e 	call	0x5d4c	; 0x5d4c <tmr_enable_cc_interrupt>
    a198:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <timer_mul_var>
    a19c:	8f 5f       	subi	r24, 0xFF	; 255
    a19e:	80 93 da 02 	sts	0x02DA, r24	; 0x8002da <timer_mul_var>
    a1a2:	90 91 77 3a 	lds	r25, 0x3A77	; 0x803a77 <timer_multiplier>
    a1a6:	89 17       	cp	r24, r25
    a1a8:	48 f0       	brcs	.+18     	; 0xa1bc <tmr_ovf_callback+0x6e>
    a1aa:	10 92 da 02 	sts	0x02DA, r1	; 0x8002da <timer_mul_var>
    a1ae:	e0 91 dd 02 	lds	r30, 0x02DD	; 0x8002dd <common_tc_ovf_callback>
    a1b2:	f0 91 de 02 	lds	r31, 0x02DE	; 0x8002de <common_tc_ovf_callback+0x1>
    a1b6:	30 97       	sbiw	r30, 0x00	; 0
    a1b8:	09 f0       	breq	.+2      	; 0xa1bc <tmr_ovf_callback+0x6e>
    a1ba:	09 95       	icall
    a1bc:	08 95       	ret

0000a1be <tmr_cca_callback>:
    a1be:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <tmr_disable_cc_interrupt>
    a1c2:	e0 91 df 02 	lds	r30, 0x02DF	; 0x8002df <common_tc_cca_callback>
    a1c6:	f0 91 e0 02 	lds	r31, 0x02E0	; 0x8002e0 <common_tc_cca_callback+0x1>
    a1ca:	30 97       	sbiw	r30, 0x00	; 0
    a1cc:	09 f0       	breq	.+2      	; 0xa1d0 <tmr_cca_callback+0x12>
    a1ce:	09 95       	icall
    a1d0:	08 95       	ret

0000a1d2 <set_common_tc_overflow_callback>:
    a1d2:	90 93 de 02 	sts	0x02DE, r25	; 0x8002de <common_tc_ovf_callback+0x1>
    a1d6:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <common_tc_ovf_callback>
    a1da:	08 95       	ret

0000a1dc <set_common_tc_expiry_callback>:
    a1dc:	90 93 e0 02 	sts	0x02E0, r25	; 0x8002e0 <common_tc_cca_callback+0x1>
    a1e0:	80 93 df 02 	sts	0x02DF, r24	; 0x8002df <common_tc_cca_callback>
    a1e4:	08 95       	ret

0000a1e6 <vfprintf>:
    a1e6:	2f 92       	push	r2
    a1e8:	3f 92       	push	r3
    a1ea:	4f 92       	push	r4
    a1ec:	5f 92       	push	r5
    a1ee:	6f 92       	push	r6
    a1f0:	7f 92       	push	r7
    a1f2:	8f 92       	push	r8
    a1f4:	9f 92       	push	r9
    a1f6:	af 92       	push	r10
    a1f8:	bf 92       	push	r11
    a1fa:	cf 92       	push	r12
    a1fc:	df 92       	push	r13
    a1fe:	ef 92       	push	r14
    a200:	ff 92       	push	r15
    a202:	0f 93       	push	r16
    a204:	1f 93       	push	r17
    a206:	cf 93       	push	r28
    a208:	df 93       	push	r29
    a20a:	cd b7       	in	r28, 0x3d	; 61
    a20c:	de b7       	in	r29, 0x3e	; 62
    a20e:	60 97       	sbiw	r28, 0x10	; 16
    a210:	0f b6       	in	r0, 0x3f	; 63
    a212:	f8 94       	cli
    a214:	de bf       	out	0x3e, r29	; 62
    a216:	0f be       	out	0x3f, r0	; 63
    a218:	cd bf       	out	0x3d, r28	; 61
    a21a:	7c 01       	movw	r14, r24
    a21c:	1b 01       	movw	r2, r22
    a21e:	6a 01       	movw	r12, r20
    a220:	fc 01       	movw	r30, r24
    a222:	17 82       	std	Z+7, r1	; 0x07
    a224:	16 82       	std	Z+6, r1	; 0x06
    a226:	83 81       	ldd	r24, Z+3	; 0x03
    a228:	81 ff       	sbrs	r24, 1
    a22a:	44 c3       	rjmp	.+1672   	; 0xa8b4 <vfprintf+0x6ce>
    a22c:	9e 01       	movw	r18, r28
    a22e:	2f 5f       	subi	r18, 0xFF	; 255
    a230:	3f 4f       	sbci	r19, 0xFF	; 255
    a232:	39 01       	movw	r6, r18
    a234:	f7 01       	movw	r30, r14
    a236:	93 81       	ldd	r25, Z+3	; 0x03
    a238:	f1 01       	movw	r30, r2
    a23a:	93 fd       	sbrc	r25, 3
    a23c:	85 91       	lpm	r24, Z+
    a23e:	93 ff       	sbrs	r25, 3
    a240:	81 91       	ld	r24, Z+
    a242:	1f 01       	movw	r2, r30
    a244:	88 23       	and	r24, r24
    a246:	09 f4       	brne	.+2      	; 0xa24a <vfprintf+0x64>
    a248:	31 c3       	rjmp	.+1634   	; 0xa8ac <vfprintf+0x6c6>
    a24a:	85 32       	cpi	r24, 0x25	; 37
    a24c:	39 f4       	brne	.+14     	; 0xa25c <vfprintf+0x76>
    a24e:	93 fd       	sbrc	r25, 3
    a250:	85 91       	lpm	r24, Z+
    a252:	93 ff       	sbrs	r25, 3
    a254:	81 91       	ld	r24, Z+
    a256:	1f 01       	movw	r2, r30
    a258:	85 32       	cpi	r24, 0x25	; 37
    a25a:	39 f4       	brne	.+14     	; 0xa26a <vfprintf+0x84>
    a25c:	b7 01       	movw	r22, r14
    a25e:	90 e0       	ldi	r25, 0x00	; 0
    a260:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a264:	56 01       	movw	r10, r12
    a266:	65 01       	movw	r12, r10
    a268:	e5 cf       	rjmp	.-54     	; 0xa234 <vfprintf+0x4e>
    a26a:	10 e0       	ldi	r17, 0x00	; 0
    a26c:	51 2c       	mov	r5, r1
    a26e:	91 2c       	mov	r9, r1
    a270:	ff e1       	ldi	r31, 0x1F	; 31
    a272:	f9 15       	cp	r31, r9
    a274:	d8 f0       	brcs	.+54     	; 0xa2ac <vfprintf+0xc6>
    a276:	8b 32       	cpi	r24, 0x2B	; 43
    a278:	79 f0       	breq	.+30     	; 0xa298 <vfprintf+0xb2>
    a27a:	38 f4       	brcc	.+14     	; 0xa28a <vfprintf+0xa4>
    a27c:	80 32       	cpi	r24, 0x20	; 32
    a27e:	79 f0       	breq	.+30     	; 0xa29e <vfprintf+0xb8>
    a280:	83 32       	cpi	r24, 0x23	; 35
    a282:	a1 f4       	brne	.+40     	; 0xa2ac <vfprintf+0xc6>
    a284:	f9 2d       	mov	r31, r9
    a286:	f0 61       	ori	r31, 0x10	; 16
    a288:	2e c0       	rjmp	.+92     	; 0xa2e6 <vfprintf+0x100>
    a28a:	8d 32       	cpi	r24, 0x2D	; 45
    a28c:	61 f0       	breq	.+24     	; 0xa2a6 <vfprintf+0xc0>
    a28e:	80 33       	cpi	r24, 0x30	; 48
    a290:	69 f4       	brne	.+26     	; 0xa2ac <vfprintf+0xc6>
    a292:	29 2d       	mov	r18, r9
    a294:	21 60       	ori	r18, 0x01	; 1
    a296:	2d c0       	rjmp	.+90     	; 0xa2f2 <vfprintf+0x10c>
    a298:	39 2d       	mov	r19, r9
    a29a:	32 60       	ori	r19, 0x02	; 2
    a29c:	93 2e       	mov	r9, r19
    a29e:	89 2d       	mov	r24, r9
    a2a0:	84 60       	ori	r24, 0x04	; 4
    a2a2:	98 2e       	mov	r9, r24
    a2a4:	2a c0       	rjmp	.+84     	; 0xa2fa <vfprintf+0x114>
    a2a6:	e9 2d       	mov	r30, r9
    a2a8:	e8 60       	ori	r30, 0x08	; 8
    a2aa:	15 c0       	rjmp	.+42     	; 0xa2d6 <vfprintf+0xf0>
    a2ac:	97 fc       	sbrc	r9, 7
    a2ae:	2d c0       	rjmp	.+90     	; 0xa30a <vfprintf+0x124>
    a2b0:	20 ed       	ldi	r18, 0xD0	; 208
    a2b2:	28 0f       	add	r18, r24
    a2b4:	2a 30       	cpi	r18, 0x0A	; 10
    a2b6:	88 f4       	brcc	.+34     	; 0xa2da <vfprintf+0xf4>
    a2b8:	96 fe       	sbrs	r9, 6
    a2ba:	06 c0       	rjmp	.+12     	; 0xa2c8 <vfprintf+0xe2>
    a2bc:	3a e0       	ldi	r19, 0x0A	; 10
    a2be:	13 9f       	mul	r17, r19
    a2c0:	20 0d       	add	r18, r0
    a2c2:	11 24       	eor	r1, r1
    a2c4:	12 2f       	mov	r17, r18
    a2c6:	19 c0       	rjmp	.+50     	; 0xa2fa <vfprintf+0x114>
    a2c8:	8a e0       	ldi	r24, 0x0A	; 10
    a2ca:	58 9e       	mul	r5, r24
    a2cc:	20 0d       	add	r18, r0
    a2ce:	11 24       	eor	r1, r1
    a2d0:	52 2e       	mov	r5, r18
    a2d2:	e9 2d       	mov	r30, r9
    a2d4:	e0 62       	ori	r30, 0x20	; 32
    a2d6:	9e 2e       	mov	r9, r30
    a2d8:	10 c0       	rjmp	.+32     	; 0xa2fa <vfprintf+0x114>
    a2da:	8e 32       	cpi	r24, 0x2E	; 46
    a2dc:	31 f4       	brne	.+12     	; 0xa2ea <vfprintf+0x104>
    a2de:	96 fc       	sbrc	r9, 6
    a2e0:	e5 c2       	rjmp	.+1482   	; 0xa8ac <vfprintf+0x6c6>
    a2e2:	f9 2d       	mov	r31, r9
    a2e4:	f0 64       	ori	r31, 0x40	; 64
    a2e6:	9f 2e       	mov	r9, r31
    a2e8:	08 c0       	rjmp	.+16     	; 0xa2fa <vfprintf+0x114>
    a2ea:	8c 36       	cpi	r24, 0x6C	; 108
    a2ec:	21 f4       	brne	.+8      	; 0xa2f6 <vfprintf+0x110>
    a2ee:	29 2d       	mov	r18, r9
    a2f0:	20 68       	ori	r18, 0x80	; 128
    a2f2:	92 2e       	mov	r9, r18
    a2f4:	02 c0       	rjmp	.+4      	; 0xa2fa <vfprintf+0x114>
    a2f6:	88 36       	cpi	r24, 0x68	; 104
    a2f8:	41 f4       	brne	.+16     	; 0xa30a <vfprintf+0x124>
    a2fa:	f1 01       	movw	r30, r2
    a2fc:	93 fd       	sbrc	r25, 3
    a2fe:	85 91       	lpm	r24, Z+
    a300:	93 ff       	sbrs	r25, 3
    a302:	81 91       	ld	r24, Z+
    a304:	1f 01       	movw	r2, r30
    a306:	81 11       	cpse	r24, r1
    a308:	b3 cf       	rjmp	.-154    	; 0xa270 <vfprintf+0x8a>
    a30a:	9b eb       	ldi	r25, 0xBB	; 187
    a30c:	98 0f       	add	r25, r24
    a30e:	93 30       	cpi	r25, 0x03	; 3
    a310:	20 f4       	brcc	.+8      	; 0xa31a <vfprintf+0x134>
    a312:	99 2d       	mov	r25, r9
    a314:	90 61       	ori	r25, 0x10	; 16
    a316:	80 5e       	subi	r24, 0xE0	; 224
    a318:	07 c0       	rjmp	.+14     	; 0xa328 <vfprintf+0x142>
    a31a:	9b e9       	ldi	r25, 0x9B	; 155
    a31c:	98 0f       	add	r25, r24
    a31e:	93 30       	cpi	r25, 0x03	; 3
    a320:	08 f0       	brcs	.+2      	; 0xa324 <vfprintf+0x13e>
    a322:	66 c1       	rjmp	.+716    	; 0xa5f0 <vfprintf+0x40a>
    a324:	99 2d       	mov	r25, r9
    a326:	9f 7e       	andi	r25, 0xEF	; 239
    a328:	96 ff       	sbrs	r25, 6
    a32a:	16 e0       	ldi	r17, 0x06	; 6
    a32c:	9f 73       	andi	r25, 0x3F	; 63
    a32e:	99 2e       	mov	r9, r25
    a330:	85 36       	cpi	r24, 0x65	; 101
    a332:	19 f4       	brne	.+6      	; 0xa33a <vfprintf+0x154>
    a334:	90 64       	ori	r25, 0x40	; 64
    a336:	99 2e       	mov	r9, r25
    a338:	08 c0       	rjmp	.+16     	; 0xa34a <vfprintf+0x164>
    a33a:	86 36       	cpi	r24, 0x66	; 102
    a33c:	21 f4       	brne	.+8      	; 0xa346 <vfprintf+0x160>
    a33e:	39 2f       	mov	r19, r25
    a340:	30 68       	ori	r19, 0x80	; 128
    a342:	93 2e       	mov	r9, r19
    a344:	02 c0       	rjmp	.+4      	; 0xa34a <vfprintf+0x164>
    a346:	11 11       	cpse	r17, r1
    a348:	11 50       	subi	r17, 0x01	; 1
    a34a:	97 fe       	sbrs	r9, 7
    a34c:	07 c0       	rjmp	.+14     	; 0xa35c <vfprintf+0x176>
    a34e:	1c 33       	cpi	r17, 0x3C	; 60
    a350:	50 f4       	brcc	.+20     	; 0xa366 <vfprintf+0x180>
    a352:	44 24       	eor	r4, r4
    a354:	43 94       	inc	r4
    a356:	41 0e       	add	r4, r17
    a358:	27 e0       	ldi	r18, 0x07	; 7
    a35a:	0b c0       	rjmp	.+22     	; 0xa372 <vfprintf+0x18c>
    a35c:	18 30       	cpi	r17, 0x08	; 8
    a35e:	38 f0       	brcs	.+14     	; 0xa36e <vfprintf+0x188>
    a360:	27 e0       	ldi	r18, 0x07	; 7
    a362:	17 e0       	ldi	r17, 0x07	; 7
    a364:	05 c0       	rjmp	.+10     	; 0xa370 <vfprintf+0x18a>
    a366:	27 e0       	ldi	r18, 0x07	; 7
    a368:	9c e3       	ldi	r25, 0x3C	; 60
    a36a:	49 2e       	mov	r4, r25
    a36c:	02 c0       	rjmp	.+4      	; 0xa372 <vfprintf+0x18c>
    a36e:	21 2f       	mov	r18, r17
    a370:	41 2c       	mov	r4, r1
    a372:	56 01       	movw	r10, r12
    a374:	84 e0       	ldi	r24, 0x04	; 4
    a376:	a8 0e       	add	r10, r24
    a378:	b1 1c       	adc	r11, r1
    a37a:	f6 01       	movw	r30, r12
    a37c:	60 81       	ld	r22, Z
    a37e:	71 81       	ldd	r23, Z+1	; 0x01
    a380:	82 81       	ldd	r24, Z+2	; 0x02
    a382:	93 81       	ldd	r25, Z+3	; 0x03
    a384:	04 2d       	mov	r16, r4
    a386:	a3 01       	movw	r20, r6
    a388:	0e 94 72 58 	call	0xb0e4	; 0xb0e4 <__ftoa_engine>
    a38c:	6c 01       	movw	r12, r24
    a38e:	f9 81       	ldd	r31, Y+1	; 0x01
    a390:	fc 87       	std	Y+12, r31	; 0x0c
    a392:	f0 ff       	sbrs	r31, 0
    a394:	02 c0       	rjmp	.+4      	; 0xa39a <vfprintf+0x1b4>
    a396:	f3 ff       	sbrs	r31, 3
    a398:	06 c0       	rjmp	.+12     	; 0xa3a6 <vfprintf+0x1c0>
    a39a:	91 fc       	sbrc	r9, 1
    a39c:	06 c0       	rjmp	.+12     	; 0xa3aa <vfprintf+0x1c4>
    a39e:	92 fe       	sbrs	r9, 2
    a3a0:	06 c0       	rjmp	.+12     	; 0xa3ae <vfprintf+0x1c8>
    a3a2:	00 e2       	ldi	r16, 0x20	; 32
    a3a4:	05 c0       	rjmp	.+10     	; 0xa3b0 <vfprintf+0x1ca>
    a3a6:	0d e2       	ldi	r16, 0x2D	; 45
    a3a8:	03 c0       	rjmp	.+6      	; 0xa3b0 <vfprintf+0x1ca>
    a3aa:	0b e2       	ldi	r16, 0x2B	; 43
    a3ac:	01 c0       	rjmp	.+2      	; 0xa3b0 <vfprintf+0x1ca>
    a3ae:	00 e0       	ldi	r16, 0x00	; 0
    a3b0:	8c 85       	ldd	r24, Y+12	; 0x0c
    a3b2:	8c 70       	andi	r24, 0x0C	; 12
    a3b4:	19 f0       	breq	.+6      	; 0xa3bc <vfprintf+0x1d6>
    a3b6:	01 11       	cpse	r16, r1
    a3b8:	5a c2       	rjmp	.+1204   	; 0xa86e <vfprintf+0x688>
    a3ba:	9b c2       	rjmp	.+1334   	; 0xa8f2 <vfprintf+0x70c>
    a3bc:	97 fe       	sbrs	r9, 7
    a3be:	10 c0       	rjmp	.+32     	; 0xa3e0 <vfprintf+0x1fa>
    a3c0:	4c 0c       	add	r4, r12
    a3c2:	fc 85       	ldd	r31, Y+12	; 0x0c
    a3c4:	f4 ff       	sbrs	r31, 4
    a3c6:	04 c0       	rjmp	.+8      	; 0xa3d0 <vfprintf+0x1ea>
    a3c8:	8a 81       	ldd	r24, Y+2	; 0x02
    a3ca:	81 33       	cpi	r24, 0x31	; 49
    a3cc:	09 f4       	brne	.+2      	; 0xa3d0 <vfprintf+0x1ea>
    a3ce:	4a 94       	dec	r4
    a3d0:	14 14       	cp	r1, r4
    a3d2:	74 f5       	brge	.+92     	; 0xa430 <vfprintf+0x24a>
    a3d4:	28 e0       	ldi	r18, 0x08	; 8
    a3d6:	24 15       	cp	r18, r4
    a3d8:	78 f5       	brcc	.+94     	; 0xa438 <vfprintf+0x252>
    a3da:	88 e0       	ldi	r24, 0x08	; 8
    a3dc:	48 2e       	mov	r4, r24
    a3de:	2c c0       	rjmp	.+88     	; 0xa438 <vfprintf+0x252>
    a3e0:	96 fc       	sbrc	r9, 6
    a3e2:	2a c0       	rjmp	.+84     	; 0xa438 <vfprintf+0x252>
    a3e4:	81 2f       	mov	r24, r17
    a3e6:	90 e0       	ldi	r25, 0x00	; 0
    a3e8:	8c 15       	cp	r24, r12
    a3ea:	9d 05       	cpc	r25, r13
    a3ec:	9c f0       	brlt	.+38     	; 0xa414 <vfprintf+0x22e>
    a3ee:	3c ef       	ldi	r19, 0xFC	; 252
    a3f0:	c3 16       	cp	r12, r19
    a3f2:	3f ef       	ldi	r19, 0xFF	; 255
    a3f4:	d3 06       	cpc	r13, r19
    a3f6:	74 f0       	brlt	.+28     	; 0xa414 <vfprintf+0x22e>
    a3f8:	89 2d       	mov	r24, r9
    a3fa:	80 68       	ori	r24, 0x80	; 128
    a3fc:	98 2e       	mov	r9, r24
    a3fe:	0a c0       	rjmp	.+20     	; 0xa414 <vfprintf+0x22e>
    a400:	e2 e0       	ldi	r30, 0x02	; 2
    a402:	f0 e0       	ldi	r31, 0x00	; 0
    a404:	ec 0f       	add	r30, r28
    a406:	fd 1f       	adc	r31, r29
    a408:	e1 0f       	add	r30, r17
    a40a:	f1 1d       	adc	r31, r1
    a40c:	80 81       	ld	r24, Z
    a40e:	80 33       	cpi	r24, 0x30	; 48
    a410:	19 f4       	brne	.+6      	; 0xa418 <vfprintf+0x232>
    a412:	11 50       	subi	r17, 0x01	; 1
    a414:	11 11       	cpse	r17, r1
    a416:	f4 cf       	rjmp	.-24     	; 0xa400 <vfprintf+0x21a>
    a418:	97 fe       	sbrs	r9, 7
    a41a:	0e c0       	rjmp	.+28     	; 0xa438 <vfprintf+0x252>
    a41c:	44 24       	eor	r4, r4
    a41e:	43 94       	inc	r4
    a420:	41 0e       	add	r4, r17
    a422:	81 2f       	mov	r24, r17
    a424:	90 e0       	ldi	r25, 0x00	; 0
    a426:	c8 16       	cp	r12, r24
    a428:	d9 06       	cpc	r13, r25
    a42a:	2c f4       	brge	.+10     	; 0xa436 <vfprintf+0x250>
    a42c:	1c 19       	sub	r17, r12
    a42e:	04 c0       	rjmp	.+8      	; 0xa438 <vfprintf+0x252>
    a430:	44 24       	eor	r4, r4
    a432:	43 94       	inc	r4
    a434:	01 c0       	rjmp	.+2      	; 0xa438 <vfprintf+0x252>
    a436:	10 e0       	ldi	r17, 0x00	; 0
    a438:	97 fe       	sbrs	r9, 7
    a43a:	06 c0       	rjmp	.+12     	; 0xa448 <vfprintf+0x262>
    a43c:	1c 14       	cp	r1, r12
    a43e:	1d 04       	cpc	r1, r13
    a440:	34 f4       	brge	.+12     	; 0xa44e <vfprintf+0x268>
    a442:	c6 01       	movw	r24, r12
    a444:	01 96       	adiw	r24, 0x01	; 1
    a446:	05 c0       	rjmp	.+10     	; 0xa452 <vfprintf+0x26c>
    a448:	85 e0       	ldi	r24, 0x05	; 5
    a44a:	90 e0       	ldi	r25, 0x00	; 0
    a44c:	02 c0       	rjmp	.+4      	; 0xa452 <vfprintf+0x26c>
    a44e:	81 e0       	ldi	r24, 0x01	; 1
    a450:	90 e0       	ldi	r25, 0x00	; 0
    a452:	01 11       	cpse	r16, r1
    a454:	01 96       	adiw	r24, 0x01	; 1
    a456:	11 23       	and	r17, r17
    a458:	31 f0       	breq	.+12     	; 0xa466 <vfprintf+0x280>
    a45a:	21 2f       	mov	r18, r17
    a45c:	30 e0       	ldi	r19, 0x00	; 0
    a45e:	2f 5f       	subi	r18, 0xFF	; 255
    a460:	3f 4f       	sbci	r19, 0xFF	; 255
    a462:	82 0f       	add	r24, r18
    a464:	93 1f       	adc	r25, r19
    a466:	25 2d       	mov	r18, r5
    a468:	30 e0       	ldi	r19, 0x00	; 0
    a46a:	82 17       	cp	r24, r18
    a46c:	93 07       	cpc	r25, r19
    a46e:	14 f4       	brge	.+4      	; 0xa474 <vfprintf+0x28e>
    a470:	58 1a       	sub	r5, r24
    a472:	01 c0       	rjmp	.+2      	; 0xa476 <vfprintf+0x290>
    a474:	51 2c       	mov	r5, r1
    a476:	89 2d       	mov	r24, r9
    a478:	89 70       	andi	r24, 0x09	; 9
    a47a:	49 f4       	brne	.+18     	; 0xa48e <vfprintf+0x2a8>
    a47c:	55 20       	and	r5, r5
    a47e:	39 f0       	breq	.+14     	; 0xa48e <vfprintf+0x2a8>
    a480:	b7 01       	movw	r22, r14
    a482:	80 e2       	ldi	r24, 0x20	; 32
    a484:	90 e0       	ldi	r25, 0x00	; 0
    a486:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a48a:	5a 94       	dec	r5
    a48c:	f7 cf       	rjmp	.-18     	; 0xa47c <vfprintf+0x296>
    a48e:	00 23       	and	r16, r16
    a490:	29 f0       	breq	.+10     	; 0xa49c <vfprintf+0x2b6>
    a492:	b7 01       	movw	r22, r14
    a494:	80 2f       	mov	r24, r16
    a496:	90 e0       	ldi	r25, 0x00	; 0
    a498:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a49c:	93 fc       	sbrc	r9, 3
    a49e:	09 c0       	rjmp	.+18     	; 0xa4b2 <vfprintf+0x2cc>
    a4a0:	55 20       	and	r5, r5
    a4a2:	39 f0       	breq	.+14     	; 0xa4b2 <vfprintf+0x2cc>
    a4a4:	b7 01       	movw	r22, r14
    a4a6:	80 e3       	ldi	r24, 0x30	; 48
    a4a8:	90 e0       	ldi	r25, 0x00	; 0
    a4aa:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a4ae:	5a 94       	dec	r5
    a4b0:	f7 cf       	rjmp	.-18     	; 0xa4a0 <vfprintf+0x2ba>
    a4b2:	97 fe       	sbrs	r9, 7
    a4b4:	4c c0       	rjmp	.+152    	; 0xa54e <vfprintf+0x368>
    a4b6:	46 01       	movw	r8, r12
    a4b8:	d7 fe       	sbrs	r13, 7
    a4ba:	02 c0       	rjmp	.+4      	; 0xa4c0 <vfprintf+0x2da>
    a4bc:	81 2c       	mov	r8, r1
    a4be:	91 2c       	mov	r9, r1
    a4c0:	c6 01       	movw	r24, r12
    a4c2:	88 19       	sub	r24, r8
    a4c4:	99 09       	sbc	r25, r9
    a4c6:	f3 01       	movw	r30, r6
    a4c8:	e8 0f       	add	r30, r24
    a4ca:	f9 1f       	adc	r31, r25
    a4cc:	fe 87       	std	Y+14, r31	; 0x0e
    a4ce:	ed 87       	std	Y+13, r30	; 0x0d
    a4d0:	96 01       	movw	r18, r12
    a4d2:	24 19       	sub	r18, r4
    a4d4:	31 09       	sbc	r19, r1
    a4d6:	38 8b       	std	Y+16, r19	; 0x10
    a4d8:	2f 87       	std	Y+15, r18	; 0x0f
    a4da:	01 2f       	mov	r16, r17
    a4dc:	10 e0       	ldi	r17, 0x00	; 0
    a4de:	11 95       	neg	r17
    a4e0:	01 95       	neg	r16
    a4e2:	11 09       	sbc	r17, r1
    a4e4:	3f ef       	ldi	r19, 0xFF	; 255
    a4e6:	83 16       	cp	r8, r19
    a4e8:	93 06       	cpc	r9, r19
    a4ea:	29 f4       	brne	.+10     	; 0xa4f6 <vfprintf+0x310>
    a4ec:	b7 01       	movw	r22, r14
    a4ee:	8e e2       	ldi	r24, 0x2E	; 46
    a4f0:	90 e0       	ldi	r25, 0x00	; 0
    a4f2:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a4f6:	c8 14       	cp	r12, r8
    a4f8:	d9 04       	cpc	r13, r9
    a4fa:	4c f0       	brlt	.+18     	; 0xa50e <vfprintf+0x328>
    a4fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    a4fe:	98 89       	ldd	r25, Y+16	; 0x10
    a500:	88 15       	cp	r24, r8
    a502:	99 05       	cpc	r25, r9
    a504:	24 f4       	brge	.+8      	; 0xa50e <vfprintf+0x328>
    a506:	ed 85       	ldd	r30, Y+13	; 0x0d
    a508:	fe 85       	ldd	r31, Y+14	; 0x0e
    a50a:	81 81       	ldd	r24, Z+1	; 0x01
    a50c:	01 c0       	rjmp	.+2      	; 0xa510 <vfprintf+0x32a>
    a50e:	80 e3       	ldi	r24, 0x30	; 48
    a510:	f1 e0       	ldi	r31, 0x01	; 1
    a512:	8f 1a       	sub	r8, r31
    a514:	91 08       	sbc	r9, r1
    a516:	2d 85       	ldd	r18, Y+13	; 0x0d
    a518:	3e 85       	ldd	r19, Y+14	; 0x0e
    a51a:	2f 5f       	subi	r18, 0xFF	; 255
    a51c:	3f 4f       	sbci	r19, 0xFF	; 255
    a51e:	3e 87       	std	Y+14, r19	; 0x0e
    a520:	2d 87       	std	Y+13, r18	; 0x0d
    a522:	80 16       	cp	r8, r16
    a524:	91 06       	cpc	r9, r17
    a526:	2c f0       	brlt	.+10     	; 0xa532 <vfprintf+0x34c>
    a528:	b7 01       	movw	r22, r14
    a52a:	90 e0       	ldi	r25, 0x00	; 0
    a52c:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a530:	d9 cf       	rjmp	.-78     	; 0xa4e4 <vfprintf+0x2fe>
    a532:	c8 14       	cp	r12, r8
    a534:	d9 04       	cpc	r13, r9
    a536:	41 f4       	brne	.+16     	; 0xa548 <vfprintf+0x362>
    a538:	9a 81       	ldd	r25, Y+2	; 0x02
    a53a:	96 33       	cpi	r25, 0x36	; 54
    a53c:	20 f4       	brcc	.+8      	; 0xa546 <vfprintf+0x360>
    a53e:	95 33       	cpi	r25, 0x35	; 53
    a540:	19 f4       	brne	.+6      	; 0xa548 <vfprintf+0x362>
    a542:	3c 85       	ldd	r19, Y+12	; 0x0c
    a544:	34 ff       	sbrs	r19, 4
    a546:	81 e3       	ldi	r24, 0x31	; 49
    a548:	b7 01       	movw	r22, r14
    a54a:	90 e0       	ldi	r25, 0x00	; 0
    a54c:	4e c0       	rjmp	.+156    	; 0xa5ea <vfprintf+0x404>
    a54e:	8a 81       	ldd	r24, Y+2	; 0x02
    a550:	81 33       	cpi	r24, 0x31	; 49
    a552:	19 f0       	breq	.+6      	; 0xa55a <vfprintf+0x374>
    a554:	9c 85       	ldd	r25, Y+12	; 0x0c
    a556:	9f 7e       	andi	r25, 0xEF	; 239
    a558:	9c 87       	std	Y+12, r25	; 0x0c
    a55a:	b7 01       	movw	r22, r14
    a55c:	90 e0       	ldi	r25, 0x00	; 0
    a55e:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a562:	11 11       	cpse	r17, r1
    a564:	05 c0       	rjmp	.+10     	; 0xa570 <vfprintf+0x38a>
    a566:	94 fc       	sbrc	r9, 4
    a568:	18 c0       	rjmp	.+48     	; 0xa59a <vfprintf+0x3b4>
    a56a:	85 e6       	ldi	r24, 0x65	; 101
    a56c:	90 e0       	ldi	r25, 0x00	; 0
    a56e:	17 c0       	rjmp	.+46     	; 0xa59e <vfprintf+0x3b8>
    a570:	b7 01       	movw	r22, r14
    a572:	8e e2       	ldi	r24, 0x2E	; 46
    a574:	90 e0       	ldi	r25, 0x00	; 0
    a576:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a57a:	1e 5f       	subi	r17, 0xFE	; 254
    a57c:	82 e0       	ldi	r24, 0x02	; 2
    a57e:	01 e0       	ldi	r16, 0x01	; 1
    a580:	08 0f       	add	r16, r24
    a582:	f3 01       	movw	r30, r6
    a584:	e8 0f       	add	r30, r24
    a586:	f1 1d       	adc	r31, r1
    a588:	80 81       	ld	r24, Z
    a58a:	b7 01       	movw	r22, r14
    a58c:	90 e0       	ldi	r25, 0x00	; 0
    a58e:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a592:	80 2f       	mov	r24, r16
    a594:	01 13       	cpse	r16, r17
    a596:	f3 cf       	rjmp	.-26     	; 0xa57e <vfprintf+0x398>
    a598:	e6 cf       	rjmp	.-52     	; 0xa566 <vfprintf+0x380>
    a59a:	85 e4       	ldi	r24, 0x45	; 69
    a59c:	90 e0       	ldi	r25, 0x00	; 0
    a59e:	b7 01       	movw	r22, r14
    a5a0:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a5a4:	d7 fc       	sbrc	r13, 7
    a5a6:	06 c0       	rjmp	.+12     	; 0xa5b4 <vfprintf+0x3ce>
    a5a8:	c1 14       	cp	r12, r1
    a5aa:	d1 04       	cpc	r13, r1
    a5ac:	41 f4       	brne	.+16     	; 0xa5be <vfprintf+0x3d8>
    a5ae:	ec 85       	ldd	r30, Y+12	; 0x0c
    a5b0:	e4 ff       	sbrs	r30, 4
    a5b2:	05 c0       	rjmp	.+10     	; 0xa5be <vfprintf+0x3d8>
    a5b4:	d1 94       	neg	r13
    a5b6:	c1 94       	neg	r12
    a5b8:	d1 08       	sbc	r13, r1
    a5ba:	8d e2       	ldi	r24, 0x2D	; 45
    a5bc:	01 c0       	rjmp	.+2      	; 0xa5c0 <vfprintf+0x3da>
    a5be:	8b e2       	ldi	r24, 0x2B	; 43
    a5c0:	b7 01       	movw	r22, r14
    a5c2:	90 e0       	ldi	r25, 0x00	; 0
    a5c4:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a5c8:	80 e3       	ldi	r24, 0x30	; 48
    a5ca:	2a e0       	ldi	r18, 0x0A	; 10
    a5cc:	c2 16       	cp	r12, r18
    a5ce:	d1 04       	cpc	r13, r1
    a5d0:	2c f0       	brlt	.+10     	; 0xa5dc <vfprintf+0x3f6>
    a5d2:	8f 5f       	subi	r24, 0xFF	; 255
    a5d4:	fa e0       	ldi	r31, 0x0A	; 10
    a5d6:	cf 1a       	sub	r12, r31
    a5d8:	d1 08       	sbc	r13, r1
    a5da:	f7 cf       	rjmp	.-18     	; 0xa5ca <vfprintf+0x3e4>
    a5dc:	b7 01       	movw	r22, r14
    a5de:	90 e0       	ldi	r25, 0x00	; 0
    a5e0:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a5e4:	b7 01       	movw	r22, r14
    a5e6:	c6 01       	movw	r24, r12
    a5e8:	c0 96       	adiw	r24, 0x30	; 48
    a5ea:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a5ee:	54 c1       	rjmp	.+680    	; 0xa898 <vfprintf+0x6b2>
    a5f0:	83 36       	cpi	r24, 0x63	; 99
    a5f2:	31 f0       	breq	.+12     	; 0xa600 <vfprintf+0x41a>
    a5f4:	83 37       	cpi	r24, 0x73	; 115
    a5f6:	79 f0       	breq	.+30     	; 0xa616 <vfprintf+0x430>
    a5f8:	83 35       	cpi	r24, 0x53	; 83
    a5fa:	09 f0       	breq	.+2      	; 0xa5fe <vfprintf+0x418>
    a5fc:	56 c0       	rjmp	.+172    	; 0xa6aa <vfprintf+0x4c4>
    a5fe:	20 c0       	rjmp	.+64     	; 0xa640 <vfprintf+0x45a>
    a600:	56 01       	movw	r10, r12
    a602:	32 e0       	ldi	r19, 0x02	; 2
    a604:	a3 0e       	add	r10, r19
    a606:	b1 1c       	adc	r11, r1
    a608:	f6 01       	movw	r30, r12
    a60a:	80 81       	ld	r24, Z
    a60c:	89 83       	std	Y+1, r24	; 0x01
    a60e:	01 e0       	ldi	r16, 0x01	; 1
    a610:	10 e0       	ldi	r17, 0x00	; 0
    a612:	63 01       	movw	r12, r6
    a614:	12 c0       	rjmp	.+36     	; 0xa63a <vfprintf+0x454>
    a616:	56 01       	movw	r10, r12
    a618:	f2 e0       	ldi	r31, 0x02	; 2
    a61a:	af 0e       	add	r10, r31
    a61c:	b1 1c       	adc	r11, r1
    a61e:	f6 01       	movw	r30, r12
    a620:	c0 80       	ld	r12, Z
    a622:	d1 80       	ldd	r13, Z+1	; 0x01
    a624:	96 fe       	sbrs	r9, 6
    a626:	03 c0       	rjmp	.+6      	; 0xa62e <vfprintf+0x448>
    a628:	61 2f       	mov	r22, r17
    a62a:	70 e0       	ldi	r23, 0x00	; 0
    a62c:	02 c0       	rjmp	.+4      	; 0xa632 <vfprintf+0x44c>
    a62e:	6f ef       	ldi	r22, 0xFF	; 255
    a630:	7f ef       	ldi	r23, 0xFF	; 255
    a632:	c6 01       	movw	r24, r12
    a634:	0e 94 65 59 	call	0xb2ca	; 0xb2ca <strnlen>
    a638:	8c 01       	movw	r16, r24
    a63a:	f9 2d       	mov	r31, r9
    a63c:	ff 77       	andi	r31, 0x7F	; 127
    a63e:	14 c0       	rjmp	.+40     	; 0xa668 <vfprintf+0x482>
    a640:	56 01       	movw	r10, r12
    a642:	22 e0       	ldi	r18, 0x02	; 2
    a644:	a2 0e       	add	r10, r18
    a646:	b1 1c       	adc	r11, r1
    a648:	f6 01       	movw	r30, r12
    a64a:	c0 80       	ld	r12, Z
    a64c:	d1 80       	ldd	r13, Z+1	; 0x01
    a64e:	96 fe       	sbrs	r9, 6
    a650:	03 c0       	rjmp	.+6      	; 0xa658 <vfprintf+0x472>
    a652:	61 2f       	mov	r22, r17
    a654:	70 e0       	ldi	r23, 0x00	; 0
    a656:	02 c0       	rjmp	.+4      	; 0xa65c <vfprintf+0x476>
    a658:	6f ef       	ldi	r22, 0xFF	; 255
    a65a:	7f ef       	ldi	r23, 0xFF	; 255
    a65c:	c6 01       	movw	r24, r12
    a65e:	0e 94 4a 59 	call	0xb294	; 0xb294 <strnlen_P>
    a662:	8c 01       	movw	r16, r24
    a664:	f9 2d       	mov	r31, r9
    a666:	f0 68       	ori	r31, 0x80	; 128
    a668:	9f 2e       	mov	r9, r31
    a66a:	f3 fd       	sbrc	r31, 3
    a66c:	1a c0       	rjmp	.+52     	; 0xa6a2 <vfprintf+0x4bc>
    a66e:	85 2d       	mov	r24, r5
    a670:	90 e0       	ldi	r25, 0x00	; 0
    a672:	08 17       	cp	r16, r24
    a674:	19 07       	cpc	r17, r25
    a676:	a8 f4       	brcc	.+42     	; 0xa6a2 <vfprintf+0x4bc>
    a678:	b7 01       	movw	r22, r14
    a67a:	80 e2       	ldi	r24, 0x20	; 32
    a67c:	90 e0       	ldi	r25, 0x00	; 0
    a67e:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a682:	5a 94       	dec	r5
    a684:	f4 cf       	rjmp	.-24     	; 0xa66e <vfprintf+0x488>
    a686:	f6 01       	movw	r30, r12
    a688:	97 fc       	sbrc	r9, 7
    a68a:	85 91       	lpm	r24, Z+
    a68c:	97 fe       	sbrs	r9, 7
    a68e:	81 91       	ld	r24, Z+
    a690:	6f 01       	movw	r12, r30
    a692:	b7 01       	movw	r22, r14
    a694:	90 e0       	ldi	r25, 0x00	; 0
    a696:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a69a:	51 10       	cpse	r5, r1
    a69c:	5a 94       	dec	r5
    a69e:	01 50       	subi	r16, 0x01	; 1
    a6a0:	11 09       	sbc	r17, r1
    a6a2:	01 15       	cp	r16, r1
    a6a4:	11 05       	cpc	r17, r1
    a6a6:	79 f7       	brne	.-34     	; 0xa686 <vfprintf+0x4a0>
    a6a8:	f7 c0       	rjmp	.+494    	; 0xa898 <vfprintf+0x6b2>
    a6aa:	84 36       	cpi	r24, 0x64	; 100
    a6ac:	11 f0       	breq	.+4      	; 0xa6b2 <vfprintf+0x4cc>
    a6ae:	89 36       	cpi	r24, 0x69	; 105
    a6b0:	61 f5       	brne	.+88     	; 0xa70a <vfprintf+0x524>
    a6b2:	56 01       	movw	r10, r12
    a6b4:	97 fe       	sbrs	r9, 7
    a6b6:	09 c0       	rjmp	.+18     	; 0xa6ca <vfprintf+0x4e4>
    a6b8:	24 e0       	ldi	r18, 0x04	; 4
    a6ba:	a2 0e       	add	r10, r18
    a6bc:	b1 1c       	adc	r11, r1
    a6be:	f6 01       	movw	r30, r12
    a6c0:	60 81       	ld	r22, Z
    a6c2:	71 81       	ldd	r23, Z+1	; 0x01
    a6c4:	82 81       	ldd	r24, Z+2	; 0x02
    a6c6:	93 81       	ldd	r25, Z+3	; 0x03
    a6c8:	0a c0       	rjmp	.+20     	; 0xa6de <vfprintf+0x4f8>
    a6ca:	f2 e0       	ldi	r31, 0x02	; 2
    a6cc:	af 0e       	add	r10, r31
    a6ce:	b1 1c       	adc	r11, r1
    a6d0:	f6 01       	movw	r30, r12
    a6d2:	60 81       	ld	r22, Z
    a6d4:	71 81       	ldd	r23, Z+1	; 0x01
    a6d6:	07 2e       	mov	r0, r23
    a6d8:	00 0c       	add	r0, r0
    a6da:	88 0b       	sbc	r24, r24
    a6dc:	99 0b       	sbc	r25, r25
    a6de:	f9 2d       	mov	r31, r9
    a6e0:	ff 76       	andi	r31, 0x6F	; 111
    a6e2:	9f 2e       	mov	r9, r31
    a6e4:	97 ff       	sbrs	r25, 7
    a6e6:	09 c0       	rjmp	.+18     	; 0xa6fa <vfprintf+0x514>
    a6e8:	90 95       	com	r25
    a6ea:	80 95       	com	r24
    a6ec:	70 95       	com	r23
    a6ee:	61 95       	neg	r22
    a6f0:	7f 4f       	sbci	r23, 0xFF	; 255
    a6f2:	8f 4f       	sbci	r24, 0xFF	; 255
    a6f4:	9f 4f       	sbci	r25, 0xFF	; 255
    a6f6:	f0 68       	ori	r31, 0x80	; 128
    a6f8:	9f 2e       	mov	r9, r31
    a6fa:	2a e0       	ldi	r18, 0x0A	; 10
    a6fc:	30 e0       	ldi	r19, 0x00	; 0
    a6fe:	a3 01       	movw	r20, r6
    a700:	0e 94 11 5a 	call	0xb422	; 0xb422 <__ultoa_invert>
    a704:	c8 2e       	mov	r12, r24
    a706:	c6 18       	sub	r12, r6
    a708:	3f c0       	rjmp	.+126    	; 0xa788 <vfprintf+0x5a2>
    a70a:	09 2d       	mov	r16, r9
    a70c:	85 37       	cpi	r24, 0x75	; 117
    a70e:	21 f4       	brne	.+8      	; 0xa718 <vfprintf+0x532>
    a710:	0f 7e       	andi	r16, 0xEF	; 239
    a712:	2a e0       	ldi	r18, 0x0A	; 10
    a714:	30 e0       	ldi	r19, 0x00	; 0
    a716:	1d c0       	rjmp	.+58     	; 0xa752 <vfprintf+0x56c>
    a718:	09 7f       	andi	r16, 0xF9	; 249
    a71a:	8f 36       	cpi	r24, 0x6F	; 111
    a71c:	91 f0       	breq	.+36     	; 0xa742 <vfprintf+0x55c>
    a71e:	18 f4       	brcc	.+6      	; 0xa726 <vfprintf+0x540>
    a720:	88 35       	cpi	r24, 0x58	; 88
    a722:	59 f0       	breq	.+22     	; 0xa73a <vfprintf+0x554>
    a724:	c3 c0       	rjmp	.+390    	; 0xa8ac <vfprintf+0x6c6>
    a726:	80 37       	cpi	r24, 0x70	; 112
    a728:	19 f0       	breq	.+6      	; 0xa730 <vfprintf+0x54a>
    a72a:	88 37       	cpi	r24, 0x78	; 120
    a72c:	11 f0       	breq	.+4      	; 0xa732 <vfprintf+0x54c>
    a72e:	be c0       	rjmp	.+380    	; 0xa8ac <vfprintf+0x6c6>
    a730:	00 61       	ori	r16, 0x10	; 16
    a732:	04 ff       	sbrs	r16, 4
    a734:	09 c0       	rjmp	.+18     	; 0xa748 <vfprintf+0x562>
    a736:	04 60       	ori	r16, 0x04	; 4
    a738:	07 c0       	rjmp	.+14     	; 0xa748 <vfprintf+0x562>
    a73a:	94 fe       	sbrs	r9, 4
    a73c:	08 c0       	rjmp	.+16     	; 0xa74e <vfprintf+0x568>
    a73e:	06 60       	ori	r16, 0x06	; 6
    a740:	06 c0       	rjmp	.+12     	; 0xa74e <vfprintf+0x568>
    a742:	28 e0       	ldi	r18, 0x08	; 8
    a744:	30 e0       	ldi	r19, 0x00	; 0
    a746:	05 c0       	rjmp	.+10     	; 0xa752 <vfprintf+0x56c>
    a748:	20 e1       	ldi	r18, 0x10	; 16
    a74a:	30 e0       	ldi	r19, 0x00	; 0
    a74c:	02 c0       	rjmp	.+4      	; 0xa752 <vfprintf+0x56c>
    a74e:	20 e1       	ldi	r18, 0x10	; 16
    a750:	32 e0       	ldi	r19, 0x02	; 2
    a752:	56 01       	movw	r10, r12
    a754:	07 ff       	sbrs	r16, 7
    a756:	09 c0       	rjmp	.+18     	; 0xa76a <vfprintf+0x584>
    a758:	84 e0       	ldi	r24, 0x04	; 4
    a75a:	a8 0e       	add	r10, r24
    a75c:	b1 1c       	adc	r11, r1
    a75e:	f6 01       	movw	r30, r12
    a760:	60 81       	ld	r22, Z
    a762:	71 81       	ldd	r23, Z+1	; 0x01
    a764:	82 81       	ldd	r24, Z+2	; 0x02
    a766:	93 81       	ldd	r25, Z+3	; 0x03
    a768:	08 c0       	rjmp	.+16     	; 0xa77a <vfprintf+0x594>
    a76a:	f2 e0       	ldi	r31, 0x02	; 2
    a76c:	af 0e       	add	r10, r31
    a76e:	b1 1c       	adc	r11, r1
    a770:	f6 01       	movw	r30, r12
    a772:	60 81       	ld	r22, Z
    a774:	71 81       	ldd	r23, Z+1	; 0x01
    a776:	80 e0       	ldi	r24, 0x00	; 0
    a778:	90 e0       	ldi	r25, 0x00	; 0
    a77a:	a3 01       	movw	r20, r6
    a77c:	0e 94 11 5a 	call	0xb422	; 0xb422 <__ultoa_invert>
    a780:	c8 2e       	mov	r12, r24
    a782:	c6 18       	sub	r12, r6
    a784:	0f 77       	andi	r16, 0x7F	; 127
    a786:	90 2e       	mov	r9, r16
    a788:	96 fe       	sbrs	r9, 6
    a78a:	0b c0       	rjmp	.+22     	; 0xa7a2 <vfprintf+0x5bc>
    a78c:	09 2d       	mov	r16, r9
    a78e:	0e 7f       	andi	r16, 0xFE	; 254
    a790:	c1 16       	cp	r12, r17
    a792:	50 f4       	brcc	.+20     	; 0xa7a8 <vfprintf+0x5c2>
    a794:	94 fe       	sbrs	r9, 4
    a796:	0a c0       	rjmp	.+20     	; 0xa7ac <vfprintf+0x5c6>
    a798:	92 fc       	sbrc	r9, 2
    a79a:	08 c0       	rjmp	.+16     	; 0xa7ac <vfprintf+0x5c6>
    a79c:	09 2d       	mov	r16, r9
    a79e:	0e 7e       	andi	r16, 0xEE	; 238
    a7a0:	05 c0       	rjmp	.+10     	; 0xa7ac <vfprintf+0x5c6>
    a7a2:	dc 2c       	mov	r13, r12
    a7a4:	09 2d       	mov	r16, r9
    a7a6:	03 c0       	rjmp	.+6      	; 0xa7ae <vfprintf+0x5c8>
    a7a8:	dc 2c       	mov	r13, r12
    a7aa:	01 c0       	rjmp	.+2      	; 0xa7ae <vfprintf+0x5c8>
    a7ac:	d1 2e       	mov	r13, r17
    a7ae:	04 ff       	sbrs	r16, 4
    a7b0:	0d c0       	rjmp	.+26     	; 0xa7cc <vfprintf+0x5e6>
    a7b2:	fe 01       	movw	r30, r28
    a7b4:	ec 0d       	add	r30, r12
    a7b6:	f1 1d       	adc	r31, r1
    a7b8:	80 81       	ld	r24, Z
    a7ba:	80 33       	cpi	r24, 0x30	; 48
    a7bc:	11 f4       	brne	.+4      	; 0xa7c2 <vfprintf+0x5dc>
    a7be:	09 7e       	andi	r16, 0xE9	; 233
    a7c0:	09 c0       	rjmp	.+18     	; 0xa7d4 <vfprintf+0x5ee>
    a7c2:	02 ff       	sbrs	r16, 2
    a7c4:	06 c0       	rjmp	.+12     	; 0xa7d2 <vfprintf+0x5ec>
    a7c6:	d3 94       	inc	r13
    a7c8:	d3 94       	inc	r13
    a7ca:	04 c0       	rjmp	.+8      	; 0xa7d4 <vfprintf+0x5ee>
    a7cc:	80 2f       	mov	r24, r16
    a7ce:	86 78       	andi	r24, 0x86	; 134
    a7d0:	09 f0       	breq	.+2      	; 0xa7d4 <vfprintf+0x5ee>
    a7d2:	d3 94       	inc	r13
    a7d4:	03 fd       	sbrc	r16, 3
    a7d6:	11 c0       	rjmp	.+34     	; 0xa7fa <vfprintf+0x614>
    a7d8:	00 ff       	sbrs	r16, 0
    a7da:	06 c0       	rjmp	.+12     	; 0xa7e8 <vfprintf+0x602>
    a7dc:	1c 2d       	mov	r17, r12
    a7de:	d5 14       	cp	r13, r5
    a7e0:	80 f4       	brcc	.+32     	; 0xa802 <vfprintf+0x61c>
    a7e2:	15 0d       	add	r17, r5
    a7e4:	1d 19       	sub	r17, r13
    a7e6:	0d c0       	rjmp	.+26     	; 0xa802 <vfprintf+0x61c>
    a7e8:	d5 14       	cp	r13, r5
    a7ea:	58 f4       	brcc	.+22     	; 0xa802 <vfprintf+0x61c>
    a7ec:	b7 01       	movw	r22, r14
    a7ee:	80 e2       	ldi	r24, 0x20	; 32
    a7f0:	90 e0       	ldi	r25, 0x00	; 0
    a7f2:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a7f6:	d3 94       	inc	r13
    a7f8:	f7 cf       	rjmp	.-18     	; 0xa7e8 <vfprintf+0x602>
    a7fa:	d5 14       	cp	r13, r5
    a7fc:	10 f4       	brcc	.+4      	; 0xa802 <vfprintf+0x61c>
    a7fe:	5d 18       	sub	r5, r13
    a800:	01 c0       	rjmp	.+2      	; 0xa804 <vfprintf+0x61e>
    a802:	51 2c       	mov	r5, r1
    a804:	04 ff       	sbrs	r16, 4
    a806:	10 c0       	rjmp	.+32     	; 0xa828 <vfprintf+0x642>
    a808:	b7 01       	movw	r22, r14
    a80a:	80 e3       	ldi	r24, 0x30	; 48
    a80c:	90 e0       	ldi	r25, 0x00	; 0
    a80e:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a812:	02 ff       	sbrs	r16, 2
    a814:	17 c0       	rjmp	.+46     	; 0xa844 <vfprintf+0x65e>
    a816:	01 fd       	sbrc	r16, 1
    a818:	03 c0       	rjmp	.+6      	; 0xa820 <vfprintf+0x63a>
    a81a:	88 e7       	ldi	r24, 0x78	; 120
    a81c:	90 e0       	ldi	r25, 0x00	; 0
    a81e:	02 c0       	rjmp	.+4      	; 0xa824 <vfprintf+0x63e>
    a820:	88 e5       	ldi	r24, 0x58	; 88
    a822:	90 e0       	ldi	r25, 0x00	; 0
    a824:	b7 01       	movw	r22, r14
    a826:	0c c0       	rjmp	.+24     	; 0xa840 <vfprintf+0x65a>
    a828:	80 2f       	mov	r24, r16
    a82a:	86 78       	andi	r24, 0x86	; 134
    a82c:	59 f0       	breq	.+22     	; 0xa844 <vfprintf+0x65e>
    a82e:	01 ff       	sbrs	r16, 1
    a830:	02 c0       	rjmp	.+4      	; 0xa836 <vfprintf+0x650>
    a832:	8b e2       	ldi	r24, 0x2B	; 43
    a834:	01 c0       	rjmp	.+2      	; 0xa838 <vfprintf+0x652>
    a836:	80 e2       	ldi	r24, 0x20	; 32
    a838:	07 fd       	sbrc	r16, 7
    a83a:	8d e2       	ldi	r24, 0x2D	; 45
    a83c:	b7 01       	movw	r22, r14
    a83e:	90 e0       	ldi	r25, 0x00	; 0
    a840:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a844:	c1 16       	cp	r12, r17
    a846:	38 f4       	brcc	.+14     	; 0xa856 <vfprintf+0x670>
    a848:	b7 01       	movw	r22, r14
    a84a:	80 e3       	ldi	r24, 0x30	; 48
    a84c:	90 e0       	ldi	r25, 0x00	; 0
    a84e:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a852:	11 50       	subi	r17, 0x01	; 1
    a854:	f7 cf       	rjmp	.-18     	; 0xa844 <vfprintf+0x65e>
    a856:	ca 94       	dec	r12
    a858:	f3 01       	movw	r30, r6
    a85a:	ec 0d       	add	r30, r12
    a85c:	f1 1d       	adc	r31, r1
    a85e:	80 81       	ld	r24, Z
    a860:	b7 01       	movw	r22, r14
    a862:	90 e0       	ldi	r25, 0x00	; 0
    a864:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a868:	c1 10       	cpse	r12, r1
    a86a:	f5 cf       	rjmp	.-22     	; 0xa856 <vfprintf+0x670>
    a86c:	15 c0       	rjmp	.+42     	; 0xa898 <vfprintf+0x6b2>
    a86e:	f4 e0       	ldi	r31, 0x04	; 4
    a870:	f5 15       	cp	r31, r5
    a872:	60 f5       	brcc	.+88     	; 0xa8cc <vfprintf+0x6e6>
    a874:	84 e0       	ldi	r24, 0x04	; 4
    a876:	58 1a       	sub	r5, r24
    a878:	93 fe       	sbrs	r9, 3
    a87a:	1f c0       	rjmp	.+62     	; 0xa8ba <vfprintf+0x6d4>
    a87c:	01 11       	cpse	r16, r1
    a87e:	27 c0       	rjmp	.+78     	; 0xa8ce <vfprintf+0x6e8>
    a880:	2c 85       	ldd	r18, Y+12	; 0x0c
    a882:	23 ff       	sbrs	r18, 3
    a884:	2a c0       	rjmp	.+84     	; 0xa8da <vfprintf+0x6f4>
    a886:	00 e5       	ldi	r16, 0x50	; 80
    a888:	11 e0       	ldi	r17, 0x01	; 1
    a88a:	39 2d       	mov	r19, r9
    a88c:	30 71       	andi	r19, 0x10	; 16
    a88e:	93 2e       	mov	r9, r19
    a890:	f8 01       	movw	r30, r16
    a892:	84 91       	lpm	r24, Z
    a894:	81 11       	cpse	r24, r1
    a896:	24 c0       	rjmp	.+72     	; 0xa8e0 <vfprintf+0x6fa>
    a898:	55 20       	and	r5, r5
    a89a:	09 f4       	brne	.+2      	; 0xa89e <vfprintf+0x6b8>
    a89c:	e4 cc       	rjmp	.-1592   	; 0xa266 <vfprintf+0x80>
    a89e:	b7 01       	movw	r22, r14
    a8a0:	80 e2       	ldi	r24, 0x20	; 32
    a8a2:	90 e0       	ldi	r25, 0x00	; 0
    a8a4:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a8a8:	5a 94       	dec	r5
    a8aa:	f6 cf       	rjmp	.-20     	; 0xa898 <vfprintf+0x6b2>
    a8ac:	f7 01       	movw	r30, r14
    a8ae:	86 81       	ldd	r24, Z+6	; 0x06
    a8b0:	97 81       	ldd	r25, Z+7	; 0x07
    a8b2:	26 c0       	rjmp	.+76     	; 0xa900 <vfprintf+0x71a>
    a8b4:	8f ef       	ldi	r24, 0xFF	; 255
    a8b6:	9f ef       	ldi	r25, 0xFF	; 255
    a8b8:	23 c0       	rjmp	.+70     	; 0xa900 <vfprintf+0x71a>
    a8ba:	b7 01       	movw	r22, r14
    a8bc:	80 e2       	ldi	r24, 0x20	; 32
    a8be:	90 e0       	ldi	r25, 0x00	; 0
    a8c0:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a8c4:	5a 94       	dec	r5
    a8c6:	51 10       	cpse	r5, r1
    a8c8:	f8 cf       	rjmp	.-16     	; 0xa8ba <vfprintf+0x6d4>
    a8ca:	d8 cf       	rjmp	.-80     	; 0xa87c <vfprintf+0x696>
    a8cc:	51 2c       	mov	r5, r1
    a8ce:	b7 01       	movw	r22, r14
    a8d0:	80 2f       	mov	r24, r16
    a8d2:	90 e0       	ldi	r25, 0x00	; 0
    a8d4:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a8d8:	d3 cf       	rjmp	.-90     	; 0xa880 <vfprintf+0x69a>
    a8da:	04 e5       	ldi	r16, 0x54	; 84
    a8dc:	11 e0       	ldi	r17, 0x01	; 1
    a8de:	d5 cf       	rjmp	.-86     	; 0xa88a <vfprintf+0x6a4>
    a8e0:	91 10       	cpse	r9, r1
    a8e2:	80 52       	subi	r24, 0x20	; 32
    a8e4:	b7 01       	movw	r22, r14
    a8e6:	90 e0       	ldi	r25, 0x00	; 0
    a8e8:	0e 94 bb 59 	call	0xb376	; 0xb376 <fputc>
    a8ec:	0f 5f       	subi	r16, 0xFF	; 255
    a8ee:	1f 4f       	sbci	r17, 0xFF	; 255
    a8f0:	cf cf       	rjmp	.-98     	; 0xa890 <vfprintf+0x6aa>
    a8f2:	23 e0       	ldi	r18, 0x03	; 3
    a8f4:	25 15       	cp	r18, r5
    a8f6:	10 f4       	brcc	.+4      	; 0xa8fc <vfprintf+0x716>
    a8f8:	83 e0       	ldi	r24, 0x03	; 3
    a8fa:	bd cf       	rjmp	.-134    	; 0xa876 <vfprintf+0x690>
    a8fc:	51 2c       	mov	r5, r1
    a8fe:	c0 cf       	rjmp	.-128    	; 0xa880 <vfprintf+0x69a>
    a900:	60 96       	adiw	r28, 0x10	; 16
    a902:	0f b6       	in	r0, 0x3f	; 63
    a904:	f8 94       	cli
    a906:	de bf       	out	0x3e, r29	; 62
    a908:	0f be       	out	0x3f, r0	; 63
    a90a:	cd bf       	out	0x3d, r28	; 61
    a90c:	df 91       	pop	r29
    a90e:	cf 91       	pop	r28
    a910:	1f 91       	pop	r17
    a912:	0f 91       	pop	r16
    a914:	ff 90       	pop	r15
    a916:	ef 90       	pop	r14
    a918:	df 90       	pop	r13
    a91a:	cf 90       	pop	r12
    a91c:	bf 90       	pop	r11
    a91e:	af 90       	pop	r10
    a920:	9f 90       	pop	r9
    a922:	8f 90       	pop	r8
    a924:	7f 90       	pop	r7
    a926:	6f 90       	pop	r6
    a928:	5f 90       	pop	r5
    a92a:	4f 90       	pop	r4
    a92c:	3f 90       	pop	r3
    a92e:	2f 90       	pop	r2
    a930:	08 95       	ret

0000a932 <__subsf3>:
    a932:	50 58       	subi	r21, 0x80	; 128

0000a934 <__addsf3>:
    a934:	bb 27       	eor	r27, r27
    a936:	aa 27       	eor	r26, r26
    a938:	0e 94 b1 54 	call	0xa962	; 0xa962 <__addsf3x>
    a93c:	0c 94 02 56 	jmp	0xac04	; 0xac04 <__fp_round>
    a940:	0e 94 f4 55 	call	0xabe8	; 0xabe8 <__fp_pscA>
    a944:	38 f0       	brcs	.+14     	; 0xa954 <__addsf3+0x20>
    a946:	0e 94 fb 55 	call	0xabf6	; 0xabf6 <__fp_pscB>
    a94a:	20 f0       	brcs	.+8      	; 0xa954 <__addsf3+0x20>
    a94c:	39 f4       	brne	.+14     	; 0xa95c <__addsf3+0x28>
    a94e:	9f 3f       	cpi	r25, 0xFF	; 255
    a950:	19 f4       	brne	.+6      	; 0xa958 <__addsf3+0x24>
    a952:	26 f4       	brtc	.+8      	; 0xa95c <__addsf3+0x28>
    a954:	0c 94 f1 55 	jmp	0xabe2	; 0xabe2 <__fp_nan>
    a958:	0e f4       	brtc	.+2      	; 0xa95c <__addsf3+0x28>
    a95a:	e0 95       	com	r30
    a95c:	e7 fb       	bst	r30, 7
    a95e:	0c 94 eb 55 	jmp	0xabd6	; 0xabd6 <__fp_inf>

0000a962 <__addsf3x>:
    a962:	e9 2f       	mov	r30, r25
    a964:	0e 94 13 56 	call	0xac26	; 0xac26 <__fp_split3>
    a968:	58 f3       	brcs	.-42     	; 0xa940 <__addsf3+0xc>
    a96a:	ba 17       	cp	r27, r26
    a96c:	62 07       	cpc	r22, r18
    a96e:	73 07       	cpc	r23, r19
    a970:	84 07       	cpc	r24, r20
    a972:	95 07       	cpc	r25, r21
    a974:	20 f0       	brcs	.+8      	; 0xa97e <__addsf3x+0x1c>
    a976:	79 f4       	brne	.+30     	; 0xa996 <__addsf3x+0x34>
    a978:	a6 f5       	brtc	.+104    	; 0xa9e2 <__addsf3x+0x80>
    a97a:	0c 94 35 56 	jmp	0xac6a	; 0xac6a <__fp_zero>
    a97e:	0e f4       	brtc	.+2      	; 0xa982 <__addsf3x+0x20>
    a980:	e0 95       	com	r30
    a982:	0b 2e       	mov	r0, r27
    a984:	ba 2f       	mov	r27, r26
    a986:	a0 2d       	mov	r26, r0
    a988:	0b 01       	movw	r0, r22
    a98a:	b9 01       	movw	r22, r18
    a98c:	90 01       	movw	r18, r0
    a98e:	0c 01       	movw	r0, r24
    a990:	ca 01       	movw	r24, r20
    a992:	a0 01       	movw	r20, r0
    a994:	11 24       	eor	r1, r1
    a996:	ff 27       	eor	r31, r31
    a998:	59 1b       	sub	r21, r25
    a99a:	99 f0       	breq	.+38     	; 0xa9c2 <__addsf3x+0x60>
    a99c:	59 3f       	cpi	r21, 0xF9	; 249
    a99e:	50 f4       	brcc	.+20     	; 0xa9b4 <__addsf3x+0x52>
    a9a0:	50 3e       	cpi	r21, 0xE0	; 224
    a9a2:	68 f1       	brcs	.+90     	; 0xa9fe <__addsf3x+0x9c>
    a9a4:	1a 16       	cp	r1, r26
    a9a6:	f0 40       	sbci	r31, 0x00	; 0
    a9a8:	a2 2f       	mov	r26, r18
    a9aa:	23 2f       	mov	r18, r19
    a9ac:	34 2f       	mov	r19, r20
    a9ae:	44 27       	eor	r20, r20
    a9b0:	58 5f       	subi	r21, 0xF8	; 248
    a9b2:	f3 cf       	rjmp	.-26     	; 0xa99a <__addsf3x+0x38>
    a9b4:	46 95       	lsr	r20
    a9b6:	37 95       	ror	r19
    a9b8:	27 95       	ror	r18
    a9ba:	a7 95       	ror	r26
    a9bc:	f0 40       	sbci	r31, 0x00	; 0
    a9be:	53 95       	inc	r21
    a9c0:	c9 f7       	brne	.-14     	; 0xa9b4 <__addsf3x+0x52>
    a9c2:	7e f4       	brtc	.+30     	; 0xa9e2 <__addsf3x+0x80>
    a9c4:	1f 16       	cp	r1, r31
    a9c6:	ba 0b       	sbc	r27, r26
    a9c8:	62 0b       	sbc	r22, r18
    a9ca:	73 0b       	sbc	r23, r19
    a9cc:	84 0b       	sbc	r24, r20
    a9ce:	ba f0       	brmi	.+46     	; 0xa9fe <__addsf3x+0x9c>
    a9d0:	91 50       	subi	r25, 0x01	; 1
    a9d2:	a1 f0       	breq	.+40     	; 0xa9fc <__addsf3x+0x9a>
    a9d4:	ff 0f       	add	r31, r31
    a9d6:	bb 1f       	adc	r27, r27
    a9d8:	66 1f       	adc	r22, r22
    a9da:	77 1f       	adc	r23, r23
    a9dc:	88 1f       	adc	r24, r24
    a9de:	c2 f7       	brpl	.-16     	; 0xa9d0 <__addsf3x+0x6e>
    a9e0:	0e c0       	rjmp	.+28     	; 0xa9fe <__addsf3x+0x9c>
    a9e2:	ba 0f       	add	r27, r26
    a9e4:	62 1f       	adc	r22, r18
    a9e6:	73 1f       	adc	r23, r19
    a9e8:	84 1f       	adc	r24, r20
    a9ea:	48 f4       	brcc	.+18     	; 0xa9fe <__addsf3x+0x9c>
    a9ec:	87 95       	ror	r24
    a9ee:	77 95       	ror	r23
    a9f0:	67 95       	ror	r22
    a9f2:	b7 95       	ror	r27
    a9f4:	f7 95       	ror	r31
    a9f6:	9e 3f       	cpi	r25, 0xFE	; 254
    a9f8:	08 f0       	brcs	.+2      	; 0xa9fc <__addsf3x+0x9a>
    a9fa:	b0 cf       	rjmp	.-160    	; 0xa95c <__addsf3+0x28>
    a9fc:	93 95       	inc	r25
    a9fe:	88 0f       	add	r24, r24
    aa00:	08 f0       	brcs	.+2      	; 0xaa04 <__addsf3x+0xa2>
    aa02:	99 27       	eor	r25, r25
    aa04:	ee 0f       	add	r30, r30
    aa06:	97 95       	ror	r25
    aa08:	87 95       	ror	r24
    aa0a:	08 95       	ret

0000aa0c <__divsf3>:
    aa0c:	0e 94 1a 55 	call	0xaa34	; 0xaa34 <__divsf3x>
    aa10:	0c 94 02 56 	jmp	0xac04	; 0xac04 <__fp_round>
    aa14:	0e 94 fb 55 	call	0xabf6	; 0xabf6 <__fp_pscB>
    aa18:	58 f0       	brcs	.+22     	; 0xaa30 <__divsf3+0x24>
    aa1a:	0e 94 f4 55 	call	0xabe8	; 0xabe8 <__fp_pscA>
    aa1e:	40 f0       	brcs	.+16     	; 0xaa30 <__divsf3+0x24>
    aa20:	29 f4       	brne	.+10     	; 0xaa2c <__divsf3+0x20>
    aa22:	5f 3f       	cpi	r21, 0xFF	; 255
    aa24:	29 f0       	breq	.+10     	; 0xaa30 <__divsf3+0x24>
    aa26:	0c 94 eb 55 	jmp	0xabd6	; 0xabd6 <__fp_inf>
    aa2a:	51 11       	cpse	r21, r1
    aa2c:	0c 94 36 56 	jmp	0xac6c	; 0xac6c <__fp_szero>
    aa30:	0c 94 f1 55 	jmp	0xabe2	; 0xabe2 <__fp_nan>

0000aa34 <__divsf3x>:
    aa34:	0e 94 13 56 	call	0xac26	; 0xac26 <__fp_split3>
    aa38:	68 f3       	brcs	.-38     	; 0xaa14 <__divsf3+0x8>

0000aa3a <__divsf3_pse>:
    aa3a:	99 23       	and	r25, r25
    aa3c:	b1 f3       	breq	.-20     	; 0xaa2a <__divsf3+0x1e>
    aa3e:	55 23       	and	r21, r21
    aa40:	91 f3       	breq	.-28     	; 0xaa26 <__divsf3+0x1a>
    aa42:	95 1b       	sub	r25, r21
    aa44:	55 0b       	sbc	r21, r21
    aa46:	bb 27       	eor	r27, r27
    aa48:	aa 27       	eor	r26, r26
    aa4a:	62 17       	cp	r22, r18
    aa4c:	73 07       	cpc	r23, r19
    aa4e:	84 07       	cpc	r24, r20
    aa50:	38 f0       	brcs	.+14     	; 0xaa60 <__divsf3_pse+0x26>
    aa52:	9f 5f       	subi	r25, 0xFF	; 255
    aa54:	5f 4f       	sbci	r21, 0xFF	; 255
    aa56:	22 0f       	add	r18, r18
    aa58:	33 1f       	adc	r19, r19
    aa5a:	44 1f       	adc	r20, r20
    aa5c:	aa 1f       	adc	r26, r26
    aa5e:	a9 f3       	breq	.-22     	; 0xaa4a <__divsf3_pse+0x10>
    aa60:	35 d0       	rcall	.+106    	; 0xaacc <__divsf3_pse+0x92>
    aa62:	0e 2e       	mov	r0, r30
    aa64:	3a f0       	brmi	.+14     	; 0xaa74 <__divsf3_pse+0x3a>
    aa66:	e0 e8       	ldi	r30, 0x80	; 128
    aa68:	32 d0       	rcall	.+100    	; 0xaace <__divsf3_pse+0x94>
    aa6a:	91 50       	subi	r25, 0x01	; 1
    aa6c:	50 40       	sbci	r21, 0x00	; 0
    aa6e:	e6 95       	lsr	r30
    aa70:	00 1c       	adc	r0, r0
    aa72:	ca f7       	brpl	.-14     	; 0xaa66 <__divsf3_pse+0x2c>
    aa74:	2b d0       	rcall	.+86     	; 0xaacc <__divsf3_pse+0x92>
    aa76:	fe 2f       	mov	r31, r30
    aa78:	29 d0       	rcall	.+82     	; 0xaacc <__divsf3_pse+0x92>
    aa7a:	66 0f       	add	r22, r22
    aa7c:	77 1f       	adc	r23, r23
    aa7e:	88 1f       	adc	r24, r24
    aa80:	bb 1f       	adc	r27, r27
    aa82:	26 17       	cp	r18, r22
    aa84:	37 07       	cpc	r19, r23
    aa86:	48 07       	cpc	r20, r24
    aa88:	ab 07       	cpc	r26, r27
    aa8a:	b0 e8       	ldi	r27, 0x80	; 128
    aa8c:	09 f0       	breq	.+2      	; 0xaa90 <__divsf3_pse+0x56>
    aa8e:	bb 0b       	sbc	r27, r27
    aa90:	80 2d       	mov	r24, r0
    aa92:	bf 01       	movw	r22, r30
    aa94:	ff 27       	eor	r31, r31
    aa96:	93 58       	subi	r25, 0x83	; 131
    aa98:	5f 4f       	sbci	r21, 0xFF	; 255
    aa9a:	3a f0       	brmi	.+14     	; 0xaaaa <__divsf3_pse+0x70>
    aa9c:	9e 3f       	cpi	r25, 0xFE	; 254
    aa9e:	51 05       	cpc	r21, r1
    aaa0:	78 f0       	brcs	.+30     	; 0xaac0 <__divsf3_pse+0x86>
    aaa2:	0c 94 eb 55 	jmp	0xabd6	; 0xabd6 <__fp_inf>
    aaa6:	0c 94 36 56 	jmp	0xac6c	; 0xac6c <__fp_szero>
    aaaa:	5f 3f       	cpi	r21, 0xFF	; 255
    aaac:	e4 f3       	brlt	.-8      	; 0xaaa6 <__divsf3_pse+0x6c>
    aaae:	98 3e       	cpi	r25, 0xE8	; 232
    aab0:	d4 f3       	brlt	.-12     	; 0xaaa6 <__divsf3_pse+0x6c>
    aab2:	86 95       	lsr	r24
    aab4:	77 95       	ror	r23
    aab6:	67 95       	ror	r22
    aab8:	b7 95       	ror	r27
    aaba:	f7 95       	ror	r31
    aabc:	9f 5f       	subi	r25, 0xFF	; 255
    aabe:	c9 f7       	brne	.-14     	; 0xaab2 <__divsf3_pse+0x78>
    aac0:	88 0f       	add	r24, r24
    aac2:	91 1d       	adc	r25, r1
    aac4:	96 95       	lsr	r25
    aac6:	87 95       	ror	r24
    aac8:	97 f9       	bld	r25, 7
    aaca:	08 95       	ret
    aacc:	e1 e0       	ldi	r30, 0x01	; 1
    aace:	66 0f       	add	r22, r22
    aad0:	77 1f       	adc	r23, r23
    aad2:	88 1f       	adc	r24, r24
    aad4:	bb 1f       	adc	r27, r27
    aad6:	62 17       	cp	r22, r18
    aad8:	73 07       	cpc	r23, r19
    aada:	84 07       	cpc	r24, r20
    aadc:	ba 07       	cpc	r27, r26
    aade:	20 f0       	brcs	.+8      	; 0xaae8 <__divsf3_pse+0xae>
    aae0:	62 1b       	sub	r22, r18
    aae2:	73 0b       	sbc	r23, r19
    aae4:	84 0b       	sbc	r24, r20
    aae6:	ba 0b       	sbc	r27, r26
    aae8:	ee 1f       	adc	r30, r30
    aaea:	88 f7       	brcc	.-30     	; 0xaace <__divsf3_pse+0x94>
    aaec:	e0 95       	com	r30
    aaee:	08 95       	ret

0000aaf0 <__fixsfsi>:
    aaf0:	0e 94 7f 55 	call	0xaafe	; 0xaafe <__fixunssfsi>
    aaf4:	68 94       	set
    aaf6:	b1 11       	cpse	r27, r1
    aaf8:	0c 94 36 56 	jmp	0xac6c	; 0xac6c <__fp_szero>
    aafc:	08 95       	ret

0000aafe <__fixunssfsi>:
    aafe:	0e 94 1b 56 	call	0xac36	; 0xac36 <__fp_splitA>
    ab02:	88 f0       	brcs	.+34     	; 0xab26 <__fixunssfsi+0x28>
    ab04:	9f 57       	subi	r25, 0x7F	; 127
    ab06:	98 f0       	brcs	.+38     	; 0xab2e <__fixunssfsi+0x30>
    ab08:	b9 2f       	mov	r27, r25
    ab0a:	99 27       	eor	r25, r25
    ab0c:	b7 51       	subi	r27, 0x17	; 23
    ab0e:	b0 f0       	brcs	.+44     	; 0xab3c <__fixunssfsi+0x3e>
    ab10:	e1 f0       	breq	.+56     	; 0xab4a <__fixunssfsi+0x4c>
    ab12:	66 0f       	add	r22, r22
    ab14:	77 1f       	adc	r23, r23
    ab16:	88 1f       	adc	r24, r24
    ab18:	99 1f       	adc	r25, r25
    ab1a:	1a f0       	brmi	.+6      	; 0xab22 <__fixunssfsi+0x24>
    ab1c:	ba 95       	dec	r27
    ab1e:	c9 f7       	brne	.-14     	; 0xab12 <__fixunssfsi+0x14>
    ab20:	14 c0       	rjmp	.+40     	; 0xab4a <__fixunssfsi+0x4c>
    ab22:	b1 30       	cpi	r27, 0x01	; 1
    ab24:	91 f0       	breq	.+36     	; 0xab4a <__fixunssfsi+0x4c>
    ab26:	0e 94 35 56 	call	0xac6a	; 0xac6a <__fp_zero>
    ab2a:	b1 e0       	ldi	r27, 0x01	; 1
    ab2c:	08 95       	ret
    ab2e:	0c 94 35 56 	jmp	0xac6a	; 0xac6a <__fp_zero>
    ab32:	67 2f       	mov	r22, r23
    ab34:	78 2f       	mov	r23, r24
    ab36:	88 27       	eor	r24, r24
    ab38:	b8 5f       	subi	r27, 0xF8	; 248
    ab3a:	39 f0       	breq	.+14     	; 0xab4a <__fixunssfsi+0x4c>
    ab3c:	b9 3f       	cpi	r27, 0xF9	; 249
    ab3e:	cc f3       	brlt	.-14     	; 0xab32 <__fixunssfsi+0x34>
    ab40:	86 95       	lsr	r24
    ab42:	77 95       	ror	r23
    ab44:	67 95       	ror	r22
    ab46:	b3 95       	inc	r27
    ab48:	d9 f7       	brne	.-10     	; 0xab40 <__fixunssfsi+0x42>
    ab4a:	3e f4       	brtc	.+14     	; 0xab5a <__fixunssfsi+0x5c>
    ab4c:	90 95       	com	r25
    ab4e:	80 95       	com	r24
    ab50:	70 95       	com	r23
    ab52:	61 95       	neg	r22
    ab54:	7f 4f       	sbci	r23, 0xFF	; 255
    ab56:	8f 4f       	sbci	r24, 0xFF	; 255
    ab58:	9f 4f       	sbci	r25, 0xFF	; 255
    ab5a:	08 95       	ret

0000ab5c <__floatunsisf>:
    ab5c:	e8 94       	clt
    ab5e:	09 c0       	rjmp	.+18     	; 0xab72 <__floatsisf+0x12>

0000ab60 <__floatsisf>:
    ab60:	97 fb       	bst	r25, 7
    ab62:	3e f4       	brtc	.+14     	; 0xab72 <__floatsisf+0x12>
    ab64:	90 95       	com	r25
    ab66:	80 95       	com	r24
    ab68:	70 95       	com	r23
    ab6a:	61 95       	neg	r22
    ab6c:	7f 4f       	sbci	r23, 0xFF	; 255
    ab6e:	8f 4f       	sbci	r24, 0xFF	; 255
    ab70:	9f 4f       	sbci	r25, 0xFF	; 255
    ab72:	99 23       	and	r25, r25
    ab74:	a9 f0       	breq	.+42     	; 0xaba0 <__floatsisf+0x40>
    ab76:	f9 2f       	mov	r31, r25
    ab78:	96 e9       	ldi	r25, 0x96	; 150
    ab7a:	bb 27       	eor	r27, r27
    ab7c:	93 95       	inc	r25
    ab7e:	f6 95       	lsr	r31
    ab80:	87 95       	ror	r24
    ab82:	77 95       	ror	r23
    ab84:	67 95       	ror	r22
    ab86:	b7 95       	ror	r27
    ab88:	f1 11       	cpse	r31, r1
    ab8a:	f8 cf       	rjmp	.-16     	; 0xab7c <__floatsisf+0x1c>
    ab8c:	fa f4       	brpl	.+62     	; 0xabcc <__floatsisf+0x6c>
    ab8e:	bb 0f       	add	r27, r27
    ab90:	11 f4       	brne	.+4      	; 0xab96 <__floatsisf+0x36>
    ab92:	60 ff       	sbrs	r22, 0
    ab94:	1b c0       	rjmp	.+54     	; 0xabcc <__floatsisf+0x6c>
    ab96:	6f 5f       	subi	r22, 0xFF	; 255
    ab98:	7f 4f       	sbci	r23, 0xFF	; 255
    ab9a:	8f 4f       	sbci	r24, 0xFF	; 255
    ab9c:	9f 4f       	sbci	r25, 0xFF	; 255
    ab9e:	16 c0       	rjmp	.+44     	; 0xabcc <__floatsisf+0x6c>
    aba0:	88 23       	and	r24, r24
    aba2:	11 f0       	breq	.+4      	; 0xaba8 <__floatsisf+0x48>
    aba4:	96 e9       	ldi	r25, 0x96	; 150
    aba6:	11 c0       	rjmp	.+34     	; 0xabca <__floatsisf+0x6a>
    aba8:	77 23       	and	r23, r23
    abaa:	21 f0       	breq	.+8      	; 0xabb4 <__floatsisf+0x54>
    abac:	9e e8       	ldi	r25, 0x8E	; 142
    abae:	87 2f       	mov	r24, r23
    abb0:	76 2f       	mov	r23, r22
    abb2:	05 c0       	rjmp	.+10     	; 0xabbe <__floatsisf+0x5e>
    abb4:	66 23       	and	r22, r22
    abb6:	71 f0       	breq	.+28     	; 0xabd4 <__floatsisf+0x74>
    abb8:	96 e8       	ldi	r25, 0x86	; 134
    abba:	86 2f       	mov	r24, r22
    abbc:	70 e0       	ldi	r23, 0x00	; 0
    abbe:	60 e0       	ldi	r22, 0x00	; 0
    abc0:	2a f0       	brmi	.+10     	; 0xabcc <__floatsisf+0x6c>
    abc2:	9a 95       	dec	r25
    abc4:	66 0f       	add	r22, r22
    abc6:	77 1f       	adc	r23, r23
    abc8:	88 1f       	adc	r24, r24
    abca:	da f7       	brpl	.-10     	; 0xabc2 <__floatsisf+0x62>
    abcc:	88 0f       	add	r24, r24
    abce:	96 95       	lsr	r25
    abd0:	87 95       	ror	r24
    abd2:	97 f9       	bld	r25, 7
    abd4:	08 95       	ret

0000abd6 <__fp_inf>:
    abd6:	97 f9       	bld	r25, 7
    abd8:	9f 67       	ori	r25, 0x7F	; 127
    abda:	80 e8       	ldi	r24, 0x80	; 128
    abdc:	70 e0       	ldi	r23, 0x00	; 0
    abde:	60 e0       	ldi	r22, 0x00	; 0
    abe0:	08 95       	ret

0000abe2 <__fp_nan>:
    abe2:	9f ef       	ldi	r25, 0xFF	; 255
    abe4:	80 ec       	ldi	r24, 0xC0	; 192
    abe6:	08 95       	ret

0000abe8 <__fp_pscA>:
    abe8:	00 24       	eor	r0, r0
    abea:	0a 94       	dec	r0
    abec:	16 16       	cp	r1, r22
    abee:	17 06       	cpc	r1, r23
    abf0:	18 06       	cpc	r1, r24
    abf2:	09 06       	cpc	r0, r25
    abf4:	08 95       	ret

0000abf6 <__fp_pscB>:
    abf6:	00 24       	eor	r0, r0
    abf8:	0a 94       	dec	r0
    abfa:	12 16       	cp	r1, r18
    abfc:	13 06       	cpc	r1, r19
    abfe:	14 06       	cpc	r1, r20
    ac00:	05 06       	cpc	r0, r21
    ac02:	08 95       	ret

0000ac04 <__fp_round>:
    ac04:	09 2e       	mov	r0, r25
    ac06:	03 94       	inc	r0
    ac08:	00 0c       	add	r0, r0
    ac0a:	11 f4       	brne	.+4      	; 0xac10 <__fp_round+0xc>
    ac0c:	88 23       	and	r24, r24
    ac0e:	52 f0       	brmi	.+20     	; 0xac24 <__fp_round+0x20>
    ac10:	bb 0f       	add	r27, r27
    ac12:	40 f4       	brcc	.+16     	; 0xac24 <__fp_round+0x20>
    ac14:	bf 2b       	or	r27, r31
    ac16:	11 f4       	brne	.+4      	; 0xac1c <__fp_round+0x18>
    ac18:	60 ff       	sbrs	r22, 0
    ac1a:	04 c0       	rjmp	.+8      	; 0xac24 <__fp_round+0x20>
    ac1c:	6f 5f       	subi	r22, 0xFF	; 255
    ac1e:	7f 4f       	sbci	r23, 0xFF	; 255
    ac20:	8f 4f       	sbci	r24, 0xFF	; 255
    ac22:	9f 4f       	sbci	r25, 0xFF	; 255
    ac24:	08 95       	ret

0000ac26 <__fp_split3>:
    ac26:	57 fd       	sbrc	r21, 7
    ac28:	90 58       	subi	r25, 0x80	; 128
    ac2a:	44 0f       	add	r20, r20
    ac2c:	55 1f       	adc	r21, r21
    ac2e:	59 f0       	breq	.+22     	; 0xac46 <__fp_splitA+0x10>
    ac30:	5f 3f       	cpi	r21, 0xFF	; 255
    ac32:	71 f0       	breq	.+28     	; 0xac50 <__fp_splitA+0x1a>
    ac34:	47 95       	ror	r20

0000ac36 <__fp_splitA>:
    ac36:	88 0f       	add	r24, r24
    ac38:	97 fb       	bst	r25, 7
    ac3a:	99 1f       	adc	r25, r25
    ac3c:	61 f0       	breq	.+24     	; 0xac56 <__fp_splitA+0x20>
    ac3e:	9f 3f       	cpi	r25, 0xFF	; 255
    ac40:	79 f0       	breq	.+30     	; 0xac60 <__fp_splitA+0x2a>
    ac42:	87 95       	ror	r24
    ac44:	08 95       	ret
    ac46:	12 16       	cp	r1, r18
    ac48:	13 06       	cpc	r1, r19
    ac4a:	14 06       	cpc	r1, r20
    ac4c:	55 1f       	adc	r21, r21
    ac4e:	f2 cf       	rjmp	.-28     	; 0xac34 <__fp_split3+0xe>
    ac50:	46 95       	lsr	r20
    ac52:	f1 df       	rcall	.-30     	; 0xac36 <__fp_splitA>
    ac54:	08 c0       	rjmp	.+16     	; 0xac66 <__fp_splitA+0x30>
    ac56:	16 16       	cp	r1, r22
    ac58:	17 06       	cpc	r1, r23
    ac5a:	18 06       	cpc	r1, r24
    ac5c:	99 1f       	adc	r25, r25
    ac5e:	f1 cf       	rjmp	.-30     	; 0xac42 <__fp_splitA+0xc>
    ac60:	86 95       	lsr	r24
    ac62:	71 05       	cpc	r23, r1
    ac64:	61 05       	cpc	r22, r1
    ac66:	08 94       	sec
    ac68:	08 95       	ret

0000ac6a <__fp_zero>:
    ac6a:	e8 94       	clt

0000ac6c <__fp_szero>:
    ac6c:	bb 27       	eor	r27, r27
    ac6e:	66 27       	eor	r22, r22
    ac70:	77 27       	eor	r23, r23
    ac72:	cb 01       	movw	r24, r22
    ac74:	97 f9       	bld	r25, 7
    ac76:	08 95       	ret

0000ac78 <__mulsf3>:
    ac78:	0e 94 4f 56 	call	0xac9e	; 0xac9e <__mulsf3x>
    ac7c:	0c 94 02 56 	jmp	0xac04	; 0xac04 <__fp_round>
    ac80:	0e 94 f4 55 	call	0xabe8	; 0xabe8 <__fp_pscA>
    ac84:	38 f0       	brcs	.+14     	; 0xac94 <__mulsf3+0x1c>
    ac86:	0e 94 fb 55 	call	0xabf6	; 0xabf6 <__fp_pscB>
    ac8a:	20 f0       	brcs	.+8      	; 0xac94 <__mulsf3+0x1c>
    ac8c:	95 23       	and	r25, r21
    ac8e:	11 f0       	breq	.+4      	; 0xac94 <__mulsf3+0x1c>
    ac90:	0c 94 eb 55 	jmp	0xabd6	; 0xabd6 <__fp_inf>
    ac94:	0c 94 f1 55 	jmp	0xabe2	; 0xabe2 <__fp_nan>
    ac98:	11 24       	eor	r1, r1
    ac9a:	0c 94 36 56 	jmp	0xac6c	; 0xac6c <__fp_szero>

0000ac9e <__mulsf3x>:
    ac9e:	0e 94 13 56 	call	0xac26	; 0xac26 <__fp_split3>
    aca2:	70 f3       	brcs	.-36     	; 0xac80 <__mulsf3+0x8>

0000aca4 <__mulsf3_pse>:
    aca4:	95 9f       	mul	r25, r21
    aca6:	c1 f3       	breq	.-16     	; 0xac98 <__mulsf3+0x20>
    aca8:	95 0f       	add	r25, r21
    acaa:	50 e0       	ldi	r21, 0x00	; 0
    acac:	55 1f       	adc	r21, r21
    acae:	62 9f       	mul	r22, r18
    acb0:	f0 01       	movw	r30, r0
    acb2:	72 9f       	mul	r23, r18
    acb4:	bb 27       	eor	r27, r27
    acb6:	f0 0d       	add	r31, r0
    acb8:	b1 1d       	adc	r27, r1
    acba:	63 9f       	mul	r22, r19
    acbc:	aa 27       	eor	r26, r26
    acbe:	f0 0d       	add	r31, r0
    acc0:	b1 1d       	adc	r27, r1
    acc2:	aa 1f       	adc	r26, r26
    acc4:	64 9f       	mul	r22, r20
    acc6:	66 27       	eor	r22, r22
    acc8:	b0 0d       	add	r27, r0
    acca:	a1 1d       	adc	r26, r1
    accc:	66 1f       	adc	r22, r22
    acce:	82 9f       	mul	r24, r18
    acd0:	22 27       	eor	r18, r18
    acd2:	b0 0d       	add	r27, r0
    acd4:	a1 1d       	adc	r26, r1
    acd6:	62 1f       	adc	r22, r18
    acd8:	73 9f       	mul	r23, r19
    acda:	b0 0d       	add	r27, r0
    acdc:	a1 1d       	adc	r26, r1
    acde:	62 1f       	adc	r22, r18
    ace0:	83 9f       	mul	r24, r19
    ace2:	a0 0d       	add	r26, r0
    ace4:	61 1d       	adc	r22, r1
    ace6:	22 1f       	adc	r18, r18
    ace8:	74 9f       	mul	r23, r20
    acea:	33 27       	eor	r19, r19
    acec:	a0 0d       	add	r26, r0
    acee:	61 1d       	adc	r22, r1
    acf0:	23 1f       	adc	r18, r19
    acf2:	84 9f       	mul	r24, r20
    acf4:	60 0d       	add	r22, r0
    acf6:	21 1d       	adc	r18, r1
    acf8:	82 2f       	mov	r24, r18
    acfa:	76 2f       	mov	r23, r22
    acfc:	6a 2f       	mov	r22, r26
    acfe:	11 24       	eor	r1, r1
    ad00:	9f 57       	subi	r25, 0x7F	; 127
    ad02:	50 40       	sbci	r21, 0x00	; 0
    ad04:	9a f0       	brmi	.+38     	; 0xad2c <__mulsf3_pse+0x88>
    ad06:	f1 f0       	breq	.+60     	; 0xad44 <__mulsf3_pse+0xa0>
    ad08:	88 23       	and	r24, r24
    ad0a:	4a f0       	brmi	.+18     	; 0xad1e <__mulsf3_pse+0x7a>
    ad0c:	ee 0f       	add	r30, r30
    ad0e:	ff 1f       	adc	r31, r31
    ad10:	bb 1f       	adc	r27, r27
    ad12:	66 1f       	adc	r22, r22
    ad14:	77 1f       	adc	r23, r23
    ad16:	88 1f       	adc	r24, r24
    ad18:	91 50       	subi	r25, 0x01	; 1
    ad1a:	50 40       	sbci	r21, 0x00	; 0
    ad1c:	a9 f7       	brne	.-22     	; 0xad08 <__mulsf3_pse+0x64>
    ad1e:	9e 3f       	cpi	r25, 0xFE	; 254
    ad20:	51 05       	cpc	r21, r1
    ad22:	80 f0       	brcs	.+32     	; 0xad44 <__mulsf3_pse+0xa0>
    ad24:	0c 94 eb 55 	jmp	0xabd6	; 0xabd6 <__fp_inf>
    ad28:	0c 94 36 56 	jmp	0xac6c	; 0xac6c <__fp_szero>
    ad2c:	5f 3f       	cpi	r21, 0xFF	; 255
    ad2e:	e4 f3       	brlt	.-8      	; 0xad28 <__mulsf3_pse+0x84>
    ad30:	98 3e       	cpi	r25, 0xE8	; 232
    ad32:	d4 f3       	brlt	.-12     	; 0xad28 <__mulsf3_pse+0x84>
    ad34:	86 95       	lsr	r24
    ad36:	77 95       	ror	r23
    ad38:	67 95       	ror	r22
    ad3a:	b7 95       	ror	r27
    ad3c:	f7 95       	ror	r31
    ad3e:	e7 95       	ror	r30
    ad40:	9f 5f       	subi	r25, 0xFF	; 255
    ad42:	c1 f7       	brne	.-16     	; 0xad34 <__mulsf3_pse+0x90>
    ad44:	fe 2b       	or	r31, r30
    ad46:	88 0f       	add	r24, r24
    ad48:	91 1d       	adc	r25, r1
    ad4a:	96 95       	lsr	r25
    ad4c:	87 95       	ror	r24
    ad4e:	97 f9       	bld	r25, 7
    ad50:	08 95       	ret

0000ad52 <__udivmodhi4>:
    ad52:	aa 1b       	sub	r26, r26
    ad54:	bb 1b       	sub	r27, r27
    ad56:	51 e1       	ldi	r21, 0x11	; 17
    ad58:	07 c0       	rjmp	.+14     	; 0xad68 <__udivmodhi4_ep>

0000ad5a <__udivmodhi4_loop>:
    ad5a:	aa 1f       	adc	r26, r26
    ad5c:	bb 1f       	adc	r27, r27
    ad5e:	a6 17       	cp	r26, r22
    ad60:	b7 07       	cpc	r27, r23
    ad62:	10 f0       	brcs	.+4      	; 0xad68 <__udivmodhi4_ep>
    ad64:	a6 1b       	sub	r26, r22
    ad66:	b7 0b       	sbc	r27, r23

0000ad68 <__udivmodhi4_ep>:
    ad68:	88 1f       	adc	r24, r24
    ad6a:	99 1f       	adc	r25, r25
    ad6c:	5a 95       	dec	r21
    ad6e:	a9 f7       	brne	.-22     	; 0xad5a <__udivmodhi4_loop>
    ad70:	80 95       	com	r24
    ad72:	90 95       	com	r25
    ad74:	bc 01       	movw	r22, r24
    ad76:	cd 01       	movw	r24, r26
    ad78:	08 95       	ret

0000ad7a <__udivmodsi4>:
    ad7a:	a1 e2       	ldi	r26, 0x21	; 33
    ad7c:	1a 2e       	mov	r1, r26
    ad7e:	aa 1b       	sub	r26, r26
    ad80:	bb 1b       	sub	r27, r27
    ad82:	fd 01       	movw	r30, r26
    ad84:	0d c0       	rjmp	.+26     	; 0xada0 <__udivmodsi4_ep>

0000ad86 <__udivmodsi4_loop>:
    ad86:	aa 1f       	adc	r26, r26
    ad88:	bb 1f       	adc	r27, r27
    ad8a:	ee 1f       	adc	r30, r30
    ad8c:	ff 1f       	adc	r31, r31
    ad8e:	a2 17       	cp	r26, r18
    ad90:	b3 07       	cpc	r27, r19
    ad92:	e4 07       	cpc	r30, r20
    ad94:	f5 07       	cpc	r31, r21
    ad96:	20 f0       	brcs	.+8      	; 0xada0 <__udivmodsi4_ep>
    ad98:	a2 1b       	sub	r26, r18
    ad9a:	b3 0b       	sbc	r27, r19
    ad9c:	e4 0b       	sbc	r30, r20
    ad9e:	f5 0b       	sbc	r31, r21

0000ada0 <__udivmodsi4_ep>:
    ada0:	66 1f       	adc	r22, r22
    ada2:	77 1f       	adc	r23, r23
    ada4:	88 1f       	adc	r24, r24
    ada6:	99 1f       	adc	r25, r25
    ada8:	1a 94       	dec	r1
    adaa:	69 f7       	brne	.-38     	; 0xad86 <__udivmodsi4_loop>
    adac:	60 95       	com	r22
    adae:	70 95       	com	r23
    adb0:	80 95       	com	r24
    adb2:	90 95       	com	r25
    adb4:	9b 01       	movw	r18, r22
    adb6:	ac 01       	movw	r20, r24
    adb8:	bd 01       	movw	r22, r26
    adba:	cf 01       	movw	r24, r30
    adbc:	08 95       	ret

0000adbe <__tablejump2__>:
    adbe:	ee 0f       	add	r30, r30
    adc0:	ff 1f       	adc	r31, r31
    adc2:	00 24       	eor	r0, r0
    adc4:	00 1c       	adc	r0, r0
    adc6:	0b be       	out	0x3b, r0	; 59
    adc8:	07 90       	elpm	r0, Z+
    adca:	f6 91       	elpm	r31, Z
    adcc:	e0 2d       	mov	r30, r0
    adce:	09 94       	ijmp

0000add0 <__umulhisi3>:
    add0:	a2 9f       	mul	r26, r18
    add2:	b0 01       	movw	r22, r0
    add4:	b3 9f       	mul	r27, r19
    add6:	c0 01       	movw	r24, r0
    add8:	a3 9f       	mul	r26, r19
    adda:	70 0d       	add	r23, r0
    addc:	81 1d       	adc	r24, r1
    adde:	11 24       	eor	r1, r1
    ade0:	91 1d       	adc	r25, r1
    ade2:	b2 9f       	mul	r27, r18
    ade4:	70 0d       	add	r23, r0
    ade6:	81 1d       	adc	r24, r1
    ade8:	11 24       	eor	r1, r1
    adea:	91 1d       	adc	r25, r1
    adec:	08 95       	ret

0000adee <malloc>:
    adee:	0f 93       	push	r16
    adf0:	1f 93       	push	r17
    adf2:	cf 93       	push	r28
    adf4:	df 93       	push	r29
    adf6:	82 30       	cpi	r24, 0x02	; 2
    adf8:	91 05       	cpc	r25, r1
    adfa:	10 f4       	brcc	.+4      	; 0xae00 <malloc+0x12>
    adfc:	82 e0       	ldi	r24, 0x02	; 2
    adfe:	90 e0       	ldi	r25, 0x00	; 0
    ae00:	e0 91 7a 3a 	lds	r30, 0x3A7A	; 0x803a7a <__flp>
    ae04:	f0 91 7b 3a 	lds	r31, 0x3A7B	; 0x803a7b <__flp+0x1>
    ae08:	20 e0       	ldi	r18, 0x00	; 0
    ae0a:	30 e0       	ldi	r19, 0x00	; 0
    ae0c:	a0 e0       	ldi	r26, 0x00	; 0
    ae0e:	b0 e0       	ldi	r27, 0x00	; 0
    ae10:	30 97       	sbiw	r30, 0x00	; 0
    ae12:	19 f1       	breq	.+70     	; 0xae5a <malloc+0x6c>
    ae14:	40 81       	ld	r20, Z
    ae16:	51 81       	ldd	r21, Z+1	; 0x01
    ae18:	02 81       	ldd	r16, Z+2	; 0x02
    ae1a:	13 81       	ldd	r17, Z+3	; 0x03
    ae1c:	48 17       	cp	r20, r24
    ae1e:	59 07       	cpc	r21, r25
    ae20:	c8 f0       	brcs	.+50     	; 0xae54 <malloc+0x66>
    ae22:	84 17       	cp	r24, r20
    ae24:	95 07       	cpc	r25, r21
    ae26:	69 f4       	brne	.+26     	; 0xae42 <malloc+0x54>
    ae28:	10 97       	sbiw	r26, 0x00	; 0
    ae2a:	31 f0       	breq	.+12     	; 0xae38 <malloc+0x4a>
    ae2c:	12 96       	adiw	r26, 0x02	; 2
    ae2e:	0c 93       	st	X, r16
    ae30:	12 97       	sbiw	r26, 0x02	; 2
    ae32:	13 96       	adiw	r26, 0x03	; 3
    ae34:	1c 93       	st	X, r17
    ae36:	27 c0       	rjmp	.+78     	; 0xae86 <malloc+0x98>
    ae38:	00 93 7a 3a 	sts	0x3A7A, r16	; 0x803a7a <__flp>
    ae3c:	10 93 7b 3a 	sts	0x3A7B, r17	; 0x803a7b <__flp+0x1>
    ae40:	22 c0       	rjmp	.+68     	; 0xae86 <malloc+0x98>
    ae42:	21 15       	cp	r18, r1
    ae44:	31 05       	cpc	r19, r1
    ae46:	19 f0       	breq	.+6      	; 0xae4e <malloc+0x60>
    ae48:	42 17       	cp	r20, r18
    ae4a:	53 07       	cpc	r21, r19
    ae4c:	18 f4       	brcc	.+6      	; 0xae54 <malloc+0x66>
    ae4e:	9a 01       	movw	r18, r20
    ae50:	bd 01       	movw	r22, r26
    ae52:	ef 01       	movw	r28, r30
    ae54:	df 01       	movw	r26, r30
    ae56:	f8 01       	movw	r30, r16
    ae58:	db cf       	rjmp	.-74     	; 0xae10 <malloc+0x22>
    ae5a:	21 15       	cp	r18, r1
    ae5c:	31 05       	cpc	r19, r1
    ae5e:	f9 f0       	breq	.+62     	; 0xae9e <malloc+0xb0>
    ae60:	28 1b       	sub	r18, r24
    ae62:	39 0b       	sbc	r19, r25
    ae64:	24 30       	cpi	r18, 0x04	; 4
    ae66:	31 05       	cpc	r19, r1
    ae68:	80 f4       	brcc	.+32     	; 0xae8a <malloc+0x9c>
    ae6a:	8a 81       	ldd	r24, Y+2	; 0x02
    ae6c:	9b 81       	ldd	r25, Y+3	; 0x03
    ae6e:	61 15       	cp	r22, r1
    ae70:	71 05       	cpc	r23, r1
    ae72:	21 f0       	breq	.+8      	; 0xae7c <malloc+0x8e>
    ae74:	fb 01       	movw	r30, r22
    ae76:	93 83       	std	Z+3, r25	; 0x03
    ae78:	82 83       	std	Z+2, r24	; 0x02
    ae7a:	04 c0       	rjmp	.+8      	; 0xae84 <malloc+0x96>
    ae7c:	90 93 7b 3a 	sts	0x3A7B, r25	; 0x803a7b <__flp+0x1>
    ae80:	80 93 7a 3a 	sts	0x3A7A, r24	; 0x803a7a <__flp>
    ae84:	fe 01       	movw	r30, r28
    ae86:	32 96       	adiw	r30, 0x02	; 2
    ae88:	44 c0       	rjmp	.+136    	; 0xaf12 <malloc+0x124>
    ae8a:	fe 01       	movw	r30, r28
    ae8c:	e2 0f       	add	r30, r18
    ae8e:	f3 1f       	adc	r31, r19
    ae90:	81 93       	st	Z+, r24
    ae92:	91 93       	st	Z+, r25
    ae94:	22 50       	subi	r18, 0x02	; 2
    ae96:	31 09       	sbc	r19, r1
    ae98:	39 83       	std	Y+1, r19	; 0x01
    ae9a:	28 83       	st	Y, r18
    ae9c:	3a c0       	rjmp	.+116    	; 0xaf12 <malloc+0x124>
    ae9e:	20 91 78 3a 	lds	r18, 0x3A78	; 0x803a78 <__brkval>
    aea2:	30 91 79 3a 	lds	r19, 0x3A79	; 0x803a79 <__brkval+0x1>
    aea6:	23 2b       	or	r18, r19
    aea8:	41 f4       	brne	.+16     	; 0xaeba <malloc+0xcc>
    aeaa:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    aeae:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    aeb2:	30 93 79 3a 	sts	0x3A79, r19	; 0x803a79 <__brkval+0x1>
    aeb6:	20 93 78 3a 	sts	0x3A78, r18	; 0x803a78 <__brkval>
    aeba:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    aebe:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    aec2:	21 15       	cp	r18, r1
    aec4:	31 05       	cpc	r19, r1
    aec6:	41 f4       	brne	.+16     	; 0xaed8 <malloc+0xea>
    aec8:	2d b7       	in	r18, 0x3d	; 61
    aeca:	3e b7       	in	r19, 0x3e	; 62
    aecc:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    aed0:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    aed4:	24 1b       	sub	r18, r20
    aed6:	35 0b       	sbc	r19, r21
    aed8:	e0 91 78 3a 	lds	r30, 0x3A78	; 0x803a78 <__brkval>
    aedc:	f0 91 79 3a 	lds	r31, 0x3A79	; 0x803a79 <__brkval+0x1>
    aee0:	e2 17       	cp	r30, r18
    aee2:	f3 07       	cpc	r31, r19
    aee4:	a0 f4       	brcc	.+40     	; 0xaf0e <malloc+0x120>
    aee6:	2e 1b       	sub	r18, r30
    aee8:	3f 0b       	sbc	r19, r31
    aeea:	28 17       	cp	r18, r24
    aeec:	39 07       	cpc	r19, r25
    aeee:	78 f0       	brcs	.+30     	; 0xaf0e <malloc+0x120>
    aef0:	ac 01       	movw	r20, r24
    aef2:	4e 5f       	subi	r20, 0xFE	; 254
    aef4:	5f 4f       	sbci	r21, 0xFF	; 255
    aef6:	24 17       	cp	r18, r20
    aef8:	35 07       	cpc	r19, r21
    aefa:	48 f0       	brcs	.+18     	; 0xaf0e <malloc+0x120>
    aefc:	4e 0f       	add	r20, r30
    aefe:	5f 1f       	adc	r21, r31
    af00:	50 93 79 3a 	sts	0x3A79, r21	; 0x803a79 <__brkval+0x1>
    af04:	40 93 78 3a 	sts	0x3A78, r20	; 0x803a78 <__brkval>
    af08:	81 93       	st	Z+, r24
    af0a:	91 93       	st	Z+, r25
    af0c:	02 c0       	rjmp	.+4      	; 0xaf12 <malloc+0x124>
    af0e:	e0 e0       	ldi	r30, 0x00	; 0
    af10:	f0 e0       	ldi	r31, 0x00	; 0
    af12:	cf 01       	movw	r24, r30
    af14:	df 91       	pop	r29
    af16:	cf 91       	pop	r28
    af18:	1f 91       	pop	r17
    af1a:	0f 91       	pop	r16
    af1c:	08 95       	ret

0000af1e <free>:
    af1e:	cf 93       	push	r28
    af20:	df 93       	push	r29
    af22:	00 97       	sbiw	r24, 0x00	; 0
    af24:	09 f4       	brne	.+2      	; 0xaf28 <free+0xa>
    af26:	81 c0       	rjmp	.+258    	; 0xb02a <free+0x10c>
    af28:	fc 01       	movw	r30, r24
    af2a:	32 97       	sbiw	r30, 0x02	; 2
    af2c:	13 82       	std	Z+3, r1	; 0x03
    af2e:	12 82       	std	Z+2, r1	; 0x02
    af30:	a0 91 7a 3a 	lds	r26, 0x3A7A	; 0x803a7a <__flp>
    af34:	b0 91 7b 3a 	lds	r27, 0x3A7B	; 0x803a7b <__flp+0x1>
    af38:	10 97       	sbiw	r26, 0x00	; 0
    af3a:	81 f4       	brne	.+32     	; 0xaf5c <free+0x3e>
    af3c:	20 81       	ld	r18, Z
    af3e:	31 81       	ldd	r19, Z+1	; 0x01
    af40:	82 0f       	add	r24, r18
    af42:	93 1f       	adc	r25, r19
    af44:	20 91 78 3a 	lds	r18, 0x3A78	; 0x803a78 <__brkval>
    af48:	30 91 79 3a 	lds	r19, 0x3A79	; 0x803a79 <__brkval+0x1>
    af4c:	28 17       	cp	r18, r24
    af4e:	39 07       	cpc	r19, r25
    af50:	51 f5       	brne	.+84     	; 0xafa6 <free+0x88>
    af52:	f0 93 79 3a 	sts	0x3A79, r31	; 0x803a79 <__brkval+0x1>
    af56:	e0 93 78 3a 	sts	0x3A78, r30	; 0x803a78 <__brkval>
    af5a:	67 c0       	rjmp	.+206    	; 0xb02a <free+0x10c>
    af5c:	ed 01       	movw	r28, r26
    af5e:	20 e0       	ldi	r18, 0x00	; 0
    af60:	30 e0       	ldi	r19, 0x00	; 0
    af62:	ce 17       	cp	r28, r30
    af64:	df 07       	cpc	r29, r31
    af66:	40 f4       	brcc	.+16     	; 0xaf78 <free+0x5a>
    af68:	4a 81       	ldd	r20, Y+2	; 0x02
    af6a:	5b 81       	ldd	r21, Y+3	; 0x03
    af6c:	9e 01       	movw	r18, r28
    af6e:	41 15       	cp	r20, r1
    af70:	51 05       	cpc	r21, r1
    af72:	f1 f0       	breq	.+60     	; 0xafb0 <free+0x92>
    af74:	ea 01       	movw	r28, r20
    af76:	f5 cf       	rjmp	.-22     	; 0xaf62 <free+0x44>
    af78:	d3 83       	std	Z+3, r29	; 0x03
    af7a:	c2 83       	std	Z+2, r28	; 0x02
    af7c:	40 81       	ld	r20, Z
    af7e:	51 81       	ldd	r21, Z+1	; 0x01
    af80:	84 0f       	add	r24, r20
    af82:	95 1f       	adc	r25, r21
    af84:	c8 17       	cp	r28, r24
    af86:	d9 07       	cpc	r29, r25
    af88:	59 f4       	brne	.+22     	; 0xafa0 <free+0x82>
    af8a:	88 81       	ld	r24, Y
    af8c:	99 81       	ldd	r25, Y+1	; 0x01
    af8e:	84 0f       	add	r24, r20
    af90:	95 1f       	adc	r25, r21
    af92:	02 96       	adiw	r24, 0x02	; 2
    af94:	91 83       	std	Z+1, r25	; 0x01
    af96:	80 83       	st	Z, r24
    af98:	8a 81       	ldd	r24, Y+2	; 0x02
    af9a:	9b 81       	ldd	r25, Y+3	; 0x03
    af9c:	93 83       	std	Z+3, r25	; 0x03
    af9e:	82 83       	std	Z+2, r24	; 0x02
    afa0:	21 15       	cp	r18, r1
    afa2:	31 05       	cpc	r19, r1
    afa4:	29 f4       	brne	.+10     	; 0xafb0 <free+0x92>
    afa6:	f0 93 7b 3a 	sts	0x3A7B, r31	; 0x803a7b <__flp+0x1>
    afaa:	e0 93 7a 3a 	sts	0x3A7A, r30	; 0x803a7a <__flp>
    afae:	3d c0       	rjmp	.+122    	; 0xb02a <free+0x10c>
    afb0:	e9 01       	movw	r28, r18
    afb2:	fb 83       	std	Y+3, r31	; 0x03
    afb4:	ea 83       	std	Y+2, r30	; 0x02
    afb6:	49 91       	ld	r20, Y+
    afb8:	59 91       	ld	r21, Y+
    afba:	c4 0f       	add	r28, r20
    afbc:	d5 1f       	adc	r29, r21
    afbe:	ec 17       	cp	r30, r28
    afc0:	fd 07       	cpc	r31, r29
    afc2:	61 f4       	brne	.+24     	; 0xafdc <free+0xbe>
    afc4:	80 81       	ld	r24, Z
    afc6:	91 81       	ldd	r25, Z+1	; 0x01
    afc8:	84 0f       	add	r24, r20
    afca:	95 1f       	adc	r25, r21
    afcc:	02 96       	adiw	r24, 0x02	; 2
    afce:	e9 01       	movw	r28, r18
    afd0:	99 83       	std	Y+1, r25	; 0x01
    afd2:	88 83       	st	Y, r24
    afd4:	82 81       	ldd	r24, Z+2	; 0x02
    afd6:	93 81       	ldd	r25, Z+3	; 0x03
    afd8:	9b 83       	std	Y+3, r25	; 0x03
    afda:	8a 83       	std	Y+2, r24	; 0x02
    afdc:	e0 e0       	ldi	r30, 0x00	; 0
    afde:	f0 e0       	ldi	r31, 0x00	; 0
    afe0:	12 96       	adiw	r26, 0x02	; 2
    afe2:	8d 91       	ld	r24, X+
    afe4:	9c 91       	ld	r25, X
    afe6:	13 97       	sbiw	r26, 0x03	; 3
    afe8:	00 97       	sbiw	r24, 0x00	; 0
    afea:	19 f0       	breq	.+6      	; 0xaff2 <free+0xd4>
    afec:	fd 01       	movw	r30, r26
    afee:	dc 01       	movw	r26, r24
    aff0:	f7 cf       	rjmp	.-18     	; 0xafe0 <free+0xc2>
    aff2:	8d 91       	ld	r24, X+
    aff4:	9c 91       	ld	r25, X
    aff6:	11 97       	sbiw	r26, 0x01	; 1
    aff8:	9d 01       	movw	r18, r26
    affa:	2e 5f       	subi	r18, 0xFE	; 254
    affc:	3f 4f       	sbci	r19, 0xFF	; 255
    affe:	82 0f       	add	r24, r18
    b000:	93 1f       	adc	r25, r19
    b002:	20 91 78 3a 	lds	r18, 0x3A78	; 0x803a78 <__brkval>
    b006:	30 91 79 3a 	lds	r19, 0x3A79	; 0x803a79 <__brkval+0x1>
    b00a:	28 17       	cp	r18, r24
    b00c:	39 07       	cpc	r19, r25
    b00e:	69 f4       	brne	.+26     	; 0xb02a <free+0x10c>
    b010:	30 97       	sbiw	r30, 0x00	; 0
    b012:	29 f4       	brne	.+10     	; 0xb01e <free+0x100>
    b014:	10 92 7b 3a 	sts	0x3A7B, r1	; 0x803a7b <__flp+0x1>
    b018:	10 92 7a 3a 	sts	0x3A7A, r1	; 0x803a7a <__flp>
    b01c:	02 c0       	rjmp	.+4      	; 0xb022 <free+0x104>
    b01e:	13 82       	std	Z+3, r1	; 0x03
    b020:	12 82       	std	Z+2, r1	; 0x02
    b022:	b0 93 79 3a 	sts	0x3A79, r27	; 0x803a79 <__brkval+0x1>
    b026:	a0 93 78 3a 	sts	0x3A78, r26	; 0x803a78 <__brkval>
    b02a:	df 91       	pop	r29
    b02c:	cf 91       	pop	r28
    b02e:	08 95       	ret

0000b030 <do_rand>:
    b030:	8f 92       	push	r8
    b032:	9f 92       	push	r9
    b034:	af 92       	push	r10
    b036:	bf 92       	push	r11
    b038:	cf 92       	push	r12
    b03a:	df 92       	push	r13
    b03c:	ef 92       	push	r14
    b03e:	ff 92       	push	r15
    b040:	cf 93       	push	r28
    b042:	df 93       	push	r29
    b044:	ec 01       	movw	r28, r24
    b046:	68 81       	ld	r22, Y
    b048:	79 81       	ldd	r23, Y+1	; 0x01
    b04a:	8a 81       	ldd	r24, Y+2	; 0x02
    b04c:	9b 81       	ldd	r25, Y+3	; 0x03
    b04e:	61 15       	cp	r22, r1
    b050:	71 05       	cpc	r23, r1
    b052:	81 05       	cpc	r24, r1
    b054:	91 05       	cpc	r25, r1
    b056:	21 f4       	brne	.+8      	; 0xb060 <do_rand+0x30>
    b058:	64 e2       	ldi	r22, 0x24	; 36
    b05a:	79 ed       	ldi	r23, 0xD9	; 217
    b05c:	8b e5       	ldi	r24, 0x5B	; 91
    b05e:	97 e0       	ldi	r25, 0x07	; 7
    b060:	2d e1       	ldi	r18, 0x1D	; 29
    b062:	33 ef       	ldi	r19, 0xF3	; 243
    b064:	41 e0       	ldi	r20, 0x01	; 1
    b066:	50 e0       	ldi	r21, 0x00	; 0
    b068:	0e 94 8b 5a 	call	0xb516	; 0xb516 <__divmodsi4>
    b06c:	49 01       	movw	r8, r18
    b06e:	5a 01       	movw	r10, r20
    b070:	9b 01       	movw	r18, r22
    b072:	ac 01       	movw	r20, r24
    b074:	a7 ea       	ldi	r26, 0xA7	; 167
    b076:	b1 e4       	ldi	r27, 0x41	; 65
    b078:	0e 94 aa 5a 	call	0xb554	; 0xb554 <__muluhisi3>
    b07c:	6b 01       	movw	r12, r22
    b07e:	7c 01       	movw	r14, r24
    b080:	ac ee       	ldi	r26, 0xEC	; 236
    b082:	b4 ef       	ldi	r27, 0xF4	; 244
    b084:	a5 01       	movw	r20, r10
    b086:	94 01       	movw	r18, r8
    b088:	0e 94 b8 5a 	call	0xb570	; 0xb570 <__mulohisi3>
    b08c:	dc 01       	movw	r26, r24
    b08e:	cb 01       	movw	r24, r22
    b090:	8c 0d       	add	r24, r12
    b092:	9d 1d       	adc	r25, r13
    b094:	ae 1d       	adc	r26, r14
    b096:	bf 1d       	adc	r27, r15
    b098:	b7 ff       	sbrs	r27, 7
    b09a:	03 c0       	rjmp	.+6      	; 0xb0a2 <do_rand+0x72>
    b09c:	01 97       	sbiw	r24, 0x01	; 1
    b09e:	a1 09       	sbc	r26, r1
    b0a0:	b0 48       	sbci	r27, 0x80	; 128
    b0a2:	88 83       	st	Y, r24
    b0a4:	99 83       	std	Y+1, r25	; 0x01
    b0a6:	aa 83       	std	Y+2, r26	; 0x02
    b0a8:	bb 83       	std	Y+3, r27	; 0x03
    b0aa:	9f 77       	andi	r25, 0x7F	; 127
    b0ac:	df 91       	pop	r29
    b0ae:	cf 91       	pop	r28
    b0b0:	ff 90       	pop	r15
    b0b2:	ef 90       	pop	r14
    b0b4:	df 90       	pop	r13
    b0b6:	cf 90       	pop	r12
    b0b8:	bf 90       	pop	r11
    b0ba:	af 90       	pop	r10
    b0bc:	9f 90       	pop	r9
    b0be:	8f 90       	pop	r8
    b0c0:	08 95       	ret

0000b0c2 <rand_r>:
    b0c2:	0c 94 18 58 	jmp	0xb030	; 0xb030 <do_rand>

0000b0c6 <rand>:
    b0c6:	86 e0       	ldi	r24, 0x06	; 6
    b0c8:	92 e0       	ldi	r25, 0x02	; 2
    b0ca:	0c 94 18 58 	jmp	0xb030	; 0xb030 <do_rand>

0000b0ce <srand>:
    b0ce:	a0 e0       	ldi	r26, 0x00	; 0
    b0d0:	b0 e0       	ldi	r27, 0x00	; 0
    b0d2:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <next>
    b0d6:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <next+0x1>
    b0da:	a0 93 08 02 	sts	0x0208, r26	; 0x800208 <next+0x2>
    b0de:	b0 93 09 02 	sts	0x0209, r27	; 0x800209 <next+0x3>
    b0e2:	08 95       	ret

0000b0e4 <__ftoa_engine>:
    b0e4:	28 30       	cpi	r18, 0x08	; 8
    b0e6:	08 f0       	brcs	.+2      	; 0xb0ea <__ftoa_engine+0x6>
    b0e8:	27 e0       	ldi	r18, 0x07	; 7
    b0ea:	33 27       	eor	r19, r19
    b0ec:	da 01       	movw	r26, r20
    b0ee:	99 0f       	add	r25, r25
    b0f0:	31 1d       	adc	r19, r1
    b0f2:	87 fd       	sbrc	r24, 7
    b0f4:	91 60       	ori	r25, 0x01	; 1
    b0f6:	00 96       	adiw	r24, 0x00	; 0
    b0f8:	61 05       	cpc	r22, r1
    b0fa:	71 05       	cpc	r23, r1
    b0fc:	39 f4       	brne	.+14     	; 0xb10c <__ftoa_engine+0x28>
    b0fe:	32 60       	ori	r19, 0x02	; 2
    b100:	2e 5f       	subi	r18, 0xFE	; 254
    b102:	3d 93       	st	X+, r19
    b104:	30 e3       	ldi	r19, 0x30	; 48
    b106:	2a 95       	dec	r18
    b108:	e1 f7       	brne	.-8      	; 0xb102 <__ftoa_engine+0x1e>
    b10a:	08 95       	ret
    b10c:	9f 3f       	cpi	r25, 0xFF	; 255
    b10e:	30 f0       	brcs	.+12     	; 0xb11c <__ftoa_engine+0x38>
    b110:	80 38       	cpi	r24, 0x80	; 128
    b112:	71 05       	cpc	r23, r1
    b114:	61 05       	cpc	r22, r1
    b116:	09 f0       	breq	.+2      	; 0xb11a <__ftoa_engine+0x36>
    b118:	3c 5f       	subi	r19, 0xFC	; 252
    b11a:	3c 5f       	subi	r19, 0xFC	; 252
    b11c:	3d 93       	st	X+, r19
    b11e:	91 30       	cpi	r25, 0x01	; 1
    b120:	08 f0       	brcs	.+2      	; 0xb124 <__ftoa_engine+0x40>
    b122:	80 68       	ori	r24, 0x80	; 128
    b124:	91 1d       	adc	r25, r1
    b126:	df 93       	push	r29
    b128:	cf 93       	push	r28
    b12a:	1f 93       	push	r17
    b12c:	0f 93       	push	r16
    b12e:	ff 92       	push	r15
    b130:	ef 92       	push	r14
    b132:	19 2f       	mov	r17, r25
    b134:	98 7f       	andi	r25, 0xF8	; 248
    b136:	96 95       	lsr	r25
    b138:	e9 2f       	mov	r30, r25
    b13a:	96 95       	lsr	r25
    b13c:	96 95       	lsr	r25
    b13e:	e9 0f       	add	r30, r25
    b140:	ff 27       	eor	r31, r31
    b142:	ee 54       	subi	r30, 0x4E	; 78
    b144:	fe 4f       	sbci	r31, 0xFE	; 254
    b146:	99 27       	eor	r25, r25
    b148:	33 27       	eor	r19, r19
    b14a:	ee 24       	eor	r14, r14
    b14c:	ff 24       	eor	r15, r15
    b14e:	a7 01       	movw	r20, r14
    b150:	e7 01       	movw	r28, r14
    b152:	05 90       	lpm	r0, Z+
    b154:	08 94       	sec
    b156:	07 94       	ror	r0
    b158:	28 f4       	brcc	.+10     	; 0xb164 <__ftoa_engine+0x80>
    b15a:	36 0f       	add	r19, r22
    b15c:	e7 1e       	adc	r14, r23
    b15e:	f8 1e       	adc	r15, r24
    b160:	49 1f       	adc	r20, r25
    b162:	51 1d       	adc	r21, r1
    b164:	66 0f       	add	r22, r22
    b166:	77 1f       	adc	r23, r23
    b168:	88 1f       	adc	r24, r24
    b16a:	99 1f       	adc	r25, r25
    b16c:	06 94       	lsr	r0
    b16e:	a1 f7       	brne	.-24     	; 0xb158 <__ftoa_engine+0x74>
    b170:	05 90       	lpm	r0, Z+
    b172:	07 94       	ror	r0
    b174:	28 f4       	brcc	.+10     	; 0xb180 <__ftoa_engine+0x9c>
    b176:	e7 0e       	add	r14, r23
    b178:	f8 1e       	adc	r15, r24
    b17a:	49 1f       	adc	r20, r25
    b17c:	56 1f       	adc	r21, r22
    b17e:	c1 1d       	adc	r28, r1
    b180:	77 0f       	add	r23, r23
    b182:	88 1f       	adc	r24, r24
    b184:	99 1f       	adc	r25, r25
    b186:	66 1f       	adc	r22, r22
    b188:	06 94       	lsr	r0
    b18a:	a1 f7       	brne	.-24     	; 0xb174 <__ftoa_engine+0x90>
    b18c:	05 90       	lpm	r0, Z+
    b18e:	07 94       	ror	r0
    b190:	28 f4       	brcc	.+10     	; 0xb19c <__ftoa_engine+0xb8>
    b192:	f8 0e       	add	r15, r24
    b194:	49 1f       	adc	r20, r25
    b196:	56 1f       	adc	r21, r22
    b198:	c7 1f       	adc	r28, r23
    b19a:	d1 1d       	adc	r29, r1
    b19c:	88 0f       	add	r24, r24
    b19e:	99 1f       	adc	r25, r25
    b1a0:	66 1f       	adc	r22, r22
    b1a2:	77 1f       	adc	r23, r23
    b1a4:	06 94       	lsr	r0
    b1a6:	a1 f7       	brne	.-24     	; 0xb190 <__ftoa_engine+0xac>
    b1a8:	05 90       	lpm	r0, Z+
    b1aa:	07 94       	ror	r0
    b1ac:	20 f4       	brcc	.+8      	; 0xb1b6 <__ftoa_engine+0xd2>
    b1ae:	49 0f       	add	r20, r25
    b1b0:	56 1f       	adc	r21, r22
    b1b2:	c7 1f       	adc	r28, r23
    b1b4:	d8 1f       	adc	r29, r24
    b1b6:	99 0f       	add	r25, r25
    b1b8:	66 1f       	adc	r22, r22
    b1ba:	77 1f       	adc	r23, r23
    b1bc:	88 1f       	adc	r24, r24
    b1be:	06 94       	lsr	r0
    b1c0:	a9 f7       	brne	.-22     	; 0xb1ac <__ftoa_engine+0xc8>
    b1c2:	84 91       	lpm	r24, Z
    b1c4:	10 95       	com	r17
    b1c6:	17 70       	andi	r17, 0x07	; 7
    b1c8:	41 f0       	breq	.+16     	; 0xb1da <__ftoa_engine+0xf6>
    b1ca:	d6 95       	lsr	r29
    b1cc:	c7 95       	ror	r28
    b1ce:	57 95       	ror	r21
    b1d0:	47 95       	ror	r20
    b1d2:	f7 94       	ror	r15
    b1d4:	e7 94       	ror	r14
    b1d6:	1a 95       	dec	r17
    b1d8:	c1 f7       	brne	.-16     	; 0xb1ca <__ftoa_engine+0xe6>
    b1da:	e8 e5       	ldi	r30, 0x58	; 88
    b1dc:	f1 e0       	ldi	r31, 0x01	; 1
    b1de:	68 94       	set
    b1e0:	15 90       	lpm	r1, Z+
    b1e2:	15 91       	lpm	r17, Z+
    b1e4:	35 91       	lpm	r19, Z+
    b1e6:	65 91       	lpm	r22, Z+
    b1e8:	95 91       	lpm	r25, Z+
    b1ea:	05 90       	lpm	r0, Z+
    b1ec:	7f e2       	ldi	r23, 0x2F	; 47
    b1ee:	73 95       	inc	r23
    b1f0:	e1 18       	sub	r14, r1
    b1f2:	f1 0a       	sbc	r15, r17
    b1f4:	43 0b       	sbc	r20, r19
    b1f6:	56 0b       	sbc	r21, r22
    b1f8:	c9 0b       	sbc	r28, r25
    b1fa:	d0 09       	sbc	r29, r0
    b1fc:	c0 f7       	brcc	.-16     	; 0xb1ee <__ftoa_engine+0x10a>
    b1fe:	e1 0c       	add	r14, r1
    b200:	f1 1e       	adc	r15, r17
    b202:	43 1f       	adc	r20, r19
    b204:	56 1f       	adc	r21, r22
    b206:	c9 1f       	adc	r28, r25
    b208:	d0 1d       	adc	r29, r0
    b20a:	7e f4       	brtc	.+30     	; 0xb22a <__ftoa_engine+0x146>
    b20c:	70 33       	cpi	r23, 0x30	; 48
    b20e:	11 f4       	brne	.+4      	; 0xb214 <__ftoa_engine+0x130>
    b210:	8a 95       	dec	r24
    b212:	e6 cf       	rjmp	.-52     	; 0xb1e0 <__ftoa_engine+0xfc>
    b214:	e8 94       	clt
    b216:	01 50       	subi	r16, 0x01	; 1
    b218:	30 f0       	brcs	.+12     	; 0xb226 <__ftoa_engine+0x142>
    b21a:	08 0f       	add	r16, r24
    b21c:	0a f4       	brpl	.+2      	; 0xb220 <__ftoa_engine+0x13c>
    b21e:	00 27       	eor	r16, r16
    b220:	02 17       	cp	r16, r18
    b222:	08 f4       	brcc	.+2      	; 0xb226 <__ftoa_engine+0x142>
    b224:	20 2f       	mov	r18, r16
    b226:	23 95       	inc	r18
    b228:	02 2f       	mov	r16, r18
    b22a:	7a 33       	cpi	r23, 0x3A	; 58
    b22c:	28 f0       	brcs	.+10     	; 0xb238 <__ftoa_engine+0x154>
    b22e:	79 e3       	ldi	r23, 0x39	; 57
    b230:	7d 93       	st	X+, r23
    b232:	2a 95       	dec	r18
    b234:	e9 f7       	brne	.-6      	; 0xb230 <__ftoa_engine+0x14c>
    b236:	10 c0       	rjmp	.+32     	; 0xb258 <__ftoa_engine+0x174>
    b238:	7d 93       	st	X+, r23
    b23a:	2a 95       	dec	r18
    b23c:	89 f6       	brne	.-94     	; 0xb1e0 <__ftoa_engine+0xfc>
    b23e:	06 94       	lsr	r0
    b240:	97 95       	ror	r25
    b242:	67 95       	ror	r22
    b244:	37 95       	ror	r19
    b246:	17 95       	ror	r17
    b248:	17 94       	ror	r1
    b24a:	e1 18       	sub	r14, r1
    b24c:	f1 0a       	sbc	r15, r17
    b24e:	43 0b       	sbc	r20, r19
    b250:	56 0b       	sbc	r21, r22
    b252:	c9 0b       	sbc	r28, r25
    b254:	d0 09       	sbc	r29, r0
    b256:	98 f0       	brcs	.+38     	; 0xb27e <__ftoa_engine+0x19a>
    b258:	23 95       	inc	r18
    b25a:	7e 91       	ld	r23, -X
    b25c:	73 95       	inc	r23
    b25e:	7a 33       	cpi	r23, 0x3A	; 58
    b260:	08 f0       	brcs	.+2      	; 0xb264 <__ftoa_engine+0x180>
    b262:	70 e3       	ldi	r23, 0x30	; 48
    b264:	7c 93       	st	X, r23
    b266:	20 13       	cpse	r18, r16
    b268:	b8 f7       	brcc	.-18     	; 0xb258 <__ftoa_engine+0x174>
    b26a:	7e 91       	ld	r23, -X
    b26c:	70 61       	ori	r23, 0x10	; 16
    b26e:	7d 93       	st	X+, r23
    b270:	30 f0       	brcs	.+12     	; 0xb27e <__ftoa_engine+0x19a>
    b272:	83 95       	inc	r24
    b274:	71 e3       	ldi	r23, 0x31	; 49
    b276:	7d 93       	st	X+, r23
    b278:	70 e3       	ldi	r23, 0x30	; 48
    b27a:	2a 95       	dec	r18
    b27c:	e1 f7       	brne	.-8      	; 0xb276 <__ftoa_engine+0x192>
    b27e:	11 24       	eor	r1, r1
    b280:	ef 90       	pop	r14
    b282:	ff 90       	pop	r15
    b284:	0f 91       	pop	r16
    b286:	1f 91       	pop	r17
    b288:	cf 91       	pop	r28
    b28a:	df 91       	pop	r29
    b28c:	99 27       	eor	r25, r25
    b28e:	87 fd       	sbrc	r24, 7
    b290:	90 95       	com	r25
    b292:	08 95       	ret

0000b294 <strnlen_P>:
    b294:	fc 01       	movw	r30, r24
    b296:	05 90       	lpm	r0, Z+
    b298:	61 50       	subi	r22, 0x01	; 1
    b29a:	70 40       	sbci	r23, 0x00	; 0
    b29c:	01 10       	cpse	r0, r1
    b29e:	d8 f7       	brcc	.-10     	; 0xb296 <strnlen_P+0x2>
    b2a0:	80 95       	com	r24
    b2a2:	90 95       	com	r25
    b2a4:	8e 0f       	add	r24, r30
    b2a6:	9f 1f       	adc	r25, r31
    b2a8:	08 95       	ret

0000b2aa <memcpy>:
    b2aa:	fb 01       	movw	r30, r22
    b2ac:	dc 01       	movw	r26, r24
    b2ae:	02 c0       	rjmp	.+4      	; 0xb2b4 <memcpy+0xa>
    b2b0:	01 90       	ld	r0, Z+
    b2b2:	0d 92       	st	X+, r0
    b2b4:	41 50       	subi	r20, 0x01	; 1
    b2b6:	50 40       	sbci	r21, 0x00	; 0
    b2b8:	d8 f7       	brcc	.-10     	; 0xb2b0 <memcpy+0x6>
    b2ba:	08 95       	ret

0000b2bc <memset>:
    b2bc:	dc 01       	movw	r26, r24
    b2be:	01 c0       	rjmp	.+2      	; 0xb2c2 <memset+0x6>
    b2c0:	6d 93       	st	X+, r22
    b2c2:	41 50       	subi	r20, 0x01	; 1
    b2c4:	50 40       	sbci	r21, 0x00	; 0
    b2c6:	e0 f7       	brcc	.-8      	; 0xb2c0 <memset+0x4>
    b2c8:	08 95       	ret

0000b2ca <strnlen>:
    b2ca:	fc 01       	movw	r30, r24
    b2cc:	61 50       	subi	r22, 0x01	; 1
    b2ce:	70 40       	sbci	r23, 0x00	; 0
    b2d0:	01 90       	ld	r0, Z+
    b2d2:	01 10       	cpse	r0, r1
    b2d4:	d8 f7       	brcc	.-10     	; 0xb2cc <strnlen+0x2>
    b2d6:	80 95       	com	r24
    b2d8:	90 95       	com	r25
    b2da:	8e 0f       	add	r24, r30
    b2dc:	9f 1f       	adc	r25, r31
    b2de:	08 95       	ret

0000b2e0 <fdevopen>:
    b2e0:	0f 93       	push	r16
    b2e2:	1f 93       	push	r17
    b2e4:	cf 93       	push	r28
    b2e6:	df 93       	push	r29
    b2e8:	00 97       	sbiw	r24, 0x00	; 0
    b2ea:	31 f4       	brne	.+12     	; 0xb2f8 <fdevopen+0x18>
    b2ec:	61 15       	cp	r22, r1
    b2ee:	71 05       	cpc	r23, r1
    b2f0:	19 f4       	brne	.+6      	; 0xb2f8 <fdevopen+0x18>
    b2f2:	80 e0       	ldi	r24, 0x00	; 0
    b2f4:	90 e0       	ldi	r25, 0x00	; 0
    b2f6:	3a c0       	rjmp	.+116    	; 0xb36c <fdevopen+0x8c>
    b2f8:	8b 01       	movw	r16, r22
    b2fa:	ec 01       	movw	r28, r24
    b2fc:	6e e0       	ldi	r22, 0x0E	; 14
    b2fe:	70 e0       	ldi	r23, 0x00	; 0
    b300:	81 e0       	ldi	r24, 0x01	; 1
    b302:	90 e0       	ldi	r25, 0x00	; 0
    b304:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <calloc>
    b308:	fc 01       	movw	r30, r24
    b30a:	89 2b       	or	r24, r25
    b30c:	91 f3       	breq	.-28     	; 0xb2f2 <fdevopen+0x12>
    b30e:	80 e8       	ldi	r24, 0x80	; 128
    b310:	83 83       	std	Z+3, r24	; 0x03
    b312:	01 15       	cp	r16, r1
    b314:	11 05       	cpc	r17, r1
    b316:	71 f0       	breq	.+28     	; 0xb334 <fdevopen+0x54>
    b318:	13 87       	std	Z+11, r17	; 0x0b
    b31a:	02 87       	std	Z+10, r16	; 0x0a
    b31c:	81 e8       	ldi	r24, 0x81	; 129
    b31e:	83 83       	std	Z+3, r24	; 0x03
    b320:	80 91 7c 3a 	lds	r24, 0x3A7C	; 0x803a7c <__iob>
    b324:	90 91 7d 3a 	lds	r25, 0x3A7D	; 0x803a7d <__iob+0x1>
    b328:	89 2b       	or	r24, r25
    b32a:	21 f4       	brne	.+8      	; 0xb334 <fdevopen+0x54>
    b32c:	f0 93 7d 3a 	sts	0x3A7D, r31	; 0x803a7d <__iob+0x1>
    b330:	e0 93 7c 3a 	sts	0x3A7C, r30	; 0x803a7c <__iob>
    b334:	20 97       	sbiw	r28, 0x00	; 0
    b336:	c9 f0       	breq	.+50     	; 0xb36a <fdevopen+0x8a>
    b338:	d1 87       	std	Z+9, r29	; 0x09
    b33a:	c0 87       	std	Z+8, r28	; 0x08
    b33c:	83 81       	ldd	r24, Z+3	; 0x03
    b33e:	82 60       	ori	r24, 0x02	; 2
    b340:	83 83       	std	Z+3, r24	; 0x03
    b342:	80 91 7e 3a 	lds	r24, 0x3A7E	; 0x803a7e <__iob+0x2>
    b346:	90 91 7f 3a 	lds	r25, 0x3A7F	; 0x803a7f <__iob+0x3>
    b34a:	89 2b       	or	r24, r25
    b34c:	71 f4       	brne	.+28     	; 0xb36a <fdevopen+0x8a>
    b34e:	f0 93 7f 3a 	sts	0x3A7F, r31	; 0x803a7f <__iob+0x3>
    b352:	e0 93 7e 3a 	sts	0x3A7E, r30	; 0x803a7e <__iob+0x2>
    b356:	80 91 80 3a 	lds	r24, 0x3A80	; 0x803a80 <__iob+0x4>
    b35a:	90 91 81 3a 	lds	r25, 0x3A81	; 0x803a81 <__iob+0x5>
    b35e:	89 2b       	or	r24, r25
    b360:	21 f4       	brne	.+8      	; 0xb36a <fdevopen+0x8a>
    b362:	f0 93 81 3a 	sts	0x3A81, r31	; 0x803a81 <__iob+0x5>
    b366:	e0 93 80 3a 	sts	0x3A80, r30	; 0x803a80 <__iob+0x4>
    b36a:	cf 01       	movw	r24, r30
    b36c:	df 91       	pop	r29
    b36e:	cf 91       	pop	r28
    b370:	1f 91       	pop	r17
    b372:	0f 91       	pop	r16
    b374:	08 95       	ret

0000b376 <fputc>:
    b376:	0f 93       	push	r16
    b378:	1f 93       	push	r17
    b37a:	cf 93       	push	r28
    b37c:	df 93       	push	r29
    b37e:	fb 01       	movw	r30, r22
    b380:	23 81       	ldd	r18, Z+3	; 0x03
    b382:	21 fd       	sbrc	r18, 1
    b384:	03 c0       	rjmp	.+6      	; 0xb38c <fputc+0x16>
    b386:	8f ef       	ldi	r24, 0xFF	; 255
    b388:	9f ef       	ldi	r25, 0xFF	; 255
    b38a:	2c c0       	rjmp	.+88     	; 0xb3e4 <fputc+0x6e>
    b38c:	22 ff       	sbrs	r18, 2
    b38e:	16 c0       	rjmp	.+44     	; 0xb3bc <fputc+0x46>
    b390:	46 81       	ldd	r20, Z+6	; 0x06
    b392:	57 81       	ldd	r21, Z+7	; 0x07
    b394:	24 81       	ldd	r18, Z+4	; 0x04
    b396:	35 81       	ldd	r19, Z+5	; 0x05
    b398:	42 17       	cp	r20, r18
    b39a:	53 07       	cpc	r21, r19
    b39c:	44 f4       	brge	.+16     	; 0xb3ae <fputc+0x38>
    b39e:	a0 81       	ld	r26, Z
    b3a0:	b1 81       	ldd	r27, Z+1	; 0x01
    b3a2:	9d 01       	movw	r18, r26
    b3a4:	2f 5f       	subi	r18, 0xFF	; 255
    b3a6:	3f 4f       	sbci	r19, 0xFF	; 255
    b3a8:	31 83       	std	Z+1, r19	; 0x01
    b3aa:	20 83       	st	Z, r18
    b3ac:	8c 93       	st	X, r24
    b3ae:	26 81       	ldd	r18, Z+6	; 0x06
    b3b0:	37 81       	ldd	r19, Z+7	; 0x07
    b3b2:	2f 5f       	subi	r18, 0xFF	; 255
    b3b4:	3f 4f       	sbci	r19, 0xFF	; 255
    b3b6:	37 83       	std	Z+7, r19	; 0x07
    b3b8:	26 83       	std	Z+6, r18	; 0x06
    b3ba:	14 c0       	rjmp	.+40     	; 0xb3e4 <fputc+0x6e>
    b3bc:	8b 01       	movw	r16, r22
    b3be:	ec 01       	movw	r28, r24
    b3c0:	fb 01       	movw	r30, r22
    b3c2:	00 84       	ldd	r0, Z+8	; 0x08
    b3c4:	f1 85       	ldd	r31, Z+9	; 0x09
    b3c6:	e0 2d       	mov	r30, r0
    b3c8:	09 95       	icall
    b3ca:	89 2b       	or	r24, r25
    b3cc:	e1 f6       	brne	.-72     	; 0xb386 <fputc+0x10>
    b3ce:	d8 01       	movw	r26, r16
    b3d0:	16 96       	adiw	r26, 0x06	; 6
    b3d2:	8d 91       	ld	r24, X+
    b3d4:	9c 91       	ld	r25, X
    b3d6:	17 97       	sbiw	r26, 0x07	; 7
    b3d8:	01 96       	adiw	r24, 0x01	; 1
    b3da:	17 96       	adiw	r26, 0x07	; 7
    b3dc:	9c 93       	st	X, r25
    b3de:	8e 93       	st	-X, r24
    b3e0:	16 97       	sbiw	r26, 0x06	; 6
    b3e2:	ce 01       	movw	r24, r28
    b3e4:	df 91       	pop	r29
    b3e6:	cf 91       	pop	r28
    b3e8:	1f 91       	pop	r17
    b3ea:	0f 91       	pop	r16
    b3ec:	08 95       	ret

0000b3ee <printf>:
    b3ee:	cf 93       	push	r28
    b3f0:	df 93       	push	r29
    b3f2:	cd b7       	in	r28, 0x3d	; 61
    b3f4:	de b7       	in	r29, 0x3e	; 62
    b3f6:	ae 01       	movw	r20, r28
    b3f8:	4b 5f       	subi	r20, 0xFB	; 251
    b3fa:	5f 4f       	sbci	r21, 0xFF	; 255
    b3fc:	fa 01       	movw	r30, r20
    b3fe:	61 91       	ld	r22, Z+
    b400:	71 91       	ld	r23, Z+
    b402:	af 01       	movw	r20, r30
    b404:	80 91 7e 3a 	lds	r24, 0x3A7E	; 0x803a7e <__iob+0x2>
    b408:	90 91 7f 3a 	lds	r25, 0x3A7F	; 0x803a7f <__iob+0x3>
    b40c:	0e 94 f3 50 	call	0xa1e6	; 0xa1e6 <vfprintf>
    b410:	df 91       	pop	r29
    b412:	cf 91       	pop	r28
    b414:	08 95       	ret

0000b416 <putchar>:
    b416:	60 91 7e 3a 	lds	r22, 0x3A7E	; 0x803a7e <__iob+0x2>
    b41a:	70 91 7f 3a 	lds	r23, 0x3A7F	; 0x803a7f <__iob+0x3>
    b41e:	0c 94 bb 59 	jmp	0xb376	; 0xb376 <fputc>

0000b422 <__ultoa_invert>:
    b422:	fa 01       	movw	r30, r20
    b424:	aa 27       	eor	r26, r26
    b426:	28 30       	cpi	r18, 0x08	; 8
    b428:	51 f1       	breq	.+84     	; 0xb47e <__ultoa_invert+0x5c>
    b42a:	20 31       	cpi	r18, 0x10	; 16
    b42c:	81 f1       	breq	.+96     	; 0xb48e <__ultoa_invert+0x6c>
    b42e:	e8 94       	clt
    b430:	6f 93       	push	r22
    b432:	6e 7f       	andi	r22, 0xFE	; 254
    b434:	6e 5f       	subi	r22, 0xFE	; 254
    b436:	7f 4f       	sbci	r23, 0xFF	; 255
    b438:	8f 4f       	sbci	r24, 0xFF	; 255
    b43a:	9f 4f       	sbci	r25, 0xFF	; 255
    b43c:	af 4f       	sbci	r26, 0xFF	; 255
    b43e:	b1 e0       	ldi	r27, 0x01	; 1
    b440:	3e d0       	rcall	.+124    	; 0xb4be <__ultoa_invert+0x9c>
    b442:	b4 e0       	ldi	r27, 0x04	; 4
    b444:	3c d0       	rcall	.+120    	; 0xb4be <__ultoa_invert+0x9c>
    b446:	67 0f       	add	r22, r23
    b448:	78 1f       	adc	r23, r24
    b44a:	89 1f       	adc	r24, r25
    b44c:	9a 1f       	adc	r25, r26
    b44e:	a1 1d       	adc	r26, r1
    b450:	68 0f       	add	r22, r24
    b452:	79 1f       	adc	r23, r25
    b454:	8a 1f       	adc	r24, r26
    b456:	91 1d       	adc	r25, r1
    b458:	a1 1d       	adc	r26, r1
    b45a:	6a 0f       	add	r22, r26
    b45c:	71 1d       	adc	r23, r1
    b45e:	81 1d       	adc	r24, r1
    b460:	91 1d       	adc	r25, r1
    b462:	a1 1d       	adc	r26, r1
    b464:	20 d0       	rcall	.+64     	; 0xb4a6 <__ultoa_invert+0x84>
    b466:	09 f4       	brne	.+2      	; 0xb46a <__ultoa_invert+0x48>
    b468:	68 94       	set
    b46a:	3f 91       	pop	r19
    b46c:	2a e0       	ldi	r18, 0x0A	; 10
    b46e:	26 9f       	mul	r18, r22
    b470:	11 24       	eor	r1, r1
    b472:	30 19       	sub	r19, r0
    b474:	30 5d       	subi	r19, 0xD0	; 208
    b476:	31 93       	st	Z+, r19
    b478:	de f6       	brtc	.-74     	; 0xb430 <__ultoa_invert+0xe>
    b47a:	cf 01       	movw	r24, r30
    b47c:	08 95       	ret
    b47e:	46 2f       	mov	r20, r22
    b480:	47 70       	andi	r20, 0x07	; 7
    b482:	40 5d       	subi	r20, 0xD0	; 208
    b484:	41 93       	st	Z+, r20
    b486:	b3 e0       	ldi	r27, 0x03	; 3
    b488:	0f d0       	rcall	.+30     	; 0xb4a8 <__ultoa_invert+0x86>
    b48a:	c9 f7       	brne	.-14     	; 0xb47e <__ultoa_invert+0x5c>
    b48c:	f6 cf       	rjmp	.-20     	; 0xb47a <__ultoa_invert+0x58>
    b48e:	46 2f       	mov	r20, r22
    b490:	4f 70       	andi	r20, 0x0F	; 15
    b492:	40 5d       	subi	r20, 0xD0	; 208
    b494:	4a 33       	cpi	r20, 0x3A	; 58
    b496:	18 f0       	brcs	.+6      	; 0xb49e <__ultoa_invert+0x7c>
    b498:	49 5d       	subi	r20, 0xD9	; 217
    b49a:	31 fd       	sbrc	r19, 1
    b49c:	40 52       	subi	r20, 0x20	; 32
    b49e:	41 93       	st	Z+, r20
    b4a0:	02 d0       	rcall	.+4      	; 0xb4a6 <__ultoa_invert+0x84>
    b4a2:	a9 f7       	brne	.-22     	; 0xb48e <__ultoa_invert+0x6c>
    b4a4:	ea cf       	rjmp	.-44     	; 0xb47a <__ultoa_invert+0x58>
    b4a6:	b4 e0       	ldi	r27, 0x04	; 4
    b4a8:	a6 95       	lsr	r26
    b4aa:	97 95       	ror	r25
    b4ac:	87 95       	ror	r24
    b4ae:	77 95       	ror	r23
    b4b0:	67 95       	ror	r22
    b4b2:	ba 95       	dec	r27
    b4b4:	c9 f7       	brne	.-14     	; 0xb4a8 <__ultoa_invert+0x86>
    b4b6:	00 97       	sbiw	r24, 0x00	; 0
    b4b8:	61 05       	cpc	r22, r1
    b4ba:	71 05       	cpc	r23, r1
    b4bc:	08 95       	ret
    b4be:	9b 01       	movw	r18, r22
    b4c0:	ac 01       	movw	r20, r24
    b4c2:	0a 2e       	mov	r0, r26
    b4c4:	06 94       	lsr	r0
    b4c6:	57 95       	ror	r21
    b4c8:	47 95       	ror	r20
    b4ca:	37 95       	ror	r19
    b4cc:	27 95       	ror	r18
    b4ce:	ba 95       	dec	r27
    b4d0:	c9 f7       	brne	.-14     	; 0xb4c4 <__ultoa_invert+0xa2>
    b4d2:	62 0f       	add	r22, r18
    b4d4:	73 1f       	adc	r23, r19
    b4d6:	84 1f       	adc	r24, r20
    b4d8:	95 1f       	adc	r25, r21
    b4da:	a0 1d       	adc	r26, r0
    b4dc:	08 95       	ret

0000b4de <calloc>:
    b4de:	0f 93       	push	r16
    b4e0:	1f 93       	push	r17
    b4e2:	cf 93       	push	r28
    b4e4:	df 93       	push	r29
    b4e6:	86 9f       	mul	r24, r22
    b4e8:	80 01       	movw	r16, r0
    b4ea:	87 9f       	mul	r24, r23
    b4ec:	10 0d       	add	r17, r0
    b4ee:	96 9f       	mul	r25, r22
    b4f0:	10 0d       	add	r17, r0
    b4f2:	11 24       	eor	r1, r1
    b4f4:	c8 01       	movw	r24, r16
    b4f6:	0e 94 f7 56 	call	0xadee	; 0xadee <malloc>
    b4fa:	ec 01       	movw	r28, r24
    b4fc:	00 97       	sbiw	r24, 0x00	; 0
    b4fe:	29 f0       	breq	.+10     	; 0xb50a <calloc+0x2c>
    b500:	a8 01       	movw	r20, r16
    b502:	60 e0       	ldi	r22, 0x00	; 0
    b504:	70 e0       	ldi	r23, 0x00	; 0
    b506:	0e 94 5e 59 	call	0xb2bc	; 0xb2bc <memset>
    b50a:	ce 01       	movw	r24, r28
    b50c:	df 91       	pop	r29
    b50e:	cf 91       	pop	r28
    b510:	1f 91       	pop	r17
    b512:	0f 91       	pop	r16
    b514:	08 95       	ret

0000b516 <__divmodsi4>:
    b516:	05 2e       	mov	r0, r21
    b518:	97 fb       	bst	r25, 7
    b51a:	1e f4       	brtc	.+6      	; 0xb522 <__divmodsi4+0xc>
    b51c:	00 94       	com	r0
    b51e:	0e 94 a2 5a 	call	0xb544	; 0xb544 <__negsi2>
    b522:	57 fd       	sbrc	r21, 7
    b524:	07 d0       	rcall	.+14     	; 0xb534 <__divmodsi4_neg2>
    b526:	0e 94 bd 56 	call	0xad7a	; 0xad7a <__udivmodsi4>
    b52a:	07 fc       	sbrc	r0, 7
    b52c:	03 d0       	rcall	.+6      	; 0xb534 <__divmodsi4_neg2>
    b52e:	4e f4       	brtc	.+18     	; 0xb542 <__divmodsi4_exit>
    b530:	0c 94 a2 5a 	jmp	0xb544	; 0xb544 <__negsi2>

0000b534 <__divmodsi4_neg2>:
    b534:	50 95       	com	r21
    b536:	40 95       	com	r20
    b538:	30 95       	com	r19
    b53a:	21 95       	neg	r18
    b53c:	3f 4f       	sbci	r19, 0xFF	; 255
    b53e:	4f 4f       	sbci	r20, 0xFF	; 255
    b540:	5f 4f       	sbci	r21, 0xFF	; 255

0000b542 <__divmodsi4_exit>:
    b542:	08 95       	ret

0000b544 <__negsi2>:
    b544:	90 95       	com	r25
    b546:	80 95       	com	r24
    b548:	70 95       	com	r23
    b54a:	61 95       	neg	r22
    b54c:	7f 4f       	sbci	r23, 0xFF	; 255
    b54e:	8f 4f       	sbci	r24, 0xFF	; 255
    b550:	9f 4f       	sbci	r25, 0xFF	; 255
    b552:	08 95       	ret

0000b554 <__muluhisi3>:
    b554:	0e 94 e8 56 	call	0xadd0	; 0xadd0 <__umulhisi3>
    b558:	a5 9f       	mul	r26, r21
    b55a:	90 0d       	add	r25, r0
    b55c:	b4 9f       	mul	r27, r20
    b55e:	90 0d       	add	r25, r0
    b560:	a4 9f       	mul	r26, r20
    b562:	80 0d       	add	r24, r0
    b564:	91 1d       	adc	r25, r1
    b566:	11 24       	eor	r1, r1
    b568:	08 95       	ret

0000b56a <__mulshisi3>:
    b56a:	b7 ff       	sbrs	r27, 7
    b56c:	0c 94 aa 5a 	jmp	0xb554	; 0xb554 <__muluhisi3>

0000b570 <__mulohisi3>:
    b570:	0e 94 aa 5a 	call	0xb554	; 0xb554 <__muluhisi3>
    b574:	82 1b       	sub	r24, r18
    b576:	93 0b       	sbc	r25, r19
    b578:	08 95       	ret

0000b57a <_exit>:
    b57a:	f8 94       	cli

0000b57c <__stop_program>:
    b57c:	ff cf       	rjmp	.-2      	; 0xb57c <__stop_program>

Disassembly of section .bootloader:

0000b57e <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    b57e:	cf 93       	push	r28
    b580:	df 93       	push	r29
    b582:	cd b7       	in	r28, 0x3d	; 61
    b584:	de b7       	in	r29, 0x3e	; 62
    b586:	29 97       	sbiw	r28, 0x09	; 9
    b588:	0f b6       	in	r0, 0x3f	; 63
    b58a:	f8 94       	cli
    b58c:	de bf       	out	0x3e, r29	; 62
    b58e:	0f be       	out	0x3f, r0	; 63
    b590:	cd bf       	out	0x3d, r28	; 61
    b592:	6e 83       	std	Y+6, r22	; 0x06
    b594:	7f 83       	std	Y+7, r23	; 0x07
    b596:	88 87       	std	Y+8, r24	; 0x08
    b598:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    b59a:	8e 81       	ldd	r24, Y+6	; 0x06
    b59c:	9f 81       	ldd	r25, Y+7	; 0x07
    b59e:	a8 85       	ldd	r26, Y+8	; 0x08
    b5a0:	b9 85       	ldd	r27, Y+9	; 0x09
    b5a2:	ba 2f       	mov	r27, r26
    b5a4:	a9 2f       	mov	r26, r25
    b5a6:	98 2f       	mov	r25, r24
    b5a8:	88 27       	eor	r24, r24
    b5aa:	89 83       	std	Y+1, r24	; 0x01
    b5ac:	9a 83       	std	Y+2, r25	; 0x02
    b5ae:	ab 83       	std	Y+3, r26	; 0x03
    b5b0:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    b5b2:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <cpu_irq_save>
    b5b6:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    b5b8:	8f e3       	ldi	r24, 0x3F	; 63
    b5ba:	90 e0       	ldi	r25, 0x00	; 0
    b5bc:	fc 01       	movw	r30, r24
    b5be:	80 81       	ld	r24, Z
    b5c0:	88 2f       	mov	r24, r24
    b5c2:	90 e0       	ldi	r25, 0x00	; 0
    b5c4:	82 70       	andi	r24, 0x02	; 2
    b5c6:	99 27       	eor	r25, r25
    b5c8:	89 2b       	or	r24, r25
    b5ca:	b1 f7       	brne	.-20     	; 0xb5b8 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    b5cc:	23 e0       	ldi	r18, 0x03	; 3
    b5ce:	89 81       	ldd	r24, Y+1	; 0x01
    b5d0:	9a 81       	ldd	r25, Y+2	; 0x02
    b5d2:	ab 81       	ldd	r26, Y+3	; 0x03
    b5d4:	bc 81       	ldd	r27, Y+4	; 0x04
    b5d6:	fc 01       	movw	r30, r24
    b5d8:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b5dc:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b5e0:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    b5e2:	87 e5       	ldi	r24, 0x57	; 87
    b5e4:	90 e0       	ldi	r25, 0x00	; 0
    b5e6:	fc 01       	movw	r30, r24
    b5e8:	80 81       	ld	r24, Z
    b5ea:	88 2f       	mov	r24, r24
    b5ec:	90 e0       	ldi	r25, 0x00	; 0
    b5ee:	81 70       	andi	r24, 0x01	; 1
    b5f0:	99 27       	eor	r25, r25
    b5f2:	89 2b       	or	r24, r25
    b5f4:	b1 f7       	brne	.-20     	; 0xb5e2 <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    b5f6:	81 e1       	ldi	r24, 0x11	; 17
    b5f8:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b5fc:	e8 95       	spm

	cpu_irq_restore(flags);
    b5fe:	8d 81       	ldd	r24, Y+5	; 0x05
    b600:	0e 94 bb 2f 	call	0x5f76	; 0x5f76 <cpu_irq_restore>
}
    b604:	00 00       	nop
    b606:	29 96       	adiw	r28, 0x09	; 9
    b608:	0f b6       	in	r0, 0x3f	; 63
    b60a:	f8 94       	cli
    b60c:	de bf       	out	0x3e, r29	; 62
    b60e:	0f be       	out	0x3f, r0	; 63
    b610:	cd bf       	out	0x3d, r28	; 61
    b612:	df 91       	pop	r29
    b614:	cf 91       	pop	r28
    b616:	08 95       	ret

0000b618 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    b618:	cf 93       	push	r28
    b61a:	df 93       	push	r29
    b61c:	cd b7       	in	r28, 0x3d	; 61
    b61e:	de b7       	in	r29, 0x3e	; 62
    b620:	6e 97       	sbiw	r28, 0x1e	; 30
    b622:	0f b6       	in	r0, 0x3f	; 63
    b624:	f8 94       	cli
    b626:	de bf       	out	0x3e, r29	; 62
    b628:	0f be       	out	0x3f, r0	; 63
    b62a:	cd bf       	out	0x3d, r28	; 61
    b62c:	6f 8b       	std	Y+23, r22	; 0x17
    b62e:	78 8f       	std	Y+24, r23	; 0x18
    b630:	89 8f       	std	Y+25, r24	; 0x19
    b632:	9a 8f       	std	Y+26, r25	; 0x1a
    b634:	5c 8f       	std	Y+28, r21	; 0x1c
    b636:	4b 8f       	std	Y+27, r20	; 0x1b
    b638:	3e 8f       	std	Y+30, r19	; 0x1e
    b63a:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    b63c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b63e:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    b640:	8f 89       	ldd	r24, Y+23	; 0x17
    b642:	98 8d       	ldd	r25, Y+24	; 0x18
    b644:	99 27       	eor	r25, r25
    b646:	9a 83       	std	Y+2, r25	; 0x02
    b648:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    b64a:	89 81       	ldd	r24, Y+1	; 0x01
    b64c:	9a 81       	ldd	r25, Y+2	; 0x02
    b64e:	81 70       	andi	r24, 0x01	; 1
    b650:	99 27       	eor	r25, r25
    b652:	89 2b       	or	r24, r25
    b654:	09 f4       	brne	.+2      	; 0xb658 <flash_fill_page_buffer+0x40>
    b656:	48 c0       	rjmp	.+144    	; 0xb6e8 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    b658:	8f 89       	ldd	r24, Y+23	; 0x17
    b65a:	98 8d       	ldd	r25, Y+24	; 0x18
    b65c:	a9 8d       	ldd	r26, Y+25	; 0x19
    b65e:	ba 8d       	ldd	r27, Y+26	; 0x1a
    b660:	01 97       	sbiw	r24, 0x01	; 1
    b662:	a1 09       	sbc	r26, r1
    b664:	b1 09       	sbc	r27, r1
    b666:	8e 83       	std	Y+6, r24	; 0x06
    b668:	9f 83       	std	Y+7, r25	; 0x07
    b66a:	a8 87       	std	Y+8, r26	; 0x08
    b66c:	b9 87       	std	Y+9, r27	; 0x09
    b66e:	8e 81       	ldd	r24, Y+6	; 0x06
    b670:	9f 81       	ldd	r25, Y+7	; 0x07
    b672:	a8 85       	ldd	r26, Y+8	; 0x08
    b674:	b9 85       	ldd	r27, Y+9	; 0x09
    b676:	ab bf       	out	0x3b, r26	; 59
    b678:	fc 01       	movw	r30, r24
    b67a:	87 91       	elpm	r24, Z+
    b67c:	8a 87       	std	Y+10, r24	; 0x0a
    b67e:	8a 85       	ldd	r24, Y+10	; 0x0a
    b680:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    b682:	8b 85       	ldd	r24, Y+11	; 0x0b
    b684:	88 2f       	mov	r24, r24
    b686:	90 e0       	ldi	r25, 0x00	; 0
    b688:	9d 87       	std	Y+13, r25	; 0x0d
    b68a:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    b68c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b68e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b690:	9c 01       	movw	r18, r24
    b692:	2f 5f       	subi	r18, 0xFF	; 255
    b694:	3f 4f       	sbci	r19, 0xFF	; 255
    b696:	3e 8f       	std	Y+30, r19	; 0x1e
    b698:	2d 8f       	std	Y+29, r18	; 0x1d
    b69a:	fc 01       	movw	r30, r24
    b69c:	80 81       	ld	r24, Z
    b69e:	88 2f       	mov	r24, r24
    b6a0:	90 e0       	ldi	r25, 0x00	; 0
    b6a2:	98 2f       	mov	r25, r24
    b6a4:	88 27       	eor	r24, r24
    b6a6:	9c 01       	movw	r18, r24
    b6a8:	8c 85       	ldd	r24, Y+12	; 0x0c
    b6aa:	9d 85       	ldd	r25, Y+13	; 0x0d
    b6ac:	82 0f       	add	r24, r18
    b6ae:	93 1f       	adc	r25, r19
    b6b0:	9d 87       	std	Y+13, r25	; 0x0d
    b6b2:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    b6b4:	89 81       	ldd	r24, Y+1	; 0x01
    b6b6:	9a 81       	ldd	r25, Y+2	; 0x02
    b6b8:	9c 01       	movw	r18, r24
    b6ba:	2f 5f       	subi	r18, 0xFF	; 255
    b6bc:	3f 4f       	sbci	r19, 0xFF	; 255
    b6be:	3a 83       	std	Y+2, r19	; 0x02
    b6c0:	29 83       	std	Y+1, r18	; 0x01
    b6c2:	cc 01       	movw	r24, r24
    b6c4:	a0 e0       	ldi	r26, 0x00	; 0
    b6c6:	b0 e0       	ldi	r27, 0x00	; 0
    b6c8:	41 e0       	ldi	r20, 0x01	; 1
    b6ca:	2c 85       	ldd	r18, Y+12	; 0x0c
    b6cc:	3d 85       	ldd	r19, Y+13	; 0x0d
    b6ce:	09 01       	movw	r0, r18
    b6d0:	fc 01       	movw	r30, r24
    b6d2:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b6d6:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b6da:	e8 95       	spm
    b6dc:	11 24       	eor	r1, r1
		length--;
    b6de:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b6e0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b6e2:	01 97       	sbiw	r24, 0x01	; 1
    b6e4:	9c 8f       	std	Y+28, r25	; 0x1c
    b6e6:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    b6e8:	89 81       	ldd	r24, Y+1	; 0x01
    b6ea:	9a 81       	ldd	r25, Y+2	; 0x02
    b6ec:	9c 83       	std	Y+4, r25	; 0x04
    b6ee:	8b 83       	std	Y+3, r24	; 0x03
    b6f0:	8a c0       	rjmp	.+276    	; 0xb806 <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    b6f2:	2b 8d       	ldd	r18, Y+27	; 0x1b
    b6f4:	3c 8d       	ldd	r19, Y+28	; 0x1c
    b6f6:	89 81       	ldd	r24, Y+1	; 0x01
    b6f8:	9a 81       	ldd	r25, Y+2	; 0x02
    b6fa:	28 0f       	add	r18, r24
    b6fc:	39 1f       	adc	r19, r25
    b6fe:	8b 81       	ldd	r24, Y+3	; 0x03
    b700:	9c 81       	ldd	r25, Y+4	; 0x04
    b702:	a9 01       	movw	r20, r18
    b704:	48 1b       	sub	r20, r24
    b706:	59 0b       	sbc	r21, r25
    b708:	ca 01       	movw	r24, r20
    b70a:	01 97       	sbiw	r24, 0x01	; 1
    b70c:	09 f0       	breq	.+2      	; 0xb710 <flash_fill_page_buffer+0xf8>
    b70e:	45 c0       	rjmp	.+138    	; 0xb79a <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    b710:	8d 81       	ldd	r24, Y+5	; 0x05
    b712:	28 2f       	mov	r18, r24
    b714:	30 e0       	ldi	r19, 0x00	; 0
    b716:	40 e0       	ldi	r20, 0x00	; 0
    b718:	50 e0       	ldi	r21, 0x00	; 0
    b71a:	8f 89       	ldd	r24, Y+23	; 0x17
    b71c:	98 8d       	ldd	r25, Y+24	; 0x18
    b71e:	a9 8d       	ldd	r26, Y+25	; 0x19
    b720:	ba 8d       	ldd	r27, Y+26	; 0x1a
    b722:	82 0f       	add	r24, r18
    b724:	93 1f       	adc	r25, r19
    b726:	a4 1f       	adc	r26, r20
    b728:	b5 1f       	adc	r27, r21
    b72a:	8e 87       	std	Y+14, r24	; 0x0e
    b72c:	9f 87       	std	Y+15, r25	; 0x0f
    b72e:	a8 8b       	std	Y+16, r26	; 0x10
    b730:	b9 8b       	std	Y+17, r27	; 0x11
    b732:	8e 85       	ldd	r24, Y+14	; 0x0e
    b734:	9f 85       	ldd	r25, Y+15	; 0x0f
    b736:	a8 89       	ldd	r26, Y+16	; 0x10
    b738:	b9 89       	ldd	r27, Y+17	; 0x11
    b73a:	ab bf       	out	0x3b, r26	; 59
    b73c:	fc 01       	movw	r30, r24
    b73e:	87 91       	elpm	r24, Z+
    b740:	8a 8b       	std	Y+18, r24	; 0x12
    b742:	8a 89       	ldd	r24, Y+18	; 0x12
    b744:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    b746:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b748:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b74a:	9c 01       	movw	r18, r24
    b74c:	2f 5f       	subi	r18, 0xFF	; 255
    b74e:	3f 4f       	sbci	r19, 0xFF	; 255
    b750:	3e 8f       	std	Y+30, r19	; 0x1e
    b752:	2d 8f       	std	Y+29, r18	; 0x1d
    b754:	fc 01       	movw	r30, r24
    b756:	80 81       	ld	r24, Z
    b758:	88 2f       	mov	r24, r24
    b75a:	90 e0       	ldi	r25, 0x00	; 0
    b75c:	9c 8b       	std	Y+20, r25	; 0x14
    b75e:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    b760:	8b 85       	ldd	r24, Y+11	; 0x0b
    b762:	88 2f       	mov	r24, r24
    b764:	90 e0       	ldi	r25, 0x00	; 0
    b766:	98 2f       	mov	r25, r24
    b768:	88 27       	eor	r24, r24
    b76a:	9c 01       	movw	r18, r24
    b76c:	8b 89       	ldd	r24, Y+19	; 0x13
    b76e:	9c 89       	ldd	r25, Y+20	; 0x14
    b770:	82 0f       	add	r24, r18
    b772:	93 1f       	adc	r25, r19
    b774:	9c 8b       	std	Y+20, r25	; 0x14
    b776:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    b778:	8b 81       	ldd	r24, Y+3	; 0x03
    b77a:	9c 81       	ldd	r25, Y+4	; 0x04
    b77c:	cc 01       	movw	r24, r24
    b77e:	a0 e0       	ldi	r26, 0x00	; 0
    b780:	b0 e0       	ldi	r27, 0x00	; 0
    b782:	41 e0       	ldi	r20, 0x01	; 1
    b784:	2b 89       	ldd	r18, Y+19	; 0x13
    b786:	3c 89       	ldd	r19, Y+20	; 0x14
    b788:	09 01       	movw	r0, r18
    b78a:	fc 01       	movw	r30, r24
    b78c:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b790:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b794:	e8 95       	spm
    b796:	11 24       	eor	r1, r1
    b798:	31 c0       	rjmp	.+98     	; 0xb7fc <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    b79a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b79c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b79e:	9c 01       	movw	r18, r24
    b7a0:	2f 5f       	subi	r18, 0xFF	; 255
    b7a2:	3f 4f       	sbci	r19, 0xFF	; 255
    b7a4:	3e 8f       	std	Y+30, r19	; 0x1e
    b7a6:	2d 8f       	std	Y+29, r18	; 0x1d
    b7a8:	fc 01       	movw	r30, r24
    b7aa:	80 81       	ld	r24, Z
    b7ac:	88 2f       	mov	r24, r24
    b7ae:	90 e0       	ldi	r25, 0x00	; 0
    b7b0:	9e 8b       	std	Y+22, r25	; 0x16
    b7b2:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    b7b4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b7b6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b7b8:	9c 01       	movw	r18, r24
    b7ba:	2f 5f       	subi	r18, 0xFF	; 255
    b7bc:	3f 4f       	sbci	r19, 0xFF	; 255
    b7be:	3e 8f       	std	Y+30, r19	; 0x1e
    b7c0:	2d 8f       	std	Y+29, r18	; 0x1d
    b7c2:	fc 01       	movw	r30, r24
    b7c4:	80 81       	ld	r24, Z
    b7c6:	88 2f       	mov	r24, r24
    b7c8:	90 e0       	ldi	r25, 0x00	; 0
    b7ca:	98 2f       	mov	r25, r24
    b7cc:	88 27       	eor	r24, r24
    b7ce:	9c 01       	movw	r18, r24
    b7d0:	8d 89       	ldd	r24, Y+21	; 0x15
    b7d2:	9e 89       	ldd	r25, Y+22	; 0x16
    b7d4:	82 0f       	add	r24, r18
    b7d6:	93 1f       	adc	r25, r19
    b7d8:	9e 8b       	std	Y+22, r25	; 0x16
    b7da:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    b7dc:	8b 81       	ldd	r24, Y+3	; 0x03
    b7de:	9c 81       	ldd	r25, Y+4	; 0x04
    b7e0:	cc 01       	movw	r24, r24
    b7e2:	a0 e0       	ldi	r26, 0x00	; 0
    b7e4:	b0 e0       	ldi	r27, 0x00	; 0
    b7e6:	41 e0       	ldi	r20, 0x01	; 1
    b7e8:	2d 89       	ldd	r18, Y+21	; 0x15
    b7ea:	3e 89       	ldd	r19, Y+22	; 0x16
    b7ec:	09 01       	movw	r0, r18
    b7ee:	fc 01       	movw	r30, r24
    b7f0:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b7f4:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b7f8:	e8 95       	spm
    b7fa:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    b7fc:	8b 81       	ldd	r24, Y+3	; 0x03
    b7fe:	9c 81       	ldd	r25, Y+4	; 0x04
    b800:	02 96       	adiw	r24, 0x02	; 2
    b802:	9c 83       	std	Y+4, r25	; 0x04
    b804:	8b 83       	std	Y+3, r24	; 0x03
    b806:	2b 8d       	ldd	r18, Y+27	; 0x1b
    b808:	3c 8d       	ldd	r19, Y+28	; 0x1c
    b80a:	89 81       	ldd	r24, Y+1	; 0x01
    b80c:	9a 81       	ldd	r25, Y+2	; 0x02
    b80e:	28 0f       	add	r18, r24
    b810:	39 1f       	adc	r19, r25
    b812:	8b 81       	ldd	r24, Y+3	; 0x03
    b814:	9c 81       	ldd	r25, Y+4	; 0x04
    b816:	82 17       	cp	r24, r18
    b818:	93 07       	cpc	r25, r19
    b81a:	08 f4       	brcc	.+2      	; 0xb81e <flash_fill_page_buffer+0x206>
    b81c:	6a cf       	rjmp	.-300    	; 0xb6f2 <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    b81e:	00 00       	nop
    b820:	6e 96       	adiw	r28, 0x1e	; 30
    b822:	0f b6       	in	r0, 0x3f	; 63
    b824:	f8 94       	cli
    b826:	de bf       	out	0x3e, r29	; 62
    b828:	0f be       	out	0x3f, r0	; 63
    b82a:	cd bf       	out	0x3d, r28	; 61
    b82c:	df 91       	pop	r29
    b82e:	cf 91       	pop	r28
    b830:	08 95       	ret

0000b832 <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    b832:	cf 93       	push	r28
    b834:	df 93       	push	r29
    b836:	00 d0       	rcall	.+0      	; 0xb838 <flash_program_page+0x6>
    b838:	00 d0       	rcall	.+0      	; 0xb83a <flash_program_page+0x8>
    b83a:	1f 92       	push	r1
    b83c:	cd b7       	in	r28, 0x3d	; 61
    b83e:	de b7       	in	r29, 0x3e	; 62
    b840:	6a 83       	std	Y+2, r22	; 0x02
    b842:	7b 83       	std	Y+3, r23	; 0x03
    b844:	8c 83       	std	Y+4, r24	; 0x04
    b846:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    b848:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <cpu_irq_save>
    b84c:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    b84e:	8f e3       	ldi	r24, 0x3F	; 63
    b850:	90 e0       	ldi	r25, 0x00	; 0
    b852:	fc 01       	movw	r30, r24
    b854:	80 81       	ld	r24, Z
    b856:	88 2f       	mov	r24, r24
    b858:	90 e0       	ldi	r25, 0x00	; 0
    b85a:	82 70       	andi	r24, 0x02	; 2
    b85c:	99 27       	eor	r25, r25
    b85e:	89 2b       	or	r24, r25
    b860:	b1 f7       	brne	.-20     	; 0xb84e <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    b862:	23 e0       	ldi	r18, 0x03	; 3
    b864:	8a 81       	ldd	r24, Y+2	; 0x02
    b866:	9b 81       	ldd	r25, Y+3	; 0x03
    b868:	ac 81       	ldd	r26, Y+4	; 0x04
    b86a:	bd 81       	ldd	r27, Y+5	; 0x05
    b86c:	fc 01       	movw	r30, r24
    b86e:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b872:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b876:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    b878:	87 e5       	ldi	r24, 0x57	; 87
    b87a:	90 e0       	ldi	r25, 0x00	; 0
    b87c:	fc 01       	movw	r30, r24
    b87e:	80 81       	ld	r24, Z
    b880:	88 2f       	mov	r24, r24
    b882:	90 e0       	ldi	r25, 0x00	; 0
    b884:	81 70       	andi	r24, 0x01	; 1
    b886:	99 27       	eor	r25, r25
    b888:	89 2b       	or	r24, r25
    b88a:	b1 f7       	brne	.-20     	; 0xb878 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    b88c:	25 e0       	ldi	r18, 0x05	; 5
    b88e:	8a 81       	ldd	r24, Y+2	; 0x02
    b890:	9b 81       	ldd	r25, Y+3	; 0x03
    b892:	ac 81       	ldd	r26, Y+4	; 0x04
    b894:	bd 81       	ldd	r27, Y+5	; 0x05
    b896:	fc 01       	movw	r30, r24
    b898:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b89c:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b8a0:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    b8a2:	87 e5       	ldi	r24, 0x57	; 87
    b8a4:	90 e0       	ldi	r25, 0x00	; 0
    b8a6:	fc 01       	movw	r30, r24
    b8a8:	80 81       	ld	r24, Z
    b8aa:	88 2f       	mov	r24, r24
    b8ac:	90 e0       	ldi	r25, 0x00	; 0
    b8ae:	81 70       	andi	r24, 0x01	; 1
    b8b0:	99 27       	eor	r25, r25
    b8b2:	89 2b       	or	r24, r25
    b8b4:	b1 f7       	brne	.-20     	; 0xb8a2 <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    b8b6:	81 e1       	ldi	r24, 0x11	; 17
    b8b8:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b8bc:	e8 95       	spm

	cpu_irq_restore(flags);
    b8be:	89 81       	ldd	r24, Y+1	; 0x01
    b8c0:	0e 94 bb 2f 	call	0x5f76	; 0x5f76 <cpu_irq_restore>
}
    b8c4:	00 00       	nop
    b8c6:	0f 90       	pop	r0
    b8c8:	0f 90       	pop	r0
    b8ca:	0f 90       	pop	r0
    b8cc:	0f 90       	pop	r0
    b8ce:	0f 90       	pop	r0
    b8d0:	df 91       	pop	r29
    b8d2:	cf 91       	pop	r28
    b8d4:	08 95       	ret
