<profile>

<section name = "Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'" level="0">
<item name = "Date">Mon Nov  2 13:48:43 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">edge_canny_detector</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.466 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2077921, 2077921, 20.779 ms, 20.779 ms, 2077921, 2077921, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- rowLoop">2077920, 2077920, 1924, -, -, 1080, no</column>
<column name=" + colLoop">1921, 1921, 3, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 280, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 71, 1, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 92, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_17s_15ns_32_2_1_U56">mul_17s_15ns_32_2_1, 0, 1, 71, 1, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln468_fu_234_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln695_12_fu_143_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln695_fu_131_p2">+, 0, 0, 18, 11, 1</column>
<column name="sub_ln455_fu_161_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln456_fu_200_p2">-, 0, 0, 24, 1, 17</column>
<column name="and_ln469_fu_264_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln424_fu_125_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln431_fu_137_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="icmp_ln465_fu_221_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln469_fu_240_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln469_fu_278_p2">or, 0, 0, 2, 1, 1</column>
<column name="phase_mat_4372_din">select, 0, 0, 8, 1, 8</column>
<column name="select_ln455_fu_167_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln456_fu_206_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln469_1_fu_284_p3">select, 0, 0, 8, 1, 6</column>
<column name="select_ln469_fu_270_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln465_fu_258_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln472_fu_246_p2">xor, 0, 0, 16, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="empty_63_reg_114">9, 2, 11, 22</column>
<column name="empty_reg_103">9, 2, 11, 22</column>
<column name="gradx2_mat_4367_blk_n">9, 2, 1, 2</column>
<column name="grady2_mat_4370_blk_n">9, 2, 1, 2</column>
<column name="phase_mat_4372_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln695_reg_305">11, 0, 11, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="empty_63_reg_114">11, 0, 11, 0</column>
<column name="empty_reg_103">11, 0, 11, 0</column>
<column name="icmp_ln431_reg_310">1, 0, 1, 0</column>
<column name="icmp_ln431_reg_310_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_21_reg_335">1, 0, 1, 0</column>
<column name="tmp_V_8_reg_324">16, 0, 16, 0</column>
<column name="tmp_V_reg_319">16, 0, 16, 0</column>
<column name="trunc_ln468_reg_340">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFAngleKernel&lt;2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760&gt;, return value</column>
<column name="gradx2_mat_4367_dout">in, 16, ap_fifo, gradx2_mat_4367, pointer</column>
<column name="gradx2_mat_4367_empty_n">in, 1, ap_fifo, gradx2_mat_4367, pointer</column>
<column name="gradx2_mat_4367_read">out, 1, ap_fifo, gradx2_mat_4367, pointer</column>
<column name="grady2_mat_4370_dout">in, 16, ap_fifo, grady2_mat_4370, pointer</column>
<column name="grady2_mat_4370_empty_n">in, 1, ap_fifo, grady2_mat_4370, pointer</column>
<column name="grady2_mat_4370_read">out, 1, ap_fifo, grady2_mat_4370, pointer</column>
<column name="phase_mat_4372_din">out, 8, ap_fifo, phase_mat_4372, pointer</column>
<column name="phase_mat_4372_full_n">in, 1, ap_fifo, phase_mat_4372, pointer</column>
<column name="phase_mat_4372_write">out, 1, ap_fifo, phase_mat_4372, pointer</column>
</table>
</item>
</section>
</profile>
