`timescale 1 ns / 1 ps

module scheduler #(
    parameter WIDTH = 1024,
    parameter NUM_BANKS = 32,  
    parameter BANK_DEPTH = 32 
)(
    input wire clk,
    input wire rst_n,
    
    input wire [$clog2(WIDTH):0] counter, 
    output reg [$clog2(NUM_BANKS) - 1:0]  bank_select,
    output reg [$clog2(BANK_DEPTH) - 1:0] bank_raddr,
    output reg [NUM_BANKS - 1:0]          bank_re,
    output reg                            ping_pong_sel_r,

    output reg read_valid 
);

    localparam [$clog2(WIDTH):0] TRIGGER_VAL = WIDTH - NUM_BANKS - BANK_DEPTH + 2;
    localparam [NUM_BANKS-1:0] ONE_HOT_BASE = {{NUM_BANKS-1{1'b0}}, 1'b1};

    reg reading;
    wire trigger_now;
    wire read_last_cycle;
    reg write_buffer_sel;
    
    wire [$clog2(NUM_BANKS)-1:0] next_bank_select;
    reg [$clog2(NUM_BANKS)-1:0] bank_select_next_val;

    assign trigger_now     = (counter == TRIGGER_VAL);
    assign read_last_cycle = reading && (bank_raddr == BANK_DEPTH - 1) && (bank_select == NUM_BANKS - 1);
    
    always_comb begin
        if (bank_select == NUM_BANKS - 1) begin
            bank_select_next_val = '0;
        end else begin
            bank_select_next_val = bank_select + 1'b1;
        end
    end

    // Look-ahead bank logic
    assign next_bank_select = (bank_raddr == BANK_DEPTH - 1) ? bank_select_next_val : bank_select;

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            write_buffer_sel <= 1'b0;
        end else if (counter == WIDTH - 1) begin
            write_buffer_sel <= ~write_buffer_sel; 
        end
    end

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            reading         <= 1'b0;
            bank_select     <= '0;
            bank_raddr      <= '0;
            bank_re         <= '0;
            read_valid      <= 1'b0;
            ping_pong_sel_r <= 1'b0;
        end else begin
            // New frame trigger hits
            if (trigger_now) begin
                reading         <= 1'b1;
                read_valid      <= 1'b1;
                bank_select     <= '0;
                bank_raddr      <= '0;
                bank_re         <= ONE_HOT_BASE; // FIXED: Using safe 1-hot base
                ping_pong_sel_r <= write_buffer_sel; 
            end 
            // Readout in progress
            else if (reading) begin
                if (read_last_cycle) begin
                    reading         <= 1'b0;
                    read_valid      <= 1'b0;
                    bank_select     <= '0;
                    bank_raddr      <= '0;
                    bank_re         <= '0;
                end else begin
                    read_valid      <= 1'b1;

                    if (bank_raddr == BANK_DEPTH - 1) begin
                        bank_raddr  <= '0;
                        bank_select <= bank_select_next_val;
                    end else begin
                        bank_raddr  <= bank_raddr + 1'b1;
                    end
                    
                    bank_re <= (ONE_HOT_BASE << next_bank_select);
                end
            end 
            else begin
                read_valid          <= 1'b0;
                bank_re             <= '0;
            end
        end
    end

endmodule