// Copyright 2015-2024 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "include.h"
#include "arm_arch.h"
#include "saradc.h"
#include "saradc_pub.h"
#include "drv_model_pub.h"
#include "intc_pub.h"
#include "icu_pub.h"
#include "gpio_pub.h"
#include "uart_pub.h"
#include "mcu_ps_pub.h"
#include "sys_ctrl_pub.h"
#if ((CFG_SOC_NAME == SOC_BK7252N) || (CFG_SOC_NAME == SOC_BK7238))
#include "temp_detect_pub.h"
#include "sys_ctrl.h"
#endif
#include <string.h>

#if ((CFG_SOC_NAME == SOC_BK7238) || (CFG_SOC_NAME == SOC_BK7252N))
#define SARADC_XTAL_FREQUENCE_IN_MHZ (CFG_XTAL_FREQUENCE/1000000)
#define SARADC_ANALOG_STABLE_TIME_US 32

static UINT32 saradc_open(UINT32 op_flag);
static UINT32 saradc_close(void);
static UINT32 saradc_ctrl(UINT32 cmd, void *param);

saradc_desc_t *saradc_desc = NULL;
saradc_calibrate_val saradc_val = {
    0x472, 0x8E9 /* 1Volt, 2Volt*/
};
static volatile u8 saradc_is_busy = 0;
static const DD_OPERATIONS saradc_op = {
    saradc_open,
    saradc_close,
    NULL,
    NULL,
    saradc_ctrl
};

static void saradc_int_clr(void);

static void saradc_flush(void)
{
    UINT32 value;

    value = REG_READ(SARADC_ADC_STATE);
    value |= SARADC_ADC_INT_CLR;
    REG_WRITE(SARADC_ADC_STATE, value);

    // clear fifo
    value = REG_READ(SARADC_ADC_STATE);
    while((value & SARADC_ADC_FIFO_EMPTY) == 0) {
        REG_READ(SARADC_ADC_DATA);
        value = REG_READ(SARADC_ADC_STATE);
    }

    saradc_int_clr();
}

void saradc_init(void)
{
    intc_service_register(IRQ_SARADC, PRI_IRQ_SARADC, saradc_isr);

    ddev_register_dev(SARADC_DEV_NAME, (DD_OPERATIONS *)&saradc_op);

    saradc_flush();
}

void saradc_exit(void)
{
    ddev_unregister_dev(SARADC_DEV_NAME);
}

static void saradc_enable_sysctrl(void)
{
}

static void saradc_disable_sysctrl(void)
{
}

static void saradc_enable_icu_config(void)
{
    UINT32 param;
    param = PWD_SARADC_CLK_BIT;
    sddev_control(ICU_DEV_NAME, CMD_CLK_PWR_UP, &param);
}

static void saradc_disable_icu_config(void)
{
    UINT32 param;
    param = PWD_SARADC_CLK_BIT;
    sddev_control(ICU_DEV_NAME, CMD_CLK_PWR_DOWN, &param);
}

static void saradc_enable_interrupt(void)
{
    UINT32 param;
    param = (IRQ_SARADC_BIT);
    sddev_control(ICU_DEV_NAME, CMD_ICU_INT_ENABLE, &param);
}

static void saradc_disable_interrupt(void)
{
    UINT32 param;
    param = (IRQ_SARADC_BIT);
    sddev_control(ICU_DEV_NAME, CMD_ICU_INT_DISABLE, &param);
}

static void saradc_gpio_config(void)
{
    UINT32 param;

    switch (saradc_desc->channel)
    {
    case 1: {
        param = GFUNC_MODE_ADC1;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    case 2: {
        param = GFUNC_MODE_ADC2;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    case 3: {
        param = GFUNC_MODE_ADC3;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }

    case 4: {
        param = GFUNC_MODE_ADC4;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    case 5: {
        param = GFUNC_MODE_ADC5;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    case 6: {
        param = GFUNC_MODE_ADC6;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    #if (CFG_SOC_NAME == SOC_BK7252N)
    case 7: {
        param = GFUNC_MODE_ADC7;
        sddev_control(GPIO_DEV_NAME, CMD_GPIO_ENABLE_SECOND, &param);
        break;
    }
    #endif

    default:
        break;
    }
}

UINT32 saradc_check_busy(void)
{
    return (saradc_is_busy == 1)? 1 : 0;
}

static UINT32 saradc_open(UINT32 op_flag)
{
    UINT32 config_value = 0;
    saradc_desc_t *p_saradc_desc;

    p_saradc_desc = (saradc_desc_t*)op_flag;

    if(p_saradc_desc->pData == NULL) {
        return SARADC_FAILURE;
    }

    if(p_saradc_desc->channel > SARADC_ADC_CHNL_MAX) {
        return SARADC_FAILURE;
    }

    if(p_saradc_desc->data_buff_size == 0) {
        return SARADC_FAILURE;
    }

    if (saradc_is_busy != 0)
    {
        return SARADC_FAILURE;
    }
    saradc_is_busy = 1;

    saradc_enable_icu_config();

    saradc_desc = p_saradc_desc;
    saradc_desc->has_data = 0;
    saradc_desc->all_done = 0;
    saradc_desc->current_read_data_cnt = 0;
    saradc_desc->current_sample_data_cnt = 0;

    saradc_gpio_config();

    // clear fifo
    config_value = REG_READ(SARADC_ADC_STATE);
    while((config_value & SARADC_ADC_FIFO_EMPTY) == 0) {
        REG_READ(SARADC_ADC_DATA);
        config_value = REG_READ(SARADC_ADC_STATE);
    }
    saradc_int_clr();

    config_value = REG_READ(SARADC_ADC_CONFIG1);
    config_value &= ~((SARADC_ADC_PRE_DIV_MASK << SARADC_ADC_PRE_DIV_POSI)
                      | (SARADC_ADC_TARGET_NUM_MASK << SARADC_ADC_TARGET_NUM_POSI)
                      | (SARADC_ADC_SAMPLE_RATE_MASK << SARADC_ADC_SAMPLE_RATE_POSI));
    config_value |= ((saradc_desc->pre_div & SARADC_ADC_PRE_DIV_MASK) << SARADC_ADC_PRE_DIV_POSI)
                    | ((saradc_desc->samp_rate & SARADC_ADC_SAMPLE_RATE_MASK) << SARADC_ADC_SAMPLE_RATE_POSI);
    if (0 && (1 == saradc_desc->mode)) {
        /* continue mode, not pwd */
        config_value |= SARADC_ADC_TARGET_NOPWD | (saradc_desc->data_buff_size << SARADC_ADC_TARGET_NUM_POSI);
    } else {
        /* fifo mode, pwd when finish */
        config_value &= ~SARADC_ADC_TARGET_NOPWD;
    }
    REG_WRITE(SARADC_ADC_CONFIG1, config_value);

    config_value = REG_READ(SARADC_ADC_CONFIG2);
    config_value &= ~((SARADC_ADC_CHNL_MASK << SARADC_ADC_CHNL_POSI)
                      | (SARADC_ADC_SAT_CTRL_MASK << SARADC_ADC_SAT_CTRL_POSI)
                      | (SARADC_ADC_DROP_NUM_MASK << SARADC_ADC_DROP_NUM_POSI));
    config_value |= ((saradc_desc->channel & SARADC_ADC_CHNL_MASK) << SARADC_ADC_CHNL_POSI)
                    | ((4 & SARADC_ADC_DROP_NUM_MASK) << SARADC_ADC_DROP_NUM_POSI);
    if ((ADC_TEMP_SENSER_CHANNEL == saradc_desc->channel) || (ADC_TSSI_SENSER_CHANNEL == saradc_desc->channel))
    {
        config_value |= SARADC_ADC_SAT_ENABLE
                        | ((0x00 & SARADC_ADC_SAT_CTRL_MASK) << SARADC_ADC_SAT_CTRL_POSI);
        config_value &= ~(SARADC_ADC_SUM_FILTER_MASK << SARADC_ADC_SUM_FILTER_POSI);
        config_value |= ((0x00 & SARADC_ADC_SUM_FILTER_MASK) << SARADC_ADC_SUM_FILTER_POSI);

        #if (CFG_SOC_NAME == SOC_BK7252N)
        /* siqing20240909: improve gadc performance */
        UINT32 reg_val;
        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL0);
        reg_val &= ~(GADC_BUF_ICTRL_MASK << GADC_BUF_ICTRL_POSI);
        reg_val |= ((4 & GADC_BUF_ICTRL_MASK) << GADC_BUF_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL0, reg_val);

        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL4);
        reg_val &= ~(GADC_CMP_ICTRL_MASK << GADC_CMP_ICTRL_POSI);
        reg_val |= ((3 & GADC_CMP_ICTRL_MASK) << GADC_CMP_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL4, reg_val);
        #endif
    }
    else if (ADC_VOLT_SENSER_CHANNEL == saradc_desc->channel)
    {
        /* zhangheng20221014: sum(v0,v1,v2,v3) as value for voltage */
        config_value |= SARADC_ADC_SAT_ENABLE
                        | ((0x00 & SARADC_ADC_SAT_CTRL_MASK) << SARADC_ADC_SAT_CTRL_POSI);
        config_value &= ~(SARADC_ADC_SUM_FILTER_MASK << SARADC_ADC_SUM_FILTER_POSI);
        config_value |= ((0x03 & SARADC_ADC_SUM_FILTER_MASK) << SARADC_ADC_SUM_FILTER_POSI);

        #if (CFG_SOC_NAME == SOC_BK7252N)
        /* siqing20240909: improve gadc performance */
        UINT32 reg_val;
        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL0);
        reg_val &= ~(GADC_BUF_ICTRL_MASK << GADC_BUF_ICTRL_POSI);
        reg_val |= ((4 & GADC_BUF_ICTRL_MASK) << GADC_BUF_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL0, reg_val);

        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL4);
        reg_val &= ~(GADC_CMP_ICTRL_MASK << GADC_CMP_ICTRL_POSI);
        reg_val |= ((3 & GADC_CMP_ICTRL_MASK) << GADC_CMP_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL4, reg_val);
        #endif
    }
    else
    {
        /* zhangheng20221014: sum(v0,v1,v2,v3) as value for voltage */
        config_value |= SARADC_ADC_SAT_ENABLE
                        | ((0x00 & SARADC_ADC_SAT_CTRL_MASK) << SARADC_ADC_SAT_CTRL_POSI);
        config_value &= ~(SARADC_ADC_SUM_FILTER_MASK << SARADC_ADC_SUM_FILTER_POSI);
        config_value |= ((0x03 & SARADC_ADC_SUM_FILTER_MASK) << SARADC_ADC_SUM_FILTER_POSI);

        #if (CFG_SOC_NAME == SOC_BK7252N)
        /* siqing20240909: improve gadc performance */
        UINT32 reg_val;
        #if CFG_SARADC_VERIFY
        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL2);
        reg_val |= (GADC_NOBUF_ENABLE);
        sctrl_analog_set(SCTRL_ANALOG_CTRL2, reg_val);
        #endif

        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL0);
        reg_val &= ~(GADC_BUF_ICTRL_MASK << GADC_BUF_ICTRL_POSI);
        reg_val |= ((4 & GADC_BUF_ICTRL_MASK) << GADC_BUF_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL0, reg_val);

        reg_val = sctrl_analog_get(SCTRL_ANALOG_CTRL4);
        reg_val &= ~(GADC_CMP_ICTRL_MASK << GADC_CMP_ICTRL_POSI);
        reg_val |= ((3 & GADC_CMP_ICTRL_MASK) << GADC_CMP_ICTRL_POSI);
        sctrl_analog_set(SCTRL_ANALOG_CTRL4, reg_val);
        #endif
    }
    REG_WRITE(SARADC_ADC_CONFIG2, config_value);

    config_value = 1;
    saradc_ctrl(SARADC_CMD_SET_BYPASS_CALIB, &config_value);

    config_value = REG_READ(SARADC_ADC_CONFIG5);
    config_value &= ~(SARADC_ADC_TIMEOUT_MASK << SARADC_ADC_TIMEOUT_POSI);
    REG_WRITE(SARADC_ADC_CONFIG5, config_value);

    config_value = REG_READ(SARADC_ADC_CONFIG0);
    config_value &= ~((SARADC_ADC_XTAL_FREQ_MASK << SARADC_ADC_XTAL_FREQ_POSI)
                      | (SARADC_ADC_PWR_XUS_MASK << SARADC_ADC_PWR_XUS_POSI));
    config_value |= SARADC_ADC_START_SADC
                    | ((SARADC_XTAL_FREQUENCE_IN_MHZ & SARADC_ADC_XTAL_FREQ_MASK) << SARADC_ADC_XTAL_FREQ_POSI)
                    | ((SARADC_ANALOG_STABLE_TIME_US & SARADC_ADC_PWR_XUS_MASK) << SARADC_ADC_PWR_XUS_POSI);
    REG_WRITE(SARADC_ADC_CONFIG0, config_value);

    config_value = REG_READ(SARADC_ADC_STATE);
    config_value |= SARADC_ADC_CHNL_EN;
    REG_WRITE(SARADC_ADC_STATE, config_value);

    saradc_enable_interrupt();

    return SARADC_SUCCESS;
}

static UINT32 saradc_pause()
{
    UINT32 value;

    saradc_disable_sysctrl();

    value = REG_READ(SARADC_ADC_STATE);
    value &= ~SARADC_ADC_CHNL_EN;
    value |= SARADC_ADC_INT_CLR;
    REG_WRITE(SARADC_ADC_STATE, value);

    // clear fifo
    value = REG_READ(SARADC_ADC_STATE);
    while((value & SARADC_ADC_FIFO_EMPTY) == 0) {
        REG_READ(SARADC_ADC_DATA);
        value = REG_READ(SARADC_ADC_STATE);
    }
    saradc_int_clr();

    return SARADC_SUCCESS;
}

static UINT32 saradc_resume(void)
{
    UINT32 value = 0;

    /* resume like open ? */
    saradc_enable_sysctrl();
    saradc_enable_icu_config();

    // clear fifo
    value = REG_READ(SARADC_ADC_STATE);
    while((value & SARADC_ADC_FIFO_EMPTY) == 0) {
        REG_READ(SARADC_ADC_DATA);
        value = REG_READ(SARADC_ADC_STATE);
    }

    saradc_int_clr();

    value = REG_READ(SARADC_ADC_STATE);
    value |= SARADC_ADC_CHNL_EN;
    REG_WRITE(SARADC_ADC_STATE, value);

    saradc_desc->current_sample_data_cnt = 0;
    saradc_enable_interrupt();

    return SARADC_SUCCESS;
}

static UINT32 saradc_close(void)
{
    UINT32 value;

    GLOBAL_INT_DECLARATION();

    GLOBAL_INT_DISABLE();
    saradc_disable_interrupt();
    saradc_disable_sysctrl();

    value = REG_READ(SARADC_ADC_STATE);
    value &= ~SARADC_ADC_CHNL_EN;
    value |= SARADC_ADC_INT_CLR;
    REG_WRITE(SARADC_ADC_STATE, value);

    // clear fifo
    value = REG_READ(SARADC_ADC_STATE);
    while((value & SARADC_ADC_FIFO_EMPTY) == 0) {
        REG_READ(SARADC_ADC_DATA);
        value = REG_READ(SARADC_ADC_STATE);
    }
    saradc_int_clr();

    saradc_disable_icu_config();

    saradc_is_busy = 0;
    GLOBAL_INT_RESTORE();

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_mode(UINT8 mode)
{
    UINT32 value;

    if(mode > 3) {
        return SARADC_FAILURE;
    }

    value = REG_READ(SARADC_ADC_STATE);
    REG_WRITE(SARADC_ADC_STATE, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_channel(saradc_chan_t *p_chan)
{
    UINT32 value;

    if(p_chan->enable == 0) {
        value = REG_READ(SARADC_ADC_STATE);
        value &= ~SARADC_ADC_CHNL_EN;
        REG_WRITE(SARADC_ADC_STATE, value);
    } else {
        value = REG_READ(SARADC_ADC_CONFIG2);
        value &= ~(SARADC_ADC_CHNL_MASK << SARADC_ADC_CHNL_POSI);
        value |= ((p_chan->channel & SARADC_ADC_CHNL_MASK) << SARADC_ADC_CHNL_POSI);
        REG_WRITE(SARADC_ADC_CONFIG2, value);

        value = REG_READ(SARADC_ADC_STATE);
        value |= SARADC_ADC_CHNL_EN;
        REG_WRITE(SARADC_ADC_STATE, value);
    }

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_sample_rate(UINT8 rate)
{
    UINT32 value;

    if(rate > 3) {
        return SARADC_FAILURE;
    }

    value = REG_READ(SARADC_ADC_CONFIG1);
    value &= ~(SARADC_ADC_SAMPLE_RATE_MASK << SARADC_ADC_SAMPLE_RATE_POSI);
    value |= ((rate & SARADC_ADC_SAMPLE_RATE_MASK) << SARADC_ADC_SAMPLE_RATE_POSI);
    REG_WRITE(SARADC_ADC_CONFIG1, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_waiting_time(UINT8 time)
{
    UINT32 value, mode;

    mode = REG_READ(SARADC_ADC_STATE);
    if (mode & SARADC_ADC_TIMEOUT_INT_ENABLE) {
        return SARADC_FAILURE;
    }

    value = REG_READ(SARADC_ADC_CONFIG0);
    value &= ~(SARADC_ADC_PWR_XUS_MASK << SARADC_ADC_PWR_XUS_POSI);
    value |= ((time & SARADC_ADC_PWR_XUS_MASK) << SARADC_ADC_PWR_XUS_POSI);
    REG_WRITE(SARADC_ADC_CONFIG0, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_sum_filter(UINT8 sum_filter)
{
    UINT32 value;

    value = REG_READ(SARADC_ADC_CONFIG2);
    value &= ~(SARADC_ADC_SUM_FILTER_MASK << SARADC_ADC_SUM_FILTER_POSI);
    value |= ((sum_filter & SARADC_ADC_SUM_FILTER_MASK) << SARADC_ADC_SUM_FILTER_POSI);
    REG_WRITE(SARADC_ADC_CONFIG2, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_valid_mode(UINT8 mode)
{

    return SARADC_SUCCESS;
}

static void saradc_int_clr(void)
{
    UINT32 value;

    do {
        value = REG_READ(SARADC_ADC_STATE);
        value |= SARADC_ADC_INT_CLR;
        REG_WRITE(SARADC_ADC_STATE, value);
    } while(REG_READ(SARADC_ADC_STATE) & SARADC_ADC_INT_CLR);
}

static UINT32 saradc_set_clk_rate(UINT8 rate)
{
    UINT32 value;

    if(rate > SARADC_ADC_PRE_DIV_MASK) {
        return SARADC_FAILURE;
    }

    value = REG_READ(SARADC_ADC_CONFIG1);
    value &= ~(SARADC_ADC_PRE_DIV_MASK << SARADC_ADC_PRE_DIV_POSI);
    value |= ((rate & SARADC_ADC_PRE_DIV_MASK) << SARADC_ADC_PRE_DIV_POSI);
    REG_WRITE(SARADC_ADC_CONFIG1, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_run_or_stop_adc(UINT8 run_stop)
{
    UINT32 value;

    value = REG_READ(SARADC_ADC_STATE);

    if(run_stop)
        value |= (SARADC_ADC_CHNL_EN);
    else
        value &= ~(SARADC_ADC_CHNL_EN);

    REG_WRITE(SARADC_ADC_STATE, value);

    return SARADC_SUCCESS;
}

static UINT32 saradc_set_calibrate_val(saradc_cal_val_t *p_cal)
{
    GLOBAL_INT_DECLARATION();
    GLOBAL_INT_DISABLE();
    if(SARADC_CALIBRATE_LOW == p_cal->mode)
    {
        saradc_val.low = p_cal->val;
    }
    else if(SARADC_CALIBRATE_HIGH == p_cal->mode)
    {
        saradc_val.high = p_cal->val;
    }
    else
    {
        GLOBAL_INT_RESTORE();
        return SARADC_FAILURE;
    }

    GLOBAL_INT_RESTORE();
    return SARADC_SUCCESS;
}

void saradc_config_param_init(saradc_desc_t* adc_config)
{
    memset(adc_config, 0x00, sizeof(saradc_desc_t));
    adc_config->channel = 1;
    adc_config->current_read_data_cnt = 0;
    adc_config->current_sample_data_cnt = 0;
    adc_config->filter = 0;
    adc_config->has_data = 0;
    adc_config->all_done = 0;
    adc_config->mode = (ADC_CONFIG_MODE_CONTINUE << 0)
                       |(ADC_CONFIG_MODE_4CLK_DELAY << 2)
                       |(ADC_CONFIG_MODE_SHOULD_OFF);
    adc_config->pre_div = 0x10;
    adc_config->samp_rate = 0x20;
}

void saradc_ensure_close(void)
{
    if(saradc_desc->mode & ADC_CONFIG_MODE_SHOULD_OFF)
    {
        // close
        saradc_close();
    }
}

float saradc_calculate(UINT16 adc_val)
{
    float practic_voltage;

    /* (adc_val - low) / (practic_voltage - 1Volt) = (high - low) / 1Volt */
    /* practic_voltage = (adc_val - low) / (high - low) + 1Volt */
    practic_voltage = (float)(adc_val - saradc_val.low);
    practic_voltage = (practic_voltage / (float)(saradc_val.high - saradc_val.low)) + 1;

    return practic_voltage;
}

void saradc_calculate_step1(void)
{
    int reg;
    reg = sddev_control(SCTRL_DEV_NAME, CMD_SCTRL_GET_ANALOG7, &reg);
    reg |= (1 << 21);
    reg = sddev_control(SCTRL_DEV_NAME, CMD_SCTRL_SET_ANALOG7, &reg);
}


void saradc_calculate_step2(void)
{
    int reg;
    reg = sddev_control(SCTRL_DEV_NAME, CMD_SCTRL_GET_ANALOG7, &reg);
    reg &= (~(1 << 21));
    reg = sddev_control(SCTRL_DEV_NAME, CMD_SCTRL_SET_ANALOG7, &reg);
}

UINT32 saradc_check_accuracy(void)
{
    UINT32 value;

    value = REG_READ(SARADC_ADC_CONFIG2);
    value = ((value & SARADC_ADC_SAT_CTRL_MASK) << SARADC_ADC_SAT_CTRL_POSI);

    return value;
}

static UINT32 saradc_ctrl(UINT32 cmd, void *param)
{
    UINT32 ret = SARADC_SUCCESS;

    peri_busy_count_add();

    switch(cmd) {
    case SARADC_CMD_SET_MODE:
        ret = saradc_set_mode(*(UINT8 *)param);
        break;
    case SARADC_CMD_SET_CHANNEL:
        ret = saradc_set_channel((saradc_chan_t *)param);
        break;
    case SARADC_CMD_SET_SAMPLE_RATE:
        ret = saradc_set_sample_rate(*(UINT8 *)param);
        break;
    case SARADC_CMD_SET_WAITING_TIME:
        ret = saradc_set_waiting_time(*(UINT8 *)param);
        break;
    case SARADC_CMD_SET_VALID_MODE:
        ret = saradc_set_valid_mode(*(UINT8 *)param);
        break;
    case SARADC_CMD_CLEAR_INT:
        saradc_int_clr();
        break;
    case SARADC_CMD_SET_CLK_RATE:
        ret = saradc_set_clk_rate(*(UINT8 *)param);
        break;
    case SARADC_CMD_RUN_OR_STOP_ADC:
        ret = saradc_run_or_stop_adc(*(UINT8 *)param);
        break;
    case SARADC_CMD_SET_CAL_VAL:
        ret = saradc_set_calibrate_val((saradc_cal_val_t *)param);
        break;
    case SARADC_CMD_PAUSE:
        ret = saradc_pause();
        break;
    case SARADC_CMD_RESUME:
        ret = saradc_resume();
        break;
    case SARADC_CMD_SET_BYPASS_CALIB:
        ret = SARADC_FAILURE;
        break;
    case SARADC_CMD_SET_SUM_FILTER:
        ret = saradc_set_sum_filter(*(UINT8 *)param);
    default:
        ret = SARADC_FAILURE;
        break;
    }

    peri_busy_count_dec();

    return ret;
}

void saradc_isr(void)
{
    UINT32 value;

    value = REG_READ(SARADC_ADC_STATE);
    while((value & SARADC_ADC_FIFO_EMPTY) == 0)
    {
        UINT16 dac_val;

        dac_val = REG_READ(SARADC_ADC_DATA)&0xFFFF;

        if (saradc_desc->current_sample_data_cnt < saradc_desc->data_buff_size)
        {
            saradc_desc->pData[saradc_desc->current_sample_data_cnt++] = dac_val;
            saradc_desc->has_data = 1;

            if(saradc_desc->current_sample_data_cnt == saradc_desc->data_buff_size)
            {
                saradc_pause();
            }
        }

        value = REG_READ(SARADC_ADC_STATE);
    }

    if (saradc_desc->current_sample_data_cnt >= saradc_desc->data_buff_size)
    {
        saradc_desc->all_done = 1;

        if (saradc_desc->p_Int_Handler != NULL)
        {
            (void)saradc_desc->p_Int_Handler();
        }
    }

    saradc_int_clr();
}
#endif
