

================================================================
== Vivado HLS Report for 'dr2_int_cap_10_s'
================================================================
* Date:           Wed Oct  2 15:13:42 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        l1pfpuppi-ku15p-II2-360MHz
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.70|     2.533|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      2|        -|       -|    -|
|Expression       |        -|      -|        0|     189|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       9|    -|
|Register         |        -|      -|      209|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      2|      209|     198|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |mp7wrapped_pfalgog8j_U579  |mp7wrapped_pfalgog8j  |  i0 * i0  |
    |mp7wrapped_pfalgog8j_U580  |mp7wrapped_pfalgog8j  |  i0 * i0  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |r_V_6_fu_144_p2         |     +    |      0|  0|  18|          11|          11|
    |r_V_5_fu_76_p2          |     -    |      0|  0|  18|          11|          11|
    |r_V_fu_58_p2            |     -    |      0|  0|  18|          11|          11|
    |tmp_18_fu_101_p2        |     -    |      0|  0|  17|           1|          10|
    |tmp_s_fu_91_p2          |     -    |      0|  0|  17|           1|          10|
    |icmp_fu_132_p2          |   icmp   |      0|  0|  11|           5|           1|
    |tmp_17_fu_96_p2         |   icmp   |      0|  0|  13|          11|           1|
    |tmp_21_fu_161_p2        |   icmp   |      0|  0|  13|          11|          10|
    |tmp_fu_86_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_19_fu_116_p2        |    or    |      0|  0|  10|          10|          10|
    |agg_result_V_fu_166_p3  |  select  |      0|  0|  10|           1|          10|
    |deta_V_fu_106_p3        |  select  |      0|  0|  10|           1|          10|
    |dphi_V_fu_111_p3        |  select  |      0|  0|  10|           1|          10|
    |val_assign_fu_150_p3    |  select  |      0|  0|  11|           1|          11|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 189|          87|         117|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   10|         20|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   10|         20|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_int_reg              |  10|   0|   10|          0|
    |deta2_V_reg_239                |  10|   0|   10|          0|
    |deta_V_reg_222                 |  10|   0|   10|          0|
    |dphi2_V_reg_244                |  10|   0|   10|          0|
    |dphi_V_reg_228                 |  10|   0|   10|          0|
    |eta1_V_int_reg                 |  10|   0|   10|          0|
    |eta2_V_int_reg                 |  10|   0|   10|          0|
    |icmp_reg_234                   |   1|   0|    1|          0|
    |icmp_reg_234_pp0_iter3_reg     |   1|   0|    1|          0|
    |phi1_V_int_reg                 |  10|   0|   10|          0|
    |phi2_V_int_reg                 |  10|   0|   10|          0|
    |r_V_5_reg_191                  |  11|   0|   11|          0|
    |r_V_reg_180                    |  11|   0|   11|          0|
    |tmp_17_reg_212                 |   1|   0|    1|          0|
    |tmp_18_reg_217                 |  10|   0|   10|          0|
    |tmp_21_reg_259                 |   1|   0|    1|          0|
    |tmp_771_reg_185                |  10|   0|   10|          0|
    |tmp_771_reg_185_pp0_iter1_reg  |  10|   0|   10|          0|
    |tmp_772_reg_196                |  10|   0|   10|          0|
    |tmp_772_reg_196_pp0_iter1_reg  |  10|   0|   10|          0|
    |tmp_774_reg_254                |  10|   0|   10|          0|
    |tmp_774_reg_254_pp0_iter5_reg  |  10|   0|   10|          0|
    |tmp_reg_202                    |   1|   0|    1|          0|
    |tmp_s_reg_207                  |  10|   0|   10|          0|
    |val_assign_reg_249             |  11|   0|   11|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 209|   0|  209|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dr2_int_cap<10> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dr2_int_cap<10> | return value |
|ap_return  | out |   10| ap_ctrl_hs | dr2_int_cap<10> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | dr2_int_cap<10> | return value |
|eta1_V     |  in |   10|   ap_none  |      eta1_V     |    scalar    |
|phi1_V     |  in |   10|   ap_none  |      phi1_V     |    scalar    |
|eta2_V     |  in |   10|   ap_none  |      eta2_V     |    scalar    |
|phi2_V     |  in |   10|   ap_none  |      phi2_V     |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

