/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan 30 16:35:34 2008
 *                 MD5 Checksum         8f0820f5e54b94d6fea4fe7a6218d2e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7118/rdb/c0/bchp_sun_top_ctrl.h $
 * 
 * Hydra_Software_Devel/1   2/1/08 11:13a rpan
 * PR38617: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_PROD_REVISION          0x00404000 /* Product Revision ID */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION           0x00404004 /* Sundry Revision ID */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404008 /* Power-on reset control */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x0040400c /* Reset history */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404010 /* Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SW_RESET               0x00404014 /* Software reset register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404018 /* Test port control */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE            0x0040401c /* Strapping values */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x00404020 /* Scratch register */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST        0x00404028 /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS      0x0040402c /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404030 /* Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x00404034 /* Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404038 /* Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x0040403c /* Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404040 /* Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x00404044 /* Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404048 /* Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x0040404c /* Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404050 /* Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x00404054 /* Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404058 /* Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x0040405c /* Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404060 /* Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x00404064 /* Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404068 /* Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x0040406c /* Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404070 /* General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x00404074 /* General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_SATA_CTRL              0x00404078 /* Sata control register */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL          0x0040407c /* Simultaneous switching testmode control */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404080 /* Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404084 /* EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404088 /* EJTAG output select */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x0040408c /* Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P2_CTRL      0x00404090 /* Regulator controls for the 1.2V voltage regulator */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P8_CTRL      0x00404094 /* Regulator controls for the 1.8V voltage regulator */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_2P5_CTRL      0x00404098 /* Regulator controls for the 2.5V voltage regulator */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x0040409c /* SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x004040a0 /* SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES       0x004040cc /* Watchdog Reset Enables */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS        0x004040d0 /* Watchdog Reset Status */
#define BCHP_SUN_TOP_CTRL_TESTPORT_SNOOP         0x004040d4 /* Testport snoop register */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x004040d8 /* Pin mux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x004040dc /* Pin mux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x004040e0 /* Pin mux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x004040e4 /* Pin mux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x004040e8 /* Pin mux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x004040ec /* Pin mux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x004040f0 /* Pin mux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x004040f4 /* Pin mux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x004040f8 /* Pin mux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x004040fc /* Pin mux control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10        0x00404100 /* Pin mux control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11        0x00404104 /* Pin mux control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12        0x00404108 /* Pin mux control register 12 */

/***************************************************************************
 *PROD_REVISION - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PROD_REVISION :: product_revision [31:00] */
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_MASK      0xffffffff
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_SHIFT     0

/***************************************************************************
 *SUN_REVISION - Sundry Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUN_REVISION :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_MASK              0xffff0000
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_SHIFT             16

/* SUN_TOP_CTRL :: SUN_REVISION :: sundry_revision [15:00] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_SHIFT       0

/***************************************************************************
 *RESET_CTRL - Power-on reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0xfffff000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               12

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     11

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_watchdog_reset_enable_lock [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_watchdog_reset_enable_lock_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_watchdog_reset_enable_lock_SHIFT 10

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_watchdog_reset_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_watchdog_reset_enable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_watchdog_reset_enable_SHIFT 9

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable_lock [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_SHIFT 8

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_SHIFT   7

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable_lock [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_SHIFT 6

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_SHIFT 5

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_polarity [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_SHIFT 4

/* SUN_TOP_CTRL :: RESET_CTRL :: master_reset_en [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_MASK          0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_SHIFT         3

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved1 [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_MASK                0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_SHIFT               2

/* SUN_TOP_CTRL :: RESET_CTRL :: sc_insert_reset_en [01:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_MASK       0x00000003
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_SHIFT      0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xfffff800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            11

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_watchdog_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_watchdog_reset_MASK    0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_watchdog_reset_SHIFT   10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_sft_sft_rst_b [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_SHIFT 9

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_hrd_sft_rst_b [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: special_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_reset_MASK         0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_reset_SHIFT        6

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_custom_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_custom_reset_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_custom_reset_SHIFT 5

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0

/***************************************************************************
 *SW_RESET - Software reset register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_RESET :: chip_master_reset [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_MASK          0x80000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_SHIFT         31

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_MASK         0x40000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_SHIFT        30

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_SHIFT       29

/* SUN_TOP_CTRL :: SW_RESET :: bnm_periph_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bnm_periph_sw_reset_MASK        0x10000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bnm_periph_sw_reset_SHIFT       28

/* SUN_TOP_CTRL :: SW_RESET :: bnm_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bnm_sw_reset_MASK               0x08000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bnm_sw_reset_SHIFT              27

/* SUN_TOP_CTRL :: SW_RESET :: reserved0 [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_MASK                  0x04000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_SHIFT                 26

/* SUN_TOP_CTRL :: SW_RESET :: avd_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd_sw_reset_MASK               0x02000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd_sw_reset_SHIFT              25

/* SUN_TOP_CTRL :: SW_RESET :: aio_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_MASK               0x01000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_SHIFT              24

/* SUN_TOP_CTRL :: SW_RESET :: rptd_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_rptd_sw_reset_MASK              0x00800000
#define BCHP_SUN_TOP_CTRL_SW_RESET_rptd_sw_reset_SHIFT             23

/* SUN_TOP_CTRL :: SW_RESET :: bvnm_sw_reset [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnm_sw_reset_MASK              0x00400000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnm_sw_reset_SHIFT             22

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_SHIFT       21

/* SUN_TOP_CTRL :: SW_RESET :: usb_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_MASK               0x00100000
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_SHIFT              20

/* SUN_TOP_CTRL :: SW_RESET :: reserved1 [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_MASK                  0x00080000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_SHIFT                 19

/* SUN_TOP_CTRL :: SW_RESET :: sata_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sata_sw_reset_MASK              0x00040000
#define BCHP_SUN_TOP_CTRL_SW_RESET_sata_sw_reset_SHIFT             18

/* SUN_TOP_CTRL :: SW_RESET :: reserved2 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved2_MASK                  0x00020000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved2_SHIFT                 17

/* SUN_TOP_CTRL :: SW_RESET :: gfx_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_MASK               0x00010000
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_SHIFT              16

/* SUN_TOP_CTRL :: SW_RESET :: reserved3 [15:14] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved3_MASK                  0x0000c000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved3_SHIFT                 14

/* SUN_TOP_CTRL :: SW_RESET :: xpt_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_MASK               0x00002000
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_SHIFT              13

/* SUN_TOP_CTRL :: SW_RESET :: reserved4 [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved4_MASK                  0x00001000
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved4_SHIFT                 12

/* SUN_TOP_CTRL :: SW_RESET :: vec_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_MASK               0x00000800
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_SHIFT              11

/* SUN_TOP_CTRL :: SW_RESET :: reserved5 [10:09] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved5_MASK                  0x00000600
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved5_SHIFT                 9

/* SUN_TOP_CTRL :: SW_RESET :: bvnb_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnb_sw_reset_MASK              0x00000100
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnb_sw_reset_SHIFT             8

/* SUN_TOP_CTRL :: SW_RESET :: bvnf_sw_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnf_sw_reset_MASK              0x00000080
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnf_sw_reset_SHIFT             7

/* SUN_TOP_CTRL :: SW_RESET :: rfm_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_rfm_sw_reset_MASK               0x00000040
#define BCHP_SUN_TOP_CTRL_SW_RESET_rfm_sw_reset_SHIFT              6

/* SUN_TOP_CTRL :: SW_RESET :: reserved6 [05:04] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved6_MASK                  0x00000030
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved6_SHIFT                 4

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_SHIFT        3

/* SUN_TOP_CTRL :: SW_RESET :: ebi_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_MASK               0x00000004
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_SHIFT              2

/* SUN_TOP_CTRL :: SW_RESET :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_MASK               0x00000002
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_SHIFT              1

/* SUN_TOP_CTRL :: SW_RESET :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_SHIFT           0

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sundry_local_tp_out_sel [31:29] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MASK 0xe0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SHIFT 29
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_FP_RST_CNT 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SSP 4

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [28:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x1fffff80
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           7

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [06:05] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000060
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           5

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [04:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BNM_MIPS 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CPU     1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RFM     2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SATA    3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MAC     4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_US      5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SRAM_FP 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_H0F_MEMC 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK_MISC 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DS0     9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DS1     10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_OOB     11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_UBUS_ARB 12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_EMUSB   13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GFX     14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     15
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SUN     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_TC      18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DAVIC   19
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PERIPH  20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RPTD    22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVD     24
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVN     26
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     27
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SCB_BR  28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DDR_IOBUF 29

/***************************************************************************
 *STRAP_VALUE - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_reserved0_MASK               0x80000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_reserved0_SHIFT              31

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_reset_outb_def_val [30:30] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_reset_outb_def_val_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_reset_outb_def_val_SHIFT 30

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_test_debug_en [29:28] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_test_debug_en_MASK     0x30000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_test_debug_en_SHIFT    28

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_nmi_polarity [27:27] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_nmi_polarity_MASK      0x08000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_nmi_polarity_SHIFT     27

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_sel_33_27_mhz_clock [26:26] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_sel_33_27_mhz_clock_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_sel_33_27_mhz_clock_SHIFT 26

/* SUN_TOP_CTRL :: STRAP_VALUE :: reserved1 [25:23] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_reserved1_MASK               0x03800000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_reserved1_SHIFT              23

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_xtal_adj [22:20] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_xtal_adj_MASK          0x00700000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_xtal_adj_SHIFT         20

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ebi_rom_size [19:18] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_rom_size_MASK      0x000c0000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_rom_size_SHIFT     18

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ebi_invert_addr [17:17] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_invert_addr_MASK   0x00020000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_invert_addr_SHIFT  17

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ebi_boot_memory [16:16] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_boot_memory_MASK   0x00010000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_boot_memory_SHIFT  16

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_docsis_boot_spi [15:15] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_docsis_boot_spi_MASK   0x00008000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_docsis_boot_spi_SHIFT  15

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ddr_configuration [14:13] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ddr_configuration_MASK 0x00006000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ddr_configuration_SHIFT 13

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_system_big_endian [12:12] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_system_big_endian_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_system_big_endian_SHIFT 12

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ebi_cs_swap [11:11] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_cs_swap_MASK       0x00000800
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ebi_cs_swap_SHIFT      11

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_nand_flash [10:10] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_nand_flash_MASK        0x00000400
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_nand_flash_SHIFT       10

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_spi_slave_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_spi_slave_enable_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_spi_slave_enable_SHIFT 9

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_pci_memwin_size [08:07] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin_size_MASK   0x00000180
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin_size_SHIFT  7

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_pci_memwin2_en [06:06] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin2_en_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin2_en_SHIFT   6

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_pci_memwin1_en [05:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin1_en_MASK    0x00000020
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_memwin1_en_SHIFT   5

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_pci_client [04:04] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_client_MASK        0x00000010
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_pci_client_SHIFT       4

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_ddr1_enable [03:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ddr1_enable_MASK       0x00000008
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_ddr1_enable_SHIFT      3

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_docsis_mips [02:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_docsis_mips_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_docsis_mips_SHIFT      2

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_host_mips [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_host_mips_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_host_mips_SHIFT        1

/* SUN_TOP_CTRL :: STRAP_VALUE :: strap_reset_ext_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_reset_ext_mode_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_strap_reset_ext_mode_SHIFT   0

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved0_MASK           0xffffc000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved0_SHIFT          14

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_spare [13:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_MASK    0x00003c00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_spare_SHIFT   10

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_sata_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_sata_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_sata_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_i2c [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_i2c_MASK   0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_i2c_SHIFT  8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_pci_ebi [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_pci_ebi_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_pci_ebi_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_testport [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_ebi_cs_swap_ovrd [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_ebi_cs_swap_ovrd_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_ebi_cs_swap_ovrd_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_macrovision_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved0_MASK         0xffffc000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved0_SHIFT        14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_spare [13:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_MASK  0x00003c00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_spare_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_sata_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_sata_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_sata_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_i2c [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_i2c_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_i2c_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_pci_ebi [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_pci_ebi_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_pci_ebi_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_testport [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_ebi_cs_swap_ovrd [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_ebi_cs_swap_ovrd_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_ebi_cs_swap_ovrd_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_macrovision_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *SATA_CTRL - Sata control register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SATA_CTRL :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_reserved0_MASK                 0xfffffff8
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_reserved0_SHIFT                3

/* SUN_TOP_CTRL :: SATA_CTRL :: sata_sscen [02:02] */
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_sscen_MASK                0x00000004
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_sscen_SHIFT               2

/* SUN_TOP_CTRL :: SATA_CTRL :: sata_ana_xtaliddq [01:01] */
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_ana_xtaliddq_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_ana_xtaliddq_SHIFT        1

/* SUN_TOP_CTRL :: SATA_CTRL :: sata_ana_pwrdn [00:00] */
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_ana_pwrdn_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SATA_CTRL_sata_ana_pwrdn_SHIFT           0

/***************************************************************************
 *SS_TMODE_CTRL - Simultaneous switching testmode control
 ***************************************************************************/
/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved0 [31:21] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved0_MASK             0xffe00000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved0_SHIFT            21

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: bnm_ss_tmode_en [20:20] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bnm_ss_tmode_en_MASK       0x00100000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bnm_ss_tmode_en_SHIFT      20

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: bvn_ss_tmode_en [19:19] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bvn_ss_tmode_en_MASK       0x00080000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bvn_ss_tmode_en_SHIFT      19

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: bsp_ss_tmode_en [18:18] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bsp_ss_tmode_en_MASK       0x00040000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_bsp_ss_tmode_en_SHIFT      18

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: avd_ss_tmode_en [17:17] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_avd_ss_tmode_en_MASK       0x00020000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_avd_ss_tmode_en_SHIFT      17

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: aio_ss_tmode_en [16:16] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_aio_ss_tmode_en_MASK       0x00010000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_aio_ss_tmode_en_SHIFT      16

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: rptd_ss_tmode_en [15:15] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_rptd_ss_tmode_en_MASK      0x00008000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_rptd_ss_tmode_en_SHIFT     15

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: sata_ss_tmode_en [14:14] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_sata_ss_tmode_en_MASK      0x00004000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_sata_ss_tmode_en_SHIFT     14

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: xpt_ss_tmode_en [13:13] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_xpt_ss_tmode_en_MASK       0x00002000
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_xpt_ss_tmode_en_SHIFT      13

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved1 [12:08] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved1_MASK             0x00001f00
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved1_SHIFT            8

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: gfx_ss_tmode_en [07:07] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_gfx_ss_tmode_en_MASK       0x00000080
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_gfx_ss_tmode_en_SHIFT      7

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: sun_ss_tmode_en [06:06] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_sun_ss_tmode_en_MASK       0x00000040
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_sun_ss_tmode_en_SHIFT      6

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved2 [05:05] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved2_MASK             0x00000020
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved2_SHIFT            5

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: usb_ss_tmode_en [04:04] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_usb_ss_tmode_en_MASK       0x00000010
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_usb_ss_tmode_en_SHIFT      4

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: hif_ss_tmode_en [03:03] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_hif_ss_tmode_en_MASK       0x00000008
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_hif_ss_tmode_en_SHIFT      3

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved3 [02:00] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved3_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved3_SHIFT            0

/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl [31:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_MASK               0xffffffff
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_SHIFT              0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:07] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xffffff80
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           7

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [06:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x0000007f
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_NOT_USED_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_MIPS_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AUDIO_ZSP_CPU_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AVD_OL_CPU_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AVD_IL_CPU_ONE_HOT 16

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffff8
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         3

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x00000007
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_NOT_USED_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_MIPS_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AUDIO_ZSP_CPU 2
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVD_OL_CPU 3
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVD_IL_CPU 4

/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xfffffff8
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        3

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [02:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_NOT_USED_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_HOST_MIPS 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DOCSIS_MIPS 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_AVD 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_BVN 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_XPT 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MAC_CORE 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_GRAPHICS 7

/***************************************************************************
 *VOLT_REG_1P2_CTRL - Regulator controls for the 1.2V voltage regulator
 ***************************************************************************/
/* SUN_TOP_CTRL :: VOLT_REG_1P2_CTRL :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P2_CTRL_reserved0_MASK         0xfffffff0
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P2_CTRL_reserved0_SHIFT        4

/* SUN_TOP_CTRL :: VOLT_REG_1P2_CTRL :: volt_reg_1p2_ctrl [03:00] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P2_CTRL_volt_reg_1p2_ctrl_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P2_CTRL_volt_reg_1p2_ctrl_SHIFT 0

/***************************************************************************
 *VOLT_REG_1P8_CTRL - Regulator controls for the 1.8V voltage regulator
 ***************************************************************************/
/* SUN_TOP_CTRL :: VOLT_REG_1P8_CTRL :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P8_CTRL_reserved0_MASK         0xfffffff0
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P8_CTRL_reserved0_SHIFT        4

/* SUN_TOP_CTRL :: VOLT_REG_1P8_CTRL :: volt_reg_1p8_ctrl [03:00] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P8_CTRL_volt_reg_1p8_ctrl_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_VOLT_REG_1P8_CTRL_volt_reg_1p8_ctrl_SHIFT 0

/***************************************************************************
 *VOLT_REG_2P5_CTRL - Regulator controls for the 2.5V voltage regulator
 ***************************************************************************/
/* SUN_TOP_CTRL :: VOLT_REG_2P5_CTRL :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_2P5_CTRL_reserved0_MASK         0xfffffff0
#define BCHP_SUN_TOP_CTRL_VOLT_REG_2P5_CTRL_reserved0_SHIFT        4

/* SUN_TOP_CTRL :: VOLT_REG_2P5_CTRL :: volt_reg_2p5_ctrl [03:00] */
#define BCHP_SUN_TOP_CTRL_VOLT_REG_2P5_CTRL_volt_reg_2p5_ctrl_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_VOLT_REG_2P5_CTRL_volt_reg_2p5_ctrl_SHIFT 0

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: reserved0 [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_MASK    0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_SHIFT   10

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x004040a4
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x004040c4
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *WD_RESET_ENABLES - Watchdog Reset Enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: chip_master_reset [31:31] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_chip_master_reset_MASK  0x80000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_chip_master_reset_SHIFT 31

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_cpu_sw_reset_1shot_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_cpu_sw_reset_1shot_SHIFT 30

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ext_sys_reset_1shot_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ext_sys_reset_1shot_SHIFT 29

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: bnm_periph_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bnm_periph_sw_reset_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bnm_periph_sw_reset_SHIFT 28

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: bnm_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bnm_sw_reset_MASK       0x08000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bnm_sw_reset_SHIFT      27

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved0 [26:26] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved0_MASK          0x04000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved0_SHIFT         26

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: avd_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_avd_sw_reset_MASK       0x02000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_avd_sw_reset_SHIFT      25

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: aio_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_aio_sw_reset_MASK       0x01000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_aio_sw_reset_SHIFT      24

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: rptd_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_rptd_sw_reset_MASK      0x00800000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_rptd_sw_reset_SHIFT     23

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: bvnm_sw_reset [22:22] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnm_sw_reset_MASK      0x00400000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnm_sw_reset_SHIFT     22

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ext_sys_reset_level_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ext_sys_reset_level_SHIFT 21

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: usb_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_usb_sw_reset_MASK       0x00100000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_usb_sw_reset_SHIFT      20

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved1 [19:19] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved1_MASK          0x00080000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved1_SHIFT         19

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: sata_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_sata_sw_reset_MASK      0x00040000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_sata_sw_reset_SHIFT     18

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved2 [17:17] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved2_MASK          0x00020000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved2_SHIFT         17

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: gfx_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_gfx_sw_reset_MASK       0x00010000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_gfx_sw_reset_SHIFT      16

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved3 [15:14] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved3_MASK          0x0000c000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved3_SHIFT         14

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: xpt_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_xpt_sw_reset_MASK       0x00002000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_xpt_sw_reset_SHIFT      13

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved4 [12:12] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved4_MASK          0x00001000
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved4_SHIFT         12

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: vec_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_vec_sw_reset_MASK       0x00000800
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_vec_sw_reset_SHIFT      11

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved5 [10:09] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved5_MASK          0x00000600
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved5_SHIFT         9

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: bvnb_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnb_sw_reset_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnb_sw_reset_SHIFT     8

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: bvnf_sw_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnf_sw_reset_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_bvnf_sw_reset_SHIFT     7

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: rfm_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_rfm_sw_reset_MASK       0x00000040
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_rfm_sw_reset_SHIFT      6

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: reserved6 [05:04] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved6_MASK          0x00000030
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_reserved6_SHIFT         4

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_cpu_sw_reset_level_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_cpu_sw_reset_level_SHIFT 3

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: ebi_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ebi_sw_reset_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_ebi_sw_reset_SHIFT      2

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_pci_sw_reset_MASK       0x00000002
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_pci_sw_reset_SHIFT      1

/* SUN_TOP_CTRL :: WD_RESET_ENABLES :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_sundry_sw_reset_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_WD_RESET_ENABLES_sundry_sw_reset_SHIFT   0

/***************************************************************************
 *WD_RESET_STATUS - Watchdog Reset Status
 ***************************************************************************/
/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved_for_eco0 [31:31] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved_for_eco0_MASK   0x80000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved_for_eco0_SHIFT  31

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_cpu_sw_reset_1shot_MASK  0x40000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_cpu_sw_reset_1shot_SHIFT 30

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ext_sys_reset_1shot_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ext_sys_reset_1shot_SHIFT 29

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: bnm_periph_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bnm_periph_sw_reset_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bnm_periph_sw_reset_SHIFT 28

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: bnm_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bnm_sw_reset_MASK        0x08000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bnm_sw_reset_SHIFT       27

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved1 [26:26] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved1_MASK           0x04000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved1_SHIFT          26

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: avd_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_avd_sw_reset_MASK        0x02000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_avd_sw_reset_SHIFT       25

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: aio_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_aio_sw_reset_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_aio_sw_reset_SHIFT       24

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: rptd_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_rptd_sw_reset_MASK       0x00800000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_rptd_sw_reset_SHIFT      23

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: bvnm_sw_reset [22:22] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnm_sw_reset_MASK       0x00400000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnm_sw_reset_SHIFT      22

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ext_sys_reset_level_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ext_sys_reset_level_SHIFT 21

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: usb_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_usb_sw_reset_MASK        0x00100000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_usb_sw_reset_SHIFT       20

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved2 [19:19] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved2_MASK           0x00080000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved2_SHIFT          19

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: sata_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_sata_sw_reset_MASK       0x00040000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_sata_sw_reset_SHIFT      18

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved3 [17:17] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved3_MASK           0x00020000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved3_SHIFT          17

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: gfx_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_gfx_sw_reset_MASK        0x00010000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_gfx_sw_reset_SHIFT       16

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved4 [15:14] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved4_MASK           0x0000c000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved4_SHIFT          14

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: xpt_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_xpt_sw_reset_MASK        0x00002000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_xpt_sw_reset_SHIFT       13

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved5 [12:12] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved5_MASK           0x00001000
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved5_SHIFT          12

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: vec_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_vec_sw_reset_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_vec_sw_reset_SHIFT       11

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved6 [10:09] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved6_MASK           0x00000600
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved6_SHIFT          9

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: bvnb_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnb_sw_reset_MASK       0x00000100
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnb_sw_reset_SHIFT      8

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: bvnf_sw_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnf_sw_reset_MASK       0x00000080
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_bvnf_sw_reset_SHIFT      7

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: rfm_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_rfm_sw_reset_MASK        0x00000040
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_rfm_sw_reset_SHIFT       6

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: reserved7 [05:04] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved7_MASK           0x00000030
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_reserved7_SHIFT          4

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_cpu_sw_reset_level_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_cpu_sw_reset_level_SHIFT 3

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: ebi_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ebi_sw_reset_MASK        0x00000004
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_ebi_sw_reset_SHIFT       2

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_pci_sw_reset_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_pci_sw_reset_SHIFT       1

/* SUN_TOP_CTRL :: WD_RESET_STATUS :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_sundry_sw_reset_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_WD_RESET_STATUS_sundry_sw_reset_SHIFT    0

/***************************************************************************
 *TESTPORT_SNOOP - Testport snoop register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TESTPORT_SNOOP :: testport_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TESTPORT_SNOOP_testport_value_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_TESTPORT_SNOOP_testport_value_SHIFT      0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pin mux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: uart_rxda [31:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_uart_rxda_MASK            0xe0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_uart_rxda_SHIFT           29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: i2s_i_lr [28:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_lr_MASK             0x1c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_lr_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: i2s_i_data [25:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_data_MASK           0x03800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_data_SHIFT          23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: i2s_i_clk [22:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_clk_MASK            0x00700000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_i2s_i_clk_SHIFT           20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_sync1 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_MASK            0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_SHIFT           18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_data1 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_MASK            0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_SHIFT           16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_clk1 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_sync0 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_MASK            0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_SHIFT           12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_data0 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_MASK            0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_SHIFT           10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_clk0 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_MASK             0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt_data1 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_data1_MASK            0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_data1_SHIFT           6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt_sync0 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_sync0_MASK            0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_sync0_SHIFT           4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt_data0 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_data0_MASK            0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_data0_SHIFT           2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pkt_clk0 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_clk0_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pkt_clk0_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pin mux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ir_in1 [31:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_in1_MASK               0xe0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_in1_SHIFT              29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ir_in0 [28:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_in0_MASK               0x1c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_in0_SHIFT              26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ir_out [25:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_out_MASK               0x03800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ir_out_SHIFT              23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_txd_bnm [22:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txd_bnm_MASK         0x00600000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txd_bnm_SHIFT        21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_rxd_bnm [20:19] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rxd_bnm_MASK         0x00180000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rxd_bnm_SHIFT        19

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_rtsbb [18:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rtsbb_MASK           0x00060000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rtsbb_SHIFT          17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_ctsbb [16:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_ctsbb_MASK           0x0001c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_ctsbb_SHIFT          14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_txdb [13:11] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txdb_MASK            0x00003800
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txdb_SHIFT           11

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_rxdb [10:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rxdb_MASK            0x00000700
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rxdb_SHIFT           8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_rtsab [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rtsab_MASK           0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_rtsab_SHIFT          6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_ctsab [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_ctsab_MASK           0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_ctsab_SHIFT          3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: uart_txda [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txda_MASK            0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_uart_txda_SHIFT           0

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pin mux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_ad02 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad02_MASK             0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad02_SHIFT            30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_ad01 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad01_MASK             0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad01_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_ad00 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad00_MASK             0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad00_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sgpio_03 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_03_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_03_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sgpio_02 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_02_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_02_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sgpio_01 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_01_MASK             0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_01_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sgpio_00 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_00_MASK             0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sgpio_00_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: byp_us_clk [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_byp_us_clk_MASK           0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_byp_us_clk_SHIFT          16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_aux_1 [15:13] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_aux_1_MASK             0x0000e000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_aux_1_SHIFT            13

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_aux_0 [12:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_aux_0_MASK             0x00001c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_aux_0_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_vcc [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_vcc_MASK               0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_vcc_SHIFT              8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_pres [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_pres_MASK              0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_pres_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_rst [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_rst_MASK               0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_rst_SHIFT              4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_clk_out [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_clk_out_MASK           0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_clk_out_SHIFT          2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: sc_io [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_io_MASK                0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_sc_io_SHIFT               0

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pin mux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad18 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad18_MASK             0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad18_SHIFT            30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad17 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad17_MASK             0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad17_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad16 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad16_MASK             0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad16_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad15 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad15_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad15_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad14 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad14_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad14_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad13 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad13_MASK             0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad13_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad12 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad12_MASK             0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad12_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad11 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad11_MASK             0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad11_SHIFT            16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad10 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad10_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad10_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad09 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad09_MASK             0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad09_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad08 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad08_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad08_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad07 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad07_MASK             0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad07_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad06 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad06_MASK             0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad06_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad05 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad05_MASK             0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad05_SHIFT            4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad04 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad04_MASK             0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad04_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_ad03 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad03_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_ad03_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pin mux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_cbe02 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe02_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe02_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_cbe01 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe01_MASK            0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe01_SHIFT           28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_cbe00 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe00_MASK            0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_cbe00_SHIFT           26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad31 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad31_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad31_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad30 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad30_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad30_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad29 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad29_MASK             0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad29_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad28 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad28_MASK             0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad28_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad27 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad27_MASK             0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad27_SHIFT            16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad26 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad26_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad26_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad25 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad25_MASK             0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad25_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad24 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad24_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad24_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad23 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad23_MASK             0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad23_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad22 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad22_MASK             0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad22_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad21 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad21_MASK             0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad21_SHIFT            4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad20 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad20_MASK             0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad20_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: pci_ad19 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad19_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_pci_ad19_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pin mux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_gnt0b [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_gnt0b_MASK            0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_gnt0b_SHIFT           28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_req0b [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_req0b_MASK            0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_req0b_SHIFT           26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_int_a3 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a3_MASK           0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a3_SHIFT          24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_int_a2 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a2_MASK           0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a2_SHIFT          22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_int_a1 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a1_MASK           0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a1_SHIFT          20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_int_a0 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a0_MASK           0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_int_a0_SHIFT          18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_serrb [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_serrb_MASK            0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_serrb_SHIFT           16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_perrb [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_perrb_MASK            0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_perrb_SHIFT           14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_devselb [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_devselb_MASK          0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_devselb_SHIFT         12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_stopb [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_stopb_MASK            0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_stopb_SHIFT           10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_irdyb [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_irdyb_MASK            0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_irdyb_SHIFT           8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_trdyb [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_trdyb_MASK            0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_trdyb_SHIFT           6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_frameb [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_frameb_MASK           0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_frameb_SHIFT          4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_par [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_par_MASK              0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_par_SHIFT             2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: pci_cbe03 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_cbe03_MASK            0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_pci_cbe03_SHIFT           0

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pin mux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_09 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_09_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_09_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_08 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_08_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_08_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_07 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_07_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_07_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_06 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_06_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_06_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_05 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_05_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_05_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_04 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_04_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_04_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_03 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_03_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_03_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_02 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_02_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_02_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_01 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_01_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_01_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_00 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_00_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_00_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pin mux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_19 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_19_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_19_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_18 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_18_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_18_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_17 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_17_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_17_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_16 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_16_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_16_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_15 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_15_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_15_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_14 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_14_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_14_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_13 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_13_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_13_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_12 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_12_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_12_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_11 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_11_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_11_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_10 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_10_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_10_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pin mux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_29 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_29_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_29_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_28 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_28_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_28_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_27 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_27_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_27_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_26 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_26_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_26_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_25 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_25_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_25_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_24 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_24_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_24_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_23 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_23_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_23_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_22 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_22_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_22_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_21 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_21_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_21_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_20 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_20_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_20_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pin mux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_39 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_39_MASK              0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_39_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_38 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_38_MASK              0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_38_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_37 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_37_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_37_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_36 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_36_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_36_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_35 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_35_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_35_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_34 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_34_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_34_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_33 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_33_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_33_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_32 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_32_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_32_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_31 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_31_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_31_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_30 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_30_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_30_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_10 - Pin mux control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_reserved0_MASK           0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_reserved0_SHIFT          30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_49 [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_49_MASK             0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_49_SHIFT            27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_48 [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_48_MASK             0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_48_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_47 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_47_MASK             0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_47_SHIFT            21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_46 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_46_MASK             0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_46_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_45 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_45_MASK             0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_45_SHIFT            15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_44 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_44_MASK             0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_44_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_43 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_43_MASK             0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_43_SHIFT            9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_42 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_42_MASK             0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_42_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_41 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_41_MASK             0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_41_SHIFT            3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_40 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_40_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_40_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_11 - Pin mux control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_60 [31:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_60_MASK             0xe0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_60_SHIFT            29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_59 [28:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_59_MASK             0x1c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_59_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_58 [25:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_58_MASK             0x03800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_58_SHIFT            23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_57 [22:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_57_MASK             0x00600000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_57_SHIFT            21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_56 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_56_MASK             0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_56_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_55 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_55_MASK             0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_55_SHIFT            15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_54 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_54_MASK             0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_54_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_53 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_53_MASK             0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_53_SHIFT            9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_52 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_52_MASK             0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_52_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_51 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_51_MASK             0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_51_SHIFT            3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_50 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_50_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_50_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_12 - Pin mux control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: reserved0 [31:25] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_reserved0_MASK           0xfe000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_reserved0_SHIFT          25

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_70 [24:23] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_70_MASK             0x01800000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_70_SHIFT            23

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_69 [22:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_69_MASK             0x00700000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_69_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_68 [19:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_68_MASK             0x000e0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_68_SHIFT            17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_67 [16:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_67_MASK             0x00018000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_67_SHIFT            15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_66 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_66_MASK             0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_66_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_65 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_65_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_65_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_64 [09:07] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_64_MASK             0x00000380
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_64_SHIFT            7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_63 [06:05] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_63_MASK             0x00000060
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_63_SHIFT            5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_62 [04:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_62_MASK             0x00000018
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_62_SHIFT            3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_61 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_61_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_61_SHIFT            0

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
