add_s_32_32.vhd,vhdl,xil_defaultlib,../../../../ps_in.srcs/sources_1/ip/remap/add_s_32_32/sim/add_s_32_32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
