
CESE_PCSE/out/CESE_PCSE.elf:     file format elf32-littlearm
CESE_PCSE/out/CESE_PCSE.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0004f1

Program Header:
0x70000001 off    0x00014a98 vaddr 0x1a004a98 paddr 0x1a004a98 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x00002220 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004aa0 memsz 0x00004aa0 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004aa0 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a94  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a004aa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002220  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a004a94  1a004a94  00014a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004a98  1a004a98  00014a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  100022c4  100022c4  000200a4  2**2
                  CONTENTS
 19 .debug_info   0002f384  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000646e  00000000  00000000  0004f428  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000ce1b  00000000  00000000  00055896  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000fa8  00000000  00000000  000626b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001190  00000000  00000000  00063659  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00010878  00000000  00000000  000647e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0001c88d  00000000  00000000  00075061  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f557  00000000  00000000  000918ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000c0e45  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000c0ead  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002eb0  00000000  00000000  000c0ee0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004a94 l    d  .init_array	00000000 .init_array
1a004a98 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100022c4 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 clock_task.c
100000a4 l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 max31855.c
00000000 l    df *ABS*	00000000 system.c
100000a8 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_1.c
100000b0 l     O .bss	00002000 ucHeap
100000ac l     O .bss	00000004 pucAlignedHeap.11512
100020b0 l     O .bss	00000004 xNextFreeByte
00000000 l    df *ABS*	00000000 timers.c
1a0006cc l     F .text	00000020 prvGetNextExpireTime
1a0006ec l     F .text	00000048 prvInsertTimerInActiveList
1a000734 l     F .text	0000005c prvCheckForValidListAndQueue
1a000ab8 l     F .text	00000016 prvTimerTask
1a00084c l     F .text	00000078 prvSwitchTimerLists
1a0008c4 l     F .text	0000002c prvSampleTimeNow
1a0008f0 l     F .text	00000060 prvProcessExpiredTimer
1a000950 l     F .text	00000074 prvProcessTimerOrBlockTask
1a0009c4 l     F .text	000000f4 prvProcessReceivedCommands
100020b4 l     O .bss	00000004 pxCurrentTimerList
100020b8 l     O .bss	00000004 pxOverflowTimerList
100020bc l     O .bss	00000014 xActiveTimerList1
100020d0 l     O .bss	00000014 xActiveTimerList2
100020e4 l     O .bss	00000004 xLastTime.11818
100020e8 l     O .bss	00000004 xTimerQueue
100020ec l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 tasks.c
1a000ad0 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000afc l     F .text	00000012 prvDeleteTCB
1a000b0e l     F .text	00000090 prvInitialiseNewTask
1a000ba0 l     F .text	00000068 prvInitialiseTaskLists
1a000c08 l     F .text	000000ac prvAddNewTaskToReadyList
1a000cb4 l     F .text	0000004c prvCheckTasksWaitingTermination
1a000d00 l     F .text	00000028 prvIdleTask
1a000d28 l     F .text	00000098 prvAddCurrentTaskToDelayedList
100020f4 l     O .bss	00000004 pxDelayedTaskList
100020f8 l     O .bss	00000004 pxOverflowDelayedTaskList
100020fc l     O .bss	0000008c pxReadyTasksLists
10002188 l     O .bss	00000004 uxCurrentNumberOfTasks
1000218c l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002190 l     O .bss	00000004 uxPendedTicks
10002194 l     O .bss	00000004 uxSchedulerSuspended
10002198 l     O .bss	00000004 uxTaskNumber
1000219c l     O .bss	00000004 uxTopReadyPriority
100021a0 l     O .bss	00000014 xDelayedTaskList1
100021b4 l     O .bss	00000014 xDelayedTaskList2
100021c8 l     O .bss	00000004 xIdleTaskHandle
100021cc l     O .bss	00000004 xNextTaskUnblockTime
100021d0 l     O .bss	00000004 xNumOfOverflows
100021d4 l     O .bss	00000014 xPendingReadyList
100021e8 l     O .bss	00000004 xSchedulerRunning
100021ec l     O .bss	00000014 xSuspendedTaskList
10002200 l     O .bss	00000014 xTasksWaitingTermination
10002214 l     O .bss	00000004 xTickCount
10002218 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 queue.c
1a001550 l     F .text	0000001e prvIsQueueFull
1a00156e l     F .text	0000001a prvIsQueueEmpty
1a001588 l     F .text	00000076 prvCopyDataToQueue
1a0015fe l     F .text	00000024 prvCopyDataFromQueue
1a001622 l     F .text	0000006e prvUnlockQueue
1a001714 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 port.c
1a001ba8 l     F .text	00000040 prvTaskExitError
1a001be8 l     F .text	00000022 prvPortStartFirstTask
1a001c10 l     F .text	0000000e vPortEnableVFP
1a001c70 l       .text	00000000 pxCurrentTCBConst2
1a001d50 l       .text	00000000 pxCurrentTCBConst
1000221c l     O .bss	00000001 ucMaxSysCallPriority
10002220 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004754 l     O .text	00000004 InitClkStates
1a004758 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a001ff4 l     F .text	00000044 Board_LED_Init
1a002038 l     F .text	00000040 Board_TEC_Init
1a002078 l     F .text	00000040 Board_GPIO_Init
1a0020b8 l     F .text	00000030 Board_ADC_Init
1a0020e8 l     F .text	00000038 Board_SPI_Init
1a002120 l     F .text	00000024 Board_I2C_Init
1a0047d0 l     O .text	00000008 GpioButtons
1a0047d8 l     O .text	0000000c GpioLeds
1a0047e4 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0021e2 l     F .text	0000001a SSP_Write2BFifo
1a0021fc l     F .text	00000018 SSP_Write1BFifo
1a002214 l     F .text	00000042 SSP_Read2BFifo
1a002256 l     F .text	00000040 SSP_Read1BFifo
1a002298 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0022ac l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 rtc_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002570 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002584 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0047fc l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0027a4 l     F .text	000000a0 pll_calc_divs
1a002844 l     F .text	0000010c pll_get_frac
1a002950 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002bc4 l     F .text	00000022 Chip_Clock_GetDivRate
10002228 l     O .bss	00000008 audio_usb_pll_freq
1a004850 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002d48 l     F .text	0000002c Chip_UART_GetIndex
1a0048bc l     O .text	00000008 UART_BClock
1a0048c4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002f38 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_spi.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0049b4 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_rtc.c
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002230 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003804 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a003bb8 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004a98 l       .init_array	00000000 __init_array_end
1a004a94 l       .bss_RAM5	00000000 __preinit_array_end
1a004a94 l       .init_array	00000000 __init_array_start
1a004a94 l       .bss_RAM5	00000000 __preinit_array_start
1a0029e8 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000590 g     F .text	00000012 _isatty_r
1a0041a0 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a0005a2 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a001cb8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a004170 g     F .text	00000030 printf
1a0021da g     F .text	00000008 __stdio_init
100022b8 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a0024da g     F .text	0000002c Chip_RTC_GetFullTime
1a0042e6 g     F .text	00000024 __sseek
1a0038b4 g     F .text	00000070 __sinit
1a00045c g     F .text	00000010 max31855_init
1a004314 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a001b54 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003858 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00262a g     F .text	0000000c Chip_ADC_SetResolution
1a00460c g     F .text	0000000c __malloc_unlock
1a001d54 g     F .text	0000002c SysTick_Handler
1a002dc8 g     F .text	00000040 Chip_UART_SetBaud
100022b9 g     O .bss	00000001 __lock___arc4random_mutex
1a0004ec  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00217c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000358 g     F .text	00000050 clock_task
1a001cf0 g     F .text	00000064 PendSV_Handler
1a001900 g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004aa0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
100020f0 g     O .bss	00000004 pxCurrentTCB
1a000586 g     F .text	0000000a _fstat_r
53ff739e g       *ABS*	00000000 __valid_user_code_checksum
1a004aa0 g       .ARM.exidx	00000000 _etext
10002244 g     O .bss	00000005 admision
1a00327c g     F .text	00000034 rtcRead
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0012e4 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002c66 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a001db8 g     F .text	00000110 xPortStartScheduler
1a003a3a g     F .text	0000001c memcpy
1a0011f0 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00384c g     F .text	0000000c _cleanup_r
1a001d80  w    F .text	00000038 vPortSetupTimerInterrupt
1a00337c g     F .text	00000000 .hidden __aeabi_uldivmod
100022c4 g       .noinit	00000000 _noinit
1a00427c g     F .text	00000010 puts
1a0006b4 g     F .text	00000016 vPortFree
100022b0 g     O .bss	00000004 SystemCoreClock
1a002d74 g     F .text	00000054 Chip_UART_Init
1000223c g     O .bss	00000008 date_time
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a001ec8 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a002cfc g     F .text	0000004c Chip_Clock_GetRate
1a0014e0 g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a00336c g     F .text	00000010 printInitUart
1a001f7c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0033ac g     F .text	000002d0 .hidden __udivmoddi4
1a000624 g     F .text	00000020 _sbrk_r
1a0047cc g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1000224c g     O .bss	00000005 escape
1a0031d4 g     F .text	0000002c spiRead
1a0005ac g     F .text	0000004e _read_r
1a0014da g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0019d0 g     F .text	0000015c xQueueReceive
10002270 g     O .bss	00000040 xQueueRegistry
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004a98 g       .ARM.exidx	00000000 __exidx_start
100022ba g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
100022bb g     O .bss	00000001 __lock___sinit_recursive_mutex
1a004a5c g     O .text	00000004 _global_impure_ptr
1a0039ec g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000644 g     F .text	00000070 pvPortMalloc
1a002198 g     F .text	00000030 Board_Init
1a00057a  w    F .text	00000002 _init
1a0014c4 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a0022d6 g     F .text	000000a8 Chip_SSP_RWFrames_Blocking
1a000eb8 g     F .text	0000000c xTaskGetTickCount
1a001780 g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
100022c4 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0004f0 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002438 g     F .text	00000038 Chip_I2C_SetClockRate
1a0013ac g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00299c g     F .text	0000004c Chip_Clock_EnableCrystal
100022bc g     O .bss	00000001 __lock___malloc_recursive_mutex
1a0024ac g     F .text	0000002e Chip_RTC_SetFullTime
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001258 g     F .text	0000008c xTaskRemoveFromEventList
1a00148c  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a000300 g     F .text	00000058 clock_init
1a002494 g     F .text	00000018 Chip_RTC_Enable
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a0049fc g     O .text	00000020 __sf_fake_stderr
1a002414 g     F .text	00000024 Chip_I2C_Init
1a003a38 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002b58 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a002472 g     F .text	00000022 Chip_RTC_ResetClockTickCounter
1a0048cc g     O .text	000000e6 gpioPinsInit
1a001460  w    F .text	0000002c vAssertCalled
1a0022c4 g     F .text	00000012 Chip_SSP_SetClockRate
1a003be6 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003884 g     F .text	0000000c __sfp_lock_acquire
1a004560 g     F .text	00000000 memchr
1a0012fc g     F .text	00000084 xTaskCheckForTimeOut
1a003a68 g     F .text	0000009c _free_r
1a002c40 g     F .text	00000026 Chip_Clock_GetBaseClock
100000a4 g       .bss	00000000 _bss
1a0025f8 g     F .text	00000032 Chip_ADC_SetSampleRate
10002224 g     O .bss	00000004 freeRtosInterruptCallback
1a000ea8 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00237e g     F .text	0000003e Chip_SSP_SetBitRate
1a00152a g     F .text	00000026 uxListRemove
1a002470 g     F .text	00000002 Chip_GPIO_Init
1a0047f8 g     O .text	00000004 OscRateIn
1a003200 g     F .text	0000007c uartInit
100022c4 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001124 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a001220 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a00057c g     F .text	0000000a _close_r
1a002f6c g     F .text	000001ac gpioInit
1a002528 g     F .text	00000048 Chip_RTC_Init
1a0007e0 g     F .text	0000006c xTimerGenericCommand
1a0043b8 g     F .text	000000dc __swsetup_r
1a0014a8  w    F .text	0000001c vApplicationStackOverflowHook
1a00367c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003924 g     F .text	0000008c __sfp
1a0038a8 g     F .text	0000000c __sinit_lock_release
1a00428c g     F .text	00000022 __sread
1a0032e4 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a004600 g     F .text	0000000c __malloc_lock
1a002168 g     F .text	00000014 Board_UARTPutChar
10002254 g     O .bss	00000014 termocuplas
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a00378c g     F .text	00000078 _fflush_r
1a004a1c g     O .text	00000020 __sf_fake_stdin
1a002a04 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003a36 g     F .text	00000002 __retarget_lock_acquire_recursive
1a003a56 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
100000a5 g     O .bss	00000001 spi_port
1a0003a8 g     F .text	000000b4 main
1a003a34 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a003184 g     F .text	00000050 spiInit
1a0014f6 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001c50 g     F .text	00000024 SVC_Handler
1a00430a g     F .text	00000008 __sclose
1a000790 g     F .text	00000050 xTimerCreateTimerTask
1a003b04 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002c74 g     F .text	0000003c Chip_Clock_EnableOpts
1a0021d2 g     F .text	00000008 __stdio_getchar
1a001736 g     F .text	00000048 xQueueGenericCreate
1a002a20 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002ad8 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002ee4 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a002ce4 g     F .text	00000018 Chip_Clock_RTCEnable
1a003118 g     F .text	0000006a gpioWrite
1a000578  w    F .text	00000002 _fini
1a004170 g     F .text	00000030 iprintf
1a000fdc g     F .text	000000fc xTaskResumeAll
1a000e24 g     F .text	00000084 vTaskStartScheduler
1a0025b8 g     F .text	00000040 Chip_ADC_Init
100022b4 g     O .bss	00000004 g_pUsbApi
1a001f44 g     F .text	00000038 Board_SetupMuxing
1a0032b0 g     F .text	00000034 rtcWrite
1a002e08 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0005fa g     F .text	00000028 _write_r
1a00046c g     F .text	0000002c max31855_read_temp
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a003e5c g     F .text	000000ea _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a003680 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000498 g     F .text	00000054 max31855_task
1a001380 g     F .text	0000000c vTaskMissedYield
100022c4 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0023bc g     F .text	00000038 Chip_SSP_Init
1a001b2c g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a000ec4 g     F .text	00000118 xTaskIncrementTick
1a004494 g     F .text	00000048 __swhatbuf_r
1a001f24 g     F .text	00000020 DAC_IRQHandler
1a002144 g     F .text	00000024 Board_Debug_Init
1a0021c8 g     F .text	0000000a __stdio_putchar
1a001690 g     F .text	00000084 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a0023f4 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
100022bd g     O .bss	00000001 __lock___at_quick_exit_mutex
1a000dc0 g     F .text	00000062 xTaskCreate
1a002638 g     F .text	00000158 Chip_SetupCoreClock
1a0042ae g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a003c0c g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0039b0 g     F .text	0000003c _fwalk_reent
1a002790 g     F .text	00000014 SystemCoreClockUpdate
1a002506 g     F .text	00000020 Chip_RTC_CalibCounterCmd
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0010d8 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003890 g     F .text	0000000c __sfp_lock_release
1a004a3c g     O .text	00000020 __sf_fake_stdout
1a00138c g     F .text	00000020 xTaskGetSchedulerState
1a00367c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
100022be g     O .bss	00000001 __lock___dd_hash_mutex
1a0044dc g     F .text	00000080 __smakebuf_r
100022bf g     O .bss	00000001 __lock___tz_mutex
1a001c24 g     F .text	0000002c pxPortInitialiseStack
1a003f48 g     F .text	00000228 _printf_i
1a002cb0 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002238 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003300 g     F .text	0000006c boardInit
1a001c74 g     F .text	00000044 vPortEnterCritical
10002234 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a003c0c g     F .text	00000250 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002be8 g     F .text	00000058 Chip_Clock_SetBaseClock
1a002f1c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
100022c0 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a00389c g     F .text	0000000c __sinit_lock_acquire
10002268 g     O .bss	00000005 aceite
1a001fe8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 f1 04 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 9e 73 ff 53     }............s.S
	...
1a00002c:	51 1c 00 1a 85 01 00 1a 00 00 00 00 f1 1c 00 1a     Q...............
1a00003c:	55 1d 00 1a                                         U...

1a000040 <g_pfnVendorVectors>:
1a000040:	25 1f 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     %...............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	e5 32 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .2..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004aa0 	.word	0x1a004aa0
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a004aa0 	.word	0x1a004aa0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004aa0 	.word	0x1a004aa0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004aa0 	.word	0x1a004aa0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004aa0 	.word	0x1a004aa0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	00002220 	.word	0x00002220
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <clock_init>:
rtc_t date_time;

DEBUG_PRINT_ENABLE;

void clock_init()
{
1a000300:	b510      	push	{r4, lr}
	//No es posible usar rtcInit y FreeRTOS porque rtcInit llama
	//a la funcion de sapi "delay"
	Chip_RTC_Init(LPC_RTC);
1a000302:	4c11      	ldr	r4, [pc, #68]	; (1a000348 <clock_init+0x48>)
1a000304:	4620      	mov	r0, r4
1a000306:	f002 f90f 	bl	1a002528 <Chip_RTC_Init>
	Chip_RTC_Enable(LPC_RTC, ENABLE);
1a00030a:	2101      	movs	r1, #1
1a00030c:	4620      	mov	r0, r4
1a00030e:	f002 f8c1 	bl	1a002494 <Chip_RTC_Enable>


	date_time.year = 2021;
1a000312:	480e      	ldr	r0, [pc, #56]	; (1a00034c <clock_init+0x4c>)
1a000314:	f240 73e5 	movw	r3, #2021	; 0x7e5
1a000318:	8003      	strh	r3, [r0, #0]
	date_time.month = 4;
1a00031a:	2304      	movs	r3, #4
1a00031c:	7083      	strb	r3, [r0, #2]
	date_time.mday = 1;
1a00031e:	2201      	movs	r2, #1
1a000320:	70c2      	strb	r2, [r0, #3]
	date_time.wday = 4;
1a000322:	7103      	strb	r3, [r0, #4]
	date_time.hour = 3;
1a000324:	2403      	movs	r4, #3
1a000326:	7144      	strb	r4, [r0, #5]
	date_time.min = 2;
1a000328:	2302      	movs	r3, #2
1a00032a:	7183      	strb	r3, [r0, #6]
	date_time.sec = 0;
1a00032c:	2300      	movs	r3, #0
1a00032e:	71c3      	strb	r3, [r0, #7]
	rtcWrite(&date_time);
1a000330:	f002 ffbe 	bl	1a0032b0 <rtcWrite>

	debugPrintConfigUart(UART_USB, 115200);
1a000334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a000338:	4621      	mov	r1, r4
1a00033a:	4805      	ldr	r0, [pc, #20]	; (1a000350 <clock_init+0x50>)
1a00033c:	f003 f816 	bl	1a00336c <printInitUart>
	printf("Clock Init OK\r\n");
1a000340:	4804      	ldr	r0, [pc, #16]	; (1a000354 <clock_init+0x54>)
1a000342:	f003 ff9b 	bl	1a00427c <puts>
}
1a000346:	bd10      	pop	{r4, pc}
1a000348:	40046000 	.word	0x40046000
1a00034c:	1000223c 	.word	0x1000223c
1a000350:	100000a4 	.word	0x100000a4
1a000354:	1a004618 	.word	0x1a004618

1a000358 <clock_task>:

void clock_task(void* taskParamPtr)
{
1a000358:	b500      	push	{lr}
1a00035a:	b085      	sub	sp, #20
    while(TRUE)
    {
        gpioWrite(LEDB, ON);
1a00035c:	2101      	movs	r1, #1
1a00035e:	202a      	movs	r0, #42	; 0x2a
1a000360:	f002 feda 	bl	1a003118 <gpioWrite>
        rtcRead(&date_time);
1a000364:	4c0e      	ldr	r4, [pc, #56]	; (1a0003a0 <clock_task+0x48>)
1a000366:	4620      	mov	r0, r4
1a000368:	f002 ff88 	bl	1a00327c <rtcRead>
        printf("%02d/%02d/%04d, %02d:%02d:%02d\r\n",
        		date_time.mday, date_time.month, date_time.year,
				date_time.hour, date_time.min, date_time.sec );
1a00036c:	7963      	ldrb	r3, [r4, #5]
1a00036e:	79a2      	ldrb	r2, [r4, #6]
1a000370:	79e1      	ldrb	r1, [r4, #7]
        printf("%02d/%02d/%04d, %02d:%02d:%02d\r\n",
1a000372:	9102      	str	r1, [sp, #8]
1a000374:	9201      	str	r2, [sp, #4]
1a000376:	9300      	str	r3, [sp, #0]
1a000378:	8823      	ldrh	r3, [r4, #0]
1a00037a:	78a2      	ldrb	r2, [r4, #2]
1a00037c:	78e1      	ldrb	r1, [r4, #3]
1a00037e:	4809      	ldr	r0, [pc, #36]	; (1a0003a4 <clock_task+0x4c>)
1a000380:	f003 fef6 	bl	1a004170 <iprintf>

        vTaskDelay(LED_RATE_MS / portTICK_RATE_MS);
1a000384:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000388:	f000 fea6 	bl	1a0010d8 <vTaskDelay>

        gpioWrite(LEDB,OFF);
1a00038c:	2100      	movs	r1, #0
1a00038e:	202a      	movs	r0, #42	; 0x2a
1a000390:	f002 fec2 	bl	1a003118 <gpioWrite>
        vTaskDelay(LED_RATE);
1a000394:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000398:	f000 fe9e 	bl	1a0010d8 <vTaskDelay>
1a00039c:	e7de      	b.n	1a00035c <clock_task+0x4>
1a00039e:	bf00      	nop
1a0003a0:	1000223c 	.word	0x1000223c
1a0003a4:	1a004628 	.word	0x1a004628

1a0003a8 <main>:
max31855_t aceite;

max31855_t termocuplas[4];

int main(void)
{
1a0003a8:	b510      	push	{r4, lr}
1a0003aa:	b082      	sub	sp, #8
	admision.cs_pin = GPIO1;
1a0003ac:	4b24      	ldr	r3, [pc, #144]	; (1a000440 <main+0x98>)
1a0003ae:	220f      	movs	r2, #15
1a0003b0:	701a      	strb	r2, [r3, #0]
	memset(admision.buffer, 0, MAX31855_BUFFER_SIZE);
1a0003b2:	2400      	movs	r4, #0
1a0003b4:	f8c3 4001 	str.w	r4, [r3, #1]

	escape.cs_pin = GPIO2;
1a0003b8:	4b22      	ldr	r3, [pc, #136]	; (1a000444 <main+0x9c>)
1a0003ba:	221f      	movs	r2, #31
1a0003bc:	701a      	strb	r2, [r3, #0]
	memset(escape.buffer, 0, MAX31855_BUFFER_SIZE);
1a0003be:	f8c3 4001 	str.w	r4, [r3, #1]

	aceite.cs_pin = GPIO3;
1a0003c2:	4b21      	ldr	r3, [pc, #132]	; (1a000448 <main+0xa0>)
1a0003c4:	220e      	movs	r2, #14
1a0003c6:	701a      	strb	r2, [r3, #0]
	memset(aceite.buffer, 0, MAX31855_BUFFER_SIZE);
1a0003c8:	f8c3 4001 	str.w	r4, [r3, #1]

    boardConfig();
1a0003cc:	f002 ff98 	bl	1a003300 <boardInit>
    clock_init();
1a0003d0:	f7ff ff96 	bl	1a000300 <clock_init>
    max31855_init();
1a0003d4:	f000 f842 	bl	1a00045c <max31855_init>

    BaseType_t res =
	xTaskCreate(
1a0003d8:	9401      	str	r4, [sp, #4]
1a0003da:	2301      	movs	r3, #1
1a0003dc:	9300      	str	r3, [sp, #0]
1a0003de:	4623      	mov	r3, r4
1a0003e0:	22b4      	movs	r2, #180	; 0xb4
1a0003e2:	491a      	ldr	r1, [pc, #104]	; (1a00044c <main+0xa4>)
1a0003e4:	481a      	ldr	r0, [pc, #104]	; (1a000450 <main+0xa8>)
1a0003e6:	f000 fceb 	bl	1a000dc0 <xTaskCreate>
				configMINIMAL_STACK_SIZE*2,
				0,
				tskIDLE_PRIORITY+1,
				0
	);
    configASSERT(res == pdPASS);
1a0003ea:	2801      	cmp	r0, #1
1a0003ec:	d008      	beq.n	1a000400 <main+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0003ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0003f2:	f383 8811 	msr	BASEPRI, r3
1a0003f6:	f3bf 8f6f 	isb	sy
1a0003fa:	f3bf 8f4f 	dsb	sy
1a0003fe:	e7fe      	b.n	1a0003fe <main+0x56>

    res =
    	xTaskCreate(
1a000400:	2300      	movs	r3, #0
1a000402:	9301      	str	r3, [sp, #4]
1a000404:	2301      	movs	r3, #1
1a000406:	9300      	str	r3, [sp, #0]
1a000408:	4b0d      	ldr	r3, [pc, #52]	; (1a000440 <main+0x98>)
1a00040a:	22b4      	movs	r2, #180	; 0xb4
1a00040c:	4911      	ldr	r1, [pc, #68]	; (1a000454 <main+0xac>)
1a00040e:	4812      	ldr	r0, [pc, #72]	; (1a000458 <main+0xb0>)
1a000410:	f000 fcd6 	bl	1a000dc0 <xTaskCreate>
				configMINIMAL_STACK_SIZE*2,
				(void*)&admision,
				tskIDLE_PRIORITY+1,
				0
    	);
    configASSERT(res == pdPASS);
1a000414:	2801      	cmp	r0, #1
1a000416:	d008      	beq.n	1a00042a <main+0x82>
1a000418:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00041c:	f383 8811 	msr	BASEPRI, r3
1a000420:	f3bf 8f6f 	isb	sy
1a000424:	f3bf 8f4f 	dsb	sy
1a000428:	e7fe      	b.n	1a000428 <main+0x80>

    vTaskStartScheduler();
1a00042a:	f000 fcfb 	bl	1a000e24 <vTaskStartScheduler>
1a00042e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000432:	f383 8811 	msr	BASEPRI, r3
1a000436:	f3bf 8f6f 	isb	sy
1a00043a:	f3bf 8f4f 	dsb	sy

    configASSERT(0);
1a00043e:	e7fe      	b.n	1a00043e <main+0x96>
1a000440:	10002244 	.word	0x10002244
1a000444:	1000224c 	.word	0x1000224c
1a000448:	10002268 	.word	0x10002268
1a00044c:	1a00464c 	.word	0x1a00464c
1a000450:	1a000359 	.word	0x1a000359
1a000454:	1a004658 	.word	0x1a004658
1a000458:	1a000499 	.word	0x1a000499

1a00045c <max31855_init>:
#include "max31855.h"

spiMap_t spi_port = SPI0;

void max31855_init()
{
1a00045c:	b508      	push	{r3, lr}
	spiInit(spi_port);
1a00045e:	4b02      	ldr	r3, [pc, #8]	; (1a000468 <max31855_init+0xc>)
1a000460:	7818      	ldrb	r0, [r3, #0]
1a000462:	f002 fe8f 	bl	1a003184 <spiInit>
}
1a000466:	bd08      	pop	{r3, pc}
1a000468:	100000a5 	.word	0x100000a5

1a00046c <max31855_read_temp>:

void max31855_read_temp(max31855_t* device)
{
1a00046c:	b538      	push	{r3, r4, r5, lr}
1a00046e:	4605      	mov	r5, r0
	gpioWrite(device->cs_pin, OFF);
1a000470:	4604      	mov	r4, r0
1a000472:	2100      	movs	r1, #0
1a000474:	f914 0b01 	ldrsb.w	r0, [r4], #1
1a000478:	f002 fe4e 	bl	1a003118 <gpioWrite>
	spiRead(spi_port, device->buffer, MAX31855_BUFFER_SIZE);
1a00047c:	2204      	movs	r2, #4
1a00047e:	4621      	mov	r1, r4
1a000480:	4b04      	ldr	r3, [pc, #16]	; (1a000494 <max31855_read_temp+0x28>)
1a000482:	7818      	ldrb	r0, [r3, #0]
1a000484:	f002 fea6 	bl	1a0031d4 <spiRead>
	gpioWrite(device->cs_pin, ON);
1a000488:	2101      	movs	r1, #1
1a00048a:	f995 0000 	ldrsb.w	r0, [r5]
1a00048e:	f002 fe43 	bl	1a003118 <gpioWrite>
}
1a000492:	bd38      	pop	{r3, r4, r5, pc}
1a000494:	100000a5 	.word	0x100000a5

1a000498 <max31855_task>:

void max31855_task(void* taskParamPtr)
{
1a000498:	b500      	push	{lr}
1a00049a:	b085      	sub	sp, #20
1a00049c:	4604      	mov	r4, r0
	max31855_t device = *((max31855_t*)taskParamPtr);
1a00049e:	6800      	ldr	r0, [r0, #0]
1a0004a0:	9002      	str	r0, [sp, #8]
1a0004a2:	7923      	ldrb	r3, [r4, #4]
1a0004a4:	f88d 300c 	strb.w	r3, [sp, #12]

	while(TRUE)
	{
		gpioWrite(LED2, ON);
1a0004a8:	2101      	movs	r1, #1
1a0004aa:	202c      	movs	r0, #44	; 0x2c
1a0004ac:	f002 fe34 	bl	1a003118 <gpioWrite>
		vTaskDelay(pdMS_TO_TICKS(100));
1a0004b0:	2064      	movs	r0, #100	; 0x64
1a0004b2:	f000 fe11 	bl	1a0010d8 <vTaskDelay>
		max31855_read_temp(taskParamPtr);
1a0004b6:	4620      	mov	r0, r4
1a0004b8:	f7ff ffd8 	bl	1a00046c <max31855_read_temp>
		printf("%02d, %02d, %02d, %02d\r\n",
				device.buffer[0],
				device.buffer[1],
				device.buffer[2],
				device.buffer[3]);
1a0004bc:	f89d 300c 	ldrb.w	r3, [sp, #12]
		printf("%02d, %02d, %02d, %02d\r\n",
1a0004c0:	9300      	str	r3, [sp, #0]
1a0004c2:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0004c6:	f89d 200a 	ldrb.w	r2, [sp, #10]
1a0004ca:	f89d 1009 	ldrb.w	r1, [sp, #9]
1a0004ce:	4806      	ldr	r0, [pc, #24]	; (1a0004e8 <max31855_task+0x50>)
1a0004d0:	f003 fe4e 	bl	1a004170 <iprintf>
		gpioWrite(LED2, OFF);
1a0004d4:	2100      	movs	r1, #0
1a0004d6:	202c      	movs	r0, #44	; 0x2c
1a0004d8:	f002 fe1e 	bl	1a003118 <gpioWrite>
		vTaskDelay(pdMS_TO_TICKS(900));
1a0004dc:	f44f 7061 	mov.w	r0, #900	; 0x384
1a0004e0:	f000 fdfa 	bl	1a0010d8 <vTaskDelay>
1a0004e4:	e7e0      	b.n	1a0004a8 <max31855_task+0x10>
1a0004e6:	bf00      	nop
1a0004e8:	1a00466c 	.word	0x1a00466c

1a0004ec <initialise_monitor_handles>:
}
1a0004ec:	4770      	bx	lr
1a0004ee:	Address 0x1a0004ee is out of bounds.


1a0004f0 <Reset_Handler>:
void Reset_Handler(void) {
1a0004f0:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0004f2:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0004f4:	4b19      	ldr	r3, [pc, #100]	; (1a00055c <Reset_Handler+0x6c>)
1a0004f6:	4a1a      	ldr	r2, [pc, #104]	; (1a000560 <Reset_Handler+0x70>)
1a0004f8:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0004fa:	3304      	adds	r3, #4
1a0004fc:	4a19      	ldr	r2, [pc, #100]	; (1a000564 <Reset_Handler+0x74>)
1a0004fe:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000500:	2300      	movs	r3, #0
1a000502:	e005      	b.n	1a000510 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000504:	4a18      	ldr	r2, [pc, #96]	; (1a000568 <Reset_Handler+0x78>)
1a000506:	f04f 31ff 	mov.w	r1, #4294967295
1a00050a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00050e:	3301      	adds	r3, #1
1a000510:	2b07      	cmp	r3, #7
1a000512:	d9f7      	bls.n	1a000504 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000514:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000516:	4b15      	ldr	r3, [pc, #84]	; (1a00056c <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000518:	e007      	b.n	1a00052a <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a00051a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00051e:	689a      	ldr	r2, [r3, #8]
1a000520:	6859      	ldr	r1, [r3, #4]
1a000522:	6818      	ldr	r0, [r3, #0]
1a000524:	f7ff fe31 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000528:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00052a:	4a11      	ldr	r2, [pc, #68]	; (1a000570 <Reset_Handler+0x80>)
1a00052c:	4293      	cmp	r3, r2
1a00052e:	d3f4      	bcc.n	1a00051a <Reset_Handler+0x2a>
1a000530:	e006      	b.n	1a000540 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000532:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000534:	6859      	ldr	r1, [r3, #4]
1a000536:	f854 0b08 	ldr.w	r0, [r4], #8
1a00053a:	f7ff fe35 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00053e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000540:	4a0c      	ldr	r2, [pc, #48]	; (1a000574 <Reset_Handler+0x84>)
1a000542:	4293      	cmp	r3, r2
1a000544:	d3f5      	bcc.n	1a000532 <Reset_Handler+0x42>
    SystemInit();
1a000546:	f002 fccd 	bl	1a002ee4 <SystemInit>
    __libc_init_array();
1a00054a:	f003 fa4f 	bl	1a0039ec <__libc_init_array>
    initialise_monitor_handles();
1a00054e:	f7ff ffcd 	bl	1a0004ec <initialise_monitor_handles>
    main();
1a000552:	f7ff ff29 	bl	1a0003a8 <main>
        __asm__ volatile("wfi");
1a000556:	bf30      	wfi
1a000558:	e7fd      	b.n	1a000556 <Reset_Handler+0x66>
1a00055a:	bf00      	nop
1a00055c:	40053100 	.word	0x40053100
1a000560:	10df1000 	.word	0x10df1000
1a000564:	01dff7ff 	.word	0x01dff7ff
1a000568:	e000e280 	.word	0xe000e280
1a00056c:	1a000114 	.word	0x1a000114
1a000570:	1a000150 	.word	0x1a000150
1a000574:	1a000178 	.word	0x1a000178

1a000578 <_fini>:
void _fini(void) {}
1a000578:	4770      	bx	lr

1a00057a <_init>:
void _init(void) {}
1a00057a:	4770      	bx	lr

1a00057c <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a00057c:	2309      	movs	r3, #9
1a00057e:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000580:	f04f 30ff 	mov.w	r0, #4294967295
1a000584:	4770      	bx	lr

1a000586 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000586:	2358      	movs	r3, #88	; 0x58
1a000588:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00058a:	f04f 30ff 	mov.w	r0, #4294967295
1a00058e:	4770      	bx	lr

1a000590 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000590:	2902      	cmp	r1, #2
1a000592:	d904      	bls.n	1a00059e <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000594:	2309      	movs	r3, #9
1a000596:	6003      	str	r3, [r0, #0]
       return -1;
1a000598:	f04f 30ff 	mov.w	r0, #4294967295
1a00059c:	4770      	bx	lr
       return 1;
1a00059e:	2001      	movs	r0, #1
   }
}
1a0005a0:	4770      	bx	lr

1a0005a2 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0005a2:	2358      	movs	r3, #88	; 0x58
1a0005a4:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0005a6:	f04f 30ff 	mov.w	r0, #4294967295
1a0005aa:	4770      	bx	lr

1a0005ac <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0005ac:	2902      	cmp	r1, #2
1a0005ae:	d81f      	bhi.n	1a0005f0 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0005b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0005b4:	461d      	mov	r5, r3
1a0005b6:	4617      	mov	r7, r2
1a0005b8:	4606      	mov	r6, r0
  size_t i = 0;
1a0005ba:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0005bc:	42ac      	cmp	r4, r5
1a0005be:	d211      	bcs.n	1a0005e4 <_read_r+0x38>
         int c = __stdio_getchar();
1a0005c0:	f001 fe07 	bl	1a0021d2 <__stdio_getchar>
         if( c != -1 ){
1a0005c4:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0005c8:	d0f8      	beq.n	1a0005bc <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0005ca:	f104 0801 	add.w	r8, r4, #1
1a0005ce:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0005d0:	280d      	cmp	r0, #13
1a0005d2:	d003      	beq.n	1a0005dc <_read_r+0x30>
1a0005d4:	280a      	cmp	r0, #10
1a0005d6:	d001      	beq.n	1a0005dc <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0005d8:	4644      	mov	r4, r8
1a0005da:	e7ef      	b.n	1a0005bc <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0005dc:	f001 fdf9 	bl	1a0021d2 <__stdio_getchar>
               return i;
1a0005e0:	4640      	mov	r0, r8
1a0005e2:	e003      	b.n	1a0005ec <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0005e4:	2313      	movs	r3, #19
1a0005e6:	6033      	str	r3, [r6, #0]
      return -1;
1a0005e8:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0005ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0005f0:	2313      	movs	r3, #19
1a0005f2:	6003      	str	r3, [r0, #0]
      return -1;
1a0005f4:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0005f8:	4770      	bx	lr

1a0005fa <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0005fa:	2902      	cmp	r1, #2
1a0005fc:	d80c      	bhi.n	1a000618 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0005fe:	b570      	push	{r4, r5, r6, lr}
1a000600:	461d      	mov	r5, r3
1a000602:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000604:	2400      	movs	r4, #0
1a000606:	42ac      	cmp	r4, r5
1a000608:	d204      	bcs.n	1a000614 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a00060a:	5d30      	ldrb	r0, [r6, r4]
1a00060c:	f001 fddc 	bl	1a0021c8 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000610:	3401      	adds	r4, #1
1a000612:	e7f8      	b.n	1a000606 <_write_r+0xc>
       return n;
1a000614:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000616:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000618:	2313      	movs	r3, #19
1a00061a:	6003      	str	r3, [r0, #0]
       return -1;
1a00061c:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000620:	4770      	bx	lr
1a000622:	Address 0x1a000622 is out of bounds.


1a000624 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000624:	4b05      	ldr	r3, [pc, #20]	; (1a00063c <_sbrk_r+0x18>)
1a000626:	681b      	ldr	r3, [r3, #0]
1a000628:	b123      	cbz	r3, 1a000634 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a00062a:	4b04      	ldr	r3, [pc, #16]	; (1a00063c <_sbrk_r+0x18>)
1a00062c:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00062e:	4401      	add	r1, r0
1a000630:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000632:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000634:	4b01      	ldr	r3, [pc, #4]	; (1a00063c <_sbrk_r+0x18>)
1a000636:	4a02      	ldr	r2, [pc, #8]	; (1a000640 <_sbrk_r+0x1c>)
1a000638:	601a      	str	r2, [r3, #0]
1a00063a:	e7f6      	b.n	1a00062a <_sbrk_r+0x6>
1a00063c:	100000a8 	.word	0x100000a8
1a000640:	100022c4 	.word	0x100022c4

1a000644 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a000644:	b538      	push	{r3, r4, r5, lr}
1a000646:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
1a000648:	f010 0f07 	tst.w	r0, #7
1a00064c:	d002      	beq.n	1a000654 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00064e:	f020 0407 	bic.w	r4, r0, #7
1a000652:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
1a000654:	f000 fc28 	bl	1a000ea8 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
1a000658:	4b13      	ldr	r3, [pc, #76]	; (1a0006a8 <pvPortMalloc+0x64>)
1a00065a:	681b      	ldr	r3, [r3, #0]
1a00065c:	b17b      	cbz	r3, 1a00067e <pvPortMalloc+0x3a>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
1a00065e:	4b13      	ldr	r3, [pc, #76]	; (1a0006ac <pvPortMalloc+0x68>)
1a000660:	681b      	ldr	r3, [r3, #0]
1a000662:	441c      	add	r4, r3
1a000664:	f641 72f7 	movw	r2, #8183	; 0x1ff7
1a000668:	4294      	cmp	r4, r2
1a00066a:	d80e      	bhi.n	1a00068a <pvPortMalloc+0x46>
1a00066c:	42a3      	cmp	r3, r4
1a00066e:	d310      	bcc.n	1a000692 <pvPortMalloc+0x4e>
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a000670:	f000 fcb4 	bl	1a000fdc <xTaskResumeAll>
void *pvReturn = NULL;
1a000674:	2500      	movs	r5, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a000676:	f000 ff09 	bl	1a00148c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
1a00067a:	4628      	mov	r0, r5
1a00067c:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a00067e:	4b0c      	ldr	r3, [pc, #48]	; (1a0006b0 <pvPortMalloc+0x6c>)
1a000680:	f023 0307 	bic.w	r3, r3, #7
1a000684:	4a08      	ldr	r2, [pc, #32]	; (1a0006a8 <pvPortMalloc+0x64>)
1a000686:	6013      	str	r3, [r2, #0]
1a000688:	e7e9      	b.n	1a00065e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
1a00068a:	f000 fca7 	bl	1a000fdc <xTaskResumeAll>
void *pvReturn = NULL;
1a00068e:	2500      	movs	r5, #0
1a000690:	e7f1      	b.n	1a000676 <pvPortMalloc+0x32>
			pvReturn = pucAlignedHeap + xNextFreeByte;
1a000692:	4a05      	ldr	r2, [pc, #20]	; (1a0006a8 <pvPortMalloc+0x64>)
1a000694:	6815      	ldr	r5, [r2, #0]
1a000696:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
1a000698:	4b04      	ldr	r3, [pc, #16]	; (1a0006ac <pvPortMalloc+0x68>)
1a00069a:	601c      	str	r4, [r3, #0]
	( void ) xTaskResumeAll();
1a00069c:	f000 fc9e 	bl	1a000fdc <xTaskResumeAll>
		if( pvReturn == NULL )
1a0006a0:	2d00      	cmp	r5, #0
1a0006a2:	d1ea      	bne.n	1a00067a <pvPortMalloc+0x36>
1a0006a4:	e7e7      	b.n	1a000676 <pvPortMalloc+0x32>
1a0006a6:	bf00      	nop
1a0006a8:	100000ac 	.word	0x100000ac
1a0006ac:	100020b0 	.word	0x100020b0
1a0006b0:	100000b8 	.word	0x100000b8

1a0006b4 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
1a0006b4:	b140      	cbz	r0, 1a0006c8 <vPortFree+0x14>
1a0006b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006ba:	f383 8811 	msr	BASEPRI, r3
1a0006be:	f3bf 8f6f 	isb	sy
1a0006c2:	f3bf 8f4f 	dsb	sy
1a0006c6:	e7fe      	b.n	1a0006c6 <vPortFree+0x12>
}
1a0006c8:	4770      	bx	lr
1a0006ca:	Address 0x1a0006ca is out of bounds.


1a0006cc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0006cc:	4b06      	ldr	r3, [pc, #24]	; (1a0006e8 <prvGetNextExpireTime+0x1c>)
1a0006ce:	681a      	ldr	r2, [r3, #0]
1a0006d0:	6813      	ldr	r3, [r2, #0]
1a0006d2:	fab3 f383 	clz	r3, r3
1a0006d6:	095b      	lsrs	r3, r3, #5
1a0006d8:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0006da:	b913      	cbnz	r3, 1a0006e2 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0006dc:	68d3      	ldr	r3, [r2, #12]
1a0006de:	6818      	ldr	r0, [r3, #0]
1a0006e0:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0006e2:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0006e4:	4770      	bx	lr
1a0006e6:	bf00      	nop
1a0006e8:	100020b4 	.word	0x100020b4

1a0006ec <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0006ec:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a0006ee:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0006f0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a0006f2:	4291      	cmp	r1, r2
1a0006f4:	d80c      	bhi.n	1a000710 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0006f6:	1ad2      	subs	r2, r2, r3
1a0006f8:	6983      	ldr	r3, [r0, #24]
1a0006fa:	429a      	cmp	r2, r3
1a0006fc:	d301      	bcc.n	1a000702 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a0006fe:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a000700:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a000702:	1d01      	adds	r1, r0, #4
1a000704:	4b09      	ldr	r3, [pc, #36]	; (1a00072c <prvInsertTimerInActiveList+0x40>)
1a000706:	6818      	ldr	r0, [r3, #0]
1a000708:	f000 fef5 	bl	1a0014f6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00070c:	2000      	movs	r0, #0
1a00070e:	e7f7      	b.n	1a000700 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a000710:	429a      	cmp	r2, r3
1a000712:	d201      	bcs.n	1a000718 <prvInsertTimerInActiveList+0x2c>
1a000714:	4299      	cmp	r1, r3
1a000716:	d206      	bcs.n	1a000726 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a000718:	1d01      	adds	r1, r0, #4
1a00071a:	4b05      	ldr	r3, [pc, #20]	; (1a000730 <prvInsertTimerInActiveList+0x44>)
1a00071c:	6818      	ldr	r0, [r3, #0]
1a00071e:	f000 feea 	bl	1a0014f6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a000722:	2000      	movs	r0, #0
1a000724:	e7ec      	b.n	1a000700 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a000726:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a000728:	e7ea      	b.n	1a000700 <prvInsertTimerInActiveList+0x14>
1a00072a:	bf00      	nop
1a00072c:	100020b8 	.word	0x100020b8
1a000730:	100020b4 	.word	0x100020b4

1a000734 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a000734:	b538      	push	{r3, r4, r5, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a000736:	f001 fa9d 	bl	1a001c74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a00073a:	4b0f      	ldr	r3, [pc, #60]	; (1a000778 <prvCheckForValidListAndQueue+0x44>)
1a00073c:	681b      	ldr	r3, [r3, #0]
1a00073e:	b113      	cbz	r3, 1a000746 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a000740:	f001 faba 	bl	1a001cb8 <vPortExitCritical>
}
1a000744:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a000746:	4d0d      	ldr	r5, [pc, #52]	; (1a00077c <prvCheckForValidListAndQueue+0x48>)
1a000748:	4628      	mov	r0, r5
1a00074a:	f000 febb 	bl	1a0014c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a00074e:	4c0c      	ldr	r4, [pc, #48]	; (1a000780 <prvCheckForValidListAndQueue+0x4c>)
1a000750:	4620      	mov	r0, r4
1a000752:	f000 feb7 	bl	1a0014c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a000756:	4b0b      	ldr	r3, [pc, #44]	; (1a000784 <prvCheckForValidListAndQueue+0x50>)
1a000758:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a00075a:	4b0b      	ldr	r3, [pc, #44]	; (1a000788 <prvCheckForValidListAndQueue+0x54>)
1a00075c:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
1a00075e:	2200      	movs	r2, #0
1a000760:	2110      	movs	r1, #16
1a000762:	200a      	movs	r0, #10
1a000764:	f000 ffe7 	bl	1a001736 <xQueueGenericCreate>
1a000768:	4b03      	ldr	r3, [pc, #12]	; (1a000778 <prvCheckForValidListAndQueue+0x44>)
1a00076a:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a00076c:	2800      	cmp	r0, #0
1a00076e:	d0e7      	beq.n	1a000740 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a000770:	4906      	ldr	r1, [pc, #24]	; (1a00078c <prvCheckForValidListAndQueue+0x58>)
1a000772:	f001 f9db 	bl	1a001b2c <vQueueAddToRegistry>
1a000776:	e7e3      	b.n	1a000740 <prvCheckForValidListAndQueue+0xc>
1a000778:	100020e8 	.word	0x100020e8
1a00077c:	100020bc 	.word	0x100020bc
1a000780:	100020d0 	.word	0x100020d0
1a000784:	100020b4 	.word	0x100020b4
1a000788:	100020b8 	.word	0x100020b8
1a00078c:	1a004688 	.word	0x1a004688

1a000790 <xTimerCreateTimerTask>:
{
1a000790:	b500      	push	{lr}
1a000792:	b083      	sub	sp, #12
	prvCheckForValidListAndQueue();
1a000794:	f7ff ffce 	bl	1a000734 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a000798:	4b0d      	ldr	r3, [pc, #52]	; (1a0007d0 <xTimerCreateTimerTask+0x40>)
1a00079a:	681b      	ldr	r3, [r3, #0]
1a00079c:	b15b      	cbz	r3, 1a0007b6 <xTimerCreateTimerTask+0x26>
			xReturn = xTaskCreate(	prvTimerTask,
1a00079e:	4b0d      	ldr	r3, [pc, #52]	; (1a0007d4 <xTimerCreateTimerTask+0x44>)
1a0007a0:	9301      	str	r3, [sp, #4]
1a0007a2:	2304      	movs	r3, #4
1a0007a4:	9300      	str	r3, [sp, #0]
1a0007a6:	2300      	movs	r3, #0
1a0007a8:	f44f 72b4 	mov.w	r2, #360	; 0x168
1a0007ac:	490a      	ldr	r1, [pc, #40]	; (1a0007d8 <xTimerCreateTimerTask+0x48>)
1a0007ae:	480b      	ldr	r0, [pc, #44]	; (1a0007dc <xTimerCreateTimerTask+0x4c>)
1a0007b0:	f000 fb06 	bl	1a000dc0 <xTaskCreate>
	configASSERT( xReturn );
1a0007b4:	b940      	cbnz	r0, 1a0007c8 <xTimerCreateTimerTask+0x38>
1a0007b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007ba:	f383 8811 	msr	BASEPRI, r3
1a0007be:	f3bf 8f6f 	isb	sy
1a0007c2:	f3bf 8f4f 	dsb	sy
1a0007c6:	e7fe      	b.n	1a0007c6 <xTimerCreateTimerTask+0x36>
}
1a0007c8:	b003      	add	sp, #12
1a0007ca:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007ce:	bf00      	nop
1a0007d0:	100020e8 	.word	0x100020e8
1a0007d4:	100020ec 	.word	0x100020ec
1a0007d8:	1a004690 	.word	0x1a004690
1a0007dc:	1a000ab9 	.word	0x1a000ab9

1a0007e0 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a0007e0:	b1c0      	cbz	r0, 1a000814 <xTimerGenericCommand+0x34>
{
1a0007e2:	b530      	push	{r4, r5, lr}
1a0007e4:	b085      	sub	sp, #20
1a0007e6:	4615      	mov	r5, r2
1a0007e8:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a0007ea:	4a17      	ldr	r2, [pc, #92]	; (1a000848 <xTimerGenericCommand+0x68>)
1a0007ec:	6810      	ldr	r0, [r2, #0]
1a0007ee:	b340      	cbz	r0, 1a000842 <xTimerGenericCommand+0x62>
1a0007f0:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a0007f2:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a0007f4:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a0007f6:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a0007f8:	2905      	cmp	r1, #5
1a0007fa:	dc1c      	bgt.n	1a000836 <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a0007fc:	f000 fdc6 	bl	1a00138c <xTaskGetSchedulerState>
1a000800:	2802      	cmp	r0, #2
1a000802:	d010      	beq.n	1a000826 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a000804:	2300      	movs	r3, #0
1a000806:	461a      	mov	r2, r3
1a000808:	4669      	mov	r1, sp
1a00080a:	480f      	ldr	r0, [pc, #60]	; (1a000848 <xTimerGenericCommand+0x68>)
1a00080c:	6800      	ldr	r0, [r0, #0]
1a00080e:	f000 ffb7 	bl	1a001780 <xQueueGenericSend>
1a000812:	e014      	b.n	1a00083e <xTimerGenericCommand+0x5e>
1a000814:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000818:	f383 8811 	msr	BASEPRI, r3
1a00081c:	f3bf 8f6f 	isb	sy
1a000820:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a000824:	e7fe      	b.n	1a000824 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a000826:	2300      	movs	r3, #0
1a000828:	9a08      	ldr	r2, [sp, #32]
1a00082a:	4669      	mov	r1, sp
1a00082c:	4806      	ldr	r0, [pc, #24]	; (1a000848 <xTimerGenericCommand+0x68>)
1a00082e:	6800      	ldr	r0, [r0, #0]
1a000830:	f000 ffa6 	bl	1a001780 <xQueueGenericSend>
1a000834:	e003      	b.n	1a00083e <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a000836:	2300      	movs	r3, #0
1a000838:	4669      	mov	r1, sp
1a00083a:	f001 f861 	bl	1a001900 <xQueueGenericSendFromISR>
}
1a00083e:	b005      	add	sp, #20
1a000840:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a000842:	2000      	movs	r0, #0
	return xReturn;
1a000844:	e7fb      	b.n	1a00083e <xTimerGenericCommand+0x5e>
1a000846:	bf00      	nop
1a000848:	100020e8 	.word	0x100020e8

1a00084c <prvSwitchTimerLists>:
{
1a00084c:	b570      	push	{r4, r5, r6, lr}
1a00084e:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a000850:	4b1a      	ldr	r3, [pc, #104]	; (1a0008bc <prvSwitchTimerLists+0x70>)
1a000852:	681b      	ldr	r3, [r3, #0]
1a000854:	681a      	ldr	r2, [r3, #0]
1a000856:	b352      	cbz	r2, 1a0008ae <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a000858:	68db      	ldr	r3, [r3, #12]
1a00085a:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a00085c:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00085e:	1d25      	adds	r5, r4, #4
1a000860:	4628      	mov	r0, r5
1a000862:	f000 fe62 	bl	1a00152a <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000866:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000868:	4620      	mov	r0, r4
1a00086a:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00086c:	69e3      	ldr	r3, [r4, #28]
1a00086e:	2b01      	cmp	r3, #1
1a000870:	d1ee      	bne.n	1a000850 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a000872:	69a3      	ldr	r3, [r4, #24]
1a000874:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a000876:	429e      	cmp	r6, r3
1a000878:	d207      	bcs.n	1a00088a <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a00087a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a00087c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a00087e:	4629      	mov	r1, r5
1a000880:	4b0e      	ldr	r3, [pc, #56]	; (1a0008bc <prvSwitchTimerLists+0x70>)
1a000882:	6818      	ldr	r0, [r3, #0]
1a000884:	f000 fe37 	bl	1a0014f6 <vListInsert>
1a000888:	e7e2      	b.n	1a000850 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a00088a:	2100      	movs	r1, #0
1a00088c:	9100      	str	r1, [sp, #0]
1a00088e:	460b      	mov	r3, r1
1a000890:	4632      	mov	r2, r6
1a000892:	4620      	mov	r0, r4
1a000894:	f7ff ffa4 	bl	1a0007e0 <xTimerGenericCommand>
				configASSERT( xResult );
1a000898:	2800      	cmp	r0, #0
1a00089a:	d1d9      	bne.n	1a000850 <prvSwitchTimerLists+0x4>
1a00089c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a0:	f383 8811 	msr	BASEPRI, r3
1a0008a4:	f3bf 8f6f 	isb	sy
1a0008a8:	f3bf 8f4f 	dsb	sy
1a0008ac:	e7fe      	b.n	1a0008ac <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a0008ae:	4a04      	ldr	r2, [pc, #16]	; (1a0008c0 <prvSwitchTimerLists+0x74>)
1a0008b0:	6810      	ldr	r0, [r2, #0]
1a0008b2:	4902      	ldr	r1, [pc, #8]	; (1a0008bc <prvSwitchTimerLists+0x70>)
1a0008b4:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a0008b6:	6013      	str	r3, [r2, #0]
}
1a0008b8:	b002      	add	sp, #8
1a0008ba:	bd70      	pop	{r4, r5, r6, pc}
1a0008bc:	100020b4 	.word	0x100020b4
1a0008c0:	100020b8 	.word	0x100020b8

1a0008c4 <prvSampleTimeNow>:
{
1a0008c4:	b538      	push	{r3, r4, r5, lr}
1a0008c6:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a0008c8:	f000 faf6 	bl	1a000eb8 <xTaskGetTickCount>
1a0008cc:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a0008ce:	4b07      	ldr	r3, [pc, #28]	; (1a0008ec <prvSampleTimeNow+0x28>)
1a0008d0:	681b      	ldr	r3, [r3, #0]
1a0008d2:	4283      	cmp	r3, r0
1a0008d4:	d805      	bhi.n	1a0008e2 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a0008d6:	2300      	movs	r3, #0
1a0008d8:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a0008da:	4b04      	ldr	r3, [pc, #16]	; (1a0008ec <prvSampleTimeNow+0x28>)
1a0008dc:	601c      	str	r4, [r3, #0]
}
1a0008de:	4620      	mov	r0, r4
1a0008e0:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a0008e2:	f7ff ffb3 	bl	1a00084c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0008e6:	2301      	movs	r3, #1
1a0008e8:	602b      	str	r3, [r5, #0]
1a0008ea:	e7f6      	b.n	1a0008da <prvSampleTimeNow+0x16>
1a0008ec:	100020e4 	.word	0x100020e4

1a0008f0 <prvProcessExpiredTimer>:
{
1a0008f0:	b570      	push	{r4, r5, r6, lr}
1a0008f2:	b082      	sub	sp, #8
1a0008f4:	4605      	mov	r5, r0
1a0008f6:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0008f8:	4b14      	ldr	r3, [pc, #80]	; (1a00094c <prvProcessExpiredTimer+0x5c>)
1a0008fa:	681b      	ldr	r3, [r3, #0]
1a0008fc:	68db      	ldr	r3, [r3, #12]
1a0008fe:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a000900:	1d20      	adds	r0, r4, #4
1a000902:	f000 fe12 	bl	1a00152a <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000906:	69e3      	ldr	r3, [r4, #28]
1a000908:	2b01      	cmp	r3, #1
1a00090a:	d004      	beq.n	1a000916 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00090c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00090e:	4620      	mov	r0, r4
1a000910:	4798      	blx	r3
}
1a000912:	b002      	add	sp, #8
1a000914:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a000916:	69a1      	ldr	r1, [r4, #24]
1a000918:	462b      	mov	r3, r5
1a00091a:	4632      	mov	r2, r6
1a00091c:	4429      	add	r1, r5
1a00091e:	4620      	mov	r0, r4
1a000920:	f7ff fee4 	bl	1a0006ec <prvInsertTimerInActiveList>
1a000924:	2800      	cmp	r0, #0
1a000926:	d0f1      	beq.n	1a00090c <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a000928:	2100      	movs	r1, #0
1a00092a:	9100      	str	r1, [sp, #0]
1a00092c:	460b      	mov	r3, r1
1a00092e:	462a      	mov	r2, r5
1a000930:	4620      	mov	r0, r4
1a000932:	f7ff ff55 	bl	1a0007e0 <xTimerGenericCommand>
			configASSERT( xResult );
1a000936:	2800      	cmp	r0, #0
1a000938:	d1e8      	bne.n	1a00090c <prvProcessExpiredTimer+0x1c>
1a00093a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00093e:	f383 8811 	msr	BASEPRI, r3
1a000942:	f3bf 8f6f 	isb	sy
1a000946:	f3bf 8f4f 	dsb	sy
1a00094a:	e7fe      	b.n	1a00094a <prvProcessExpiredTimer+0x5a>
1a00094c:	100020b4 	.word	0x100020b4

1a000950 <prvProcessTimerOrBlockTask>:
{
1a000950:	b570      	push	{r4, r5, r6, lr}
1a000952:	b082      	sub	sp, #8
1a000954:	4606      	mov	r6, r0
1a000956:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a000958:	f000 faa6 	bl	1a000ea8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a00095c:	a801      	add	r0, sp, #4
1a00095e:	f7ff ffb1 	bl	1a0008c4 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a000962:	9b01      	ldr	r3, [sp, #4]
1a000964:	bb1b      	cbnz	r3, 1a0009ae <prvProcessTimerOrBlockTask+0x5e>
1a000966:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a000968:	b90c      	cbnz	r4, 1a00096e <prvProcessTimerOrBlockTask+0x1e>
1a00096a:	42b0      	cmp	r0, r6
1a00096c:	d218      	bcs.n	1a0009a0 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a00096e:	b12c      	cbz	r4, 1a00097c <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a000970:	4b11      	ldr	r3, [pc, #68]	; (1a0009b8 <prvProcessTimerOrBlockTask+0x68>)
1a000972:	681b      	ldr	r3, [r3, #0]
1a000974:	681c      	ldr	r4, [r3, #0]
1a000976:	fab4 f484 	clz	r4, r4
1a00097a:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a00097c:	4622      	mov	r2, r4
1a00097e:	1b71      	subs	r1, r6, r5
1a000980:	4b0e      	ldr	r3, [pc, #56]	; (1a0009bc <prvProcessTimerOrBlockTask+0x6c>)
1a000982:	6818      	ldr	r0, [r3, #0]
1a000984:	f001 f8e6 	bl	1a001b54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a000988:	f000 fb28 	bl	1a000fdc <xTaskResumeAll>
1a00098c:	b988      	cbnz	r0, 1a0009b2 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a00098e:	4b0c      	ldr	r3, [pc, #48]	; (1a0009c0 <prvProcessTimerOrBlockTask+0x70>)
1a000990:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000994:	601a      	str	r2, [r3, #0]
1a000996:	f3bf 8f4f 	dsb	sy
1a00099a:	f3bf 8f6f 	isb	sy
1a00099e:	e008      	b.n	1a0009b2 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a0009a0:	f000 fb1c 	bl	1a000fdc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a0009a4:	4629      	mov	r1, r5
1a0009a6:	4630      	mov	r0, r6
1a0009a8:	f7ff ffa2 	bl	1a0008f0 <prvProcessExpiredTimer>
1a0009ac:	e001      	b.n	1a0009b2 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a0009ae:	f000 fb15 	bl	1a000fdc <xTaskResumeAll>
}
1a0009b2:	b002      	add	sp, #8
1a0009b4:	bd70      	pop	{r4, r5, r6, pc}
1a0009b6:	bf00      	nop
1a0009b8:	100020b8 	.word	0x100020b8
1a0009bc:	100020e8 	.word	0x100020e8
1a0009c0:	e000ed04 	.word	0xe000ed04

1a0009c4 <prvProcessReceivedCommands>:
{
1a0009c4:	b530      	push	{r4, r5, lr}
1a0009c6:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0009c8:	e006      	b.n	1a0009d8 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0009ca:	9907      	ldr	r1, [sp, #28]
1a0009cc:	9806      	ldr	r0, [sp, #24]
1a0009ce:	9b05      	ldr	r3, [sp, #20]
1a0009d0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a0009d2:	9b04      	ldr	r3, [sp, #16]
1a0009d4:	2b00      	cmp	r3, #0
1a0009d6:	da0b      	bge.n	1a0009f0 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0009d8:	2200      	movs	r2, #0
1a0009da:	a904      	add	r1, sp, #16
1a0009dc:	4b35      	ldr	r3, [pc, #212]	; (1a000ab4 <prvProcessReceivedCommands+0xf0>)
1a0009de:	6818      	ldr	r0, [r3, #0]
1a0009e0:	f000 fff6 	bl	1a0019d0 <xQueueReceive>
1a0009e4:	2800      	cmp	r0, #0
1a0009e6:	d062      	beq.n	1a000aae <prvProcessReceivedCommands+0xea>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a0009e8:	9b04      	ldr	r3, [sp, #16]
1a0009ea:	2b00      	cmp	r3, #0
1a0009ec:	daf1      	bge.n	1a0009d2 <prvProcessReceivedCommands+0xe>
1a0009ee:	e7ec      	b.n	1a0009ca <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a0009f0:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a0009f2:	6963      	ldr	r3, [r4, #20]
1a0009f4:	b113      	cbz	r3, 1a0009fc <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0009f6:	1d20      	adds	r0, r4, #4
1a0009f8:	f000 fd97 	bl	1a00152a <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0009fc:	a803      	add	r0, sp, #12
1a0009fe:	f7ff ff61 	bl	1a0008c4 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a000a02:	9b04      	ldr	r3, [sp, #16]
1a000a04:	2b09      	cmp	r3, #9
1a000a06:	d8e7      	bhi.n	1a0009d8 <prvProcessReceivedCommands+0x14>
1a000a08:	a201      	add	r2, pc, #4	; (adr r2, 1a000a10 <prvProcessReceivedCommands+0x4c>)
1a000a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000a0e:	bf00      	nop
1a000a10:	1a000a39 	.word	0x1a000a39
1a000a14:	1a000a39 	.word	0x1a000a39
1a000a18:	1a000a39 	.word	0x1a000a39
1a000a1c:	1a0009d9 	.word	0x1a0009d9
1a000a20:	1a000a81 	.word	0x1a000a81
1a000a24:	1a000aa7 	.word	0x1a000aa7
1a000a28:	1a000a39 	.word	0x1a000a39
1a000a2c:	1a000a39 	.word	0x1a000a39
1a000a30:	1a0009d9 	.word	0x1a0009d9
1a000a34:	1a000a81 	.word	0x1a000a81
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a000a38:	9905      	ldr	r1, [sp, #20]
1a000a3a:	69a5      	ldr	r5, [r4, #24]
1a000a3c:	460b      	mov	r3, r1
1a000a3e:	4602      	mov	r2, r0
1a000a40:	4429      	add	r1, r5
1a000a42:	4620      	mov	r0, r4
1a000a44:	f7ff fe52 	bl	1a0006ec <prvInsertTimerInActiveList>
1a000a48:	2800      	cmp	r0, #0
1a000a4a:	d0c5      	beq.n	1a0009d8 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a000a4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000a4e:	4620      	mov	r0, r4
1a000a50:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a000a52:	69e3      	ldr	r3, [r4, #28]
1a000a54:	2b01      	cmp	r3, #1
1a000a56:	d1bf      	bne.n	1a0009d8 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a000a58:	69a2      	ldr	r2, [r4, #24]
1a000a5a:	2100      	movs	r1, #0
1a000a5c:	9100      	str	r1, [sp, #0]
1a000a5e:	460b      	mov	r3, r1
1a000a60:	9805      	ldr	r0, [sp, #20]
1a000a62:	4402      	add	r2, r0
1a000a64:	4620      	mov	r0, r4
1a000a66:	f7ff febb 	bl	1a0007e0 <xTimerGenericCommand>
							configASSERT( xResult );
1a000a6a:	2800      	cmp	r0, #0
1a000a6c:	d1b4      	bne.n	1a0009d8 <prvProcessReceivedCommands+0x14>
1a000a6e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a72:	f383 8811 	msr	BASEPRI, r3
1a000a76:	f3bf 8f6f 	isb	sy
1a000a7a:	f3bf 8f4f 	dsb	sy
1a000a7e:	e7fe      	b.n	1a000a7e <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a000a80:	9905      	ldr	r1, [sp, #20]
1a000a82:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000a84:	b131      	cbz	r1, 1a000a94 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a000a86:	4603      	mov	r3, r0
1a000a88:	4602      	mov	r2, r0
1a000a8a:	4401      	add	r1, r0
1a000a8c:	4620      	mov	r0, r4
1a000a8e:	f7ff fe2d 	bl	1a0006ec <prvInsertTimerInActiveList>
					break;
1a000a92:	e7a1      	b.n	1a0009d8 <prvProcessReceivedCommands+0x14>
1a000a94:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a98:	f383 8811 	msr	BASEPRI, r3
1a000a9c:	f3bf 8f6f 	isb	sy
1a000aa0:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a000aa4:	e7fe      	b.n	1a000aa4 <prvProcessReceivedCommands+0xe0>
						vPortFree( pxTimer );
1a000aa6:	4620      	mov	r0, r4
1a000aa8:	f7ff fe04 	bl	1a0006b4 <vPortFree>
					break;
1a000aac:	e794      	b.n	1a0009d8 <prvProcessReceivedCommands+0x14>
}
1a000aae:	b009      	add	sp, #36	; 0x24
1a000ab0:	bd30      	pop	{r4, r5, pc}
1a000ab2:	bf00      	nop
1a000ab4:	100020e8 	.word	0x100020e8

1a000ab8 <prvTimerTask>:
{
1a000ab8:	b500      	push	{lr}
1a000aba:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a000abc:	a801      	add	r0, sp, #4
1a000abe:	f7ff fe05 	bl	1a0006cc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a000ac2:	9901      	ldr	r1, [sp, #4]
1a000ac4:	f7ff ff44 	bl	1a000950 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a000ac8:	f7ff ff7c 	bl	1a0009c4 <prvProcessReceivedCommands>
1a000acc:	e7f6      	b.n	1a000abc <prvTimerTask+0x4>
1a000ace:	Address 0x1a000ace is out of bounds.


1a000ad0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000ad0:	4b08      	ldr	r3, [pc, #32]	; (1a000af4 <prvResetNextTaskUnblockTime+0x24>)
1a000ad2:	681b      	ldr	r3, [r3, #0]
1a000ad4:	681b      	ldr	r3, [r3, #0]
1a000ad6:	b923      	cbnz	r3, 1a000ae2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000ad8:	4b07      	ldr	r3, [pc, #28]	; (1a000af8 <prvResetNextTaskUnblockTime+0x28>)
1a000ada:	f04f 32ff 	mov.w	r2, #4294967295
1a000ade:	601a      	str	r2, [r3, #0]
1a000ae0:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000ae2:	4b04      	ldr	r3, [pc, #16]	; (1a000af4 <prvResetNextTaskUnblockTime+0x24>)
1a000ae4:	681b      	ldr	r3, [r3, #0]
1a000ae6:	68db      	ldr	r3, [r3, #12]
1a000ae8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000aea:	685a      	ldr	r2, [r3, #4]
1a000aec:	4b02      	ldr	r3, [pc, #8]	; (1a000af8 <prvResetNextTaskUnblockTime+0x28>)
1a000aee:	601a      	str	r2, [r3, #0]
	}
}
1a000af0:	4770      	bx	lr
1a000af2:	bf00      	nop
1a000af4:	100020f4 	.word	0x100020f4
1a000af8:	100021cc 	.word	0x100021cc

1a000afc <prvDeleteTCB>:
	{
1a000afc:	b510      	push	{r4, lr}
1a000afe:	4604      	mov	r4, r0
			vPortFree( pxTCB->pxStack );
1a000b00:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000b02:	f7ff fdd7 	bl	1a0006b4 <vPortFree>
			vPortFree( pxTCB );
1a000b06:	4620      	mov	r0, r4
1a000b08:	f7ff fdd4 	bl	1a0006b4 <vPortFree>
	}
1a000b0c:	bd10      	pop	{r4, pc}

1a000b0e <prvInitialiseNewTask>:
{
1a000b0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000b12:	4681      	mov	r9, r0
1a000b14:	460d      	mov	r5, r1
1a000b16:	4617      	mov	r7, r2
1a000b18:	469a      	mov	sl, r3
1a000b1a:	9e08      	ldr	r6, [sp, #32]
1a000b1c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000b20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000b22:	0092      	lsls	r2, r2, #2
1a000b24:	21a5      	movs	r1, #165	; 0xa5
1a000b26:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000b28:	f002 ff95 	bl	1a003a56 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000b2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000b2e:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000b32:	3a01      	subs	r2, #1
1a000b34:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000b38:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000b3c:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000b3e:	2300      	movs	r3, #0
1a000b40:	2b0f      	cmp	r3, #15
1a000b42:	d806      	bhi.n	1a000b52 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000b44:	5cea      	ldrb	r2, [r5, r3]
1a000b46:	18e1      	adds	r1, r4, r3
1a000b48:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000b4c:	b10a      	cbz	r2, 1a000b52 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000b4e:	3301      	adds	r3, #1
1a000b50:	e7f6      	b.n	1a000b40 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000b52:	2300      	movs	r3, #0
1a000b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000b58:	2e06      	cmp	r6, #6
1a000b5a:	d900      	bls.n	1a000b5e <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000b5c:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000b5e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000b60:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000b62:	2500      	movs	r5, #0
1a000b64:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000b66:	1d20      	adds	r0, r4, #4
1a000b68:	f000 fcb7 	bl	1a0014da <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000b6c:	f104 0018 	add.w	r0, r4, #24
1a000b70:	f000 fcb3 	bl	1a0014da <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000b74:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000b76:	f1c6 0607 	rsb	r6, r6, #7
1a000b7a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000b7c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000b7e:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000b80:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000b84:	4652      	mov	r2, sl
1a000b86:	4649      	mov	r1, r9
1a000b88:	4638      	mov	r0, r7
1a000b8a:	f001 f84b 	bl	1a001c24 <pxPortInitialiseStack>
1a000b8e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000b90:	f1b8 0f00 	cmp.w	r8, #0
1a000b94:	d001      	beq.n	1a000b9a <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000b96:	f8c8 4000 	str.w	r4, [r8]
}
1a000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000b9e:	Address 0x1a000b9e is out of bounds.


1a000ba0 <prvInitialiseTaskLists>:
{
1a000ba0:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000ba2:	2400      	movs	r4, #0
1a000ba4:	2c06      	cmp	r4, #6
1a000ba6:	d808      	bhi.n	1a000bba <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000ba8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000bac:	0093      	lsls	r3, r2, #2
1a000bae:	480e      	ldr	r0, [pc, #56]	; (1a000be8 <prvInitialiseTaskLists+0x48>)
1a000bb0:	4418      	add	r0, r3
1a000bb2:	f000 fc87 	bl	1a0014c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000bb6:	3401      	adds	r4, #1
1a000bb8:	e7f4      	b.n	1a000ba4 <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a000bba:	4d0c      	ldr	r5, [pc, #48]	; (1a000bec <prvInitialiseTaskLists+0x4c>)
1a000bbc:	4628      	mov	r0, r5
1a000bbe:	f000 fc81 	bl	1a0014c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000bc2:	4c0b      	ldr	r4, [pc, #44]	; (1a000bf0 <prvInitialiseTaskLists+0x50>)
1a000bc4:	4620      	mov	r0, r4
1a000bc6:	f000 fc7d 	bl	1a0014c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000bca:	480a      	ldr	r0, [pc, #40]	; (1a000bf4 <prvInitialiseTaskLists+0x54>)
1a000bcc:	f000 fc7a 	bl	1a0014c4 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000bd0:	4809      	ldr	r0, [pc, #36]	; (1a000bf8 <prvInitialiseTaskLists+0x58>)
1a000bd2:	f000 fc77 	bl	1a0014c4 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000bd6:	4809      	ldr	r0, [pc, #36]	; (1a000bfc <prvInitialiseTaskLists+0x5c>)
1a000bd8:	f000 fc74 	bl	1a0014c4 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000bdc:	4b08      	ldr	r3, [pc, #32]	; (1a000c00 <prvInitialiseTaskLists+0x60>)
1a000bde:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000be0:	4b08      	ldr	r3, [pc, #32]	; (1a000c04 <prvInitialiseTaskLists+0x64>)
1a000be2:	601c      	str	r4, [r3, #0]
}
1a000be4:	bd38      	pop	{r3, r4, r5, pc}
1a000be6:	bf00      	nop
1a000be8:	100020fc 	.word	0x100020fc
1a000bec:	100021a0 	.word	0x100021a0
1a000bf0:	100021b4 	.word	0x100021b4
1a000bf4:	100021d4 	.word	0x100021d4
1a000bf8:	10002200 	.word	0x10002200
1a000bfc:	100021ec 	.word	0x100021ec
1a000c00:	100020f4 	.word	0x100020f4
1a000c04:	100020f8 	.word	0x100020f8

1a000c08 <prvAddNewTaskToReadyList>:
{
1a000c08:	b510      	push	{r4, lr}
1a000c0a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000c0c:	f001 f832 	bl	1a001c74 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a000c10:	4a21      	ldr	r2, [pc, #132]	; (1a000c98 <prvAddNewTaskToReadyList+0x90>)
1a000c12:	6813      	ldr	r3, [r2, #0]
1a000c14:	3301      	adds	r3, #1
1a000c16:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a000c18:	4b20      	ldr	r3, [pc, #128]	; (1a000c9c <prvAddNewTaskToReadyList+0x94>)
1a000c1a:	681b      	ldr	r3, [r3, #0]
1a000c1c:	b15b      	cbz	r3, 1a000c36 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a000c1e:	4b20      	ldr	r3, [pc, #128]	; (1a000ca0 <prvAddNewTaskToReadyList+0x98>)
1a000c20:	681b      	ldr	r3, [r3, #0]
1a000c22:	b96b      	cbnz	r3, 1a000c40 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a000c24:	4b1d      	ldr	r3, [pc, #116]	; (1a000c9c <prvAddNewTaskToReadyList+0x94>)
1a000c26:	681b      	ldr	r3, [r3, #0]
1a000c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000c2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000c2c:	429a      	cmp	r2, r3
1a000c2e:	d807      	bhi.n	1a000c40 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a000c30:	4b1a      	ldr	r3, [pc, #104]	; (1a000c9c <prvAddNewTaskToReadyList+0x94>)
1a000c32:	601c      	str	r4, [r3, #0]
1a000c34:	e004      	b.n	1a000c40 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a000c36:	4b19      	ldr	r3, [pc, #100]	; (1a000c9c <prvAddNewTaskToReadyList+0x94>)
1a000c38:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a000c3a:	6813      	ldr	r3, [r2, #0]
1a000c3c:	2b01      	cmp	r3, #1
1a000c3e:	d027      	beq.n	1a000c90 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a000c40:	4a18      	ldr	r2, [pc, #96]	; (1a000ca4 <prvAddNewTaskToReadyList+0x9c>)
1a000c42:	6813      	ldr	r3, [r2, #0]
1a000c44:	3301      	adds	r3, #1
1a000c46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a000c48:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a000c4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000c4c:	2201      	movs	r2, #1
1a000c4e:	409a      	lsls	r2, r3
1a000c50:	4915      	ldr	r1, [pc, #84]	; (1a000ca8 <prvAddNewTaskToReadyList+0xa0>)
1a000c52:	6808      	ldr	r0, [r1, #0]
1a000c54:	4302      	orrs	r2, r0
1a000c56:	600a      	str	r2, [r1, #0]
1a000c58:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000c5c:	009a      	lsls	r2, r3, #2
1a000c5e:	1d21      	adds	r1, r4, #4
1a000c60:	4812      	ldr	r0, [pc, #72]	; (1a000cac <prvAddNewTaskToReadyList+0xa4>)
1a000c62:	4410      	add	r0, r2
1a000c64:	f000 fc3c 	bl	1a0014e0 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a000c68:	f001 f826 	bl	1a001cb8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a000c6c:	4b0c      	ldr	r3, [pc, #48]	; (1a000ca0 <prvAddNewTaskToReadyList+0x98>)
1a000c6e:	681b      	ldr	r3, [r3, #0]
1a000c70:	b16b      	cbz	r3, 1a000c8e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a000c72:	4b0a      	ldr	r3, [pc, #40]	; (1a000c9c <prvAddNewTaskToReadyList+0x94>)
1a000c74:	681b      	ldr	r3, [r3, #0]
1a000c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000c78:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000c7a:	429a      	cmp	r2, r3
1a000c7c:	d207      	bcs.n	1a000c8e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a000c7e:	4b0c      	ldr	r3, [pc, #48]	; (1a000cb0 <prvAddNewTaskToReadyList+0xa8>)
1a000c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c84:	601a      	str	r2, [r3, #0]
1a000c86:	f3bf 8f4f 	dsb	sy
1a000c8a:	f3bf 8f6f 	isb	sy
}
1a000c8e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a000c90:	f7ff ff86 	bl	1a000ba0 <prvInitialiseTaskLists>
1a000c94:	e7d4      	b.n	1a000c40 <prvAddNewTaskToReadyList+0x38>
1a000c96:	bf00      	nop
1a000c98:	10002188 	.word	0x10002188
1a000c9c:	100020f0 	.word	0x100020f0
1a000ca0:	100021e8 	.word	0x100021e8
1a000ca4:	10002198 	.word	0x10002198
1a000ca8:	1000219c 	.word	0x1000219c
1a000cac:	100020fc 	.word	0x100020fc
1a000cb0:	e000ed04 	.word	0xe000ed04

1a000cb4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000cb4:	4b0f      	ldr	r3, [pc, #60]	; (1a000cf4 <prvCheckTasksWaitingTermination+0x40>)
1a000cb6:	681b      	ldr	r3, [r3, #0]
1a000cb8:	b1d3      	cbz	r3, 1a000cf0 <prvCheckTasksWaitingTermination+0x3c>
{
1a000cba:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a000cbc:	f000 ffda 	bl	1a001c74 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a000cc0:	4b0d      	ldr	r3, [pc, #52]	; (1a000cf8 <prvCheckTasksWaitingTermination+0x44>)
1a000cc2:	68db      	ldr	r3, [r3, #12]
1a000cc4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a000cc6:	1d20      	adds	r0, r4, #4
1a000cc8:	f000 fc2f 	bl	1a00152a <uxListRemove>
				--uxCurrentNumberOfTasks;
1a000ccc:	4a0b      	ldr	r2, [pc, #44]	; (1a000cfc <prvCheckTasksWaitingTermination+0x48>)
1a000cce:	6813      	ldr	r3, [r2, #0]
1a000cd0:	3b01      	subs	r3, #1
1a000cd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a000cd4:	4a07      	ldr	r2, [pc, #28]	; (1a000cf4 <prvCheckTasksWaitingTermination+0x40>)
1a000cd6:	6813      	ldr	r3, [r2, #0]
1a000cd8:	3b01      	subs	r3, #1
1a000cda:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a000cdc:	f000 ffec 	bl	1a001cb8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a000ce0:	4620      	mov	r0, r4
1a000ce2:	f7ff ff0b 	bl	1a000afc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000ce6:	4b03      	ldr	r3, [pc, #12]	; (1a000cf4 <prvCheckTasksWaitingTermination+0x40>)
1a000ce8:	681b      	ldr	r3, [r3, #0]
1a000cea:	2b00      	cmp	r3, #0
1a000cec:	d1e6      	bne.n	1a000cbc <prvCheckTasksWaitingTermination+0x8>
}
1a000cee:	bd10      	pop	{r4, pc}
1a000cf0:	4770      	bx	lr
1a000cf2:	bf00      	nop
1a000cf4:	1000218c 	.word	0x1000218c
1a000cf8:	10002200 	.word	0x10002200
1a000cfc:	10002188 	.word	0x10002188

1a000d00 <prvIdleTask>:
{
1a000d00:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a000d02:	f7ff ffd7 	bl	1a000cb4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a000d06:	4b06      	ldr	r3, [pc, #24]	; (1a000d20 <prvIdleTask+0x20>)
1a000d08:	681b      	ldr	r3, [r3, #0]
1a000d0a:	2b01      	cmp	r3, #1
1a000d0c:	d9f9      	bls.n	1a000d02 <prvIdleTask+0x2>
				taskYIELD();
1a000d0e:	4b05      	ldr	r3, [pc, #20]	; (1a000d24 <prvIdleTask+0x24>)
1a000d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d14:	601a      	str	r2, [r3, #0]
1a000d16:	f3bf 8f4f 	dsb	sy
1a000d1a:	f3bf 8f6f 	isb	sy
1a000d1e:	e7f0      	b.n	1a000d02 <prvIdleTask+0x2>
1a000d20:	100020fc 	.word	0x100020fc
1a000d24:	e000ed04 	.word	0xe000ed04

1a000d28 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a000d28:	b570      	push	{r4, r5, r6, lr}
1a000d2a:	4604      	mov	r4, r0
1a000d2c:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a000d2e:	4b1d      	ldr	r3, [pc, #116]	; (1a000da4 <prvAddCurrentTaskToDelayedList+0x7c>)
1a000d30:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a000d32:	4b1d      	ldr	r3, [pc, #116]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d34:	6818      	ldr	r0, [r3, #0]
1a000d36:	3004      	adds	r0, #4
1a000d38:	f000 fbf7 	bl	1a00152a <uxListRemove>
1a000d3c:	b950      	cbnz	r0, 1a000d54 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a000d3e:	4b1a      	ldr	r3, [pc, #104]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d40:	681b      	ldr	r3, [r3, #0]
1a000d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000d44:	2301      	movs	r3, #1
1a000d46:	fa03 f202 	lsl.w	r2, r3, r2
1a000d4a:	4918      	ldr	r1, [pc, #96]	; (1a000dac <prvAddCurrentTaskToDelayedList+0x84>)
1a000d4c:	680b      	ldr	r3, [r1, #0]
1a000d4e:	ea23 0302 	bic.w	r3, r3, r2
1a000d52:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a000d54:	f1b4 3fff 	cmp.w	r4, #4294967295
1a000d58:	d00d      	beq.n	1a000d76 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a000d5a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a000d5c:	4b12      	ldr	r3, [pc, #72]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d5e:	681b      	ldr	r3, [r3, #0]
1a000d60:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a000d62:	42a5      	cmp	r5, r4
1a000d64:	d910      	bls.n	1a000d88 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000d66:	4b12      	ldr	r3, [pc, #72]	; (1a000db0 <prvAddCurrentTaskToDelayedList+0x88>)
1a000d68:	6818      	ldr	r0, [r3, #0]
1a000d6a:	4b0f      	ldr	r3, [pc, #60]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d6c:	6819      	ldr	r1, [r3, #0]
1a000d6e:	3104      	adds	r1, #4
1a000d70:	f000 fbc1 	bl	1a0014f6 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a000d74:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a000d76:	2e00      	cmp	r6, #0
1a000d78:	d0ef      	beq.n	1a000d5a <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000d7a:	4b0b      	ldr	r3, [pc, #44]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d7c:	6819      	ldr	r1, [r3, #0]
1a000d7e:	3104      	adds	r1, #4
1a000d80:	480c      	ldr	r0, [pc, #48]	; (1a000db4 <prvAddCurrentTaskToDelayedList+0x8c>)
1a000d82:	f000 fbad 	bl	1a0014e0 <vListInsertEnd>
1a000d86:	e7f5      	b.n	1a000d74 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000d88:	4b0b      	ldr	r3, [pc, #44]	; (1a000db8 <prvAddCurrentTaskToDelayedList+0x90>)
1a000d8a:	6818      	ldr	r0, [r3, #0]
1a000d8c:	4b06      	ldr	r3, [pc, #24]	; (1a000da8 <prvAddCurrentTaskToDelayedList+0x80>)
1a000d8e:	6819      	ldr	r1, [r3, #0]
1a000d90:	3104      	adds	r1, #4
1a000d92:	f000 fbb0 	bl	1a0014f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a000d96:	4b09      	ldr	r3, [pc, #36]	; (1a000dbc <prvAddCurrentTaskToDelayedList+0x94>)
1a000d98:	681b      	ldr	r3, [r3, #0]
1a000d9a:	42a3      	cmp	r3, r4
1a000d9c:	d9ea      	bls.n	1a000d74 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a000d9e:	4b07      	ldr	r3, [pc, #28]	; (1a000dbc <prvAddCurrentTaskToDelayedList+0x94>)
1a000da0:	601c      	str	r4, [r3, #0]
}
1a000da2:	e7e7      	b.n	1a000d74 <prvAddCurrentTaskToDelayedList+0x4c>
1a000da4:	10002214 	.word	0x10002214
1a000da8:	100020f0 	.word	0x100020f0
1a000dac:	1000219c 	.word	0x1000219c
1a000db0:	100020f8 	.word	0x100020f8
1a000db4:	100021ec 	.word	0x100021ec
1a000db8:	100020f4 	.word	0x100020f4
1a000dbc:	100021cc 	.word	0x100021cc

1a000dc0 <xTaskCreate>:
	{
1a000dc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a000dc4:	b085      	sub	sp, #20
1a000dc6:	4607      	mov	r7, r0
1a000dc8:	4688      	mov	r8, r1
1a000dca:	4614      	mov	r4, r2
1a000dcc:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000dce:	0090      	lsls	r0, r2, #2
1a000dd0:	f7ff fc38 	bl	1a000644 <pvPortMalloc>
			if( pxStack != NULL )
1a000dd4:	b1e8      	cbz	r0, 1a000e12 <xTaskCreate+0x52>
1a000dd6:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a000dd8:	2060      	movs	r0, #96	; 0x60
1a000dda:	f7ff fc33 	bl	1a000644 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a000dde:	4605      	mov	r5, r0
1a000de0:	b198      	cbz	r0, 1a000e0a <xTaskCreate+0x4a>
					pxNewTCB->pxStack = pxStack;
1a000de2:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a000de4:	b1d5      	cbz	r5, 1a000e1c <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a000de6:	2300      	movs	r3, #0
1a000de8:	9303      	str	r3, [sp, #12]
1a000dea:	9502      	str	r5, [sp, #8]
1a000dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a000dee:	9301      	str	r3, [sp, #4]
1a000df0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a000df2:	9300      	str	r3, [sp, #0]
1a000df4:	464b      	mov	r3, r9
1a000df6:	4622      	mov	r2, r4
1a000df8:	4641      	mov	r1, r8
1a000dfa:	4638      	mov	r0, r7
1a000dfc:	f7ff fe87 	bl	1a000b0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a000e00:	4628      	mov	r0, r5
1a000e02:	f7ff ff01 	bl	1a000c08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a000e06:	2001      	movs	r0, #1
1a000e08:	e005      	b.n	1a000e16 <xTaskCreate+0x56>
					vPortFree( pxStack );
1a000e0a:	4630      	mov	r0, r6
1a000e0c:	f7ff fc52 	bl	1a0006b4 <vPortFree>
1a000e10:	e7e8      	b.n	1a000de4 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a000e12:	f04f 30ff 	mov.w	r0, #4294967295
	}
1a000e16:	b005      	add	sp, #20
1a000e18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a000e1c:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
1a000e20:	e7f9      	b.n	1a000e16 <xTaskCreate+0x56>
1a000e22:	Address 0x1a000e22 is out of bounds.


1a000e24 <vTaskStartScheduler>:
{
1a000e24:	b500      	push	{lr}
1a000e26:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
1a000e28:	4b19      	ldr	r3, [pc, #100]	; (1a000e90 <vTaskStartScheduler+0x6c>)
1a000e2a:	9301      	str	r3, [sp, #4]
1a000e2c:	2300      	movs	r3, #0
1a000e2e:	9300      	str	r3, [sp, #0]
1a000e30:	225a      	movs	r2, #90	; 0x5a
1a000e32:	4918      	ldr	r1, [pc, #96]	; (1a000e94 <vTaskStartScheduler+0x70>)
1a000e34:	4818      	ldr	r0, [pc, #96]	; (1a000e98 <vTaskStartScheduler+0x74>)
1a000e36:	f7ff ffc3 	bl	1a000dc0 <xTaskCreate>
		if( xReturn == pdPASS )
1a000e3a:	2801      	cmp	r0, #1
1a000e3c:	d007      	beq.n	1a000e4e <vTaskStartScheduler+0x2a>
	if( xReturn == pdPASS )
1a000e3e:	2801      	cmp	r0, #1
1a000e40:	d008      	beq.n	1a000e54 <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a000e42:	f1b0 3fff 	cmp.w	r0, #4294967295
1a000e46:	d01a      	beq.n	1a000e7e <vTaskStartScheduler+0x5a>
}
1a000e48:	b003      	add	sp, #12
1a000e4a:	f85d fb04 	ldr.w	pc, [sp], #4
			xReturn = xTimerCreateTimerTask();
1a000e4e:	f7ff fc9f 	bl	1a000790 <xTimerCreateTimerTask>
1a000e52:	e7f4      	b.n	1a000e3e <vTaskStartScheduler+0x1a>
1a000e54:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e58:	f383 8811 	msr	BASEPRI, r3
1a000e5c:	f3bf 8f6f 	isb	sy
1a000e60:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a000e64:	4b0d      	ldr	r3, [pc, #52]	; (1a000e9c <vTaskStartScheduler+0x78>)
1a000e66:	f04f 32ff 	mov.w	r2, #4294967295
1a000e6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a000e6c:	4b0c      	ldr	r3, [pc, #48]	; (1a000ea0 <vTaskStartScheduler+0x7c>)
1a000e6e:	2201      	movs	r2, #1
1a000e70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a000e72:	4b0c      	ldr	r3, [pc, #48]	; (1a000ea4 <vTaskStartScheduler+0x80>)
1a000e74:	2200      	movs	r2, #0
1a000e76:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a000e78:	f000 ff9e 	bl	1a001db8 <xPortStartScheduler>
1a000e7c:	e7e4      	b.n	1a000e48 <vTaskStartScheduler+0x24>
1a000e7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e82:	f383 8811 	msr	BASEPRI, r3
1a000e86:	f3bf 8f6f 	isb	sy
1a000e8a:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a000e8e:	e7fe      	b.n	1a000e8e <vTaskStartScheduler+0x6a>
1a000e90:	100021c8 	.word	0x100021c8
1a000e94:	1a004698 	.word	0x1a004698
1a000e98:	1a000d01 	.word	0x1a000d01
1a000e9c:	100021cc 	.word	0x100021cc
1a000ea0:	100021e8 	.word	0x100021e8
1a000ea4:	10002214 	.word	0x10002214

1a000ea8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a000ea8:	4a02      	ldr	r2, [pc, #8]	; (1a000eb4 <vTaskSuspendAll+0xc>)
1a000eaa:	6813      	ldr	r3, [r2, #0]
1a000eac:	3301      	adds	r3, #1
1a000eae:	6013      	str	r3, [r2, #0]
}
1a000eb0:	4770      	bx	lr
1a000eb2:	bf00      	nop
1a000eb4:	10002194 	.word	0x10002194

1a000eb8 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a000eb8:	4b01      	ldr	r3, [pc, #4]	; (1a000ec0 <xTaskGetTickCount+0x8>)
1a000eba:	6818      	ldr	r0, [r3, #0]
}
1a000ebc:	4770      	bx	lr
1a000ebe:	bf00      	nop
1a000ec0:	10002214 	.word	0x10002214

1a000ec4 <xTaskIncrementTick>:
{
1a000ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a000ec6:	4b3a      	ldr	r3, [pc, #232]	; (1a000fb0 <xTaskIncrementTick+0xec>)
1a000ec8:	681b      	ldr	r3, [r3, #0]
1a000eca:	2b00      	cmp	r3, #0
1a000ecc:	d164      	bne.n	1a000f98 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a000ece:	4b39      	ldr	r3, [pc, #228]	; (1a000fb4 <xTaskIncrementTick+0xf0>)
1a000ed0:	681d      	ldr	r5, [r3, #0]
1a000ed2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a000ed4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a000ed6:	b9c5      	cbnz	r5, 1a000f0a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a000ed8:	4b37      	ldr	r3, [pc, #220]	; (1a000fb8 <xTaskIncrementTick+0xf4>)
1a000eda:	681b      	ldr	r3, [r3, #0]
1a000edc:	681b      	ldr	r3, [r3, #0]
1a000ede:	b143      	cbz	r3, 1a000ef2 <xTaskIncrementTick+0x2e>
1a000ee0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ee4:	f383 8811 	msr	BASEPRI, r3
1a000ee8:	f3bf 8f6f 	isb	sy
1a000eec:	f3bf 8f4f 	dsb	sy
1a000ef0:	e7fe      	b.n	1a000ef0 <xTaskIncrementTick+0x2c>
1a000ef2:	4a31      	ldr	r2, [pc, #196]	; (1a000fb8 <xTaskIncrementTick+0xf4>)
1a000ef4:	6811      	ldr	r1, [r2, #0]
1a000ef6:	4b31      	ldr	r3, [pc, #196]	; (1a000fbc <xTaskIncrementTick+0xf8>)
1a000ef8:	6818      	ldr	r0, [r3, #0]
1a000efa:	6010      	str	r0, [r2, #0]
1a000efc:	6019      	str	r1, [r3, #0]
1a000efe:	4a30      	ldr	r2, [pc, #192]	; (1a000fc0 <xTaskIncrementTick+0xfc>)
1a000f00:	6813      	ldr	r3, [r2, #0]
1a000f02:	3301      	adds	r3, #1
1a000f04:	6013      	str	r3, [r2, #0]
1a000f06:	f7ff fde3 	bl	1a000ad0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a000f0a:	4b2e      	ldr	r3, [pc, #184]	; (1a000fc4 <xTaskIncrementTick+0x100>)
1a000f0c:	681b      	ldr	r3, [r3, #0]
1a000f0e:	42ab      	cmp	r3, r5
1a000f10:	d938      	bls.n	1a000f84 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a000f12:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a000f14:	4b2c      	ldr	r3, [pc, #176]	; (1a000fc8 <xTaskIncrementTick+0x104>)
1a000f16:	681b      	ldr	r3, [r3, #0]
1a000f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a000f1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000f1e:	009a      	lsls	r2, r3, #2
1a000f20:	4b2a      	ldr	r3, [pc, #168]	; (1a000fcc <xTaskIncrementTick+0x108>)
1a000f22:	589b      	ldr	r3, [r3, r2]
1a000f24:	2b01      	cmp	r3, #1
1a000f26:	d93c      	bls.n	1a000fa2 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a000f28:	2401      	movs	r4, #1
1a000f2a:	e03a      	b.n	1a000fa2 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a000f2c:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000f2e:	4b22      	ldr	r3, [pc, #136]	; (1a000fb8 <xTaskIncrementTick+0xf4>)
1a000f30:	681b      	ldr	r3, [r3, #0]
1a000f32:	681b      	ldr	r3, [r3, #0]
1a000f34:	b343      	cbz	r3, 1a000f88 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000f36:	4b20      	ldr	r3, [pc, #128]	; (1a000fb8 <xTaskIncrementTick+0xf4>)
1a000f38:	681b      	ldr	r3, [r3, #0]
1a000f3a:	68db      	ldr	r3, [r3, #12]
1a000f3c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a000f3e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a000f40:	429d      	cmp	r5, r3
1a000f42:	d326      	bcc.n	1a000f92 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a000f44:	1d37      	adds	r7, r6, #4
1a000f46:	4638      	mov	r0, r7
1a000f48:	f000 faef 	bl	1a00152a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a000f4c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a000f4e:	b11b      	cbz	r3, 1a000f58 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a000f50:	f106 0018 	add.w	r0, r6, #24
1a000f54:	f000 fae9 	bl	1a00152a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a000f58:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a000f5a:	2201      	movs	r2, #1
1a000f5c:	409a      	lsls	r2, r3
1a000f5e:	491c      	ldr	r1, [pc, #112]	; (1a000fd0 <xTaskIncrementTick+0x10c>)
1a000f60:	6808      	ldr	r0, [r1, #0]
1a000f62:	4302      	orrs	r2, r0
1a000f64:	600a      	str	r2, [r1, #0]
1a000f66:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000f6a:	009a      	lsls	r2, r3, #2
1a000f6c:	4639      	mov	r1, r7
1a000f6e:	4817      	ldr	r0, [pc, #92]	; (1a000fcc <xTaskIncrementTick+0x108>)
1a000f70:	4410      	add	r0, r2
1a000f72:	f000 fab5 	bl	1a0014e0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a000f76:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a000f78:	4b13      	ldr	r3, [pc, #76]	; (1a000fc8 <xTaskIncrementTick+0x104>)
1a000f7a:	681b      	ldr	r3, [r3, #0]
1a000f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a000f7e:	429a      	cmp	r2, r3
1a000f80:	d2d4      	bcs.n	1a000f2c <xTaskIncrementTick+0x68>
1a000f82:	e7d4      	b.n	1a000f2e <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a000f84:	2400      	movs	r4, #0
1a000f86:	e7d2      	b.n	1a000f2e <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f88:	4b0e      	ldr	r3, [pc, #56]	; (1a000fc4 <xTaskIncrementTick+0x100>)
1a000f8a:	f04f 32ff 	mov.w	r2, #4294967295
1a000f8e:	601a      	str	r2, [r3, #0]
					break;
1a000f90:	e7c0      	b.n	1a000f14 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a000f92:	4a0c      	ldr	r2, [pc, #48]	; (1a000fc4 <xTaskIncrementTick+0x100>)
1a000f94:	6013      	str	r3, [r2, #0]
						break;
1a000f96:	e7bd      	b.n	1a000f14 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a000f98:	4a0e      	ldr	r2, [pc, #56]	; (1a000fd4 <xTaskIncrementTick+0x110>)
1a000f9a:	6813      	ldr	r3, [r2, #0]
1a000f9c:	3301      	adds	r3, #1
1a000f9e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a000fa0:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a000fa2:	4b0d      	ldr	r3, [pc, #52]	; (1a000fd8 <xTaskIncrementTick+0x114>)
1a000fa4:	681b      	ldr	r3, [r3, #0]
1a000fa6:	b103      	cbz	r3, 1a000faa <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a000fa8:	2401      	movs	r4, #1
}
1a000faa:	4620      	mov	r0, r4
1a000fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000fae:	bf00      	nop
1a000fb0:	10002194 	.word	0x10002194
1a000fb4:	10002214 	.word	0x10002214
1a000fb8:	100020f4 	.word	0x100020f4
1a000fbc:	100020f8 	.word	0x100020f8
1a000fc0:	100021d0 	.word	0x100021d0
1a000fc4:	100021cc 	.word	0x100021cc
1a000fc8:	100020f0 	.word	0x100020f0
1a000fcc:	100020fc 	.word	0x100020fc
1a000fd0:	1000219c 	.word	0x1000219c
1a000fd4:	10002190 	.word	0x10002190
1a000fd8:	10002218 	.word	0x10002218

1a000fdc <xTaskResumeAll>:
{
1a000fdc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a000fde:	4b35      	ldr	r3, [pc, #212]	; (1a0010b4 <xTaskResumeAll+0xd8>)
1a000fe0:	681b      	ldr	r3, [r3, #0]
1a000fe2:	b943      	cbnz	r3, 1a000ff6 <xTaskResumeAll+0x1a>
1a000fe4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fe8:	f383 8811 	msr	BASEPRI, r3
1a000fec:	f3bf 8f6f 	isb	sy
1a000ff0:	f3bf 8f4f 	dsb	sy
1a000ff4:	e7fe      	b.n	1a000ff4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a000ff6:	f000 fe3d 	bl	1a001c74 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a000ffa:	4b2e      	ldr	r3, [pc, #184]	; (1a0010b4 <xTaskResumeAll+0xd8>)
1a000ffc:	681a      	ldr	r2, [r3, #0]
1a000ffe:	3a01      	subs	r2, #1
1a001000:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001002:	681b      	ldr	r3, [r3, #0]
1a001004:	2b00      	cmp	r3, #0
1a001006:	d14d      	bne.n	1a0010a4 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001008:	4b2b      	ldr	r3, [pc, #172]	; (1a0010b8 <xTaskResumeAll+0xdc>)
1a00100a:	681b      	ldr	r3, [r3, #0]
1a00100c:	b90b      	cbnz	r3, 1a001012 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a00100e:	2400      	movs	r4, #0
1a001010:	e049      	b.n	1a0010a6 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a001012:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001014:	4b29      	ldr	r3, [pc, #164]	; (1a0010bc <xTaskResumeAll+0xe0>)
1a001016:	681b      	ldr	r3, [r3, #0]
1a001018:	b31b      	cbz	r3, 1a001062 <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a00101a:	4b28      	ldr	r3, [pc, #160]	; (1a0010bc <xTaskResumeAll+0xe0>)
1a00101c:	68db      	ldr	r3, [r3, #12]
1a00101e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001020:	f104 0018 	add.w	r0, r4, #24
1a001024:	f000 fa81 	bl	1a00152a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001028:	1d25      	adds	r5, r4, #4
1a00102a:	4628      	mov	r0, r5
1a00102c:	f000 fa7d 	bl	1a00152a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001030:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001032:	2201      	movs	r2, #1
1a001034:	409a      	lsls	r2, r3
1a001036:	4922      	ldr	r1, [pc, #136]	; (1a0010c0 <xTaskResumeAll+0xe4>)
1a001038:	6808      	ldr	r0, [r1, #0]
1a00103a:	4302      	orrs	r2, r0
1a00103c:	600a      	str	r2, [r1, #0]
1a00103e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001042:	009a      	lsls	r2, r3, #2
1a001044:	4629      	mov	r1, r5
1a001046:	481f      	ldr	r0, [pc, #124]	; (1a0010c4 <xTaskResumeAll+0xe8>)
1a001048:	4410      	add	r0, r2
1a00104a:	f000 fa49 	bl	1a0014e0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00104e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001050:	4b1d      	ldr	r3, [pc, #116]	; (1a0010c8 <xTaskResumeAll+0xec>)
1a001052:	681b      	ldr	r3, [r3, #0]
1a001054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001056:	429a      	cmp	r2, r3
1a001058:	d3dc      	bcc.n	1a001014 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a00105a:	4b1c      	ldr	r3, [pc, #112]	; (1a0010cc <xTaskResumeAll+0xf0>)
1a00105c:	2201      	movs	r2, #1
1a00105e:	601a      	str	r2, [r3, #0]
1a001060:	e7d8      	b.n	1a001014 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001062:	b10c      	cbz	r4, 1a001068 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001064:	f7ff fd34 	bl	1a000ad0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001068:	4b19      	ldr	r3, [pc, #100]	; (1a0010d0 <xTaskResumeAll+0xf4>)
1a00106a:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a00106c:	b974      	cbnz	r4, 1a00108c <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a00106e:	4b17      	ldr	r3, [pc, #92]	; (1a0010cc <xTaskResumeAll+0xf0>)
1a001070:	681b      	ldr	r3, [r3, #0]
1a001072:	b1e3      	cbz	r3, 1a0010ae <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a001074:	4b17      	ldr	r3, [pc, #92]	; (1a0010d4 <xTaskResumeAll+0xf8>)
1a001076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00107a:	601a      	str	r2, [r3, #0]
1a00107c:	f3bf 8f4f 	dsb	sy
1a001080:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001084:	2401      	movs	r4, #1
1a001086:	e00e      	b.n	1a0010a6 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001088:	3c01      	subs	r4, #1
1a00108a:	d007      	beq.n	1a00109c <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a00108c:	f7ff ff1a 	bl	1a000ec4 <xTaskIncrementTick>
1a001090:	2800      	cmp	r0, #0
1a001092:	d0f9      	beq.n	1a001088 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001094:	4b0d      	ldr	r3, [pc, #52]	; (1a0010cc <xTaskResumeAll+0xf0>)
1a001096:	2201      	movs	r2, #1
1a001098:	601a      	str	r2, [r3, #0]
1a00109a:	e7f5      	b.n	1a001088 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a00109c:	4b0c      	ldr	r3, [pc, #48]	; (1a0010d0 <xTaskResumeAll+0xf4>)
1a00109e:	2200      	movs	r2, #0
1a0010a0:	601a      	str	r2, [r3, #0]
1a0010a2:	e7e4      	b.n	1a00106e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a0010a4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0010a6:	f000 fe07 	bl	1a001cb8 <vPortExitCritical>
}
1a0010aa:	4620      	mov	r0, r4
1a0010ac:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a0010ae:	2400      	movs	r4, #0
1a0010b0:	e7f9      	b.n	1a0010a6 <xTaskResumeAll+0xca>
1a0010b2:	bf00      	nop
1a0010b4:	10002194 	.word	0x10002194
1a0010b8:	10002188 	.word	0x10002188
1a0010bc:	100021d4 	.word	0x100021d4
1a0010c0:	1000219c 	.word	0x1000219c
1a0010c4:	100020fc 	.word	0x100020fc
1a0010c8:	100020f0 	.word	0x100020f0
1a0010cc:	10002218 	.word	0x10002218
1a0010d0:	10002190 	.word	0x10002190
1a0010d4:	e000ed04 	.word	0xe000ed04

1a0010d8 <vTaskDelay>:
	{
1a0010d8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a0010da:	b1a8      	cbz	r0, 1a001108 <vTaskDelay+0x30>
1a0010dc:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a0010de:	4b0f      	ldr	r3, [pc, #60]	; (1a00111c <vTaskDelay+0x44>)
1a0010e0:	681b      	ldr	r3, [r3, #0]
1a0010e2:	b143      	cbz	r3, 1a0010f6 <vTaskDelay+0x1e>
1a0010e4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010e8:	f383 8811 	msr	BASEPRI, r3
1a0010ec:	f3bf 8f6f 	isb	sy
1a0010f0:	f3bf 8f4f 	dsb	sy
1a0010f4:	e7fe      	b.n	1a0010f4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a0010f6:	f7ff fed7 	bl	1a000ea8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a0010fa:	2100      	movs	r1, #0
1a0010fc:	4620      	mov	r0, r4
1a0010fe:	f7ff fe13 	bl	1a000d28 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a001102:	f7ff ff6b 	bl	1a000fdc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001106:	b938      	cbnz	r0, 1a001118 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a001108:	4b05      	ldr	r3, [pc, #20]	; (1a001120 <vTaskDelay+0x48>)
1a00110a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00110e:	601a      	str	r2, [r3, #0]
1a001110:	f3bf 8f4f 	dsb	sy
1a001114:	f3bf 8f6f 	isb	sy
	}
1a001118:	bd10      	pop	{r4, pc}
1a00111a:	bf00      	nop
1a00111c:	10002194 	.word	0x10002194
1a001120:	e000ed04 	.word	0xe000ed04

1a001124 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001124:	4b2d      	ldr	r3, [pc, #180]	; (1a0011dc <vTaskSwitchContext+0xb8>)
1a001126:	681b      	ldr	r3, [r3, #0]
1a001128:	b11b      	cbz	r3, 1a001132 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a00112a:	4b2d      	ldr	r3, [pc, #180]	; (1a0011e0 <vTaskSwitchContext+0xbc>)
1a00112c:	2201      	movs	r2, #1
1a00112e:	601a      	str	r2, [r3, #0]
1a001130:	4770      	bx	lr
{
1a001132:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001134:	4b2a      	ldr	r3, [pc, #168]	; (1a0011e0 <vTaskSwitchContext+0xbc>)
1a001136:	2200      	movs	r2, #0
1a001138:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a00113a:	4b2a      	ldr	r3, [pc, #168]	; (1a0011e4 <vTaskSwitchContext+0xc0>)
1a00113c:	681b      	ldr	r3, [r3, #0]
1a00113e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001140:	681a      	ldr	r2, [r3, #0]
1a001142:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001146:	d103      	bne.n	1a001150 <vTaskSwitchContext+0x2c>
1a001148:	685a      	ldr	r2, [r3, #4]
1a00114a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00114e:	d01b      	beq.n	1a001188 <vTaskSwitchContext+0x64>
1a001150:	4b24      	ldr	r3, [pc, #144]	; (1a0011e4 <vTaskSwitchContext+0xc0>)
1a001152:	6818      	ldr	r0, [r3, #0]
1a001154:	6819      	ldr	r1, [r3, #0]
1a001156:	3134      	adds	r1, #52	; 0x34
1a001158:	f000 f9a6 	bl	1a0014a8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00115c:	4b22      	ldr	r3, [pc, #136]	; (1a0011e8 <vTaskSwitchContext+0xc4>)
1a00115e:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001160:	fab3 f383 	clz	r3, r3
1a001164:	b2db      	uxtb	r3, r3
1a001166:	f1c3 031f 	rsb	r3, r3, #31
1a00116a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a00116e:	008a      	lsls	r2, r1, #2
1a001170:	491e      	ldr	r1, [pc, #120]	; (1a0011ec <vTaskSwitchContext+0xc8>)
1a001172:	588a      	ldr	r2, [r1, r2]
1a001174:	b98a      	cbnz	r2, 1a00119a <vTaskSwitchContext+0x76>
	__asm volatile
1a001176:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00117a:	f383 8811 	msr	BASEPRI, r3
1a00117e:	f3bf 8f6f 	isb	sy
1a001182:	f3bf 8f4f 	dsb	sy
1a001186:	e7fe      	b.n	1a001186 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a001188:	689a      	ldr	r2, [r3, #8]
1a00118a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00118e:	d1df      	bne.n	1a001150 <vTaskSwitchContext+0x2c>
1a001190:	68db      	ldr	r3, [r3, #12]
1a001192:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001196:	d1db      	bne.n	1a001150 <vTaskSwitchContext+0x2c>
1a001198:	e7e0      	b.n	1a00115c <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00119a:	4814      	ldr	r0, [pc, #80]	; (1a0011ec <vTaskSwitchContext+0xc8>)
1a00119c:	009a      	lsls	r2, r3, #2
1a00119e:	18d4      	adds	r4, r2, r3
1a0011a0:	00a1      	lsls	r1, r4, #2
1a0011a2:	4401      	add	r1, r0
1a0011a4:	684c      	ldr	r4, [r1, #4]
1a0011a6:	6864      	ldr	r4, [r4, #4]
1a0011a8:	604c      	str	r4, [r1, #4]
1a0011aa:	441a      	add	r2, r3
1a0011ac:	0091      	lsls	r1, r2, #2
1a0011ae:	3108      	adds	r1, #8
1a0011b0:	4408      	add	r0, r1
1a0011b2:	4284      	cmp	r4, r0
1a0011b4:	d009      	beq.n	1a0011ca <vTaskSwitchContext+0xa6>
1a0011b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0011ba:	009a      	lsls	r2, r3, #2
1a0011bc:	4b0b      	ldr	r3, [pc, #44]	; (1a0011ec <vTaskSwitchContext+0xc8>)
1a0011be:	4413      	add	r3, r2
1a0011c0:	685b      	ldr	r3, [r3, #4]
1a0011c2:	68da      	ldr	r2, [r3, #12]
1a0011c4:	4b07      	ldr	r3, [pc, #28]	; (1a0011e4 <vTaskSwitchContext+0xc0>)
1a0011c6:	601a      	str	r2, [r3, #0]
}
1a0011c8:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0011ca:	6860      	ldr	r0, [r4, #4]
1a0011cc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a0011d0:	0091      	lsls	r1, r2, #2
1a0011d2:	4a06      	ldr	r2, [pc, #24]	; (1a0011ec <vTaskSwitchContext+0xc8>)
1a0011d4:	440a      	add	r2, r1
1a0011d6:	6050      	str	r0, [r2, #4]
1a0011d8:	e7ed      	b.n	1a0011b6 <vTaskSwitchContext+0x92>
1a0011da:	bf00      	nop
1a0011dc:	10002194 	.word	0x10002194
1a0011e0:	10002218 	.word	0x10002218
1a0011e4:	100020f0 	.word	0x100020f0
1a0011e8:	1000219c 	.word	0x1000219c
1a0011ec:	100020fc 	.word	0x100020fc

1a0011f0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a0011f0:	b158      	cbz	r0, 1a00120a <vTaskPlaceOnEventList+0x1a>
{
1a0011f2:	b510      	push	{r4, lr}
1a0011f4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0011f6:	4b09      	ldr	r3, [pc, #36]	; (1a00121c <vTaskPlaceOnEventList+0x2c>)
1a0011f8:	6819      	ldr	r1, [r3, #0]
1a0011fa:	3118      	adds	r1, #24
1a0011fc:	f000 f97b 	bl	1a0014f6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001200:	2101      	movs	r1, #1
1a001202:	4620      	mov	r0, r4
1a001204:	f7ff fd90 	bl	1a000d28 <prvAddCurrentTaskToDelayedList>
}
1a001208:	bd10      	pop	{r4, pc}
1a00120a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00120e:	f383 8811 	msr	BASEPRI, r3
1a001212:	f3bf 8f6f 	isb	sy
1a001216:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a00121a:	e7fe      	b.n	1a00121a <vTaskPlaceOnEventList+0x2a>
1a00121c:	100020f0 	.word	0x100020f0

1a001220 <vTaskPlaceOnEventListRestricted>:
	{
1a001220:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001222:	b170      	cbz	r0, 1a001242 <vTaskPlaceOnEventListRestricted+0x22>
1a001224:	460c      	mov	r4, r1
1a001226:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001228:	4a0a      	ldr	r2, [pc, #40]	; (1a001254 <vTaskPlaceOnEventListRestricted+0x34>)
1a00122a:	6811      	ldr	r1, [r2, #0]
1a00122c:	3118      	adds	r1, #24
1a00122e:	f000 f957 	bl	1a0014e0 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001232:	b10d      	cbz	r5, 1a001238 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a001234:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001238:	4629      	mov	r1, r5
1a00123a:	4620      	mov	r0, r4
1a00123c:	f7ff fd74 	bl	1a000d28 <prvAddCurrentTaskToDelayedList>
	}
1a001240:	bd38      	pop	{r3, r4, r5, pc}
1a001242:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001246:	f383 8811 	msr	BASEPRI, r3
1a00124a:	f3bf 8f6f 	isb	sy
1a00124e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a001252:	e7fe      	b.n	1a001252 <vTaskPlaceOnEventListRestricted+0x32>
1a001254:	100020f0 	.word	0x100020f0

1a001258 <xTaskRemoveFromEventList>:
{
1a001258:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a00125a:	68c3      	ldr	r3, [r0, #12]
1a00125c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a00125e:	b324      	cbz	r4, 1a0012aa <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001260:	f104 0518 	add.w	r5, r4, #24
1a001264:	4628      	mov	r0, r5
1a001266:	f000 f960 	bl	1a00152a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00126a:	4b18      	ldr	r3, [pc, #96]	; (1a0012cc <xTaskRemoveFromEventList+0x74>)
1a00126c:	681b      	ldr	r3, [r3, #0]
1a00126e:	bb2b      	cbnz	r3, 1a0012bc <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001270:	1d25      	adds	r5, r4, #4
1a001272:	4628      	mov	r0, r5
1a001274:	f000 f959 	bl	1a00152a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001278:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00127a:	2201      	movs	r2, #1
1a00127c:	409a      	lsls	r2, r3
1a00127e:	4914      	ldr	r1, [pc, #80]	; (1a0012d0 <xTaskRemoveFromEventList+0x78>)
1a001280:	6808      	ldr	r0, [r1, #0]
1a001282:	4302      	orrs	r2, r0
1a001284:	600a      	str	r2, [r1, #0]
1a001286:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00128a:	009a      	lsls	r2, r3, #2
1a00128c:	4629      	mov	r1, r5
1a00128e:	4811      	ldr	r0, [pc, #68]	; (1a0012d4 <xTaskRemoveFromEventList+0x7c>)
1a001290:	4410      	add	r0, r2
1a001292:	f000 f925 	bl	1a0014e0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001296:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001298:	4b0f      	ldr	r3, [pc, #60]	; (1a0012d8 <xTaskRemoveFromEventList+0x80>)
1a00129a:	681b      	ldr	r3, [r3, #0]
1a00129c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00129e:	429a      	cmp	r2, r3
1a0012a0:	d911      	bls.n	1a0012c6 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a0012a2:	2001      	movs	r0, #1
1a0012a4:	4b0d      	ldr	r3, [pc, #52]	; (1a0012dc <xTaskRemoveFromEventList+0x84>)
1a0012a6:	6018      	str	r0, [r3, #0]
1a0012a8:	e00e      	b.n	1a0012c8 <xTaskRemoveFromEventList+0x70>
1a0012aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012ae:	f383 8811 	msr	BASEPRI, r3
1a0012b2:	f3bf 8f6f 	isb	sy
1a0012b6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a0012ba:	e7fe      	b.n	1a0012ba <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0012bc:	4629      	mov	r1, r5
1a0012be:	4808      	ldr	r0, [pc, #32]	; (1a0012e0 <xTaskRemoveFromEventList+0x88>)
1a0012c0:	f000 f90e 	bl	1a0014e0 <vListInsertEnd>
1a0012c4:	e7e7      	b.n	1a001296 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a0012c6:	2000      	movs	r0, #0
}
1a0012c8:	bd38      	pop	{r3, r4, r5, pc}
1a0012ca:	bf00      	nop
1a0012cc:	10002194 	.word	0x10002194
1a0012d0:	1000219c 	.word	0x1000219c
1a0012d4:	100020fc 	.word	0x100020fc
1a0012d8:	100020f0 	.word	0x100020f0
1a0012dc:	10002218 	.word	0x10002218
1a0012e0:	100021d4 	.word	0x100021d4

1a0012e4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a0012e4:	4b03      	ldr	r3, [pc, #12]	; (1a0012f4 <vTaskInternalSetTimeOutState+0x10>)
1a0012e6:	681b      	ldr	r3, [r3, #0]
1a0012e8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a0012ea:	4b03      	ldr	r3, [pc, #12]	; (1a0012f8 <vTaskInternalSetTimeOutState+0x14>)
1a0012ec:	681b      	ldr	r3, [r3, #0]
1a0012ee:	6043      	str	r3, [r0, #4]
}
1a0012f0:	4770      	bx	lr
1a0012f2:	bf00      	nop
1a0012f4:	100021d0 	.word	0x100021d0
1a0012f8:	10002214 	.word	0x10002214

1a0012fc <xTaskCheckForTimeOut>:
{
1a0012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a0012fe:	b1c8      	cbz	r0, 1a001334 <xTaskCheckForTimeOut+0x38>
1a001300:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001302:	b301      	cbz	r1, 1a001346 <xTaskCheckForTimeOut+0x4a>
1a001304:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001306:	f000 fcb5 	bl	1a001c74 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a00130a:	4b1b      	ldr	r3, [pc, #108]	; (1a001378 <xTaskCheckForTimeOut+0x7c>)
1a00130c:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a00130e:	686b      	ldr	r3, [r5, #4]
1a001310:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a001312:	6822      	ldr	r2, [r4, #0]
1a001314:	f1b2 3fff 	cmp.w	r2, #4294967295
1a001318:	d026      	beq.n	1a001368 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a00131a:	682f      	ldr	r7, [r5, #0]
1a00131c:	4e17      	ldr	r6, [pc, #92]	; (1a00137c <xTaskCheckForTimeOut+0x80>)
1a00131e:	6836      	ldr	r6, [r6, #0]
1a001320:	42b7      	cmp	r7, r6
1a001322:	d001      	beq.n	1a001328 <xTaskCheckForTimeOut+0x2c>
1a001324:	428b      	cmp	r3, r1
1a001326:	d924      	bls.n	1a001372 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001328:	4282      	cmp	r2, r0
1a00132a:	d815      	bhi.n	1a001358 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a00132c:	2300      	movs	r3, #0
1a00132e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001330:	2401      	movs	r4, #1
1a001332:	e01a      	b.n	1a00136a <xTaskCheckForTimeOut+0x6e>
1a001334:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001338:	f383 8811 	msr	BASEPRI, r3
1a00133c:	f3bf 8f6f 	isb	sy
1a001340:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a001344:	e7fe      	b.n	1a001344 <xTaskCheckForTimeOut+0x48>
1a001346:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00134a:	f383 8811 	msr	BASEPRI, r3
1a00134e:	f3bf 8f6f 	isb	sy
1a001352:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a001356:	e7fe      	b.n	1a001356 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a001358:	1a5b      	subs	r3, r3, r1
1a00135a:	4413      	add	r3, r2
1a00135c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a00135e:	4628      	mov	r0, r5
1a001360:	f7ff ffc0 	bl	1a0012e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001364:	2400      	movs	r4, #0
1a001366:	e000      	b.n	1a00136a <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a001368:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00136a:	f000 fca5 	bl	1a001cb8 <vPortExitCritical>
}
1a00136e:	4620      	mov	r0, r4
1a001370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a001372:	2401      	movs	r4, #1
1a001374:	e7f9      	b.n	1a00136a <xTaskCheckForTimeOut+0x6e>
1a001376:	bf00      	nop
1a001378:	10002214 	.word	0x10002214
1a00137c:	100021d0 	.word	0x100021d0

1a001380 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001380:	4b01      	ldr	r3, [pc, #4]	; (1a001388 <vTaskMissedYield+0x8>)
1a001382:	2201      	movs	r2, #1
1a001384:	601a      	str	r2, [r3, #0]
}
1a001386:	4770      	bx	lr
1a001388:	10002218 	.word	0x10002218

1a00138c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a00138c:	4b05      	ldr	r3, [pc, #20]	; (1a0013a4 <xTaskGetSchedulerState+0x18>)
1a00138e:	681b      	ldr	r3, [r3, #0]
1a001390:	b133      	cbz	r3, 1a0013a0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001392:	4b05      	ldr	r3, [pc, #20]	; (1a0013a8 <xTaskGetSchedulerState+0x1c>)
1a001394:	681b      	ldr	r3, [r3, #0]
1a001396:	b10b      	cbz	r3, 1a00139c <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001398:	2000      	movs	r0, #0
	}
1a00139a:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a00139c:	2002      	movs	r0, #2
1a00139e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a0013a0:	2001      	movs	r0, #1
1a0013a2:	4770      	bx	lr
1a0013a4:	100021e8 	.word	0x100021e8
1a0013a8:	10002194 	.word	0x10002194

1a0013ac <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a0013ac:	2800      	cmp	r0, #0
1a0013ae:	d04c      	beq.n	1a00144a <xTaskPriorityDisinherit+0x9e>
	{
1a0013b0:	b538      	push	{r3, r4, r5, lr}
1a0013b2:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a0013b4:	4a27      	ldr	r2, [pc, #156]	; (1a001454 <xTaskPriorityDisinherit+0xa8>)
1a0013b6:	6812      	ldr	r2, [r2, #0]
1a0013b8:	4282      	cmp	r2, r0
1a0013ba:	d008      	beq.n	1a0013ce <xTaskPriorityDisinherit+0x22>
1a0013bc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013c0:	f383 8811 	msr	BASEPRI, r3
1a0013c4:	f3bf 8f6f 	isb	sy
1a0013c8:	f3bf 8f4f 	dsb	sy
1a0013cc:	e7fe      	b.n	1a0013cc <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a0013ce:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a0013d0:	b942      	cbnz	r2, 1a0013e4 <xTaskPriorityDisinherit+0x38>
1a0013d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013d6:	f383 8811 	msr	BASEPRI, r3
1a0013da:	f3bf 8f6f 	isb	sy
1a0013de:	f3bf 8f4f 	dsb	sy
1a0013e2:	e7fe      	b.n	1a0013e2 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0013e4:	3a01      	subs	r2, #1
1a0013e6:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0013e8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0013ea:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a0013ec:	4288      	cmp	r0, r1
1a0013ee:	d02e      	beq.n	1a00144e <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0013f0:	b10a      	cbz	r2, 1a0013f6 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a0013f2:	2000      	movs	r0, #0
	}
1a0013f4:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0013f6:	1d25      	adds	r5, r4, #4
1a0013f8:	4628      	mov	r0, r5
1a0013fa:	f000 f896 	bl	1a00152a <uxListRemove>
1a0013fe:	b970      	cbnz	r0, 1a00141e <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001400:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001402:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001406:	008b      	lsls	r3, r1, #2
1a001408:	4913      	ldr	r1, [pc, #76]	; (1a001458 <xTaskPriorityDisinherit+0xac>)
1a00140a:	58cb      	ldr	r3, [r1, r3]
1a00140c:	b93b      	cbnz	r3, 1a00141e <xTaskPriorityDisinherit+0x72>
1a00140e:	2301      	movs	r3, #1
1a001410:	fa03 f202 	lsl.w	r2, r3, r2
1a001414:	4911      	ldr	r1, [pc, #68]	; (1a00145c <xTaskPriorityDisinherit+0xb0>)
1a001416:	680b      	ldr	r3, [r1, #0]
1a001418:	ea23 0302 	bic.w	r3, r3, r2
1a00141c:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a00141e:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001420:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001422:	f1c3 0207 	rsb	r2, r3, #7
1a001426:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001428:	2401      	movs	r4, #1
1a00142a:	fa04 f203 	lsl.w	r2, r4, r3
1a00142e:	490b      	ldr	r1, [pc, #44]	; (1a00145c <xTaskPriorityDisinherit+0xb0>)
1a001430:	6808      	ldr	r0, [r1, #0]
1a001432:	4302      	orrs	r2, r0
1a001434:	600a      	str	r2, [r1, #0]
1a001436:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00143a:	009a      	lsls	r2, r3, #2
1a00143c:	4629      	mov	r1, r5
1a00143e:	4806      	ldr	r0, [pc, #24]	; (1a001458 <xTaskPriorityDisinherit+0xac>)
1a001440:	4410      	add	r0, r2
1a001442:	f000 f84d 	bl	1a0014e0 <vListInsertEnd>
					xReturn = pdTRUE;
1a001446:	4620      	mov	r0, r4
1a001448:	e7d4      	b.n	1a0013f4 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a00144a:	2000      	movs	r0, #0
	}
1a00144c:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a00144e:	2000      	movs	r0, #0
1a001450:	e7d0      	b.n	1a0013f4 <xTaskPriorityDisinherit+0x48>
1a001452:	bf00      	nop
1a001454:	100020f0 	.word	0x100020f0
1a001458:	100020fc 	.word	0x100020fc
1a00145c:	1000219c 	.word	0x1000219c

1a001460 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001460:	b510      	push	{r4, lr}
1a001462:	b082      	sub	sp, #8
1a001464:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a001466:	9001      	str	r0, [sp, #4]
1a001468:	2300      	movs	r3, #0
1a00146a:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a00146c:	f000 fc02 	bl	1a001c74 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001470:	9901      	ldr	r1, [sp, #4]
1a001472:	4622      	mov	r2, r4
1a001474:	4804      	ldr	r0, [pc, #16]	; (1a001488 <vAssertCalled+0x28>)
1a001476:	f002 fe7b 	bl	1a004170 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a00147a:	9b00      	ldr	r3, [sp, #0]
1a00147c:	2b00      	cmp	r3, #0
1a00147e:	d0fc      	beq.n	1a00147a <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001480:	f000 fc1a 	bl	1a001cb8 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a001484:	b002      	add	sp, #8
1a001486:	bd10      	pop	{r4, pc}
1a001488:	1a004714 	.word	0x1a004714

1a00148c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a00148c:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a00148e:	4804      	ldr	r0, [pc, #16]	; (1a0014a0 <vApplicationMallocFailedHook+0x14>)
1a001490:	f002 fef4 	bl	1a00427c <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a001494:	4903      	ldr	r1, [pc, #12]	; (1a0014a4 <vApplicationMallocFailedHook+0x18>)
1a001496:	202c      	movs	r0, #44	; 0x2c
1a001498:	f7ff ffe2 	bl	1a001460 <vAssertCalled>
}
1a00149c:	bd08      	pop	{r3, pc}
1a00149e:	bf00      	nop
1a0014a0:	1a0046a0 	.word	0x1a0046a0
1a0014a4:	1a0046c4 	.word	0x1a0046c4

1a0014a8 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a0014a8:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a0014aa:	4804      	ldr	r0, [pc, #16]	; (1a0014bc <vApplicationStackOverflowHook+0x14>)
1a0014ac:	f002 fe60 	bl	1a004170 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a0014b0:	4903      	ldr	r1, [pc, #12]	; (1a0014c0 <vApplicationStackOverflowHook+0x18>)
1a0014b2:	2050      	movs	r0, #80	; 0x50
1a0014b4:	f7ff ffd4 	bl	1a001460 <vAssertCalled>
}
1a0014b8:	bd08      	pop	{r3, pc}
1a0014ba:	bf00      	nop
1a0014bc:	1a0046e4 	.word	0x1a0046e4
1a0014c0:	1a0046c4 	.word	0x1a0046c4

1a0014c4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0014c4:	f100 0308 	add.w	r3, r0, #8
1a0014c8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a0014ca:	f04f 32ff 	mov.w	r2, #4294967295
1a0014ce:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0014d0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0014d2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a0014d4:	2300      	movs	r3, #0
1a0014d6:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a0014d8:	4770      	bx	lr

1a0014da <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a0014da:	2300      	movs	r3, #0
1a0014dc:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a0014de:	4770      	bx	lr

1a0014e0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a0014e0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0014e2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0014e4:	689a      	ldr	r2, [r3, #8]
1a0014e6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0014e8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0014ea:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0014ec:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0014ee:	6803      	ldr	r3, [r0, #0]
1a0014f0:	3301      	adds	r3, #1
1a0014f2:	6003      	str	r3, [r0, #0]
}
1a0014f4:	4770      	bx	lr

1a0014f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0014f6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0014f8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0014fa:	f1b5 3fff 	cmp.w	r5, #4294967295
1a0014fe:	d002      	beq.n	1a001506 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001500:	f100 0208 	add.w	r2, r0, #8
1a001504:	e002      	b.n	1a00150c <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a001506:	6902      	ldr	r2, [r0, #16]
1a001508:	e004      	b.n	1a001514 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00150a:	461a      	mov	r2, r3
1a00150c:	6853      	ldr	r3, [r2, #4]
1a00150e:	681c      	ldr	r4, [r3, #0]
1a001510:	42ac      	cmp	r4, r5
1a001512:	d9fa      	bls.n	1a00150a <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001514:	6853      	ldr	r3, [r2, #4]
1a001516:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001518:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a00151a:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a00151c:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00151e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001520:	6803      	ldr	r3, [r0, #0]
1a001522:	3301      	adds	r3, #1
1a001524:	6003      	str	r3, [r0, #0]
}
1a001526:	bc30      	pop	{r4, r5}
1a001528:	4770      	bx	lr

1a00152a <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a00152a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a00152c:	6841      	ldr	r1, [r0, #4]
1a00152e:	6882      	ldr	r2, [r0, #8]
1a001530:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001532:	6841      	ldr	r1, [r0, #4]
1a001534:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001536:	685a      	ldr	r2, [r3, #4]
1a001538:	4282      	cmp	r2, r0
1a00153a:	d006      	beq.n	1a00154a <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a00153c:	2200      	movs	r2, #0
1a00153e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001540:	681a      	ldr	r2, [r3, #0]
1a001542:	3a01      	subs	r2, #1
1a001544:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a001546:	6818      	ldr	r0, [r3, #0]
}
1a001548:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a00154a:	6882      	ldr	r2, [r0, #8]
1a00154c:	605a      	str	r2, [r3, #4]
1a00154e:	e7f5      	b.n	1a00153c <uxListRemove+0x12>

1a001550 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a001550:	b510      	push	{r4, lr}
1a001552:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a001554:	f000 fb8e 	bl	1a001c74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a001558:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00155a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00155c:	429a      	cmp	r2, r3
1a00155e:	d004      	beq.n	1a00156a <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a001560:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a001562:	f000 fba9 	bl	1a001cb8 <vPortExitCritical>

	return xReturn;
}
1a001566:	4620      	mov	r0, r4
1a001568:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a00156a:	2401      	movs	r4, #1
1a00156c:	e7f9      	b.n	1a001562 <prvIsQueueFull+0x12>

1a00156e <prvIsQueueEmpty>:
{
1a00156e:	b510      	push	{r4, lr}
1a001570:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001572:	f000 fb7f 	bl	1a001c74 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a001576:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001578:	b923      	cbnz	r3, 1a001584 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a00157a:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a00157c:	f000 fb9c 	bl	1a001cb8 <vPortExitCritical>
}
1a001580:	4620      	mov	r0, r4
1a001582:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a001584:	2400      	movs	r4, #0
1a001586:	e7f9      	b.n	1a00157c <prvIsQueueEmpty+0xe>

1a001588 <prvCopyDataToQueue>:
{
1a001588:	b570      	push	{r4, r5, r6, lr}
1a00158a:	4604      	mov	r4, r0
1a00158c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a00158e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a001590:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001592:	b95a      	cbnz	r2, 1a0015ac <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001594:	6803      	ldr	r3, [r0, #0]
1a001596:	b11b      	cbz	r3, 1a0015a0 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a001598:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a00159a:	3501      	adds	r5, #1
1a00159c:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a00159e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a0015a0:	6840      	ldr	r0, [r0, #4]
1a0015a2:	f7ff ff03 	bl	1a0013ac <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a0015a6:	2300      	movs	r3, #0
1a0015a8:	6063      	str	r3, [r4, #4]
1a0015aa:	e7f6      	b.n	1a00159a <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a0015ac:	b96e      	cbnz	r6, 1a0015ca <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a0015ae:	6880      	ldr	r0, [r0, #8]
1a0015b0:	f002 fa43 	bl	1a003a3a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a0015b4:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0015b6:	68a3      	ldr	r3, [r4, #8]
1a0015b8:	4413      	add	r3, r2
1a0015ba:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0015bc:	6862      	ldr	r2, [r4, #4]
1a0015be:	4293      	cmp	r3, r2
1a0015c0:	d319      	bcc.n	1a0015f6 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a0015c2:	6823      	ldr	r3, [r4, #0]
1a0015c4:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a0015c6:	2000      	movs	r0, #0
1a0015c8:	e7e7      	b.n	1a00159a <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0015ca:	68c0      	ldr	r0, [r0, #12]
1a0015cc:	f002 fa35 	bl	1a003a3a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a0015d0:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0015d2:	4252      	negs	r2, r2
1a0015d4:	68e3      	ldr	r3, [r4, #12]
1a0015d6:	4413      	add	r3, r2
1a0015d8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0015da:	6821      	ldr	r1, [r4, #0]
1a0015dc:	428b      	cmp	r3, r1
1a0015de:	d202      	bcs.n	1a0015e6 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0015e0:	6863      	ldr	r3, [r4, #4]
1a0015e2:	441a      	add	r2, r3
1a0015e4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0015e6:	2e02      	cmp	r6, #2
1a0015e8:	d001      	beq.n	1a0015ee <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a0015ea:	2000      	movs	r0, #0
1a0015ec:	e7d5      	b.n	1a00159a <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0015ee:	b125      	cbz	r5, 1a0015fa <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a0015f0:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a0015f2:	2000      	movs	r0, #0
1a0015f4:	e7d1      	b.n	1a00159a <prvCopyDataToQueue+0x12>
1a0015f6:	2000      	movs	r0, #0
1a0015f8:	e7cf      	b.n	1a00159a <prvCopyDataToQueue+0x12>
1a0015fa:	2000      	movs	r0, #0
1a0015fc:	e7cd      	b.n	1a00159a <prvCopyDataToQueue+0x12>

1a0015fe <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0015fe:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001600:	b172      	cbz	r2, 1a001620 <prvCopyDataFromQueue+0x22>
{
1a001602:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a001604:	68c3      	ldr	r3, [r0, #12]
1a001606:	4413      	add	r3, r2
1a001608:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a00160a:	6844      	ldr	r4, [r0, #4]
1a00160c:	42a3      	cmp	r3, r4
1a00160e:	d301      	bcc.n	1a001614 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a001610:	6803      	ldr	r3, [r0, #0]
1a001612:	60c3      	str	r3, [r0, #12]
1a001614:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a001616:	68c1      	ldr	r1, [r0, #12]
1a001618:	4620      	mov	r0, r4
1a00161a:	f002 fa0e 	bl	1a003a3a <memcpy>
}
1a00161e:	bd10      	pop	{r4, pc}
1a001620:	4770      	bx	lr

1a001622 <prvUnlockQueue>:
{
1a001622:	b538      	push	{r3, r4, r5, lr}
1a001624:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a001626:	f000 fb25 	bl	1a001c74 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a00162a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a00162e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a001630:	e003      	b.n	1a00163a <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a001632:	f7ff fea5 	bl	1a001380 <vTaskMissedYield>
			--cTxLock;
1a001636:	3c01      	subs	r4, #1
1a001638:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a00163a:	2c00      	cmp	r4, #0
1a00163c:	dd08      	ble.n	1a001650 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00163e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a001640:	b133      	cbz	r3, 1a001650 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001642:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a001646:	f7ff fe07 	bl	1a001258 <xTaskRemoveFromEventList>
1a00164a:	2800      	cmp	r0, #0
1a00164c:	d0f3      	beq.n	1a001636 <prvUnlockQueue+0x14>
1a00164e:	e7f0      	b.n	1a001632 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a001650:	23ff      	movs	r3, #255	; 0xff
1a001652:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a001656:	f000 fb2f 	bl	1a001cb8 <vPortExitCritical>
	taskENTER_CRITICAL();
1a00165a:	f000 fb0b 	bl	1a001c74 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a00165e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a001662:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a001664:	e003      	b.n	1a00166e <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a001666:	f7ff fe8b 	bl	1a001380 <vTaskMissedYield>
				--cRxLock;
1a00166a:	3c01      	subs	r4, #1
1a00166c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00166e:	2c00      	cmp	r4, #0
1a001670:	dd08      	ble.n	1a001684 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001672:	692b      	ldr	r3, [r5, #16]
1a001674:	b133      	cbz	r3, 1a001684 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001676:	f105 0010 	add.w	r0, r5, #16
1a00167a:	f7ff fded 	bl	1a001258 <xTaskRemoveFromEventList>
1a00167e:	2800      	cmp	r0, #0
1a001680:	d0f3      	beq.n	1a00166a <prvUnlockQueue+0x48>
1a001682:	e7f0      	b.n	1a001666 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a001684:	23ff      	movs	r3, #255	; 0xff
1a001686:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a00168a:	f000 fb15 	bl	1a001cb8 <vPortExitCritical>
}
1a00168e:	bd38      	pop	{r3, r4, r5, pc}

1a001690 <xQueueGenericReset>:
{
1a001690:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a001692:	b1e0      	cbz	r0, 1a0016ce <xQueueGenericReset+0x3e>
1a001694:	4604      	mov	r4, r0
1a001696:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a001698:	f000 faec 	bl	1a001c74 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a00169c:	6821      	ldr	r1, [r4, #0]
1a00169e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0016a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0016a2:	fb03 1002 	mla	r0, r3, r2, r1
1a0016a6:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a0016a8:	2000      	movs	r0, #0
1a0016aa:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a0016ac:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a0016ae:	3a01      	subs	r2, #1
1a0016b0:	fb02 1303 	mla	r3, r2, r3, r1
1a0016b4:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a0016b6:	23ff      	movs	r3, #255	; 0xff
1a0016b8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a0016bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a0016c0:	b9ed      	cbnz	r5, 1a0016fe <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0016c2:	6923      	ldr	r3, [r4, #16]
1a0016c4:	b963      	cbnz	r3, 1a0016e0 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a0016c6:	f000 faf7 	bl	1a001cb8 <vPortExitCritical>
}
1a0016ca:	2001      	movs	r0, #1
1a0016cc:	bd38      	pop	{r3, r4, r5, pc}
1a0016ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016d2:	f383 8811 	msr	BASEPRI, r3
1a0016d6:	f3bf 8f6f 	isb	sy
1a0016da:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0016de:	e7fe      	b.n	1a0016de <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0016e0:	f104 0010 	add.w	r0, r4, #16
1a0016e4:	f7ff fdb8 	bl	1a001258 <xTaskRemoveFromEventList>
1a0016e8:	2800      	cmp	r0, #0
1a0016ea:	d0ec      	beq.n	1a0016c6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a0016ec:	4b08      	ldr	r3, [pc, #32]	; (1a001710 <xQueueGenericReset+0x80>)
1a0016ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0016f2:	601a      	str	r2, [r3, #0]
1a0016f4:	f3bf 8f4f 	dsb	sy
1a0016f8:	f3bf 8f6f 	isb	sy
1a0016fc:	e7e3      	b.n	1a0016c6 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a0016fe:	f104 0010 	add.w	r0, r4, #16
1a001702:	f7ff fedf 	bl	1a0014c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a001706:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00170a:	f7ff fedb 	bl	1a0014c4 <vListInitialise>
1a00170e:	e7da      	b.n	1a0016c6 <xQueueGenericReset+0x36>
1a001710:	e000ed04 	.word	0xe000ed04

1a001714 <prvInitialiseNewQueue>:
{
1a001714:	b538      	push	{r3, r4, r5, lr}
1a001716:	461d      	mov	r5, r3
1a001718:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a00171a:	460b      	mov	r3, r1
1a00171c:	b949      	cbnz	r1, 1a001732 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a00171e:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a001720:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a001722:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a001724:	2101      	movs	r1, #1
1a001726:	4620      	mov	r0, r4
1a001728:	f7ff ffb2 	bl	1a001690 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a00172c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a001730:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a001732:	6022      	str	r2, [r4, #0]
1a001734:	e7f4      	b.n	1a001720 <prvInitialiseNewQueue+0xc>

1a001736 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a001736:	b940      	cbnz	r0, 1a00174a <xQueueGenericCreate+0x14>
1a001738:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00173c:	f383 8811 	msr	BASEPRI, r3
1a001740:	f3bf 8f6f 	isb	sy
1a001744:	f3bf 8f4f 	dsb	sy
1a001748:	e7fe      	b.n	1a001748 <xQueueGenericCreate+0x12>
	{
1a00174a:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00174c:	b083      	sub	sp, #12
1a00174e:	4605      	mov	r5, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a001750:	b199      	cbz	r1, 1a00177a <xQueueGenericCreate+0x44>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001752:	fb01 f000 	mul.w	r0, r1, r0
1a001756:	4617      	mov	r7, r2
1a001758:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a00175a:	3050      	adds	r0, #80	; 0x50
1a00175c:	f7fe ff72 	bl	1a000644 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a001760:	4606      	mov	r6, r0
1a001762:	b138      	cbz	r0, 1a001774 <xQueueGenericCreate+0x3e>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a001764:	9000      	str	r0, [sp, #0]
1a001766:	463b      	mov	r3, r7
1a001768:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a00176c:	4621      	mov	r1, r4
1a00176e:	4628      	mov	r0, r5
1a001770:	f7ff ffd0 	bl	1a001714 <prvInitialiseNewQueue>
	}
1a001774:	4630      	mov	r0, r6
1a001776:	b003      	add	sp, #12
1a001778:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
1a00177a:	2000      	movs	r0, #0
1a00177c:	e7eb      	b.n	1a001756 <xQueueGenericCreate+0x20>
1a00177e:	Address 0x1a00177e is out of bounds.


1a001780 <xQueueGenericSend>:
{
1a001780:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001782:	b085      	sub	sp, #20
1a001784:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a001786:	b178      	cbz	r0, 1a0017a8 <xQueueGenericSend+0x28>
1a001788:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00178a:	b1b1      	cbz	r1, 1a0017ba <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a00178c:	2b02      	cmp	r3, #2
1a00178e:	d120      	bne.n	1a0017d2 <xQueueGenericSend+0x52>
1a001790:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a001792:	2a01      	cmp	r2, #1
1a001794:	d01d      	beq.n	1a0017d2 <xQueueGenericSend+0x52>
1a001796:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00179a:	f383 8811 	msr	BASEPRI, r3
1a00179e:	f3bf 8f6f 	isb	sy
1a0017a2:	f3bf 8f4f 	dsb	sy
1a0017a6:	e7fe      	b.n	1a0017a6 <xQueueGenericSend+0x26>
1a0017a8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017ac:	f383 8811 	msr	BASEPRI, r3
1a0017b0:	f3bf 8f6f 	isb	sy
1a0017b4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0017b8:	e7fe      	b.n	1a0017b8 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0017ba:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0017bc:	2a00      	cmp	r2, #0
1a0017be:	d0e5      	beq.n	1a00178c <xQueueGenericSend+0xc>
1a0017c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017c4:	f383 8811 	msr	BASEPRI, r3
1a0017c8:	f3bf 8f6f 	isb	sy
1a0017cc:	f3bf 8f4f 	dsb	sy
1a0017d0:	e7fe      	b.n	1a0017d0 <xQueueGenericSend+0x50>
1a0017d2:	461e      	mov	r6, r3
1a0017d4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0017d6:	f7ff fdd9 	bl	1a00138c <xTaskGetSchedulerState>
1a0017da:	b950      	cbnz	r0, 1a0017f2 <xQueueGenericSend+0x72>
1a0017dc:	9b01      	ldr	r3, [sp, #4]
1a0017de:	b153      	cbz	r3, 1a0017f6 <xQueueGenericSend+0x76>
1a0017e0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017e4:	f383 8811 	msr	BASEPRI, r3
1a0017e8:	f3bf 8f6f 	isb	sy
1a0017ec:	f3bf 8f4f 	dsb	sy
1a0017f0:	e7fe      	b.n	1a0017f0 <xQueueGenericSend+0x70>
1a0017f2:	2500      	movs	r5, #0
1a0017f4:	e03b      	b.n	1a00186e <xQueueGenericSend+0xee>
1a0017f6:	2500      	movs	r5, #0
1a0017f8:	e039      	b.n	1a00186e <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0017fa:	4632      	mov	r2, r6
1a0017fc:	4639      	mov	r1, r7
1a0017fe:	4620      	mov	r0, r4
1a001800:	f7ff fec2 	bl	1a001588 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001804:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001806:	b96b      	cbnz	r3, 1a001824 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a001808:	b138      	cbz	r0, 1a00181a <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a00180a:	4b3c      	ldr	r3, [pc, #240]	; (1a0018fc <xQueueGenericSend+0x17c>)
1a00180c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001810:	601a      	str	r2, [r3, #0]
1a001812:	f3bf 8f4f 	dsb	sy
1a001816:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a00181a:	f000 fa4d 	bl	1a001cb8 <vPortExitCritical>
				return pdPASS;
1a00181e:	2001      	movs	r0, #1
}
1a001820:	b005      	add	sp, #20
1a001822:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001824:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001828:	f7ff fd16 	bl	1a001258 <xTaskRemoveFromEventList>
1a00182c:	2800      	cmp	r0, #0
1a00182e:	d0f4      	beq.n	1a00181a <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a001830:	4b32      	ldr	r3, [pc, #200]	; (1a0018fc <xQueueGenericSend+0x17c>)
1a001832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001836:	601a      	str	r2, [r3, #0]
1a001838:	f3bf 8f4f 	dsb	sy
1a00183c:	f3bf 8f6f 	isb	sy
1a001840:	e7eb      	b.n	1a00181a <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a001842:	f000 fa39 	bl	1a001cb8 <vPortExitCritical>
					return errQUEUE_FULL;
1a001846:	2000      	movs	r0, #0
1a001848:	e7ea      	b.n	1a001820 <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a00184a:	a802      	add	r0, sp, #8
1a00184c:	f7ff fd4a 	bl	1a0012e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001850:	2501      	movs	r5, #1
1a001852:	e019      	b.n	1a001888 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a001854:	2300      	movs	r3, #0
1a001856:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00185a:	e021      	b.n	1a0018a0 <xQueueGenericSend+0x120>
1a00185c:	2300      	movs	r3, #0
1a00185e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001862:	e023      	b.n	1a0018ac <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a001864:	4620      	mov	r0, r4
1a001866:	f7ff fedc 	bl	1a001622 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a00186a:	f7ff fbb7 	bl	1a000fdc <xTaskResumeAll>
		taskENTER_CRITICAL();
1a00186e:	f000 fa01 	bl	1a001c74 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001872:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001874:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001876:	429a      	cmp	r2, r3
1a001878:	d3bf      	bcc.n	1a0017fa <xQueueGenericSend+0x7a>
1a00187a:	2e02      	cmp	r6, #2
1a00187c:	d0bd      	beq.n	1a0017fa <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00187e:	9b01      	ldr	r3, [sp, #4]
1a001880:	2b00      	cmp	r3, #0
1a001882:	d0de      	beq.n	1a001842 <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a001884:	2d00      	cmp	r5, #0
1a001886:	d0e0      	beq.n	1a00184a <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a001888:	f000 fa16 	bl	1a001cb8 <vPortExitCritical>
		vTaskSuspendAll();
1a00188c:	f7ff fb0c 	bl	1a000ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001890:	f000 f9f0 	bl	1a001c74 <vPortEnterCritical>
1a001894:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001898:	b25b      	sxtb	r3, r3
1a00189a:	f1b3 3fff 	cmp.w	r3, #4294967295
1a00189e:	d0d9      	beq.n	1a001854 <xQueueGenericSend+0xd4>
1a0018a0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0018a4:	b25b      	sxtb	r3, r3
1a0018a6:	f1b3 3fff 	cmp.w	r3, #4294967295
1a0018aa:	d0d7      	beq.n	1a00185c <xQueueGenericSend+0xdc>
1a0018ac:	f000 fa04 	bl	1a001cb8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0018b0:	a901      	add	r1, sp, #4
1a0018b2:	a802      	add	r0, sp, #8
1a0018b4:	f7ff fd22 	bl	1a0012fc <xTaskCheckForTimeOut>
1a0018b8:	b9c8      	cbnz	r0, 1a0018ee <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a0018ba:	4620      	mov	r0, r4
1a0018bc:	f7ff fe48 	bl	1a001550 <prvIsQueueFull>
1a0018c0:	2800      	cmp	r0, #0
1a0018c2:	d0cf      	beq.n	1a001864 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a0018c4:	9901      	ldr	r1, [sp, #4]
1a0018c6:	f104 0010 	add.w	r0, r4, #16
1a0018ca:	f7ff fc91 	bl	1a0011f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0018ce:	4620      	mov	r0, r4
1a0018d0:	f7ff fea7 	bl	1a001622 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0018d4:	f7ff fb82 	bl	1a000fdc <xTaskResumeAll>
1a0018d8:	2800      	cmp	r0, #0
1a0018da:	d1c8      	bne.n	1a00186e <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a0018dc:	4b07      	ldr	r3, [pc, #28]	; (1a0018fc <xQueueGenericSend+0x17c>)
1a0018de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0018e2:	601a      	str	r2, [r3, #0]
1a0018e4:	f3bf 8f4f 	dsb	sy
1a0018e8:	f3bf 8f6f 	isb	sy
1a0018ec:	e7bf      	b.n	1a00186e <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a0018ee:	4620      	mov	r0, r4
1a0018f0:	f7ff fe97 	bl	1a001622 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0018f4:	f7ff fb72 	bl	1a000fdc <xTaskResumeAll>
			return errQUEUE_FULL;
1a0018f8:	2000      	movs	r0, #0
1a0018fa:	e791      	b.n	1a001820 <xQueueGenericSend+0xa0>
1a0018fc:	e000ed04 	.word	0xe000ed04

1a001900 <xQueueGenericSendFromISR>:
{
1a001900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a001904:	b178      	cbz	r0, 1a001926 <xQueueGenericSendFromISR+0x26>
1a001906:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001908:	b1b1      	cbz	r1, 1a001938 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a00190a:	2b02      	cmp	r3, #2
1a00190c:	d120      	bne.n	1a001950 <xQueueGenericSendFromISR+0x50>
1a00190e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a001910:	2801      	cmp	r0, #1
1a001912:	d01d      	beq.n	1a001950 <xQueueGenericSendFromISR+0x50>
1a001914:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001918:	f383 8811 	msr	BASEPRI, r3
1a00191c:	f3bf 8f6f 	isb	sy
1a001920:	f3bf 8f4f 	dsb	sy
1a001924:	e7fe      	b.n	1a001924 <xQueueGenericSendFromISR+0x24>
1a001926:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00192a:	f383 8811 	msr	BASEPRI, r3
1a00192e:	f3bf 8f6f 	isb	sy
1a001932:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001936:	e7fe      	b.n	1a001936 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001938:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a00193a:	2800      	cmp	r0, #0
1a00193c:	d0e5      	beq.n	1a00190a <xQueueGenericSendFromISR+0xa>
1a00193e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001942:	f383 8811 	msr	BASEPRI, r3
1a001946:	f3bf 8f6f 	isb	sy
1a00194a:	f3bf 8f4f 	dsb	sy
1a00194e:	e7fe      	b.n	1a00194e <xQueueGenericSendFromISR+0x4e>
1a001950:	461f      	mov	r7, r3
1a001952:	4690      	mov	r8, r2
1a001954:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a001956:	f000 fab7 	bl	1a001ec8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a00195a:	f3ef 8611 	mrs	r6, BASEPRI
1a00195e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001962:	f383 8811 	msr	BASEPRI, r3
1a001966:	f3bf 8f6f 	isb	sy
1a00196a:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00196e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a001970:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a001972:	429a      	cmp	r2, r3
1a001974:	d306      	bcc.n	1a001984 <xQueueGenericSendFromISR+0x84>
1a001976:	2f02      	cmp	r7, #2
1a001978:	d004      	beq.n	1a001984 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a00197a:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a00197c:	f386 8811 	msr	BASEPRI, r6
}
1a001980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a001984:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001988:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a00198a:	463a      	mov	r2, r7
1a00198c:	4649      	mov	r1, r9
1a00198e:	4620      	mov	r0, r4
1a001990:	f7ff fdfa 	bl	1a001588 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a001994:	f1b5 3fff 	cmp.w	r5, #4294967295
1a001998:	d005      	beq.n	1a0019a6 <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a00199a:	1c6b      	adds	r3, r5, #1
1a00199c:	b25b      	sxtb	r3, r3
1a00199e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a0019a2:	2001      	movs	r0, #1
1a0019a4:	e7ea      	b.n	1a00197c <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0019a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0019a8:	b90b      	cbnz	r3, 1a0019ae <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a0019aa:	2001      	movs	r0, #1
1a0019ac:	e7e6      	b.n	1a00197c <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0019ae:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0019b2:	f7ff fc51 	bl	1a001258 <xTaskRemoveFromEventList>
1a0019b6:	b130      	cbz	r0, 1a0019c6 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a0019b8:	f1b8 0f00 	cmp.w	r8, #0
1a0019bc:	d005      	beq.n	1a0019ca <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a0019be:	2001      	movs	r0, #1
1a0019c0:	f8c8 0000 	str.w	r0, [r8]
1a0019c4:	e7da      	b.n	1a00197c <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a0019c6:	2001      	movs	r0, #1
1a0019c8:	e7d8      	b.n	1a00197c <xQueueGenericSendFromISR+0x7c>
1a0019ca:	2001      	movs	r0, #1
1a0019cc:	e7d6      	b.n	1a00197c <xQueueGenericSendFromISR+0x7c>
1a0019ce:	Address 0x1a0019ce is out of bounds.


1a0019d0 <xQueueReceive>:
{
1a0019d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0019d2:	b085      	sub	sp, #20
1a0019d4:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a0019d6:	b180      	cbz	r0, 1a0019fa <xQueueReceive+0x2a>
1a0019d8:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0019da:	b1b9      	cbz	r1, 1a001a0c <xQueueReceive+0x3c>
1a0019dc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0019de:	f7ff fcd5 	bl	1a00138c <xTaskGetSchedulerState>
1a0019e2:	b9f8      	cbnz	r0, 1a001a24 <xQueueReceive+0x54>
1a0019e4:	9b01      	ldr	r3, [sp, #4]
1a0019e6:	b1fb      	cbz	r3, 1a001a28 <xQueueReceive+0x58>
	__asm volatile
1a0019e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019ec:	f383 8811 	msr	BASEPRI, r3
1a0019f0:	f3bf 8f6f 	isb	sy
1a0019f4:	f3bf 8f4f 	dsb	sy
1a0019f8:	e7fe      	b.n	1a0019f8 <xQueueReceive+0x28>
1a0019fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019fe:	f383 8811 	msr	BASEPRI, r3
1a001a02:	f3bf 8f6f 	isb	sy
1a001a06:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a001a0a:	e7fe      	b.n	1a001a0a <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001a0c:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001a0e:	2b00      	cmp	r3, #0
1a001a10:	d0e4      	beq.n	1a0019dc <xQueueReceive+0xc>
1a001a12:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a16:	f383 8811 	msr	BASEPRI, r3
1a001a1a:	f3bf 8f6f 	isb	sy
1a001a1e:	f3bf 8f4f 	dsb	sy
1a001a22:	e7fe      	b.n	1a001a22 <xQueueReceive+0x52>
1a001a24:	2600      	movs	r6, #0
1a001a26:	e03e      	b.n	1a001aa6 <xQueueReceive+0xd6>
1a001a28:	2600      	movs	r6, #0
1a001a2a:	e03c      	b.n	1a001aa6 <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001a2c:	4639      	mov	r1, r7
1a001a2e:	4620      	mov	r0, r4
1a001a30:	f7ff fde5 	bl	1a0015fe <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001a34:	3d01      	subs	r5, #1
1a001a36:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001a38:	6923      	ldr	r3, [r4, #16]
1a001a3a:	b923      	cbnz	r3, 1a001a46 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a001a3c:	f000 f93c 	bl	1a001cb8 <vPortExitCritical>
				return pdPASS;
1a001a40:	2001      	movs	r0, #1
}
1a001a42:	b005      	add	sp, #20
1a001a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001a46:	f104 0010 	add.w	r0, r4, #16
1a001a4a:	f7ff fc05 	bl	1a001258 <xTaskRemoveFromEventList>
1a001a4e:	2800      	cmp	r0, #0
1a001a50:	d0f4      	beq.n	1a001a3c <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a001a52:	4b35      	ldr	r3, [pc, #212]	; (1a001b28 <xQueueReceive+0x158>)
1a001a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001a58:	601a      	str	r2, [r3, #0]
1a001a5a:	f3bf 8f4f 	dsb	sy
1a001a5e:	f3bf 8f6f 	isb	sy
1a001a62:	e7eb      	b.n	1a001a3c <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a001a64:	f000 f928 	bl	1a001cb8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001a68:	2000      	movs	r0, #0
1a001a6a:	e7ea      	b.n	1a001a42 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a001a6c:	a802      	add	r0, sp, #8
1a001a6e:	f7ff fc39 	bl	1a0012e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001a72:	2601      	movs	r6, #1
1a001a74:	e021      	b.n	1a001aba <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a001a76:	2300      	movs	r3, #0
1a001a78:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001a7c:	e029      	b.n	1a001ad2 <xQueueReceive+0x102>
1a001a7e:	2300      	movs	r3, #0
1a001a80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001a84:	e02b      	b.n	1a001ade <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a001a86:	4620      	mov	r0, r4
1a001a88:	f7ff fdcb 	bl	1a001622 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a001a8c:	f7ff faa6 	bl	1a000fdc <xTaskResumeAll>
1a001a90:	e009      	b.n	1a001aa6 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a001a92:	4620      	mov	r0, r4
1a001a94:	f7ff fdc5 	bl	1a001622 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001a98:	f7ff faa0 	bl	1a000fdc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001a9c:	4620      	mov	r0, r4
1a001a9e:	f7ff fd66 	bl	1a00156e <prvIsQueueEmpty>
1a001aa2:	2800      	cmp	r0, #0
1a001aa4:	d13d      	bne.n	1a001b22 <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a001aa6:	f000 f8e5 	bl	1a001c74 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001aaa:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001aac:	2d00      	cmp	r5, #0
1a001aae:	d1bd      	bne.n	1a001a2c <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001ab0:	9b01      	ldr	r3, [sp, #4]
1a001ab2:	2b00      	cmp	r3, #0
1a001ab4:	d0d6      	beq.n	1a001a64 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a001ab6:	2e00      	cmp	r6, #0
1a001ab8:	d0d8      	beq.n	1a001a6c <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a001aba:	f000 f8fd 	bl	1a001cb8 <vPortExitCritical>
		vTaskSuspendAll();
1a001abe:	f7ff f9f3 	bl	1a000ea8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001ac2:	f000 f8d7 	bl	1a001c74 <vPortEnterCritical>
1a001ac6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001aca:	b25b      	sxtb	r3, r3
1a001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001ad0:	d0d1      	beq.n	1a001a76 <xQueueReceive+0xa6>
1a001ad2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001ad6:	b25b      	sxtb	r3, r3
1a001ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001adc:	d0cf      	beq.n	1a001a7e <xQueueReceive+0xae>
1a001ade:	f000 f8eb 	bl	1a001cb8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001ae2:	a901      	add	r1, sp, #4
1a001ae4:	a802      	add	r0, sp, #8
1a001ae6:	f7ff fc09 	bl	1a0012fc <xTaskCheckForTimeOut>
1a001aea:	2800      	cmp	r0, #0
1a001aec:	d1d1      	bne.n	1a001a92 <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a001aee:	4620      	mov	r0, r4
1a001af0:	f7ff fd3d 	bl	1a00156e <prvIsQueueEmpty>
1a001af4:	2800      	cmp	r0, #0
1a001af6:	d0c6      	beq.n	1a001a86 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a001af8:	9901      	ldr	r1, [sp, #4]
1a001afa:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001afe:	f7ff fb77 	bl	1a0011f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001b02:	4620      	mov	r0, r4
1a001b04:	f7ff fd8d 	bl	1a001622 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001b08:	f7ff fa68 	bl	1a000fdc <xTaskResumeAll>
1a001b0c:	2800      	cmp	r0, #0
1a001b0e:	d1ca      	bne.n	1a001aa6 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a001b10:	4b05      	ldr	r3, [pc, #20]	; (1a001b28 <xQueueReceive+0x158>)
1a001b12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001b16:	601a      	str	r2, [r3, #0]
1a001b18:	f3bf 8f4f 	dsb	sy
1a001b1c:	f3bf 8f6f 	isb	sy
1a001b20:	e7c1      	b.n	1a001aa6 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a001b22:	2000      	movs	r0, #0
1a001b24:	e78d      	b.n	1a001a42 <xQueueReceive+0x72>
1a001b26:	bf00      	nop
1a001b28:	e000ed04 	.word	0xe000ed04

1a001b2c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001b2c:	2300      	movs	r3, #0
1a001b2e:	2b07      	cmp	r3, #7
1a001b30:	d80c      	bhi.n	1a001b4c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a001b32:	4a07      	ldr	r2, [pc, #28]	; (1a001b50 <vQueueAddToRegistry+0x24>)
1a001b34:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001b38:	b10a      	cbz	r2, 1a001b3e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a001b3a:	3301      	adds	r3, #1
1a001b3c:	e7f7      	b.n	1a001b2e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a001b3e:	4a04      	ldr	r2, [pc, #16]	; (1a001b50 <vQueueAddToRegistry+0x24>)
1a001b40:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001b44:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001b48:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a001b4a:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a001b4c:	4770      	bx	lr
1a001b4e:	bf00      	nop
1a001b50:	10002270 	.word	0x10002270

1a001b54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001b54:	b570      	push	{r4, r5, r6, lr}
1a001b56:	4604      	mov	r4, r0
1a001b58:	460d      	mov	r5, r1
1a001b5a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a001b5c:	f000 f88a 	bl	1a001c74 <vPortEnterCritical>
1a001b60:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001b64:	b25b      	sxtb	r3, r3
1a001b66:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001b6a:	d00d      	beq.n	1a001b88 <vQueueWaitForMessageRestricted+0x34>
1a001b6c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001b70:	b25b      	sxtb	r3, r3
1a001b72:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001b76:	d00b      	beq.n	1a001b90 <vQueueWaitForMessageRestricted+0x3c>
1a001b78:	f000 f89e 	bl	1a001cb8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001b7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a001b7e:	b15b      	cbz	r3, 1a001b98 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001b80:	4620      	mov	r0, r4
1a001b82:	f7ff fd4e 	bl	1a001622 <prvUnlockQueue>
	}
1a001b86:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001b88:	2300      	movs	r3, #0
1a001b8a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a001b8e:	e7ed      	b.n	1a001b6c <vQueueWaitForMessageRestricted+0x18>
1a001b90:	2300      	movs	r3, #0
1a001b92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001b96:	e7ef      	b.n	1a001b78 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001b98:	4632      	mov	r2, r6
1a001b9a:	4629      	mov	r1, r5
1a001b9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001ba0:	f7ff fb3e 	bl	1a001220 <vTaskPlaceOnEventListRestricted>
1a001ba4:	e7ec      	b.n	1a001b80 <vQueueWaitForMessageRestricted+0x2c>
1a001ba6:	Address 0x1a001ba6 is out of bounds.


1a001ba8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001ba8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001baa:	2300      	movs	r3, #0
1a001bac:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001bae:	4b0d      	ldr	r3, [pc, #52]	; (1a001be4 <prvTaskExitError+0x3c>)
1a001bb0:	681b      	ldr	r3, [r3, #0]
1a001bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
1a001bb6:	d008      	beq.n	1a001bca <prvTaskExitError+0x22>
1a001bb8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bbc:	f383 8811 	msr	BASEPRI, r3
1a001bc0:	f3bf 8f6f 	isb	sy
1a001bc4:	f3bf 8f4f 	dsb	sy
1a001bc8:	e7fe      	b.n	1a001bc8 <prvTaskExitError+0x20>
1a001bca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bce:	f383 8811 	msr	BASEPRI, r3
1a001bd2:	f3bf 8f6f 	isb	sy
1a001bd6:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001bda:	9b01      	ldr	r3, [sp, #4]
1a001bdc:	2b00      	cmp	r3, #0
1a001bde:	d0fc      	beq.n	1a001bda <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001be0:	b002      	add	sp, #8
1a001be2:	4770      	bx	lr
1a001be4:	10000000 	.word	0x10000000

1a001be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001be8:	4808      	ldr	r0, [pc, #32]	; (1a001c0c <prvPortStartFirstTask+0x24>)
1a001bea:	6800      	ldr	r0, [r0, #0]
1a001bec:	6800      	ldr	r0, [r0, #0]
1a001bee:	f380 8808 	msr	MSP, r0
1a001bf2:	f04f 0000 	mov.w	r0, #0
1a001bf6:	f380 8814 	msr	CONTROL, r0
1a001bfa:	b662      	cpsie	i
1a001bfc:	b661      	cpsie	f
1a001bfe:	f3bf 8f4f 	dsb	sy
1a001c02:	f3bf 8f6f 	isb	sy
1a001c06:	df00      	svc	0
1a001c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a001c0a:	0000      	.short	0x0000
1a001c0c:	e000ed08 	.word	0xe000ed08

1a001c10 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001c10:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001c20 <vPortEnableVFP+0x10>
1a001c14:	6801      	ldr	r1, [r0, #0]
1a001c16:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001c1a:	6001      	str	r1, [r0, #0]
1a001c1c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a001c1e:	0000      	.short	0x0000
1a001c20:	e000ed88 	.word	0xe000ed88

1a001c24 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001c24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001c28:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001c2c:	f021 0101 	bic.w	r1, r1, #1
1a001c30:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001c34:	4b05      	ldr	r3, [pc, #20]	; (1a001c4c <pxPortInitialiseStack+0x28>)
1a001c36:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001c3a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001c3e:	f06f 0302 	mvn.w	r3, #2
1a001c42:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001c46:	3844      	subs	r0, #68	; 0x44
1a001c48:	4770      	bx	lr
1a001c4a:	bf00      	nop
1a001c4c:	1a001ba9 	.word	0x1a001ba9

1a001c50 <SVC_Handler>:
	__asm volatile (
1a001c50:	4b07      	ldr	r3, [pc, #28]	; (1a001c70 <pxCurrentTCBConst2>)
1a001c52:	6819      	ldr	r1, [r3, #0]
1a001c54:	6808      	ldr	r0, [r1, #0]
1a001c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001c5a:	f380 8809 	msr	PSP, r0
1a001c5e:	f3bf 8f6f 	isb	sy
1a001c62:	f04f 0000 	mov.w	r0, #0
1a001c66:	f380 8811 	msr	BASEPRI, r0
1a001c6a:	4770      	bx	lr
1a001c6c:	f3af 8000 	nop.w

1a001c70 <pxCurrentTCBConst2>:
1a001c70:	100020f0 	.word	0x100020f0

1a001c74 <vPortEnterCritical>:
1a001c74:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c78:	f383 8811 	msr	BASEPRI, r3
1a001c7c:	f3bf 8f6f 	isb	sy
1a001c80:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a001c84:	4a0a      	ldr	r2, [pc, #40]	; (1a001cb0 <vPortEnterCritical+0x3c>)
1a001c86:	6813      	ldr	r3, [r2, #0]
1a001c88:	3301      	adds	r3, #1
1a001c8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a001c8c:	2b01      	cmp	r3, #1
1a001c8e:	d000      	beq.n	1a001c92 <vPortEnterCritical+0x1e>
}
1a001c90:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a001c92:	4b08      	ldr	r3, [pc, #32]	; (1a001cb4 <vPortEnterCritical+0x40>)
1a001c94:	681b      	ldr	r3, [r3, #0]
1a001c96:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001c9a:	d0f9      	beq.n	1a001c90 <vPortEnterCritical+0x1c>
1a001c9c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ca0:	f383 8811 	msr	BASEPRI, r3
1a001ca4:	f3bf 8f6f 	isb	sy
1a001ca8:	f3bf 8f4f 	dsb	sy
1a001cac:	e7fe      	b.n	1a001cac <vPortEnterCritical+0x38>
1a001cae:	bf00      	nop
1a001cb0:	10000000 	.word	0x10000000
1a001cb4:	e000ed04 	.word	0xe000ed04

1a001cb8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a001cb8:	4b09      	ldr	r3, [pc, #36]	; (1a001ce0 <vPortExitCritical+0x28>)
1a001cba:	681b      	ldr	r3, [r3, #0]
1a001cbc:	b943      	cbnz	r3, 1a001cd0 <vPortExitCritical+0x18>
1a001cbe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cc2:	f383 8811 	msr	BASEPRI, r3
1a001cc6:	f3bf 8f6f 	isb	sy
1a001cca:	f3bf 8f4f 	dsb	sy
1a001cce:	e7fe      	b.n	1a001cce <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a001cd0:	3b01      	subs	r3, #1
1a001cd2:	4a03      	ldr	r2, [pc, #12]	; (1a001ce0 <vPortExitCritical+0x28>)
1a001cd4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a001cd6:	b90b      	cbnz	r3, 1a001cdc <vPortExitCritical+0x24>
	__asm volatile
1a001cd8:	f383 8811 	msr	BASEPRI, r3
}
1a001cdc:	4770      	bx	lr
1a001cde:	bf00      	nop
1a001ce0:	10000000 	.word	0x10000000
1a001ce4:	ffffffff 	.word	0xffffffff
1a001ce8:	ffffffff 	.word	0xffffffff
1a001cec:	ffffffff 	.word	0xffffffff

1a001cf0 <PendSV_Handler>:
	__asm volatile
1a001cf0:	f3ef 8009 	mrs	r0, PSP
1a001cf4:	f3bf 8f6f 	isb	sy
1a001cf8:	4b15      	ldr	r3, [pc, #84]	; (1a001d50 <pxCurrentTCBConst>)
1a001cfa:	681a      	ldr	r2, [r3, #0]
1a001cfc:	f01e 0f10 	tst.w	lr, #16
1a001d00:	bf08      	it	eq
1a001d02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a001d06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001d0a:	6010      	str	r0, [r2, #0]
1a001d0c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a001d10:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a001d14:	f380 8811 	msr	BASEPRI, r0
1a001d18:	f3bf 8f4f 	dsb	sy
1a001d1c:	f3bf 8f6f 	isb	sy
1a001d20:	f7ff fa00 	bl	1a001124 <vTaskSwitchContext>
1a001d24:	f04f 0000 	mov.w	r0, #0
1a001d28:	f380 8811 	msr	BASEPRI, r0
1a001d2c:	bc09      	pop	{r0, r3}
1a001d2e:	6819      	ldr	r1, [r3, #0]
1a001d30:	6808      	ldr	r0, [r1, #0]
1a001d32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001d36:	f01e 0f10 	tst.w	lr, #16
1a001d3a:	bf08      	it	eq
1a001d3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a001d40:	f380 8809 	msr	PSP, r0
1a001d44:	f3bf 8f6f 	isb	sy
1a001d48:	4770      	bx	lr
1a001d4a:	bf00      	nop
1a001d4c:	f3af 8000 	nop.w

1a001d50 <pxCurrentTCBConst>:
1a001d50:	100020f0 	.word	0x100020f0

1a001d54 <SysTick_Handler>:
{
1a001d54:	b508      	push	{r3, lr}
	__asm volatile
1a001d56:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d5a:	f383 8811 	msr	BASEPRI, r3
1a001d5e:	f3bf 8f6f 	isb	sy
1a001d62:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a001d66:	f7ff f8ad 	bl	1a000ec4 <xTaskIncrementTick>
1a001d6a:	b118      	cbz	r0, 1a001d74 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a001d6c:	4b03      	ldr	r3, [pc, #12]	; (1a001d7c <SysTick_Handler+0x28>)
1a001d6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001d72:	601a      	str	r2, [r3, #0]
	__asm volatile
1a001d74:	2300      	movs	r3, #0
1a001d76:	f383 8811 	msr	BASEPRI, r3
}
1a001d7a:	bd08      	pop	{r3, pc}
1a001d7c:	e000ed04 	.word	0xe000ed04

1a001d80 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a001d80:	4a08      	ldr	r2, [pc, #32]	; (1a001da4 <vPortSetupTimerInterrupt+0x24>)
1a001d82:	2300      	movs	r3, #0
1a001d84:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a001d86:	4908      	ldr	r1, [pc, #32]	; (1a001da8 <vPortSetupTimerInterrupt+0x28>)
1a001d88:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a001d8a:	4b08      	ldr	r3, [pc, #32]	; (1a001dac <vPortSetupTimerInterrupt+0x2c>)
1a001d8c:	681b      	ldr	r3, [r3, #0]
1a001d8e:	4908      	ldr	r1, [pc, #32]	; (1a001db0 <vPortSetupTimerInterrupt+0x30>)
1a001d90:	fba1 1303 	umull	r1, r3, r1, r3
1a001d94:	099b      	lsrs	r3, r3, #6
1a001d96:	3b01      	subs	r3, #1
1a001d98:	4906      	ldr	r1, [pc, #24]	; (1a001db4 <vPortSetupTimerInterrupt+0x34>)
1a001d9a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a001d9c:	2307      	movs	r3, #7
1a001d9e:	6013      	str	r3, [r2, #0]
}
1a001da0:	4770      	bx	lr
1a001da2:	bf00      	nop
1a001da4:	e000e010 	.word	0xe000e010
1a001da8:	e000e018 	.word	0xe000e018
1a001dac:	100022b0 	.word	0x100022b0
1a001db0:	10624dd3 	.word	0x10624dd3
1a001db4:	e000e014 	.word	0xe000e014

1a001db8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001db8:	4b3a      	ldr	r3, [pc, #232]	; (1a001ea4 <xPortStartScheduler+0xec>)
1a001dba:	681a      	ldr	r2, [r3, #0]
1a001dbc:	4b3a      	ldr	r3, [pc, #232]	; (1a001ea8 <xPortStartScheduler+0xf0>)
1a001dbe:	429a      	cmp	r2, r3
1a001dc0:	d029      	beq.n	1a001e16 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001dc2:	4b38      	ldr	r3, [pc, #224]	; (1a001ea4 <xPortStartScheduler+0xec>)
1a001dc4:	681a      	ldr	r2, [r3, #0]
1a001dc6:	4b39      	ldr	r3, [pc, #228]	; (1a001eac <xPortStartScheduler+0xf4>)
1a001dc8:	429a      	cmp	r2, r3
1a001dca:	d02d      	beq.n	1a001e28 <xPortStartScheduler+0x70>
{
1a001dcc:	b510      	push	{r4, lr}
1a001dce:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a001dd0:	4b37      	ldr	r3, [pc, #220]	; (1a001eb0 <xPortStartScheduler+0xf8>)
1a001dd2:	781a      	ldrb	r2, [r3, #0]
1a001dd4:	b2d2      	uxtb	r2, r2
1a001dd6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a001dd8:	22ff      	movs	r2, #255	; 0xff
1a001dda:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a001ddc:	781b      	ldrb	r3, [r3, #0]
1a001dde:	b2db      	uxtb	r3, r3
1a001de0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a001de4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001de8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a001dec:	4a31      	ldr	r2, [pc, #196]	; (1a001eb4 <xPortStartScheduler+0xfc>)
1a001dee:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a001df0:	4b31      	ldr	r3, [pc, #196]	; (1a001eb8 <xPortStartScheduler+0x100>)
1a001df2:	2207      	movs	r2, #7
1a001df4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a001df6:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001dfa:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001dfe:	d01c      	beq.n	1a001e3a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a001e00:	4a2d      	ldr	r2, [pc, #180]	; (1a001eb8 <xPortStartScheduler+0x100>)
1a001e02:	6813      	ldr	r3, [r2, #0]
1a001e04:	3b01      	subs	r3, #1
1a001e06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a001e08:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001e0c:	005b      	lsls	r3, r3, #1
1a001e0e:	b2db      	uxtb	r3, r3
1a001e10:	f88d 3003 	strb.w	r3, [sp, #3]
1a001e14:	e7ef      	b.n	1a001df6 <xPortStartScheduler+0x3e>
	__asm volatile
1a001e16:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e1a:	f383 8811 	msr	BASEPRI, r3
1a001e1e:	f3bf 8f6f 	isb	sy
1a001e22:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001e26:	e7fe      	b.n	1a001e26 <xPortStartScheduler+0x6e>
1a001e28:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e2c:	f383 8811 	msr	BASEPRI, r3
1a001e30:	f3bf 8f6f 	isb	sy
1a001e34:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001e38:	e7fe      	b.n	1a001e38 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a001e3a:	4b1f      	ldr	r3, [pc, #124]	; (1a001eb8 <xPortStartScheduler+0x100>)
1a001e3c:	681b      	ldr	r3, [r3, #0]
1a001e3e:	2b04      	cmp	r3, #4
1a001e40:	d008      	beq.n	1a001e54 <xPortStartScheduler+0x9c>
1a001e42:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e46:	f383 8811 	msr	BASEPRI, r3
1a001e4a:	f3bf 8f6f 	isb	sy
1a001e4e:	f3bf 8f4f 	dsb	sy
1a001e52:	e7fe      	b.n	1a001e52 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a001e54:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a001e56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a001e5a:	4a17      	ldr	r2, [pc, #92]	; (1a001eb8 <xPortStartScheduler+0x100>)
1a001e5c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a001e5e:	9b01      	ldr	r3, [sp, #4]
1a001e60:	b2db      	uxtb	r3, r3
1a001e62:	4a13      	ldr	r2, [pc, #76]	; (1a001eb0 <xPortStartScheduler+0xf8>)
1a001e64:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a001e66:	4b15      	ldr	r3, [pc, #84]	; (1a001ebc <xPortStartScheduler+0x104>)
1a001e68:	681a      	ldr	r2, [r3, #0]
1a001e6a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a001e6e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a001e70:	681a      	ldr	r2, [r3, #0]
1a001e72:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a001e76:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a001e78:	f7ff ff82 	bl	1a001d80 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a001e7c:	2400      	movs	r4, #0
1a001e7e:	4b10      	ldr	r3, [pc, #64]	; (1a001ec0 <xPortStartScheduler+0x108>)
1a001e80:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a001e82:	f7ff fec5 	bl	1a001c10 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a001e86:	4a0f      	ldr	r2, [pc, #60]	; (1a001ec4 <xPortStartScheduler+0x10c>)
1a001e88:	6813      	ldr	r3, [r2, #0]
1a001e8a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a001e8e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a001e90:	f7ff feaa 	bl	1a001be8 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a001e94:	f7ff f946 	bl	1a001124 <vTaskSwitchContext>
	prvTaskExitError();
1a001e98:	f7ff fe86 	bl	1a001ba8 <prvTaskExitError>
}
1a001e9c:	4620      	mov	r0, r4
1a001e9e:	b002      	add	sp, #8
1a001ea0:	bd10      	pop	{r4, pc}
1a001ea2:	bf00      	nop
1a001ea4:	e000ed00 	.word	0xe000ed00
1a001ea8:	410fc271 	.word	0x410fc271
1a001eac:	410fc270 	.word	0x410fc270
1a001eb0:	e000e400 	.word	0xe000e400
1a001eb4:	1000221c 	.word	0x1000221c
1a001eb8:	10002220 	.word	0x10002220
1a001ebc:	e000ed20 	.word	0xe000ed20
1a001ec0:	10000000 	.word	0x10000000
1a001ec4:	e000ef34 	.word	0xe000ef34

1a001ec8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a001ec8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a001ecc:	2b0f      	cmp	r3, #15
1a001ece:	d90f      	bls.n	1a001ef0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a001ed0:	4a10      	ldr	r2, [pc, #64]	; (1a001f14 <vPortValidateInterruptPriority+0x4c>)
1a001ed2:	5c9b      	ldrb	r3, [r3, r2]
1a001ed4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a001ed6:	4a10      	ldr	r2, [pc, #64]	; (1a001f18 <vPortValidateInterruptPriority+0x50>)
1a001ed8:	7812      	ldrb	r2, [r2, #0]
1a001eda:	429a      	cmp	r2, r3
1a001edc:	d908      	bls.n	1a001ef0 <vPortValidateInterruptPriority+0x28>
1a001ede:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ee2:	f383 8811 	msr	BASEPRI, r3
1a001ee6:	f3bf 8f6f 	isb	sy
1a001eea:	f3bf 8f4f 	dsb	sy
1a001eee:	e7fe      	b.n	1a001eee <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a001ef0:	4b0a      	ldr	r3, [pc, #40]	; (1a001f1c <vPortValidateInterruptPriority+0x54>)
1a001ef2:	681b      	ldr	r3, [r3, #0]
1a001ef4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a001ef8:	4a09      	ldr	r2, [pc, #36]	; (1a001f20 <vPortValidateInterruptPriority+0x58>)
1a001efa:	6812      	ldr	r2, [r2, #0]
1a001efc:	4293      	cmp	r3, r2
1a001efe:	d908      	bls.n	1a001f12 <vPortValidateInterruptPriority+0x4a>
1a001f00:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f04:	f383 8811 	msr	BASEPRI, r3
1a001f08:	f3bf 8f6f 	isb	sy
1a001f0c:	f3bf 8f4f 	dsb	sy
1a001f10:	e7fe      	b.n	1a001f10 <vPortValidateInterruptPriority+0x48>
	}
1a001f12:	4770      	bx	lr
1a001f14:	e000e3f0 	.word	0xe000e3f0
1a001f18:	1000221c 	.word	0x1000221c
1a001f1c:	e000ed0c 	.word	0xe000ed0c
1a001f20:	10002220 	.word	0x10002220

1a001f24 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a001f24:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a001f26:	4b05      	ldr	r3, [pc, #20]	; (1a001f3c <DAC_IRQHandler+0x18>)
1a001f28:	2201      	movs	r2, #1
1a001f2a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a001f2e:	4b04      	ldr	r3, [pc, #16]	; (1a001f40 <DAC_IRQHandler+0x1c>)
1a001f30:	681b      	ldr	r3, [r3, #0]
1a001f32:	b113      	cbz	r3, 1a001f3a <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a001f34:	4b02      	ldr	r3, [pc, #8]	; (1a001f40 <DAC_IRQHandler+0x1c>)
1a001f36:	681b      	ldr	r3, [r3, #0]
1a001f38:	4798      	blx	r3
   }
}
1a001f3a:	bd08      	pop	{r3, pc}
1a001f3c:	e000e100 	.word	0xe000e100
1a001f40:	10002224 	.word	0x10002224

1a001f44 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001f44:	2300      	movs	r3, #0
1a001f46:	2b1c      	cmp	r3, #28
1a001f48:	d812      	bhi.n	1a001f70 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a001f4a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001f4c:	4a09      	ldr	r2, [pc, #36]	; (1a001f74 <Board_SetupMuxing+0x30>)
1a001f4e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001f52:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001f56:	784a      	ldrb	r2, [r1, #1]
1a001f58:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001f5a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001f5e:	4906      	ldr	r1, [pc, #24]	; (1a001f78 <Board_SetupMuxing+0x34>)
1a001f60:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001f64:	3301      	adds	r3, #1
1a001f66:	2b1c      	cmp	r3, #28
1a001f68:	d9f0      	bls.n	1a001f4c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001f6e:	4770      	bx	lr
1a001f70:	4770      	bx	lr
1a001f72:	bf00      	nop
1a001f74:	1a004758 	.word	0x1a004758
1a001f78:	40086000 	.word	0x40086000

1a001f7c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001f7c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001f7e:	4a17      	ldr	r2, [pc, #92]	; (1a001fdc <Board_SetupClocking+0x60>)
1a001f80:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001f84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001f88:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001f8c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001f90:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001f94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001f98:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001f9c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001fa0:	2201      	movs	r2, #1
1a001fa2:	490f      	ldr	r1, [pc, #60]	; (1a001fe0 <Board_SetupClocking+0x64>)
1a001fa4:	2006      	movs	r0, #6
1a001fa6:	f000 fb47 	bl	1a002638 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001faa:	2400      	movs	r4, #0
1a001fac:	b14c      	cbz	r4, 1a001fc2 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001fae:	4b0b      	ldr	r3, [pc, #44]	; (1a001fdc <Board_SetupClocking+0x60>)
1a001fb0:	685a      	ldr	r2, [r3, #4]
1a001fb2:	f022 020c 	bic.w	r2, r2, #12
1a001fb6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a001fb8:	685a      	ldr	r2, [r3, #4]
1a001fba:	f042 0203 	orr.w	r2, r2, #3
1a001fbe:	605a      	str	r2, [r3, #4]
}
1a001fc0:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a001fc2:	4808      	ldr	r0, [pc, #32]	; (1a001fe4 <Board_SetupClocking+0x68>)
1a001fc4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001fc8:	2301      	movs	r3, #1
1a001fca:	788a      	ldrb	r2, [r1, #2]
1a001fcc:	7849      	ldrb	r1, [r1, #1]
1a001fce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001fd2:	f000 fe09 	bl	1a002be8 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001fd6:	3401      	adds	r4, #1
1a001fd8:	e7e8      	b.n	1a001fac <Board_SetupClocking+0x30>
1a001fda:	bf00      	nop
1a001fdc:	40043000 	.word	0x40043000
1a001fe0:	0c28cb00 	.word	0x0c28cb00
1a001fe4:	1a004754 	.word	0x1a004754

1a001fe8 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001fe8:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a001fea:	f7ff ffab 	bl	1a001f44 <Board_SetupMuxing>
    Board_SetupClocking();
1a001fee:	f7ff ffc5 	bl	1a001f7c <Board_SetupClocking>
}
1a001ff2:	bd08      	pop	{r3, pc}

1a001ff4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001ff4:	2200      	movs	r2, #0
1a001ff6:	2a05      	cmp	r2, #5
1a001ff8:	d819      	bhi.n	1a00202e <Board_LED_Init+0x3a>
{
1a001ffa:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a001ffc:	490c      	ldr	r1, [pc, #48]	; (1a002030 <Board_LED_Init+0x3c>)
1a001ffe:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002002:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002006:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002008:	4b0a      	ldr	r3, [pc, #40]	; (1a002034 <Board_LED_Init+0x40>)
1a00200a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00200e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002012:	2001      	movs	r0, #1
1a002014:	40a0      	lsls	r0, r4
1a002016:	4301      	orrs	r1, r0
1a002018:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a00201c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002020:	2100      	movs	r1, #0
1a002022:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002024:	3201      	adds	r2, #1
1a002026:	2a05      	cmp	r2, #5
1a002028:	d9e8      	bls.n	1a001ffc <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00202a:	bc70      	pop	{r4, r5, r6}
1a00202c:	4770      	bx	lr
1a00202e:	4770      	bx	lr
1a002030:	1a0047d8 	.word	0x1a0047d8
1a002034:	400f4000 	.word	0x400f4000

1a002038 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002038:	2300      	movs	r3, #0
1a00203a:	2b03      	cmp	r3, #3
1a00203c:	d816      	bhi.n	1a00206c <Board_TEC_Init+0x34>
{
1a00203e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002040:	490b      	ldr	r1, [pc, #44]	; (1a002070 <Board_TEC_Init+0x38>)
1a002042:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002046:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00204a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00204c:	4c09      	ldr	r4, [pc, #36]	; (1a002074 <Board_TEC_Init+0x3c>)
1a00204e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002052:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002056:	2001      	movs	r0, #1
1a002058:	40a8      	lsls	r0, r5
1a00205a:	ea21 0100 	bic.w	r1, r1, r0
1a00205e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002062:	3301      	adds	r3, #1
1a002064:	2b03      	cmp	r3, #3
1a002066:	d9eb      	bls.n	1a002040 <Board_TEC_Init+0x8>
   }
}
1a002068:	bc30      	pop	{r4, r5}
1a00206a:	4770      	bx	lr
1a00206c:	4770      	bx	lr
1a00206e:	bf00      	nop
1a002070:	1a0047d0 	.word	0x1a0047d0
1a002074:	400f4000 	.word	0x400f4000

1a002078 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002078:	2300      	movs	r3, #0
1a00207a:	2b08      	cmp	r3, #8
1a00207c:	d816      	bhi.n	1a0020ac <Board_GPIO_Init+0x34>
{
1a00207e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002080:	490b      	ldr	r1, [pc, #44]	; (1a0020b0 <Board_GPIO_Init+0x38>)
1a002082:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002086:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00208a:	784d      	ldrb	r5, [r1, #1]
1a00208c:	4c09      	ldr	r4, [pc, #36]	; (1a0020b4 <Board_GPIO_Init+0x3c>)
1a00208e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002092:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002096:	2001      	movs	r0, #1
1a002098:	40a8      	lsls	r0, r5
1a00209a:	ea21 0100 	bic.w	r1, r1, r0
1a00209e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0020a2:	3301      	adds	r3, #1
1a0020a4:	2b08      	cmp	r3, #8
1a0020a6:	d9eb      	bls.n	1a002080 <Board_GPIO_Init+0x8>
   }
}
1a0020a8:	bc30      	pop	{r4, r5}
1a0020aa:	4770      	bx	lr
1a0020ac:	4770      	bx	lr
1a0020ae:	bf00      	nop
1a0020b0:	1a0047e4 	.word	0x1a0047e4
1a0020b4:	400f4000 	.word	0x400f4000

1a0020b8 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0020b8:	b510      	push	{r4, lr}
1a0020ba:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a0020bc:	4c08      	ldr	r4, [pc, #32]	; (1a0020e0 <Board_ADC_Init+0x28>)
1a0020be:	4669      	mov	r1, sp
1a0020c0:	4620      	mov	r0, r4
1a0020c2:	f000 fa79 	bl	1a0025b8 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0020c6:	4a07      	ldr	r2, [pc, #28]	; (1a0020e4 <Board_ADC_Init+0x2c>)
1a0020c8:	4669      	mov	r1, sp
1a0020ca:	4620      	mov	r0, r4
1a0020cc:	f000 fa94 	bl	1a0025f8 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0020d0:	2200      	movs	r2, #0
1a0020d2:	4669      	mov	r1, sp
1a0020d4:	4620      	mov	r0, r4
1a0020d6:	f000 faa8 	bl	1a00262a <Chip_ADC_SetResolution>
}
1a0020da:	b002      	add	sp, #8
1a0020dc:	bd10      	pop	{r4, pc}
1a0020de:	bf00      	nop
1a0020e0:	400e3000 	.word	0x400e3000
1a0020e4:	00061a80 	.word	0x00061a80

1a0020e8 <Board_SPI_Init>:
{
1a0020e8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0020ea:	4c0b      	ldr	r4, [pc, #44]	; (1a002118 <Board_SPI_Init+0x30>)
1a0020ec:	4620      	mov	r0, r4
1a0020ee:	f000 f965 	bl	1a0023bc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0020f2:	6863      	ldr	r3, [r4, #4]
1a0020f4:	f023 0304 	bic.w	r3, r3, #4
1a0020f8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0020fa:	6823      	ldr	r3, [r4, #0]
1a0020fc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002100:	f043 0307 	orr.w	r3, r3, #7
1a002104:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002106:	4905      	ldr	r1, [pc, #20]	; (1a00211c <Board_SPI_Init+0x34>)
1a002108:	4620      	mov	r0, r4
1a00210a:	f000 f938 	bl	1a00237e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00210e:	6863      	ldr	r3, [r4, #4]
1a002110:	f043 0302 	orr.w	r3, r3, #2
1a002114:	6063      	str	r3, [r4, #4]
}
1a002116:	bd10      	pop	{r4, pc}
1a002118:	400c5000 	.word	0x400c5000
1a00211c:	000186a0 	.word	0x000186a0

1a002120 <Board_I2C_Init>:
{
1a002120:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002122:	2000      	movs	r0, #0
1a002124:	f000 f976 	bl	1a002414 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002128:	4b04      	ldr	r3, [pc, #16]	; (1a00213c <Board_I2C_Init+0x1c>)
1a00212a:	f640 0208 	movw	r2, #2056	; 0x808
1a00212e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002132:	4903      	ldr	r1, [pc, #12]	; (1a002140 <Board_I2C_Init+0x20>)
1a002134:	2000      	movs	r0, #0
1a002136:	f000 f97f 	bl	1a002438 <Chip_I2C_SetClockRate>
}
1a00213a:	bd08      	pop	{r3, pc}
1a00213c:	40086000 	.word	0x40086000
1a002140:	000f4240 	.word	0x000f4240

1a002144 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002144:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002146:	4c07      	ldr	r4, [pc, #28]	; (1a002164 <Board_Debug_Init+0x20>)
1a002148:	4620      	mov	r0, r4
1a00214a:	f000 fe13 	bl	1a002d74 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00214e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002152:	4620      	mov	r0, r4
1a002154:	f000 fe58 	bl	1a002e08 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002158:	2303      	movs	r3, #3
1a00215a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00215c:	2301      	movs	r3, #1
1a00215e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002160:	bd10      	pop	{r4, pc}
1a002162:	bf00      	nop
1a002164:	400c1000 	.word	0x400c1000

1a002168 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002168:	4b03      	ldr	r3, [pc, #12]	; (1a002178 <Board_UARTPutChar+0x10>)
1a00216a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00216c:	f013 0f20 	tst.w	r3, #32
1a002170:	d0fa      	beq.n	1a002168 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002172:	4b01      	ldr	r3, [pc, #4]	; (1a002178 <Board_UARTPutChar+0x10>)
1a002174:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002176:	4770      	bx	lr
1a002178:	400c1000 	.word	0x400c1000

1a00217c <Board_UARTGetChar>:
	return pUART->LSR;
1a00217c:	4b05      	ldr	r3, [pc, #20]	; (1a002194 <Board_UARTGetChar+0x18>)
1a00217e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002180:	f013 0f01 	tst.w	r3, #1
1a002184:	d003      	beq.n	1a00218e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002186:	4b03      	ldr	r3, [pc, #12]	; (1a002194 <Board_UARTGetChar+0x18>)
1a002188:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00218a:	b2c0      	uxtb	r0, r0
1a00218c:	4770      	bx	lr
   }
   return EOF;
1a00218e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a002192:	4770      	bx	lr
1a002194:	400c1000 	.word	0x400c1000

1a002198 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002198:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00219a:	f7ff ffd3 	bl	1a002144 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00219e:	4809      	ldr	r0, [pc, #36]	; (1a0021c4 <Board_Init+0x2c>)
1a0021a0:	f000 f966 	bl	1a002470 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a0021a4:	f7ff ff68 	bl	1a002078 <Board_GPIO_Init>
   Board_ADC_Init();
1a0021a8:	f7ff ff86 	bl	1a0020b8 <Board_ADC_Init>
   Board_SPI_Init();
1a0021ac:	f7ff ff9c 	bl	1a0020e8 <Board_SPI_Init>
   Board_I2C_Init();
1a0021b0:	f7ff ffb6 	bl	1a002120 <Board_I2C_Init>

   Board_LED_Init();
1a0021b4:	f7ff ff1e 	bl	1a001ff4 <Board_LED_Init>
   Board_TEC_Init();
1a0021b8:	f7ff ff3e 	bl	1a002038 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0021bc:	f000 fae8 	bl	1a002790 <SystemCoreClockUpdate>
}
1a0021c0:	bd08      	pop	{r3, pc}
1a0021c2:	bf00      	nop
1a0021c4:	400f4000 	.word	0x400f4000

1a0021c8 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a0021c8:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a0021ca:	b2c0      	uxtb	r0, r0
1a0021cc:	f7ff ffcc 	bl	1a002168 <Board_UARTPutChar>
}
1a0021d0:	bd08      	pop	{r3, pc}

1a0021d2 <__stdio_getchar>:

int __stdio_getchar()
{
1a0021d2:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0021d4:	f7ff ffd2 	bl	1a00217c <Board_UARTGetChar>
}
1a0021d8:	bd08      	pop	{r3, pc}

1a0021da <__stdio_init>:

void __stdio_init()
{
1a0021da:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0021dc:	f7ff ffb2 	bl	1a002144 <Board_Debug_Init>
1a0021e0:	bd08      	pop	{r3, pc}

1a0021e2 <SSP_Write2BFifo>:
 * Private functions
 ****************************************************************************/

STATIC void SSP_Write2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	if (xf_setup->tx_data) {
1a0021e2:	680b      	ldr	r3, [r1, #0]
1a0021e4:	b133      	cbz	r3, 1a0021f4 <SSP_Write2BFifo+0x12>
		Chip_SSP_SendFrame(pSSP, (*(uint16_t *) ((uint32_t) xf_setup->tx_data +
												 xf_setup->tx_cnt)));
1a0021e6:	684a      	ldr	r2, [r1, #4]
		Chip_SSP_SendFrame(pSSP, (*(uint16_t *) ((uint32_t) xf_setup->tx_data +
1a0021e8:	5a9b      	ldrh	r3, [r3, r2]
	pSSP->DR = SSP_DR_BITMASK(tx_data);
1a0021ea:	6083      	str	r3, [r0, #8]
	}
	else {
		Chip_SSP_SendFrame(pSSP, 0xFFFF);
	}

	xf_setup->tx_cnt += 2;
1a0021ec:	684b      	ldr	r3, [r1, #4]
1a0021ee:	3302      	adds	r3, #2
1a0021f0:	604b      	str	r3, [r1, #4]
}
1a0021f2:	4770      	bx	lr
1a0021f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
1a0021f8:	6083      	str	r3, [r0, #8]
1a0021fa:	e7f7      	b.n	1a0021ec <SSP_Write2BFifo+0xa>

1a0021fc <SSP_Write1BFifo>:

/** SSP macro: write 1 bytes to FIFO buffer */
STATIC void SSP_Write1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	if (xf_setup->tx_data) {
1a0021fc:	680b      	ldr	r3, [r1, #0]
1a0021fe:	b133      	cbz	r3, 1a00220e <SSP_Write1BFifo+0x12>
		Chip_SSP_SendFrame(pSSP, (*(uint8_t *) ((uint32_t) xf_setup->tx_data + xf_setup->tx_cnt)));
1a002200:	684a      	ldr	r2, [r1, #4]
1a002202:	5c9b      	ldrb	r3, [r3, r2]
1a002204:	6083      	str	r3, [r0, #8]
	}
	else {
		Chip_SSP_SendFrame(pSSP, 0xFF);
	}

	xf_setup->tx_cnt++;
1a002206:	684b      	ldr	r3, [r1, #4]
1a002208:	3301      	adds	r3, #1
1a00220a:	604b      	str	r3, [r1, #4]
}
1a00220c:	4770      	bx	lr
1a00220e:	23ff      	movs	r3, #255	; 0xff
1a002210:	6083      	str	r3, [r0, #8]
1a002212:	e7f8      	b.n	1a002206 <SSP_Write1BFifo+0xa>

1a002214 <SSP_Read2BFifo>:
	return (pSSP->SR & Stat) ? SET : RESET;
1a002214:	68c3      	ldr	r3, [r0, #12]
/** SSP macro: read 1 bytes from FIFO buffer */
STATIC void SSP_Read2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	uint16_t rDat;

	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002216:	f013 0f04 	tst.w	r3, #4
1a00221a:	d01b      	beq.n	1a002254 <SSP_Read2BFifo+0x40>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a00221c:	68ca      	ldr	r2, [r1, #12]
1a00221e:	690b      	ldr	r3, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002220:	429a      	cmp	r2, r3
1a002222:	d216      	bcs.n	1a002252 <SSP_Read2BFifo+0x3e>
{
1a002224:	b410      	push	{r4}
1a002226:	e00a      	b.n	1a00223e <SSP_Read2BFifo+0x2a>
		rDat = Chip_SSP_ReceiveFrame(pSSP);
		if (xf_setup->rx_data) {
			*(uint16_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
		}

		xf_setup->rx_cnt += 2;
1a002228:	68cb      	ldr	r3, [r1, #12]
1a00222a:	3302      	adds	r3, #2
1a00222c:	60cb      	str	r3, [r1, #12]
1a00222e:	68c3      	ldr	r3, [r0, #12]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002230:	f013 0f04 	tst.w	r3, #4
1a002234:	d00a      	beq.n	1a00224c <SSP_Read2BFifo+0x38>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a002236:	68ca      	ldr	r2, [r1, #12]
1a002238:	690b      	ldr	r3, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a00223a:	429a      	cmp	r2, r3
1a00223c:	d206      	bcs.n	1a00224c <SSP_Read2BFifo+0x38>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a00223e:	6883      	ldr	r3, [r0, #8]
1a002240:	b29b      	uxth	r3, r3
		if (xf_setup->rx_data) {
1a002242:	688c      	ldr	r4, [r1, #8]
1a002244:	2c00      	cmp	r4, #0
1a002246:	d0ef      	beq.n	1a002228 <SSP_Read2BFifo+0x14>
			*(uint16_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
1a002248:	52a3      	strh	r3, [r4, r2]
1a00224a:	e7ed      	b.n	1a002228 <SSP_Read2BFifo+0x14>
	}
}
1a00224c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002250:	4770      	bx	lr
1a002252:	4770      	bx	lr
1a002254:	4770      	bx	lr

1a002256 <SSP_Read1BFifo>:
	return (pSSP->SR & Stat) ? SET : RESET;
1a002256:	68c3      	ldr	r3, [r0, #12]
/** SSP macro: read 2 bytes from FIFO buffer */
STATIC void SSP_Read1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	uint16_t rDat;

	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002258:	f013 0f04 	tst.w	r3, #4
1a00225c:	d01a      	beq.n	1a002294 <SSP_Read1BFifo+0x3e>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a00225e:	68cb      	ldr	r3, [r1, #12]
1a002260:	690a      	ldr	r2, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002262:	4293      	cmp	r3, r2
1a002264:	d215      	bcs.n	1a002292 <SSP_Read1BFifo+0x3c>
{
1a002266:	b410      	push	{r4}
1a002268:	e00a      	b.n	1a002280 <SSP_Read1BFifo+0x2a>
		rDat = Chip_SSP_ReceiveFrame(pSSP);
		if (xf_setup->rx_data) {
			*(uint8_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
		}

		xf_setup->rx_cnt++;
1a00226a:	68cb      	ldr	r3, [r1, #12]
1a00226c:	3301      	adds	r3, #1
1a00226e:	60cb      	str	r3, [r1, #12]
1a002270:	68c3      	ldr	r3, [r0, #12]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a002272:	f013 0f04 	tst.w	r3, #4
1a002276:	d009      	beq.n	1a00228c <SSP_Read1BFifo+0x36>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a002278:	68cb      	ldr	r3, [r1, #12]
1a00227a:	690a      	ldr	r2, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a00227c:	4293      	cmp	r3, r2
1a00227e:	d205      	bcs.n	1a00228c <SSP_Read1BFifo+0x36>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a002280:	6884      	ldr	r4, [r0, #8]
		if (xf_setup->rx_data) {
1a002282:	688a      	ldr	r2, [r1, #8]
1a002284:	2a00      	cmp	r2, #0
1a002286:	d0f0      	beq.n	1a00226a <SSP_Read1BFifo+0x14>
			*(uint8_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
1a002288:	54d4      	strb	r4, [r2, r3]
1a00228a:	e7ee      	b.n	1a00226a <SSP_Read1BFifo+0x14>
	}
}
1a00228c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002290:	4770      	bx	lr
1a002292:	4770      	bx	lr
1a002294:	4770      	bx	lr
1a002296:	Address 0x1a002296 is out of bounds.


1a002298 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002298:	4b03      	ldr	r3, [pc, #12]	; (1a0022a8 <Chip_SSP_GetClockIndex+0x10>)
1a00229a:	4298      	cmp	r0, r3
1a00229c:	d001      	beq.n	1a0022a2 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00229e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0022a0:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0022a2:	20a5      	movs	r0, #165	; 0xa5
1a0022a4:	4770      	bx	lr
1a0022a6:	bf00      	nop
1a0022a8:	400c5000 	.word	0x400c5000

1a0022ac <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0022ac:	4b04      	ldr	r3, [pc, #16]	; (1a0022c0 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0022ae:	4298      	cmp	r0, r3
1a0022b0:	d002      	beq.n	1a0022b8 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0022b2:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0022b6:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0022b8:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0022bc:	4770      	bx	lr
1a0022be:	bf00      	nop
1a0022c0:	400c5000 	.word	0x400c5000

1a0022c4 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0022c4:	6803      	ldr	r3, [r0, #0]
1a0022c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0022ca:	0209      	lsls	r1, r1, #8
1a0022cc:	b289      	uxth	r1, r1
1a0022ce:	4319      	orrs	r1, r3
1a0022d0:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0022d2:	6102      	str	r2, [r0, #16]
}
1a0022d4:	4770      	bx	lr

1a0022d6 <Chip_SSP_RWFrames_Blocking>:

/* SSP Polling Read/Write in blocking mode */
uint32_t Chip_SSP_RWFrames_Blocking(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
1a0022d6:	b538      	push	{r3, r4, r5, lr}
1a0022d8:	4604      	mov	r4, r0
1a0022da:	460d      	mov	r5, r1
	return (pSSP->SR & Stat) ? SET : RESET;
1a0022dc:	68e3      	ldr	r3, [r4, #12]
	/* Clear all remaining frames in RX FIFO */
	while (Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE)) {
1a0022de:	f013 0f04 	tst.w	r3, #4
1a0022e2:	d001      	beq.n	1a0022e8 <Chip_SSP_RWFrames_Blocking+0x12>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a0022e4:	68a3      	ldr	r3, [r4, #8]
1a0022e6:	e7f9      	b.n	1a0022dc <Chip_SSP_RWFrames_Blocking+0x6>
	pSSP->ICR = IntClear;
1a0022e8:	2303      	movs	r3, #3
1a0022ea:	6223      	str	r3, [r4, #32]
	return SSP_CR0_DSS(pSSP->CR0);
1a0022ec:	6823      	ldr	r3, [r4, #0]
	}

	/* Clear status */
	Chip_SSP_ClearIntPending(pSSP, SSP_INT_CLEAR_BITMASK);

	if (Chip_SSP_GetDataSize(pSSP) > SSP_BITS_8) {
1a0022ee:	f013 0f08 	tst.w	r3, #8
1a0022f2:	d108      	bne.n	1a002306 <Chip_SSP_RWFrames_Blocking+0x30>
1a0022f4:	e022      	b.n	1a00233c <Chip_SSP_RWFrames_Blocking+0x66>
	return (pSSP->RIS & RawInt) ? SET : RESET;
1a0022f6:	69a3      	ldr	r3, [r4, #24]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
				SSP_Write2BFifo(pSSP, xf_setup);
			}

			/* Check overrun error */
			if (Chip_SSP_GetRawIntStatus(pSSP, SSP_RORRIS) == SET) {
1a0022f8:	f013 0f01 	tst.w	r3, #1
1a0022fc:	d139      	bne.n	1a002372 <Chip_SSP_RWFrames_Blocking+0x9c>
				return ERROR;
			}

			/* Check for any data available in RX FIFO */
			SSP_Read2BFifo(pSSP, xf_setup);
1a0022fe:	4629      	mov	r1, r5
1a002300:	4620      	mov	r0, r4
1a002302:	f7ff ff87 	bl	1a002214 <SSP_Read2BFifo>
		while (xf_setup->rx_cnt < xf_setup->length || xf_setup->tx_cnt < xf_setup->length) {
1a002306:	68ea      	ldr	r2, [r5, #12]
1a002308:	692b      	ldr	r3, [r5, #16]
1a00230a:	429a      	cmp	r2, r3
1a00230c:	d302      	bcc.n	1a002314 <Chip_SSP_RWFrames_Blocking+0x3e>
1a00230e:	686a      	ldr	r2, [r5, #4]
1a002310:	4293      	cmp	r3, r2
1a002312:	d926      	bls.n	1a002362 <Chip_SSP_RWFrames_Blocking+0x8c>
	return (pSSP->SR & Stat) ? SET : RESET;
1a002314:	68e2      	ldr	r2, [r4, #12]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
1a002316:	f012 0f02 	tst.w	r2, #2
1a00231a:	d0ec      	beq.n	1a0022f6 <Chip_SSP_RWFrames_Blocking+0x20>
1a00231c:	686a      	ldr	r2, [r5, #4]
1a00231e:	429a      	cmp	r2, r3
1a002320:	d2e9      	bcs.n	1a0022f6 <Chip_SSP_RWFrames_Blocking+0x20>
				SSP_Write2BFifo(pSSP, xf_setup);
1a002322:	4629      	mov	r1, r5
1a002324:	4620      	mov	r0, r4
1a002326:	f7ff ff5c 	bl	1a0021e2 <SSP_Write2BFifo>
1a00232a:	e7e4      	b.n	1a0022f6 <Chip_SSP_RWFrames_Blocking+0x20>
	return (pSSP->RIS & RawInt) ? SET : RESET;
1a00232c:	69a3      	ldr	r3, [r4, #24]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
				SSP_Write1BFifo(pSSP, xf_setup);
			}

			/* Check overrun error */
			if (Chip_SSP_GetRawIntStatus(pSSP, SSP_RORRIS) == SET) {
1a00232e:	f013 0f01 	tst.w	r3, #1
1a002332:	d120      	bne.n	1a002376 <Chip_SSP_RWFrames_Blocking+0xa0>
				return ERROR;
			}

			/* Check for any data available in RX FIFO */
			SSP_Read1BFifo(pSSP, xf_setup);
1a002334:	4629      	mov	r1, r5
1a002336:	4620      	mov	r0, r4
1a002338:	f7ff ff8d 	bl	1a002256 <SSP_Read1BFifo>
		while (xf_setup->rx_cnt < xf_setup->length || xf_setup->tx_cnt < xf_setup->length) {
1a00233c:	68ea      	ldr	r2, [r5, #12]
1a00233e:	692b      	ldr	r3, [r5, #16]
1a002340:	429a      	cmp	r2, r3
1a002342:	d302      	bcc.n	1a00234a <Chip_SSP_RWFrames_Blocking+0x74>
1a002344:	686a      	ldr	r2, [r5, #4]
1a002346:	4293      	cmp	r3, r2
1a002348:	d90b      	bls.n	1a002362 <Chip_SSP_RWFrames_Blocking+0x8c>
	return (pSSP->SR & Stat) ? SET : RESET;
1a00234a:	68e2      	ldr	r2, [r4, #12]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
1a00234c:	f012 0f02 	tst.w	r2, #2
1a002350:	d0ec      	beq.n	1a00232c <Chip_SSP_RWFrames_Blocking+0x56>
1a002352:	686a      	ldr	r2, [r5, #4]
1a002354:	429a      	cmp	r2, r3
1a002356:	d2e9      	bcs.n	1a00232c <Chip_SSP_RWFrames_Blocking+0x56>
				SSP_Write1BFifo(pSSP, xf_setup);
1a002358:	4629      	mov	r1, r5
1a00235a:	4620      	mov	r0, r4
1a00235c:	f7ff ff4e 	bl	1a0021fc <SSP_Write1BFifo>
1a002360:	e7e4      	b.n	1a00232c <Chip_SSP_RWFrames_Blocking+0x56>
		}
	}
	if (xf_setup->tx_data) {
1a002362:	682b      	ldr	r3, [r5, #0]
1a002364:	b10b      	cbz	r3, 1a00236a <Chip_SSP_RWFrames_Blocking+0x94>
		return xf_setup->tx_cnt;
1a002366:	6868      	ldr	r0, [r5, #4]
1a002368:	e004      	b.n	1a002374 <Chip_SSP_RWFrames_Blocking+0x9e>
	}
	else if (xf_setup->rx_data) {
1a00236a:	68ab      	ldr	r3, [r5, #8]
1a00236c:	b12b      	cbz	r3, 1a00237a <Chip_SSP_RWFrames_Blocking+0xa4>
		return xf_setup->rx_cnt;
1a00236e:	68e8      	ldr	r0, [r5, #12]
1a002370:	e000      	b.n	1a002374 <Chip_SSP_RWFrames_Blocking+0x9e>
				return ERROR;
1a002372:	2000      	movs	r0, #0
	}

	return 0;
}
1a002374:	bd38      	pop	{r3, r4, r5, pc}
				return ERROR;
1a002376:	2000      	movs	r0, #0
1a002378:	e7fc      	b.n	1a002374 <Chip_SSP_RWFrames_Blocking+0x9e>
	return 0;
1a00237a:	2000      	movs	r0, #0
1a00237c:	e7fa      	b.n	1a002374 <Chip_SSP_RWFrames_Blocking+0x9e>

1a00237e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00237e:	b570      	push	{r4, r5, r6, lr}
1a002380:	4606      	mov	r6, r0
1a002382:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002384:	f7ff ff92 	bl	1a0022ac <Chip_SSP_GetPeriphClockIndex>
1a002388:	f000 fcb8 	bl	1a002cfc <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a00238c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00238e:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a002392:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002394:	e000      	b.n	1a002398 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002396:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002398:	42ab      	cmp	r3, r5
1a00239a:	d90b      	bls.n	1a0023b4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a00239c:	1c4c      	adds	r4, r1, #1
1a00239e:	fb02 f304 	mul.w	r3, r2, r4
1a0023a2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0023a6:	429d      	cmp	r5, r3
1a0023a8:	d2f6      	bcs.n	1a002398 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0023aa:	2cff      	cmp	r4, #255	; 0xff
1a0023ac:	d9f3      	bls.n	1a002396 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0023ae:	3202      	adds	r2, #2
				cr0_div = 0;
1a0023b0:	2100      	movs	r1, #0
1a0023b2:	e7f1      	b.n	1a002398 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0023b4:	4630      	mov	r0, r6
1a0023b6:	f7ff ff85 	bl	1a0022c4 <Chip_SSP_SetClockRate>
}
1a0023ba:	bd70      	pop	{r4, r5, r6, pc}

1a0023bc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0023bc:	b510      	push	{r4, lr}
1a0023be:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0023c0:	f7ff ff6a 	bl	1a002298 <Chip_SSP_GetClockIndex>
1a0023c4:	f000 fc74 	bl	1a002cb0 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0023c8:	4620      	mov	r0, r4
1a0023ca:	f7ff ff6f 	bl	1a0022ac <Chip_SSP_GetPeriphClockIndex>
1a0023ce:	f000 fc6f 	bl	1a002cb0 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0023d2:	6863      	ldr	r3, [r4, #4]
1a0023d4:	f023 0304 	bic.w	r3, r3, #4
1a0023d8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0023da:	6823      	ldr	r3, [r4, #0]
1a0023dc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0023e0:	f043 0307 	orr.w	r3, r3, #7
1a0023e4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0023e6:	4902      	ldr	r1, [pc, #8]	; (1a0023f0 <Chip_SSP_Init+0x34>)
1a0023e8:	4620      	mov	r0, r4
1a0023ea:	f7ff ffc8 	bl	1a00237e <Chip_SSP_SetBitRate>
}
1a0023ee:	bd10      	pop	{r4, pc}
1a0023f0:	000186a0 	.word	0x000186a0

1a0023f4 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0023f4:	2901      	cmp	r1, #1
1a0023f6:	d109      	bne.n	1a00240c <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a0023f8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0023fc:	0082      	lsls	r2, r0, #2
1a0023fe:	4b04      	ldr	r3, [pc, #16]	; (1a002410 <Chip_I2C_EventHandler+0x1c>)
1a002400:	4413      	add	r3, r2
1a002402:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002404:	7d13      	ldrb	r3, [r2, #20]
1a002406:	b2db      	uxtb	r3, r3
1a002408:	2b04      	cmp	r3, #4
1a00240a:	d0fb      	beq.n	1a002404 <Chip_I2C_EventHandler+0x10>
}
1a00240c:	4770      	bx	lr
1a00240e:	bf00      	nop
1a002410:	10000004 	.word	0x10000004

1a002414 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002414:	b570      	push	{r4, r5, r6, lr}
1a002416:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002418:	4e06      	ldr	r6, [pc, #24]	; (1a002434 <Chip_I2C_Init+0x20>)
1a00241a:	00c4      	lsls	r4, r0, #3
1a00241c:	1a22      	subs	r2, r4, r0
1a00241e:	0093      	lsls	r3, r2, #2
1a002420:	4433      	add	r3, r6
1a002422:	8898      	ldrh	r0, [r3, #4]
1a002424:	f000 fc44 	bl	1a002cb0 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002428:	1b64      	subs	r4, r4, r5
1a00242a:	00a3      	lsls	r3, r4, #2
1a00242c:	58f3      	ldr	r3, [r6, r3]
1a00242e:	226c      	movs	r2, #108	; 0x6c
1a002430:	619a      	str	r2, [r3, #24]
}
1a002432:	bd70      	pop	{r4, r5, r6, pc}
1a002434:	10000004 	.word	0x10000004

1a002438 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00243c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00243e:	4e0b      	ldr	r6, [pc, #44]	; (1a00246c <Chip_I2C_SetClockRate+0x34>)
1a002440:	00c5      	lsls	r5, r0, #3
1a002442:	1a2b      	subs	r3, r5, r0
1a002444:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002448:	eb06 0308 	add.w	r3, r6, r8
1a00244c:	8898      	ldrh	r0, [r3, #4]
1a00244e:	f000 fc55 	bl	1a002cfc <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002452:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002456:	f856 3008 	ldr.w	r3, [r6, r8]
1a00245a:	0842      	lsrs	r2, r0, #1
1a00245c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00245e:	f856 3008 	ldr.w	r3, [r6, r8]
1a002462:	691a      	ldr	r2, [r3, #16]
1a002464:	1a80      	subs	r0, r0, r2
1a002466:	6158      	str	r0, [r3, #20]
}
1a002468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00246c:	10000004 	.word	0x10000004

1a002470 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002470:	4770      	bx	lr

1a002472 <Chip_RTC_ResetClockTickCounter>:

/* Reset clock tick counter in the RTC peripheral */
void Chip_RTC_ResetClockTickCounter(LPC_RTC_T *pRTC)
{
	/* Reset RTC clock*/
	pRTC->CCR |= RTC_CCR_CTCRST;
1a002472:	6883      	ldr	r3, [r0, #8]
1a002474:	f043 0302 	orr.w	r3, r3, #2
1a002478:	6083      	str	r3, [r0, #8]
	while (!(pRTC->CCR & RTC_CCR_CTCRST)) {}
1a00247a:	6883      	ldr	r3, [r0, #8]
1a00247c:	f013 0f02 	tst.w	r3, #2
1a002480:	d0fb      	beq.n	1a00247a <Chip_RTC_ResetClockTickCounter+0x8>

	/* Finish resetting RTC clock */
	pRTC->CCR = (pRTC->CCR & ~RTC_CCR_CTCRST) & RTC_CCR_BITMASK;
1a002482:	6883      	ldr	r3, [r0, #8]
1a002484:	f003 0311 	and.w	r3, r3, #17
1a002488:	6083      	str	r3, [r0, #8]
	while (pRTC->CCR & RTC_CCR_CTCRST) {}
1a00248a:	6883      	ldr	r3, [r0, #8]
1a00248c:	f013 0f02 	tst.w	r3, #2
1a002490:	d1fb      	bne.n	1a00248a <Chip_RTC_ResetClockTickCounter+0x18>
}
1a002492:	4770      	bx	lr

1a002494 <Chip_RTC_Enable>:

/* Start/Stop RTC peripheral */
void Chip_RTC_Enable(LPC_RTC_T *pRTC, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002494:	2901      	cmp	r1, #1
1a002496:	d004      	beq.n	1a0024a2 <Chip_RTC_Enable+0xe>
		pRTC->CCR |= RTC_CCR_CLKEN;
	} else {
		pRTC->CCR = (pRTC->CCR & ~RTC_CCR_CLKEN) & RTC_CCR_BITMASK;
1a002498:	6883      	ldr	r3, [r0, #8]
1a00249a:	f003 0312 	and.w	r3, r3, #18
1a00249e:	6083      	str	r3, [r0, #8]
	}
}
1a0024a0:	4770      	bx	lr
		pRTC->CCR |= RTC_CCR_CLKEN;
1a0024a2:	6883      	ldr	r3, [r0, #8]
1a0024a4:	f043 0301 	orr.w	r3, r3, #1
1a0024a8:	6083      	str	r3, [r0, #8]
1a0024aa:	4770      	bx	lr

1a0024ac <Chip_RTC_SetFullTime>:
	}
}

/* Set full time in the RTC peripheral */
void Chip_RTC_SetFullTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime)
{
1a0024ac:	b430      	push	{r4, r5}
	RTC_TIMEINDEX_T i;
	uint32_t ccr_val = pRTC->CCR;
1a0024ae:	6885      	ldr	r5, [r0, #8]

	/* Temporarily disable */
	if (ccr_val & RTC_CCR_CLKEN) {
1a0024b0:	f015 0f01 	tst.w	r5, #1
1a0024b4:	d002      	beq.n	1a0024bc <Chip_RTC_SetFullTime+0x10>
		pRTC->CCR = ccr_val & (~RTC_CCR_CLKEN) & RTC_CCR_BITMASK;
1a0024b6:	f005 0312 	and.w	r3, r5, #18
1a0024ba:	6083      	str	r3, [r0, #8]
{
1a0024bc:	2300      	movs	r3, #0
	}

	/* Date time setting */
	for (i = RTC_TIMETYPE_SECOND; i < RTC_TIMETYPE_LAST; i++) {
1a0024be:	2b07      	cmp	r3, #7
1a0024c0:	d808      	bhi.n	1a0024d4 <Chip_RTC_SetFullTime+0x28>
		pRTC->TIME[i] = pFullTime->time[i];
1a0024c2:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
1a0024c6:	f103 0208 	add.w	r2, r3, #8
1a0024ca:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
	for (i = RTC_TIMETYPE_SECOND; i < RTC_TIMETYPE_LAST; i++) {
1a0024ce:	3301      	adds	r3, #1
1a0024d0:	b2db      	uxtb	r3, r3
1a0024d2:	e7f4      	b.n	1a0024be <Chip_RTC_SetFullTime+0x12>
	}

	/* Restore to old setting */
	pRTC->CCR = ccr_val;
1a0024d4:	6085      	str	r5, [r0, #8]
}
1a0024d6:	bc30      	pop	{r4, r5}
1a0024d8:	4770      	bx	lr

1a0024da <Chip_RTC_GetFullTime>:

/* Get full time from the RTC peripheral */
void Chip_RTC_GetFullTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime)
{
1a0024da:	b410      	push	{r4}
	RTC_TIMEINDEX_T i;
	uint32_t secs = 0xFF;
1a0024dc:	24ff      	movs	r4, #255	; 0xff

	/* Read full time, but verify second tick didn't change during the read. If
	   it did, re-read the time again so it will be consistent across all fields. */
	while (secs != pRTC->TIME[RTC_TIMETYPE_SECOND]) {
1a0024de:	6a03      	ldr	r3, [r0, #32]
1a0024e0:	42a3      	cmp	r3, r4
1a0024e2:	d00d      	beq.n	1a002500 <Chip_RTC_GetFullTime+0x26>
		secs = pFullTime->time[RTC_TIMETYPE_SECOND] = pRTC->TIME[RTC_TIMETYPE_SECOND];
1a0024e4:	6a04      	ldr	r4, [r0, #32]
1a0024e6:	600c      	str	r4, [r1, #0]
		for (i = RTC_TIMETYPE_MINUTE; i < RTC_TIMETYPE_LAST; i++) {
1a0024e8:	2301      	movs	r3, #1
1a0024ea:	2b07      	cmp	r3, #7
1a0024ec:	d8f7      	bhi.n	1a0024de <Chip_RTC_GetFullTime+0x4>
			pFullTime->time[i] = pRTC->TIME[i];
1a0024ee:	f103 0208 	add.w	r2, r3, #8
1a0024f2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
1a0024f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (i = RTC_TIMETYPE_MINUTE; i < RTC_TIMETYPE_LAST; i++) {
1a0024fa:	3301      	adds	r3, #1
1a0024fc:	b2db      	uxtb	r3, r3
1a0024fe:	e7f4      	b.n	1a0024ea <Chip_RTC_GetFullTime+0x10>
		}
	}
}
1a002500:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002504:	4770      	bx	lr

1a002506 <Chip_RTC_CalibCounterCmd>:
}

/* Enable/Disable calibration counter in the RTC peripheral */
void Chip_RTC_CalibCounterCmd(LPC_RTC_T *pRTC, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a002506:	2901      	cmp	r1, #1
1a002508:	d004      	beq.n	1a002514 <Chip_RTC_CalibCounterCmd+0xe>
		do {
			pRTC->CCR &= (~RTC_CCR_CCALEN) & RTC_CCR_BITMASK;
		} while (pRTC->CCR & RTC_CCR_CCALEN);
	}
	else {
		pRTC->CCR |= RTC_CCR_CCALEN;
1a00250a:	6883      	ldr	r3, [r0, #8]
1a00250c:	f043 0310 	orr.w	r3, r3, #16
1a002510:	6083      	str	r3, [r0, #8]
	}
}
1a002512:	4770      	bx	lr
			pRTC->CCR &= (~RTC_CCR_CCALEN) & RTC_CCR_BITMASK;
1a002514:	6883      	ldr	r3, [r0, #8]
1a002516:	f003 0303 	and.w	r3, r3, #3
1a00251a:	6083      	str	r3, [r0, #8]
		} while (pRTC->CCR & RTC_CCR_CCALEN);
1a00251c:	6883      	ldr	r3, [r0, #8]
1a00251e:	f013 0f10 	tst.w	r3, #16
1a002522:	d1f7      	bne.n	1a002514 <Chip_RTC_CalibCounterCmd+0xe>
1a002524:	4770      	bx	lr
1a002526:	Address 0x1a002526 is out of bounds.


1a002528 <Chip_RTC_Init>:
{
1a002528:	b510      	push	{r4, lr}
1a00252a:	4604      	mov	r4, r0
	Chip_Clock_RTCEnable();
1a00252c:	f000 fbda 	bl	1a002ce4 <Chip_Clock_RTCEnable>
	LPC_ATIMER->DOWNCOUNTER = 2048;
1a002530:	4b0e      	ldr	r3, [pc, #56]	; (1a00256c <Chip_RTC_Init+0x44>)
1a002532:	f44f 6200 	mov.w	r2, #2048	; 0x800
1a002536:	601a      	str	r2, [r3, #0]
	while (LPC_ATIMER->DOWNCOUNTER);
1a002538:	4b0c      	ldr	r3, [pc, #48]	; (1a00256c <Chip_RTC_Init+0x44>)
1a00253a:	681b      	ldr	r3, [r3, #0]
1a00253c:	2b00      	cmp	r3, #0
1a00253e:	d1fb      	bne.n	1a002538 <Chip_RTC_Init+0x10>
	Chip_RTC_Enable(pRTC, DISABLE);
1a002540:	2100      	movs	r1, #0
1a002542:	4620      	mov	r0, r4
1a002544:	f7ff ffa6 	bl	1a002494 <Chip_RTC_Enable>
	Chip_RTC_CalibCounterCmd(pRTC, DISABLE);
1a002548:	2100      	movs	r1, #0
1a00254a:	4620      	mov	r0, r4
1a00254c:	f7ff ffdb 	bl	1a002506 <Chip_RTC_CalibCounterCmd>
	Chip_RTC_ResetClockTickCounter(pRTC);
1a002550:	4620      	mov	r0, r4
1a002552:	f7ff ff8e 	bl	1a002472 <Chip_RTC_ResetClockTickCounter>
	pRTC->ILR = RTC_IRL_RTCCIF | RTC_IRL_RTCALF;
1a002556:	2303      	movs	r3, #3
1a002558:	6023      	str	r3, [r4, #0]
	while (pRTC->ILR != 0) {}
1a00255a:	6823      	ldr	r3, [r4, #0]
1a00255c:	2b00      	cmp	r3, #0
1a00255e:	d1fc      	bne.n	1a00255a <Chip_RTC_Init+0x32>
	pRTC->CIIR = 0x00;
1a002560:	60e3      	str	r3, [r4, #12]
	pRTC->AMR = 0xFF;
1a002562:	22ff      	movs	r2, #255	; 0xff
1a002564:	6122      	str	r2, [r4, #16]
	pRTC->CALIBRATION = 0x00;
1a002566:	6423      	str	r3, [r4, #64]	; 0x40
}
1a002568:	bd10      	pop	{r4, pc}
1a00256a:	bf00      	nop
1a00256c:	40040000 	.word	0x40040000

1a002570 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002570:	4b03      	ldr	r3, [pc, #12]	; (1a002580 <Chip_ADC_GetClockIndex+0x10>)
1a002572:	4298      	cmp	r0, r3
1a002574:	d001      	beq.n	1a00257a <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002576:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002578:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00257a:	2004      	movs	r0, #4
1a00257c:	4770      	bx	lr
1a00257e:	bf00      	nop
1a002580:	400e4000 	.word	0x400e4000

1a002584 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002584:	b570      	push	{r4, r5, r6, lr}
1a002586:	460d      	mov	r5, r1
1a002588:	4614      	mov	r4, r2
1a00258a:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a00258c:	f7ff fff0 	bl	1a002570 <Chip_ADC_GetClockIndex>
1a002590:	f000 fbb4 	bl	1a002cfc <Chip_Clock_GetRate>
	if (burstMode) {
1a002594:	b155      	cbz	r5, 1a0025ac <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a002596:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00259a:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00259e:	0064      	lsls	r4, r4, #1
1a0025a0:	fbb0 f0f4 	udiv	r0, r0, r4
1a0025a4:	b2c0      	uxtb	r0, r0
1a0025a6:	3801      	subs	r0, #1
	return div;
}
1a0025a8:	b2c0      	uxtb	r0, r0
1a0025aa:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a0025ac:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0025b0:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0025b4:	e7f1      	b.n	1a00259a <getClkDiv+0x16>
1a0025b6:	Address 0x1a0025b6 is out of bounds.


1a0025b8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0025b8:	b538      	push	{r3, r4, r5, lr}
1a0025ba:	4605      	mov	r5, r0
1a0025bc:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0025be:	f7ff ffd7 	bl	1a002570 <Chip_ADC_GetClockIndex>
1a0025c2:	2301      	movs	r3, #1
1a0025c4:	461a      	mov	r2, r3
1a0025c6:	4619      	mov	r1, r3
1a0025c8:	f000 fb54 	bl	1a002c74 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0025cc:	2100      	movs	r1, #0
1a0025ce:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0025d0:	4a08      	ldr	r2, [pc, #32]	; (1a0025f4 <Chip_ADC_Init+0x3c>)
1a0025d2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0025d4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0025d6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0025d8:	230b      	movs	r3, #11
1a0025da:	4628      	mov	r0, r5
1a0025dc:	f7ff ffd2 	bl	1a002584 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0025e0:	0200      	lsls	r0, r0, #8
1a0025e2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0025e6:	7920      	ldrb	r0, [r4, #4]
1a0025e8:	0440      	lsls	r0, r0, #17
1a0025ea:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0025ee:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0025f0:	6028      	str	r0, [r5, #0]
}
1a0025f2:	bd38      	pop	{r3, r4, r5, pc}
1a0025f4:	00061a80 	.word	0x00061a80

1a0025f8 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0025f8:	b570      	push	{r4, r5, r6, lr}
1a0025fa:	4605      	mov	r5, r0
1a0025fc:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0025fe:	6804      	ldr	r4, [r0, #0]
1a002600:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002604:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002608:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00260a:	790b      	ldrb	r3, [r1, #4]
1a00260c:	f1c3 030b 	rsb	r3, r3, #11
1a002610:	b2db      	uxtb	r3, r3
1a002612:	7949      	ldrb	r1, [r1, #5]
1a002614:	f7ff ffb6 	bl	1a002584 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002618:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00261c:	7933      	ldrb	r3, [r6, #4]
1a00261e:	045b      	lsls	r3, r3, #17
1a002620:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002624:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002626:	602b      	str	r3, [r5, #0]
}
1a002628:	bd70      	pop	{r4, r5, r6, pc}

1a00262a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00262a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00262c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00262e:	680a      	ldr	r2, [r1, #0]
1a002630:	f7ff ffe2 	bl	1a0025f8 <Chip_ADC_SetSampleRate>
}
1a002634:	bd08      	pop	{r3, pc}
1a002636:	Address 0x1a002636 is out of bounds.


1a002638 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002638:	b570      	push	{r4, r5, r6, lr}
1a00263a:	b08a      	sub	sp, #40	; 0x28
1a00263c:	4605      	mov	r5, r0
1a00263e:	460e      	mov	r6, r1
1a002640:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002642:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002646:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002648:	2806      	cmp	r0, #6
1a00264a:	d018      	beq.n	1a00267e <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a00264c:	2300      	movs	r3, #0
1a00264e:	2201      	movs	r2, #1
1a002650:	4629      	mov	r1, r5
1a002652:	2004      	movs	r0, #4
1a002654:	f000 fac8 	bl	1a002be8 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002658:	4a4a      	ldr	r2, [pc, #296]	; (1a002784 <Chip_SetupCoreClock+0x14c>)
1a00265a:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a00265c:	f043 0301 	orr.w	r3, r3, #1
1a002660:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002662:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002666:	a901      	add	r1, sp, #4
1a002668:	4630      	mov	r0, r6
1a00266a:	f000 fa35 	bl	1a002ad8 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a00266e:	4b46      	ldr	r3, [pc, #280]	; (1a002788 <Chip_SetupCoreClock+0x150>)
1a002670:	429e      	cmp	r6, r3
1a002672:	d916      	bls.n	1a0026a2 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002674:	9b01      	ldr	r3, [sp, #4]
1a002676:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00267a:	d003      	beq.n	1a002684 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a00267c:	e7fe      	b.n	1a00267c <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a00267e:	f000 f98d 	bl	1a00299c <Chip_Clock_EnableCrystal>
1a002682:	e7e3      	b.n	1a00264c <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a002684:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002688:	d005      	beq.n	1a002696 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a00268a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00268e:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002690:	2500      	movs	r5, #0
			direct = 1;
1a002692:	2601      	movs	r6, #1
1a002694:	e007      	b.n	1a0026a6 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002696:	9b04      	ldr	r3, [sp, #16]
1a002698:	3301      	adds	r3, #1
1a00269a:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a00269c:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00269e:	2600      	movs	r6, #0
1a0026a0:	e001      	b.n	1a0026a6 <Chip_SetupCoreClock+0x6e>
1a0026a2:	2500      	movs	r5, #0
1a0026a4:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0026a6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0026aa:	9b01      	ldr	r3, [sp, #4]
1a0026ac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0026b0:	9a05      	ldr	r2, [sp, #20]
1a0026b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0026b6:	9a03      	ldr	r2, [sp, #12]
1a0026b8:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0026bc:	9a04      	ldr	r2, [sp, #16]
1a0026be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0026c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0026c6:	4a2f      	ldr	r2, [pc, #188]	; (1a002784 <Chip_SetupCoreClock+0x14c>)
1a0026c8:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0026ca:	4b2e      	ldr	r3, [pc, #184]	; (1a002784 <Chip_SetupCoreClock+0x14c>)
1a0026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0026ce:	f013 0f01 	tst.w	r3, #1
1a0026d2:	d0fa      	beq.n	1a0026ca <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0026d4:	2300      	movs	r3, #0
1a0026d6:	2201      	movs	r2, #1
1a0026d8:	2109      	movs	r1, #9
1a0026da:	2004      	movs	r0, #4
1a0026dc:	f000 fa84 	bl	1a002be8 <Chip_Clock_SetBaseClock>

	if (direct) {
1a0026e0:	b306      	cbz	r6, 1a002724 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0026e2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0026e6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0026e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0026ea:	1e5a      	subs	r2, r3, #1
1a0026ec:	9209      	str	r2, [sp, #36]	; 0x24
1a0026ee:	2b00      	cmp	r3, #0
1a0026f0:	d1fa      	bne.n	1a0026e8 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a0026f2:	9b01      	ldr	r3, [sp, #4]
1a0026f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0026f8:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0026fa:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0026fe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002702:	9a05      	ldr	r2, [sp, #20]
1a002704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002708:	9a03      	ldr	r2, [sp, #12]
1a00270a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00270e:	9a04      	ldr	r2, [sp, #16]
1a002710:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002714:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002718:	4a1a      	ldr	r2, [pc, #104]	; (1a002784 <Chip_SetupCoreClock+0x14c>)
1a00271a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a00271c:	2c00      	cmp	r4, #0
1a00271e:	d12e      	bne.n	1a00277e <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002720:	b00a      	add	sp, #40	; 0x28
1a002722:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002724:	2d00      	cmp	r5, #0
1a002726:	d0f9      	beq.n	1a00271c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002728:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00272c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a00272e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002730:	1e5a      	subs	r2, r3, #1
1a002732:	9209      	str	r2, [sp, #36]	; 0x24
1a002734:	2b00      	cmp	r3, #0
1a002736:	d1fa      	bne.n	1a00272e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002738:	9b04      	ldr	r3, [sp, #16]
1a00273a:	1e5a      	subs	r2, r3, #1
1a00273c:	9204      	str	r2, [sp, #16]
1a00273e:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002742:	9b01      	ldr	r3, [sp, #4]
1a002744:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002748:	9905      	ldr	r1, [sp, #20]
1a00274a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00274e:	9903      	ldr	r1, [sp, #12]
1a002750:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002754:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002758:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00275c:	4a09      	ldr	r2, [pc, #36]	; (1a002784 <Chip_SetupCoreClock+0x14c>)
1a00275e:	6453      	str	r3, [r2, #68]	; 0x44
1a002760:	e7dc      	b.n	1a00271c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002762:	480a      	ldr	r0, [pc, #40]	; (1a00278c <Chip_SetupCoreClock+0x154>)
1a002764:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002768:	78cb      	ldrb	r3, [r1, #3]
1a00276a:	788a      	ldrb	r2, [r1, #2]
1a00276c:	7849      	ldrb	r1, [r1, #1]
1a00276e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002772:	f000 fa39 	bl	1a002be8 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002776:	3401      	adds	r4, #1
1a002778:	2c11      	cmp	r4, #17
1a00277a:	d9f2      	bls.n	1a002762 <Chip_SetupCoreClock+0x12a>
1a00277c:	e7d0      	b.n	1a002720 <Chip_SetupCoreClock+0xe8>
1a00277e:	2400      	movs	r4, #0
1a002780:	e7fa      	b.n	1a002778 <Chip_SetupCoreClock+0x140>
1a002782:	bf00      	nop
1a002784:	40050000 	.word	0x40050000
1a002788:	068e7780 	.word	0x068e7780
1a00278c:	1a0047fc 	.word	0x1a0047fc

1a002790 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002790:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002792:	2069      	movs	r0, #105	; 0x69
1a002794:	f000 fab2 	bl	1a002cfc <Chip_Clock_GetRate>
1a002798:	4b01      	ldr	r3, [pc, #4]	; (1a0027a0 <SystemCoreClockUpdate+0x10>)
1a00279a:	6018      	str	r0, [r3, #0]
}
1a00279c:	bd08      	pop	{r3, pc}
1a00279e:	bf00      	nop
1a0027a0:	100022b0 	.word	0x100022b0

1a0027a4 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0027a4:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0027a6:	680b      	ldr	r3, [r1, #0]
1a0027a8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0027ac:	d002      	beq.n	1a0027b4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0027ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0027b2:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0027b4:	4607      	mov	r7, r0
1a0027b6:	2501      	movs	r5, #1
1a0027b8:	e03a      	b.n	1a002830 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0027ba:	694b      	ldr	r3, [r1, #20]
1a0027bc:	fb03 f302 	mul.w	r3, r3, r2
1a0027c0:	fbb3 f3f5 	udiv	r3, r3, r5
1a0027c4:	e01c      	b.n	1a002800 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0027c6:	461c      	mov	r4, r3
	if (val < 0)
1a0027c8:	ebb0 0c04 	subs.w	ip, r0, r4
1a0027cc:	d427      	bmi.n	1a00281e <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0027ce:	4567      	cmp	r7, ip
1a0027d0:	d906      	bls.n	1a0027e0 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0027d2:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0027d4:	1c77      	adds	r7, r6, #1
1a0027d6:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0027d8:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0027da:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0027dc:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0027de:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a0027e0:	3201      	adds	r2, #1
1a0027e2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0027e6:	dc1d      	bgt.n	1a002824 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a0027e8:	680c      	ldr	r4, [r1, #0]
1a0027ea:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0027ee:	d0e4      	beq.n	1a0027ba <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0027f0:	1c73      	adds	r3, r6, #1
1a0027f2:	fa02 fc03 	lsl.w	ip, r2, r3
1a0027f6:	694b      	ldr	r3, [r1, #20]
1a0027f8:	fb03 f30c 	mul.w	r3, r3, ip
1a0027fc:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002800:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a00283c <pll_calc_divs+0x98>
1a002804:	4563      	cmp	r3, ip
1a002806:	d9eb      	bls.n	1a0027e0 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002808:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002840 <pll_calc_divs+0x9c>
1a00280c:	4563      	cmp	r3, ip
1a00280e:	d809      	bhi.n	1a002824 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a002810:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002814:	d1d7      	bne.n	1a0027c6 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a002816:	1c74      	adds	r4, r6, #1
1a002818:	fa23 f404 	lsr.w	r4, r3, r4
1a00281c:	e7d4      	b.n	1a0027c8 <pll_calc_divs+0x24>
		return -val;
1a00281e:	f1cc 0c00 	rsb	ip, ip, #0
1a002822:	e7d4      	b.n	1a0027ce <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a002824:	3601      	adds	r6, #1
1a002826:	2e03      	cmp	r6, #3
1a002828:	dc01      	bgt.n	1a00282e <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a00282a:	2201      	movs	r2, #1
1a00282c:	e7d9      	b.n	1a0027e2 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a00282e:	3501      	adds	r5, #1
1a002830:	2d04      	cmp	r5, #4
1a002832:	dc01      	bgt.n	1a002838 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a002834:	2600      	movs	r6, #0
1a002836:	e7f6      	b.n	1a002826 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a002838:	bcf0      	pop	{r4, r5, r6, r7}
1a00283a:	4770      	bx	lr
1a00283c:	094c5eff 	.word	0x094c5eff
1a002840:	1312d000 	.word	0x1312d000

1a002844 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002844:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002846:	b099      	sub	sp, #100	; 0x64
1a002848:	4605      	mov	r5, r0
1a00284a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a00284c:	225c      	movs	r2, #92	; 0x5c
1a00284e:	2100      	movs	r1, #0
1a002850:	a801      	add	r0, sp, #4
1a002852:	f001 f900 	bl	1a003a56 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002856:	2380      	movs	r3, #128	; 0x80
1a002858:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00285a:	6963      	ldr	r3, [r4, #20]
1a00285c:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a00285e:	7923      	ldrb	r3, [r4, #4]
1a002860:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002864:	4669      	mov	r1, sp
1a002866:	4628      	mov	r0, r5
1a002868:	f7ff ff9c 	bl	1a0027a4 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a00286c:	9b06      	ldr	r3, [sp, #24]
1a00286e:	42ab      	cmp	r3, r5
1a002870:	d027      	beq.n	1a0028c2 <pll_get_frac+0x7e>
	if (val < 0)
1a002872:	1aeb      	subs	r3, r5, r3
1a002874:	d42e      	bmi.n	1a0028d4 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002876:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002878:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00287a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00287e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002880:	6963      	ldr	r3, [r4, #20]
1a002882:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002884:	7923      	ldrb	r3, [r4, #4]
1a002886:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00288a:	a910      	add	r1, sp, #64	; 0x40
1a00288c:	4628      	mov	r0, r5
1a00288e:	f7ff ff89 	bl	1a0027a4 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002892:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002894:	42ab      	cmp	r3, r5
1a002896:	d01f      	beq.n	1a0028d8 <pll_get_frac+0x94>
	if (val < 0)
1a002898:	1aeb      	subs	r3, r5, r3
1a00289a:	d425      	bmi.n	1a0028e8 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a00289c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00289e:	4b2b      	ldr	r3, [pc, #172]	; (1a00294c <pll_get_frac+0x108>)
1a0028a0:	429d      	cmp	r5, r3
1a0028a2:	d923      	bls.n	1a0028ec <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0028a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0028a6:	1aed      	subs	r5, r5, r3
1a0028a8:	d433      	bmi.n	1a002912 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0028aa:	42ae      	cmp	r6, r5
1a0028ac:	dc3b      	bgt.n	1a002926 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0028ae:	42be      	cmp	r6, r7
1a0028b0:	dc31      	bgt.n	1a002916 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0028b2:	466d      	mov	r5, sp
1a0028b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0028c0:	e006      	b.n	1a0028d0 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0028c2:	466d      	mov	r5, sp
1a0028c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0028d0:	b019      	add	sp, #100	; 0x64
1a0028d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0028d4:	425b      	negs	r3, r3
1a0028d6:	e7ce      	b.n	1a002876 <pll_get_frac+0x32>
		*ppll = pll[2];
1a0028d8:	ad10      	add	r5, sp, #64	; 0x40
1a0028da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0028e6:	e7f3      	b.n	1a0028d0 <pll_get_frac+0x8c>
		return -val;
1a0028e8:	425b      	negs	r3, r3
1a0028ea:	e7d7      	b.n	1a00289c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0028ec:	2340      	movs	r3, #64	; 0x40
1a0028ee:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0028f0:	6963      	ldr	r3, [r4, #20]
1a0028f2:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0028f4:	a908      	add	r1, sp, #32
1a0028f6:	4628      	mov	r0, r5
1a0028f8:	f7ff ff54 	bl	1a0027a4 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0028fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0028fe:	42ab      	cmp	r3, r5
1a002900:	d1d0      	bne.n	1a0028a4 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002902:	ad08      	add	r5, sp, #32
1a002904:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002906:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002908:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00290c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002910:	e7de      	b.n	1a0028d0 <pll_get_frac+0x8c>
		return -val;
1a002912:	426d      	negs	r5, r5
1a002914:	e7c9      	b.n	1a0028aa <pll_get_frac+0x66>
			*ppll = pll[2];
1a002916:	ad10      	add	r5, sp, #64	; 0x40
1a002918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00291a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00291c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002924:	e7d4      	b.n	1a0028d0 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002926:	42af      	cmp	r7, r5
1a002928:	db07      	blt.n	1a00293a <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00292a:	ad08      	add	r5, sp, #32
1a00292c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00292e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002930:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002934:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002938:	e7ca      	b.n	1a0028d0 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00293a:	ad10      	add	r5, sp, #64	; 0x40
1a00293c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00293e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002940:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002944:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002948:	e7c2      	b.n	1a0028d0 <pll_get_frac+0x8c>
1a00294a:	bf00      	nop
1a00294c:	068e7780 	.word	0x068e7780

1a002950 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002950:	b430      	push	{r4, r5}
1a002952:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002954:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002956:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002958:	e000      	b.n	1a00295c <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00295a:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00295c:	281c      	cmp	r0, #28
1a00295e:	d118      	bne.n	1a002992 <Chip_Clock_FindBaseClock+0x42>
1a002960:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002964:	0051      	lsls	r1, r2, #1
1a002966:	4a0c      	ldr	r2, [pc, #48]	; (1a002998 <Chip_Clock_FindBaseClock+0x48>)
1a002968:	440a      	add	r2, r1
1a00296a:	7914      	ldrb	r4, [r2, #4]
1a00296c:	4284      	cmp	r4, r0
1a00296e:	d010      	beq.n	1a002992 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002970:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002974:	004a      	lsls	r2, r1, #1
1a002976:	4908      	ldr	r1, [pc, #32]	; (1a002998 <Chip_Clock_FindBaseClock+0x48>)
1a002978:	5a8a      	ldrh	r2, [r1, r2]
1a00297a:	42aa      	cmp	r2, r5
1a00297c:	d8ed      	bhi.n	1a00295a <Chip_Clock_FindBaseClock+0xa>
1a00297e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002982:	0051      	lsls	r1, r2, #1
1a002984:	4a04      	ldr	r2, [pc, #16]	; (1a002998 <Chip_Clock_FindBaseClock+0x48>)
1a002986:	440a      	add	r2, r1
1a002988:	8852      	ldrh	r2, [r2, #2]
1a00298a:	42aa      	cmp	r2, r5
1a00298c:	d3e5      	bcc.n	1a00295a <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00298e:	4620      	mov	r0, r4
1a002990:	e7e4      	b.n	1a00295c <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002992:	bc30      	pop	{r4, r5}
1a002994:	4770      	bx	lr
1a002996:	bf00      	nop
1a002998:	1a004850 	.word	0x1a004850

1a00299c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00299c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00299e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0029a2:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0029a4:	4a0d      	ldr	r2, [pc, #52]	; (1a0029dc <Chip_Clock_EnableCrystal+0x40>)
1a0029a6:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0029a8:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0029ac:	6992      	ldr	r2, [r2, #24]
1a0029ae:	428a      	cmp	r2, r1
1a0029b0:	d001      	beq.n	1a0029b6 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029b2:	4a0a      	ldr	r2, [pc, #40]	; (1a0029dc <Chip_Clock_EnableCrystal+0x40>)
1a0029b4:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0029b6:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0029ba:	4a09      	ldr	r2, [pc, #36]	; (1a0029e0 <Chip_Clock_EnableCrystal+0x44>)
1a0029bc:	6811      	ldr	r1, [r2, #0]
1a0029be:	4a09      	ldr	r2, [pc, #36]	; (1a0029e4 <Chip_Clock_EnableCrystal+0x48>)
1a0029c0:	4291      	cmp	r1, r2
1a0029c2:	d901      	bls.n	1a0029c8 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0029c4:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029c8:	4a04      	ldr	r2, [pc, #16]	; (1a0029dc <Chip_Clock_EnableCrystal+0x40>)
1a0029ca:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0029cc:	9b01      	ldr	r3, [sp, #4]
1a0029ce:	1e5a      	subs	r2, r3, #1
1a0029d0:	9201      	str	r2, [sp, #4]
1a0029d2:	2b00      	cmp	r3, #0
1a0029d4:	d1fa      	bne.n	1a0029cc <Chip_Clock_EnableCrystal+0x30>
}
1a0029d6:	b002      	add	sp, #8
1a0029d8:	4770      	bx	lr
1a0029da:	bf00      	nop
1a0029dc:	40050000 	.word	0x40050000
1a0029e0:	1a0047f8 	.word	0x1a0047f8
1a0029e4:	01312cff 	.word	0x01312cff

1a0029e8 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0029e8:	3012      	adds	r0, #18
1a0029ea:	4b05      	ldr	r3, [pc, #20]	; (1a002a00 <Chip_Clock_GetDividerSource+0x18>)
1a0029ec:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0029f0:	f010 0f01 	tst.w	r0, #1
1a0029f4:	d102      	bne.n	1a0029fc <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0029f6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0029fa:	4770      	bx	lr
		return CLKINPUT_PD;
1a0029fc:	2011      	movs	r0, #17
}
1a0029fe:	4770      	bx	lr
1a002a00:	40050000 	.word	0x40050000

1a002a04 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002a04:	f100 0212 	add.w	r2, r0, #18
1a002a08:	4b03      	ldr	r3, [pc, #12]	; (1a002a18 <Chip_Clock_GetDividerDivisor+0x14>)
1a002a0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002a0e:	4b03      	ldr	r3, [pc, #12]	; (1a002a1c <Chip_Clock_GetDividerDivisor+0x18>)
1a002a10:	5c18      	ldrb	r0, [r3, r0]
}
1a002a12:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002a16:	4770      	bx	lr
1a002a18:	40050000 	.word	0x40050000
1a002a1c:	1a004848 	.word	0x1a004848

1a002a20 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002a20:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002a22:	2810      	cmp	r0, #16
1a002a24:	d80a      	bhi.n	1a002a3c <Chip_Clock_GetClockInputHz+0x1c>
1a002a26:	e8df f000 	tbb	[pc, r0]
1a002a2a:	0b44      	.short	0x0b44
1a002a2c:	0921180d 	.word	0x0921180d
1a002a30:	2d2a2724 	.word	0x2d2a2724
1a002a34:	34300909 	.word	0x34300909
1a002a38:	3c38      	.short	0x3c38
1a002a3a:	40          	.byte	0x40
1a002a3b:	00          	.byte	0x00
	uint32_t rate = 0;
1a002a3c:	2000      	movs	r0, #0
1a002a3e:	e03a      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002a40:	481e      	ldr	r0, [pc, #120]	; (1a002abc <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002a42:	e038      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a44:	4b1e      	ldr	r3, [pc, #120]	; (1a002ac0 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a46:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a4a:	f003 0307 	and.w	r3, r3, #7
1a002a4e:	2b04      	cmp	r3, #4
1a002a50:	d001      	beq.n	1a002a56 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002a52:	481c      	ldr	r0, [pc, #112]	; (1a002ac4 <Chip_Clock_GetClockInputHz+0xa4>)
1a002a54:	e02f      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a002a56:	2000      	movs	r0, #0
1a002a58:	e02d      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a5a:	4b19      	ldr	r3, [pc, #100]	; (1a002ac0 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a5c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a60:	f003 0307 	and.w	r3, r3, #7
1a002a64:	2b04      	cmp	r3, #4
1a002a66:	d027      	beq.n	1a002ab8 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002a68:	4816      	ldr	r0, [pc, #88]	; (1a002ac4 <Chip_Clock_GetClockInputHz+0xa4>)
1a002a6a:	e024      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002a6c:	4b16      	ldr	r3, [pc, #88]	; (1a002ac8 <Chip_Clock_GetClockInputHz+0xa8>)
1a002a6e:	6818      	ldr	r0, [r3, #0]
		break;
1a002a70:	e021      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002a72:	4b16      	ldr	r3, [pc, #88]	; (1a002acc <Chip_Clock_GetClockInputHz+0xac>)
1a002a74:	6818      	ldr	r0, [r3, #0]
		break;
1a002a76:	e01e      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002a78:	4b15      	ldr	r3, [pc, #84]	; (1a002ad0 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a7a:	6818      	ldr	r0, [r3, #0]
		break;
1a002a7c:	e01b      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002a7e:	4b14      	ldr	r3, [pc, #80]	; (1a002ad0 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a80:	6858      	ldr	r0, [r3, #4]
		break;
1a002a82:	e018      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002a84:	f000 f868 	bl	1a002b58 <Chip_Clock_GetMainPLLHz>
		break;
1a002a88:	e015      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002a8a:	2100      	movs	r1, #0
1a002a8c:	f000 f89a 	bl	1a002bc4 <Chip_Clock_GetDivRate>
		break;
1a002a90:	e011      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002a92:	2101      	movs	r1, #1
1a002a94:	f000 f896 	bl	1a002bc4 <Chip_Clock_GetDivRate>
		break;
1a002a98:	e00d      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002a9a:	2102      	movs	r1, #2
1a002a9c:	f000 f892 	bl	1a002bc4 <Chip_Clock_GetDivRate>
		break;
1a002aa0:	e009      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002aa2:	2103      	movs	r1, #3
1a002aa4:	f000 f88e 	bl	1a002bc4 <Chip_Clock_GetDivRate>
		break;
1a002aa8:	e005      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002aaa:	2104      	movs	r1, #4
1a002aac:	f000 f88a 	bl	1a002bc4 <Chip_Clock_GetDivRate>
		break;
1a002ab0:	e001      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a002ab2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002ab6:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002ab8:	4806      	ldr	r0, [pc, #24]	; (1a002ad4 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002aba:	e7fc      	b.n	1a002ab6 <Chip_Clock_GetClockInputHz+0x96>
1a002abc:	00b71b00 	.word	0x00b71b00
1a002ac0:	40043000 	.word	0x40043000
1a002ac4:	017d7840 	.word	0x017d7840
1a002ac8:	1a0047cc 	.word	0x1a0047cc
1a002acc:	1a0047f8 	.word	0x1a0047f8
1a002ad0:	10002228 	.word	0x10002228
1a002ad4:	02faf080 	.word	0x02faf080

1a002ad8 <Chip_Clock_CalcMainPLLValue>:
{
1a002ad8:	b538      	push	{r3, r4, r5, lr}
1a002ada:	4605      	mov	r5, r0
1a002adc:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002ade:	7908      	ldrb	r0, [r1, #4]
1a002ae0:	f7ff ff9e 	bl	1a002a20 <Chip_Clock_GetClockInputHz>
1a002ae4:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002ae6:	4b19      	ldr	r3, [pc, #100]	; (1a002b4c <Chip_Clock_CalcMainPLLValue+0x74>)
1a002ae8:	442b      	add	r3, r5
1a002aea:	4a19      	ldr	r2, [pc, #100]	; (1a002b50 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002aec:	4293      	cmp	r3, r2
1a002aee:	d821      	bhi.n	1a002b34 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002af0:	b318      	cbz	r0, 1a002b3a <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002af2:	2380      	movs	r3, #128	; 0x80
1a002af4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002af6:	2300      	movs	r3, #0
1a002af8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002afa:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002afc:	fbb5 f3f0 	udiv	r3, r5, r0
1a002b00:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002b02:	4a14      	ldr	r2, [pc, #80]	; (1a002b54 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002b04:	4295      	cmp	r5, r2
1a002b06:	d903      	bls.n	1a002b10 <Chip_Clock_CalcMainPLLValue+0x38>
1a002b08:	fb03 f000 	mul.w	r0, r3, r0
1a002b0c:	42a8      	cmp	r0, r5
1a002b0e:	d007      	beq.n	1a002b20 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002b10:	4621      	mov	r1, r4
1a002b12:	4628      	mov	r0, r5
1a002b14:	f7ff fe96 	bl	1a002844 <pll_get_frac>
		if (!ppll->nsel) {
1a002b18:	68a3      	ldr	r3, [r4, #8]
1a002b1a:	b18b      	cbz	r3, 1a002b40 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002b1c:	3b01      	subs	r3, #1
1a002b1e:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002b20:	6923      	ldr	r3, [r4, #16]
1a002b22:	b183      	cbz	r3, 1a002b46 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002b24:	68e2      	ldr	r2, [r4, #12]
1a002b26:	b10a      	cbz	r2, 1a002b2c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002b28:	3a01      	subs	r2, #1
1a002b2a:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002b2c:	3b01      	subs	r3, #1
1a002b2e:	6123      	str	r3, [r4, #16]
	return 0;
1a002b30:	2000      	movs	r0, #0
}
1a002b32:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002b34:	f04f 30ff 	mov.w	r0, #4294967295
1a002b38:	e7fb      	b.n	1a002b32 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002b3a:	f04f 30ff 	mov.w	r0, #4294967295
1a002b3e:	e7f8      	b.n	1a002b32 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002b40:	f04f 30ff 	mov.w	r0, #4294967295
1a002b44:	e7f5      	b.n	1a002b32 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002b46:	f04f 30ff 	mov.w	r0, #4294967295
1a002b4a:	e7f2      	b.n	1a002b32 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002b4c:	ff6b3a10 	.word	0xff6b3a10
1a002b50:	0b940510 	.word	0x0b940510
1a002b54:	094c5eff 	.word	0x094c5eff

1a002b58 <Chip_Clock_GetMainPLLHz>:
{
1a002b58:	b530      	push	{r4, r5, lr}
1a002b5a:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002b5c:	4d17      	ldr	r5, [pc, #92]	; (1a002bbc <Chip_Clock_GetMainPLLHz+0x64>)
1a002b5e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002b60:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002b64:	f7ff ff5c 	bl	1a002a20 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002b68:	4b15      	ldr	r3, [pc, #84]	; (1a002bc0 <Chip_Clock_GetMainPLLHz+0x68>)
1a002b6a:	681b      	ldr	r3, [r3, #0]
1a002b6c:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002b6e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002b70:	f013 0f01 	tst.w	r3, #1
1a002b74:	d020      	beq.n	1a002bb8 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a002b76:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002b7a:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002b7e:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002b82:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002b86:	3301      	adds	r3, #1
	n = nsel + 1;
1a002b88:	3201      	adds	r2, #1
	p = ptab[psel];
1a002b8a:	f10d 0c08 	add.w	ip, sp, #8
1a002b8e:	4461      	add	r1, ip
1a002b90:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002b94:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002b98:	d108      	bne.n	1a002bac <Chip_Clock_GetMainPLLHz+0x54>
1a002b9a:	b93d      	cbnz	r5, 1a002bac <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002b9c:	0049      	lsls	r1, r1, #1
1a002b9e:	fbb3 f3f1 	udiv	r3, r3, r1
1a002ba2:	fbb0 f0f2 	udiv	r0, r0, r2
1a002ba6:	fb00 f003 	mul.w	r0, r0, r3
1a002baa:	e003      	b.n	1a002bb4 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a002bac:	fbb0 f0f2 	udiv	r0, r0, r2
1a002bb0:	fb03 f000 	mul.w	r0, r3, r0
}
1a002bb4:	b003      	add	sp, #12
1a002bb6:	bd30      	pop	{r4, r5, pc}
		return 0;
1a002bb8:	2000      	movs	r0, #0
1a002bba:	e7fb      	b.n	1a002bb4 <Chip_Clock_GetMainPLLHz+0x5c>
1a002bbc:	40050000 	.word	0x40050000
1a002bc0:	1a004844 	.word	0x1a004844

1a002bc4 <Chip_Clock_GetDivRate>:
{
1a002bc4:	b538      	push	{r3, r4, r5, lr}
1a002bc6:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002bc8:	4608      	mov	r0, r1
1a002bca:	f7ff ff0d 	bl	1a0029e8 <Chip_Clock_GetDividerSource>
1a002bce:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002bd0:	4620      	mov	r0, r4
1a002bd2:	f7ff ff17 	bl	1a002a04 <Chip_Clock_GetDividerDivisor>
1a002bd6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002bd8:	4628      	mov	r0, r5
1a002bda:	f7ff ff21 	bl	1a002a20 <Chip_Clock_GetClockInputHz>
1a002bde:	3401      	adds	r4, #1
}
1a002be0:	fbb0 f0f4 	udiv	r0, r0, r4
1a002be4:	bd38      	pop	{r3, r4, r5, pc}
1a002be6:	Address 0x1a002be6 is out of bounds.


1a002be8 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002be8:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002bea:	f100 0416 	add.w	r4, r0, #22
1a002bee:	00a4      	lsls	r4, r4, #2
1a002bf0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002bf4:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002bf8:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002bfa:	281b      	cmp	r0, #27
1a002bfc:	d813      	bhi.n	1a002c26 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002bfe:	2911      	cmp	r1, #17
1a002c00:	d01a      	beq.n	1a002c38 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002c02:	4d0e      	ldr	r5, [pc, #56]	; (1a002c3c <Chip_Clock_SetBaseClock+0x54>)
1a002c04:	4025      	ands	r5, r4

			if (autoblocken) {
1a002c06:	b10a      	cbz	r2, 1a002c0c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002c08:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002c0c:	b10b      	cbz	r3, 1a002c12 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002c0e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002c12:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002c16:	3016      	adds	r0, #22
1a002c18:	0080      	lsls	r0, r0, #2
1a002c1a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c1e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c22:	6045      	str	r5, [r0, #4]
1a002c24:	e008      	b.n	1a002c38 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002c26:	f044 0401 	orr.w	r4, r4, #1
1a002c2a:	3016      	adds	r0, #22
1a002c2c:	0080      	lsls	r0, r0, #2
1a002c2e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c32:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c36:	6044      	str	r4, [r0, #4]
	}
}
1a002c38:	bc30      	pop	{r4, r5}
1a002c3a:	4770      	bx	lr
1a002c3c:	e0fff7fe 	.word	0xe0fff7fe

1a002c40 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002c40:	281b      	cmp	r0, #27
1a002c42:	d80c      	bhi.n	1a002c5e <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002c44:	3016      	adds	r0, #22
1a002c46:	0080      	lsls	r0, r0, #2
1a002c48:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c4c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c50:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002c52:	f010 0f01 	tst.w	r0, #1
1a002c56:	d104      	bne.n	1a002c62 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002c58:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002c5c:	4770      	bx	lr
		return CLKINPUT_PD;
1a002c5e:	2011      	movs	r0, #17
1a002c60:	4770      	bx	lr
		return CLKINPUT_PD;
1a002c62:	2011      	movs	r0, #17
}
1a002c64:	4770      	bx	lr

1a002c66 <Chip_Clock_GetBaseClocktHz>:
{
1a002c66:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002c68:	f7ff ffea 	bl	1a002c40 <Chip_Clock_GetBaseClock>
1a002c6c:	f7ff fed8 	bl	1a002a20 <Chip_Clock_GetClockInputHz>
}
1a002c70:	bd08      	pop	{r3, pc}
1a002c72:	Address 0x1a002c72 is out of bounds.


1a002c74 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002c74:	b971      	cbnz	r1, 1a002c94 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a002c76:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002c78:	b10a      	cbz	r2, 1a002c7e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002c7a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002c7e:	2b02      	cmp	r3, #2
1a002c80:	d00a      	beq.n	1a002c98 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002c82:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002c86:	d30a      	bcc.n	1a002c9e <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002c88:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002c8c:	4b06      	ldr	r3, [pc, #24]	; (1a002ca8 <Chip_Clock_EnableOpts+0x34>)
1a002c8e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002c92:	4770      	bx	lr
		reg |= (1 << 1);
1a002c94:	2103      	movs	r1, #3
1a002c96:	e7ef      	b.n	1a002c78 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002c98:	f041 0120 	orr.w	r1, r1, #32
1a002c9c:	e7f1      	b.n	1a002c82 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002c9e:	3020      	adds	r0, #32
1a002ca0:	4b02      	ldr	r3, [pc, #8]	; (1a002cac <Chip_Clock_EnableOpts+0x38>)
1a002ca2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002ca6:	4770      	bx	lr
1a002ca8:	40052000 	.word	0x40052000
1a002cac:	40051000 	.word	0x40051000

1a002cb0 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002cb0:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002cb4:	d309      	bcc.n	1a002cca <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002cb6:	4a09      	ldr	r2, [pc, #36]	; (1a002cdc <Chip_Clock_Enable+0x2c>)
1a002cb8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002cbc:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cc0:	f043 0301 	orr.w	r3, r3, #1
1a002cc4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002cc8:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002cca:	4a05      	ldr	r2, [pc, #20]	; (1a002ce0 <Chip_Clock_Enable+0x30>)
1a002ccc:	3020      	adds	r0, #32
1a002cce:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cd2:	f043 0301 	orr.w	r3, r3, #1
1a002cd6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002cda:	4770      	bx	lr
1a002cdc:	40052000 	.word	0x40052000
1a002ce0:	40051000 	.word	0x40051000

1a002ce4 <Chip_Clock_RTCEnable>:

/* Enable RTC Clock */
void Chip_Clock_RTCEnable(void)
{
	LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));	/* Reset 32Khz oscillator */
1a002ce4:	4b04      	ldr	r3, [pc, #16]	; (1a002cf8 <Chip_Clock_RTCEnable+0x14>)
1a002ce6:	685a      	ldr	r2, [r3, #4]
1a002ce8:	f022 020c 	bic.w	r2, r2, #12
1a002cec:	605a      	str	r2, [r3, #4]
	LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);	/* Enable 32 kHz & 1 kHz on osc32k and release reset */
1a002cee:	685a      	ldr	r2, [r3, #4]
1a002cf0:	f042 0203 	orr.w	r2, r2, #3
1a002cf4:	605a      	str	r2, [r3, #4]
}
1a002cf6:	4770      	bx	lr
1a002cf8:	40043000 	.word	0x40043000

1a002cfc <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002cfc:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002cfe:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002d02:	d309      	bcc.n	1a002d18 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002d04:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002d08:	4a0d      	ldr	r2, [pc, #52]	; (1a002d40 <Chip_Clock_GetRate+0x44>)
1a002d0a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002d0e:	f014 0f01 	tst.w	r4, #1
1a002d12:	d107      	bne.n	1a002d24 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002d14:	2000      	movs	r0, #0
	}

	return rate;
}
1a002d16:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002d18:	f100 0320 	add.w	r3, r0, #32
1a002d1c:	4a09      	ldr	r2, [pc, #36]	; (1a002d44 <Chip_Clock_GetRate+0x48>)
1a002d1e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a002d22:	e7f4      	b.n	1a002d0e <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002d24:	f7ff fe14 	bl	1a002950 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002d28:	f7ff ff9d 	bl	1a002c66 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002d2c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002d30:	d103      	bne.n	1a002d3a <Chip_Clock_GetRate+0x3e>
			div = 1;
1a002d32:	2301      	movs	r3, #1
		rate = rate / div;
1a002d34:	fbb0 f0f3 	udiv	r0, r0, r3
1a002d38:	e7ed      	b.n	1a002d16 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002d3a:	2302      	movs	r3, #2
1a002d3c:	e7fa      	b.n	1a002d34 <Chip_Clock_GetRate+0x38>
1a002d3e:	bf00      	nop
1a002d40:	40052000 	.word	0x40052000
1a002d44:	40051000 	.word	0x40051000

1a002d48 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002d48:	4b09      	ldr	r3, [pc, #36]	; (1a002d70 <Chip_UART_GetIndex+0x28>)
1a002d4a:	4298      	cmp	r0, r3
1a002d4c:	d009      	beq.n	1a002d62 <Chip_UART_GetIndex+0x1a>
1a002d4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002d52:	4298      	cmp	r0, r3
1a002d54:	d007      	beq.n	1a002d66 <Chip_UART_GetIndex+0x1e>
1a002d56:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002d5a:	4298      	cmp	r0, r3
1a002d5c:	d005      	beq.n	1a002d6a <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002d5e:	2000      	movs	r0, #0
1a002d60:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002d62:	2002      	movs	r0, #2
1a002d64:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002d66:	2003      	movs	r0, #3
1a002d68:	4770      	bx	lr
			return 1;
1a002d6a:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002d6c:	4770      	bx	lr
1a002d6e:	bf00      	nop
1a002d70:	400c1000 	.word	0x400c1000

1a002d74 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002d74:	b530      	push	{r4, r5, lr}
1a002d76:	b083      	sub	sp, #12
1a002d78:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002d7a:	f7ff ffe5 	bl	1a002d48 <Chip_UART_GetIndex>
1a002d7e:	2301      	movs	r3, #1
1a002d80:	461a      	mov	r2, r3
1a002d82:	4619      	mov	r1, r3
1a002d84:	4d0e      	ldr	r5, [pc, #56]	; (1a002dc0 <Chip_UART_Init+0x4c>)
1a002d86:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002d8a:	f7ff ff73 	bl	1a002c74 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002d8e:	2307      	movs	r3, #7
1a002d90:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002d92:	2300      	movs	r3, #0
1a002d94:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002d96:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002d98:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002d9a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002d9c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002d9e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002da0:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002da2:	4b08      	ldr	r3, [pc, #32]	; (1a002dc4 <Chip_UART_Init+0x50>)
1a002da4:	429c      	cmp	r4, r3
1a002da6:	d006      	beq.n	1a002db6 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002da8:	2303      	movs	r3, #3
1a002daa:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002dac:	2310      	movs	r3, #16
1a002dae:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002db0:	9b01      	ldr	r3, [sp, #4]
}
1a002db2:	b003      	add	sp, #12
1a002db4:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a002db6:	2300      	movs	r3, #0
1a002db8:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a002dba:	69a3      	ldr	r3, [r4, #24]
1a002dbc:	9301      	str	r3, [sp, #4]
1a002dbe:	e7f3      	b.n	1a002da8 <Chip_UART_Init+0x34>
1a002dc0:	1a0048c4 	.word	0x1a0048c4
1a002dc4:	40082000 	.word	0x40082000

1a002dc8 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002dc8:	b538      	push	{r3, r4, r5, lr}
1a002dca:	4605      	mov	r5, r0
1a002dcc:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002dce:	f7ff ffbb 	bl	1a002d48 <Chip_UART_GetIndex>
1a002dd2:	4b0c      	ldr	r3, [pc, #48]	; (1a002e04 <Chip_UART_SetBaud+0x3c>)
1a002dd4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002dd8:	f7ff ff90 	bl	1a002cfc <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002ddc:	0123      	lsls	r3, r4, #4
1a002dde:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a002de2:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002de4:	68ea      	ldr	r2, [r5, #12]
1a002de6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002dea:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a002dec:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002dee:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a002df2:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002df4:	68ea      	ldr	r2, [r5, #12]
1a002df6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002dfa:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002dfc:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002e00:	0900      	lsrs	r0, r0, #4
1a002e02:	bd38      	pop	{r3, r4, r5, pc}
1a002e04:	1a0048bc 	.word	0x1a0048bc

1a002e08 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002e0c:	b083      	sub	sp, #12
1a002e0e:	9001      	str	r0, [sp, #4]
1a002e10:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002e12:	f7ff ff99 	bl	1a002d48 <Chip_UART_GetIndex>
1a002e16:	4b32      	ldr	r3, [pc, #200]	; (1a002ee0 <Chip_UART_SetBaudFDR+0xd8>)
1a002e18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002e1c:	f7ff ff6e 	bl	1a002cfc <Chip_Clock_GetRate>
1a002e20:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a002e22:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002e26:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002e28:	f04f 0b00 	mov.w	fp, #0
1a002e2c:	46a2      	mov	sl, r4
1a002e2e:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a002e30:	e02a      	b.n	1a002e88 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a002e32:	4242      	negs	r2, r0
				div ++;
1a002e34:	1c4b      	adds	r3, r1, #1
1a002e36:	e017      	b.n	1a002e68 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002e38:	b30a      	cbz	r2, 1a002e7e <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002e3a:	4617      	mov	r7, r2
			sd = d;
1a002e3c:	46ab      	mov	fp, r5
			sm = m;
1a002e3e:	46a2      	mov	sl, r4
			sdiv = div;
1a002e40:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a002e42:	3501      	adds	r5, #1
1a002e44:	42ac      	cmp	r4, r5
1a002e46:	d91e      	bls.n	1a002e86 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002e48:	0933      	lsrs	r3, r6, #4
1a002e4a:	0730      	lsls	r0, r6, #28
1a002e4c:	fba4 0100 	umull	r0, r1, r4, r0
1a002e50:	fb04 1103 	mla	r1, r4, r3, r1
1a002e54:	1962      	adds	r2, r4, r5
1a002e56:	fb08 f202 	mul.w	r2, r8, r2
1a002e5a:	2300      	movs	r3, #0
1a002e5c:	f000 fa8e 	bl	1a00337c <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a002e60:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a002e62:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a002e64:	2800      	cmp	r0, #0
1a002e66:	dbe4      	blt.n	1a002e32 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002e68:	4297      	cmp	r7, r2
1a002e6a:	d3ea      	bcc.n	1a002e42 <Chip_UART_SetBaudFDR+0x3a>
1a002e6c:	2b00      	cmp	r3, #0
1a002e6e:	d0e8      	beq.n	1a002e42 <Chip_UART_SetBaudFDR+0x3a>
1a002e70:	0c19      	lsrs	r1, r3, #16
1a002e72:	d1e6      	bne.n	1a002e42 <Chip_UART_SetBaudFDR+0x3a>
1a002e74:	2b02      	cmp	r3, #2
1a002e76:	d8df      	bhi.n	1a002e38 <Chip_UART_SetBaudFDR+0x30>
1a002e78:	2d00      	cmp	r5, #0
1a002e7a:	d0dd      	beq.n	1a002e38 <Chip_UART_SetBaudFDR+0x30>
1a002e7c:	e7e1      	b.n	1a002e42 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a002e7e:	4617      	mov	r7, r2
			sd = d;
1a002e80:	46ab      	mov	fp, r5
			sm = m;
1a002e82:	46a2      	mov	sl, r4
			sdiv = div;
1a002e84:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002e86:	3401      	adds	r4, #1
1a002e88:	b11f      	cbz	r7, 1a002e92 <Chip_UART_SetBaudFDR+0x8a>
1a002e8a:	2c0f      	cmp	r4, #15
1a002e8c:	d801      	bhi.n	1a002e92 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002e8e:	2500      	movs	r5, #0
1a002e90:	e7d8      	b.n	1a002e44 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002e92:	f1b9 0f00 	cmp.w	r9, #0
1a002e96:	d01e      	beq.n	1a002ed6 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002e98:	9a01      	ldr	r2, [sp, #4]
1a002e9a:	4611      	mov	r1, r2
1a002e9c:	68d3      	ldr	r3, [r2, #12]
1a002e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002ea2:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a002ea4:	fa5f f389 	uxtb.w	r3, r9
1a002ea8:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a002eaa:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a002eae:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002eb0:	68d3      	ldr	r3, [r2, #12]
1a002eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002eb6:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002eb8:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002ebc:	b2db      	uxtb	r3, r3
1a002ebe:	f00b 020f 	and.w	r2, fp, #15
1a002ec2:	4313      	orrs	r3, r2
1a002ec4:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002ec6:	0933      	lsrs	r3, r6, #4
1a002ec8:	fb0a f303 	mul.w	r3, sl, r3
1a002ecc:	44da      	add	sl, fp
1a002ece:	fb09 f90a 	mul.w	r9, r9, sl
1a002ed2:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002ed6:	4648      	mov	r0, r9
1a002ed8:	b003      	add	sp, #12
1a002eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002ede:	bf00      	nop
1a002ee0:	1a0048bc 	.word	0x1a0048bc

1a002ee4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002ee4:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002ee6:	4a0b      	ldr	r2, [pc, #44]	; (1a002f14 <SystemInit+0x30>)
1a002ee8:	4b0b      	ldr	r3, [pc, #44]	; (1a002f18 <SystemInit+0x34>)
1a002eea:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002eec:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002ef0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002ef2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002ef6:	2b20      	cmp	r3, #32
1a002ef8:	d004      	beq.n	1a002f04 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002efa:	f7ff f875 	bl	1a001fe8 <Board_SystemInit>
   Board_Init();
1a002efe:	f7ff f94b 	bl	1a002198 <Board_Init>
}
1a002f02:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002f04:	4a04      	ldr	r2, [pc, #16]	; (1a002f18 <SystemInit+0x34>)
1a002f06:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002f0a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002f0e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002f12:	e7f2      	b.n	1a002efa <SystemInit+0x16>
1a002f14:	1a000000 	.word	0x1a000000
1a002f18:	e000ed00 	.word	0xe000ed00

1a002f1c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002f1c:	4b04      	ldr	r3, [pc, #16]	; (1a002f30 <cyclesCounterInit+0x14>)
1a002f1e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002f20:	4a04      	ldr	r2, [pc, #16]	; (1a002f34 <cyclesCounterInit+0x18>)
1a002f22:	6813      	ldr	r3, [r2, #0]
1a002f24:	f043 0301 	orr.w	r3, r3, #1
1a002f28:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a002f2a:	2001      	movs	r0, #1
1a002f2c:	4770      	bx	lr
1a002f2e:	bf00      	nop
1a002f30:	1000003c 	.word	0x1000003c
1a002f34:	e0001000 	.word	0xe0001000

1a002f38 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002f38:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002f3a:	4d0b      	ldr	r5, [pc, #44]	; (1a002f68 <gpioObtainPinInit+0x30>)
1a002f3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002f40:	182c      	adds	r4, r5, r0
1a002f42:	5628      	ldrsb	r0, [r5, r0]
1a002f44:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a002f46:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a002f4a:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002f4c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a002f50:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a002f52:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a002f56:	9b02      	ldr	r3, [sp, #8]
1a002f58:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a002f5a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a002f5e:	9b03      	ldr	r3, [sp, #12]
1a002f60:	701a      	strb	r2, [r3, #0]
}
1a002f62:	bc30      	pop	{r4, r5}
1a002f64:	4770      	bx	lr
1a002f66:	bf00      	nop
1a002f68:	1a0048cc 	.word	0x1a0048cc

1a002f6c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a002f6c:	f110 0f02 	cmn.w	r0, #2
1a002f70:	f000 80c7 	beq.w	1a003102 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a002f74:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002f78:	f000 80c5 	beq.w	1a003106 <gpioInit+0x19a>
{
1a002f7c:	b570      	push	{r4, r5, r6, lr}
1a002f7e:	b084      	sub	sp, #16
1a002f80:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002f82:	2300      	movs	r3, #0
1a002f84:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002f88:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002f8c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002f90:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002f94:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002f98:	f10d 030b 	add.w	r3, sp, #11
1a002f9c:	9301      	str	r3, [sp, #4]
1a002f9e:	ab03      	add	r3, sp, #12
1a002fa0:	9300      	str	r3, [sp, #0]
1a002fa2:	f10d 030d 	add.w	r3, sp, #13
1a002fa6:	f10d 020e 	add.w	r2, sp, #14
1a002faa:	f10d 010f 	add.w	r1, sp, #15
1a002fae:	f7ff ffc3 	bl	1a002f38 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a002fb2:	2c05      	cmp	r4, #5
1a002fb4:	f200 80a9 	bhi.w	1a00310a <gpioInit+0x19e>
1a002fb8:	e8df f004 	tbb	[pc, r4]
1a002fbc:	45278109 	.word	0x45278109
1a002fc0:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a002fc2:	4853      	ldr	r0, [pc, #332]	; (1a003110 <gpioInit+0x1a4>)
1a002fc4:	f7ff fa54 	bl	1a002470 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a002fc8:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a002fca:	b004      	add	sp, #16
1a002fcc:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a002fce:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002fd2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002fd6:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002fda:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002fde:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002fe2:	494c      	ldr	r1, [pc, #304]	; (1a003114 <gpioInit+0x1a8>)
1a002fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002fe8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002fec:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002ff0:	2001      	movs	r0, #1
1a002ff2:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a002ff6:	4c46      	ldr	r4, [pc, #280]	; (1a003110 <gpioInit+0x1a4>)
1a002ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002ffc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003000:	ea22 0201 	bic.w	r2, r2, r1
1a003004:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003008:	e7df      	b.n	1a002fca <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00300a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00300e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003012:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003016:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00301a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00301e:	493d      	ldr	r1, [pc, #244]	; (1a003114 <gpioInit+0x1a8>)
1a003020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003024:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003028:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00302c:	2001      	movs	r0, #1
1a00302e:	fa00 f102 	lsl.w	r1, r0, r2
1a003032:	4c37      	ldr	r4, [pc, #220]	; (1a003110 <gpioInit+0x1a4>)
1a003034:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003038:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00303c:	ea22 0201 	bic.w	r2, r2, r1
1a003040:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003044:	e7c1      	b.n	1a002fca <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003046:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00304a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00304e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003052:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a003056:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00305a:	492e      	ldr	r1, [pc, #184]	; (1a003114 <gpioInit+0x1a8>)
1a00305c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003060:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003064:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003068:	2001      	movs	r0, #1
1a00306a:	fa00 f102 	lsl.w	r1, r0, r2
1a00306e:	4c28      	ldr	r4, [pc, #160]	; (1a003110 <gpioInit+0x1a4>)
1a003070:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003074:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003078:	ea22 0201 	bic.w	r2, r2, r1
1a00307c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003080:	e7a3      	b.n	1a002fca <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003082:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003086:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00308a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00308e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a003092:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003096:	491f      	ldr	r1, [pc, #124]	; (1a003114 <gpioInit+0x1a8>)
1a003098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00309c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0030a0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0030a4:	2001      	movs	r0, #1
1a0030a6:	fa00 f102 	lsl.w	r1, r0, r2
1a0030aa:	4c19      	ldr	r4, [pc, #100]	; (1a003110 <gpioInit+0x1a4>)
1a0030ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0030b0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0030b4:	ea22 0201 	bic.w	r2, r2, r1
1a0030b8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0030bc:	e785      	b.n	1a002fca <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0030be:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0030c2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0030c6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0030ca:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0030ce:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0030d2:	4910      	ldr	r1, [pc, #64]	; (1a003114 <gpioInit+0x1a8>)
1a0030d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0030d8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0030dc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0030e0:	2001      	movs	r0, #1
1a0030e2:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0030e6:	4b0a      	ldr	r3, [pc, #40]	; (1a003110 <gpioInit+0x1a4>)
1a0030e8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0030ec:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0030f0:	4331      	orrs	r1, r6
1a0030f2:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0030f6:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0030f8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0030fc:	2100      	movs	r1, #0
1a0030fe:	5499      	strb	r1, [r3, r2]
1a003100:	e763      	b.n	1a002fca <gpioInit+0x5e>
	  return FALSE;
1a003102:	2000      	movs	r0, #0
1a003104:	4770      	bx	lr
	  return FALSE;
1a003106:	2000      	movs	r0, #0
}
1a003108:	4770      	bx	lr
      ret_val = 0;
1a00310a:	2000      	movs	r0, #0
1a00310c:	e75d      	b.n	1a002fca <gpioInit+0x5e>
1a00310e:	bf00      	nop
1a003110:	400f4000 	.word	0x400f4000
1a003114:	40086000 	.word	0x40086000

1a003118 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a003118:	f110 0f02 	cmn.w	r0, #2
1a00311c:	d02d      	beq.n	1a00317a <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a00311e:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003122:	d02c      	beq.n	1a00317e <gpioWrite+0x66>
{
1a003124:	b510      	push	{r4, lr}
1a003126:	b084      	sub	sp, #16
1a003128:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00312a:	2300      	movs	r3, #0
1a00312c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003130:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003134:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003138:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00313c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003140:	f10d 030b 	add.w	r3, sp, #11
1a003144:	9301      	str	r3, [sp, #4]
1a003146:	ab03      	add	r3, sp, #12
1a003148:	9300      	str	r3, [sp, #0]
1a00314a:	f10d 030d 	add.w	r3, sp, #13
1a00314e:	f10d 020e 	add.w	r2, sp, #14
1a003152:	f10d 010f 	add.w	r1, sp, #15
1a003156:	f7ff feef 	bl	1a002f38 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00315a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00315e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a003162:	1c21      	adds	r1, r4, #0
1a003164:	bf18      	it	ne
1a003166:	2101      	movne	r1, #1
1a003168:	015b      	lsls	r3, r3, #5
1a00316a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00316e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a003172:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003174:	2001      	movs	r0, #1
}
1a003176:	b004      	add	sp, #16
1a003178:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00317a:	2000      	movs	r0, #0
1a00317c:	4770      	bx	lr
	  return FALSE;
1a00317e:	2000      	movs	r0, #0
}
1a003180:	4770      	bx	lr
1a003182:	Address 0x1a003182 is out of bounds.


1a003184 <spiInit>:
bool_t spiInit( spiMap_t spi )
{

   bool_t retVal = TRUE;

   if( spi == SPI0 ) {
1a003184:	b108      	cbz	r0, 1a00318a <spiInit+0x6>
      #else
         #error BOARD compile variable must be defined
      #endif

   } else {
      retVal = FALSE;
1a003186:	2000      	movs	r0, #0
   }

   return retVal;
}
1a003188:	4770      	bx	lr
{
1a00318a:	b570      	push	{r4, r5, r6, lr}
1a00318c:	4c0e      	ldr	r4, [pc, #56]	; (1a0031c8 <spiInit+0x44>)
1a00318e:	2600      	movs	r6, #0
1a003190:	f8c4 6790 	str.w	r6, [r4, #1936]	; 0x790
1a003194:	23c5      	movs	r3, #197	; 0xc5
1a003196:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
1a00319a:	2305      	movs	r3, #5
1a00319c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
         Chip_SSP_Init( LPC_SSP1 );
1a0031a0:	4d0a      	ldr	r5, [pc, #40]	; (1a0031cc <spiInit+0x48>)
1a0031a2:	4628      	mov	r0, r5
1a0031a4:	f7ff f90a 	bl	1a0023bc <Chip_SSP_Init>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0031a8:	686b      	ldr	r3, [r5, #4]
1a0031aa:	f043 0302 	orr.w	r3, r3, #2
1a0031ae:	606b      	str	r3, [r5, #4]
1a0031b0:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
	pGPIO->DIR[port] |= 1UL << pin;
1a0031b4:	4906      	ldr	r1, [pc, #24]	; (1a0031d0 <spiInit+0x4c>)
1a0031b6:	f242 020c 	movw	r2, #8204	; 0x200c
1a0031ba:	588b      	ldr	r3, [r1, r2]
1a0031bc:	f043 0301 	orr.w	r3, r3, #1
1a0031c0:	508b      	str	r3, [r1, r2]
   bool_t retVal = TRUE;
1a0031c2:	2001      	movs	r0, #1
}
1a0031c4:	bd70      	pop	{r4, r5, r6, pc}
1a0031c6:	bf00      	nop
1a0031c8:	40086000 	.word	0x40086000
1a0031cc:	400c5000 	.word	0x400c5000
1a0031d0:	400f4000 	.word	0x400f4000

1a0031d4 <spiRead>:


bool_t spiRead( spiMap_t spi, uint8_t* buffer, uint32_t bufferSize )
{
1a0031d4:	b500      	push	{lr}
1a0031d6:	b087      	sub	sp, #28

   bool_t retVal = TRUE;

   Chip_SSP_DATA_SETUP_T xferConfig;

   xferConfig.tx_data = NULL;
1a0031d8:	2300      	movs	r3, #0
1a0031da:	9301      	str	r3, [sp, #4]
   xferConfig.tx_cnt  = 0;
1a0031dc:	9302      	str	r3, [sp, #8]
   xferConfig.rx_data = buffer;
1a0031de:	9103      	str	r1, [sp, #12]
   xferConfig.rx_cnt  = 0;
1a0031e0:	9304      	str	r3, [sp, #16]
   xferConfig.length  = bufferSize;
1a0031e2:	9205      	str	r2, [sp, #20]

   if( spi == SPI0 ) {
1a0031e4:	b118      	cbz	r0, 1a0031ee <spiRead+0x1a>
      Chip_SSP_RWFrames_Blocking( LPC_SSP1, &xferConfig );
   } else {
      retVal = FALSE;
1a0031e6:	2000      	movs	r0, #0
   }

   return retVal;
}
1a0031e8:	b007      	add	sp, #28
1a0031ea:	f85d fb04 	ldr.w	pc, [sp], #4
      Chip_SSP_RWFrames_Blocking( LPC_SSP1, &xferConfig );
1a0031ee:	a901      	add	r1, sp, #4
1a0031f0:	4802      	ldr	r0, [pc, #8]	; (1a0031fc <spiRead+0x28>)
1a0031f2:	f7ff f870 	bl	1a0022d6 <Chip_SSP_RWFrames_Blocking>
   bool_t retVal = TRUE;
1a0031f6:	2001      	movs	r0, #1
1a0031f8:	e7f6      	b.n	1a0031e8 <spiRead+0x14>
1a0031fa:	bf00      	nop
1a0031fc:	400c5000 	.word	0x400c5000

1a003200 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a003200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003204:	4680      	mov	r8, r0
1a003206:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003208:	4c19      	ldr	r4, [pc, #100]	; (1a003270 <uartInit+0x70>)
1a00320a:	0045      	lsls	r5, r0, #1
1a00320c:	182a      	adds	r2, r5, r0
1a00320e:	0093      	lsls	r3, r2, #2
1a003210:	18e6      	adds	r6, r4, r3
1a003212:	58e7      	ldr	r7, [r4, r3]
1a003214:	4638      	mov	r0, r7
1a003216:	f7ff fdad 	bl	1a002d74 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00321a:	4649      	mov	r1, r9
1a00321c:	4638      	mov	r0, r7
1a00321e:	f7ff fdd3 	bl	1a002dc8 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a003222:	2307      	movs	r3, #7
1a003224:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003226:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003228:	2301      	movs	r3, #1
1a00322a:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a00322c:	7930      	ldrb	r0, [r6, #4]
1a00322e:	7973      	ldrb	r3, [r6, #5]
1a003230:	79b2      	ldrb	r2, [r6, #6]
1a003232:	f042 0218 	orr.w	r2, r2, #24
1a003236:	490f      	ldr	r1, [pc, #60]	; (1a003274 <uartInit+0x74>)
1a003238:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00323c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a003240:	79f0      	ldrb	r0, [r6, #7]
1a003242:	7a33      	ldrb	r3, [r6, #8]
1a003244:	7a72      	ldrb	r2, [r6, #9]
1a003246:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00324a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00324e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a003252:	f1b8 0f01 	cmp.w	r8, #1
1a003256:	d001      	beq.n	1a00325c <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a003258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a00325c:	4a06      	ldr	r2, [pc, #24]	; (1a003278 <uartInit+0x78>)
1a00325e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a003260:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a003264:	64d3      	str	r3, [r2, #76]	; 0x4c
1a003266:	221a      	movs	r2, #26
1a003268:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a00326c:	e7f4      	b.n	1a003258 <uartInit+0x58>
1a00326e:	bf00      	nop
1a003270:	1a0049b4 	.word	0x1a0049b4
1a003274:	40086000 	.word	0x40086000
1a003278:	40081000 	.word	0x40081000

1a00327c <rtcRead>:
 * @Brief: Get time from RTC peripheral.
 * @param  rtc_t rtc: RTC structure
 * @return bool_t true (1) if config it is ok
 */
bool_t rtcRead( rtc_t * rtc )
{
1a00327c:	b510      	push	{r4, lr}
1a00327e:	b088      	sub	sp, #32
1a003280:	4604      	mov	r4, r0
   bool_t ret_val = 1;

   RTC_TIME_T rtcTime;

   Chip_RTC_GetFullTime(LPC_RTC, &rtcTime);
1a003282:	4669      	mov	r1, sp
1a003284:	4809      	ldr	r0, [pc, #36]	; (1a0032ac <rtcRead+0x30>)
1a003286:	f7ff f928 	bl	1a0024da <Chip_RTC_GetFullTime>

   rtc->sec = rtcTime.time[RTC_TIMETYPE_SECOND];
1a00328a:	9b00      	ldr	r3, [sp, #0]
1a00328c:	71e3      	strb	r3, [r4, #7]
   rtc->min = rtcTime.time[RTC_TIMETYPE_MINUTE];
1a00328e:	9b01      	ldr	r3, [sp, #4]
1a003290:	71a3      	strb	r3, [r4, #6]
   rtc->hour = rtcTime.time[RTC_TIMETYPE_HOUR];
1a003292:	9b02      	ldr	r3, [sp, #8]
1a003294:	7163      	strb	r3, [r4, #5]
   rtc->wday = rtcTime.time[RTC_TIMETYPE_DAYOFWEEK];
1a003296:	9b04      	ldr	r3, [sp, #16]
1a003298:	7123      	strb	r3, [r4, #4]
   rtc->mday = rtcTime.time[RTC_TIMETYPE_DAYOFMONTH];
1a00329a:	9b03      	ldr	r3, [sp, #12]
1a00329c:	70e3      	strb	r3, [r4, #3]
   rtc->month = rtcTime.time[RTC_TIMETYPE_MONTH];
1a00329e:	9b06      	ldr	r3, [sp, #24]
1a0032a0:	70a3      	strb	r3, [r4, #2]
   rtc->year = rtcTime.time[RTC_TIMETYPE_YEAR];
1a0032a2:	9b07      	ldr	r3, [sp, #28]
1a0032a4:	8023      	strh	r3, [r4, #0]

   return ret_val;
}
1a0032a6:	2001      	movs	r0, #1
1a0032a8:	b008      	add	sp, #32
1a0032aa:	bd10      	pop	{r4, pc}
1a0032ac:	40046000 	.word	0x40046000

1a0032b0 <rtcWrite>:
 * @Brief: Set time on RTC peripheral.
 * @param  rtc_t rtc: RTC structure
 * @return bool_t true (1) if config it is ok
 */
bool_t rtcWrite( rtc_t * rtc )
{
1a0032b0:	b500      	push	{lr}
1a0032b2:	b089      	sub	sp, #36	; 0x24
   bool_t ret_val = 1;

   RTC_TIME_T rtcTime;

   rtcTime.time[RTC_TIMETYPE_SECOND]     = rtc->sec;
1a0032b4:	79c3      	ldrb	r3, [r0, #7]
1a0032b6:	9300      	str	r3, [sp, #0]
   rtcTime.time[RTC_TIMETYPE_MINUTE]     = rtc->min;
1a0032b8:	7983      	ldrb	r3, [r0, #6]
1a0032ba:	9301      	str	r3, [sp, #4]
   rtcTime.time[RTC_TIMETYPE_HOUR]       = rtc->hour;
1a0032bc:	7943      	ldrb	r3, [r0, #5]
1a0032be:	9302      	str	r3, [sp, #8]
   rtcTime.time[RTC_TIMETYPE_DAYOFWEEK]  = rtc->wday;
1a0032c0:	7903      	ldrb	r3, [r0, #4]
1a0032c2:	9304      	str	r3, [sp, #16]
   rtcTime.time[RTC_TIMETYPE_DAYOFMONTH] = rtc->mday;
1a0032c4:	78c3      	ldrb	r3, [r0, #3]
1a0032c6:	9303      	str	r3, [sp, #12]
   rtcTime.time[RTC_TIMETYPE_MONTH]      = rtc->month;
1a0032c8:	7883      	ldrb	r3, [r0, #2]
1a0032ca:	9306      	str	r3, [sp, #24]
   rtcTime.time[RTC_TIMETYPE_YEAR]	     = rtc->year;
1a0032cc:	8803      	ldrh	r3, [r0, #0]
1a0032ce:	9307      	str	r3, [sp, #28]

   Chip_RTC_SetFullTime(LPC_RTC, &rtcTime);
1a0032d0:	4669      	mov	r1, sp
1a0032d2:	4803      	ldr	r0, [pc, #12]	; (1a0032e0 <rtcWrite+0x30>)
1a0032d4:	f7ff f8ea 	bl	1a0024ac <Chip_RTC_SetFullTime>

   return ret_val;
}
1a0032d8:	2001      	movs	r0, #1
1a0032da:	b009      	add	sp, #36	; 0x24
1a0032dc:	f85d fb04 	ldr.w	pc, [sp], #4
1a0032e0:	40046000 	.word	0x40046000

1a0032e4 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0032e4:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a0032e6:	4b04      	ldr	r3, [pc, #16]	; (1a0032f8 <USB0_IRQHandler+0x14>)
1a0032e8:	681b      	ldr	r3, [r3, #0]
1a0032ea:	681b      	ldr	r3, [r3, #0]
1a0032ec:	68db      	ldr	r3, [r3, #12]
1a0032ee:	4a03      	ldr	r2, [pc, #12]	; (1a0032fc <USB0_IRQHandler+0x18>)
1a0032f0:	6810      	ldr	r0, [r2, #0]
1a0032f2:	4798      	blx	r3
}
1a0032f4:	bd08      	pop	{r3, pc}
1a0032f6:	bf00      	nop
1a0032f8:	100022b4 	.word	0x100022b4
1a0032fc:	10002230 	.word	0x10002230

1a003300 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a003300:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a003302:	f7ff fa45 	bl	1a002790 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a003306:	4b18      	ldr	r3, [pc, #96]	; (1a003368 <boardInit+0x68>)
1a003308:	6818      	ldr	r0, [r3, #0]
1a00330a:	f7ff fe07 	bl	1a002f1c <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a00330e:	2105      	movs	r1, #5
1a003310:	2000      	movs	r0, #0
1a003312:	f7ff fe2b 	bl	1a002f6c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a003316:	2100      	movs	r1, #0
1a003318:	2024      	movs	r0, #36	; 0x24
1a00331a:	f7ff fe27 	bl	1a002f6c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a00331e:	2100      	movs	r1, #0
1a003320:	2025      	movs	r0, #37	; 0x25
1a003322:	f7ff fe23 	bl	1a002f6c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a003326:	2100      	movs	r1, #0
1a003328:	2026      	movs	r0, #38	; 0x26
1a00332a:	f7ff fe1f 	bl	1a002f6c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a00332e:	2100      	movs	r1, #0
1a003330:	2027      	movs	r0, #39	; 0x27
1a003332:	f7ff fe1b 	bl	1a002f6c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a003336:	2101      	movs	r1, #1
1a003338:	2028      	movs	r0, #40	; 0x28
1a00333a:	f7ff fe17 	bl	1a002f6c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a00333e:	2101      	movs	r1, #1
1a003340:	2029      	movs	r0, #41	; 0x29
1a003342:	f7ff fe13 	bl	1a002f6c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a003346:	2101      	movs	r1, #1
1a003348:	202a      	movs	r0, #42	; 0x2a
1a00334a:	f7ff fe0f 	bl	1a002f6c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a00334e:	2101      	movs	r1, #1
1a003350:	202b      	movs	r0, #43	; 0x2b
1a003352:	f7ff fe0b 	bl	1a002f6c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a003356:	2101      	movs	r1, #1
1a003358:	202c      	movs	r0, #44	; 0x2c
1a00335a:	f7ff fe07 	bl	1a002f6c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a00335e:	2101      	movs	r1, #1
1a003360:	202d      	movs	r0, #45	; 0x2d
1a003362:	f7ff fe03 	bl	1a002f6c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a003366:	bd08      	pop	{r3, pc}
1a003368:	100022b0 	.word	0x100022b0

1a00336c <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a00336c:	b508      	push	{r3, lr}
1a00336e:	460b      	mov	r3, r1
   *printer = uart;
1a003370:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a003372:	4611      	mov	r1, r2
1a003374:	4618      	mov	r0, r3
1a003376:	f7ff ff43 	bl	1a003200 <uartInit>
}
1a00337a:	bd08      	pop	{r3, pc}

1a00337c <__aeabi_uldivmod>:
1a00337c:	b953      	cbnz	r3, 1a003394 <__aeabi_uldivmod+0x18>
1a00337e:	b94a      	cbnz	r2, 1a003394 <__aeabi_uldivmod+0x18>
1a003380:	2900      	cmp	r1, #0
1a003382:	bf08      	it	eq
1a003384:	2800      	cmpeq	r0, #0
1a003386:	bf1c      	itt	ne
1a003388:	f04f 31ff 	movne.w	r1, #4294967295
1a00338c:	f04f 30ff 	movne.w	r0, #4294967295
1a003390:	f000 b974 	b.w	1a00367c <__aeabi_idiv0>
1a003394:	f1ad 0c08 	sub.w	ip, sp, #8
1a003398:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00339c:	f000 f806 	bl	1a0033ac <__udivmoddi4>
1a0033a0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0033a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0033a8:	b004      	add	sp, #16
1a0033aa:	4770      	bx	lr

1a0033ac <__udivmoddi4>:
1a0033ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0033b0:	9e08      	ldr	r6, [sp, #32]
1a0033b2:	4604      	mov	r4, r0
1a0033b4:	4688      	mov	r8, r1
1a0033b6:	2b00      	cmp	r3, #0
1a0033b8:	f040 8085 	bne.w	1a0034c6 <__udivmoddi4+0x11a>
1a0033bc:	428a      	cmp	r2, r1
1a0033be:	4615      	mov	r5, r2
1a0033c0:	d948      	bls.n	1a003454 <__udivmoddi4+0xa8>
1a0033c2:	fab2 f282 	clz	r2, r2
1a0033c6:	b14a      	cbz	r2, 1a0033dc <__udivmoddi4+0x30>
1a0033c8:	f1c2 0720 	rsb	r7, r2, #32
1a0033cc:	fa01 f302 	lsl.w	r3, r1, r2
1a0033d0:	fa20 f707 	lsr.w	r7, r0, r7
1a0033d4:	4095      	lsls	r5, r2
1a0033d6:	ea47 0803 	orr.w	r8, r7, r3
1a0033da:	4094      	lsls	r4, r2
1a0033dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0033e0:	0c23      	lsrs	r3, r4, #16
1a0033e2:	fbb8 f7fe 	udiv	r7, r8, lr
1a0033e6:	fa1f fc85 	uxth.w	ip, r5
1a0033ea:	fb0e 8817 	mls	r8, lr, r7, r8
1a0033ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0033f2:	fb07 f10c 	mul.w	r1, r7, ip
1a0033f6:	4299      	cmp	r1, r3
1a0033f8:	d909      	bls.n	1a00340e <__udivmoddi4+0x62>
1a0033fa:	18eb      	adds	r3, r5, r3
1a0033fc:	f107 30ff 	add.w	r0, r7, #4294967295
1a003400:	f080 80e3 	bcs.w	1a0035ca <__udivmoddi4+0x21e>
1a003404:	4299      	cmp	r1, r3
1a003406:	f240 80e0 	bls.w	1a0035ca <__udivmoddi4+0x21e>
1a00340a:	3f02      	subs	r7, #2
1a00340c:	442b      	add	r3, r5
1a00340e:	1a5b      	subs	r3, r3, r1
1a003410:	b2a4      	uxth	r4, r4
1a003412:	fbb3 f0fe 	udiv	r0, r3, lr
1a003416:	fb0e 3310 	mls	r3, lr, r0, r3
1a00341a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00341e:	fb00 fc0c 	mul.w	ip, r0, ip
1a003422:	45a4      	cmp	ip, r4
1a003424:	d909      	bls.n	1a00343a <__udivmoddi4+0x8e>
1a003426:	192c      	adds	r4, r5, r4
1a003428:	f100 33ff 	add.w	r3, r0, #4294967295
1a00342c:	f080 80cb 	bcs.w	1a0035c6 <__udivmoddi4+0x21a>
1a003430:	45a4      	cmp	ip, r4
1a003432:	f240 80c8 	bls.w	1a0035c6 <__udivmoddi4+0x21a>
1a003436:	3802      	subs	r0, #2
1a003438:	442c      	add	r4, r5
1a00343a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00343e:	eba4 040c 	sub.w	r4, r4, ip
1a003442:	2700      	movs	r7, #0
1a003444:	b11e      	cbz	r6, 1a00344e <__udivmoddi4+0xa2>
1a003446:	40d4      	lsrs	r4, r2
1a003448:	2300      	movs	r3, #0
1a00344a:	e9c6 4300 	strd	r4, r3, [r6]
1a00344e:	4639      	mov	r1, r7
1a003450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003454:	2a00      	cmp	r2, #0
1a003456:	d053      	beq.n	1a003500 <__udivmoddi4+0x154>
1a003458:	fab2 f282 	clz	r2, r2
1a00345c:	2a00      	cmp	r2, #0
1a00345e:	f040 80b6 	bne.w	1a0035ce <__udivmoddi4+0x222>
1a003462:	1b49      	subs	r1, r1, r5
1a003464:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003468:	fa1f f885 	uxth.w	r8, r5
1a00346c:	2701      	movs	r7, #1
1a00346e:	fbb1 fcfe 	udiv	ip, r1, lr
1a003472:	0c23      	lsrs	r3, r4, #16
1a003474:	fb0e 111c 	mls	r1, lr, ip, r1
1a003478:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00347c:	fb08 f10c 	mul.w	r1, r8, ip
1a003480:	4299      	cmp	r1, r3
1a003482:	d907      	bls.n	1a003494 <__udivmoddi4+0xe8>
1a003484:	18eb      	adds	r3, r5, r3
1a003486:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00348a:	d202      	bcs.n	1a003492 <__udivmoddi4+0xe6>
1a00348c:	4299      	cmp	r1, r3
1a00348e:	f200 80ec 	bhi.w	1a00366a <__udivmoddi4+0x2be>
1a003492:	4684      	mov	ip, r0
1a003494:	1a59      	subs	r1, r3, r1
1a003496:	b2a3      	uxth	r3, r4
1a003498:	fbb1 f0fe 	udiv	r0, r1, lr
1a00349c:	fb0e 1410 	mls	r4, lr, r0, r1
1a0034a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0034a4:	fb08 f800 	mul.w	r8, r8, r0
1a0034a8:	45a0      	cmp	r8, r4
1a0034aa:	d907      	bls.n	1a0034bc <__udivmoddi4+0x110>
1a0034ac:	192c      	adds	r4, r5, r4
1a0034ae:	f100 33ff 	add.w	r3, r0, #4294967295
1a0034b2:	d202      	bcs.n	1a0034ba <__udivmoddi4+0x10e>
1a0034b4:	45a0      	cmp	r8, r4
1a0034b6:	f200 80dc 	bhi.w	1a003672 <__udivmoddi4+0x2c6>
1a0034ba:	4618      	mov	r0, r3
1a0034bc:	eba4 0408 	sub.w	r4, r4, r8
1a0034c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0034c4:	e7be      	b.n	1a003444 <__udivmoddi4+0x98>
1a0034c6:	428b      	cmp	r3, r1
1a0034c8:	d908      	bls.n	1a0034dc <__udivmoddi4+0x130>
1a0034ca:	2e00      	cmp	r6, #0
1a0034cc:	d078      	beq.n	1a0035c0 <__udivmoddi4+0x214>
1a0034ce:	2700      	movs	r7, #0
1a0034d0:	e9c6 0100 	strd	r0, r1, [r6]
1a0034d4:	4638      	mov	r0, r7
1a0034d6:	4639      	mov	r1, r7
1a0034d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0034dc:	fab3 f783 	clz	r7, r3
1a0034e0:	b97f      	cbnz	r7, 1a003502 <__udivmoddi4+0x156>
1a0034e2:	428b      	cmp	r3, r1
1a0034e4:	d302      	bcc.n	1a0034ec <__udivmoddi4+0x140>
1a0034e6:	4282      	cmp	r2, r0
1a0034e8:	f200 80bd 	bhi.w	1a003666 <__udivmoddi4+0x2ba>
1a0034ec:	1a84      	subs	r4, r0, r2
1a0034ee:	eb61 0303 	sbc.w	r3, r1, r3
1a0034f2:	2001      	movs	r0, #1
1a0034f4:	4698      	mov	r8, r3
1a0034f6:	2e00      	cmp	r6, #0
1a0034f8:	d0a9      	beq.n	1a00344e <__udivmoddi4+0xa2>
1a0034fa:	e9c6 4800 	strd	r4, r8, [r6]
1a0034fe:	e7a6      	b.n	1a00344e <__udivmoddi4+0xa2>
1a003500:	deff      	udf	#255	; 0xff
1a003502:	f1c7 0520 	rsb	r5, r7, #32
1a003506:	40bb      	lsls	r3, r7
1a003508:	fa22 fc05 	lsr.w	ip, r2, r5
1a00350c:	ea4c 0c03 	orr.w	ip, ip, r3
1a003510:	fa01 f407 	lsl.w	r4, r1, r7
1a003514:	fa20 f805 	lsr.w	r8, r0, r5
1a003518:	fa21 f305 	lsr.w	r3, r1, r5
1a00351c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a003520:	ea48 0404 	orr.w	r4, r8, r4
1a003524:	fbb3 f9fe 	udiv	r9, r3, lr
1a003528:	0c21      	lsrs	r1, r4, #16
1a00352a:	fb0e 3319 	mls	r3, lr, r9, r3
1a00352e:	fa1f f88c 	uxth.w	r8, ip
1a003532:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a003536:	fb09 fa08 	mul.w	sl, r9, r8
1a00353a:	459a      	cmp	sl, r3
1a00353c:	fa02 f207 	lsl.w	r2, r2, r7
1a003540:	fa00 f107 	lsl.w	r1, r0, r7
1a003544:	d90b      	bls.n	1a00355e <__udivmoddi4+0x1b2>
1a003546:	eb1c 0303 	adds.w	r3, ip, r3
1a00354a:	f109 30ff 	add.w	r0, r9, #4294967295
1a00354e:	f080 8088 	bcs.w	1a003662 <__udivmoddi4+0x2b6>
1a003552:	459a      	cmp	sl, r3
1a003554:	f240 8085 	bls.w	1a003662 <__udivmoddi4+0x2b6>
1a003558:	f1a9 0902 	sub.w	r9, r9, #2
1a00355c:	4463      	add	r3, ip
1a00355e:	eba3 030a 	sub.w	r3, r3, sl
1a003562:	b2a4      	uxth	r4, r4
1a003564:	fbb3 f0fe 	udiv	r0, r3, lr
1a003568:	fb0e 3310 	mls	r3, lr, r0, r3
1a00356c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003570:	fb00 f808 	mul.w	r8, r0, r8
1a003574:	45a0      	cmp	r8, r4
1a003576:	d908      	bls.n	1a00358a <__udivmoddi4+0x1de>
1a003578:	eb1c 0404 	adds.w	r4, ip, r4
1a00357c:	f100 33ff 	add.w	r3, r0, #4294967295
1a003580:	d26b      	bcs.n	1a00365a <__udivmoddi4+0x2ae>
1a003582:	45a0      	cmp	r8, r4
1a003584:	d969      	bls.n	1a00365a <__udivmoddi4+0x2ae>
1a003586:	3802      	subs	r0, #2
1a003588:	4464      	add	r4, ip
1a00358a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00358e:	eba4 0408 	sub.w	r4, r4, r8
1a003592:	fba0 8902 	umull	r8, r9, r0, r2
1a003596:	454c      	cmp	r4, r9
1a003598:	46c6      	mov	lr, r8
1a00359a:	464b      	mov	r3, r9
1a00359c:	d354      	bcc.n	1a003648 <__udivmoddi4+0x29c>
1a00359e:	d051      	beq.n	1a003644 <__udivmoddi4+0x298>
1a0035a0:	2e00      	cmp	r6, #0
1a0035a2:	d069      	beq.n	1a003678 <__udivmoddi4+0x2cc>
1a0035a4:	ebb1 020e 	subs.w	r2, r1, lr
1a0035a8:	eb64 0403 	sbc.w	r4, r4, r3
1a0035ac:	fa04 f505 	lsl.w	r5, r4, r5
1a0035b0:	fa22 f307 	lsr.w	r3, r2, r7
1a0035b4:	40fc      	lsrs	r4, r7
1a0035b6:	431d      	orrs	r5, r3
1a0035b8:	e9c6 5400 	strd	r5, r4, [r6]
1a0035bc:	2700      	movs	r7, #0
1a0035be:	e746      	b.n	1a00344e <__udivmoddi4+0xa2>
1a0035c0:	4637      	mov	r7, r6
1a0035c2:	4630      	mov	r0, r6
1a0035c4:	e743      	b.n	1a00344e <__udivmoddi4+0xa2>
1a0035c6:	4618      	mov	r0, r3
1a0035c8:	e737      	b.n	1a00343a <__udivmoddi4+0x8e>
1a0035ca:	4607      	mov	r7, r0
1a0035cc:	e71f      	b.n	1a00340e <__udivmoddi4+0x62>
1a0035ce:	f1c2 0320 	rsb	r3, r2, #32
1a0035d2:	fa20 f703 	lsr.w	r7, r0, r3
1a0035d6:	4095      	lsls	r5, r2
1a0035d8:	fa01 f002 	lsl.w	r0, r1, r2
1a0035dc:	fa21 f303 	lsr.w	r3, r1, r3
1a0035e0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0035e4:	4338      	orrs	r0, r7
1a0035e6:	0c01      	lsrs	r1, r0, #16
1a0035e8:	fbb3 f7fe 	udiv	r7, r3, lr
1a0035ec:	fa1f f885 	uxth.w	r8, r5
1a0035f0:	fb0e 3317 	mls	r3, lr, r7, r3
1a0035f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0035f8:	fb07 f308 	mul.w	r3, r7, r8
1a0035fc:	428b      	cmp	r3, r1
1a0035fe:	fa04 f402 	lsl.w	r4, r4, r2
1a003602:	d907      	bls.n	1a003614 <__udivmoddi4+0x268>
1a003604:	1869      	adds	r1, r5, r1
1a003606:	f107 3cff 	add.w	ip, r7, #4294967295
1a00360a:	d228      	bcs.n	1a00365e <__udivmoddi4+0x2b2>
1a00360c:	428b      	cmp	r3, r1
1a00360e:	d926      	bls.n	1a00365e <__udivmoddi4+0x2b2>
1a003610:	3f02      	subs	r7, #2
1a003612:	4429      	add	r1, r5
1a003614:	1acb      	subs	r3, r1, r3
1a003616:	b281      	uxth	r1, r0
1a003618:	fbb3 f0fe 	udiv	r0, r3, lr
1a00361c:	fb0e 3310 	mls	r3, lr, r0, r3
1a003620:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003624:	fb00 f308 	mul.w	r3, r0, r8
1a003628:	428b      	cmp	r3, r1
1a00362a:	d907      	bls.n	1a00363c <__udivmoddi4+0x290>
1a00362c:	1869      	adds	r1, r5, r1
1a00362e:	f100 3cff 	add.w	ip, r0, #4294967295
1a003632:	d210      	bcs.n	1a003656 <__udivmoddi4+0x2aa>
1a003634:	428b      	cmp	r3, r1
1a003636:	d90e      	bls.n	1a003656 <__udivmoddi4+0x2aa>
1a003638:	3802      	subs	r0, #2
1a00363a:	4429      	add	r1, r5
1a00363c:	1ac9      	subs	r1, r1, r3
1a00363e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a003642:	e714      	b.n	1a00346e <__udivmoddi4+0xc2>
1a003644:	4541      	cmp	r1, r8
1a003646:	d2ab      	bcs.n	1a0035a0 <__udivmoddi4+0x1f4>
1a003648:	ebb8 0e02 	subs.w	lr, r8, r2
1a00364c:	eb69 020c 	sbc.w	r2, r9, ip
1a003650:	3801      	subs	r0, #1
1a003652:	4613      	mov	r3, r2
1a003654:	e7a4      	b.n	1a0035a0 <__udivmoddi4+0x1f4>
1a003656:	4660      	mov	r0, ip
1a003658:	e7f0      	b.n	1a00363c <__udivmoddi4+0x290>
1a00365a:	4618      	mov	r0, r3
1a00365c:	e795      	b.n	1a00358a <__udivmoddi4+0x1de>
1a00365e:	4667      	mov	r7, ip
1a003660:	e7d8      	b.n	1a003614 <__udivmoddi4+0x268>
1a003662:	4681      	mov	r9, r0
1a003664:	e77b      	b.n	1a00355e <__udivmoddi4+0x1b2>
1a003666:	4638      	mov	r0, r7
1a003668:	e745      	b.n	1a0034f6 <__udivmoddi4+0x14a>
1a00366a:	f1ac 0c02 	sub.w	ip, ip, #2
1a00366e:	442b      	add	r3, r5
1a003670:	e710      	b.n	1a003494 <__udivmoddi4+0xe8>
1a003672:	3802      	subs	r0, #2
1a003674:	442c      	add	r4, r5
1a003676:	e721      	b.n	1a0034bc <__udivmoddi4+0x110>
1a003678:	4637      	mov	r7, r6
1a00367a:	e6e8      	b.n	1a00344e <__udivmoddi4+0xa2>

1a00367c <__aeabi_idiv0>:
1a00367c:	4770      	bx	lr
1a00367e:	bf00      	nop

1a003680 <__sflush_r>:
1a003680:	898a      	ldrh	r2, [r1, #12]
1a003682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003686:	4605      	mov	r5, r0
1a003688:	0710      	lsls	r0, r2, #28
1a00368a:	460c      	mov	r4, r1
1a00368c:	d458      	bmi.n	1a003740 <__sflush_r+0xc0>
1a00368e:	684b      	ldr	r3, [r1, #4]
1a003690:	2b00      	cmp	r3, #0
1a003692:	dc05      	bgt.n	1a0036a0 <__sflush_r+0x20>
1a003694:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a003696:	2b00      	cmp	r3, #0
1a003698:	dc02      	bgt.n	1a0036a0 <__sflush_r+0x20>
1a00369a:	2000      	movs	r0, #0
1a00369c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0036a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0036a2:	2e00      	cmp	r6, #0
1a0036a4:	d0f9      	beq.n	1a00369a <__sflush_r+0x1a>
1a0036a6:	2300      	movs	r3, #0
1a0036a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a0036ac:	682f      	ldr	r7, [r5, #0]
1a0036ae:	602b      	str	r3, [r5, #0]
1a0036b0:	d032      	beq.n	1a003718 <__sflush_r+0x98>
1a0036b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0036b4:	89a3      	ldrh	r3, [r4, #12]
1a0036b6:	075a      	lsls	r2, r3, #29
1a0036b8:	d505      	bpl.n	1a0036c6 <__sflush_r+0x46>
1a0036ba:	6863      	ldr	r3, [r4, #4]
1a0036bc:	1ac0      	subs	r0, r0, r3
1a0036be:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0036c0:	b10b      	cbz	r3, 1a0036c6 <__sflush_r+0x46>
1a0036c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0036c4:	1ac0      	subs	r0, r0, r3
1a0036c6:	2300      	movs	r3, #0
1a0036c8:	4602      	mov	r2, r0
1a0036ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0036cc:	6a21      	ldr	r1, [r4, #32]
1a0036ce:	4628      	mov	r0, r5
1a0036d0:	47b0      	blx	r6
1a0036d2:	1c43      	adds	r3, r0, #1
1a0036d4:	89a3      	ldrh	r3, [r4, #12]
1a0036d6:	d106      	bne.n	1a0036e6 <__sflush_r+0x66>
1a0036d8:	6829      	ldr	r1, [r5, #0]
1a0036da:	291d      	cmp	r1, #29
1a0036dc:	d849      	bhi.n	1a003772 <__sflush_r+0xf2>
1a0036de:	4a2a      	ldr	r2, [pc, #168]	; (1a003788 <__sflush_r+0x108>)
1a0036e0:	40ca      	lsrs	r2, r1
1a0036e2:	07d6      	lsls	r6, r2, #31
1a0036e4:	d545      	bpl.n	1a003772 <__sflush_r+0xf2>
1a0036e6:	2200      	movs	r2, #0
1a0036e8:	6062      	str	r2, [r4, #4]
1a0036ea:	04d9      	lsls	r1, r3, #19
1a0036ec:	6922      	ldr	r2, [r4, #16]
1a0036ee:	6022      	str	r2, [r4, #0]
1a0036f0:	d504      	bpl.n	1a0036fc <__sflush_r+0x7c>
1a0036f2:	1c42      	adds	r2, r0, #1
1a0036f4:	d101      	bne.n	1a0036fa <__sflush_r+0x7a>
1a0036f6:	682b      	ldr	r3, [r5, #0]
1a0036f8:	b903      	cbnz	r3, 1a0036fc <__sflush_r+0x7c>
1a0036fa:	6560      	str	r0, [r4, #84]	; 0x54
1a0036fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0036fe:	602f      	str	r7, [r5, #0]
1a003700:	2900      	cmp	r1, #0
1a003702:	d0ca      	beq.n	1a00369a <__sflush_r+0x1a>
1a003704:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a003708:	4299      	cmp	r1, r3
1a00370a:	d002      	beq.n	1a003712 <__sflush_r+0x92>
1a00370c:	4628      	mov	r0, r5
1a00370e:	f000 f9ab 	bl	1a003a68 <_free_r>
1a003712:	2000      	movs	r0, #0
1a003714:	6360      	str	r0, [r4, #52]	; 0x34
1a003716:	e7c1      	b.n	1a00369c <__sflush_r+0x1c>
1a003718:	6a21      	ldr	r1, [r4, #32]
1a00371a:	2301      	movs	r3, #1
1a00371c:	4628      	mov	r0, r5
1a00371e:	47b0      	blx	r6
1a003720:	1c41      	adds	r1, r0, #1
1a003722:	d1c7      	bne.n	1a0036b4 <__sflush_r+0x34>
1a003724:	682b      	ldr	r3, [r5, #0]
1a003726:	2b00      	cmp	r3, #0
1a003728:	d0c4      	beq.n	1a0036b4 <__sflush_r+0x34>
1a00372a:	2b1d      	cmp	r3, #29
1a00372c:	d001      	beq.n	1a003732 <__sflush_r+0xb2>
1a00372e:	2b16      	cmp	r3, #22
1a003730:	d101      	bne.n	1a003736 <__sflush_r+0xb6>
1a003732:	602f      	str	r7, [r5, #0]
1a003734:	e7b1      	b.n	1a00369a <__sflush_r+0x1a>
1a003736:	89a3      	ldrh	r3, [r4, #12]
1a003738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00373c:	81a3      	strh	r3, [r4, #12]
1a00373e:	e7ad      	b.n	1a00369c <__sflush_r+0x1c>
1a003740:	690f      	ldr	r7, [r1, #16]
1a003742:	2f00      	cmp	r7, #0
1a003744:	d0a9      	beq.n	1a00369a <__sflush_r+0x1a>
1a003746:	0793      	lsls	r3, r2, #30
1a003748:	680e      	ldr	r6, [r1, #0]
1a00374a:	bf08      	it	eq
1a00374c:	694b      	ldreq	r3, [r1, #20]
1a00374e:	600f      	str	r7, [r1, #0]
1a003750:	bf18      	it	ne
1a003752:	2300      	movne	r3, #0
1a003754:	eba6 0807 	sub.w	r8, r6, r7
1a003758:	608b      	str	r3, [r1, #8]
1a00375a:	f1b8 0f00 	cmp.w	r8, #0
1a00375e:	dd9c      	ble.n	1a00369a <__sflush_r+0x1a>
1a003760:	4643      	mov	r3, r8
1a003762:	463a      	mov	r2, r7
1a003764:	6a21      	ldr	r1, [r4, #32]
1a003766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a003768:	4628      	mov	r0, r5
1a00376a:	47b0      	blx	r6
1a00376c:	2800      	cmp	r0, #0
1a00376e:	dc06      	bgt.n	1a00377e <__sflush_r+0xfe>
1a003770:	89a3      	ldrh	r3, [r4, #12]
1a003772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003776:	81a3      	strh	r3, [r4, #12]
1a003778:	f04f 30ff 	mov.w	r0, #4294967295
1a00377c:	e78e      	b.n	1a00369c <__sflush_r+0x1c>
1a00377e:	4407      	add	r7, r0
1a003780:	eba8 0800 	sub.w	r8, r8, r0
1a003784:	e7e9      	b.n	1a00375a <__sflush_r+0xda>
1a003786:	bf00      	nop
1a003788:	20400001 	.word	0x20400001

1a00378c <_fflush_r>:
1a00378c:	b538      	push	{r3, r4, r5, lr}
1a00378e:	690b      	ldr	r3, [r1, #16]
1a003790:	4605      	mov	r5, r0
1a003792:	460c      	mov	r4, r1
1a003794:	b913      	cbnz	r3, 1a00379c <_fflush_r+0x10>
1a003796:	2500      	movs	r5, #0
1a003798:	4628      	mov	r0, r5
1a00379a:	bd38      	pop	{r3, r4, r5, pc}
1a00379c:	b118      	cbz	r0, 1a0037a6 <_fflush_r+0x1a>
1a00379e:	6983      	ldr	r3, [r0, #24]
1a0037a0:	b90b      	cbnz	r3, 1a0037a6 <_fflush_r+0x1a>
1a0037a2:	f000 f887 	bl	1a0038b4 <__sinit>
1a0037a6:	4b14      	ldr	r3, [pc, #80]	; (1a0037f8 <_fflush_r+0x6c>)
1a0037a8:	429c      	cmp	r4, r3
1a0037aa:	d11b      	bne.n	1a0037e4 <_fflush_r+0x58>
1a0037ac:	686c      	ldr	r4, [r5, #4]
1a0037ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0037b2:	2b00      	cmp	r3, #0
1a0037b4:	d0ef      	beq.n	1a003796 <_fflush_r+0xa>
1a0037b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a0037b8:	07d0      	lsls	r0, r2, #31
1a0037ba:	d404      	bmi.n	1a0037c6 <_fflush_r+0x3a>
1a0037bc:	0599      	lsls	r1, r3, #22
1a0037be:	d402      	bmi.n	1a0037c6 <_fflush_r+0x3a>
1a0037c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0037c2:	f000 f938 	bl	1a003a36 <__retarget_lock_acquire_recursive>
1a0037c6:	4628      	mov	r0, r5
1a0037c8:	4621      	mov	r1, r4
1a0037ca:	f7ff ff59 	bl	1a003680 <__sflush_r>
1a0037ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0037d0:	07da      	lsls	r2, r3, #31
1a0037d2:	4605      	mov	r5, r0
1a0037d4:	d4e0      	bmi.n	1a003798 <_fflush_r+0xc>
1a0037d6:	89a3      	ldrh	r3, [r4, #12]
1a0037d8:	059b      	lsls	r3, r3, #22
1a0037da:	d4dd      	bmi.n	1a003798 <_fflush_r+0xc>
1a0037dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0037de:	f000 f92b 	bl	1a003a38 <__retarget_lock_release_recursive>
1a0037e2:	e7d9      	b.n	1a003798 <_fflush_r+0xc>
1a0037e4:	4b05      	ldr	r3, [pc, #20]	; (1a0037fc <_fflush_r+0x70>)
1a0037e6:	429c      	cmp	r4, r3
1a0037e8:	d101      	bne.n	1a0037ee <_fflush_r+0x62>
1a0037ea:	68ac      	ldr	r4, [r5, #8]
1a0037ec:	e7df      	b.n	1a0037ae <_fflush_r+0x22>
1a0037ee:	4b04      	ldr	r3, [pc, #16]	; (1a003800 <_fflush_r+0x74>)
1a0037f0:	429c      	cmp	r4, r3
1a0037f2:	bf08      	it	eq
1a0037f4:	68ec      	ldreq	r4, [r5, #12]
1a0037f6:	e7da      	b.n	1a0037ae <_fflush_r+0x22>
1a0037f8:	1a004a1c 	.word	0x1a004a1c
1a0037fc:	1a004a3c 	.word	0x1a004a3c
1a003800:	1a0049fc 	.word	0x1a0049fc

1a003804 <std>:
1a003804:	2300      	movs	r3, #0
1a003806:	b510      	push	{r4, lr}
1a003808:	4604      	mov	r4, r0
1a00380a:	e9c0 3300 	strd	r3, r3, [r0]
1a00380e:	6083      	str	r3, [r0, #8]
1a003810:	8181      	strh	r1, [r0, #12]
1a003812:	6643      	str	r3, [r0, #100]	; 0x64
1a003814:	81c2      	strh	r2, [r0, #14]
1a003816:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a00381a:	6183      	str	r3, [r0, #24]
1a00381c:	4619      	mov	r1, r3
1a00381e:	2208      	movs	r2, #8
1a003820:	305c      	adds	r0, #92	; 0x5c
1a003822:	f000 f918 	bl	1a003a56 <memset>
1a003826:	4b05      	ldr	r3, [pc, #20]	; (1a00383c <std+0x38>)
1a003828:	6263      	str	r3, [r4, #36]	; 0x24
1a00382a:	4b05      	ldr	r3, [pc, #20]	; (1a003840 <std+0x3c>)
1a00382c:	62a3      	str	r3, [r4, #40]	; 0x28
1a00382e:	4b05      	ldr	r3, [pc, #20]	; (1a003844 <std+0x40>)
1a003830:	62e3      	str	r3, [r4, #44]	; 0x2c
1a003832:	4b05      	ldr	r3, [pc, #20]	; (1a003848 <std+0x44>)
1a003834:	6224      	str	r4, [r4, #32]
1a003836:	6323      	str	r3, [r4, #48]	; 0x30
1a003838:	bd10      	pop	{r4, pc}
1a00383a:	bf00      	nop
1a00383c:	1a00428d 	.word	0x1a00428d
1a003840:	1a0042af 	.word	0x1a0042af
1a003844:	1a0042e7 	.word	0x1a0042e7
1a003848:	1a00430b 	.word	0x1a00430b

1a00384c <_cleanup_r>:
1a00384c:	4901      	ldr	r1, [pc, #4]	; (1a003854 <_cleanup_r+0x8>)
1a00384e:	f000 b8af 	b.w	1a0039b0 <_fwalk_reent>
1a003852:	bf00      	nop
1a003854:	1a00378d 	.word	0x1a00378d

1a003858 <__sfmoreglue>:
1a003858:	b570      	push	{r4, r5, r6, lr}
1a00385a:	1e4a      	subs	r2, r1, #1
1a00385c:	2568      	movs	r5, #104	; 0x68
1a00385e:	4355      	muls	r5, r2
1a003860:	460e      	mov	r6, r1
1a003862:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003866:	f000 f94d 	bl	1a003b04 <_malloc_r>
1a00386a:	4604      	mov	r4, r0
1a00386c:	b140      	cbz	r0, 1a003880 <__sfmoreglue+0x28>
1a00386e:	2100      	movs	r1, #0
1a003870:	e9c0 1600 	strd	r1, r6, [r0]
1a003874:	300c      	adds	r0, #12
1a003876:	60a0      	str	r0, [r4, #8]
1a003878:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a00387c:	f000 f8eb 	bl	1a003a56 <memset>
1a003880:	4620      	mov	r0, r4
1a003882:	bd70      	pop	{r4, r5, r6, pc}

1a003884 <__sfp_lock_acquire>:
1a003884:	4801      	ldr	r0, [pc, #4]	; (1a00388c <__sfp_lock_acquire+0x8>)
1a003886:	f000 b8d6 	b.w	1a003a36 <__retarget_lock_acquire_recursive>
1a00388a:	bf00      	nop
1a00388c:	100022c0 	.word	0x100022c0

1a003890 <__sfp_lock_release>:
1a003890:	4801      	ldr	r0, [pc, #4]	; (1a003898 <__sfp_lock_release+0x8>)
1a003892:	f000 b8d1 	b.w	1a003a38 <__retarget_lock_release_recursive>
1a003896:	bf00      	nop
1a003898:	100022c0 	.word	0x100022c0

1a00389c <__sinit_lock_acquire>:
1a00389c:	4801      	ldr	r0, [pc, #4]	; (1a0038a4 <__sinit_lock_acquire+0x8>)
1a00389e:	f000 b8ca 	b.w	1a003a36 <__retarget_lock_acquire_recursive>
1a0038a2:	bf00      	nop
1a0038a4:	100022bb 	.word	0x100022bb

1a0038a8 <__sinit_lock_release>:
1a0038a8:	4801      	ldr	r0, [pc, #4]	; (1a0038b0 <__sinit_lock_release+0x8>)
1a0038aa:	f000 b8c5 	b.w	1a003a38 <__retarget_lock_release_recursive>
1a0038ae:	bf00      	nop
1a0038b0:	100022bb 	.word	0x100022bb

1a0038b4 <__sinit>:
1a0038b4:	b510      	push	{r4, lr}
1a0038b6:	4604      	mov	r4, r0
1a0038b8:	f7ff fff0 	bl	1a00389c <__sinit_lock_acquire>
1a0038bc:	69a3      	ldr	r3, [r4, #24]
1a0038be:	b11b      	cbz	r3, 1a0038c8 <__sinit+0x14>
1a0038c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0038c4:	f7ff bff0 	b.w	1a0038a8 <__sinit_lock_release>
1a0038c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a0038cc:	6523      	str	r3, [r4, #80]	; 0x50
1a0038ce:	4b13      	ldr	r3, [pc, #76]	; (1a00391c <__sinit+0x68>)
1a0038d0:	4a13      	ldr	r2, [pc, #76]	; (1a003920 <__sinit+0x6c>)
1a0038d2:	681b      	ldr	r3, [r3, #0]
1a0038d4:	62a2      	str	r2, [r4, #40]	; 0x28
1a0038d6:	42a3      	cmp	r3, r4
1a0038d8:	bf04      	itt	eq
1a0038da:	2301      	moveq	r3, #1
1a0038dc:	61a3      	streq	r3, [r4, #24]
1a0038de:	4620      	mov	r0, r4
1a0038e0:	f000 f820 	bl	1a003924 <__sfp>
1a0038e4:	6060      	str	r0, [r4, #4]
1a0038e6:	4620      	mov	r0, r4
1a0038e8:	f000 f81c 	bl	1a003924 <__sfp>
1a0038ec:	60a0      	str	r0, [r4, #8]
1a0038ee:	4620      	mov	r0, r4
1a0038f0:	f000 f818 	bl	1a003924 <__sfp>
1a0038f4:	2200      	movs	r2, #0
1a0038f6:	60e0      	str	r0, [r4, #12]
1a0038f8:	2104      	movs	r1, #4
1a0038fa:	6860      	ldr	r0, [r4, #4]
1a0038fc:	f7ff ff82 	bl	1a003804 <std>
1a003900:	2201      	movs	r2, #1
1a003902:	2109      	movs	r1, #9
1a003904:	68a0      	ldr	r0, [r4, #8]
1a003906:	f7ff ff7d 	bl	1a003804 <std>
1a00390a:	2202      	movs	r2, #2
1a00390c:	2112      	movs	r1, #18
1a00390e:	68e0      	ldr	r0, [r4, #12]
1a003910:	f7ff ff78 	bl	1a003804 <std>
1a003914:	2301      	movs	r3, #1
1a003916:	61a3      	str	r3, [r4, #24]
1a003918:	e7d2      	b.n	1a0038c0 <__sinit+0xc>
1a00391a:	bf00      	nop
1a00391c:	1a004a5c 	.word	0x1a004a5c
1a003920:	1a00384d 	.word	0x1a00384d

1a003924 <__sfp>:
1a003924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003926:	4607      	mov	r7, r0
1a003928:	f7ff ffac 	bl	1a003884 <__sfp_lock_acquire>
1a00392c:	4b1e      	ldr	r3, [pc, #120]	; (1a0039a8 <__sfp+0x84>)
1a00392e:	681e      	ldr	r6, [r3, #0]
1a003930:	69b3      	ldr	r3, [r6, #24]
1a003932:	b913      	cbnz	r3, 1a00393a <__sfp+0x16>
1a003934:	4630      	mov	r0, r6
1a003936:	f7ff ffbd 	bl	1a0038b4 <__sinit>
1a00393a:	3648      	adds	r6, #72	; 0x48
1a00393c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a003940:	3b01      	subs	r3, #1
1a003942:	d503      	bpl.n	1a00394c <__sfp+0x28>
1a003944:	6833      	ldr	r3, [r6, #0]
1a003946:	b30b      	cbz	r3, 1a00398c <__sfp+0x68>
1a003948:	6836      	ldr	r6, [r6, #0]
1a00394a:	e7f7      	b.n	1a00393c <__sfp+0x18>
1a00394c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a003950:	b9d5      	cbnz	r5, 1a003988 <__sfp+0x64>
1a003952:	4b16      	ldr	r3, [pc, #88]	; (1a0039ac <__sfp+0x88>)
1a003954:	60e3      	str	r3, [r4, #12]
1a003956:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a00395a:	6665      	str	r5, [r4, #100]	; 0x64
1a00395c:	f000 f86a 	bl	1a003a34 <__retarget_lock_init_recursive>
1a003960:	f7ff ff96 	bl	1a003890 <__sfp_lock_release>
1a003964:	6025      	str	r5, [r4, #0]
1a003966:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a00396a:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00396e:	61a5      	str	r5, [r4, #24]
1a003970:	2208      	movs	r2, #8
1a003972:	4629      	mov	r1, r5
1a003974:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003978:	f000 f86d 	bl	1a003a56 <memset>
1a00397c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003980:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003984:	4620      	mov	r0, r4
1a003986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003988:	3468      	adds	r4, #104	; 0x68
1a00398a:	e7d9      	b.n	1a003940 <__sfp+0x1c>
1a00398c:	2104      	movs	r1, #4
1a00398e:	4638      	mov	r0, r7
1a003990:	f7ff ff62 	bl	1a003858 <__sfmoreglue>
1a003994:	4604      	mov	r4, r0
1a003996:	6030      	str	r0, [r6, #0]
1a003998:	2800      	cmp	r0, #0
1a00399a:	d1d5      	bne.n	1a003948 <__sfp+0x24>
1a00399c:	f7ff ff78 	bl	1a003890 <__sfp_lock_release>
1a0039a0:	230c      	movs	r3, #12
1a0039a2:	603b      	str	r3, [r7, #0]
1a0039a4:	e7ee      	b.n	1a003984 <__sfp+0x60>
1a0039a6:	bf00      	nop
1a0039a8:	1a004a5c 	.word	0x1a004a5c
1a0039ac:	ffff0001 	.word	0xffff0001

1a0039b0 <_fwalk_reent>:
1a0039b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0039b4:	4680      	mov	r8, r0
1a0039b6:	4689      	mov	r9, r1
1a0039b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0039bc:	2600      	movs	r6, #0
1a0039be:	b914      	cbnz	r4, 1a0039c6 <_fwalk_reent+0x16>
1a0039c0:	4630      	mov	r0, r6
1a0039c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0039c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0039ca:	3f01      	subs	r7, #1
1a0039cc:	d501      	bpl.n	1a0039d2 <_fwalk_reent+0x22>
1a0039ce:	6824      	ldr	r4, [r4, #0]
1a0039d0:	e7f5      	b.n	1a0039be <_fwalk_reent+0xe>
1a0039d2:	89ab      	ldrh	r3, [r5, #12]
1a0039d4:	2b01      	cmp	r3, #1
1a0039d6:	d907      	bls.n	1a0039e8 <_fwalk_reent+0x38>
1a0039d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0039dc:	3301      	adds	r3, #1
1a0039de:	d003      	beq.n	1a0039e8 <_fwalk_reent+0x38>
1a0039e0:	4629      	mov	r1, r5
1a0039e2:	4640      	mov	r0, r8
1a0039e4:	47c8      	blx	r9
1a0039e6:	4306      	orrs	r6, r0
1a0039e8:	3568      	adds	r5, #104	; 0x68
1a0039ea:	e7ee      	b.n	1a0039ca <_fwalk_reent+0x1a>

1a0039ec <__libc_init_array>:
1a0039ec:	b570      	push	{r4, r5, r6, lr}
1a0039ee:	4d0d      	ldr	r5, [pc, #52]	; (1a003a24 <__libc_init_array+0x38>)
1a0039f0:	4c0d      	ldr	r4, [pc, #52]	; (1a003a28 <__libc_init_array+0x3c>)
1a0039f2:	1b64      	subs	r4, r4, r5
1a0039f4:	10a4      	asrs	r4, r4, #2
1a0039f6:	2600      	movs	r6, #0
1a0039f8:	42a6      	cmp	r6, r4
1a0039fa:	d109      	bne.n	1a003a10 <__libc_init_array+0x24>
1a0039fc:	4d0b      	ldr	r5, [pc, #44]	; (1a003a2c <__libc_init_array+0x40>)
1a0039fe:	4c0c      	ldr	r4, [pc, #48]	; (1a003a30 <__libc_init_array+0x44>)
1a003a00:	f7fc fdbb 	bl	1a00057a <_init>
1a003a04:	1b64      	subs	r4, r4, r5
1a003a06:	10a4      	asrs	r4, r4, #2
1a003a08:	2600      	movs	r6, #0
1a003a0a:	42a6      	cmp	r6, r4
1a003a0c:	d105      	bne.n	1a003a1a <__libc_init_array+0x2e>
1a003a0e:	bd70      	pop	{r4, r5, r6, pc}
1a003a10:	f855 3b04 	ldr.w	r3, [r5], #4
1a003a14:	4798      	blx	r3
1a003a16:	3601      	adds	r6, #1
1a003a18:	e7ee      	b.n	1a0039f8 <__libc_init_array+0xc>
1a003a1a:	f855 3b04 	ldr.w	r3, [r5], #4
1a003a1e:	4798      	blx	r3
1a003a20:	3601      	adds	r6, #1
1a003a22:	e7f2      	b.n	1a003a0a <__libc_init_array+0x1e>
1a003a24:	1a004a94 	.word	0x1a004a94
1a003a28:	1a004a94 	.word	0x1a004a94
1a003a2c:	1a004a94 	.word	0x1a004a94
1a003a30:	1a004a98 	.word	0x1a004a98

1a003a34 <__retarget_lock_init_recursive>:
1a003a34:	4770      	bx	lr

1a003a36 <__retarget_lock_acquire_recursive>:
1a003a36:	4770      	bx	lr

1a003a38 <__retarget_lock_release_recursive>:
1a003a38:	4770      	bx	lr

1a003a3a <memcpy>:
1a003a3a:	440a      	add	r2, r1
1a003a3c:	4291      	cmp	r1, r2
1a003a3e:	f100 33ff 	add.w	r3, r0, #4294967295
1a003a42:	d100      	bne.n	1a003a46 <memcpy+0xc>
1a003a44:	4770      	bx	lr
1a003a46:	b510      	push	{r4, lr}
1a003a48:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003a4c:	f803 4f01 	strb.w	r4, [r3, #1]!
1a003a50:	4291      	cmp	r1, r2
1a003a52:	d1f9      	bne.n	1a003a48 <memcpy+0xe>
1a003a54:	bd10      	pop	{r4, pc}

1a003a56 <memset>:
1a003a56:	4402      	add	r2, r0
1a003a58:	4603      	mov	r3, r0
1a003a5a:	4293      	cmp	r3, r2
1a003a5c:	d100      	bne.n	1a003a60 <memset+0xa>
1a003a5e:	4770      	bx	lr
1a003a60:	f803 1b01 	strb.w	r1, [r3], #1
1a003a64:	e7f9      	b.n	1a003a5a <memset+0x4>
1a003a66:	Address 0x1a003a66 is out of bounds.


1a003a68 <_free_r>:
1a003a68:	b538      	push	{r3, r4, r5, lr}
1a003a6a:	4605      	mov	r5, r0
1a003a6c:	2900      	cmp	r1, #0
1a003a6e:	d045      	beq.n	1a003afc <_free_r+0x94>
1a003a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003a74:	1f0c      	subs	r4, r1, #4
1a003a76:	2b00      	cmp	r3, #0
1a003a78:	bfb8      	it	lt
1a003a7a:	18e4      	addlt	r4, r4, r3
1a003a7c:	f000 fdc0 	bl	1a004600 <__malloc_lock>
1a003a80:	4a1f      	ldr	r2, [pc, #124]	; (1a003b00 <_free_r+0x98>)
1a003a82:	6813      	ldr	r3, [r2, #0]
1a003a84:	4610      	mov	r0, r2
1a003a86:	b933      	cbnz	r3, 1a003a96 <_free_r+0x2e>
1a003a88:	6063      	str	r3, [r4, #4]
1a003a8a:	6014      	str	r4, [r2, #0]
1a003a8c:	4628      	mov	r0, r5
1a003a8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a003a92:	f000 bdbb 	b.w	1a00460c <__malloc_unlock>
1a003a96:	42a3      	cmp	r3, r4
1a003a98:	d90c      	bls.n	1a003ab4 <_free_r+0x4c>
1a003a9a:	6821      	ldr	r1, [r4, #0]
1a003a9c:	1862      	adds	r2, r4, r1
1a003a9e:	4293      	cmp	r3, r2
1a003aa0:	bf04      	itt	eq
1a003aa2:	681a      	ldreq	r2, [r3, #0]
1a003aa4:	685b      	ldreq	r3, [r3, #4]
1a003aa6:	6063      	str	r3, [r4, #4]
1a003aa8:	bf04      	itt	eq
1a003aaa:	1852      	addeq	r2, r2, r1
1a003aac:	6022      	streq	r2, [r4, #0]
1a003aae:	6004      	str	r4, [r0, #0]
1a003ab0:	e7ec      	b.n	1a003a8c <_free_r+0x24>
1a003ab2:	4613      	mov	r3, r2
1a003ab4:	685a      	ldr	r2, [r3, #4]
1a003ab6:	b10a      	cbz	r2, 1a003abc <_free_r+0x54>
1a003ab8:	42a2      	cmp	r2, r4
1a003aba:	d9fa      	bls.n	1a003ab2 <_free_r+0x4a>
1a003abc:	6819      	ldr	r1, [r3, #0]
1a003abe:	1858      	adds	r0, r3, r1
1a003ac0:	42a0      	cmp	r0, r4
1a003ac2:	d10b      	bne.n	1a003adc <_free_r+0x74>
1a003ac4:	6820      	ldr	r0, [r4, #0]
1a003ac6:	4401      	add	r1, r0
1a003ac8:	1858      	adds	r0, r3, r1
1a003aca:	4282      	cmp	r2, r0
1a003acc:	6019      	str	r1, [r3, #0]
1a003ace:	d1dd      	bne.n	1a003a8c <_free_r+0x24>
1a003ad0:	6810      	ldr	r0, [r2, #0]
1a003ad2:	6852      	ldr	r2, [r2, #4]
1a003ad4:	605a      	str	r2, [r3, #4]
1a003ad6:	4401      	add	r1, r0
1a003ad8:	6019      	str	r1, [r3, #0]
1a003ada:	e7d7      	b.n	1a003a8c <_free_r+0x24>
1a003adc:	d902      	bls.n	1a003ae4 <_free_r+0x7c>
1a003ade:	230c      	movs	r3, #12
1a003ae0:	602b      	str	r3, [r5, #0]
1a003ae2:	e7d3      	b.n	1a003a8c <_free_r+0x24>
1a003ae4:	6820      	ldr	r0, [r4, #0]
1a003ae6:	1821      	adds	r1, r4, r0
1a003ae8:	428a      	cmp	r2, r1
1a003aea:	bf04      	itt	eq
1a003aec:	6811      	ldreq	r1, [r2, #0]
1a003aee:	6852      	ldreq	r2, [r2, #4]
1a003af0:	6062      	str	r2, [r4, #4]
1a003af2:	bf04      	itt	eq
1a003af4:	1809      	addeq	r1, r1, r0
1a003af6:	6021      	streq	r1, [r4, #0]
1a003af8:	605c      	str	r4, [r3, #4]
1a003afa:	e7c7      	b.n	1a003a8c <_free_r+0x24>
1a003afc:	bd38      	pop	{r3, r4, r5, pc}
1a003afe:	bf00      	nop
1a003b00:	10002234 	.word	0x10002234

1a003b04 <_malloc_r>:
1a003b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003b06:	1ccd      	adds	r5, r1, #3
1a003b08:	f025 0503 	bic.w	r5, r5, #3
1a003b0c:	3508      	adds	r5, #8
1a003b0e:	2d0c      	cmp	r5, #12
1a003b10:	bf38      	it	cc
1a003b12:	250c      	movcc	r5, #12
1a003b14:	2d00      	cmp	r5, #0
1a003b16:	4606      	mov	r6, r0
1a003b18:	db01      	blt.n	1a003b1e <_malloc_r+0x1a>
1a003b1a:	42a9      	cmp	r1, r5
1a003b1c:	d903      	bls.n	1a003b26 <_malloc_r+0x22>
1a003b1e:	230c      	movs	r3, #12
1a003b20:	6033      	str	r3, [r6, #0]
1a003b22:	2000      	movs	r0, #0
1a003b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003b26:	f000 fd6b 	bl	1a004600 <__malloc_lock>
1a003b2a:	4921      	ldr	r1, [pc, #132]	; (1a003bb0 <_malloc_r+0xac>)
1a003b2c:	680a      	ldr	r2, [r1, #0]
1a003b2e:	4614      	mov	r4, r2
1a003b30:	b99c      	cbnz	r4, 1a003b5a <_malloc_r+0x56>
1a003b32:	4f20      	ldr	r7, [pc, #128]	; (1a003bb4 <_malloc_r+0xb0>)
1a003b34:	683b      	ldr	r3, [r7, #0]
1a003b36:	b923      	cbnz	r3, 1a003b42 <_malloc_r+0x3e>
1a003b38:	4621      	mov	r1, r4
1a003b3a:	4630      	mov	r0, r6
1a003b3c:	f7fc fd72 	bl	1a000624 <_sbrk_r>
1a003b40:	6038      	str	r0, [r7, #0]
1a003b42:	4629      	mov	r1, r5
1a003b44:	4630      	mov	r0, r6
1a003b46:	f7fc fd6d 	bl	1a000624 <_sbrk_r>
1a003b4a:	1c43      	adds	r3, r0, #1
1a003b4c:	d123      	bne.n	1a003b96 <_malloc_r+0x92>
1a003b4e:	230c      	movs	r3, #12
1a003b50:	6033      	str	r3, [r6, #0]
1a003b52:	4630      	mov	r0, r6
1a003b54:	f000 fd5a 	bl	1a00460c <__malloc_unlock>
1a003b58:	e7e3      	b.n	1a003b22 <_malloc_r+0x1e>
1a003b5a:	6823      	ldr	r3, [r4, #0]
1a003b5c:	1b5b      	subs	r3, r3, r5
1a003b5e:	d417      	bmi.n	1a003b90 <_malloc_r+0x8c>
1a003b60:	2b0b      	cmp	r3, #11
1a003b62:	d903      	bls.n	1a003b6c <_malloc_r+0x68>
1a003b64:	6023      	str	r3, [r4, #0]
1a003b66:	441c      	add	r4, r3
1a003b68:	6025      	str	r5, [r4, #0]
1a003b6a:	e004      	b.n	1a003b76 <_malloc_r+0x72>
1a003b6c:	6863      	ldr	r3, [r4, #4]
1a003b6e:	42a2      	cmp	r2, r4
1a003b70:	bf0c      	ite	eq
1a003b72:	600b      	streq	r3, [r1, #0]
1a003b74:	6053      	strne	r3, [r2, #4]
1a003b76:	4630      	mov	r0, r6
1a003b78:	f000 fd48 	bl	1a00460c <__malloc_unlock>
1a003b7c:	f104 000b 	add.w	r0, r4, #11
1a003b80:	1d23      	adds	r3, r4, #4
1a003b82:	f020 0007 	bic.w	r0, r0, #7
1a003b86:	1ac2      	subs	r2, r0, r3
1a003b88:	d0cc      	beq.n	1a003b24 <_malloc_r+0x20>
1a003b8a:	1a1b      	subs	r3, r3, r0
1a003b8c:	50a3      	str	r3, [r4, r2]
1a003b8e:	e7c9      	b.n	1a003b24 <_malloc_r+0x20>
1a003b90:	4622      	mov	r2, r4
1a003b92:	6864      	ldr	r4, [r4, #4]
1a003b94:	e7cc      	b.n	1a003b30 <_malloc_r+0x2c>
1a003b96:	1cc4      	adds	r4, r0, #3
1a003b98:	f024 0403 	bic.w	r4, r4, #3
1a003b9c:	42a0      	cmp	r0, r4
1a003b9e:	d0e3      	beq.n	1a003b68 <_malloc_r+0x64>
1a003ba0:	1a21      	subs	r1, r4, r0
1a003ba2:	4630      	mov	r0, r6
1a003ba4:	f7fc fd3e 	bl	1a000624 <_sbrk_r>
1a003ba8:	3001      	adds	r0, #1
1a003baa:	d1dd      	bne.n	1a003b68 <_malloc_r+0x64>
1a003bac:	e7cf      	b.n	1a003b4e <_malloc_r+0x4a>
1a003bae:	bf00      	nop
1a003bb0:	10002234 	.word	0x10002234
1a003bb4:	10002238 	.word	0x10002238

1a003bb8 <__sfputc_r>:
1a003bb8:	6893      	ldr	r3, [r2, #8]
1a003bba:	3b01      	subs	r3, #1
1a003bbc:	2b00      	cmp	r3, #0
1a003bbe:	b410      	push	{r4}
1a003bc0:	6093      	str	r3, [r2, #8]
1a003bc2:	da08      	bge.n	1a003bd6 <__sfputc_r+0x1e>
1a003bc4:	6994      	ldr	r4, [r2, #24]
1a003bc6:	42a3      	cmp	r3, r4
1a003bc8:	db01      	blt.n	1a003bce <__sfputc_r+0x16>
1a003bca:	290a      	cmp	r1, #10
1a003bcc:	d103      	bne.n	1a003bd6 <__sfputc_r+0x1e>
1a003bce:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003bd2:	f000 bb9f 	b.w	1a004314 <__swbuf_r>
1a003bd6:	6813      	ldr	r3, [r2, #0]
1a003bd8:	1c58      	adds	r0, r3, #1
1a003bda:	6010      	str	r0, [r2, #0]
1a003bdc:	7019      	strb	r1, [r3, #0]
1a003bde:	4608      	mov	r0, r1
1a003be0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003be4:	4770      	bx	lr

1a003be6 <__sfputs_r>:
1a003be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003be8:	4606      	mov	r6, r0
1a003bea:	460f      	mov	r7, r1
1a003bec:	4614      	mov	r4, r2
1a003bee:	18d5      	adds	r5, r2, r3
1a003bf0:	42ac      	cmp	r4, r5
1a003bf2:	d101      	bne.n	1a003bf8 <__sfputs_r+0x12>
1a003bf4:	2000      	movs	r0, #0
1a003bf6:	e007      	b.n	1a003c08 <__sfputs_r+0x22>
1a003bf8:	463a      	mov	r2, r7
1a003bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003bfe:	4630      	mov	r0, r6
1a003c00:	f7ff ffda 	bl	1a003bb8 <__sfputc_r>
1a003c04:	1c43      	adds	r3, r0, #1
1a003c06:	d1f3      	bne.n	1a003bf0 <__sfputs_r+0xa>
1a003c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003c0a:	Address 0x1a003c0a is out of bounds.


1a003c0c <_vfiprintf_r>:
1a003c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003c10:	460d      	mov	r5, r1
1a003c12:	b09d      	sub	sp, #116	; 0x74
1a003c14:	4614      	mov	r4, r2
1a003c16:	461e      	mov	r6, r3
1a003c18:	4607      	mov	r7, r0
1a003c1a:	b118      	cbz	r0, 1a003c24 <_vfiprintf_r+0x18>
1a003c1c:	6983      	ldr	r3, [r0, #24]
1a003c1e:	b90b      	cbnz	r3, 1a003c24 <_vfiprintf_r+0x18>
1a003c20:	f7ff fe48 	bl	1a0038b4 <__sinit>
1a003c24:	4b85      	ldr	r3, [pc, #532]	; (1a003e3c <_vfiprintf_r+0x230>)
1a003c26:	429d      	cmp	r5, r3
1a003c28:	d11b      	bne.n	1a003c62 <_vfiprintf_r+0x56>
1a003c2a:	687d      	ldr	r5, [r7, #4]
1a003c2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a003c2e:	07d9      	lsls	r1, r3, #31
1a003c30:	d405      	bmi.n	1a003c3e <_vfiprintf_r+0x32>
1a003c32:	89ab      	ldrh	r3, [r5, #12]
1a003c34:	059a      	lsls	r2, r3, #22
1a003c36:	d402      	bmi.n	1a003c3e <_vfiprintf_r+0x32>
1a003c38:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003c3a:	f7ff fefc 	bl	1a003a36 <__retarget_lock_acquire_recursive>
1a003c3e:	89ab      	ldrh	r3, [r5, #12]
1a003c40:	071b      	lsls	r3, r3, #28
1a003c42:	d501      	bpl.n	1a003c48 <_vfiprintf_r+0x3c>
1a003c44:	692b      	ldr	r3, [r5, #16]
1a003c46:	b9eb      	cbnz	r3, 1a003c84 <_vfiprintf_r+0x78>
1a003c48:	4629      	mov	r1, r5
1a003c4a:	4638      	mov	r0, r7
1a003c4c:	f000 fbb4 	bl	1a0043b8 <__swsetup_r>
1a003c50:	b1c0      	cbz	r0, 1a003c84 <_vfiprintf_r+0x78>
1a003c52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a003c54:	07d8      	lsls	r0, r3, #31
1a003c56:	d50e      	bpl.n	1a003c76 <_vfiprintf_r+0x6a>
1a003c58:	f04f 30ff 	mov.w	r0, #4294967295
1a003c5c:	b01d      	add	sp, #116	; 0x74
1a003c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003c62:	4b77      	ldr	r3, [pc, #476]	; (1a003e40 <_vfiprintf_r+0x234>)
1a003c64:	429d      	cmp	r5, r3
1a003c66:	d101      	bne.n	1a003c6c <_vfiprintf_r+0x60>
1a003c68:	68bd      	ldr	r5, [r7, #8]
1a003c6a:	e7df      	b.n	1a003c2c <_vfiprintf_r+0x20>
1a003c6c:	4b75      	ldr	r3, [pc, #468]	; (1a003e44 <_vfiprintf_r+0x238>)
1a003c6e:	429d      	cmp	r5, r3
1a003c70:	bf08      	it	eq
1a003c72:	68fd      	ldreq	r5, [r7, #12]
1a003c74:	e7da      	b.n	1a003c2c <_vfiprintf_r+0x20>
1a003c76:	89ab      	ldrh	r3, [r5, #12]
1a003c78:	0599      	lsls	r1, r3, #22
1a003c7a:	d4ed      	bmi.n	1a003c58 <_vfiprintf_r+0x4c>
1a003c7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003c7e:	f7ff fedb 	bl	1a003a38 <__retarget_lock_release_recursive>
1a003c82:	e7e9      	b.n	1a003c58 <_vfiprintf_r+0x4c>
1a003c84:	2300      	movs	r3, #0
1a003c86:	9309      	str	r3, [sp, #36]	; 0x24
1a003c88:	2320      	movs	r3, #32
1a003c8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a003c8e:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a003e48 <_vfiprintf_r+0x23c>
1a003c92:	9603      	str	r6, [sp, #12]
1a003c94:	2330      	movs	r3, #48	; 0x30
1a003c96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a003c9a:	f04f 0a01 	mov.w	sl, #1
1a003c9e:	4623      	mov	r3, r4
1a003ca0:	461e      	mov	r6, r3
1a003ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
1a003ca6:	b10a      	cbz	r2, 1a003cac <_vfiprintf_r+0xa0>
1a003ca8:	2a25      	cmp	r2, #37	; 0x25
1a003caa:	d1f9      	bne.n	1a003ca0 <_vfiprintf_r+0x94>
1a003cac:	ebb6 0b04 	subs.w	fp, r6, r4
1a003cb0:	d00b      	beq.n	1a003cca <_vfiprintf_r+0xbe>
1a003cb2:	465b      	mov	r3, fp
1a003cb4:	4622      	mov	r2, r4
1a003cb6:	4629      	mov	r1, r5
1a003cb8:	4638      	mov	r0, r7
1a003cba:	f7ff ff94 	bl	1a003be6 <__sfputs_r>
1a003cbe:	3001      	adds	r0, #1
1a003cc0:	f000 80a3 	beq.w	1a003e0a <_vfiprintf_r+0x1fe>
1a003cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003cc6:	445b      	add	r3, fp
1a003cc8:	9309      	str	r3, [sp, #36]	; 0x24
1a003cca:	7833      	ldrb	r3, [r6, #0]
1a003ccc:	2b00      	cmp	r3, #0
1a003cce:	f000 809c 	beq.w	1a003e0a <_vfiprintf_r+0x1fe>
1a003cd2:	2300      	movs	r3, #0
1a003cd4:	f04f 32ff 	mov.w	r2, #4294967295
1a003cd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a003cdc:	3601      	adds	r6, #1
1a003cde:	9304      	str	r3, [sp, #16]
1a003ce0:	9307      	str	r3, [sp, #28]
1a003ce2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a003ce6:	931a      	str	r3, [sp, #104]	; 0x68
1a003ce8:	4634      	mov	r4, r6
1a003cea:	2205      	movs	r2, #5
1a003cec:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003cf0:	4855      	ldr	r0, [pc, #340]	; (1a003e48 <_vfiprintf_r+0x23c>)
1a003cf2:	f000 fc35 	bl	1a004560 <memchr>
1a003cf6:	9b04      	ldr	r3, [sp, #16]
1a003cf8:	b9c0      	cbnz	r0, 1a003d2c <_vfiprintf_r+0x120>
1a003cfa:	06da      	lsls	r2, r3, #27
1a003cfc:	bf44      	itt	mi
1a003cfe:	2220      	movmi	r2, #32
1a003d00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a003d04:	0718      	lsls	r0, r3, #28
1a003d06:	bf44      	itt	mi
1a003d08:	222b      	movmi	r2, #43	; 0x2b
1a003d0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a003d0e:	7832      	ldrb	r2, [r6, #0]
1a003d10:	2a2a      	cmp	r2, #42	; 0x2a
1a003d12:	d013      	beq.n	1a003d3c <_vfiprintf_r+0x130>
1a003d14:	9a07      	ldr	r2, [sp, #28]
1a003d16:	4634      	mov	r4, r6
1a003d18:	2000      	movs	r0, #0
1a003d1a:	260a      	movs	r6, #10
1a003d1c:	4621      	mov	r1, r4
1a003d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
1a003d22:	3b30      	subs	r3, #48	; 0x30
1a003d24:	2b09      	cmp	r3, #9
1a003d26:	d94b      	bls.n	1a003dc0 <_vfiprintf_r+0x1b4>
1a003d28:	b970      	cbnz	r0, 1a003d48 <_vfiprintf_r+0x13c>
1a003d2a:	e014      	b.n	1a003d56 <_vfiprintf_r+0x14a>
1a003d2c:	eba0 0009 	sub.w	r0, r0, r9
1a003d30:	fa0a f000 	lsl.w	r0, sl, r0
1a003d34:	4318      	orrs	r0, r3
1a003d36:	9004      	str	r0, [sp, #16]
1a003d38:	4626      	mov	r6, r4
1a003d3a:	e7d5      	b.n	1a003ce8 <_vfiprintf_r+0xdc>
1a003d3c:	9a03      	ldr	r2, [sp, #12]
1a003d3e:	1d11      	adds	r1, r2, #4
1a003d40:	6812      	ldr	r2, [r2, #0]
1a003d42:	9103      	str	r1, [sp, #12]
1a003d44:	2a00      	cmp	r2, #0
1a003d46:	db01      	blt.n	1a003d4c <_vfiprintf_r+0x140>
1a003d48:	9207      	str	r2, [sp, #28]
1a003d4a:	e004      	b.n	1a003d56 <_vfiprintf_r+0x14a>
1a003d4c:	4252      	negs	r2, r2
1a003d4e:	f043 0302 	orr.w	r3, r3, #2
1a003d52:	9207      	str	r2, [sp, #28]
1a003d54:	9304      	str	r3, [sp, #16]
1a003d56:	7823      	ldrb	r3, [r4, #0]
1a003d58:	2b2e      	cmp	r3, #46	; 0x2e
1a003d5a:	d10c      	bne.n	1a003d76 <_vfiprintf_r+0x16a>
1a003d5c:	7863      	ldrb	r3, [r4, #1]
1a003d5e:	2b2a      	cmp	r3, #42	; 0x2a
1a003d60:	d133      	bne.n	1a003dca <_vfiprintf_r+0x1be>
1a003d62:	9b03      	ldr	r3, [sp, #12]
1a003d64:	1d1a      	adds	r2, r3, #4
1a003d66:	681b      	ldr	r3, [r3, #0]
1a003d68:	9203      	str	r2, [sp, #12]
1a003d6a:	2b00      	cmp	r3, #0
1a003d6c:	bfb8      	it	lt
1a003d6e:	f04f 33ff 	movlt.w	r3, #4294967295
1a003d72:	3402      	adds	r4, #2
1a003d74:	9305      	str	r3, [sp, #20]
1a003d76:	4e35      	ldr	r6, [pc, #212]	; (1a003e4c <_vfiprintf_r+0x240>)
1a003d78:	7821      	ldrb	r1, [r4, #0]
1a003d7a:	2203      	movs	r2, #3
1a003d7c:	4630      	mov	r0, r6
1a003d7e:	f000 fbef 	bl	1a004560 <memchr>
1a003d82:	b138      	cbz	r0, 1a003d94 <_vfiprintf_r+0x188>
1a003d84:	2340      	movs	r3, #64	; 0x40
1a003d86:	1b80      	subs	r0, r0, r6
1a003d88:	fa03 f000 	lsl.w	r0, r3, r0
1a003d8c:	9b04      	ldr	r3, [sp, #16]
1a003d8e:	4303      	orrs	r3, r0
1a003d90:	3401      	adds	r4, #1
1a003d92:	9304      	str	r3, [sp, #16]
1a003d94:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003d98:	482d      	ldr	r0, [pc, #180]	; (1a003e50 <_vfiprintf_r+0x244>)
1a003d9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a003d9e:	2206      	movs	r2, #6
1a003da0:	f000 fbde 	bl	1a004560 <memchr>
1a003da4:	2800      	cmp	r0, #0
1a003da6:	d03f      	beq.n	1a003e28 <_vfiprintf_r+0x21c>
1a003da8:	4b2a      	ldr	r3, [pc, #168]	; (1a003e54 <_vfiprintf_r+0x248>)
1a003daa:	bb13      	cbnz	r3, 1a003df2 <_vfiprintf_r+0x1e6>
1a003dac:	9b03      	ldr	r3, [sp, #12]
1a003dae:	3307      	adds	r3, #7
1a003db0:	f023 0307 	bic.w	r3, r3, #7
1a003db4:	3308      	adds	r3, #8
1a003db6:	9303      	str	r3, [sp, #12]
1a003db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003dba:	4443      	add	r3, r8
1a003dbc:	9309      	str	r3, [sp, #36]	; 0x24
1a003dbe:	e76e      	b.n	1a003c9e <_vfiprintf_r+0x92>
1a003dc0:	fb06 3202 	mla	r2, r6, r2, r3
1a003dc4:	2001      	movs	r0, #1
1a003dc6:	460c      	mov	r4, r1
1a003dc8:	e7a8      	b.n	1a003d1c <_vfiprintf_r+0x110>
1a003dca:	2300      	movs	r3, #0
1a003dcc:	3401      	adds	r4, #1
1a003dce:	9305      	str	r3, [sp, #20]
1a003dd0:	4619      	mov	r1, r3
1a003dd2:	260a      	movs	r6, #10
1a003dd4:	4620      	mov	r0, r4
1a003dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
1a003dda:	3a30      	subs	r2, #48	; 0x30
1a003ddc:	2a09      	cmp	r2, #9
1a003dde:	d903      	bls.n	1a003de8 <_vfiprintf_r+0x1dc>
1a003de0:	2b00      	cmp	r3, #0
1a003de2:	d0c8      	beq.n	1a003d76 <_vfiprintf_r+0x16a>
1a003de4:	9105      	str	r1, [sp, #20]
1a003de6:	e7c6      	b.n	1a003d76 <_vfiprintf_r+0x16a>
1a003de8:	fb06 2101 	mla	r1, r6, r1, r2
1a003dec:	2301      	movs	r3, #1
1a003dee:	4604      	mov	r4, r0
1a003df0:	e7f0      	b.n	1a003dd4 <_vfiprintf_r+0x1c8>
1a003df2:	ab03      	add	r3, sp, #12
1a003df4:	9300      	str	r3, [sp, #0]
1a003df6:	462a      	mov	r2, r5
1a003df8:	4b17      	ldr	r3, [pc, #92]	; (1a003e58 <_vfiprintf_r+0x24c>)
1a003dfa:	a904      	add	r1, sp, #16
1a003dfc:	4638      	mov	r0, r7
1a003dfe:	f3af 8000 	nop.w
1a003e02:	f1b0 3fff 	cmp.w	r0, #4294967295
1a003e06:	4680      	mov	r8, r0
1a003e08:	d1d6      	bne.n	1a003db8 <_vfiprintf_r+0x1ac>
1a003e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a003e0c:	07d9      	lsls	r1, r3, #31
1a003e0e:	d405      	bmi.n	1a003e1c <_vfiprintf_r+0x210>
1a003e10:	89ab      	ldrh	r3, [r5, #12]
1a003e12:	059a      	lsls	r2, r3, #22
1a003e14:	d402      	bmi.n	1a003e1c <_vfiprintf_r+0x210>
1a003e16:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003e18:	f7ff fe0e 	bl	1a003a38 <__retarget_lock_release_recursive>
1a003e1c:	89ab      	ldrh	r3, [r5, #12]
1a003e1e:	065b      	lsls	r3, r3, #25
1a003e20:	f53f af1a 	bmi.w	1a003c58 <_vfiprintf_r+0x4c>
1a003e24:	9809      	ldr	r0, [sp, #36]	; 0x24
1a003e26:	e719      	b.n	1a003c5c <_vfiprintf_r+0x50>
1a003e28:	ab03      	add	r3, sp, #12
1a003e2a:	9300      	str	r3, [sp, #0]
1a003e2c:	462a      	mov	r2, r5
1a003e2e:	4b0a      	ldr	r3, [pc, #40]	; (1a003e58 <_vfiprintf_r+0x24c>)
1a003e30:	a904      	add	r1, sp, #16
1a003e32:	4638      	mov	r0, r7
1a003e34:	f000 f888 	bl	1a003f48 <_printf_i>
1a003e38:	e7e3      	b.n	1a003e02 <_vfiprintf_r+0x1f6>
1a003e3a:	bf00      	nop
1a003e3c:	1a004a1c 	.word	0x1a004a1c
1a003e40:	1a004a3c 	.word	0x1a004a3c
1a003e44:	1a0049fc 	.word	0x1a0049fc
1a003e48:	1a004a60 	.word	0x1a004a60
1a003e4c:	1a004a66 	.word	0x1a004a66
1a003e50:	1a004a6a 	.word	0x1a004a6a
1a003e54:	00000000 	.word	0x00000000
1a003e58:	1a003be7 	.word	0x1a003be7

1a003e5c <_printf_common>:
1a003e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003e60:	4691      	mov	r9, r2
1a003e62:	461f      	mov	r7, r3
1a003e64:	688a      	ldr	r2, [r1, #8]
1a003e66:	690b      	ldr	r3, [r1, #16]
1a003e68:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a003e6c:	4293      	cmp	r3, r2
1a003e6e:	bfb8      	it	lt
1a003e70:	4613      	movlt	r3, r2
1a003e72:	f8c9 3000 	str.w	r3, [r9]
1a003e76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a003e7a:	4606      	mov	r6, r0
1a003e7c:	460c      	mov	r4, r1
1a003e7e:	b112      	cbz	r2, 1a003e86 <_printf_common+0x2a>
1a003e80:	3301      	adds	r3, #1
1a003e82:	f8c9 3000 	str.w	r3, [r9]
1a003e86:	6823      	ldr	r3, [r4, #0]
1a003e88:	0699      	lsls	r1, r3, #26
1a003e8a:	bf42      	ittt	mi
1a003e8c:	f8d9 3000 	ldrmi.w	r3, [r9]
1a003e90:	3302      	addmi	r3, #2
1a003e92:	f8c9 3000 	strmi.w	r3, [r9]
1a003e96:	6825      	ldr	r5, [r4, #0]
1a003e98:	f015 0506 	ands.w	r5, r5, #6
1a003e9c:	d107      	bne.n	1a003eae <_printf_common+0x52>
1a003e9e:	f104 0a19 	add.w	sl, r4, #25
1a003ea2:	68e3      	ldr	r3, [r4, #12]
1a003ea4:	f8d9 2000 	ldr.w	r2, [r9]
1a003ea8:	1a9b      	subs	r3, r3, r2
1a003eaa:	42ab      	cmp	r3, r5
1a003eac:	dc28      	bgt.n	1a003f00 <_printf_common+0xa4>
1a003eae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003eb2:	6822      	ldr	r2, [r4, #0]
1a003eb4:	3300      	adds	r3, #0
1a003eb6:	bf18      	it	ne
1a003eb8:	2301      	movne	r3, #1
1a003eba:	0692      	lsls	r2, r2, #26
1a003ebc:	d42d      	bmi.n	1a003f1a <_printf_common+0xbe>
1a003ebe:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a003ec2:	4639      	mov	r1, r7
1a003ec4:	4630      	mov	r0, r6
1a003ec6:	47c0      	blx	r8
1a003ec8:	3001      	adds	r0, #1
1a003eca:	d020      	beq.n	1a003f0e <_printf_common+0xb2>
1a003ecc:	6823      	ldr	r3, [r4, #0]
1a003ece:	68e5      	ldr	r5, [r4, #12]
1a003ed0:	f8d9 2000 	ldr.w	r2, [r9]
1a003ed4:	f003 0306 	and.w	r3, r3, #6
1a003ed8:	2b04      	cmp	r3, #4
1a003eda:	bf08      	it	eq
1a003edc:	1aad      	subeq	r5, r5, r2
1a003ede:	68a3      	ldr	r3, [r4, #8]
1a003ee0:	6922      	ldr	r2, [r4, #16]
1a003ee2:	bf0c      	ite	eq
1a003ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a003ee8:	2500      	movne	r5, #0
1a003eea:	4293      	cmp	r3, r2
1a003eec:	bfc4      	itt	gt
1a003eee:	1a9b      	subgt	r3, r3, r2
1a003ef0:	18ed      	addgt	r5, r5, r3
1a003ef2:	f04f 0900 	mov.w	r9, #0
1a003ef6:	341a      	adds	r4, #26
1a003ef8:	454d      	cmp	r5, r9
1a003efa:	d11a      	bne.n	1a003f32 <_printf_common+0xd6>
1a003efc:	2000      	movs	r0, #0
1a003efe:	e008      	b.n	1a003f12 <_printf_common+0xb6>
1a003f00:	2301      	movs	r3, #1
1a003f02:	4652      	mov	r2, sl
1a003f04:	4639      	mov	r1, r7
1a003f06:	4630      	mov	r0, r6
1a003f08:	47c0      	blx	r8
1a003f0a:	3001      	adds	r0, #1
1a003f0c:	d103      	bne.n	1a003f16 <_printf_common+0xba>
1a003f0e:	f04f 30ff 	mov.w	r0, #4294967295
1a003f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003f16:	3501      	adds	r5, #1
1a003f18:	e7c3      	b.n	1a003ea2 <_printf_common+0x46>
1a003f1a:	18e1      	adds	r1, r4, r3
1a003f1c:	1c5a      	adds	r2, r3, #1
1a003f1e:	2030      	movs	r0, #48	; 0x30
1a003f20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a003f24:	4422      	add	r2, r4
1a003f26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a003f2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a003f2e:	3302      	adds	r3, #2
1a003f30:	e7c5      	b.n	1a003ebe <_printf_common+0x62>
1a003f32:	2301      	movs	r3, #1
1a003f34:	4622      	mov	r2, r4
1a003f36:	4639      	mov	r1, r7
1a003f38:	4630      	mov	r0, r6
1a003f3a:	47c0      	blx	r8
1a003f3c:	3001      	adds	r0, #1
1a003f3e:	d0e6      	beq.n	1a003f0e <_printf_common+0xb2>
1a003f40:	f109 0901 	add.w	r9, r9, #1
1a003f44:	e7d8      	b.n	1a003ef8 <_printf_common+0x9c>
1a003f46:	Address 0x1a003f46 is out of bounds.


1a003f48 <_printf_i>:
1a003f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003f4c:	4606      	mov	r6, r0
1a003f4e:	460c      	mov	r4, r1
1a003f50:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a003f54:	7e09      	ldrb	r1, [r1, #24]
1a003f56:	b085      	sub	sp, #20
1a003f58:	296e      	cmp	r1, #110	; 0x6e
1a003f5a:	4698      	mov	r8, r3
1a003f5c:	4617      	mov	r7, r2
1a003f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a003f60:	f000 80ba 	beq.w	1a0040d8 <_printf_i+0x190>
1a003f64:	d824      	bhi.n	1a003fb0 <_printf_i+0x68>
1a003f66:	2963      	cmp	r1, #99	; 0x63
1a003f68:	d039      	beq.n	1a003fde <_printf_i+0x96>
1a003f6a:	d80a      	bhi.n	1a003f82 <_printf_i+0x3a>
1a003f6c:	2900      	cmp	r1, #0
1a003f6e:	f000 80c3 	beq.w	1a0040f8 <_printf_i+0x1b0>
1a003f72:	2958      	cmp	r1, #88	; 0x58
1a003f74:	f000 8091 	beq.w	1a00409a <_printf_i+0x152>
1a003f78:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a003f7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a003f80:	e035      	b.n	1a003fee <_printf_i+0xa6>
1a003f82:	2964      	cmp	r1, #100	; 0x64
1a003f84:	d001      	beq.n	1a003f8a <_printf_i+0x42>
1a003f86:	2969      	cmp	r1, #105	; 0x69
1a003f88:	d1f6      	bne.n	1a003f78 <_printf_i+0x30>
1a003f8a:	6825      	ldr	r5, [r4, #0]
1a003f8c:	681a      	ldr	r2, [r3, #0]
1a003f8e:	f015 0f80 	tst.w	r5, #128	; 0x80
1a003f92:	f102 0104 	add.w	r1, r2, #4
1a003f96:	d02c      	beq.n	1a003ff2 <_printf_i+0xaa>
1a003f98:	6812      	ldr	r2, [r2, #0]
1a003f9a:	6019      	str	r1, [r3, #0]
1a003f9c:	2a00      	cmp	r2, #0
1a003f9e:	da03      	bge.n	1a003fa8 <_printf_i+0x60>
1a003fa0:	232d      	movs	r3, #45	; 0x2d
1a003fa2:	4252      	negs	r2, r2
1a003fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a003fa8:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a004168 <_printf_i+0x220>
1a003fac:	230a      	movs	r3, #10
1a003fae:	e03f      	b.n	1a004030 <_printf_i+0xe8>
1a003fb0:	2973      	cmp	r1, #115	; 0x73
1a003fb2:	f000 80a5 	beq.w	1a004100 <_printf_i+0x1b8>
1a003fb6:	d808      	bhi.n	1a003fca <_printf_i+0x82>
1a003fb8:	296f      	cmp	r1, #111	; 0x6f
1a003fba:	d021      	beq.n	1a004000 <_printf_i+0xb8>
1a003fbc:	2970      	cmp	r1, #112	; 0x70
1a003fbe:	d1db      	bne.n	1a003f78 <_printf_i+0x30>
1a003fc0:	6822      	ldr	r2, [r4, #0]
1a003fc2:	f042 0220 	orr.w	r2, r2, #32
1a003fc6:	6022      	str	r2, [r4, #0]
1a003fc8:	e003      	b.n	1a003fd2 <_printf_i+0x8a>
1a003fca:	2975      	cmp	r1, #117	; 0x75
1a003fcc:	d018      	beq.n	1a004000 <_printf_i+0xb8>
1a003fce:	2978      	cmp	r1, #120	; 0x78
1a003fd0:	d1d2      	bne.n	1a003f78 <_printf_i+0x30>
1a003fd2:	2278      	movs	r2, #120	; 0x78
1a003fd4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a003fd8:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a00416c <_printf_i+0x224>
1a003fdc:	e061      	b.n	1a0040a2 <_printf_i+0x15a>
1a003fde:	681a      	ldr	r2, [r3, #0]
1a003fe0:	1d11      	adds	r1, r2, #4
1a003fe2:	6019      	str	r1, [r3, #0]
1a003fe4:	6813      	ldr	r3, [r2, #0]
1a003fe6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a003fea:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a003fee:	2301      	movs	r3, #1
1a003ff0:	e093      	b.n	1a00411a <_printf_i+0x1d2>
1a003ff2:	6812      	ldr	r2, [r2, #0]
1a003ff4:	6019      	str	r1, [r3, #0]
1a003ff6:	f015 0f40 	tst.w	r5, #64	; 0x40
1a003ffa:	bf18      	it	ne
1a003ffc:	b212      	sxthne	r2, r2
1a003ffe:	e7cd      	b.n	1a003f9c <_printf_i+0x54>
1a004000:	f8d4 c000 	ldr.w	ip, [r4]
1a004004:	681a      	ldr	r2, [r3, #0]
1a004006:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a00400a:	f102 0504 	add.w	r5, r2, #4
1a00400e:	601d      	str	r5, [r3, #0]
1a004010:	d001      	beq.n	1a004016 <_printf_i+0xce>
1a004012:	6812      	ldr	r2, [r2, #0]
1a004014:	e003      	b.n	1a00401e <_printf_i+0xd6>
1a004016:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a00401a:	d0fa      	beq.n	1a004012 <_printf_i+0xca>
1a00401c:	8812      	ldrh	r2, [r2, #0]
1a00401e:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a004168 <_printf_i+0x220>
1a004022:	296f      	cmp	r1, #111	; 0x6f
1a004024:	bf0c      	ite	eq
1a004026:	2308      	moveq	r3, #8
1a004028:	230a      	movne	r3, #10
1a00402a:	2100      	movs	r1, #0
1a00402c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004030:	6865      	ldr	r5, [r4, #4]
1a004032:	60a5      	str	r5, [r4, #8]
1a004034:	2d00      	cmp	r5, #0
1a004036:	bfa2      	ittt	ge
1a004038:	6821      	ldrge	r1, [r4, #0]
1a00403a:	f021 0104 	bicge.w	r1, r1, #4
1a00403e:	6021      	strge	r1, [r4, #0]
1a004040:	b90a      	cbnz	r2, 1a004046 <_printf_i+0xfe>
1a004042:	2d00      	cmp	r5, #0
1a004044:	d046      	beq.n	1a0040d4 <_printf_i+0x18c>
1a004046:	4605      	mov	r5, r0
1a004048:	fbb2 f1f3 	udiv	r1, r2, r3
1a00404c:	fb03 2e11 	mls	lr, r3, r1, r2
1a004050:	4293      	cmp	r3, r2
1a004052:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a004056:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a00405a:	d939      	bls.n	1a0040d0 <_printf_i+0x188>
1a00405c:	2b08      	cmp	r3, #8
1a00405e:	d10b      	bne.n	1a004078 <_printf_i+0x130>
1a004060:	6823      	ldr	r3, [r4, #0]
1a004062:	07da      	lsls	r2, r3, #31
1a004064:	d508      	bpl.n	1a004078 <_printf_i+0x130>
1a004066:	6923      	ldr	r3, [r4, #16]
1a004068:	6862      	ldr	r2, [r4, #4]
1a00406a:	429a      	cmp	r2, r3
1a00406c:	bfde      	ittt	le
1a00406e:	2330      	movle	r3, #48	; 0x30
1a004070:	f805 3c01 	strble.w	r3, [r5, #-1]
1a004074:	f105 35ff 	addle.w	r5, r5, #4294967295
1a004078:	1b40      	subs	r0, r0, r5
1a00407a:	6120      	str	r0, [r4, #16]
1a00407c:	f8cd 8000 	str.w	r8, [sp]
1a004080:	463b      	mov	r3, r7
1a004082:	aa03      	add	r2, sp, #12
1a004084:	4621      	mov	r1, r4
1a004086:	4630      	mov	r0, r6
1a004088:	f7ff fee8 	bl	1a003e5c <_printf_common>
1a00408c:	3001      	adds	r0, #1
1a00408e:	d149      	bne.n	1a004124 <_printf_i+0x1dc>
1a004090:	f04f 30ff 	mov.w	r0, #4294967295
1a004094:	b005      	add	sp, #20
1a004096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00409a:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a004168 <_printf_i+0x220>
1a00409e:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a0040a2:	681d      	ldr	r5, [r3, #0]
1a0040a4:	6821      	ldr	r1, [r4, #0]
1a0040a6:	f855 2b04 	ldr.w	r2, [r5], #4
1a0040aa:	601d      	str	r5, [r3, #0]
1a0040ac:	060d      	lsls	r5, r1, #24
1a0040ae:	d50b      	bpl.n	1a0040c8 <_printf_i+0x180>
1a0040b0:	07cd      	lsls	r5, r1, #31
1a0040b2:	bf44      	itt	mi
1a0040b4:	f041 0120 	orrmi.w	r1, r1, #32
1a0040b8:	6021      	strmi	r1, [r4, #0]
1a0040ba:	b91a      	cbnz	r2, 1a0040c4 <_printf_i+0x17c>
1a0040bc:	6823      	ldr	r3, [r4, #0]
1a0040be:	f023 0320 	bic.w	r3, r3, #32
1a0040c2:	6023      	str	r3, [r4, #0]
1a0040c4:	2310      	movs	r3, #16
1a0040c6:	e7b0      	b.n	1a00402a <_printf_i+0xe2>
1a0040c8:	064b      	lsls	r3, r1, #25
1a0040ca:	bf48      	it	mi
1a0040cc:	b292      	uxthmi	r2, r2
1a0040ce:	e7ef      	b.n	1a0040b0 <_printf_i+0x168>
1a0040d0:	460a      	mov	r2, r1
1a0040d2:	e7b9      	b.n	1a004048 <_printf_i+0x100>
1a0040d4:	4605      	mov	r5, r0
1a0040d6:	e7c1      	b.n	1a00405c <_printf_i+0x114>
1a0040d8:	681a      	ldr	r2, [r3, #0]
1a0040da:	f8d4 c000 	ldr.w	ip, [r4]
1a0040de:	6961      	ldr	r1, [r4, #20]
1a0040e0:	1d15      	adds	r5, r2, #4
1a0040e2:	601d      	str	r5, [r3, #0]
1a0040e4:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a0040e8:	6813      	ldr	r3, [r2, #0]
1a0040ea:	d001      	beq.n	1a0040f0 <_printf_i+0x1a8>
1a0040ec:	6019      	str	r1, [r3, #0]
1a0040ee:	e003      	b.n	1a0040f8 <_printf_i+0x1b0>
1a0040f0:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a0040f4:	d0fa      	beq.n	1a0040ec <_printf_i+0x1a4>
1a0040f6:	8019      	strh	r1, [r3, #0]
1a0040f8:	2300      	movs	r3, #0
1a0040fa:	6123      	str	r3, [r4, #16]
1a0040fc:	4605      	mov	r5, r0
1a0040fe:	e7bd      	b.n	1a00407c <_printf_i+0x134>
1a004100:	681a      	ldr	r2, [r3, #0]
1a004102:	1d11      	adds	r1, r2, #4
1a004104:	6019      	str	r1, [r3, #0]
1a004106:	6815      	ldr	r5, [r2, #0]
1a004108:	6862      	ldr	r2, [r4, #4]
1a00410a:	2100      	movs	r1, #0
1a00410c:	4628      	mov	r0, r5
1a00410e:	f000 fa27 	bl	1a004560 <memchr>
1a004112:	b108      	cbz	r0, 1a004118 <_printf_i+0x1d0>
1a004114:	1b40      	subs	r0, r0, r5
1a004116:	6060      	str	r0, [r4, #4]
1a004118:	6863      	ldr	r3, [r4, #4]
1a00411a:	6123      	str	r3, [r4, #16]
1a00411c:	2300      	movs	r3, #0
1a00411e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004122:	e7ab      	b.n	1a00407c <_printf_i+0x134>
1a004124:	6923      	ldr	r3, [r4, #16]
1a004126:	462a      	mov	r2, r5
1a004128:	4639      	mov	r1, r7
1a00412a:	4630      	mov	r0, r6
1a00412c:	47c0      	blx	r8
1a00412e:	3001      	adds	r0, #1
1a004130:	d0ae      	beq.n	1a004090 <_printf_i+0x148>
1a004132:	6823      	ldr	r3, [r4, #0]
1a004134:	079b      	lsls	r3, r3, #30
1a004136:	d413      	bmi.n	1a004160 <_printf_i+0x218>
1a004138:	68e0      	ldr	r0, [r4, #12]
1a00413a:	9b03      	ldr	r3, [sp, #12]
1a00413c:	4298      	cmp	r0, r3
1a00413e:	bfb8      	it	lt
1a004140:	4618      	movlt	r0, r3
1a004142:	e7a7      	b.n	1a004094 <_printf_i+0x14c>
1a004144:	2301      	movs	r3, #1
1a004146:	464a      	mov	r2, r9
1a004148:	4639      	mov	r1, r7
1a00414a:	4630      	mov	r0, r6
1a00414c:	47c0      	blx	r8
1a00414e:	3001      	adds	r0, #1
1a004150:	d09e      	beq.n	1a004090 <_printf_i+0x148>
1a004152:	3501      	adds	r5, #1
1a004154:	68e3      	ldr	r3, [r4, #12]
1a004156:	9a03      	ldr	r2, [sp, #12]
1a004158:	1a9b      	subs	r3, r3, r2
1a00415a:	42ab      	cmp	r3, r5
1a00415c:	dcf2      	bgt.n	1a004144 <_printf_i+0x1fc>
1a00415e:	e7eb      	b.n	1a004138 <_printf_i+0x1f0>
1a004160:	2500      	movs	r5, #0
1a004162:	f104 0919 	add.w	r9, r4, #25
1a004166:	e7f5      	b.n	1a004154 <_printf_i+0x20c>
1a004168:	1a004a71 	.word	0x1a004a71
1a00416c:	1a004a82 	.word	0x1a004a82

1a004170 <iprintf>:
1a004170:	b40f      	push	{r0, r1, r2, r3}
1a004172:	4b0a      	ldr	r3, [pc, #40]	; (1a00419c <iprintf+0x2c>)
1a004174:	b513      	push	{r0, r1, r4, lr}
1a004176:	681c      	ldr	r4, [r3, #0]
1a004178:	b124      	cbz	r4, 1a004184 <iprintf+0x14>
1a00417a:	69a3      	ldr	r3, [r4, #24]
1a00417c:	b913      	cbnz	r3, 1a004184 <iprintf+0x14>
1a00417e:	4620      	mov	r0, r4
1a004180:	f7ff fb98 	bl	1a0038b4 <__sinit>
1a004184:	ab05      	add	r3, sp, #20
1a004186:	9a04      	ldr	r2, [sp, #16]
1a004188:	68a1      	ldr	r1, [r4, #8]
1a00418a:	9301      	str	r3, [sp, #4]
1a00418c:	4620      	mov	r0, r4
1a00418e:	f7ff fd3d 	bl	1a003c0c <_vfiprintf_r>
1a004192:	b002      	add	sp, #8
1a004194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004198:	b004      	add	sp, #16
1a00419a:	4770      	bx	lr
1a00419c:	10000040 	.word	0x10000040

1a0041a0 <_puts_r>:
1a0041a0:	b570      	push	{r4, r5, r6, lr}
1a0041a2:	460e      	mov	r6, r1
1a0041a4:	4605      	mov	r5, r0
1a0041a6:	b118      	cbz	r0, 1a0041b0 <_puts_r+0x10>
1a0041a8:	6983      	ldr	r3, [r0, #24]
1a0041aa:	b90b      	cbnz	r3, 1a0041b0 <_puts_r+0x10>
1a0041ac:	f7ff fb82 	bl	1a0038b4 <__sinit>
1a0041b0:	69ab      	ldr	r3, [r5, #24]
1a0041b2:	68ac      	ldr	r4, [r5, #8]
1a0041b4:	b913      	cbnz	r3, 1a0041bc <_puts_r+0x1c>
1a0041b6:	4628      	mov	r0, r5
1a0041b8:	f7ff fb7c 	bl	1a0038b4 <__sinit>
1a0041bc:	4b2c      	ldr	r3, [pc, #176]	; (1a004270 <_puts_r+0xd0>)
1a0041be:	429c      	cmp	r4, r3
1a0041c0:	d120      	bne.n	1a004204 <_puts_r+0x64>
1a0041c2:	686c      	ldr	r4, [r5, #4]
1a0041c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0041c6:	07db      	lsls	r3, r3, #31
1a0041c8:	d405      	bmi.n	1a0041d6 <_puts_r+0x36>
1a0041ca:	89a3      	ldrh	r3, [r4, #12]
1a0041cc:	0598      	lsls	r0, r3, #22
1a0041ce:	d402      	bmi.n	1a0041d6 <_puts_r+0x36>
1a0041d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0041d2:	f7ff fc30 	bl	1a003a36 <__retarget_lock_acquire_recursive>
1a0041d6:	89a3      	ldrh	r3, [r4, #12]
1a0041d8:	0719      	lsls	r1, r3, #28
1a0041da:	d51d      	bpl.n	1a004218 <_puts_r+0x78>
1a0041dc:	6923      	ldr	r3, [r4, #16]
1a0041de:	b1db      	cbz	r3, 1a004218 <_puts_r+0x78>
1a0041e0:	3e01      	subs	r6, #1
1a0041e2:	68a3      	ldr	r3, [r4, #8]
1a0041e4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a0041e8:	3b01      	subs	r3, #1
1a0041ea:	60a3      	str	r3, [r4, #8]
1a0041ec:	bb39      	cbnz	r1, 1a00423e <_puts_r+0x9e>
1a0041ee:	2b00      	cmp	r3, #0
1a0041f0:	da38      	bge.n	1a004264 <_puts_r+0xc4>
1a0041f2:	4622      	mov	r2, r4
1a0041f4:	210a      	movs	r1, #10
1a0041f6:	4628      	mov	r0, r5
1a0041f8:	f000 f88c 	bl	1a004314 <__swbuf_r>
1a0041fc:	3001      	adds	r0, #1
1a0041fe:	d011      	beq.n	1a004224 <_puts_r+0x84>
1a004200:	250a      	movs	r5, #10
1a004202:	e011      	b.n	1a004228 <_puts_r+0x88>
1a004204:	4b1b      	ldr	r3, [pc, #108]	; (1a004274 <_puts_r+0xd4>)
1a004206:	429c      	cmp	r4, r3
1a004208:	d101      	bne.n	1a00420e <_puts_r+0x6e>
1a00420a:	68ac      	ldr	r4, [r5, #8]
1a00420c:	e7da      	b.n	1a0041c4 <_puts_r+0x24>
1a00420e:	4b1a      	ldr	r3, [pc, #104]	; (1a004278 <_puts_r+0xd8>)
1a004210:	429c      	cmp	r4, r3
1a004212:	bf08      	it	eq
1a004214:	68ec      	ldreq	r4, [r5, #12]
1a004216:	e7d5      	b.n	1a0041c4 <_puts_r+0x24>
1a004218:	4621      	mov	r1, r4
1a00421a:	4628      	mov	r0, r5
1a00421c:	f000 f8cc 	bl	1a0043b8 <__swsetup_r>
1a004220:	2800      	cmp	r0, #0
1a004222:	d0dd      	beq.n	1a0041e0 <_puts_r+0x40>
1a004224:	f04f 35ff 	mov.w	r5, #4294967295
1a004228:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a00422a:	07da      	lsls	r2, r3, #31
1a00422c:	d405      	bmi.n	1a00423a <_puts_r+0x9a>
1a00422e:	89a3      	ldrh	r3, [r4, #12]
1a004230:	059b      	lsls	r3, r3, #22
1a004232:	d402      	bmi.n	1a00423a <_puts_r+0x9a>
1a004234:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004236:	f7ff fbff 	bl	1a003a38 <__retarget_lock_release_recursive>
1a00423a:	4628      	mov	r0, r5
1a00423c:	bd70      	pop	{r4, r5, r6, pc}
1a00423e:	2b00      	cmp	r3, #0
1a004240:	da04      	bge.n	1a00424c <_puts_r+0xac>
1a004242:	69a2      	ldr	r2, [r4, #24]
1a004244:	429a      	cmp	r2, r3
1a004246:	dc06      	bgt.n	1a004256 <_puts_r+0xb6>
1a004248:	290a      	cmp	r1, #10
1a00424a:	d004      	beq.n	1a004256 <_puts_r+0xb6>
1a00424c:	6823      	ldr	r3, [r4, #0]
1a00424e:	1c5a      	adds	r2, r3, #1
1a004250:	6022      	str	r2, [r4, #0]
1a004252:	7019      	strb	r1, [r3, #0]
1a004254:	e7c5      	b.n	1a0041e2 <_puts_r+0x42>
1a004256:	4622      	mov	r2, r4
1a004258:	4628      	mov	r0, r5
1a00425a:	f000 f85b 	bl	1a004314 <__swbuf_r>
1a00425e:	3001      	adds	r0, #1
1a004260:	d1bf      	bne.n	1a0041e2 <_puts_r+0x42>
1a004262:	e7df      	b.n	1a004224 <_puts_r+0x84>
1a004264:	6823      	ldr	r3, [r4, #0]
1a004266:	250a      	movs	r5, #10
1a004268:	1c5a      	adds	r2, r3, #1
1a00426a:	6022      	str	r2, [r4, #0]
1a00426c:	701d      	strb	r5, [r3, #0]
1a00426e:	e7db      	b.n	1a004228 <_puts_r+0x88>
1a004270:	1a004a1c 	.word	0x1a004a1c
1a004274:	1a004a3c 	.word	0x1a004a3c
1a004278:	1a0049fc 	.word	0x1a0049fc

1a00427c <puts>:
1a00427c:	4b02      	ldr	r3, [pc, #8]	; (1a004288 <puts+0xc>)
1a00427e:	4601      	mov	r1, r0
1a004280:	6818      	ldr	r0, [r3, #0]
1a004282:	f7ff bf8d 	b.w	1a0041a0 <_puts_r>
1a004286:	bf00      	nop
1a004288:	10000040 	.word	0x10000040

1a00428c <__sread>:
1a00428c:	b510      	push	{r4, lr}
1a00428e:	460c      	mov	r4, r1
1a004290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004294:	f7fc f98a 	bl	1a0005ac <_read_r>
1a004298:	2800      	cmp	r0, #0
1a00429a:	bfab      	itete	ge
1a00429c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00429e:	89a3      	ldrhlt	r3, [r4, #12]
1a0042a0:	181b      	addge	r3, r3, r0
1a0042a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a0042a6:	bfac      	ite	ge
1a0042a8:	6563      	strge	r3, [r4, #84]	; 0x54
1a0042aa:	81a3      	strhlt	r3, [r4, #12]
1a0042ac:	bd10      	pop	{r4, pc}

1a0042ae <__swrite>:
1a0042ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0042b2:	461f      	mov	r7, r3
1a0042b4:	898b      	ldrh	r3, [r1, #12]
1a0042b6:	05db      	lsls	r3, r3, #23
1a0042b8:	4605      	mov	r5, r0
1a0042ba:	460c      	mov	r4, r1
1a0042bc:	4616      	mov	r6, r2
1a0042be:	d505      	bpl.n	1a0042cc <__swrite+0x1e>
1a0042c0:	2302      	movs	r3, #2
1a0042c2:	2200      	movs	r2, #0
1a0042c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0042c8:	f7fc f96b 	bl	1a0005a2 <_lseek_r>
1a0042cc:	89a3      	ldrh	r3, [r4, #12]
1a0042ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0042d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a0042d6:	81a3      	strh	r3, [r4, #12]
1a0042d8:	4632      	mov	r2, r6
1a0042da:	463b      	mov	r3, r7
1a0042dc:	4628      	mov	r0, r5
1a0042de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a0042e2:	f7fc b98a 	b.w	1a0005fa <_write_r>

1a0042e6 <__sseek>:
1a0042e6:	b510      	push	{r4, lr}
1a0042e8:	460c      	mov	r4, r1
1a0042ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0042ee:	f7fc f958 	bl	1a0005a2 <_lseek_r>
1a0042f2:	1c43      	adds	r3, r0, #1
1a0042f4:	89a3      	ldrh	r3, [r4, #12]
1a0042f6:	bf15      	itete	ne
1a0042f8:	6560      	strne	r0, [r4, #84]	; 0x54
1a0042fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0042fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004302:	81a3      	strheq	r3, [r4, #12]
1a004304:	bf18      	it	ne
1a004306:	81a3      	strhne	r3, [r4, #12]
1a004308:	bd10      	pop	{r4, pc}

1a00430a <__sclose>:
1a00430a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00430e:	f7fc b935 	b.w	1a00057c <_close_r>
1a004312:	Address 0x1a004312 is out of bounds.


1a004314 <__swbuf_r>:
1a004314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004316:	460e      	mov	r6, r1
1a004318:	4614      	mov	r4, r2
1a00431a:	4605      	mov	r5, r0
1a00431c:	b118      	cbz	r0, 1a004326 <__swbuf_r+0x12>
1a00431e:	6983      	ldr	r3, [r0, #24]
1a004320:	b90b      	cbnz	r3, 1a004326 <__swbuf_r+0x12>
1a004322:	f7ff fac7 	bl	1a0038b4 <__sinit>
1a004326:	4b21      	ldr	r3, [pc, #132]	; (1a0043ac <__swbuf_r+0x98>)
1a004328:	429c      	cmp	r4, r3
1a00432a:	d12b      	bne.n	1a004384 <__swbuf_r+0x70>
1a00432c:	686c      	ldr	r4, [r5, #4]
1a00432e:	69a3      	ldr	r3, [r4, #24]
1a004330:	60a3      	str	r3, [r4, #8]
1a004332:	89a3      	ldrh	r3, [r4, #12]
1a004334:	071a      	lsls	r2, r3, #28
1a004336:	d52f      	bpl.n	1a004398 <__swbuf_r+0x84>
1a004338:	6923      	ldr	r3, [r4, #16]
1a00433a:	b36b      	cbz	r3, 1a004398 <__swbuf_r+0x84>
1a00433c:	6923      	ldr	r3, [r4, #16]
1a00433e:	6820      	ldr	r0, [r4, #0]
1a004340:	1ac0      	subs	r0, r0, r3
1a004342:	6963      	ldr	r3, [r4, #20]
1a004344:	b2f6      	uxtb	r6, r6
1a004346:	4283      	cmp	r3, r0
1a004348:	4637      	mov	r7, r6
1a00434a:	dc04      	bgt.n	1a004356 <__swbuf_r+0x42>
1a00434c:	4621      	mov	r1, r4
1a00434e:	4628      	mov	r0, r5
1a004350:	f7ff fa1c 	bl	1a00378c <_fflush_r>
1a004354:	bb30      	cbnz	r0, 1a0043a4 <__swbuf_r+0x90>
1a004356:	68a3      	ldr	r3, [r4, #8]
1a004358:	3b01      	subs	r3, #1
1a00435a:	60a3      	str	r3, [r4, #8]
1a00435c:	6823      	ldr	r3, [r4, #0]
1a00435e:	1c5a      	adds	r2, r3, #1
1a004360:	6022      	str	r2, [r4, #0]
1a004362:	701e      	strb	r6, [r3, #0]
1a004364:	6963      	ldr	r3, [r4, #20]
1a004366:	3001      	adds	r0, #1
1a004368:	4283      	cmp	r3, r0
1a00436a:	d004      	beq.n	1a004376 <__swbuf_r+0x62>
1a00436c:	89a3      	ldrh	r3, [r4, #12]
1a00436e:	07db      	lsls	r3, r3, #31
1a004370:	d506      	bpl.n	1a004380 <__swbuf_r+0x6c>
1a004372:	2e0a      	cmp	r6, #10
1a004374:	d104      	bne.n	1a004380 <__swbuf_r+0x6c>
1a004376:	4621      	mov	r1, r4
1a004378:	4628      	mov	r0, r5
1a00437a:	f7ff fa07 	bl	1a00378c <_fflush_r>
1a00437e:	b988      	cbnz	r0, 1a0043a4 <__swbuf_r+0x90>
1a004380:	4638      	mov	r0, r7
1a004382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004384:	4b0a      	ldr	r3, [pc, #40]	; (1a0043b0 <__swbuf_r+0x9c>)
1a004386:	429c      	cmp	r4, r3
1a004388:	d101      	bne.n	1a00438e <__swbuf_r+0x7a>
1a00438a:	68ac      	ldr	r4, [r5, #8]
1a00438c:	e7cf      	b.n	1a00432e <__swbuf_r+0x1a>
1a00438e:	4b09      	ldr	r3, [pc, #36]	; (1a0043b4 <__swbuf_r+0xa0>)
1a004390:	429c      	cmp	r4, r3
1a004392:	bf08      	it	eq
1a004394:	68ec      	ldreq	r4, [r5, #12]
1a004396:	e7ca      	b.n	1a00432e <__swbuf_r+0x1a>
1a004398:	4621      	mov	r1, r4
1a00439a:	4628      	mov	r0, r5
1a00439c:	f000 f80c 	bl	1a0043b8 <__swsetup_r>
1a0043a0:	2800      	cmp	r0, #0
1a0043a2:	d0cb      	beq.n	1a00433c <__swbuf_r+0x28>
1a0043a4:	f04f 37ff 	mov.w	r7, #4294967295
1a0043a8:	e7ea      	b.n	1a004380 <__swbuf_r+0x6c>
1a0043aa:	bf00      	nop
1a0043ac:	1a004a1c 	.word	0x1a004a1c
1a0043b0:	1a004a3c 	.word	0x1a004a3c
1a0043b4:	1a0049fc 	.word	0x1a0049fc

1a0043b8 <__swsetup_r>:
1a0043b8:	4b32      	ldr	r3, [pc, #200]	; (1a004484 <__swsetup_r+0xcc>)
1a0043ba:	b570      	push	{r4, r5, r6, lr}
1a0043bc:	681d      	ldr	r5, [r3, #0]
1a0043be:	4606      	mov	r6, r0
1a0043c0:	460c      	mov	r4, r1
1a0043c2:	b125      	cbz	r5, 1a0043ce <__swsetup_r+0x16>
1a0043c4:	69ab      	ldr	r3, [r5, #24]
1a0043c6:	b913      	cbnz	r3, 1a0043ce <__swsetup_r+0x16>
1a0043c8:	4628      	mov	r0, r5
1a0043ca:	f7ff fa73 	bl	1a0038b4 <__sinit>
1a0043ce:	4b2e      	ldr	r3, [pc, #184]	; (1a004488 <__swsetup_r+0xd0>)
1a0043d0:	429c      	cmp	r4, r3
1a0043d2:	d10f      	bne.n	1a0043f4 <__swsetup_r+0x3c>
1a0043d4:	686c      	ldr	r4, [r5, #4]
1a0043d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0043da:	b29a      	uxth	r2, r3
1a0043dc:	0715      	lsls	r5, r2, #28
1a0043de:	d42c      	bmi.n	1a00443a <__swsetup_r+0x82>
1a0043e0:	06d0      	lsls	r0, r2, #27
1a0043e2:	d411      	bmi.n	1a004408 <__swsetup_r+0x50>
1a0043e4:	2209      	movs	r2, #9
1a0043e6:	6032      	str	r2, [r6, #0]
1a0043e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0043ec:	81a3      	strh	r3, [r4, #12]
1a0043ee:	f04f 30ff 	mov.w	r0, #4294967295
1a0043f2:	e03e      	b.n	1a004472 <__swsetup_r+0xba>
1a0043f4:	4b25      	ldr	r3, [pc, #148]	; (1a00448c <__swsetup_r+0xd4>)
1a0043f6:	429c      	cmp	r4, r3
1a0043f8:	d101      	bne.n	1a0043fe <__swsetup_r+0x46>
1a0043fa:	68ac      	ldr	r4, [r5, #8]
1a0043fc:	e7eb      	b.n	1a0043d6 <__swsetup_r+0x1e>
1a0043fe:	4b24      	ldr	r3, [pc, #144]	; (1a004490 <__swsetup_r+0xd8>)
1a004400:	429c      	cmp	r4, r3
1a004402:	bf08      	it	eq
1a004404:	68ec      	ldreq	r4, [r5, #12]
1a004406:	e7e6      	b.n	1a0043d6 <__swsetup_r+0x1e>
1a004408:	0751      	lsls	r1, r2, #29
1a00440a:	d512      	bpl.n	1a004432 <__swsetup_r+0x7a>
1a00440c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00440e:	b141      	cbz	r1, 1a004422 <__swsetup_r+0x6a>
1a004410:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004414:	4299      	cmp	r1, r3
1a004416:	d002      	beq.n	1a00441e <__swsetup_r+0x66>
1a004418:	4630      	mov	r0, r6
1a00441a:	f7ff fb25 	bl	1a003a68 <_free_r>
1a00441e:	2300      	movs	r3, #0
1a004420:	6363      	str	r3, [r4, #52]	; 0x34
1a004422:	89a3      	ldrh	r3, [r4, #12]
1a004424:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a004428:	81a3      	strh	r3, [r4, #12]
1a00442a:	2300      	movs	r3, #0
1a00442c:	6063      	str	r3, [r4, #4]
1a00442e:	6923      	ldr	r3, [r4, #16]
1a004430:	6023      	str	r3, [r4, #0]
1a004432:	89a3      	ldrh	r3, [r4, #12]
1a004434:	f043 0308 	orr.w	r3, r3, #8
1a004438:	81a3      	strh	r3, [r4, #12]
1a00443a:	6923      	ldr	r3, [r4, #16]
1a00443c:	b94b      	cbnz	r3, 1a004452 <__swsetup_r+0x9a>
1a00443e:	89a3      	ldrh	r3, [r4, #12]
1a004440:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a004444:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a004448:	d003      	beq.n	1a004452 <__swsetup_r+0x9a>
1a00444a:	4621      	mov	r1, r4
1a00444c:	4630      	mov	r0, r6
1a00444e:	f000 f845 	bl	1a0044dc <__smakebuf_r>
1a004452:	89a2      	ldrh	r2, [r4, #12]
1a004454:	f012 0301 	ands.w	r3, r2, #1
1a004458:	d00c      	beq.n	1a004474 <__swsetup_r+0xbc>
1a00445a:	2300      	movs	r3, #0
1a00445c:	60a3      	str	r3, [r4, #8]
1a00445e:	6963      	ldr	r3, [r4, #20]
1a004460:	425b      	negs	r3, r3
1a004462:	61a3      	str	r3, [r4, #24]
1a004464:	6923      	ldr	r3, [r4, #16]
1a004466:	b953      	cbnz	r3, 1a00447e <__swsetup_r+0xc6>
1a004468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00446c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a004470:	d1ba      	bne.n	1a0043e8 <__swsetup_r+0x30>
1a004472:	bd70      	pop	{r4, r5, r6, pc}
1a004474:	0792      	lsls	r2, r2, #30
1a004476:	bf58      	it	pl
1a004478:	6963      	ldrpl	r3, [r4, #20]
1a00447a:	60a3      	str	r3, [r4, #8]
1a00447c:	e7f2      	b.n	1a004464 <__swsetup_r+0xac>
1a00447e:	2000      	movs	r0, #0
1a004480:	e7f7      	b.n	1a004472 <__swsetup_r+0xba>
1a004482:	bf00      	nop
1a004484:	10000040 	.word	0x10000040
1a004488:	1a004a1c 	.word	0x1a004a1c
1a00448c:	1a004a3c 	.word	0x1a004a3c
1a004490:	1a0049fc 	.word	0x1a0049fc

1a004494 <__swhatbuf_r>:
1a004494:	b570      	push	{r4, r5, r6, lr}
1a004496:	460e      	mov	r6, r1
1a004498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00449c:	2900      	cmp	r1, #0
1a00449e:	b096      	sub	sp, #88	; 0x58
1a0044a0:	4614      	mov	r4, r2
1a0044a2:	461d      	mov	r5, r3
1a0044a4:	da07      	bge.n	1a0044b6 <__swhatbuf_r+0x22>
1a0044a6:	2300      	movs	r3, #0
1a0044a8:	602b      	str	r3, [r5, #0]
1a0044aa:	89b3      	ldrh	r3, [r6, #12]
1a0044ac:	061a      	lsls	r2, r3, #24
1a0044ae:	d410      	bmi.n	1a0044d2 <__swhatbuf_r+0x3e>
1a0044b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0044b4:	e00e      	b.n	1a0044d4 <__swhatbuf_r+0x40>
1a0044b6:	466a      	mov	r2, sp
1a0044b8:	f7fc f865 	bl	1a000586 <_fstat_r>
1a0044bc:	2800      	cmp	r0, #0
1a0044be:	dbf2      	blt.n	1a0044a6 <__swhatbuf_r+0x12>
1a0044c0:	9a01      	ldr	r2, [sp, #4]
1a0044c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0044c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0044ca:	425a      	negs	r2, r3
1a0044cc:	415a      	adcs	r2, r3
1a0044ce:	602a      	str	r2, [r5, #0]
1a0044d0:	e7ee      	b.n	1a0044b0 <__swhatbuf_r+0x1c>
1a0044d2:	2340      	movs	r3, #64	; 0x40
1a0044d4:	2000      	movs	r0, #0
1a0044d6:	6023      	str	r3, [r4, #0]
1a0044d8:	b016      	add	sp, #88	; 0x58
1a0044da:	bd70      	pop	{r4, r5, r6, pc}

1a0044dc <__smakebuf_r>:
1a0044dc:	898b      	ldrh	r3, [r1, #12]
1a0044de:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0044e0:	079d      	lsls	r5, r3, #30
1a0044e2:	4606      	mov	r6, r0
1a0044e4:	460c      	mov	r4, r1
1a0044e6:	d507      	bpl.n	1a0044f8 <__smakebuf_r+0x1c>
1a0044e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0044ec:	6023      	str	r3, [r4, #0]
1a0044ee:	6123      	str	r3, [r4, #16]
1a0044f0:	2301      	movs	r3, #1
1a0044f2:	6163      	str	r3, [r4, #20]
1a0044f4:	b002      	add	sp, #8
1a0044f6:	bd70      	pop	{r4, r5, r6, pc}
1a0044f8:	ab01      	add	r3, sp, #4
1a0044fa:	466a      	mov	r2, sp
1a0044fc:	f7ff ffca 	bl	1a004494 <__swhatbuf_r>
1a004500:	9900      	ldr	r1, [sp, #0]
1a004502:	4605      	mov	r5, r0
1a004504:	4630      	mov	r0, r6
1a004506:	f7ff fafd 	bl	1a003b04 <_malloc_r>
1a00450a:	b948      	cbnz	r0, 1a004520 <__smakebuf_r+0x44>
1a00450c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004510:	059a      	lsls	r2, r3, #22
1a004512:	d4ef      	bmi.n	1a0044f4 <__smakebuf_r+0x18>
1a004514:	f023 0303 	bic.w	r3, r3, #3
1a004518:	f043 0302 	orr.w	r3, r3, #2
1a00451c:	81a3      	strh	r3, [r4, #12]
1a00451e:	e7e3      	b.n	1a0044e8 <__smakebuf_r+0xc>
1a004520:	4b0d      	ldr	r3, [pc, #52]	; (1a004558 <__smakebuf_r+0x7c>)
1a004522:	62b3      	str	r3, [r6, #40]	; 0x28
1a004524:	89a3      	ldrh	r3, [r4, #12]
1a004526:	6020      	str	r0, [r4, #0]
1a004528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00452c:	81a3      	strh	r3, [r4, #12]
1a00452e:	9b00      	ldr	r3, [sp, #0]
1a004530:	6163      	str	r3, [r4, #20]
1a004532:	9b01      	ldr	r3, [sp, #4]
1a004534:	6120      	str	r0, [r4, #16]
1a004536:	b15b      	cbz	r3, 1a004550 <__smakebuf_r+0x74>
1a004538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00453c:	4630      	mov	r0, r6
1a00453e:	f7fc f827 	bl	1a000590 <_isatty_r>
1a004542:	b128      	cbz	r0, 1a004550 <__smakebuf_r+0x74>
1a004544:	89a3      	ldrh	r3, [r4, #12]
1a004546:	f023 0303 	bic.w	r3, r3, #3
1a00454a:	f043 0301 	orr.w	r3, r3, #1
1a00454e:	81a3      	strh	r3, [r4, #12]
1a004550:	89a3      	ldrh	r3, [r4, #12]
1a004552:	431d      	orrs	r5, r3
1a004554:	81a5      	strh	r5, [r4, #12]
1a004556:	e7cd      	b.n	1a0044f4 <__smakebuf_r+0x18>
1a004558:	1a00384d 	.word	0x1a00384d
1a00455c:	ffffffff 	.word	0xffffffff

1a004560 <memchr>:
1a004560:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004564:	2a10      	cmp	r2, #16
1a004566:	db2b      	blt.n	1a0045c0 <memchr+0x60>
1a004568:	f010 0f07 	tst.w	r0, #7
1a00456c:	d008      	beq.n	1a004580 <memchr+0x20>
1a00456e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004572:	3a01      	subs	r2, #1
1a004574:	428b      	cmp	r3, r1
1a004576:	d02d      	beq.n	1a0045d4 <memchr+0x74>
1a004578:	f010 0f07 	tst.w	r0, #7
1a00457c:	b342      	cbz	r2, 1a0045d0 <memchr+0x70>
1a00457e:	d1f6      	bne.n	1a00456e <memchr+0xe>
1a004580:	b4f0      	push	{r4, r5, r6, r7}
1a004582:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004586:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00458a:	f022 0407 	bic.w	r4, r2, #7
1a00458e:	f07f 0700 	mvns.w	r7, #0
1a004592:	2300      	movs	r3, #0
1a004594:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004598:	3c08      	subs	r4, #8
1a00459a:	ea85 0501 	eor.w	r5, r5, r1
1a00459e:	ea86 0601 	eor.w	r6, r6, r1
1a0045a2:	fa85 f547 	uadd8	r5, r5, r7
1a0045a6:	faa3 f587 	sel	r5, r3, r7
1a0045aa:	fa86 f647 	uadd8	r6, r6, r7
1a0045ae:	faa5 f687 	sel	r6, r5, r7
1a0045b2:	b98e      	cbnz	r6, 1a0045d8 <memchr+0x78>
1a0045b4:	d1ee      	bne.n	1a004594 <memchr+0x34>
1a0045b6:	bcf0      	pop	{r4, r5, r6, r7}
1a0045b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0045bc:	f002 0207 	and.w	r2, r2, #7
1a0045c0:	b132      	cbz	r2, 1a0045d0 <memchr+0x70>
1a0045c2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0045c6:	3a01      	subs	r2, #1
1a0045c8:	ea83 0301 	eor.w	r3, r3, r1
1a0045cc:	b113      	cbz	r3, 1a0045d4 <memchr+0x74>
1a0045ce:	d1f8      	bne.n	1a0045c2 <memchr+0x62>
1a0045d0:	2000      	movs	r0, #0
1a0045d2:	4770      	bx	lr
1a0045d4:	3801      	subs	r0, #1
1a0045d6:	4770      	bx	lr
1a0045d8:	2d00      	cmp	r5, #0
1a0045da:	bf06      	itte	eq
1a0045dc:	4635      	moveq	r5, r6
1a0045de:	3803      	subeq	r0, #3
1a0045e0:	3807      	subne	r0, #7
1a0045e2:	f015 0f01 	tst.w	r5, #1
1a0045e6:	d107      	bne.n	1a0045f8 <memchr+0x98>
1a0045e8:	3001      	adds	r0, #1
1a0045ea:	f415 7f80 	tst.w	r5, #256	; 0x100
1a0045ee:	bf02      	ittt	eq
1a0045f0:	3001      	addeq	r0, #1
1a0045f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0045f6:	3001      	addeq	r0, #1
1a0045f8:	bcf0      	pop	{r4, r5, r6, r7}
1a0045fa:	3801      	subs	r0, #1
1a0045fc:	4770      	bx	lr
1a0045fe:	bf00      	nop

1a004600 <__malloc_lock>:
1a004600:	4801      	ldr	r0, [pc, #4]	; (1a004608 <__malloc_lock+0x8>)
1a004602:	f7ff ba18 	b.w	1a003a36 <__retarget_lock_acquire_recursive>
1a004606:	bf00      	nop
1a004608:	100022bc 	.word	0x100022bc

1a00460c <__malloc_unlock>:
1a00460c:	4801      	ldr	r0, [pc, #4]	; (1a004614 <__malloc_unlock+0x8>)
1a00460e:	f7ff ba13 	b.w	1a003a38 <__retarget_lock_release_recursive>
1a004612:	bf00      	nop
1a004614:	100022bc 	.word	0x100022bc
1a004618:	636f6c43 	.word	0x636f6c43
1a00461c:	6e49206b 	.word	0x6e49206b
1a004620:	4f207469 	.word	0x4f207469
1a004624:	ff000d4b 	.word	0xff000d4b
1a004628:	64323025 	.word	0x64323025
1a00462c:	3230252f 	.word	0x3230252f
1a004630:	30252f64 	.word	0x30252f64
1a004634:	202c6434 	.word	0x202c6434
1a004638:	64323025 	.word	0x64323025
1a00463c:	3230253a 	.word	0x3230253a
1a004640:	30253a64 	.word	0x30253a64
1a004644:	0a0d6432 	.word	0x0a0d6432
1a004648:	ffffff00 	.word	0xffffff00
1a00464c:	636f6c63 	.word	0x636f6c63
1a004650:	61745f6b 	.word	0x61745f6b
1a004654:	00006b73 	.word	0x00006b73
1a004658:	6d656874 	.word	0x6d656874
1a00465c:	756f636f 	.word	0x756f636f
1a004660:	5f656c70 	.word	0x5f656c70
1a004664:	6b736174 	.word	0x6b736174
1a004668:	ffffff00 	.word	0xffffff00
1a00466c:	64323025 	.word	0x64323025
1a004670:	3025202c 	.word	0x3025202c
1a004674:	202c6432 	.word	0x202c6432
1a004678:	64323025 	.word	0x64323025
1a00467c:	3025202c 	.word	0x3025202c
1a004680:	0a0d6432 	.word	0x0a0d6432
1a004684:	ffffff00 	.word	0xffffff00
1a004688:	51726d54 	.word	0x51726d54
1a00468c:	ffffff00 	.word	0xffffff00
1a004690:	20726d54 	.word	0x20726d54
1a004694:	00637653 	.word	0x00637653
1a004698:	454c4449 	.word	0x454c4449
1a00469c:	ffffff00 	.word	0xffffff00
1a0046a0:	6c707041 	.word	0x6c707041
1a0046a4:	74616369 	.word	0x74616369
1a0046a8:	206e6f69 	.word	0x206e6f69
1a0046ac:	6c6c614d 	.word	0x6c6c614d
1a0046b0:	4620636f 	.word	0x4620636f
1a0046b4:	656c6961 	.word	0x656c6961
1a0046b8:	6f482064 	.word	0x6f482064
1a0046bc:	0d216b6f 	.word	0x0d216b6f
1a0046c0:	00000000 	.word	0x00000000
1a0046c4:	7362696c 	.word	0x7362696c
1a0046c8:	6572662f 	.word	0x6572662f
1a0046cc:	6f747265 	.word	0x6f747265
1a0046d0:	6f732f73 	.word	0x6f732f73
1a0046d4:	65637275 	.word	0x65637275
1a0046d8:	6f6f682f 	.word	0x6f6f682f
1a0046dc:	632e736b 	.word	0x632e736b
1a0046e0:	ffffff00 	.word	0xffffff00
1a0046e4:	70410a0d 	.word	0x70410a0d
1a0046e8:	63696c70 	.word	0x63696c70
1a0046ec:	6f697461 	.word	0x6f697461
1a0046f0:	7453206e 	.word	0x7453206e
1a0046f4:	206b6361 	.word	0x206b6361
1a0046f8:	7265764f 	.word	0x7265764f
1a0046fc:	776f6c66 	.word	0x776f6c66
1a004700:	6f202121 	.word	0x6f202121
1a004704:	6154206e 	.word	0x6154206e
1a004708:	203a6b73 	.word	0x203a6b73
1a00470c:	0a0d7325 	.word	0x0a0d7325
1a004710:	ffffff00 	.word	0xffffff00
1a004714:	41760a0d 	.word	0x41760a0d
1a004718:	72657373 	.word	0x72657373
1a00471c:	6c614374 	.word	0x6c614374
1a004720:	2864656c 	.word	0x2864656c
1a004724:	200a0d29 	.word	0x200a0d29
1a004728:	4c4c2020 	.word	0x4c4c2020
1a00472c:	20656e69 	.word	0x20656e69
1a004730:	626d754e 	.word	0x626d754e
1a004734:	3d207265 	.word	0x3d207265
1a004738:	0d642520 	.word	0x0d642520
1a00473c:	2020200a 	.word	0x2020200a
1a004740:	656c6946 	.word	0x656c6946
1a004744:	6d614e20 	.word	0x6d614e20
1a004748:	203d2065 	.word	0x203d2065
1a00474c:	0a0d7325 	.word	0x0a0d7325
1a004750:	ff000a0d 	.word	0xff000a0d

1a004754 <InitClkStates>:
1a004754:	01010f01                                ....

1a004758 <pinmuxing>:
1a004758:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004768:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004778:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004788:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004798:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0047a8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0047b8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0047c8:	00570206                                ..W.

1a0047cc <ExtRateIn>:
1a0047cc:	00000000                                ....

1a0047d0 <GpioButtons>:
1a0047d0:	08000400 09010900                       ........

1a0047d8 <GpioLeds>:
1a0047d8:	01050005 0e000205 0c010b01              ............

1a0047e4 <GpioPorts>:
1a0047e4:	03030003 0f050403 05031005 07030603     ................
1a0047f4:	ffff0802                                ....

1a0047f8 <OscRateIn>:
1a0047f8:	00b71b00                                ....

1a0047fc <InitClkStates>:
1a0047fc:	00010100 00010909 0001090a 01010701     ................
1a00480c:	00010902 00010906 0101090c 0001090d     ................
1a00481c:	0001090e 0001090f 00010910 00010911     ................
1a00482c:	00010912 00010913 00011114 00011119     ................
1a00483c:	0001111a 0001111b 08040201 0f0f0f03     ................
1a00484c:	000000ff                                ....

1a004850 <periph_to_base>:
1a004850:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004860:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004870:	000100e0 01000100 01200003 00060120     .......... . ...
1a004880:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004890:	01820013 00120182 01a201a2 01c20011     ................
1a0048a0:	001001c2 01e201e2 0202000f 000e0202     ................
1a0048b0:	02220222 0223000d 001c0223              "."...#.#...

1a0048bc <UART_BClock>:
1a0048bc:	01a201c2 01620182                       ......b.

1a0048c4 <UART_PClock>:
1a0048c4:	00820081 00a200a1                       ........

1a0048cc <gpioPinsInit>:
1a0048cc:	02000104 00050701 05010d03 04080100     ................
1a0048dc:	02020002 02000304 00000403 04070002     ................
1a0048ec:	030c0300 09050402 05040103 04030208     ................
1a0048fc:	04020305 06040504 0802000c 03000b06     ................
1a00490c:	00090607 07060503 060f0504 03030004     ................
1a00491c:	02000404 00050404 06040502 04060200     ................
1a00492c:	0c050408 05040a04 0003010e 14010a00     ................
1a00493c:	010f0000 0d000012 00001101 0010010c     ................
1a00494c:	07070300 000f0300 01000001 00000000     ................
1a00495c:	000a0600 08060603 06100504 04030005     ................
1a00496c:	03000106 04090400 04010d05 010b0000     ................
1a00497c:	0200000f 00000001 00010104 02010800     ................
1a00498c:	01090000 09010006 05040002 04010200     ................
1a00499c:	02020105 02020504 0e00000a 01000b02     ................
1a0049ac:	000c020b ffff0c01                       ........

1a0049b4 <lpcUarts>:
1a0049b4:	40081000 06020406 00180205 40081000     ...@...........@
1a0049c4:	09070509 00180706 40082000 00000000     ......... .@....
1a0049d4:	00190000 400c1000 07060107 001a0602     .......@........
1a0049e4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0049f4:	02020302 001b0204                       ........

1a0049fc <__sf_fake_stderr>:
	...

1a004a1c <__sf_fake_stdin>:
	...

1a004a3c <__sf_fake_stdout>:
	...

1a004a5c <_global_impure_ptr>:
1a004a5c:	10000044 2b302d23 6c680020 6665004c     D...#-0+ .hlL.ef
1a004a6c:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a004a7c:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a004a8c:	64636261 ff006665                       abcdef..
