

================================================================
== Vivado HLS Report for 'ConvolutionInputGene_5'
================================================================
* Date:           Mon Mar  1 13:12:54 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     7.910|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|    9053|   2698|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    305|
|Register         |        0|      -|     851|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      4|    9904|   4267|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|       9|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |BlackBoxJam_mul_3xdS_U246  |BlackBoxJam_mul_3xdS  |        0|      4|   215|     1|
    |BlackBoxJam_mux_4pcA_U247  |BlackBoxJam_mux_4pcA  |        0|      0|  8838|  2697|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        0|      4|  9053|  2698|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_0_V_U  |ConvolutionInputGyd2  |        1|  0|   0|    48|   32|     1|         1536|
    |inputBuf_1_V_U  |ConvolutionInputGyd2  |        1|  0|   0|    48|   32|     1|         1536|
    |inputBuf_2_V_U  |ConvolutionInputGyd2  |        1|  0|   0|    48|   32|     1|         1536|
    |inputBuf_3_V_U  |ConvolutionInputGyd2  |        1|  0|   0|    48|   32|     1|         1536|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|   192|  128|     4|         6144|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |count_simd_fu_517_p2                  |     +    |      0|  0|  39|           1|          32|
    |counter_internal_blo_4_fu_683_p2      |     +    |      0|  0|  39|          32|           1|
    |current_block_read_fu_757_p2          |     +    |      0|  0|  16|           2|           2|
    |current_block_write_2_2845_fu_777_p2  |     +    |      0|  0|  39|          32|           1|
    |current_block_write_fu_821_p2         |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_746_p2        |     +    |      0|  0|  39|          32|          32|
    |grp_fu_352_p2                         |     +    |      0|  0|  39|          32|           1|
    |i_i_op_fu_434_p2                      |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next_fu_422_p2         |     +    |      0|  0|  51|          44|           1|
    |inp_fu_708_p2                         |     +    |      0|  0|  39|          32|           1|
    |k_x_fu_534_p2                         |     +    |      0|  0|  39|          32|           1|
    |k_y_fu_497_p2                         |     +    |      0|  0|  39|           1|          32|
    |ofm_x_fu_565_p2                       |     +    |      0|  0|  39|          32|           1|
    |ofm_y_fu_585_p2                       |     +    |      0|  0|  39|          32|           1|
    |read_block_6_cast_fu_644_p2           |     +    |      0|  0|  13|           4|           1|
    |read_block_fu_724_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_167_i_fu_511_p2                   |     +    |      0|  0|  37|          30|          30|
    |tmp_fu_751_p2                         |     +    |      0|  0|  16|           1|           2|
    |ap_block_state12_pp0_stage0_iter5     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_471                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_494                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_505                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op165_read_state9        |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op229_write_state12      |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_638_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_417_p2            |   icmp   |      0|  0|  24|          44|          44|
    |tmp_166_i_fu_475_p2                   |   icmp   |      0|  0|  18|          32|           9|
    |tmp_171_i_fu_523_p2                   |   icmp   |      0|  0|  18|          32|           3|
    |tmp_172_i_fu_364_p2                   |   icmp   |      0|  0|  18|          32|           6|
    |tmp_173_i_fu_540_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |tmp_174_i_fu_827_p2                   |   icmp   |      0|  0|  18|          32|           3|
    |tmp_175_i_fu_551_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |tmp_176_i_fu_571_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |tmp_177_i_fu_591_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |tmp_178_i_fu_626_p2                   |   icmp   |      0|  0|  18|          32|           6|
    |tmp_179_i_fu_632_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |tmp_181_i_fu_358_p2                   |   icmp   |      0|  0|  18|          32|           6|
    |tmp_182_i_fu_783_p2                   |   icmp   |      0|  0|  18|          32|           3|
    |tmp_183_i_fu_689_p2                   |   icmp   |      0|  0|  18|          32|           9|
    |tmp_i_2850_fu_466_p2                  |   icmp   |      0|  0|  18|          32|           8|
    |tmp_i_fu_428_p2                       |   icmp   |      0|  0|  13|          12|          10|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter2      |    or    |      0|  0|   2|           1|           1|
    |current_block_write_1_2844_fu_833_p3  |  select  |      0|  0|  32|           1|           1|
    |current_block_write_3_2846_fu_789_p3  |  select  |      0|  0|  32|           1|           1|
    |current_block_write_4_2847_fu_797_p3  |  select  |      0|  0|  32|           1|          32|
    |current_line_3_i_fu_650_p3            |  select  |      0|  0|  32|           1|           1|
    |i_fu_440_p3                           |  select  |      0|  0|  12|           1|           1|
    |p_i_fu_695_p3                         |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_i_fu_597_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_9_i_fu_605_p3                 |  select  |      0|  0|  32|           1|           1|
    |read_block_1_fu_658_p3                |  select  |      0|  0|   4|           1|           4|
    |read_block_1_i_mid2_fu_454_p3         |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|1200|         943|         323|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5       |   9|          2|    1|          2|
    |count_simd_1_fu_116           |   9|          2|   32|         64|
    |counter_internal_blo_fu_128   |   9|          2|   32|         64|
    |current_block_write_5_fu_120  |  15|          3|   32|         96|
    |current_line_2_fu_124         |  15|          3|   32|         96|
    |i_i_reg_298                   |   9|          2|   12|         24|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_287        |   9|          2|   44|         88|
    |inp_1_fu_108                  |  15|          3|   32|         96|
    |inputBuf_0_V_address1         |  15|          3|    6|         18|
    |inputBuf_1_V_address1         |  15|          3|    6|         18|
    |inputBuf_2_V_address1         |  15|          3|    6|         18|
    |inputBuf_3_V_address1         |  15|          3|    6|         18|
    |k_x_1_fu_112                  |   9|          2|   32|         64|
    |k_y_1_fu_104                  |   9|          2|   32|         64|
    |numReps_blk_n                 |   9|          2|    1|          2|
    |numReps_out_blk_n             |   9|          2|    1|          2|
    |ofm_x_1_fu_100                |   9|          2|   32|         64|
    |ofm_y_1_i_fu_96               |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |read_block_2_fu_92            |  21|          4|   32|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 305|         64|  408|       1007|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |bound_reg_958                              |  44|   0|   44|          0|
    |count_simd_1_fu_116                        |  32|   0|   32|          0|
    |count_simd_1_load_reg_990                  |  32|   0|   32|          0|
    |counter_internal_blo_fu_128                |  32|   0|   32|          0|
    |current_block_read_reg_1039                |   2|   0|    2|          0|
    |current_block_read_reg_1039_pp0_iter3_reg  |   2|   0|    2|          0|
    |current_block_write_5_fu_120               |  32|   0|   32|          0|
    |current_line_2_fu_124                      |  32|   0|   32|          0|
    |current_line_in_bloc_reg_1034              |  32|   0|   32|          0|
    |exitcond_flatten_reg_963                   |   1|   0|    1|          0|
    |i_i_reg_298                                |  12|   0|   12|          0|
    |indvar_flatten_reg_287                     |  44|   0|   44|          0|
    |inp_1_fu_108                               |  32|   0|   32|          0|
    |inputBuf_0_V_addr_2_reg_1048               |   6|   0|    6|          0|
    |inputBuf_0_V_addr_reg_1072                 |   6|   0|    6|          0|
    |inputBuf_1_V_addr_2_reg_1053               |   6|   0|    6|          0|
    |inputBuf_1_V_addr_reg_1077                 |   6|   0|    6|          0|
    |inputBuf_2_V_addr_2_reg_1058               |   6|   0|    6|          0|
    |inputBuf_2_V_addr_reg_1082                 |   6|   0|    6|          0|
    |inputBuf_3_V_addr_2_reg_1063               |   6|   0|    6|          0|
    |inputBuf_3_V_addr_reg_1087                 |   6|   0|    6|          0|
    |k_x_1_fu_112                               |  32|   0|   32|          0|
    |k_y_1_fu_104                               |  32|   0|   32|          0|
    |numReps_read_reg_948                       |  32|   0|   32|          0|
    |ofm_x_1_fu_100                             |  32|   0|   32|          0|
    |ofm_y_1_i_fu_96                            |  32|   0|   32|          0|
    |or_cond_i_reg_1021                         |   1|   0|    1|          0|
    |or_cond_i_reg_1021_pp0_iter2_reg           |   1|   0|    1|          0|
    |outElem_V_reg_1112                         |  32|   0|   32|          0|
    |read_block_2_fu_92                         |  32|   0|   32|          0|
    |reg_376                                    |  32|   0|   32|          0|
    |reg_380                                    |  32|   0|   32|          0|
    |tmp_166_i_reg_986                          |   1|   0|    1|          0|
    |tmp_167_i_reg_1000                         |  30|   0|   30|          0|
    |tmp_172_i_reg_1030                         |   1|   0|    1|          0|
    |tmp_181_i_reg_1025                         |   1|   0|    1|          0|
    |tmp_2977_reg_1068                          |   2|   0|    2|          0|
    |tmp_2978_reg_995                           |   2|   0|    2|          0|
    |tmp_2982_reg_1044                          |   2|   0|    2|          0|
    |tmp_i_2850_reg_982                         |   1|   0|    1|          0|
    |tmp_i_reg_972                              |   1|   0|    1|          0|
    |tmp_166_i_reg_986                          |  64|  32|    1|          0|
    |tmp_i_2850_reg_982                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 851|  64|  725|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_done             | out |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | ConvolutionInputGene.5 | return value |
|in_V_V_dout         |  in |   32|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	13  / (exitcond_flatten)
	8  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%read_block_2 = alloca i32"   --->   Operation 14 'alloca' 'read_block_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ofm_y_1_i = alloca i32"   --->   Operation 15 'alloca' 'ofm_y_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ofm_x_1 = alloca i32"   --->   Operation 16 'alloca' 'ofm_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_y_1 = alloca i32"   --->   Operation 17 'alloca' 'k_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32"   --->   Operation 18 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k_x_1 = alloca i32"   --->   Operation 19 'alloca' 'k_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%count_simd_1 = alloca i32"   --->   Operation 20 'alloca' 'count_simd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%current_block_write_5 = alloca i32"   --->   Operation 21 'alloca' 'current_block_write_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_line_2 = alloca i32"   --->   Operation 22 'alloca' 'current_line_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%counter_internal_blo = alloca i32"   --->   Operation 23 'alloca' 'counter_internal_blo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_0_V = alloca [48 x i32], align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:88]   --->   Operation 24 'alloca' 'inputBuf_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%inputBuf_1_V = alloca [48 x i32], align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:88]   --->   Operation 25 'alloca' 'inputBuf_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%inputBuf_2_V = alloca [48 x i32], align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:88]   --->   Operation 26 'alloca' 'inputBuf_2_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%inputBuf_3_V = alloca [48 x i32], align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:88]   --->   Operation 27 'alloca' 'inputBuf_3_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 28 [1/1] (2.18ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)"   --->   Operation 28 'read' 'numReps_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)"   --->   Operation 29 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_2"   --->   Operation 31 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_block_write_5"   --->   Operation 32 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 0, i32* %count_simd_1"   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.81ns)   --->   "store i32 0, i32* %inp_1"   --->   Operation 35 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 37 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_y_1_i"   --->   Operation 38 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "store i32 0, i32* %read_block_2"   --->   Operation 39 'store' <Predicate = true> <Delay = 1.86>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cast = zext i32 %numReps_read to i44"   --->   Operation 40 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [5/5] (3.95ns)   --->   "%bound = mul i44 %cast, 3744"   --->   Operation 41 'mul' 'bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 42 [4/5] (3.95ns)   --->   "%bound = mul i44 %cast, 3744"   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 43 [3/5] (3.95ns)   --->   "%bound = mul i44 %cast, 3744"   --->   Operation 43 'mul' 'bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 44 [2/5] (3.95ns)   --->   "%bound = mul i44 %cast, 3744"   --->   Operation 44 'mul' 'bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([48 x i32]* %inputBuf_0_V, [48 x i32]* %inputBuf_1_V, [48 x i32]* %inputBuf_2_V, [48 x i32]* %inputBuf_3_V, [1 x i8]* @p_str, [7 x i8]* @p_str73, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:91]   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/5] (3.95ns)   --->   "%bound = mul i44 %cast, 3744"   --->   Operation 50 'mul' 'bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:104]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.66>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i44 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_i = phi i12 [ 0, %entry ], [ %i, %._crit_edge.i ]"   --->   Operation 53 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (2.68ns)   --->   "%exitcond_flatten = icmp eq i44 %indvar_flatten, %bound"   --->   Operation 54 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (2.98ns)   --->   "%indvar_flatten_next = add i44 %indvar_flatten, 1"   --->   Operation 55 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader.i.preheader"   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.99ns)   --->   "%tmp_i = icmp eq i12 %i_i, -352" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 57 'icmp' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2362_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str99)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 58 'specregionbegin' 'tmp_2362_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_2849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str99, i32 %tmp_2362_i)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:176]   --->   Operation 59 'specregionend' 'empty_2849' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.54ns)   --->   "%i_i_op = add i12 %i_i, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 60 'add' 'i_i_op' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.69ns)   --->   "%i = select i1 %tmp_i, i12 1, i12 %i_i_op" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 61 'select' 'i' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 62 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.90>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%read_block_2_load = load i32* %read_block_2"   --->   Operation 63 'load' 'read_block_2_load' <Predicate = (!exitcond_flatten & !tmp_i)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%inp_1_load = load i32* %inp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:107]   --->   Operation 64 'load' 'inp_1_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.69ns)   --->   "%read_block_1_i_mid2 = select i1 %tmp_i, i32 0, i32 %read_block_2_load" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 65 'select' 'read_block_1_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2976 = trunc i32 %read_block_1_i_mid2 to i4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 66 'trunc' 'tmp_2976' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:106]   --->   Operation 67 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (2.47ns)   --->   "%tmp_i_2850 = icmp ult i32 %inp_1_load, 144" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:107]   --->   Operation 68 'icmp' 'tmp_i_2850' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_i_2850, label %0, label %3" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:107]   --->   Operation 69 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%counter_internal_blo_1 = load i32* %counter_internal_blo" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:123]   --->   Operation 70 'load' 'counter_internal_blo_1' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (2.47ns)   --->   "%tmp_166_i = icmp ult i32 %counter_internal_blo_1, 359" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:123]   --->   Operation 71 'icmp' 'tmp_166_i' <Predicate = (!tmp_i_2850)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_166_i, label %4, label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:123]   --->   Operation 72 'br' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%ofm_x_1_load = load i32* %ofm_x_1"   --->   Operation 73 'load' 'ofm_x_1_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%k_y_1_load = load i32* %k_y_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:124]   --->   Operation 74 'load' 'k_y_1_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%k_x_1_load = load i32* %k_x_1"   --->   Operation 75 'load' 'k_x_1_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%count_simd_1_load = load i32* %count_simd_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:131]   --->   Operation 76 'load' 'count_simd_1_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2978 = trunc i32 %k_y_1_load to i2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:124]   --->   Operation 77 'trunc' 'tmp_2978' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.55ns)   --->   "%k_y = add i32 1, %k_y_1_load" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:124]   --->   Operation 78 'add' 'k_y' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2980 = trunc i32 %k_x_1_load to i30"   --->   Operation 79 'trunc' 'tmp_2980' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2981 = trunc i32 %ofm_x_1_load to i30"   --->   Operation 80 'trunc' 'tmp_2981' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.49ns)   --->   "%tmp_167_i = add i30 %tmp_2981, %tmp_2980" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:128]   --->   Operation 81 'add' 'tmp_167_i' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (2.55ns)   --->   "%count_simd = add i32 1, %count_simd_1_load" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:131]   --->   Operation 82 'add' 'count_simd' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_171_i = icmp eq i32 %count_simd, 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:132]   --->   Operation 83 'icmp' 'tmp_171_i' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (1.76ns)   --->   "store i32 %count_simd, i32* %count_simd_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:131]   --->   Operation 84 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & !tmp_171_i)> <Delay = 1.76>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:132]   --->   Operation 85 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & !tmp_171_i)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.55ns)   --->   "%k_x = add i32 %k_x_1_load, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:134]   --->   Operation 86 'add' 'k_x' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.47ns)   --->   "%tmp_173_i = icmp eq i32 %k_x, 3" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:135]   --->   Operation 87 'icmp' 'tmp_173_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.76ns)   --->   "store i32 0, i32* %count_simd_1"   --->   Operation 88 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & !tmp_173_i)> <Delay = 1.76>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "store i32 %k_x, i32* %k_x_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:134]   --->   Operation 89 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & !tmp_173_i)> <Delay = 1.76>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:135]   --->   Operation 90 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & !tmp_173_i)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.47ns)   --->   "%tmp_175_i = icmp eq i32 %k_y, 3" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:138]   --->   Operation 91 'icmp' 'tmp_175_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (1.76ns)   --->   "store i32 0, i32* %count_simd_1"   --->   Operation 92 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & !tmp_175_i)> <Delay = 1.76>
ST_8 : Operation 93 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 93 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & !tmp_175_i)> <Delay = 1.76>
ST_8 : Operation 94 [1/1] (1.76ns)   --->   "store i32 %k_y, i32* %k_y_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:137]   --->   Operation 94 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & !tmp_175_i)> <Delay = 1.76>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:138]   --->   Operation 95 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & !tmp_175_i)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ofm_x_1_load_1 = load i32* %ofm_x_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:140]   --->   Operation 96 'load' 'ofm_x_1_load_1' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.55ns)   --->   "%ofm_x = add i32 %ofm_x_1_load_1, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:140]   --->   Operation 97 'add' 'ofm_x' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_176_i = icmp eq i32 %ofm_x, 10" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:141]   --->   Operation 98 'icmp' 'tmp_176_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 99 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i)> <Delay = 1.76>
ST_8 : Operation 100 [1/1] (1.76ns)   --->   "store i32 0, i32* %count_simd_1"   --->   Operation 100 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & !tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 101 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & !tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 102 [1/1] (1.76ns)   --->   "store i32 %ofm_x, i32* %ofm_x_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:140]   --->   Operation 102 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & !tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:141]   --->   Operation 103 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & !tmp_176_i)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%ofm_y_1_i_load = load i32* %ofm_y_1_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:143]   --->   Operation 104 'load' 'ofm_y_1_i_load' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%inp_1_load_2 = load i32* %inp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 105 'load' 'inp_1_load_2' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (2.55ns)   --->   "%ofm_y = add i32 %ofm_y_1_i_load, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:143]   --->   Operation 106 'add' 'ofm_y' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_177_i = icmp eq i32 %ofm_y, 10" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 107 'icmp' 'tmp_177_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.69ns)   --->   "%p_inp_1_i = select i1 %tmp_177_i, i32 0, i32 %inp_1_load_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 108 'select' 'p_inp_1_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.69ns)   --->   "%p_ofm_y_9_i = select i1 %tmp_177_i, i32 0, i32 %ofm_y" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 109 'select' 'p_ofm_y_9_i' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "store i32 0, i32* %count_simd_1"   --->   Operation 110 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 111 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 111 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 112 [1/1] (1.81ns)   --->   "store i32 %p_inp_1_i, i32* %inp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 112 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 1.81>
ST_8 : Operation 113 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 113 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 114 [1/1] (1.76ns)   --->   "store i32 %p_ofm_y_9_i, i32* %ofm_y_1_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 114 'store' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 1.76>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge41.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:144]   --->   Operation 115 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i & tmp_176_i)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%counter_internal_blo_2 = load i32* %counter_internal_blo" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 116 'load' 'counter_internal_blo_2' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.47ns)   --->   "%tmp_178_i = icmp ult i32 %counter_internal_blo_2, 47" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 117 'icmp' 'tmp_178_i' <Predicate = (!tmp_i_2850)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (2.47ns)   --->   "%tmp_179_i = icmp ult i32 %read_block_1_i_mid2, 12" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 118 'icmp' 'tmp_179_i' <Predicate = (!tmp_i_2850)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %tmp_178_i, %tmp_179_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 119 'and' 'or_cond_i' <Predicate = (!tmp_i_2850)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %9, label %._crit_edge41.i.._crit_edge47.i_crit_edge" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 120 'br' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.86ns)   --->   "store i32 %read_block_1_i_mid2, i32* %read_block_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 121 'store' <Predicate = (!tmp_i_2850 & !or_cond_i)> <Delay = 1.86>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge47.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 122 'br' <Predicate = (!tmp_i_2850 & !or_cond_i)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%current_line_2_load_2 = load i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 123 'load' 'current_line_2_load_2' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%current_line_2_load_3 = load i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:159]   --->   Operation 124 'load' 'current_line_2_load_3' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%current_line_1 = add i32 %current_line_2_load_3, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:159]   --->   Operation 125 'add' 'current_line_1' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.47ns)   --->   "%tmp_181_i = icmp eq i32 %current_line_1, 48" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 126 'icmp' 'tmp_181_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.73ns)   --->   "%read_block_6_cast = add i4 %tmp_2976, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:163]   --->   Operation 127 'add' 'read_block_6_cast' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.69ns)   --->   "%current_line_3_i = select i1 %tmp_181_i, i32 0, i32 %current_line_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 128 'select' 'current_line_3_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (1.02ns)   --->   "%read_block_1 = select i1 %tmp_181_i, i4 %read_block_6_cast, i4 %tmp_2976" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 129 'select' 'read_block_1' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%read_block_3_cast_i = zext i4 %read_block_1 to i32" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:170]   --->   Operation 130 'zext' 'read_block_3_cast_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.81ns)   --->   "store i32 %current_line_3_i, i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 131 'store' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.81>
ST_8 : Operation 132 [1/1] (1.86ns)   --->   "store i32 %read_block_3_cast_i, i32* %read_block_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:170]   --->   Operation 132 'store' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.86>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%counter_internal_blo_3 = load i32* %counter_internal_blo" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:171]   --->   Operation 133 'load' 'counter_internal_blo_3' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (2.55ns)   --->   "%counter_internal_blo_4 = add i32 %counter_internal_blo_3, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:171]   --->   Operation 134 'add' 'counter_internal_blo_4' <Predicate = (!tmp_i_2850)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.47ns)   --->   "%tmp_183_i = icmp eq i32 %counter_internal_blo_4, 359" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:172]   --->   Operation 135 'icmp' 'tmp_183_i' <Predicate = (!tmp_i_2850)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.69ns)   --->   "%p_i = select i1 %tmp_183_i, i32 0, i32 %counter_internal_blo_4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:172]   --->   Operation 136 'select' 'p_i' <Predicate = (!tmp_i_2850)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (1.76ns)   --->   "store i32 %p_i, i32* %counter_internal_blo" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:172]   --->   Operation 137 'store' <Predicate = (!tmp_i_2850)> <Delay = 1.76>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge.i"   --->   Operation 138 'br' <Predicate = (!tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%current_line_2_load = load i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 139 'load' 'current_line_2_load' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%inp_1_load_1 = load i32* %inp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:112]   --->   Operation 140 'load' 'inp_1_load_1' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%current_line_2_load_1 = load i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:111]   --->   Operation 141 'load' 'current_line_2_load_1' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (2.55ns)   --->   "%current_line = add i32 %current_line_2_load_1, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:111]   --->   Operation 142 'add' 'current_line' <Predicate = (tmp_i_2850)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%inp = add i32 %inp_1_load_1, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:112]   --->   Operation 143 'add' 'inp' <Predicate = (tmp_i_2850)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (2.47ns)   --->   "%tmp_172_i = icmp eq i32 %current_line, 48" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:113]   --->   Operation 144 'icmp' 'tmp_172_i' <Predicate = (tmp_i_2850)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (1.81ns)   --->   "store i32 %inp, i32* %inp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:112]   --->   Operation 145 'store' <Predicate = (tmp_i_2850)> <Delay = 1.81>
ST_8 : Operation 146 [1/1] (1.81ns)   --->   "store i32 %current_line, i32* %current_line_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:111]   --->   Operation 146 'store' <Predicate = (tmp_i_2850 & !tmp_172_i)> <Delay = 1.81>
ST_8 : Operation 147 [1/1] (1.86ns)   --->   "store i32 %read_block_1_i_mid2, i32* %read_block_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:105]   --->   Operation 147 'store' <Predicate = (tmp_i_2850 & !tmp_172_i)> <Delay = 1.86>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:113]   --->   Operation 148 'br' <Predicate = (tmp_i_2850 & !tmp_172_i)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (2.55ns)   --->   "%read_block = add i32 %read_block_1_i_mid2, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:119]   --->   Operation 149 'add' 'read_block' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 150 'store' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 1.76>
ST_8 : Operation 151 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_2"   --->   Operation 151 'store' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 1.81>
ST_8 : Operation 152 [1/1] (1.86ns)   --->   "store i32 %read_block, i32* %read_block_2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:119]   --->   Operation 152 'store' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 1.86>

State 9 <SV = 8> <Delay = 7.53>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%current_block_write_2 = load i32* %current_block_write_5"   --->   Operation 153 'load' 'current_block_write_2' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2979 = trunc i32 %current_block_write_2 to i2"   --->   Operation 154 'trunc' 'tmp_2979' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_169_i = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_167_i, i2 0)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:128]   --->   Operation 155 'bitconcatenate' 'tmp_169_i' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (2.55ns)   --->   "%current_line_in_bloc = add i32 %tmp_169_i, %count_simd_1_load" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:128]   --->   Operation 156 'add' 'current_line_in_bloc' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i2 1, %tmp_2979"   --->   Operation 157 'add' 'tmp' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 158 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%current_block_read = add i2 %tmp, %tmp_2978" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:124]   --->   Operation 158 'add' 'current_block_read' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_171_i, label %5, label %.._crit_edge41.i_crit_edge83" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:132]   --->   Operation 159 'br' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %tmp_173_i, label %6, label %.._crit_edge41.i_crit_edge82" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:135]   --->   Operation 160 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_175_i, label %7, label %.._crit_edge41.i_crit_edge81" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:138]   --->   Operation 161 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_176_i, label %8, label %.._crit_edge41.i_crit_edge" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:141]   --->   Operation 162 'br' <Predicate = (!tmp_i_2850 & tmp_166_i & tmp_171_i & tmp_173_i & tmp_175_i)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%current_block_write_3 = load i32* %current_block_write_5"   --->   Operation 163 'load' 'current_block_write_3' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_2369_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str100)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:153]   --->   Operation 164 'specregionbegin' 'tmp_2369_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:155]   --->   Operation 165 'read' 'tmp_V' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_180_i = zext i32 %current_line_2_load_2 to i64" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 166 'zext' 'tmp_180_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2982 = trunc i32 %current_block_write_3 to i2"   --->   Operation 167 'trunc' 'tmp_2982' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr_2 = getelementptr [48 x i32]* %inputBuf_0_V, i64 0, i64 %tmp_180_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 168 'getelementptr' 'inputBuf_0_V_addr_2' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%inputBuf_1_V_addr_2 = getelementptr [48 x i32]* %inputBuf_1_V, i64 0, i64 %tmp_180_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 169 'getelementptr' 'inputBuf_1_V_addr_2' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_2_V_addr_2 = getelementptr [48 x i32]* %inputBuf_2_V, i64 0, i64 %tmp_180_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 170 'getelementptr' 'inputBuf_2_V_addr_2' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_3_V_addr_2 = getelementptr [48 x i32]* %inputBuf_3_V, i64 0, i64 %tmp_180_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 171 'getelementptr' 'inputBuf_3_V_addr_2' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.30ns)   --->   "switch i2 %tmp_2982, label %branch7.i [
    i2 0, label %branch4.i
    i2 1, label %branch5.i
    i2 -2, label %branch6.i
  ]" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 172 'switch' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.30>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%current_block_write_4 = load i32* %current_block_write_5" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:164]   --->   Operation 173 'load' 'current_block_write_4' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_2370_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str101)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 174 'specregionbegin' 'tmp_2370_i' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (2.55ns)   --->   "%current_block_write_2_2845 = add i32 %current_block_write_4, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:164]   --->   Operation 175 'add' 'current_block_write_2_2845' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_181_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (2.47ns)   --->   "%tmp_182_i = icmp eq i32 %current_block_write_2_2845, 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:165]   --->   Operation 176 'icmp' 'tmp_182_i' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_181_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node current_block_write_4_2847)   --->   "%current_block_write_3_2846 = select i1 %tmp_182_i, i32 0, i32 %current_block_write_2_2845" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:165]   --->   Operation 177 'select' 'current_block_write_3_2846' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_181_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str101, i32 %tmp_2370_i)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:169]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.69ns) (out node of the LUT)   --->   "%current_block_write_4_2847 = select i1 %tmp_181_i, i32 %current_block_write_3_2846, i32 %current_block_write_4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:160]   --->   Operation 179 'select' 'current_block_write_4_2847' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%empty_2848 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str100, i32 %tmp_2369_i)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:170]   --->   Operation 180 'specregionend' 'empty_2848' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (1.81ns)   --->   "store i32 %current_block_write_4_2847, i32* %current_block_write_5" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:115]   --->   Operation 181 'store' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 1.81>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge47.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:170]   --->   Operation 182 'br' <Predicate = (!tmp_i_2850 & or_cond_i)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%current_block_write_s = load i32* %current_block_write_5"   --->   Operation 183 'load' 'current_block_write_s' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (2.18ns)   --->   "%tmp_V_863 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:109]   --->   Operation 184 'read' 'tmp_V_863' <Predicate = (tmp_i_2850)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_165_i = zext i32 %current_line_2_load to i64" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 185 'zext' 'tmp_165_i' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_2977 = trunc i32 %current_block_write_s to i2"   --->   Operation 186 'trunc' 'tmp_2977' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr = getelementptr [48 x i32]* %inputBuf_0_V, i64 0, i64 %tmp_165_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 187 'getelementptr' 'inputBuf_0_V_addr' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_1_V_addr = getelementptr [48 x i32]* %inputBuf_1_V, i64 0, i64 %tmp_165_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 188 'getelementptr' 'inputBuf_1_V_addr' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_2_V_addr = getelementptr [48 x i32]* %inputBuf_2_V, i64 0, i64 %tmp_165_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 189 'getelementptr' 'inputBuf_2_V_addr' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_3_V_addr = getelementptr [48 x i32]* %inputBuf_3_V, i64 0, i64 %tmp_165_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 190 'getelementptr' 'inputBuf_3_V_addr' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.30ns)   --->   "switch i2 %tmp_2977, label %branch3.i [
    i2 0, label %branch0.i
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 191 'switch' <Predicate = (tmp_i_2850)> <Delay = 1.30>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_172_i, label %2, label %.._crit_edge.i_crit_edge" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:113]   --->   Operation 192 'br' <Predicate = (tmp_i_2850)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%current_block_write_1 = load i32* %current_block_write_5" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:115]   --->   Operation 193 'load' 'current_block_write_1' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_1, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:115]   --->   Operation 194 'add' 'current_block_write' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (2.47ns)   --->   "%tmp_174_i = icmp eq i32 %current_block_write, 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:116]   --->   Operation 195 'icmp' 'tmp_174_i' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.69ns)   --->   "%current_block_write_1_2844 = select i1 %tmp_174_i, i32 0, i32 %current_block_write" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:116]   --->   Operation 196 'select' 'current_block_write_1_2844' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (1.81ns)   --->   "store i32 %current_block_write_1_2844, i32* %current_block_write_5" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:115]   --->   Operation 197 'store' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 1.81>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:121]   --->   Operation 198 'br' <Predicate = (tmp_i_2850 & tmp_172_i)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_170_i = zext i32 %current_line_in_bloc to i64" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 199 'zext' 'tmp_170_i' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr_1 = getelementptr [48 x i32]* %inputBuf_0_V, i64 0, i64 %tmp_170_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 200 'getelementptr' 'inputBuf_0_V_addr_1' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_10 : Operation 201 [2/2] (2.32ns)   --->   "%inputBuf_0_V_load = load i32* %inputBuf_0_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 201 'load' 'inputBuf_0_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%inputBuf_1_V_addr_1 = getelementptr [48 x i32]* %inputBuf_1_V, i64 0, i64 %tmp_170_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 202 'getelementptr' 'inputBuf_1_V_addr_1' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_10 : Operation 203 [2/2] (2.32ns)   --->   "%inputBuf_1_V_load = load i32* %inputBuf_1_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 203 'load' 'inputBuf_1_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%inputBuf_2_V_addr_1 = getelementptr [48 x i32]* %inputBuf_2_V, i64 0, i64 %tmp_170_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 204 'getelementptr' 'inputBuf_2_V_addr_1' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_10 : Operation 205 [2/2] (2.32ns)   --->   "%inputBuf_2_V_load = load i32* %inputBuf_2_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 205 'load' 'inputBuf_2_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%inputBuf_3_V_addr_1 = getelementptr [48 x i32]* %inputBuf_3_V, i64 0, i64 %tmp_170_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 206 'getelementptr' 'inputBuf_3_V_addr_1' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (2.32ns)   --->   "%inputBuf_3_V_load = load i32* %inputBuf_3_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 207 'load' 'inputBuf_3_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 208 [1/1] (2.32ns)   --->   "store i32 %tmp_V, i32* %inputBuf_2_V_addr_2, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 208 'store' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "br label %_ifconv" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 209 'br' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 2)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (2.32ns)   --->   "store i32 %tmp_V, i32* %inputBuf_1_V_addr_2, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 210 'store' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "br label %_ifconv" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 211 'br' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 1)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (2.32ns)   --->   "store i32 %tmp_V, i32* %inputBuf_0_V_addr_2, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 212 'store' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "br label %_ifconv" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 213 'br' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 0)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (2.32ns)   --->   "store i32 %tmp_V, i32* %inputBuf_3_V_addr_2, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 214 'store' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "br label %_ifconv" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:156]   --->   Operation 215 'br' <Predicate = (!tmp_i_2850 & or_cond_i & tmp_2982 == 3)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (2.32ns)   --->   "store i32 %tmp_V_863, i32* %inputBuf_2_V_addr, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 216 'store' <Predicate = (tmp_i_2850 & tmp_2977 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 217 'br' <Predicate = (tmp_i_2850 & tmp_2977 == 2)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (2.32ns)   --->   "store i32 %tmp_V_863, i32* %inputBuf_1_V_addr, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 218 'store' <Predicate = (tmp_i_2850 & tmp_2977 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 219 'br' <Predicate = (tmp_i_2850 & tmp_2977 == 1)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (2.32ns)   --->   "store i32 %tmp_V_863, i32* %inputBuf_0_V_addr, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 220 'store' <Predicate = (tmp_i_2850 & tmp_2977 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 221 'br' <Predicate = (tmp_i_2850 & tmp_2977 == 0)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (2.32ns)   --->   "store i32 %tmp_V_863, i32* %inputBuf_3_V_addr, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 222 'store' <Predicate = (tmp_i_2850 & tmp_2977 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:110]   --->   Operation 223 'br' <Predicate = (tmp_i_2850 & tmp_2977 == 3)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.28>
ST_11 : Operation 224 [1/2] (2.32ns)   --->   "%inputBuf_0_V_load = load i32* %inputBuf_0_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 224 'load' 'inputBuf_0_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_11 : Operation 225 [1/2] (2.32ns)   --->   "%inputBuf_1_V_load = load i32* %inputBuf_1_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 225 'load' 'inputBuf_1_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_11 : Operation 226 [1/2] (2.32ns)   --->   "%inputBuf_2_V_load = load i32* %inputBuf_2_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 226 'load' 'inputBuf_2_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_11 : Operation 227 [1/2] (2.32ns)   --->   "%inputBuf_3_V_load = load i32* %inputBuf_3_V_addr_1, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 227 'load' 'inputBuf_3_V_load' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 39 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_11 : Operation 228 [1/1] (1.95ns)   --->   "%outElem_V = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %inputBuf_0_V_load, i32 %inputBuf_1_V_load, i32 %inputBuf_2_V_load, i32 %inputBuf_3_V_load, i2 %current_block_read)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:129]   --->   Operation 228 'mux' 'outElem_V' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %outElem_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/slidingwindow.h:130]   --->   Operation 229 'write' <Predicate = (!tmp_i_2850 & tmp_166_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_block_2               (alloca         ) [ 01111111111110]
ofm_y_1_i                  (alloca         ) [ 01111111111110]
ofm_x_1                    (alloca         ) [ 01111111111110]
k_y_1                      (alloca         ) [ 01111111111110]
inp_1                      (alloca         ) [ 01111111111110]
k_x_1                      (alloca         ) [ 01111111111110]
count_simd_1               (alloca         ) [ 01111111111110]
current_block_write_5      (alloca         ) [ 01111111111110]
current_line_2             (alloca         ) [ 01111111111110]
counter_internal_blo       (alloca         ) [ 01111111111110]
inputBuf_0_V               (alloca         ) [ 00111111111110]
inputBuf_1_V               (alloca         ) [ 00111111111110]
inputBuf_2_V               (alloca         ) [ 00111111111110]
inputBuf_3_V               (alloca         ) [ 00111111111110]
numReps_read               (read           ) [ 00100000000000]
StgValue_29                (write          ) [ 00000000000000]
StgValue_30                (store          ) [ 00000000000000]
StgValue_31                (store          ) [ 00000000000000]
StgValue_32                (store          ) [ 00000000000000]
StgValue_33                (store          ) [ 00000000000000]
StgValue_34                (store          ) [ 00000000000000]
StgValue_35                (store          ) [ 00000000000000]
StgValue_36                (store          ) [ 00000000000000]
StgValue_37                (store          ) [ 00000000000000]
StgValue_38                (store          ) [ 00000000000000]
StgValue_39                (store          ) [ 00000000000000]
cast                       (zext           ) [ 00011110000000]
StgValue_45                (specinterface  ) [ 00000000000000]
StgValue_46                (specinterface  ) [ 00000000000000]
StgValue_47                (specinterface  ) [ 00000000000000]
StgValue_48                (specinterface  ) [ 00000000000000]
StgValue_49                (specmemcore    ) [ 00000000000000]
bound                      (mul            ) [ 00000001111110]
StgValue_51                (br             ) [ 00000011111110]
indvar_flatten             (phi            ) [ 00000001111110]
i_i                        (phi            ) [ 00000001111110]
exitcond_flatten           (icmp           ) [ 00000001111110]
indvar_flatten_next        (add            ) [ 00000011111110]
StgValue_56                (br             ) [ 00000000000000]
tmp_i                      (icmp           ) [ 00000001100000]
tmp_2362_i                 (specregionbegin) [ 00000000000000]
empty_2849                 (specregionend  ) [ 00000000000000]
i_i_op                     (add            ) [ 00000000000000]
i                          (select         ) [ 00000011111110]
StgValue_62                (br             ) [ 00000011111110]
read_block_2_load          (load           ) [ 00000000000000]
inp_1_load                 (load           ) [ 00000000000000]
read_block_1_i_mid2        (select         ) [ 00000000000000]
tmp_2976                   (trunc          ) [ 00000000000000]
StgValue_67                (specpipeline   ) [ 00000000000000]
tmp_i_2850                 (icmp           ) [ 00000001111110]
StgValue_69                (br             ) [ 00000000000000]
counter_internal_blo_1     (load           ) [ 00000000000000]
tmp_166_i                  (icmp           ) [ 00000001111110]
StgValue_72                (br             ) [ 00000000000000]
ofm_x_1_load               (load           ) [ 00000000000000]
k_y_1_load                 (load           ) [ 00000000000000]
k_x_1_load                 (load           ) [ 00000000000000]
count_simd_1_load          (load           ) [ 00000001010000]
tmp_2978                   (trunc          ) [ 00000001010000]
k_y                        (add            ) [ 00000000000000]
tmp_2980                   (trunc          ) [ 00000000000000]
tmp_2981                   (trunc          ) [ 00000000000000]
tmp_167_i                  (add            ) [ 00000001010000]
count_simd                 (add            ) [ 00000000000000]
tmp_171_i                  (icmp           ) [ 00000001111110]
StgValue_84                (store          ) [ 00000000000000]
StgValue_85                (br             ) [ 00000000000000]
k_x                        (add            ) [ 00000000000000]
tmp_173_i                  (icmp           ) [ 00000001111110]
StgValue_88                (store          ) [ 00000000000000]
StgValue_89                (store          ) [ 00000000000000]
StgValue_90                (br             ) [ 00000000000000]
tmp_175_i                  (icmp           ) [ 00000001111110]
StgValue_92                (store          ) [ 00000000000000]
StgValue_93                (store          ) [ 00000000000000]
StgValue_94                (store          ) [ 00000000000000]
StgValue_95                (br             ) [ 00000000000000]
ofm_x_1_load_1             (load           ) [ 00000000000000]
ofm_x                      (add            ) [ 00000000000000]
tmp_176_i                  (icmp           ) [ 00000001111110]
StgValue_99                (store          ) [ 00000000000000]
StgValue_100               (store          ) [ 00000000000000]
StgValue_101               (store          ) [ 00000000000000]
StgValue_102               (store          ) [ 00000000000000]
StgValue_103               (br             ) [ 00000000000000]
ofm_y_1_i_load             (load           ) [ 00000000000000]
inp_1_load_2               (load           ) [ 00000000000000]
ofm_y                      (add            ) [ 00000000000000]
tmp_177_i                  (icmp           ) [ 00000000000000]
p_inp_1_i                  (select         ) [ 00000000000000]
p_ofm_y_9_i                (select         ) [ 00000000000000]
StgValue_110               (store          ) [ 00000000000000]
StgValue_111               (store          ) [ 00000000000000]
StgValue_112               (store          ) [ 00000000000000]
StgValue_113               (store          ) [ 00000000000000]
StgValue_114               (store          ) [ 00000000000000]
StgValue_115               (br             ) [ 00000000000000]
counter_internal_blo_2     (load           ) [ 00000000000000]
tmp_178_i                  (icmp           ) [ 00000000000000]
tmp_179_i                  (icmp           ) [ 00000000000000]
or_cond_i                  (and            ) [ 00000001111110]
StgValue_120               (br             ) [ 00000000000000]
StgValue_121               (store          ) [ 00000000000000]
StgValue_122               (br             ) [ 00000000000000]
current_line_2_load_2      (load           ) [ 00000001010000]
current_line_2_load_3      (load           ) [ 00000000000000]
current_line_1             (add            ) [ 00000000000000]
tmp_181_i                  (icmp           ) [ 00000001010000]
read_block_6_cast          (add            ) [ 00000000000000]
current_line_3_i           (select         ) [ 00000000000000]
read_block_1               (select         ) [ 00000000000000]
read_block_3_cast_i        (zext           ) [ 00000000000000]
StgValue_131               (store          ) [ 00000000000000]
StgValue_132               (store          ) [ 00000000000000]
counter_internal_blo_3     (load           ) [ 00000000000000]
counter_internal_blo_4     (add            ) [ 00000000000000]
tmp_183_i                  (icmp           ) [ 00000000000000]
p_i                        (select         ) [ 00000000000000]
StgValue_137               (store          ) [ 00000000000000]
StgValue_138               (br             ) [ 00000000000000]
current_line_2_load        (load           ) [ 00000001010000]
inp_1_load_1               (load           ) [ 00000000000000]
current_line_2_load_1      (load           ) [ 00000000000000]
current_line               (add            ) [ 00000000000000]
inp                        (add            ) [ 00000000000000]
tmp_172_i                  (icmp           ) [ 00000001111110]
StgValue_145               (store          ) [ 00000000000000]
StgValue_146               (store          ) [ 00000000000000]
StgValue_147               (store          ) [ 00000000000000]
StgValue_148               (br             ) [ 00000000000000]
read_block                 (add            ) [ 00000000000000]
StgValue_150               (store          ) [ 00000000000000]
StgValue_151               (store          ) [ 00000000000000]
StgValue_152               (store          ) [ 00000000000000]
current_block_write_2      (load           ) [ 00000000000000]
tmp_2979                   (trunc          ) [ 00000000000000]
tmp_169_i                  (bitconcatenate ) [ 00000000000000]
current_line_in_bloc       (add            ) [ 00000001001000]
tmp                        (add            ) [ 00000000000000]
current_block_read         (add            ) [ 00000001001100]
StgValue_159               (br             ) [ 00000000000000]
StgValue_160               (br             ) [ 00000000000000]
StgValue_161               (br             ) [ 00000000000000]
StgValue_162               (br             ) [ 00000000000000]
current_block_write_3      (load           ) [ 00000000000000]
tmp_2369_i                 (specregionbegin) [ 00000000000000]
tmp_V                      (read           ) [ 00000001001000]
tmp_180_i                  (zext           ) [ 00000000000000]
tmp_2982                   (trunc          ) [ 00000001001000]
inputBuf_0_V_addr_2        (getelementptr  ) [ 00000001001000]
inputBuf_1_V_addr_2        (getelementptr  ) [ 00000001001000]
inputBuf_2_V_addr_2        (getelementptr  ) [ 00000001001000]
inputBuf_3_V_addr_2        (getelementptr  ) [ 00000001001000]
StgValue_172               (switch         ) [ 00000000000000]
current_block_write_4      (load           ) [ 00000000000000]
tmp_2370_i                 (specregionbegin) [ 00000000000000]
current_block_write_2_2845 (add            ) [ 00000000000000]
tmp_182_i                  (icmp           ) [ 00000000000000]
current_block_write_3_2846 (select         ) [ 00000000000000]
empty                      (specregionend  ) [ 00000000000000]
current_block_write_4_2847 (select         ) [ 00000000000000]
empty_2848                 (specregionend  ) [ 00000000000000]
StgValue_181               (store          ) [ 00000000000000]
StgValue_182               (br             ) [ 00000000000000]
current_block_write_s      (load           ) [ 00000000000000]
tmp_V_863                  (read           ) [ 00000001001000]
tmp_165_i                  (zext           ) [ 00000000000000]
tmp_2977                   (trunc          ) [ 00000001001000]
inputBuf_0_V_addr          (getelementptr  ) [ 00000001001000]
inputBuf_1_V_addr          (getelementptr  ) [ 00000001001000]
inputBuf_2_V_addr          (getelementptr  ) [ 00000001001000]
inputBuf_3_V_addr          (getelementptr  ) [ 00000001001000]
StgValue_191               (switch         ) [ 00000000000000]
StgValue_192               (br             ) [ 00000000000000]
current_block_write_1      (load           ) [ 00000000000000]
current_block_write        (add            ) [ 00000000000000]
tmp_174_i                  (icmp           ) [ 00000000000000]
current_block_write_1_2844 (select         ) [ 00000000000000]
StgValue_197               (store          ) [ 00000000000000]
StgValue_198               (br             ) [ 00000000000000]
tmp_170_i                  (zext           ) [ 00000000000000]
inputBuf_0_V_addr_1        (getelementptr  ) [ 00000001000100]
inputBuf_1_V_addr_1        (getelementptr  ) [ 00000001000100]
inputBuf_2_V_addr_1        (getelementptr  ) [ 00000001000100]
inputBuf_3_V_addr_1        (getelementptr  ) [ 00000001000100]
StgValue_208               (store          ) [ 00000000000000]
StgValue_209               (br             ) [ 00000000000000]
StgValue_210               (store          ) [ 00000000000000]
StgValue_211               (br             ) [ 00000000000000]
StgValue_212               (store          ) [ 00000000000000]
StgValue_213               (br             ) [ 00000000000000]
StgValue_214               (store          ) [ 00000000000000]
StgValue_215               (br             ) [ 00000000000000]
StgValue_216               (store          ) [ 00000000000000]
StgValue_217               (br             ) [ 00000000000000]
StgValue_218               (store          ) [ 00000000000000]
StgValue_219               (br             ) [ 00000000000000]
StgValue_220               (store          ) [ 00000000000000]
StgValue_221               (br             ) [ 00000000000000]
StgValue_222               (store          ) [ 00000000000000]
StgValue_223               (br             ) [ 00000000000000]
inputBuf_0_V_load          (load           ) [ 00000000000000]
inputBuf_1_V_load          (load           ) [ 00000000000000]
inputBuf_2_V_load          (load           ) [ 00000000000000]
inputBuf_3_V_load          (load           ) [ 00000000000000]
outElem_V                  (mux            ) [ 00000001000010]
StgValue_229               (write          ) [ 00000000000000]
StgValue_230               (ret            ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="read_block_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ofm_y_1_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y_1_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ofm_x_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="k_y_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="inp_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_x_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="count_simd_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="current_block_write_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="current_line_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="counter_internal_blo_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_blo/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputBuf_0_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inputBuf_1_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inputBuf_2_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inputBuf_3_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="numReps_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_29_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/9 tmp_V_863/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="StgValue_229_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_229/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="inputBuf_0_V_addr_2_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr_2/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="inputBuf_1_V_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_V_addr_2/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="inputBuf_2_V_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_V_addr_2/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="inputBuf_3_V_addr_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_V_addr_2/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="inputBuf_0_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="inputBuf_1_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_V_addr/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="inputBuf_2_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_V_addr/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="inputBuf_3_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_V_addr/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="inputBuf_0_V_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr_1/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="1"/>
<pin id="279" dir="0" index="4" bw="6" slack="1"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
<pin id="282" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_V_load/10 StgValue_212/10 StgValue_220/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="inputBuf_1_V_addr_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_V_addr_1/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="1"/>
<pin id="275" dir="0" index="4" bw="6" slack="1"/>
<pin id="276" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
<pin id="278" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_V_load/10 StgValue_210/10 StgValue_218/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="inputBuf_2_V_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_V_addr_1/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="271" dir="0" index="4" bw="6" slack="1"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
<pin id="274" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_V_load/10 StgValue_208/10 StgValue_216/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="inputBuf_3_V_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_V_addr_1/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="1"/>
<pin id="283" dir="0" index="4" bw="6" slack="1"/>
<pin id="284" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
<pin id="286" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_V_load/10 StgValue_214/10 StgValue_222/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="indvar_flatten_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="44" slack="1"/>
<pin id="289" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="44" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="1"/>
<pin id="300" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_i_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="12" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 StgValue_150/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 StgValue_151/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 StgValue_88/8 StgValue_92/8 StgValue_100/8 StgValue_110/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 StgValue_93/8 StgValue_101/8 StgValue_111/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 StgValue_99/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 StgValue_113/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="7"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_1_load_2/8 inp_1_load_1/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="7"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/8 StgValue_147/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="7"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_2_load_2/8 current_line_2_load/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="7"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_2_load_3/8 current_line_2_load_1/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_1/8 current_line/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_181_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_181_i/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_172_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_172_i/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="8"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_2/9 current_block_write_s/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="8"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_3/9 current_block_write_1/9 "/>
</bind>
</comp>

<comp id="376" class="1005" name="reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_2_load_2 current_line_2_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_863 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_32_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_35_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="StgValue_38_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_39_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="13" slack="0"/>
<pin id="414" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="exitcond_flatten_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="44" slack="0"/>
<pin id="419" dir="0" index="1" bw="44" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="indvar_flatten_next_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="44" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_i_op_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_i_op/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="0" index="2" bw="12" slack="0"/>
<pin id="444" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="read_block_2_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="7"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_2_load/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="inp_1_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="7"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_1_load/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="read_block_1_i_mid2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_block_1_i_mid2/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_2976_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2976/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_i_2850_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_2850/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="counter_internal_blo_1_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="7"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_166_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_166_i/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ofm_x_1_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="7"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="k_y_1_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="7"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_1_load/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="k_x_1_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="7"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_1_load/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="count_simd_1_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="7"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_1_load/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_2978_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2978/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="k_y_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_2980_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2980/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_2981_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2981/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_167_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="30" slack="0"/>
<pin id="513" dir="0" index="1" bw="30" slack="0"/>
<pin id="514" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_167_i/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="count_simd_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_171_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_171_i/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="StgValue_84_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="7"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="k_x_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_173_i_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_173_i/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="StgValue_89_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="7"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_175_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_175_i/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="StgValue_94_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="7"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="ofm_x_1_load_1_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="7"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load_1/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="ofm_x_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_176_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_i/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="StgValue_102_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="7"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="ofm_y_1_i_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="7"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_1_i_load/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="ofm_y_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_177_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_177_i/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_inp_1_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inp_1_i/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_ofm_y_9_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ofm_y_9_i/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="StgValue_112_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="7"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="StgValue_114_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="7"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="counter_internal_blo_2_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="7"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_2/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_178_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_178_i/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_179_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_179_i/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_cond_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="read_block_6_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_6_cast/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="current_line_3_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_line_3_i/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="read_block_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="0" index="2" bw="4" slack="0"/>
<pin id="662" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_block_1/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="read_block_3_cast_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="read_block_3_cast_i/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="StgValue_131_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="7"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="StgValue_132_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="7"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="counter_internal_blo_3_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="7"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_3/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="counter_internal_blo_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_blo_4/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_183_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_183_i/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="0" index="2" bw="32" slack="0"/>
<pin id="699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="StgValue_137_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="7"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="inp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_145_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="7"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_146_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="7"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="read_block_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="StgValue_152_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="7"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_2979_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2979/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_169_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="30" slack="1"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_169_i/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="current_line_in_bloc_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="1"/>
<pin id="749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_bloc/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="2" slack="0"/>
<pin id="754" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="current_block_read_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="1"/>
<pin id="760" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_read/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_180_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_180_i/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_2982_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2982/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="current_block_write_4_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="8"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_4/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="current_block_write_2_2845_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_2_2845/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_182_i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_182_i/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="current_block_write_3_2846_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="32" slack="0"/>
<pin id="793" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_3_2846/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="current_block_write_4_2847_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_4_2847/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="StgValue_181_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="8"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_165_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_i/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_2977_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2977/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="current_block_write_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_174_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_174_i/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="current_block_write_1_2844_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="32" slack="0"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_1_2844/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="StgValue_197_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="8"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_170_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170_i/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="outElem_V_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="0" index="2" bw="32" slack="0"/>
<pin id="857" dir="0" index="3" bw="32" slack="0"/>
<pin id="858" dir="0" index="4" bw="32" slack="0"/>
<pin id="859" dir="0" index="5" bw="2" slack="2"/>
<pin id="860" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="outElem_V/11 "/>
</bind>
</comp>

<comp id="866" class="1005" name="read_block_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="ofm_y_1_i_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y_1_i "/>
</bind>
</comp>

<comp id="882" class="1005" name="ofm_x_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="k_y_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="inp_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="k_x_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="count_simd_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="current_block_write_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="current_line_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="counter_internal_blo_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_blo "/>
</bind>
</comp>

<comp id="948" class="1005" name="numReps_read_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="953" class="1005" name="cast_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="44" slack="1"/>
<pin id="955" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="958" class="1005" name="bound_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="44" slack="1"/>
<pin id="960" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="963" class="1005" name="exitcond_flatten_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="967" class="1005" name="indvar_flatten_next_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="44" slack="0"/>
<pin id="969" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_i_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="977" class="1005" name="i_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="12" slack="0"/>
<pin id="979" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_i_2850_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_2850 "/>
</bind>
</comp>

<comp id="986" class="1005" name="tmp_166_i_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_166_i "/>
</bind>
</comp>

<comp id="990" class="1005" name="count_simd_1_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_simd_1_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_2978_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="2" slack="1"/>
<pin id="997" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2978 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_167_i_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="30" slack="1"/>
<pin id="1002" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_i "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_171_i_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_171_i "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_173_i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_173_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_175_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_175_i "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_176_i_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_176_i "/>
</bind>
</comp>

<comp id="1021" class="1005" name="or_cond_i_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_181_i_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_181_i "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_172_i_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_172_i "/>
</bind>
</comp>

<comp id="1034" class="1005" name="current_line_in_bloc_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_in_bloc "/>
</bind>
</comp>

<comp id="1039" class="1005" name="current_block_read_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="2" slack="2"/>
<pin id="1041" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="current_block_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_2982_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="2" slack="1"/>
<pin id="1046" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2982 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="inputBuf_0_V_addr_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="1"/>
<pin id="1050" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_V_addr_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="inputBuf_1_V_addr_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="6" slack="1"/>
<pin id="1055" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_V_addr_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="inputBuf_2_V_addr_2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="1"/>
<pin id="1060" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_V_addr_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="inputBuf_3_V_addr_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="6" slack="1"/>
<pin id="1065" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_V_addr_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_2977_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="1"/>
<pin id="1070" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2977 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="inputBuf_0_V_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="1"/>
<pin id="1074" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_V_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="inputBuf_1_V_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="6" slack="1"/>
<pin id="1079" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_V_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="inputBuf_2_V_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="1"/>
<pin id="1084" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_V_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="inputBuf_3_V_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="6" slack="1"/>
<pin id="1089" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_V_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="inputBuf_0_V_addr_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="6" slack="1"/>
<pin id="1094" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="inputBuf_1_V_addr_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="1"/>
<pin id="1099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_V_addr_1 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="inputBuf_2_V_addr_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="1"/>
<pin id="1104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_V_addr_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="inputBuf_3_V_addr_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="1"/>
<pin id="1109" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_V_addr_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="outElem_V_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outElem_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="90" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="82" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="82" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="82" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="82" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="82" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="82" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="8" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="352" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="379"><net_src comp="346" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="162" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="16" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="16" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="291" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="291" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="302" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="302" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="451" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="496"><net_src comp="484" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="8" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="484" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="487" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="481" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="8" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="490" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="58" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="487" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="8" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="534" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="497" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="497" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="8" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="565" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="8" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="16" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="339" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="591" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="16" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="585" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="597" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="605" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="64" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="454" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="66" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="626" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="462" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="358" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="16" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="352" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="358" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="644" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="462" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="650" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="666" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="8" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="56" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="16" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="683" pin="2"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="695" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="339" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="8" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="352" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="454" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="8" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="370" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="72" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="74" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="735" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="376" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="769"><net_src comp="762" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="773"><net_src comp="373" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="8" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="58" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="16" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="777" pin="2"/><net_sink comp="789" pin=2"/></net>

<net id="802"><net_src comp="789" pin="3"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="774" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="797" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="376" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="820"><net_src comp="370" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="373" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="8" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="58" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="16" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="821" pin="2"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="833" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="846" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="861"><net_src comp="88" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="229" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="241" pin="3"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="253" pin="3"/><net_sink comp="853" pin=3"/></net>

<net id="865"><net_src comp="265" pin="3"/><net_sink comp="853" pin=4"/></net>

<net id="869"><net_src comp="92" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="878"><net_src comp="96" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="885"><net_src comp="100" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="893"><net_src comp="104" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="900"><net_src comp="108" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="905"><net_src comp="897" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="909"><net_src comp="112" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="916"><net_src comp="116" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="923"><net_src comp="120" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="933"><net_src comp="124" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="937"><net_src comp="930" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="942"><net_src comp="128" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="946"><net_src comp="939" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="951"><net_src comp="148" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="956"><net_src comp="408" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="961"><net_src comp="411" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="966"><net_src comp="417" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="422" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="975"><net_src comp="428" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="980"><net_src comp="440" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="985"><net_src comp="466" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="475" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="490" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="998"><net_src comp="493" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1003"><net_src comp="511" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1008"><net_src comp="523" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="540" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="551" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="571" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="638" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="358" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1033"><net_src comp="364" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="746" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1042"><net_src comp="757" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="853" pin=5"/></net>

<net id="1047"><net_src comp="770" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="175" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1056"><net_src comp="181" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1061"><net_src comp="187" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1066"><net_src comp="193" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1071"><net_src comp="817" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="199" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1080"><net_src comp="205" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1085"><net_src comp="211" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1090"><net_src comp="217" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1095"><net_src comp="223" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1100"><net_src comp="235" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1105"><net_src comp="247" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1110"><net_src comp="259" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1115"><net_src comp="853" pin="6"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {12 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: ConvolutionInputGene.5 : in_V_V | {9 }
	Port: ConvolutionInputGene.5 : numReps | {1 }
  - Chain level:
	State 1
		StgValue_30 : 1
		StgValue_31 : 1
		StgValue_32 : 1
		StgValue_33 : 1
		StgValue_34 : 1
		StgValue_35 : 1
		StgValue_36 : 1
		StgValue_37 : 1
		StgValue_38 : 1
		StgValue_39 : 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_56 : 2
		tmp_i : 1
		empty_2849 : 1
		i_i_op : 1
		i : 2
	State 8
		read_block_1_i_mid2 : 1
		tmp_2976 : 2
		tmp_i_2850 : 1
		StgValue_69 : 2
		tmp_166_i : 1
		StgValue_72 : 2
		tmp_2978 : 1
		k_y : 1
		tmp_2980 : 1
		tmp_2981 : 1
		tmp_167_i : 2
		count_simd : 1
		tmp_171_i : 2
		StgValue_84 : 2
		k_x : 1
		tmp_173_i : 2
		StgValue_89 : 2
		tmp_175_i : 2
		StgValue_94 : 2
		ofm_x : 1
		tmp_176_i : 2
		StgValue_102 : 2
		ofm_y : 1
		tmp_177_i : 2
		p_inp_1_i : 3
		p_ofm_y_9_i : 3
		StgValue_112 : 4
		StgValue_114 : 4
		tmp_178_i : 1
		tmp_179_i : 2
		or_cond_i : 3
		StgValue_120 : 3
		StgValue_121 : 2
		current_line_1 : 1
		tmp_181_i : 2
		read_block_6_cast : 3
		current_line_3_i : 3
		read_block_1 : 4
		read_block_3_cast_i : 5
		StgValue_131 : 4
		StgValue_132 : 6
		counter_internal_blo_4 : 1
		tmp_183_i : 2
		p_i : 3
		StgValue_137 : 4
		current_line : 1
		inp : 1
		tmp_172_i : 2
		StgValue_145 : 2
		StgValue_146 : 2
		StgValue_147 : 2
		read_block : 2
		StgValue_152 : 3
	State 9
		tmp_2979 : 1
		current_line_in_bloc : 1
		tmp : 2
		current_block_read : 3
		tmp_2982 : 1
		inputBuf_0_V_addr_2 : 1
		inputBuf_1_V_addr_2 : 1
		inputBuf_2_V_addr_2 : 1
		inputBuf_3_V_addr_2 : 1
		StgValue_172 : 2
		current_block_write_2_2845 : 1
		tmp_182_i : 2
		current_block_write_3_2846 : 3
		empty : 1
		current_block_write_4_2847 : 4
		empty_2848 : 1
		StgValue_181 : 5
		tmp_2977 : 1
		inputBuf_0_V_addr : 1
		inputBuf_1_V_addr : 1
		inputBuf_2_V_addr : 1
		inputBuf_3_V_addr : 1
		StgValue_191 : 2
		current_block_write : 1
		tmp_174_i : 2
		current_block_write_1_2844 : 3
		StgValue_197 : 4
	State 10
		inputBuf_0_V_addr_1 : 1
		inputBuf_0_V_load : 2
		inputBuf_1_V_addr_1 : 1
		inputBuf_1_V_load : 2
		inputBuf_2_V_addr_1 : 1
		inputBuf_2_V_load : 2
		inputBuf_3_V_addr_1 : 1
		inputBuf_3_V_load : 2
	State 11
		outElem_V : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |          outElem_V_fu_853         |    0    |   8838  |   2697  |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_352            |    0    |    0    |    39   |
|          |     indvar_flatten_next_fu_422    |    0    |    0    |    51   |
|          |           i_i_op_fu_434           |    0    |    0    |    12   |
|          |             k_y_fu_497            |    0    |    0    |    39   |
|          |          tmp_167_i_fu_511         |    0    |    0    |    37   |
|          |         count_simd_fu_517         |    0    |    0    |    39   |
|          |             k_x_fu_534            |    0    |    0    |    39   |
|          |            ofm_x_fu_565           |    0    |    0    |    39   |
|    add   |            ofm_y_fu_585           |    0    |    0    |    39   |
|          |      read_block_6_cast_fu_644     |    0    |    0    |    13   |
|          |   counter_internal_blo_4_fu_683   |    0    |    0    |    39   |
|          |             inp_fu_708            |    0    |    0    |    39   |
|          |         read_block_fu_724         |    0    |    0    |    39   |
|          |    current_line_in_bloc_fu_746    |    0    |    0    |    39   |
|          |             tmp_fu_751            |    0    |    0    |    16   |
|          |     current_block_read_fu_757     |    0    |    0    |    16   |
|          | current_block_write_2_2845_fu_777 |    0    |    0    |    39   |
|          |     current_block_write_fu_821    |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |          tmp_181_i_fu_358         |    0    |    0    |    18   |
|          |          tmp_172_i_fu_364         |    0    |    0    |    18   |
|          |      exitcond_flatten_fu_417      |    0    |    0    |    24   |
|          |            tmp_i_fu_428           |    0    |    0    |    13   |
|          |         tmp_i_2850_fu_466         |    0    |    0    |    18   |
|          |          tmp_166_i_fu_475         |    0    |    0    |    18   |
|          |          tmp_171_i_fu_523         |    0    |    0    |    18   |
|   icmp   |          tmp_173_i_fu_540         |    0    |    0    |    18   |
|          |          tmp_175_i_fu_551         |    0    |    0    |    18   |
|          |          tmp_176_i_fu_571         |    0    |    0    |    18   |
|          |          tmp_177_i_fu_591         |    0    |    0    |    18   |
|          |          tmp_178_i_fu_626         |    0    |    0    |    18   |
|          |          tmp_179_i_fu_632         |    0    |    0    |    18   |
|          |          tmp_183_i_fu_689         |    0    |    0    |    18   |
|          |          tmp_182_i_fu_783         |    0    |    0    |    18   |
|          |          tmp_174_i_fu_827         |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_440             |    0    |    0    |    12   |
|          |     read_block_1_i_mid2_fu_454    |    0    |    0    |    32   |
|          |          p_inp_1_i_fu_597         |    0    |    0    |    32   |
|          |         p_ofm_y_9_i_fu_605        |    0    |    0    |    32   |
|  select  |      current_line_3_i_fu_650      |    0    |    0    |    32   |
|          |        read_block_1_fu_658        |    0    |    0    |    4    |
|          |             p_i_fu_695            |    0    |    0    |    32   |
|          | current_block_write_3_2846_fu_789 |    0    |    0    |    32   |
|          | current_block_write_4_2847_fu_797 |    0    |    0    |    32   |
|          | current_block_write_1_2844_fu_833 |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_411            |    4    |   215   |    1    |
|----------|-----------------------------------|---------|---------|---------|
|    and   |          or_cond_i_fu_638         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   read   |      numReps_read_read_fu_148     |    0    |    0    |    0    |
|          |          grp_read_fu_162          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      StgValue_29_write_fu_154     |    0    |    0    |    0    |
|          |     StgValue_229_write_fu_168     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            cast_fu_408            |    0    |    0    |    0    |
|          |     read_block_3_cast_i_fu_666    |    0    |    0    |    0    |
|   zext   |          tmp_180_i_fu_762         |    0    |    0    |    0    |
|          |          tmp_165_i_fu_809         |    0    |    0    |    0    |
|          |          tmp_170_i_fu_846         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          tmp_2976_fu_462          |    0    |    0    |    0    |
|          |          tmp_2978_fu_493          |    0    |    0    |    0    |
|          |          tmp_2980_fu_503          |    0    |    0    |    0    |
|   trunc  |          tmp_2981_fu_507          |    0    |    0    |    0    |
|          |          tmp_2979_fu_735          |    0    |    0    |    0    |
|          |          tmp_2982_fu_770          |    0    |    0    |    0    |
|          |          tmp_2977_fu_817          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_169_i_fu_739         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |   9053  |   3874  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|inputBuf_0_V|    1   |    0   |    0   |
|inputBuf_1_V|    1   |    0   |    0   |
|inputBuf_2_V|    1   |    0   |    0   |
|inputBuf_3_V|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        bound_reg_958        |   44   |
|         cast_reg_953        |   44   |
|  count_simd_1_load_reg_990  |   32   |
|     count_simd_1_reg_913    |   32   |
| counter_internal_blo_reg_939|   32   |
| current_block_read_reg_1039 |    2   |
|current_block_write_5_reg_920|   32   |
|    current_line_2_reg_930   |   32   |
|current_line_in_bloc_reg_1034|   32   |
|   exitcond_flatten_reg_963  |    1   |
|         i_i_reg_298         |   12   |
|          i_reg_977          |   12   |
| indvar_flatten_next_reg_967 |   44   |
|    indvar_flatten_reg_287   |   44   |
|        inp_1_reg_897        |   32   |
| inputBuf_0_V_addr_1_reg_1092|    6   |
| inputBuf_0_V_addr_2_reg_1048|    6   |
|  inputBuf_0_V_addr_reg_1072 |    6   |
| inputBuf_1_V_addr_1_reg_1097|    6   |
| inputBuf_1_V_addr_2_reg_1053|    6   |
|  inputBuf_1_V_addr_reg_1077 |    6   |
| inputBuf_2_V_addr_1_reg_1102|    6   |
| inputBuf_2_V_addr_2_reg_1058|    6   |
|  inputBuf_2_V_addr_reg_1082 |    6   |
| inputBuf_3_V_addr_1_reg_1107|    6   |
| inputBuf_3_V_addr_2_reg_1063|    6   |
|  inputBuf_3_V_addr_reg_1087 |    6   |
|        k_x_1_reg_906        |   32   |
|        k_y_1_reg_890        |   32   |
|     numReps_read_reg_948    |   32   |
|       ofm_x_1_reg_882       |   32   |
|      ofm_y_1_i_reg_875      |   32   |
|      or_cond_i_reg_1021     |    1   |
|      outElem_V_reg_1112     |   32   |
|     read_block_2_reg_866    |   32   |
|           reg_376           |   32   |
|           reg_380           |   32   |
|      tmp_166_i_reg_986      |    1   |
|      tmp_167_i_reg_1000     |   30   |
|      tmp_171_i_reg_1005     |    1   |
|      tmp_172_i_reg_1030     |    1   |
|      tmp_173_i_reg_1009     |    1   |
|      tmp_175_i_reg_1013     |    1   |
|      tmp_176_i_reg_1017     |    1   |
|      tmp_181_i_reg_1025     |    1   |
|      tmp_2977_reg_1068      |    2   |
|       tmp_2978_reg_995      |    2   |
|      tmp_2982_reg_1044      |    2   |
|      tmp_i_2850_reg_982     |    1   |
|        tmp_i_reg_972        |    1   |
+-----------------------------+--------+
|            Total            |   833  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_229 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_229 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_241 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_241 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_253 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_265 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_411    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  15.921 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |  9053  |  3874  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   15   |  9886  |  3955  |
+-----------+--------+--------+--------+--------+--------+
