

================================================================
== Vitis HLS Report for 'VITIS_LOOP_59_3_proc'
================================================================
* Date:           Tue Feb  6 21:42:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.387 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24605|    24605|  82.008 us|  82.008 us|  24605|  24605|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_59_3_U0  |dataflow_in_loop_VITIS_LOOP_59_3  |       30|       30|  99.990 ns|  99.990 ns|    3|    3|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_3  |    24604|    24604|        32|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|      205|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|    38|    12858|    42396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|    38|    13091|    42463|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|        1|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_59_3_U0  |dataflow_in_loop_VITIS_LOOP_59_3  |        8|  38|  12858|  42396|    0|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                  |        8|  38|  12858|  42396|    0|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  67|  16|          14|           1|
    |loop_dataflow_output_count  |         +|   0|  67|  16|          14|           1|
    |bound_minus_1               |         -|   0|  71|  17|          15|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 205|  49|          43|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   14|         28|
    |loop_dataflow_output_count  |   9|          2|   14|         28|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   28|         56|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  14|   0|   14|          0|
    |loop_dataflow_output_count  |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  28|   0|   28|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|in_buf_V_address0     |  out|   13|   ap_memory|              in_buf_V|         array|
|in_buf_V_ce0          |  out|    1|   ap_memory|              in_buf_V|         array|
|in_buf_V_d0           |  out|  256|   ap_memory|              in_buf_V|         array|
|in_buf_V_q0           |   in|  256|   ap_memory|              in_buf_V|         array|
|in_buf_V_we0          |  out|    1|   ap_memory|              in_buf_V|         array|
|in_buf_V_address1     |  out|   13|   ap_memory|              in_buf_V|         array|
|in_buf_V_ce1          |  out|    1|   ap_memory|              in_buf_V|         array|
|in_buf_V_d1           |  out|  256|   ap_memory|              in_buf_V|         array|
|in_buf_V_q1           |   in|  256|   ap_memory|              in_buf_V|         array|
|in_buf_V_we1          |  out|    1|   ap_memory|              in_buf_V|         array|
|out_buf_V_address0    |  out|   13|   ap_memory|             out_buf_V|         array|
|out_buf_V_ce0         |  out|    1|   ap_memory|             out_buf_V|         array|
|out_buf_V_d0          |  out|   16|   ap_memory|             out_buf_V|         array|
|out_buf_V_q0          |   in|   16|   ap_memory|             out_buf_V|         array|
|out_buf_V_we0         |  out|    1|   ap_memory|             out_buf_V|         array|
|out_buf_V_address1    |  out|   13|   ap_memory|             out_buf_V|         array|
|out_buf_V_ce1         |  out|    1|   ap_memory|             out_buf_V|         array|
|out_buf_V_d1          |  out|   16|   ap_memory|             out_buf_V|         array|
|out_buf_V_q1          |   in|   16|   ap_memory|             out_buf_V|         array|
|out_buf_V_we1         |  out|    1|   ap_memory|             out_buf_V|         array|
|out_buf_V_1_address0  |  out|   13|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_ce0       |  out|    1|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_d0        |  out|   16|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_q0        |   in|   16|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_we0       |  out|    1|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_address1  |  out|   13|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_ce1       |  out|    1|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_d1        |  out|   16|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_q1        |   in|   16|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_1_we1       |  out|    1|   ap_memory|           out_buf_V_1|         array|
|out_buf_V_2_address0  |  out|   13|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_ce0       |  out|    1|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_d0        |  out|   16|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_q0        |   in|   16|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_we0       |  out|    1|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_address1  |  out|   13|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_ce1       |  out|    1|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_d1        |  out|   16|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_q1        |   in|   16|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_2_we1       |  out|    1|   ap_memory|           out_buf_V_2|         array|
|out_buf_V_3_address0  |  out|   13|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_ce0       |  out|    1|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_d0        |  out|   16|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_q0        |   in|   16|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_we0       |  out|    1|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_address1  |  out|   13|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_ce1       |  out|    1|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_d1        |  out|   16|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_q1        |   in|   16|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_3_we1       |  out|    1|   ap_memory|           out_buf_V_3|         array|
|out_buf_V_4_address0  |  out|   13|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_ce0       |  out|    1|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_d0        |  out|   16|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_q0        |   in|   16|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_we0       |  out|    1|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_address1  |  out|   13|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_ce1       |  out|    1|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_d1        |  out|   16|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_q1        |   in|   16|   ap_memory|           out_buf_V_4|         array|
|out_buf_V_4_we1       |  out|    1|   ap_memory|           out_buf_V_4|         array|
|ap_clk                |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|in_buf_V_empty_n      |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|in_buf_V_read         |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_full_n      |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_write       |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_1_full_n    |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_1_write     |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_2_full_n    |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_2_write     |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_3_full_n    |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_3_write     |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_4_full_n    |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|out_buf_V_4_write     |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_59_3_proc|  return value|
+----------------------+-----+-----+------------+----------------------+--------------+

