/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [9:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [39:0] celloutsig_0_7z;
  wire [30:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [26:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] | celloutsig_1_0z[3]) & celloutsig_1_0z[10]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[33]) & celloutsig_0_1z);
  reg [9:0] _06_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 10'h000;
    else _06_ <= in_data[26:17];
  assign { _02_[9:4], _00_, _02_[2:0] } = _06_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= celloutsig_1_0z[8:2];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_5z;
  assign celloutsig_0_6z = { _02_[9:4], _00_, _02_[2:1], celloutsig_0_3z } >= { _02_[9:4], _00_, _02_[2:0] };
  assign celloutsig_0_1z = { in_data[76:71], _02_[9:4], _00_, _02_[2:0], _02_[9:4], _00_, _02_[2:0] } >= { _02_[9:4], _02_[9:4], _00_, _02_[2:0], _02_[9:4], _00_, _02_[2:0] };
  assign celloutsig_1_16z = celloutsig_1_0z[2:0] >= celloutsig_1_3z[4:2];
  assign celloutsig_0_3z = { in_data[72:69], celloutsig_0_2z } && { in_data[12:11], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_7z[25:19], celloutsig_0_6z, celloutsig_0_1z } && { in_data[54:51], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_18z = { _03_[0], celloutsig_1_16z, celloutsig_1_14z } && { celloutsig_1_17z[6:0], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_5z = _01_[6:4] % { 1'h1, celloutsig_1_3z[2:1] };
  assign celloutsig_1_15z = { in_data[130:121], celloutsig_1_1z } % { 1'h1, celloutsig_1_9z[19:16], celloutsig_1_10z };
  assign celloutsig_1_17z = { celloutsig_1_15z[10:5], _01_, celloutsig_1_15z, celloutsig_1_5z } % { 1'h1, celloutsig_1_9z[13:4], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z[2:1], in_data[96] };
  assign celloutsig_0_4z = { _02_[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } * { _02_[8:6], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[82:80], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, _02_[9:4], _00_, _02_[2:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z } * { in_data[45:9], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z[39:16], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z } * { in_data[43:14], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[157:147] * in_data[132:122];
  assign celloutsig_1_3z = in_data[148:144] * { celloutsig_1_0z[10:8], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[175:162], _01_ } * { _03_[2:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_5z[1:0], _01_ } * { celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_8z, _01_ } * { celloutsig_1_11z[8:3], celloutsig_1_10z };
  assign celloutsig_1_8z = ~ celloutsig_1_0z[9:5];
  assign celloutsig_1_10z = ~ celloutsig_1_9z[7:2];
  assign celloutsig_1_11z = ~ celloutsig_1_9z[19:11];
  assign celloutsig_1_12z = ~ { celloutsig_1_8z, celloutsig_1_5z };
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[107:96], out_data[62:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
