#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb35d41a670 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
v0x7fb35d4530c0_0 .var "Clk", 0 0;
v0x7fb35d4531d0_0 .var "Start", 0 0;
S_0x7fb35d4211b0 .scope module, "CPU" "Simple_Single_CPU" 2 28, 3 11 0, S_0x7fb35d41a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x7fb35d453260 .functor AND 1, L_0x7fb35d4540d0, v0x7fb35d44b470_0, C4<1>, C4<1>;
v0x7fb35d451160_0 .net "ALUCtrl", 3 0, v0x7fb35d43ec20_0;  1 drivers
v0x7fb35d451240_0 .net "ALUOp", 2 0, v0x7fb35d44b3b0_0;  1 drivers
v0x7fb35d451320_0 .net "ALUSrc", 0 0, v0x7fb35d44b320_0;  1 drivers
v0x7fb35d4513f0_0 .net "ALU_Result", 31 0, v0x7fb35d41a870_0;  1 drivers
v0x7fb35d451480_0 .net "Addr_MUX", 31 0, L_0x7fb35d456770;  1 drivers
v0x7fb35d451590_0 .net "Branch", 0 0, v0x7fb35d44b470_0;  1 drivers
v0x7fb35d451620_0 .net "Jump", 0 0, v0x7fb35d44b520_0;  1 drivers
v0x7fb35d4516f0_0 .net "MUX_ALU", 31 0, v0x7fb35d44e580_0;  1 drivers
v0x7fb35d4517c0_0 .net "MUX_MUX", 31 0, v0x7fb35d44c5b0_0;  1 drivers
v0x7fb35d4518d0_0 .net "MUX_Reg", 4 0, v0x7fb35d44df20_0;  1 drivers
v0x7fb35d4519a0_0 .net "MemRead", 0 0, v0x7fb35d44b5b0_0;  1 drivers
v0x7fb35d451a70_0 .net "MemToReg", 0 0, v0x7fb35d44b730_0;  1 drivers
v0x7fb35d451b40_0 .net "MemWrite", 0 0, v0x7fb35d44b680_0;  1 drivers
v0x7fb35d451c10_0 .net "PC_addr", 31 0, v0x7fb35d44f700_0;  1 drivers
v0x7fb35d451ca0_0 .net "PC_addr_4", 31 0, L_0x7fb35d453350;  1 drivers
v0x7fb35d451db0_0 .net "RS_data", 31 0, L_0x7fb35d453b90;  1 drivers
v0x7fb35d451e40_0 .net "RT_data", 31 0, L_0x7fb35d453e80;  1 drivers
v0x7fb35d451fd0_0 .net "Readdata", 31 0, v0x7fb35d44aa00_0;  1 drivers
v0x7fb35d452060_0 .net "RegDst", 0 0, v0x7fb35d44b7c0_0;  1 drivers
v0x7fb35d4520f0_0 .net "RegWrite", 0 0, v0x7fb35d44b850_0;  1 drivers
v0x7fb35d452180_0 .net "S_Extend", 31 0, v0x7fb35d450b70_0;  1 drivers
v0x7fb35d452210_0 .net "Shift_Left_2", 31 0, L_0x7fb35d4568d0;  1 drivers
v0x7fb35d4522e0_0 .net "WriteData", 31 0, v0x7fb35d44cc30_0;  1 drivers
v0x7fb35d4523b0_0 .net "WriteData_src", 31 0, v0x7fb35d44d290_0;  1 drivers
v0x7fb35d452480_0 .net *"_ivl_16", 3 0, L_0x7fb35d456a30;  1 drivers
L_0x7fb3500681b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb35d452510_0 .net/2u *"_ivl_17", 1 0, L_0x7fb3500681b8;  1 drivers
v0x7fb35d4525a0_0 .net "and_MUX", 0 0, L_0x7fb35d453260;  1 drivers
v0x7fb35d452630_0 .net "clk_i", 0 0, v0x7fb35d4530c0_0;  1 drivers
v0x7fb35d4526c0_0 .net "funcode", 5 0, L_0x7fb35d453930;  1 drivers
v0x7fb35d452750_0 .net "jal", 0 0, v0x7fb35d44ba20_0;  1 drivers
v0x7fb35d4527e0_0 .net "jr", 0 0, v0x7fb35d4292a0_0;  1 drivers
v0x7fb35d4528b0_0 .net "next_PC", 31 0, v0x7fb35d44ebd0_0;  1 drivers
v0x7fb35d452980_0 .net "opcode", 5 0, L_0x7fb35d4534d0;  1 drivers
v0x7fb35d451ed0_0 .net "rd_addr", 4 0, L_0x7fb35d453730;  1 drivers
v0x7fb35d452c10_0 .net "rs_addr", 4 0, L_0x7fb35d453570;  1 drivers
v0x7fb35d452ca0_0 .net "rst_i", 0 0, v0x7fb35d4531d0_0;  1 drivers
v0x7fb35d452d30_0 .net "rt_addr", 4 0, L_0x7fb35d453690;  1 drivers
v0x7fb35d452e00_0 .net "shamt", 4 0, L_0x7fb35d453890;  1 drivers
v0x7fb35d452e90_0 .net "to_jal", 4 0, v0x7fb35d44f220_0;  1 drivers
v0x7fb35d452f60_0 .net "to_jr", 31 0, v0x7fb35d44d8d0_0;  1 drivers
v0x7fb35d453030_0 .net "zero", 0 0, L_0x7fb35d4540d0;  1 drivers
L_0x7fb35d4534d0 .part v0x7fb35d44bf30_0, 26, 6;
L_0x7fb35d453570 .part v0x7fb35d44bf30_0, 21, 5;
L_0x7fb35d453690 .part v0x7fb35d44bf30_0, 16, 5;
L_0x7fb35d453730 .part v0x7fb35d44bf30_0, 11, 5;
L_0x7fb35d453890 .part v0x7fb35d44bf30_0, 6, 5;
L_0x7fb35d453930 .part v0x7fb35d44bf30_0, 0, 6;
L_0x7fb35d453f70 .concat [ 6 5 5 0], L_0x7fb35d453930, L_0x7fb35d453890, L_0x7fb35d453730;
L_0x7fb35d456a30 .part v0x7fb35d44f700_0, 28, 4;
LS_0x7fb35d456ad0_0_0 .concat [ 2 6 5 5], L_0x7fb3500681b8, L_0x7fb35d453930, L_0x7fb35d453890, L_0x7fb35d453730;
LS_0x7fb35d456ad0_0_4 .concat [ 5 5 4 0], L_0x7fb35d453690, L_0x7fb35d453570, L_0x7fb35d456a30;
L_0x7fb35d456ad0 .concat [ 18 14 0 0], LS_0x7fb35d456ad0_0_0, LS_0x7fb35d456ad0_0_4;
S_0x7fb35d41ffd0 .scope module, "AC" "ALU_Ctrl" 3 126, 4 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
    .port_info 3 /OUTPUT 1 "jr_i";
v0x7fb35d43ec20_0 .var "ALUCtrl_o", 3 0;
v0x7fb35d42a0a0_0 .net "ALUOp_i", 2 0, v0x7fb35d44b3b0_0;  alias, 1 drivers
v0x7fb35d42a130_0 .net "funct_i", 5 0, L_0x7fb35d453930;  alias, 1 drivers
v0x7fb35d4292a0_0 .var "jr_i", 0 0;
E_0x7fb35d404f60 .event edge, v0x7fb35d42a0a0_0, v0x7fb35d42a130_0;
S_0x7fb35d4290b0 .scope module, "ALU" "ALU" 3 145, 5 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7fb350068128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb35d428ef0_0 .net/2u *"_ivl_0", 31 0, L_0x7fb350068128;  1 drivers
v0x7fb35d428fa0_0 .net "ctrl_i", 3 0, v0x7fb35d43ec20_0;  alias, 1 drivers
v0x7fb35d41a870_0 .var "result_o", 31 0;
v0x7fb35d41a920_0 .net/s "src1_i", 31 0, L_0x7fb35d453b90;  alias, 1 drivers
v0x7fb35d448fc0_0 .net/s "src2_i", 31 0, v0x7fb35d44e580_0;  alias, 1 drivers
v0x7fb35d449090_0 .net "zero_o", 0 0, L_0x7fb35d4540d0;  alias, 1 drivers
E_0x7fb35d428ec0 .event edge, v0x7fb35d43ec20_0, v0x7fb35d41a920_0, v0x7fb35d448fc0_0;
L_0x7fb35d4540d0 .cmp/eq 32, v0x7fb35d41a870_0, L_0x7fb350068128;
S_0x7fb35d4491b0 .scope module, "Adder1" "Adder" 3 73, 6 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fb35d4493c0_0 .net "src1_i", 31 0, v0x7fb35d44f700_0;  alias, 1 drivers
L_0x7fb350068008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb35d449460_0 .net "src2_i", 31 0, L_0x7fb350068008;  1 drivers
v0x7fb35d449510_0 .net "sum_o", 31 0, L_0x7fb35d453350;  alias, 1 drivers
L_0x7fb35d453350 .arith/sum 32, v0x7fb35d44f700_0, L_0x7fb350068008;
S_0x7fb35d449620 .scope module, "Adder2" "Adder" 3 162, 6 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fb35d449830_0 .net "src1_i", 31 0, L_0x7fb35d4568d0;  alias, 1 drivers
v0x7fb35d4498f0_0 .net "src2_i", 31 0, L_0x7fb35d453350;  alias, 1 drivers
v0x7fb35d4499b0_0 .net "sum_o", 31 0, L_0x7fb35d456770;  alias, 1 drivers
L_0x7fb35d456770 .arith/sum 32, L_0x7fb35d4568d0, L_0x7fb35d453350;
S_0x7fb35d449ab0 .scope module, "Data_Memory" "Data_Memory" 3 153, 7 21 0, S_0x7fb35d4211b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fb35d449de0 .array "Mem", 127 0, 7 0;
v0x7fb35d44a690_0 .net "MemRead_i", 0 0, v0x7fb35d44b5b0_0;  alias, 1 drivers
v0x7fb35d44a730_0 .net "MemWrite_i", 0 0, v0x7fb35d44b680_0;  alias, 1 drivers
v0x7fb35d44a7c0_0 .net "addr_i", 31 0, v0x7fb35d41a870_0;  alias, 1 drivers
v0x7fb35d44a880_0 .net "clk_i", 0 0, v0x7fb35d4530c0_0;  alias, 1 drivers
v0x7fb35d44a950_0 .net "data_i", 31 0, L_0x7fb35d453e80;  alias, 1 drivers
v0x7fb35d44aa00_0 .var "data_o", 31 0;
v0x7fb35d44aab0_0 .var/i "i", 31 0;
v0x7fb35d44ab60 .array "memory", 31 0;
v0x7fb35d44ab60_0 .net v0x7fb35d44ab60 0, 31 0, L_0x7fb35d4541f0; 1 drivers
v0x7fb35d44ab60_1 .net v0x7fb35d44ab60 1, 31 0, L_0x7fb35d4542b0; 1 drivers
v0x7fb35d44ab60_2 .net v0x7fb35d44ab60 2, 31 0, L_0x7fb35d454400; 1 drivers
v0x7fb35d44ab60_3 .net v0x7fb35d44ab60 3, 31 0, L_0x7fb35d454530; 1 drivers
v0x7fb35d44ab60_4 .net v0x7fb35d44ab60 4, 31 0, L_0x7fb35d454640; 1 drivers
v0x7fb35d44ab60_5 .net v0x7fb35d44ab60 5, 31 0, L_0x7fb35d454780; 1 drivers
v0x7fb35d44ab60_6 .net v0x7fb35d44ab60 6, 31 0, L_0x7fb35d454890; 1 drivers
v0x7fb35d44ab60_7 .net v0x7fb35d44ab60 7, 31 0, L_0x7fb35d4549e0; 1 drivers
v0x7fb35d44ab60_8 .net v0x7fb35d44ab60 8, 31 0, L_0x7fb35d454ae0; 1 drivers
v0x7fb35d44ab60_9 .net v0x7fb35d44ab60 9, 31 0, L_0x7fb35d454c40; 1 drivers
v0x7fb35d44ab60_10 .net v0x7fb35d44ab60 10, 31 0, L_0x7fb35d454d30; 1 drivers
v0x7fb35d44ab60_11 .net v0x7fb35d44ab60 11, 31 0, L_0x7fb35d454ea0; 1 drivers
v0x7fb35d44ab60_12 .net v0x7fb35d44ab60 12, 31 0, L_0x7fb35d454f90; 1 drivers
v0x7fb35d44ab60_13 .net v0x7fb35d44ab60 13, 31 0, L_0x7fb35d455110; 1 drivers
v0x7fb35d44ab60_14 .net v0x7fb35d44ab60 14, 31 0, L_0x7fb35d4551e0; 1 drivers
v0x7fb35d44ab60_15 .net v0x7fb35d44ab60 15, 31 0, L_0x7fb35d455370; 1 drivers
v0x7fb35d44ab60_16 .net v0x7fb35d44ab60 16, 31 0, L_0x7fb35d455440; 1 drivers
v0x7fb35d44ab60_17 .net v0x7fb35d44ab60 17, 31 0, L_0x7fb35d4555e0; 1 drivers
v0x7fb35d44ab60_18 .net v0x7fb35d44ab60 18, 31 0, L_0x7fb35d4556b0; 1 drivers
v0x7fb35d44ab60_19 .net v0x7fb35d44ab60 19, 31 0, L_0x7fb35d455840; 1 drivers
v0x7fb35d44ab60_20 .net v0x7fb35d44ab60 20, 31 0, L_0x7fb35d455910; 1 drivers
v0x7fb35d44ab60_21 .net v0x7fb35d44ab60 21, 31 0, L_0x7fb35d4557a0; 1 drivers
v0x7fb35d44ab60_22 .net v0x7fb35d44ab60 22, 31 0, L_0x7fb35d455b30; 1 drivers
v0x7fb35d44ab60_23 .net v0x7fb35d44ab60 23, 31 0, L_0x7fb35d455d00; 1 drivers
v0x7fb35d44ab60_24 .net v0x7fb35d44ab60 24, 31 0, L_0x7fb35d455dd0; 1 drivers
v0x7fb35d44ab60_25 .net v0x7fb35d44ab60 25, 31 0, L_0x7fb35d455f60; 1 drivers
v0x7fb35d44ab60_26 .net v0x7fb35d44ab60 26, 31 0, L_0x7fb35d456030; 1 drivers
v0x7fb35d44ab60_27 .net v0x7fb35d44ab60 27, 31 0, L_0x7fb35d4561d0; 1 drivers
v0x7fb35d44ab60_28 .net v0x7fb35d44ab60 28, 31 0, L_0x7fb35d4562a0; 1 drivers
v0x7fb35d44ab60_29 .net v0x7fb35d44ab60 29, 31 0, L_0x7fb35d456430; 1 drivers
v0x7fb35d44ab60_30 .net v0x7fb35d44ab60 30, 31 0, L_0x7fb35d456500; 1 drivers
v0x7fb35d44ab60_31 .net v0x7fb35d44ab60 31, 31 0, L_0x7fb35d4566a0; 1 drivers
E_0x7fb35d449d70 .event edge, v0x7fb35d44a690_0, v0x7fb35d41a870_0;
E_0x7fb35d449da0 .event posedge, v0x7fb35d44a880_0;
v0x7fb35d449de0_0 .array/port v0x7fb35d449de0, 0;
v0x7fb35d449de0_1 .array/port v0x7fb35d449de0, 1;
v0x7fb35d449de0_2 .array/port v0x7fb35d449de0, 2;
v0x7fb35d449de0_3 .array/port v0x7fb35d449de0, 3;
L_0x7fb35d4541f0 .concat [ 8 8 8 8], v0x7fb35d449de0_0, v0x7fb35d449de0_1, v0x7fb35d449de0_2, v0x7fb35d449de0_3;
v0x7fb35d449de0_4 .array/port v0x7fb35d449de0, 4;
v0x7fb35d449de0_5 .array/port v0x7fb35d449de0, 5;
v0x7fb35d449de0_6 .array/port v0x7fb35d449de0, 6;
v0x7fb35d449de0_7 .array/port v0x7fb35d449de0, 7;
L_0x7fb35d4542b0 .concat [ 8 8 8 8], v0x7fb35d449de0_4, v0x7fb35d449de0_5, v0x7fb35d449de0_6, v0x7fb35d449de0_7;
v0x7fb35d449de0_8 .array/port v0x7fb35d449de0, 8;
v0x7fb35d449de0_9 .array/port v0x7fb35d449de0, 9;
v0x7fb35d449de0_10 .array/port v0x7fb35d449de0, 10;
v0x7fb35d449de0_11 .array/port v0x7fb35d449de0, 11;
L_0x7fb35d454400 .concat [ 8 8 8 8], v0x7fb35d449de0_8, v0x7fb35d449de0_9, v0x7fb35d449de0_10, v0x7fb35d449de0_11;
v0x7fb35d449de0_12 .array/port v0x7fb35d449de0, 12;
v0x7fb35d449de0_13 .array/port v0x7fb35d449de0, 13;
v0x7fb35d449de0_14 .array/port v0x7fb35d449de0, 14;
v0x7fb35d449de0_15 .array/port v0x7fb35d449de0, 15;
L_0x7fb35d454530 .concat [ 8 8 8 8], v0x7fb35d449de0_12, v0x7fb35d449de0_13, v0x7fb35d449de0_14, v0x7fb35d449de0_15;
v0x7fb35d449de0_16 .array/port v0x7fb35d449de0, 16;
v0x7fb35d449de0_17 .array/port v0x7fb35d449de0, 17;
v0x7fb35d449de0_18 .array/port v0x7fb35d449de0, 18;
v0x7fb35d449de0_19 .array/port v0x7fb35d449de0, 19;
L_0x7fb35d454640 .concat [ 8 8 8 8], v0x7fb35d449de0_16, v0x7fb35d449de0_17, v0x7fb35d449de0_18, v0x7fb35d449de0_19;
v0x7fb35d449de0_20 .array/port v0x7fb35d449de0, 20;
v0x7fb35d449de0_21 .array/port v0x7fb35d449de0, 21;
v0x7fb35d449de0_22 .array/port v0x7fb35d449de0, 22;
v0x7fb35d449de0_23 .array/port v0x7fb35d449de0, 23;
L_0x7fb35d454780 .concat [ 8 8 8 8], v0x7fb35d449de0_20, v0x7fb35d449de0_21, v0x7fb35d449de0_22, v0x7fb35d449de0_23;
v0x7fb35d449de0_24 .array/port v0x7fb35d449de0, 24;
v0x7fb35d449de0_25 .array/port v0x7fb35d449de0, 25;
v0x7fb35d449de0_26 .array/port v0x7fb35d449de0, 26;
v0x7fb35d449de0_27 .array/port v0x7fb35d449de0, 27;
L_0x7fb35d454890 .concat [ 8 8 8 8], v0x7fb35d449de0_24, v0x7fb35d449de0_25, v0x7fb35d449de0_26, v0x7fb35d449de0_27;
v0x7fb35d449de0_28 .array/port v0x7fb35d449de0, 28;
v0x7fb35d449de0_29 .array/port v0x7fb35d449de0, 29;
v0x7fb35d449de0_30 .array/port v0x7fb35d449de0, 30;
v0x7fb35d449de0_31 .array/port v0x7fb35d449de0, 31;
L_0x7fb35d4549e0 .concat [ 8 8 8 8], v0x7fb35d449de0_28, v0x7fb35d449de0_29, v0x7fb35d449de0_30, v0x7fb35d449de0_31;
v0x7fb35d449de0_32 .array/port v0x7fb35d449de0, 32;
v0x7fb35d449de0_33 .array/port v0x7fb35d449de0, 33;
v0x7fb35d449de0_34 .array/port v0x7fb35d449de0, 34;
v0x7fb35d449de0_35 .array/port v0x7fb35d449de0, 35;
L_0x7fb35d454ae0 .concat [ 8 8 8 8], v0x7fb35d449de0_32, v0x7fb35d449de0_33, v0x7fb35d449de0_34, v0x7fb35d449de0_35;
v0x7fb35d449de0_36 .array/port v0x7fb35d449de0, 36;
v0x7fb35d449de0_37 .array/port v0x7fb35d449de0, 37;
v0x7fb35d449de0_38 .array/port v0x7fb35d449de0, 38;
v0x7fb35d449de0_39 .array/port v0x7fb35d449de0, 39;
L_0x7fb35d454c40 .concat [ 8 8 8 8], v0x7fb35d449de0_36, v0x7fb35d449de0_37, v0x7fb35d449de0_38, v0x7fb35d449de0_39;
v0x7fb35d449de0_40 .array/port v0x7fb35d449de0, 40;
v0x7fb35d449de0_41 .array/port v0x7fb35d449de0, 41;
v0x7fb35d449de0_42 .array/port v0x7fb35d449de0, 42;
v0x7fb35d449de0_43 .array/port v0x7fb35d449de0, 43;
L_0x7fb35d454d30 .concat [ 8 8 8 8], v0x7fb35d449de0_40, v0x7fb35d449de0_41, v0x7fb35d449de0_42, v0x7fb35d449de0_43;
v0x7fb35d449de0_44 .array/port v0x7fb35d449de0, 44;
v0x7fb35d449de0_45 .array/port v0x7fb35d449de0, 45;
v0x7fb35d449de0_46 .array/port v0x7fb35d449de0, 46;
v0x7fb35d449de0_47 .array/port v0x7fb35d449de0, 47;
L_0x7fb35d454ea0 .concat [ 8 8 8 8], v0x7fb35d449de0_44, v0x7fb35d449de0_45, v0x7fb35d449de0_46, v0x7fb35d449de0_47;
v0x7fb35d449de0_48 .array/port v0x7fb35d449de0, 48;
v0x7fb35d449de0_49 .array/port v0x7fb35d449de0, 49;
v0x7fb35d449de0_50 .array/port v0x7fb35d449de0, 50;
v0x7fb35d449de0_51 .array/port v0x7fb35d449de0, 51;
L_0x7fb35d454f90 .concat [ 8 8 8 8], v0x7fb35d449de0_48, v0x7fb35d449de0_49, v0x7fb35d449de0_50, v0x7fb35d449de0_51;
v0x7fb35d449de0_52 .array/port v0x7fb35d449de0, 52;
v0x7fb35d449de0_53 .array/port v0x7fb35d449de0, 53;
v0x7fb35d449de0_54 .array/port v0x7fb35d449de0, 54;
v0x7fb35d449de0_55 .array/port v0x7fb35d449de0, 55;
L_0x7fb35d455110 .concat [ 8 8 8 8], v0x7fb35d449de0_52, v0x7fb35d449de0_53, v0x7fb35d449de0_54, v0x7fb35d449de0_55;
v0x7fb35d449de0_56 .array/port v0x7fb35d449de0, 56;
v0x7fb35d449de0_57 .array/port v0x7fb35d449de0, 57;
v0x7fb35d449de0_58 .array/port v0x7fb35d449de0, 58;
v0x7fb35d449de0_59 .array/port v0x7fb35d449de0, 59;
L_0x7fb35d4551e0 .concat [ 8 8 8 8], v0x7fb35d449de0_56, v0x7fb35d449de0_57, v0x7fb35d449de0_58, v0x7fb35d449de0_59;
v0x7fb35d449de0_60 .array/port v0x7fb35d449de0, 60;
v0x7fb35d449de0_61 .array/port v0x7fb35d449de0, 61;
v0x7fb35d449de0_62 .array/port v0x7fb35d449de0, 62;
v0x7fb35d449de0_63 .array/port v0x7fb35d449de0, 63;
L_0x7fb35d455370 .concat [ 8 8 8 8], v0x7fb35d449de0_60, v0x7fb35d449de0_61, v0x7fb35d449de0_62, v0x7fb35d449de0_63;
v0x7fb35d449de0_64 .array/port v0x7fb35d449de0, 64;
v0x7fb35d449de0_65 .array/port v0x7fb35d449de0, 65;
v0x7fb35d449de0_66 .array/port v0x7fb35d449de0, 66;
v0x7fb35d449de0_67 .array/port v0x7fb35d449de0, 67;
L_0x7fb35d455440 .concat [ 8 8 8 8], v0x7fb35d449de0_64, v0x7fb35d449de0_65, v0x7fb35d449de0_66, v0x7fb35d449de0_67;
v0x7fb35d449de0_68 .array/port v0x7fb35d449de0, 68;
v0x7fb35d449de0_69 .array/port v0x7fb35d449de0, 69;
v0x7fb35d449de0_70 .array/port v0x7fb35d449de0, 70;
v0x7fb35d449de0_71 .array/port v0x7fb35d449de0, 71;
L_0x7fb35d4555e0 .concat [ 8 8 8 8], v0x7fb35d449de0_68, v0x7fb35d449de0_69, v0x7fb35d449de0_70, v0x7fb35d449de0_71;
v0x7fb35d449de0_72 .array/port v0x7fb35d449de0, 72;
v0x7fb35d449de0_73 .array/port v0x7fb35d449de0, 73;
v0x7fb35d449de0_74 .array/port v0x7fb35d449de0, 74;
v0x7fb35d449de0_75 .array/port v0x7fb35d449de0, 75;
L_0x7fb35d4556b0 .concat [ 8 8 8 8], v0x7fb35d449de0_72, v0x7fb35d449de0_73, v0x7fb35d449de0_74, v0x7fb35d449de0_75;
v0x7fb35d449de0_76 .array/port v0x7fb35d449de0, 76;
v0x7fb35d449de0_77 .array/port v0x7fb35d449de0, 77;
v0x7fb35d449de0_78 .array/port v0x7fb35d449de0, 78;
v0x7fb35d449de0_79 .array/port v0x7fb35d449de0, 79;
L_0x7fb35d455840 .concat [ 8 8 8 8], v0x7fb35d449de0_76, v0x7fb35d449de0_77, v0x7fb35d449de0_78, v0x7fb35d449de0_79;
v0x7fb35d449de0_80 .array/port v0x7fb35d449de0, 80;
v0x7fb35d449de0_81 .array/port v0x7fb35d449de0, 81;
v0x7fb35d449de0_82 .array/port v0x7fb35d449de0, 82;
v0x7fb35d449de0_83 .array/port v0x7fb35d449de0, 83;
L_0x7fb35d455910 .concat [ 8 8 8 8], v0x7fb35d449de0_80, v0x7fb35d449de0_81, v0x7fb35d449de0_82, v0x7fb35d449de0_83;
v0x7fb35d449de0_84 .array/port v0x7fb35d449de0, 84;
v0x7fb35d449de0_85 .array/port v0x7fb35d449de0, 85;
v0x7fb35d449de0_86 .array/port v0x7fb35d449de0, 86;
v0x7fb35d449de0_87 .array/port v0x7fb35d449de0, 87;
L_0x7fb35d4557a0 .concat [ 8 8 8 8], v0x7fb35d449de0_84, v0x7fb35d449de0_85, v0x7fb35d449de0_86, v0x7fb35d449de0_87;
v0x7fb35d449de0_88 .array/port v0x7fb35d449de0, 88;
v0x7fb35d449de0_89 .array/port v0x7fb35d449de0, 89;
v0x7fb35d449de0_90 .array/port v0x7fb35d449de0, 90;
v0x7fb35d449de0_91 .array/port v0x7fb35d449de0, 91;
L_0x7fb35d455b30 .concat [ 8 8 8 8], v0x7fb35d449de0_88, v0x7fb35d449de0_89, v0x7fb35d449de0_90, v0x7fb35d449de0_91;
v0x7fb35d449de0_92 .array/port v0x7fb35d449de0, 92;
v0x7fb35d449de0_93 .array/port v0x7fb35d449de0, 93;
v0x7fb35d449de0_94 .array/port v0x7fb35d449de0, 94;
v0x7fb35d449de0_95 .array/port v0x7fb35d449de0, 95;
L_0x7fb35d455d00 .concat [ 8 8 8 8], v0x7fb35d449de0_92, v0x7fb35d449de0_93, v0x7fb35d449de0_94, v0x7fb35d449de0_95;
v0x7fb35d449de0_96 .array/port v0x7fb35d449de0, 96;
v0x7fb35d449de0_97 .array/port v0x7fb35d449de0, 97;
v0x7fb35d449de0_98 .array/port v0x7fb35d449de0, 98;
v0x7fb35d449de0_99 .array/port v0x7fb35d449de0, 99;
L_0x7fb35d455dd0 .concat [ 8 8 8 8], v0x7fb35d449de0_96, v0x7fb35d449de0_97, v0x7fb35d449de0_98, v0x7fb35d449de0_99;
v0x7fb35d449de0_100 .array/port v0x7fb35d449de0, 100;
v0x7fb35d449de0_101 .array/port v0x7fb35d449de0, 101;
v0x7fb35d449de0_102 .array/port v0x7fb35d449de0, 102;
v0x7fb35d449de0_103 .array/port v0x7fb35d449de0, 103;
L_0x7fb35d455f60 .concat [ 8 8 8 8], v0x7fb35d449de0_100, v0x7fb35d449de0_101, v0x7fb35d449de0_102, v0x7fb35d449de0_103;
v0x7fb35d449de0_104 .array/port v0x7fb35d449de0, 104;
v0x7fb35d449de0_105 .array/port v0x7fb35d449de0, 105;
v0x7fb35d449de0_106 .array/port v0x7fb35d449de0, 106;
v0x7fb35d449de0_107 .array/port v0x7fb35d449de0, 107;
L_0x7fb35d456030 .concat [ 8 8 8 8], v0x7fb35d449de0_104, v0x7fb35d449de0_105, v0x7fb35d449de0_106, v0x7fb35d449de0_107;
v0x7fb35d449de0_108 .array/port v0x7fb35d449de0, 108;
v0x7fb35d449de0_109 .array/port v0x7fb35d449de0, 109;
v0x7fb35d449de0_110 .array/port v0x7fb35d449de0, 110;
v0x7fb35d449de0_111 .array/port v0x7fb35d449de0, 111;
L_0x7fb35d4561d0 .concat [ 8 8 8 8], v0x7fb35d449de0_108, v0x7fb35d449de0_109, v0x7fb35d449de0_110, v0x7fb35d449de0_111;
v0x7fb35d449de0_112 .array/port v0x7fb35d449de0, 112;
v0x7fb35d449de0_113 .array/port v0x7fb35d449de0, 113;
v0x7fb35d449de0_114 .array/port v0x7fb35d449de0, 114;
v0x7fb35d449de0_115 .array/port v0x7fb35d449de0, 115;
L_0x7fb35d4562a0 .concat [ 8 8 8 8], v0x7fb35d449de0_112, v0x7fb35d449de0_113, v0x7fb35d449de0_114, v0x7fb35d449de0_115;
v0x7fb35d449de0_116 .array/port v0x7fb35d449de0, 116;
v0x7fb35d449de0_117 .array/port v0x7fb35d449de0, 117;
v0x7fb35d449de0_118 .array/port v0x7fb35d449de0, 118;
v0x7fb35d449de0_119 .array/port v0x7fb35d449de0, 119;
L_0x7fb35d456430 .concat [ 8 8 8 8], v0x7fb35d449de0_116, v0x7fb35d449de0_117, v0x7fb35d449de0_118, v0x7fb35d449de0_119;
v0x7fb35d449de0_120 .array/port v0x7fb35d449de0, 120;
v0x7fb35d449de0_121 .array/port v0x7fb35d449de0, 121;
v0x7fb35d449de0_122 .array/port v0x7fb35d449de0, 122;
v0x7fb35d449de0_123 .array/port v0x7fb35d449de0, 123;
L_0x7fb35d456500 .concat [ 8 8 8 8], v0x7fb35d449de0_120, v0x7fb35d449de0_121, v0x7fb35d449de0_122, v0x7fb35d449de0_123;
v0x7fb35d449de0_124 .array/port v0x7fb35d449de0, 124;
v0x7fb35d449de0_125 .array/port v0x7fb35d449de0, 125;
v0x7fb35d449de0_126 .array/port v0x7fb35d449de0, 126;
v0x7fb35d449de0_127 .array/port v0x7fb35d449de0, 127;
L_0x7fb35d4566a0 .concat [ 8 8 8 8], v0x7fb35d449de0_124, v0x7fb35d449de0_125, v0x7fb35d449de0_126, v0x7fb35d449de0_127;
S_0x7fb35d44aff0 .scope module, "Decoder" "Decoder" 3 110, 8 12 0, S_0x7fb35d4211b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Jump_o";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /OUTPUT 1 "MemWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "jal_o";
v0x7fb35d44b320_0 .var "ALUSrc_o", 0 0;
v0x7fb35d44b3b0_0 .var "ALU_op_o", 2 0;
v0x7fb35d44b470_0 .var "Branch_o", 0 0;
v0x7fb35d44b520_0 .var "Jump_o", 0 0;
v0x7fb35d44b5b0_0 .var "MemRead_o", 0 0;
v0x7fb35d44b680_0 .var "MemWrite_o", 0 0;
v0x7fb35d44b730_0 .var "MemtoReg_o", 0 0;
v0x7fb35d44b7c0_0 .var "RegDst_o", 0 0;
v0x7fb35d44b850_0 .var "RegWrite_o", 0 0;
v0x7fb35d44b970_0 .net "instr_op_i", 5 0, L_0x7fb35d4534d0;  alias, 1 drivers
v0x7fb35d44ba20_0 .var "jal_o", 0 0;
E_0x7fb35d449cb0 .event edge, v0x7fb35d44b970_0;
S_0x7fb35d44bbd0 .scope module, "IM" "Instr_Memory" 3 79, 9 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7fb35d44bde0 .array "Instr_Mem", 31 0, 31 0;
v0x7fb35d44be90_0 .var/i "i", 31 0;
v0x7fb35d44bf30_0 .var "instr_o", 31 0;
v0x7fb35d44bfc0_0 .net "pc_addr_i", 31 0, v0x7fb35d44f700_0;  alias, 1 drivers
E_0x7fb35d44bd90 .event edge, v0x7fb35d4493c0_0;
S_0x7fb35d44c080 .scope module, "MUX_MUX_MUX" "MUX_2to1" 3 180, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d44c240 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44c430_0 .net "data0_i", 31 0, L_0x7fb35d453350;  alias, 1 drivers
v0x7fb35d44c520_0 .net "data1_i", 31 0, L_0x7fb35d456770;  alias, 1 drivers
v0x7fb35d44c5b0_0 .var "data_o", 31 0;
v0x7fb35d44c640_0 .net "select_i", 0 0, L_0x7fb35d453260;  alias, 1 drivers
E_0x7fb35d44c3e0 .event edge, v0x7fb35d44c640_0, v0x7fb35d449510_0, v0x7fb35d4499b0_0;
S_0x7fb35d44c6f0 .scope module, "MUX_WriteData" "MUX_2to1" 3 194, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d449c70 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44cad0_0 .net "data0_i", 31 0, v0x7fb35d44d290_0;  alias, 1 drivers
v0x7fb35d44cb90_0 .net "data1_i", 31 0, L_0x7fb35d453350;  alias, 1 drivers
v0x7fb35d44cc30_0 .var "data_o", 31 0;
v0x7fb35d44ccc0_0 .net "select_i", 0 0, v0x7fb35d44ba20_0;  alias, 1 drivers
E_0x7fb35d44ca70 .event edge, v0x7fb35d44ba20_0, v0x7fb35d44cad0_0, v0x7fb35d449510_0;
S_0x7fb35d44cd70 .scope module, "MUX_WriteData_src" "MUX_2to1" 3 187, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d44cf30 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44d110_0 .net "data0_i", 31 0, v0x7fb35d41a870_0;  alias, 1 drivers
v0x7fb35d44d200_0 .net "data1_i", 31 0, v0x7fb35d44aa00_0;  alias, 1 drivers
v0x7fb35d44d290_0 .var "data_o", 31 0;
v0x7fb35d44d320_0 .net "select_i", 0 0, v0x7fb35d44b730_0;  alias, 1 drivers
E_0x7fb35d44d0b0 .event edge, v0x7fb35d44b730_0, v0x7fb35d41a870_0, v0x7fb35d44aa00_0;
S_0x7fb35d44d3d0 .scope module, "MUX_to_jr" "MUX_2to1" 3 173, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d44d590 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44d770_0 .net "data0_i", 31 0, v0x7fb35d44c5b0_0;  alias, 1 drivers
v0x7fb35d44d840_0 .net "data1_i", 31 0, L_0x7fb35d456ad0;  1 drivers
v0x7fb35d44d8d0_0 .var "data_o", 31 0;
v0x7fb35d44d960_0 .net "select_i", 0 0, v0x7fb35d44b520_0;  alias, 1 drivers
E_0x7fb35d44d710 .event edge, v0x7fb35d44b520_0, v0x7fb35d44c5b0_0, v0x7fb35d44d840_0;
S_0x7fb35d44da20 .scope module, "MUXjal" "MUX_2to1" 3 103, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7fb35d44dbe0 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7fb35d44ddc0_0 .net "data0_i", 4 0, v0x7fb35d44f220_0;  alias, 1 drivers
L_0x7fb3500680e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fb35d44de80_0 .net "data1_i", 4 0, L_0x7fb3500680e0;  1 drivers
v0x7fb35d44df20_0 .var "data_o", 4 0;
v0x7fb35d44dfb0_0 .net "select_i", 0 0, v0x7fb35d44ba20_0;  alias, 1 drivers
E_0x7fb35d44dd60 .event edge, v0x7fb35d44ba20_0, v0x7fb35d44ddc0_0, v0x7fb35d44de80_0;
S_0x7fb35d44e080 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 138, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d44e240 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44e420_0 .net "data0_i", 31 0, L_0x7fb35d453e80;  alias, 1 drivers
v0x7fb35d44e4f0_0 .net "data1_i", 31 0, v0x7fb35d450b70_0;  alias, 1 drivers
v0x7fb35d44e580_0 .var "data_o", 31 0;
v0x7fb35d44e610_0 .net "select_i", 0 0, v0x7fb35d44b320_0;  alias, 1 drivers
E_0x7fb35d44e3c0 .event edge, v0x7fb35d44b320_0, v0x7fb35d44a950_0, v0x7fb35d44e4f0_0;
S_0x7fb35d44e6d0 .scope module, "Mux_PC_Source" "MUX_2to1" 3 201, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fb35d44e890 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fb35d44ea70_0 .net "data0_i", 31 0, v0x7fb35d44d8d0_0;  alias, 1 drivers
v0x7fb35d44eb40_0 .net "data1_i", 31 0, L_0x7fb35d453b90;  alias, 1 drivers
v0x7fb35d44ebd0_0 .var "data_o", 31 0;
v0x7fb35d44ec60_0 .net "select_i", 0 0, v0x7fb35d4292a0_0;  alias, 1 drivers
E_0x7fb35d44ea10 .event edge, v0x7fb35d4292a0_0, v0x7fb35d44d8d0_0, v0x7fb35d41a920_0;
S_0x7fb35d44ed20 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 84, 10 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7fb35d44eee0 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7fb35d44f0c0_0 .net "data0_i", 4 0, L_0x7fb35d453690;  alias, 1 drivers
v0x7fb35d44f180_0 .net "data1_i", 4 0, L_0x7fb35d453730;  alias, 1 drivers
v0x7fb35d44f220_0 .var "data_o", 4 0;
v0x7fb35d44f2b0_0 .net "select_i", 0 0, v0x7fb35d44b7c0_0;  alias, 1 drivers
E_0x7fb35d44f060 .event edge, v0x7fb35d44b7c0_0, v0x7fb35d44f0c0_0, v0x7fb35d44f180_0;
S_0x7fb35d44f370 .scope module, "PC" "ProgramCounter" 3 66, 11 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7fb35d44f590_0 .net "clk_i", 0 0, v0x7fb35d4530c0_0;  alias, 1 drivers
v0x7fb35d44f650_0 .net "pc_in_i", 31 0, v0x7fb35d44ebd0_0;  alias, 1 drivers
v0x7fb35d44f700_0 .var "pc_out_o", 31 0;
v0x7fb35d44f7f0_0 .net "rst_i", 0 0, v0x7fb35d4531d0_0;  alias, 1 drivers
S_0x7fb35d44f8c0 .scope module, "Registers" "Reg_File" 3 91, 12 11 0, S_0x7fb35d4211b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7fb35d453b90 .functor BUFZ 32, L_0x7fb35d4539d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb35d453e80 .functor BUFZ 32, L_0x7fb35d453c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb35d44fce0_0 .net "RDaddr_i", 4 0, v0x7fb35d44df20_0;  alias, 1 drivers
v0x7fb35d44fdb0_0 .net "RDdata_i", 31 0, v0x7fb35d44cc30_0;  alias, 1 drivers
v0x7fb35d44fe40 .array/s "REGISTER_BANK", 31 0, 31 0;
v0x7fb35d44fed0_0 .net "RSaddr_i", 4 0, L_0x7fb35d453570;  alias, 1 drivers
v0x7fb35d44ff60_0 .net "RSdata_o", 31 0, L_0x7fb35d453b90;  alias, 1 drivers
v0x7fb35d450070_0 .net "RTaddr_i", 4 0, L_0x7fb35d453690;  alias, 1 drivers
v0x7fb35d450100_0 .net "RTdata_o", 31 0, L_0x7fb35d453e80;  alias, 1 drivers
v0x7fb35d4501d0_0 .net "RegWrite_i", 0 0, v0x7fb35d44b850_0;  alias, 1 drivers
v0x7fb35d450260_0 .net *"_ivl_0", 31 0, L_0x7fb35d4539d0;  1 drivers
v0x7fb35d450370_0 .net *"_ivl_10", 6 0, L_0x7fb35d453d20;  1 drivers
L_0x7fb350068098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb35d450400_0 .net *"_ivl_13", 1 0, L_0x7fb350068098;  1 drivers
v0x7fb35d4504b0_0 .net *"_ivl_2", 6 0, L_0x7fb35d453a70;  1 drivers
L_0x7fb350068050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb35d450560_0 .net *"_ivl_5", 1 0, L_0x7fb350068050;  1 drivers
v0x7fb35d450610_0 .net *"_ivl_8", 31 0, L_0x7fb35d453c80;  1 drivers
v0x7fb35d4506c0_0 .net "clk_i", 0 0, v0x7fb35d4530c0_0;  alias, 1 drivers
v0x7fb35d450750_0 .net "rst_i", 0 0, v0x7fb35d4531d0_0;  alias, 1 drivers
E_0x7fb35d44fcb0 .event posedge, v0x7fb35d44a880_0, v0x7fb35d44f7f0_0;
L_0x7fb35d4539d0 .array/port v0x7fb35d44fe40, L_0x7fb35d453a70;
L_0x7fb35d453a70 .concat [ 5 2 0 0], L_0x7fb35d453570, L_0x7fb350068050;
L_0x7fb35d453c80 .array/port v0x7fb35d44fe40, L_0x7fb35d453d20;
L_0x7fb35d453d20 .concat [ 5 2 0 0], L_0x7fb35d453690, L_0x7fb350068098;
S_0x7fb35d4508b0 .scope module, "SE" "Sign_Extend" 3 133, 13 12 0, S_0x7fb35d4211b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fb35d450ab0_0 .net "data_i", 15 0, L_0x7fb35d453f70;  1 drivers
v0x7fb35d450b70_0 .var "data_o", 31 0;
E_0x7fb35d450a60 .event edge, v0x7fb35d450ab0_0;
S_0x7fb35d450c50 .scope module, "Shifter" "Shift_Left_Two_32" 3 168, 14 8 0, S_0x7fb35d4211b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fb35d450e40_0 .net *"_ivl_2", 29 0, L_0x7fb35d456810;  1 drivers
L_0x7fb350068170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb35d450f00_0 .net *"_ivl_4", 1 0, L_0x7fb350068170;  1 drivers
v0x7fb35d450fb0_0 .net "data_i", 31 0, v0x7fb35d450b70_0;  alias, 1 drivers
v0x7fb35d4510a0_0 .net "data_o", 31 0, L_0x7fb35d4568d0;  alias, 1 drivers
L_0x7fb35d456810 .part v0x7fb35d450b70_0, 0, 30;
L_0x7fb35d4568d0 .concat [ 2 30 0 0], L_0x7fb350068170, L_0x7fb35d456810;
    .scope S_0x7fb35d44f370;
T_0 ;
    %wait E_0x7fb35d449da0;
    %load/vec4 v0x7fb35d44f7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb35d44f700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb35d44f650_0;
    %assign/vec4 v0x7fb35d44f700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb35d44bbd0;
T_1 ;
    %wait E_0x7fb35d44bd90;
    %load/vec4 v0x7fb35d44bfc0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7fb35d44bde0, 4;
    %store/vec4 v0x7fb35d44bf30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb35d44bbd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb35d44be90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fb35d44be90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb35d44be90_0;
    %store/vec4a v0x7fb35d44bde0, 4, 0;
    %load/vec4 v0x7fb35d44be90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb35d44be90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 9 39 "$readmemb", "./test/CO_P3_test_data2.txt", v0x7fb35d44bde0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb35d44ed20;
T_3 ;
    %wait E_0x7fb35d44f060;
    %load/vec4 v0x7fb35d44f2b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x7fb35d44f0c0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7fb35d44f180_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7fb35d44f220_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb35d44f8c0;
T_4 ;
    %wait E_0x7fb35d44fcb0;
    %load/vec4 v0x7fb35d450750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb35d4501d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fb35d44fdb0_0;
    %load/vec4 v0x7fb35d44fce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fb35d44fce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb35d44fe40, 4;
    %load/vec4 v0x7fb35d44fce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d44fe40, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb35d44da20;
T_5 ;
    %wait E_0x7fb35d44dd60;
    %load/vec4 v0x7fb35d44dfb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x7fb35d44ddc0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7fb35d44de80_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x7fb35d44df20_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb35d44aff0;
T_6 ;
    %wait E_0x7fb35d449cb0;
    %load/vec4 v0x7fb35d44b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b850_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb35d44b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d44b730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d44ba20_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb35d41ffd0;
T_7 ;
    %wait E_0x7fb35d404f60;
    %load/vec4 v0x7fb35d42a0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fb35d42a130_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb35d4292a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb35d43ec20_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb35d4508b0;
T_8 ;
    %wait E_0x7fb35d450a60;
    %load/vec4 v0x7fb35d450ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fb35d450ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb35d450b70_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb35d44e080;
T_9 ;
    %wait E_0x7fb35d44e3c0;
    %load/vec4 v0x7fb35d44e610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fb35d44e420_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fb35d44e4f0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fb35d44e580_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb35d4290b0;
T_10 ;
    %wait E_0x7fb35d428ec0;
    %load/vec4 v0x7fb35d428fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %and;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %or;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %add;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %sub;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x7fb35d41a920_0;
    %load/vec4 v0x7fb35d448fc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x7fb35d41a870_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb35d449ab0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb35d44aab0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fb35d44aab0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fb35d44aab0_0;
    %store/vec4a v0x7fb35d449de0, 4, 0;
    %load/vec4 v0x7fb35d44aab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb35d44aab0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x7fb35d449ab0;
T_12 ;
    %wait E_0x7fb35d449da0;
    %load/vec4 v0x7fb35d44a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fb35d44a950_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d449de0, 0, 4;
    %load/vec4 v0x7fb35d44a950_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d449de0, 0, 4;
    %load/vec4 v0x7fb35d44a950_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d449de0, 0, 4;
    %load/vec4 v0x7fb35d44a950_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fb35d44a7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb35d449de0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb35d449ab0;
T_13 ;
    %wait E_0x7fb35d449d70;
    %load/vec4 v0x7fb35d44a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb35d449de0, 4;
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb35d449de0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb35d44a7c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb35d449de0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fb35d44a7c0_0;
    %load/vec4a v0x7fb35d449de0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb35d44aa00_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb35d44d3d0;
T_14 ;
    %wait E_0x7fb35d44d710;
    %load/vec4 v0x7fb35d44d960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7fb35d44d770_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fb35d44d840_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7fb35d44d8d0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb35d44c080;
T_15 ;
    %wait E_0x7fb35d44c3e0;
    %load/vec4 v0x7fb35d44c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7fb35d44c430_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fb35d44c520_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x7fb35d44c5b0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb35d44cd70;
T_16 ;
    %wait E_0x7fb35d44d0b0;
    %load/vec4 v0x7fb35d44d320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x7fb35d44d110_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x7fb35d44d200_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x7fb35d44d290_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fb35d44c6f0;
T_17 ;
    %wait E_0x7fb35d44ca70;
    %load/vec4 v0x7fb35d44ccc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x7fb35d44cad0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x7fb35d44cb90_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x7fb35d44cc30_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb35d44e6d0;
T_18 ;
    %wait E_0x7fb35d44ea10;
    %load/vec4 v0x7fb35d44ec60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x7fb35d44ea70_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x7fb35d44eb40_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x7fb35d44ebd0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb35d41a670;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb35d4530c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb35d4531d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb35d4531d0_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 36 "$stop" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fb35d41a670;
T_20 ;
    %wait E_0x7fb35d449da0;
    %vpi_call 2 40 "$display", "PC = %d", v0x7fb35d44f700_0 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fb35d44ab60_0, v0x7fb35d44ab60_1, v0x7fb35d44ab60_2, v0x7fb35d44ab60_3, v0x7fb35d44ab60_4, v0x7fb35d44ab60_5, v0x7fb35d44ab60_6, v0x7fb35d44ab60_7 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fb35d44ab60_8, v0x7fb35d44ab60_9, v0x7fb35d44ab60_10, v0x7fb35d44ab60_11, v0x7fb35d44ab60_12, v0x7fb35d44ab60_13, v0x7fb35d44ab60_14, v0x7fb35d44ab60_15 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fb35d44ab60_16, v0x7fb35d44ab60_17, v0x7fb35d44ab60_18, v0x7fb35d44ab60_19, v0x7fb35d44ab60_20, v0x7fb35d44ab60_21, v0x7fb35d44ab60_22, v0x7fb35d44ab60_23 {0 0 0};
    %vpi_call 2 44 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fb35d44ab60_24, v0x7fb35d44ab60_25, v0x7fb35d44ab60_26, v0x7fb35d44ab60_27, v0x7fb35d44ab60_28, v0x7fb35d44ab60_29, v0x7fb35d44ab60_30, v0x7fb35d44ab60_31 {0 0 0};
    %vpi_call 2 45 "$display", "Registers" {0 0 0};
    %vpi_call 2 46 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x7fb35d44fe40, 0>, &A<v0x7fb35d44fe40, 1>, &A<v0x7fb35d44fe40, 2>, &A<v0x7fb35d44fe40, 3>, &A<v0x7fb35d44fe40, 4>, &A<v0x7fb35d44fe40, 5>, &A<v0x7fb35d44fe40, 6>, &A<v0x7fb35d44fe40, 7> {0 0 0};
    %vpi_call 2 47 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x7fb35d44fe40, 8>, &A<v0x7fb35d44fe40, 9>, &A<v0x7fb35d44fe40, 10>, &A<v0x7fb35d44fe40, 11>, &A<v0x7fb35d44fe40, 12>, &A<v0x7fb35d44fe40, 13>, &A<v0x7fb35d44fe40, 14>, &A<v0x7fb35d44fe40, 15> {0 0 0};
    %vpi_call 2 48 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x7fb35d44fe40, 16>, &A<v0x7fb35d44fe40, 17>, &A<v0x7fb35d44fe40, 18>, &A<v0x7fb35d44fe40, 19>, &A<v0x7fb35d44fe40, 20>, &A<v0x7fb35d44fe40, 21>, &A<v0x7fb35d44fe40, 22>, &A<v0x7fb35d44fe40, 23> {0 0 0};
    %vpi_call 2 49 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d", &A<v0x7fb35d44fe40, 24>, &A<v0x7fb35d44fe40, 25>, &A<v0x7fb35d44fe40, 26>, &A<v0x7fb35d44fe40, 27>, &A<v0x7fb35d44fe40, 28>, &A<v0x7fb35d44fe40, 29>, &A<v0x7fb35d44fe40, 30>, &A<v0x7fb35d44fe40, 31> {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb35d41a670;
T_21 ;
    %delay 2000, 0;
    %load/vec4 v0x7fb35d4530c0_0;
    %inv;
    %store/vec4 v0x7fb35d4530c0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb35d41a670;
T_22 ;
    %vpi_call 2 55 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
