INFO: [VRFC 10-2263] Analyzing Verilog file "A:/github/lab22/tmp/lab22.sim/sim_1/synth/func/xsim/dff_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/github/lab22/tb/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
