{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701068517833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701068517845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:01:57 2023 " "Processing started: Mon Nov 27 16:01:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701068517845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068517845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068517845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701068519692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701068519692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_2.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_2 " "Found entity 1: _dff_r_2" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_64bit " "Found entity 1: mux3_64bit" {  } { { "mux3_64bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_64bit " "Found entity 1: mux2_64bit" {  } { { "mux2_64bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_16bit " "Found entity 1: mux2_16bit" {  } { { "mux2_16bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbit " "Found entity 1: bus_arbit" {  } { { "bus_arbit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_arbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr " "Found entity 1: bus_addr" {  } { { "bus_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factocore.v 1 1 " "Found 1 design units, including 1 entities, in source file factocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FactoCore " "Found entity 1: FactoCore" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_BUS " "Found entity 1: tb_BUS" {  } { { "tb_BUS.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701068530643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068530643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUS " "Elaborating entity \"BUS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701068530706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbit bus_arbit:U0_arbiter " "Elaborating entity \"bus_arbit\" for hierarchy \"bus_arbit:U0_arbiter\"" {  } { { "BUS.v" "U0_arbiter" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:U1_mux_wr " "Elaborating entity \"mux2\" for hierarchy \"mux2:U1_mux_wr\"" {  } { { "BUS.v" "U1_mux_wr" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_16bit mux2_16bit:U2_mux_addr " "Elaborating entity \"mux2_16bit\" for hierarchy \"mux2_16bit:U2_mux_addr\"" {  } { { "BUS.v" "U2_mux_addr" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_64bit mux2_64bit:U3_mux_din " "Elaborating entity \"mux2_64bit\" for hierarchy \"mux2_64bit:U3_mux_din\"" {  } { { "BUS.v" "U3_mux_din" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr bus_addr:U1_addr " "Elaborating entity \"bus_addr\" for hierarchy \"bus_addr:U1_addr\"" {  } { { "BUS.v" "U1_addr" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_2 _dff_r_2:U2_dff2 " "Elaborating entity \"_dff_r_2\" for hierarchy \"_dff_r_2:U2_dff2\"" {  } { { "BUS.v" "U2_dff2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_64bit mux3_64bit:U3_mux_m_din " "Elaborating entity \"mux3_64bit\" for hierarchy \"mux3_64bit:U3_mux_m_din\"" {  } { { "BUS.v" "U3_mux_m_din" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068530750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701068531210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701068531354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701068531705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701068531705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "212 " "Implemented 212 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701068531774 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701068531774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701068531774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701068531774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701068531795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:02:11 2023 " "Processing ended: Mon Nov 27 16:02:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701068531795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701068531795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701068531795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701068531795 ""}
