$date
	Tue Jul 15 15:52:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module solution_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 ! y $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 4 * next_state [3:0] $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
bx *
0$
1#
0"
0!
$end
#5
b11 *
b0 +
1"
#6
0#
#10
0"
#15
b1 *
b11 +
1"
#20
0"
#25
b1 +
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#106
