{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539457728","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":402},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539457872","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":406},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539458016","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":410},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539458160","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":414},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539458448","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":421},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539458592","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":425},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459456","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":444},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459456","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":446},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459600","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":450},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459600","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":452},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459792","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":456},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459792","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":458},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459936","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":462},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539459936","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":464},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539460080","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":468},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539460080","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":470},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539460224","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":474},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockRUN_InitClockModule_BB_100352539460224","bits_modified":[],"call_stack":"BOARD_BootClockRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockRUN_InitClockModule","line":476},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetXtalFreq_BB_100352539522448","bits_modified":["bit_0-31"],"call_stack":"CLOCK_SetXtalFreq","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2389},"value_read":null,"value_written":null},{"access_type":"volatile_write","address":"0x40002000","basic_block_id":"CLOCK_SetXtalFreq_BB_100352539522448","bits_modified":["bit_0-31"],"call_stack":"CLOCK_SetXtalFreq","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"SYSCON0","purpose":"Access AHBMATPRIO register","register_name":"AHBMATPRIO","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h","function":"CLOCK_SetXtalFreq","line":2390},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539531936","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":846},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539532080","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":850},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539532224","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":854},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539532368","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":858},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539532656","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":865},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539532800","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":869},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533520","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":885},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533520","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":887},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533664","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":891},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533664","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":893},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533808","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":897},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533808","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":899},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533952","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":903},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539533952","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":905},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539534144","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":909},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539534288","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":913},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539534288","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":915},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001400","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539534432","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Clock divider configuration","register_name":"CLKDIV","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":919},"value_read":null,"value_written":null},{"access_type":"function_call_write","address":"0x40001434","basic_block_id":"BOARD_BootClockHSRUN_InitClockModule_BB_100352539534432","bits_modified":[],"call_stack":"BOARD_BootClockHSRUN_InitClockModule","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Clock source attachment","register_name":"CLKSEL","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/clock_config.c","function":"BOARD_BootClockHSRUN_InitClockModule","line":921},"value_read":null,"value_written":null}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":37,"runtime":2},"total_accesses":39}
