// Seed: 2684579337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  generate
    assign id_3 = -1;
  endgenerate
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    output uwire id_6,
    output wor id_7,
    output supply0 id_8
);
  integer id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
