// Seed: 2718859677
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    inout logic id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output tri0 id_9,
    output tri id_10,
    input wire id_11,
    output tri0 id_12
);
  always @(posedge -1 or "") id_0 = -1;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_8
  );
endmodule
