 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: J-2014.09-SP3
Date   : Mon Apr 19 10:38:06 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: top_half_5__wire_pipeline/o_valid_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bottom_half_0__mux_tree/o_data_bus_reg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_7
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_6
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_5
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_4
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_3
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_2
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_1
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_0
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_half_5__wire_pipeline/o_valid_reg_reg_0_/CP (DFQD1BWP30P140LVT)
                                                          0.00 #     0.00 r
  top_half_5__wire_pipeline/o_valid_reg_reg_0_/Q (DFQD1BWP30P140LVT)
                                                          0.04       0.04 f
  top_half_5__wire_pipeline/o_valid[0] (wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3)
                                                          0.00       0.04 f
  bottom_half_0__mux_tree/i_valid[5] (mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_0)
                                                          0.00       0.04 f
  bottom_half_0__mux_tree/U48/ZN (INR4D1BWP30P140LVT)     0.02       0.06 f
  bottom_half_0__mux_tree/U49/ZN (INR2D2BWP30P140LVT)     0.02       0.08 f
  bottom_half_0__mux_tree/U50/ZN (INVD3BWP30P140LVT)      0.01       0.08 r
  bottom_half_0__mux_tree/U51/ZN (INVD3BWP30P140LVT)      0.01       0.09 f
  bottom_half_0__mux_tree/U20/ZN (AOI22D1BWP30P140LVT)
                                                          0.02       0.11 r
  bottom_half_0__mux_tree/U77/Z (OA211D1BWP30P140LVT)     0.03       0.14 r
  bottom_half_0__mux_tree/U80/ZN (ND3D1BWP30P140LVT)      0.01       0.15 f
  bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/D (DFQD1BWP30P140LVT)
                                                          0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.30       0.30
  clock network delay (ideal)                             0.00       0.30
  clock uncertainty                                      -0.15       0.15
  bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/CP (DFQD1BWP30P140LVT)
                                                          0.00       0.15 r
  library setup time                                      0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
