clk  4
sda 19  (CLK + 15)
ctr  4  (CLK + 0)
tin  9  (CLK + 5)

clklvl 10
ctrlvl 10
sdalvl 10
tinlvl 10
a1 5
a2 4
modsel 0
pon
mdelay 400
tbmset $E3 $FF
mdelay 400
