{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693860491795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693860491799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 17:48:11 2023 " "Processing started: Mon Sep 04 17:48:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693860491799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860491799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEx1-rev2 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860491799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693860492105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693860492105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq06-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq06-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-a_ULA " "Found design unit 1: ULA-a_ULA" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500619 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860500619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500621 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860500621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-arch " "Found design unit 1: displays-arch" {  } { { "displays.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/displays.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500623 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/displays.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860500623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693860500658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:display " "Elaborating entity \"displays\" for hierarchy \"displays:display\"" {  } { { "toplevel.vhd" "display" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860500659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula1\"" {  } { { "toplevel.vhd" "ula1" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860500661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ula1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ula1\|Div0\"" {  } { { "Eq06-ULA.vhd" "Div0" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860500912 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ula1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ula1\|Mult0\"" {  } { { "Eq06-ULA.vhd" "Mult0" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860500912 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693860500912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ula1\|lpm_divide:Div0\"" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860500948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula1\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ula1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860500949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860500949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860500949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860500949 ""}  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693860500949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bvl " "Found entity 1: lpm_divide_bvl" {  } { { "db/lpm_divide_bvl.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/lpm_divide_bvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860500983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860500992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860500992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/alt_u_div_4le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860501014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860501014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860501060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860501060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860501097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860501097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ula1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ula1\|lpm_mult:Mult0\"" {  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860501120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ula1\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ula1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693860501120 ""}  } { { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693860501120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/mult_9js.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860501160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860501160 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ula1\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"ULA:ula1\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/db/mult_9js.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Eq06-ULA.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/Eq06-ULA.vhd" 36 -1 0 } } { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860501202 "|toplevel|ULA:ula1|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1693860501202 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1693860501202 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1693860501421 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1693860501421 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693860501421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[0\] VCC " "Pin \"HEX2_HW\[0\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[1\] VCC " "Pin \"HEX2_HW\[1\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[2\] VCC " "Pin \"HEX2_HW\[2\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[3\] VCC " "Pin \"HEX2_HW\[3\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[4\] VCC " "Pin \"HEX2_HW\[4\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[5\] VCC " "Pin \"HEX2_HW\[5\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[6\] VCC " "Pin \"HEX2_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX2_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[0\] VCC " "Pin \"HEX3_HW\[0\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[1\] VCC " "Pin \"HEX3_HW\[1\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[2\] VCC " "Pin \"HEX3_HW\[2\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[3\] VCC " "Pin \"HEX3_HW\[3\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[4\] VCC " "Pin \"HEX3_HW\[4\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[5\] VCC " "Pin \"HEX3_HW\[5\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[6\] VCC " "Pin \"HEX3_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX3_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[0\] VCC " "Pin \"HEX4_HW\[0\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[1\] VCC " "Pin \"HEX4_HW\[1\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[2\] VCC " "Pin \"HEX4_HW\[2\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[3\] VCC " "Pin \"HEX4_HW\[3\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[4\] VCC " "Pin \"HEX4_HW\[4\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[5\] VCC " "Pin \"HEX4_HW\[5\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_HW\[6\] VCC " "Pin \"HEX4_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX4_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[0\] VCC " "Pin \"HEX5_HW\[0\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[1\] VCC " "Pin \"HEX5_HW\[1\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[2\] VCC " "Pin \"HEX5_HW\[2\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[3\] VCC " "Pin \"HEX5_HW\[3\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[4\] VCC " "Pin \"HEX5_HW\[4\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[5\] VCC " "Pin \"HEX5_HW\[5\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_HW\[6\] VCC " "Pin \"HEX5_HW\[6\]\" is stuck at VCC" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860503080 "|toplevel|HEX5_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693860503080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693860503157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693860503811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860503811 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_H_HW " "No output dependent on input pin \"CLK_H_HW\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860503853 "|toplevel|CLK_H_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_HW " "No output dependent on input pin \"RST_HW\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860503853 "|toplevel|RST_HW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/DAELN/Downloads/Eq06-FPGA1/Eq06-FPGA1/toplevel.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693860503853 "|toplevel|KEY1_HW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693860503853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693860503853 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693860503853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "441 " "Implemented 441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693860503853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693860503853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693860503866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 17:48:23 2023 " "Processing ended: Mon Sep 04 17:48:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693860503866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693860503866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693860503866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860503866 ""}
