#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 25 01:53:40 2024
# Process ID: 19008
# Current directory: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1
# Command line: vivado.exe -log top_dht11.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11.tcl
# Log file: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/top_dht11.vds
# Journal file: D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_dht11.tcl -notrace
Command: synth_design -top top_dht11 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1100.379 ; gain = 11.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:126]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:126]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:156]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:156]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:88]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:88]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:184]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:184]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:273]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:273]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control' (6#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (7#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:146]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:287]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (9#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:281]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (10#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:173]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (11#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:330]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:197]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (12#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
	Parameter STATE0 bound to: 0 - type: integer 
	Parameter STATE1 bound to: 1 - type: integer 
	Parameter STATE2 bound to: 2 - type: integer 
	Parameter STATE3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:251]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (13#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:212]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:308]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:302]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (15#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/fnd_controller.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'msec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:56]
WARNING: [Synth 8-689] width (8) of port connection 'sec' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'min' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:58]
WARNING: [Synth 8-689] width (8) of port connection 'hour' does not match port width (7) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (16#1) [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.008 ; gain = 64.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.008 ; gain = 64.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.008 ; gain = 64.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1154.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dht11_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dht11_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1269.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1269.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'receive_data'
WARNING: [Synth 8-327] inferring latch for variable 'in_data_reg' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'start_dht11_next_reg' [D:/Verilog/Verilog/DHT11_windows/DHT11_windows.srcs/sources_1/imports/new/dht11_control.v:112]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    NONE |                               00 |                               00
                    WAIT |                               01 |                               01
            WAIT_RECEIVE |                               10 |                               10
                 RECEIVE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'receive_data'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1269.488 ; gain = 180.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.730 ; gain = 189.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1280.461 ; gain = 191.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    10|
|4     |LUT2   |    47|
|5     |LUT3   |    13|
|6     |LUT4   |    38|
|7     |LUT5   |    29|
|8     |LUT6   |    91|
|9     |MUXF7  |     1|
|10    |FDCE   |   112|
|11    |FDPE   |     5|
|12    |LD     |     2|
|13    |IBUF   |     3|
|14    |IOBUF  |     1|
|15    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1292.359 ; gain = 87.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1292.359 ; gain = 203.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1304.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1306.418 ; gain = 217.152
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/Verilog/DHT11_windows/DHT11_windows.runs/synth_1/top_dht11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dht11_utilization_synth.rpt -pb top_dht11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 01:54:23 2024...
