{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605286614596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605286614602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 17:56:54 2020 " "Processing started: Fri Nov 13 17:56:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605286614602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286614602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286614602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605286615230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605286615230 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system2_2.qsys " "Elaborating Platform Designer system entity \"system2_2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286622188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:04 Progress: Loading quartus/system2_2.qsys " "2020.11.13.17:57:04 Progress: Loading quartus/system2_2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286624816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:05 Progress: Reading input file " "2020.11.13.17:57:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286625232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:05 Progress: Adding a_7_Segment_0 \[7_Segment 1.0\] " "2020.11.13.17:57:05 Progress: Adding a_7_Segment_0 \[7_Segment 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286625296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing module a_7_Segment_0 " "2020.11.13.17:57:06 Progress: Parameterizing module a_7_Segment_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.11.13.17:57:06 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing module clk_0 " "2020.11.13.17:57:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.11.13.17:57:06 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing module jtag_uart_0 " "2020.11.13.17:57:06 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.11.13.17:57:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing module nios2_gen2_0 " "2020.11.13.17:57:06 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.11.13.17:57:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing module onchip_memory2_0 " "2020.11.13.17:57:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Building connections " "2020.11.13.17:57:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Parameterizing connections " "2020.11.13.17:57:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Validating " "2020.11.13.17:57:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.13.17:57:06 Progress: Done reading input file " "2020.11.13.17:57:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286626718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2_2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System2_2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286627349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2_2: Generating system2_2 \"system2_2\" for QUARTUS_SYNTH " "System2_2: Generating system2_2 \"system2_2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286627807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A_7_Segment_0: \"system2_2\" instantiated 7_Segment \"a_7_Segment_0\" " "A_7_Segment_0: \"system2_2\" instantiated 7_Segment \"a_7_Segment_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286630695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system2_2_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system2_2_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286630700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_2_jtag_uart_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0003_jtag_uart_0_gen//system2_2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_2_jtag_uart_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0003_jtag_uart_0_gen//system2_2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286630700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system2_2_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system2_2_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286630922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system2_2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system2_2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286630925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system2_2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system2_2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286631392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system2_2_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system2_2_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286631396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_2_onchip_memory2_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0004_onchip_memory2_0_gen//system2_2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_2_onchip_memory2_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0004_onchip_memory2_0_gen//system2_2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286631396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system2_2_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system2_2_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286631799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system2_2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system2_2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286631805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286636801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286637006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286637229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286637434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system2_2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system2_2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286638484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system2_2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system2_2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286638488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system2_2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system2_2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286638491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system2_2_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system2_2_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286638500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system2_2_nios2_gen2_0_cpu --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0007_cpu_gen//system2_2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system2_2_nios2_gen2_0_cpu --dir=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8579_8788888387006753826.dir/0007_cpu_gen//system2_2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286638500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:18 (*) Starting Nios II generation " "Cpu: # 2020.11.13 17:57:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:18 (*)   Checking for plaintext license. " "Cpu: # 2020.11.13 17:57:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.11.13 17:57:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.11.13 17:57:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.11.13 17:57:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Plaintext license not found. " "Cpu: # 2020.11.13 17:57:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.11.13 17:57:19 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.11.13 17:57:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.11.13 17:57:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.11.13 17:57:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.11.13 17:57:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.11.13 17:57:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)   Creating all objects for CPU " "Cpu: # 2020.11.13 17:57:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:19 (*)     Testbench " "Cpu: # 2020.11.13 17:57:19 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)     Instruction decoding " "Cpu: # 2020.11.13 17:57:20 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)       Instruction fields " "Cpu: # 2020.11.13 17:57:20 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)       Instruction decodes " "Cpu: # 2020.11.13 17:57:20 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.11.13 17:57:20 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)       Instruction controls " "Cpu: # 2020.11.13 17:57:20 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)     Pipeline frontend " "Cpu: # 2020.11.13 17:57:20 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:20 (*)     Pipeline backend " "Cpu: # 2020.11.13 17:57:20 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:22 (*)   Generating RTL from CPU objects " "Cpu: # 2020.11.13 17:57:22 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:23 (*)   Creating encrypted RTL " "Cpu: # 2020.11.13 17:57:23 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.13 17:57:23 (*) Done Nios II generation " "Cpu: # 2020.11.13 17:57:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system2_2_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system2_2_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286643899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286644274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286644277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2_2: Done \"system2_2\" with 29 modules, 49 files " "System2_2: Done \"system2_2\" with 29 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286644277 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system2_2.qsys " "Finished elaborating Platform Designer system entity \"system2_2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286645198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/de0_nano_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/de0_nano_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_SoC_top_level.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645590 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_top_level " "Found entity 1: DE0_Nano_SoC_top_level" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/de0_nano_soc_7_segment_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/de0_nano_soc_7_segment_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_Soc_7_segment_extension-rtl " "Found design unit 1: DE0_Nano_Soc_7_segment_extension-rtl" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645591 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_Soc_7_segment_extension " "Found entity 1: DE0_Nano_Soc_7_segment_extension" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/custom_PIO.vhd " "Can't analyze file -- file output_files/custom_PIO.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605286645594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/custom_pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/custom_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "../hdl/custom_PIO.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/custom_PIO.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645596 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "../hdl/custom_PIO.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/custom_PIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "../hdl/clock_divider.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/clock_divider.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645597 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../hdl/clock_divider.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/clock_divider.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Segment_7-comp " "Found design unit 1: Segment_7-comp" {  } { { "../hdl/7_Segment_Decoder.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/7_Segment_Decoder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Segment_7 " "Found entity 1: Segment_7" {  } { { "../hdl/7_Segment_Decoder.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/7_Segment_Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/system2_2/submodules/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Segment_7-comp " "Found design unit 1: Segment_7-comp" {  } { { "db/ip/system2_2/submodules/7_segment_decoder.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/7_segment_decoder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Segment_7 " "Found entity 1: Segment_7" {  } { { "db/ip/system2_2/submodules/7_segment_decoder.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/7_segment_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system2_2/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system2_2/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645606 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system2_2/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system2_2/submodules/altera_merlin_master_agent.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system2_2/submodules/altera_merlin_master_translator.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645613 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system2_2/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system2_2/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system2_2/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system2_2/submodules/altera_reset_controller.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system2_2/submodules/altera_reset_synchronizer.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_irq_mapper " "Found entity 1: system2_2_irq_mapper" {  } { { "db/ip/system2_2/submodules/system2_2_irq_mapper.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_jtag_uart_0_sim_scfifo_w " "Found entity 1: system2_2_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645626 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_jtag_uart_0_scfifo_w " "Found entity 2: system2_2_jtag_uart_0_scfifo_w" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645626 ""} { "Info" "ISGN_ENTITY_NAME" "3 system2_2_jtag_uart_0_sim_scfifo_r " "Found entity 3: system2_2_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645626 ""} { "Info" "ISGN_ENTITY_NAME" "4 system2_2_jtag_uart_0_scfifo_r " "Found entity 4: system2_2_jtag_uart_0_scfifo_r" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645626 ""} { "Info" "ISGN_ENTITY_NAME" "5 system2_2_jtag_uart_0 " "Found entity 5: system2_2_jtag_uart_0" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0 " "Found entity 1: system2_2_mm_interconnect_0" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system2_2_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_cmd_demux " "Found entity 1: system2_2_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system2_2_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_cmd_mux " "Found entity 1: system2_2_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system2_2_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_router_default_decode " "Found entity 1: system2_2_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645641 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_mm_interconnect_0_router " "Found entity 2: system2_2_mm_interconnect_0_router" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: system2_2_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645643 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_mm_interconnect_0_router_001 " "Found entity 2: system2_2_mm_interconnect_0_router_001" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: system2_2_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645645 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_mm_interconnect_0_router_002 " "Found entity 2: system2_2_mm_interconnect_0_router_002" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system2_2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system2_2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system2_2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605286645646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_router_004_default_decode " "Found entity 1: system2_2_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645647 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_mm_interconnect_0_router_004 " "Found entity 2: system2_2_mm_interconnect_0_router_004" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_rsp_demux " "Found entity 1: system2_2_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system2_2_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_rsp_mux " "Found entity 1: system2_2_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system2_2_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0 " "Found entity 1: system2_2_nios2_gen2_0" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286645655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286645655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: system2_2_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "2 system2_2_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: system2_2_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "3 system2_2_nios2_gen2_0_cpu_bht_module " "Found entity 3: system2_2_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "4 system2_2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: system2_2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "5 system2_2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: system2_2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "6 system2_2_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: system2_2_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "7 system2_2_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: system2_2_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "8 system2_2_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: system2_2_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "9 system2_2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: system2_2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "10 system2_2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: system2_2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "11 system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "12 system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "13 system2_2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: system2_2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "14 system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "15 system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "16 system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "17 system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "18 system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "19 system2_2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: system2_2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "20 system2_2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: system2_2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "21 system2_2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: system2_2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "22 system2_2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: system2_2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "23 system2_2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: system2_2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "24 system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "25 system2_2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: system2_2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "26 system2_2_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: system2_2_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""} { "Info" "ISGN_ENTITY_NAME" "27 system2_2_nios2_gen2_0_cpu " "Found entity 27: system2_2_nios2_gen2_0_cpu" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system2_2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system2_2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system2_2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system2_2_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_nios2_gen2_0_cpu_test_bench " "Found entity 1: system2_2_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2_onchip_memory2_0 " "Found entity 1: system2_2_onchip_memory2_0" {  } { { "db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system2_2/system2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system2_2/system2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system2_2 " "Found entity 1: system2_2" {  } { { "db/ip/system2_2/system2_2.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_Soc_7_segment_extension " "Elaborating entity \"DE0_Nano_Soc_7_segment_extension\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605286646282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2 system2_2:u0 " "Elaborating entity \"system2_2\" for hierarchy \"system2_2:u0\"" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "u0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_7 system2_2:u0\|Segment_7:a_7_segment_0 " "Elaborating entity \"Segment_7\" for hierarchy \"system2_2:u0\|Segment_7:a_7_segment_0\"" {  } { { "db/ip/system2_2/system2_2.v" "a_7_segment_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_jtag_uart_0 system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system2_2_jtag_uart_0\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system2_2/system2_2.v" "jtag_uart_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_jtag_uart_0_scfifo_w system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w " "Elaborating entity \"system2_2_jtag_uart_0_scfifo_w\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "the_system2_2_jtag_uart_0_scfifo_w" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "wfifo" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646494 ""}  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605286646494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286646687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286646687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_w:the_system2_2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_jtag_uart_0_scfifo_r system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_r:the_system2_2_jtag_uart_0_scfifo_r " "Elaborating entity \"system2_2_jtag_uart_0_scfifo_r\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|system2_2_jtag_uart_0_scfifo_r:the_system2_2_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "the_system2_2_jtag_uart_0_scfifo_r" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "system2_2_jtag_uart_0_alt_jtag_atlantic" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286646941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286646941 ""}  } { { "db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605286646941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system2_2:u0\|system2_2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system2_2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system2_2_nios2_gen2_0\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system2_2/system2_2.v" "nios2_gen2_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system2_2_nios2_gen2_0_cpu\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v" "cpu" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_test_bench system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_test_bench:the_system2_2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_test_bench:the_system2_2_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_test_bench" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_ic_data_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_ic_data" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286647638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286647638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_data_module:system2_2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_ic_tag_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_ic_tag" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286647740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286647740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_ic_tag_module:system2_2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_bht_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_bht" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286647837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286647837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_bht_module:system2_2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_register_bank_a_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_register_bank_a" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286647938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286647938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_a_module:system2_2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_register_bank_b_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_b_module:system2_2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_register_bank_b_module:system2_2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_register_bank_b" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286647980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_mult_cell system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_mult_cell" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286648086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286648086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_mult_cell:the_system2_2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286648955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_dc_tag_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_dc_tag" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286650350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286650350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_tag_module:system2_2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_dc_data_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_dc_data" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286650452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286650452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_data_module:system2_2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_dc_victim_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_dc_victim" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286650559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286650559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_dc_victim_module:system2_2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_debug system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_break system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_itrace system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace\|system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode:system2_2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_dtrace\|system2_2_nios2_gen2_0_cpu_nios2_oci_td_mode:system2_2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_fifo system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286650979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo\|system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_pib system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_pib:the_system2_2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_pib:the_system2_2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_oci_im system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_im:the_system2_2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_oci_im:the_system2_2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_avalon_reg system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_nios2_ocimem system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "system2_2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286651211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286651211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_2_nios2_gen2_0_cpu_nios2_ocimem\|system2_2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_debug_slave_wrapper system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_debug_slave_tck system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|system2_2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|system2_2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system2_2_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_nios2_gen2_0_cpu_debug_slave_sysclk system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|system2_2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system2_2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|system2_2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system2_2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system2_2_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system2_2:u0\|system2_2_nios2_gen2_0:nios2_gen2_0\|system2_2_nios2_gen2_0_cpu:cpu\|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci\|system2_2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system2_2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_onchip_memory2_0 system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system2_2_onchip_memory2_0\" for hierarchy \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system2_2/system2_2.v" "onchip_memory2_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" "the_altsyncram" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system2_2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system2_2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605286651397 ""}  } { { "db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605286651397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9jn1 " "Found entity 1: altsyncram_9jn1" {  } { { "db/altsyncram_9jn1.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_9jn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286651459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286651459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9jn1 system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated " "Elaborating entity \"altsyncram_9jn1\" for hierarchy \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286651461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286652147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286652147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_9jn1.tdf" "decode3" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_9jn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286652187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286652187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"system2_2:u0\|system2_2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9jn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_9jn1.tdf" "mux2" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/altsyncram_9jn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system2_2_mm_interconnect_0\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system2_2/system2_2.v" "mm_interconnect_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:a_7_segment_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:a_7_segment_0_avalon_slave_0_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "a_7_segment_0_avalon_slave_0_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system2_2/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router:router " "Elaborating entity \"system2_2_mm_interconnect_0_router\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router:router\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "router" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_default_decode system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router:router\|system2_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system2_2_mm_interconnect_0_router_default_decode\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router:router\|system2_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_001 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system2_2_mm_interconnect_0_router_001\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "router_001" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_001_default_decode system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_001:router_001\|system2_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system2_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_001:router_001\|system2_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_002 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system2_2_mm_interconnect_0_router_002\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "router_002" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_002_default_decode system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_002:router_002\|system2_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system2_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_002:router_002\|system2_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_004 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system2_2_mm_interconnect_0_router_004\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "router_004" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_router_004_default_decode system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_004:router_004\|system2_2_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system2_2_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_router_004:router_004\|system2_2_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_cmd_demux system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system2_2_mm_interconnect_0_cmd_demux\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "cmd_demux" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_cmd_demux_001 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system2_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_cmd_mux system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system2_2_mm_interconnect_0_cmd_mux\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "cmd_mux" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_cmd_mux_002 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system2_2_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_rsp_demux system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system2_2_mm_interconnect_0_rsp_demux\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "rsp_demux" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_rsp_demux_002 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system2_2_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_rsp_mux system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system2_2_mm_interconnect_0_rsp_mux\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "rsp_mux" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_rsp_mux_001 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system2_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_avalon_st_adapter system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system2_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system2_2:u0\|system2_2_mm_interconnect_0:mm_interconnect_0\|system2_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system2_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system2_2_irq_mapper system2_2:u0\|system2_2_irq_mapper:irq_mapper " "Elaborating entity \"system2_2_irq_mapper\" for hierarchy \"system2_2:u0\|system2_2_irq_mapper:irq_mapper\"" {  } { { "db/ip/system2_2/system2_2.v" "irq_mapper" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system2_2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system2_2:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system2_2/system2_2.v" "rst_controller" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/system2_2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system2_2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system2_2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system2_2/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system2_2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system2_2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system2_2/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286652893 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" "the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/system2_2/submodules/system2_2_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1605286653481 "|DE0_Nano_Soc_7_segment_extension|system2_2:u0|system2_2_nios2_gen2_0:nios2_gen2_0|system2_2_nios2_gen2_0_cpu:cpu|system2_2_nios2_gen2_0_cpu_nios2_oci:the_system2_2_nios2_gen2_0_cpu_nios2_oci|system2_2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_2_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605286653979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.13.17:57:36 Progress: Loading sld301e1ffa/alt_sld_fab_wrapper_hw.tcl " "2020.11.13.17:57:36 Progress: Loading sld301e1ffa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286656522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286658487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286658577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286660339 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605286661007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld301e1ffa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld301e1ffa/alt_sld_fab.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/db/ip/sld301e1ffa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605286661384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286661384 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1605286664195 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1605286664195 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1605286664222 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1605286664222 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1605286664222 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1605286664222 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1605286664222 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605286664232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SelSeg\[7\] GND " "Pin \"SelSeg\[7\]\" is stuck at GND" {  } { { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605286665644 "|DE0_Nano_Soc_7_segment_extension|SelSeg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605286665644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286665831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605286667106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286667289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/output_files/fpga_intro.map.smsg " "Generated suppressed messages file E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/quartus/output_files/fpga_intro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286667642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605286668779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605286668779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3801 " "Implemented 3801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605286669082 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605286669082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3406 " "Implemented 3406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605286669082 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605286669082 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605286669082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605286669082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605286669117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 17:57:49 2020 " "Processing ended: Fri Nov 13 17:57:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605286669117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605286669117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605286669117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605286669117 ""}
