# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CUSUM.ip_user_files/ipstatic/hdl" \
"../../../../CUSUM.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../../CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v" \
"../../../../CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v" \
"../../../../CUSUM.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v" \
"../../../../CUSUM.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
