

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_709_1_proc'
================================================================
* Date:           Sat May 17 16:08:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  9.478 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.198 us|  0.198 us|   17|   17|  loop auto-rewind stp (delay=5 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_after_neighbohood_fu_142  |after_neighbohood  |        3|        3|  33.000 ns|  33.000 ns|    1|    1|      yes|
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_709_1  |       16|       16|         6|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%global_count2 = alloca i32 1"   --->   Operation 10 'alloca' 'global_count2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 15 'read' 'p_read_5' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 16 'read' 'p_read_6' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 18 'read' 'p_read_8' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%p_read_9 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%p_read_11 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 21 'read' 'p_read_11' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %global_count2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln709 = br void %for.inc.split.i" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 24 'br' 'br_ln709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 25 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i1_load, i3 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln712 = icmp_ne  i7 %shl_ln, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 27 'icmp' 'icmp_ln712' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %p_read_11, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln712_1)   --->   "%xor_ln712 = xor i7 %shl_ln, i7 127" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 29 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln712)   --->   "%select_ln712 = select i1 %icmp_ln712, i128 %tmp, i128 %p_read_11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 30 'select' 'select_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln712_1 = select i1 %icmp_ln712, i7 %xor_ln712, i7 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 31 'select' 'select_ln712_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i7 %select_ln712_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 32 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 33 'lshr' 'lshr_ln712' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i128 %lshr_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 34 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln712_2 = select i1 %icmp_ln712, i8 3, i8 255" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 35 'select' 'select_ln712_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.22ns)   --->   "%and_ln712 = and i8 %trunc_ln712, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 36 'and' 'and_ln712' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713)   --->   "%tmp_7 = partselect i128 @llvm.part.select.i128, i128 %p_read_10, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 37 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713)   --->   "%select_ln713 = select i1 %icmp_ln712, i128 %tmp_7, i128 %p_read_10" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 38 'select' 'select_ln713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713 = lshr i128 %select_ln713, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 39 'lshr' 'lshr_ln713' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln713 = trunc i128 %lshr_ln713" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 40 'trunc' 'trunc_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.22ns)   --->   "%and_ln713 = and i8 %trunc_ln713, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 41 'and' 'and_ln713' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_1)   --->   "%tmp_8 = partselect i128 @llvm.part.select.i128, i128 %p_read_9, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 42 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_1)   --->   "%select_ln713_1 = select i1 %icmp_ln712, i128 %tmp_8, i128 %p_read_9" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 43 'select' 'select_ln713_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_1 = lshr i128 %select_ln713_1, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 44 'lshr' 'lshr_ln713_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln713_1 = trunc i128 %lshr_ln713_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 45 'trunc' 'trunc_ln713_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.22ns)   --->   "%and_ln713_1 = and i8 %trunc_ln713_1, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 46 'and' 'and_ln713_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_2)   --->   "%tmp_9 = partselect i128 @llvm.part.select.i128, i128 %p_read_8, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 47 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_2)   --->   "%select_ln713_2 = select i1 %icmp_ln712, i128 %tmp_9, i128 %p_read_8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 48 'select' 'select_ln713_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_2 = lshr i128 %select_ln713_2, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 49 'lshr' 'lshr_ln713_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln713_2 = trunc i128 %lshr_ln713_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 50 'trunc' 'trunc_ln713_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.22ns)   --->   "%and_ln713_2 = and i8 %trunc_ln713_2, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 51 'and' 'and_ln713_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_3)   --->   "%tmp_10 = partselect i128 @llvm.part.select.i128, i128 %p_read_7, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 52 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_3)   --->   "%select_ln713_3 = select i1 %icmp_ln712, i128 %tmp_10, i128 %p_read_7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 53 'select' 'select_ln713_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_3 = lshr i128 %select_ln713_3, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 54 'lshr' 'lshr_ln713_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln713_3 = trunc i128 %lshr_ln713_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 55 'trunc' 'trunc_ln713_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.22ns)   --->   "%and_ln713_3 = and i8 %trunc_ln713_3, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 56 'and' 'and_ln713_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_4)   --->   "%tmp_11 = partselect i128 @llvm.part.select.i128, i128 %p_read_6, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 57 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln713_4)   --->   "%select_ln713_4 = select i1 %icmp_ln712, i128 %tmp_11, i128 %p_read_6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 58 'select' 'select_ln713_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln713_4 = lshr i128 %select_ln713_4, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 59 'lshr' 'lshr_ln713_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln713_4 = trunc i128 %lshr_ln713_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 60 'trunc' 'trunc_ln713_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.22ns)   --->   "%and_ln713_4 = and i8 %trunc_ln713_4, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:713->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 61 'and' 'and_ln713_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714)   --->   "%tmp_12 = partselect i128 @llvm.part.select.i128, i128 %p_read_5, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 62 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714)   --->   "%select_ln714 = select i1 %icmp_ln712, i128 %tmp_12, i128 %p_read_5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 63 'select' 'select_ln714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714 = lshr i128 %select_ln714, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 64 'lshr' 'lshr_ln714' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln714 = trunc i128 %lshr_ln714" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 65 'trunc' 'trunc_ln714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.22ns)   --->   "%and_ln714 = and i8 %trunc_ln714, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 66 'and' 'and_ln714' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_1)   --->   "%tmp_13 = partselect i128 @llvm.part.select.i128, i128 %p_read_4, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 67 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_1)   --->   "%select_ln714_1 = select i1 %icmp_ln712, i128 %tmp_13, i128 %p_read_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 68 'select' 'select_ln714_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_1 = lshr i128 %select_ln714_1, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 69 'lshr' 'lshr_ln714_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln714_1 = trunc i128 %lshr_ln714_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 70 'trunc' 'trunc_ln714_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.22ns)   --->   "%and_ln714_1 = and i8 %trunc_ln714_1, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 71 'and' 'and_ln714_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_2)   --->   "%tmp_14 = partselect i128 @llvm.part.select.i128, i128 %p_read_3, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 72 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_2)   --->   "%select_ln714_2 = select i1 %icmp_ln712, i128 %tmp_14, i128 %p_read_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 73 'select' 'select_ln714_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_2 = lshr i128 %select_ln714_2, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 74 'lshr' 'lshr_ln714_2' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln714_2 = trunc i128 %lshr_ln714_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 75 'trunc' 'trunc_ln714_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.22ns)   --->   "%and_ln714_2 = and i8 %trunc_ln714_2, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 76 'and' 'and_ln714_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_3)   --->   "%tmp_15 = partselect i128 @llvm.part.select.i128, i128 %p_read_2, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 77 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_3)   --->   "%select_ln714_3 = select i1 %icmp_ln712, i128 %tmp_15, i128 %p_read_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 78 'select' 'select_ln714_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_3 = lshr i128 %select_ln714_3, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 79 'lshr' 'lshr_ln714_3' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln714_3 = trunc i128 %lshr_ln714_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 80 'trunc' 'trunc_ln714_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.22ns)   --->   "%and_ln714_3 = and i8 %trunc_ln714_3, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 81 'and' 'and_ln714_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_4)   --->   "%tmp_16 = partselect i128 @llvm.part.select.i128, i128 %p_read_1, i32 127, i32 0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 82 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln714_4)   --->   "%select_ln714_4 = select i1 %icmp_ln712, i128 %tmp_16, i128 %p_read_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 83 'select' 'select_ln714_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln714_4 = lshr i128 %select_ln714_4, i128 %zext_ln712" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 84 'lshr' 'lshr_ln714_4' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln714_4 = trunc i128 %lshr_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 85 'trunc' 'trunc_ln714_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.22ns)   --->   "%and_ln714_4 = and i8 %trunc_ln714_4, i8 %select_ln712_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:714->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 86 'and' 'and_ln714_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.70ns)   --->   "%i = add i4 %i1_load, i4 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 87 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln709 = icmp_eq  i4 %i1_load, i4 11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 88 'icmp' 'icmp_ln709' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln709 = store i4 %i, i4 %i1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 89 'store' 'store_ln709' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln709 = br i1 %icmp_ln709, void %for.inc.split.i, void %Loop_VITIS_LOOP_709_1_proc.exit" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 90 'br' 'br_ln709' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.47>
ST_2 : Operation 91 [5/5] (9.47ns)   --->   "%trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 91 'call' 'trunc_ln712_1_i' <Predicate = true> <Delay = 9.47> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 9.47>
ST_3 : Operation 92 [4/5] (9.47ns)   --->   "%trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 92 'call' 'trunc_ln712_1_i' <Predicate = true> <Delay = 9.47> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 9.47>
ST_4 : Operation 93 [3/5] (9.47ns)   --->   "%trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 93 'call' 'trunc_ln712_1_i' <Predicate = true> <Delay = 9.47> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 9.47>
ST_5 : Operation 94 [2/5] (9.47ns)   --->   "%trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 94 'call' 'trunc_ln712_1_i' <Predicate = true> <Delay = 9.47> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 9.36>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%global_count2_load = load i2 %global_count2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 95 'load' 'global_count2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 96 'specpipeline' 'specpipeline_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln708 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:709->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 98 'specloopname' 'specloopname_ln709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/5] (8.54ns)   --->   "%trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 99 'call' 'trunc_ln712_1_i' <Predicate = true> <Delay = 8.54> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 100 [1/1] (0.43ns)   --->   "%global_count = add i2 %trunc_ln712_1_i, i2 %global_count2_load" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 100 'add' 'global_count' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln712 = store i2 %global_count, i2 %global_count2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712->/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 101 'store' 'store_ln712' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 102 [1/1] (0.38ns)   --->   "%ret_ln708 = ret i2 %global_count" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:708]   --->   Operation 102 'ret' 'ret_ln708' <Predicate = (icmp_ln709)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                      (alloca           ) [ 0100000]
global_count2           (alloca           ) [ 0111111]
p_read_1                (read             ) [ 0000000]
p_read_2                (read             ) [ 0000000]
p_read_3                (read             ) [ 0000000]
p_read_4                (read             ) [ 0000000]
p_read_5                (read             ) [ 0000000]
p_read_6                (read             ) [ 0000000]
p_read_7                (read             ) [ 0000000]
p_read_8                (read             ) [ 0000000]
p_read_9                (read             ) [ 0000000]
p_read_10               (read             ) [ 0000000]
p_read_11               (read             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln709                (br               ) [ 0000000]
i1_load                 (load             ) [ 0000000]
shl_ln                  (bitconcatenate   ) [ 0000000]
icmp_ln712              (icmp             ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
xor_ln712               (xor              ) [ 0000000]
select_ln712            (select           ) [ 0000000]
select_ln712_1          (select           ) [ 0000000]
zext_ln712              (zext             ) [ 0000000]
lshr_ln712              (lshr             ) [ 0000000]
trunc_ln712             (trunc            ) [ 0000000]
select_ln712_2          (select           ) [ 0000000]
and_ln712               (and              ) [ 0111111]
tmp_7                   (partselect       ) [ 0000000]
select_ln713            (select           ) [ 0000000]
lshr_ln713              (lshr             ) [ 0000000]
trunc_ln713             (trunc            ) [ 0000000]
and_ln713               (and              ) [ 0111111]
tmp_8                   (partselect       ) [ 0000000]
select_ln713_1          (select           ) [ 0000000]
lshr_ln713_1            (lshr             ) [ 0000000]
trunc_ln713_1           (trunc            ) [ 0000000]
and_ln713_1             (and              ) [ 0111111]
tmp_9                   (partselect       ) [ 0000000]
select_ln713_2          (select           ) [ 0000000]
lshr_ln713_2            (lshr             ) [ 0000000]
trunc_ln713_2           (trunc            ) [ 0000000]
and_ln713_2             (and              ) [ 0111111]
tmp_10                  (partselect       ) [ 0000000]
select_ln713_3          (select           ) [ 0000000]
lshr_ln713_3            (lshr             ) [ 0000000]
trunc_ln713_3           (trunc            ) [ 0000000]
and_ln713_3             (and              ) [ 0111111]
tmp_11                  (partselect       ) [ 0000000]
select_ln713_4          (select           ) [ 0000000]
lshr_ln713_4            (lshr             ) [ 0000000]
trunc_ln713_4           (trunc            ) [ 0000000]
and_ln713_4             (and              ) [ 0111111]
tmp_12                  (partselect       ) [ 0000000]
select_ln714            (select           ) [ 0000000]
lshr_ln714              (lshr             ) [ 0000000]
trunc_ln714             (trunc            ) [ 0000000]
and_ln714               (and              ) [ 0111111]
tmp_13                  (partselect       ) [ 0000000]
select_ln714_1          (select           ) [ 0000000]
lshr_ln714_1            (lshr             ) [ 0000000]
trunc_ln714_1           (trunc            ) [ 0000000]
and_ln714_1             (and              ) [ 0111111]
tmp_14                  (partselect       ) [ 0000000]
select_ln714_2          (select           ) [ 0000000]
lshr_ln714_2            (lshr             ) [ 0000000]
trunc_ln714_2           (trunc            ) [ 0000000]
and_ln714_2             (and              ) [ 0111111]
tmp_15                  (partselect       ) [ 0000000]
select_ln714_3          (select           ) [ 0000000]
lshr_ln714_3            (lshr             ) [ 0000000]
trunc_ln714_3           (trunc            ) [ 0000000]
and_ln714_3             (and              ) [ 0111111]
tmp_16                  (partselect       ) [ 0000000]
select_ln714_4          (select           ) [ 0000000]
lshr_ln714_4            (lshr             ) [ 0000000]
trunc_ln714_4           (trunc            ) [ 0000000]
and_ln714_4             (and              ) [ 0111111]
i                       (add              ) [ 0000000]
icmp_ln709              (icmp             ) [ 0111111]
store_ln709             (store            ) [ 0000000]
br_ln709                (br               ) [ 0000000]
global_count2_load      (load             ) [ 0000000]
specpipeline_ln708      (specpipeline     ) [ 0000000]
speclooptripcount_ln708 (speclooptripcount) [ 0000000]
specloopname_ln709      (specloopname     ) [ 0000000]
trunc_ln712_1_i         (call             ) [ 0000000]
global_count            (add              ) [ 0000000]
store_ln712             (store            ) [ 0000000]
ret_ln708               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="after_neighbohood"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="global_count2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_count2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_3_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_5_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_6_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_7_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_8_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_9_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_10_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_11_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_after_neighbohood_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="0" index="3" bw="8" slack="1"/>
<pin id="147" dir="0" index="4" bw="8" slack="1"/>
<pin id="148" dir="0" index="5" bw="8" slack="1"/>
<pin id="149" dir="0" index="6" bw="8" slack="1"/>
<pin id="150" dir="0" index="7" bw="8" slack="1"/>
<pin id="151" dir="0" index="8" bw="8" slack="1"/>
<pin id="152" dir="0" index="9" bw="8" slack="1"/>
<pin id="153" dir="0" index="10" bw="8" slack="1"/>
<pin id="154" dir="0" index="11" bw="8" slack="1"/>
<pin id="155" dir="1" index="12" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="trunc_ln712_1_i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i1_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln712_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln712/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln712_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln712/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln712_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="0"/>
<pin id="203" dir="0" index="2" bw="128" slack="0"/>
<pin id="204" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln712_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln712_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lshr_ln712_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln712/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln712_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln712_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln712_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln712/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="0"/>
<pin id="246" dir="0" index="1" bw="128" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln713_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="128" slack="0"/>
<pin id="257" dir="0" index="2" bw="128" slack="0"/>
<pin id="258" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lshr_ln713_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln713_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="128" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln713_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="128" slack="0"/>
<pin id="280" dir="0" index="1" bw="128" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln713_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="0" index="2" bw="128" slack="0"/>
<pin id="292" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln713_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="128" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="0"/>
<pin id="299" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln713_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="128" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln713_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln713_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="0"/>
<pin id="325" dir="0" index="2" bw="128" slack="0"/>
<pin id="326" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lshr_ln713_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln713_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="128" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln713_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_10_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="0" index="1" bw="128" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln713_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="128" slack="0"/>
<pin id="359" dir="0" index="2" bw="128" slack="0"/>
<pin id="360" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lshr_ln713_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="128" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln713_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="128" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln713_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_3/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_11_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="128" slack="0"/>
<pin id="382" dir="0" index="1" bw="128" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="0" index="3" bw="1" slack="0"/>
<pin id="385" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln713_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="128" slack="0"/>
<pin id="393" dir="0" index="2" bw="128" slack="0"/>
<pin id="394" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="lshr_ln713_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="128" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln713_4/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln713_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln713_4/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="and_ln713_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln713_4/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="128" slack="0"/>
<pin id="416" dir="0" index="1" bw="128" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="0" index="3" bw="1" slack="0"/>
<pin id="419" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln714_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="128" slack="0"/>
<pin id="427" dir="0" index="2" bw="128" slack="0"/>
<pin id="428" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="lshr_ln714_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="128" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln714_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="128" slack="0"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln714_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="3" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="0" index="1" bw="128" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="1" slack="0"/>
<pin id="453" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln714_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="128" slack="0"/>
<pin id="461" dir="0" index="2" bw="128" slack="0"/>
<pin id="462" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="lshr_ln714_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="128" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_1/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln714_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="128" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_1/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln714_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_14_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="128" slack="0"/>
<pin id="484" dir="0" index="1" bw="128" slack="0"/>
<pin id="485" dir="0" index="2" bw="8" slack="0"/>
<pin id="486" dir="0" index="3" bw="1" slack="0"/>
<pin id="487" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln714_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="128" slack="0"/>
<pin id="495" dir="0" index="2" bw="128" slack="0"/>
<pin id="496" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_2/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="lshr_ln714_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="128" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_2/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln714_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="128" slack="0"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_2/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln714_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_2/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_15_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="0"/>
<pin id="518" dir="0" index="1" bw="128" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="0" index="3" bw="1" slack="0"/>
<pin id="521" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln714_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="128" slack="0"/>
<pin id="529" dir="0" index="2" bw="128" slack="0"/>
<pin id="530" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_3/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="lshr_ln714_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="128" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_3/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln714_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="128" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_3/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln714_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_3/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_16_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="0" index="1" bw="128" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="0" index="3" bw="1" slack="0"/>
<pin id="555" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln714_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="128" slack="0"/>
<pin id="563" dir="0" index="2" bw="128" slack="0"/>
<pin id="564" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln714_4/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="lshr_ln714_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="128" slack="0"/>
<pin id="570" dir="0" index="1" bw="7" slack="0"/>
<pin id="571" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln714_4/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln714_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln714_4/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln714_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="3" slack="0"/>
<pin id="581" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln714_4/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln709_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln709/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln709_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln709/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="global_count2_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="5"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_count2_load/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="global_count_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_count/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln712_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="0" index="1" bw="2" slack="5"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/6 "/>
</bind>
</comp>

<comp id="615" class="1005" name="i1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="global_count2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="global_count2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="and_ln712_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln712 "/>
</bind>
</comp>

<comp id="634" class="1005" name="and_ln713_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713 "/>
</bind>
</comp>

<comp id="639" class="1005" name="and_ln713_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="and_ln713_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="and_ln713_3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="and_ln713_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln713_4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="and_ln714_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714 "/>
</bind>
</comp>

<comp id="664" class="1005" name="and_ln714_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="and_ln714_2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_2 "/>
</bind>
</comp>

<comp id="674" class="1005" name="and_ln714_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="and_ln714_4_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln714_4 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln709_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="5"/>
<pin id="686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln709 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="136" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="170" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="178" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="136" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="178" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="194" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="200" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="178" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="226" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="230" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="130" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="178" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="244" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="130" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="216" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="230" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="124" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="178" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="278" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="124" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="216" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="230" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="118" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="178" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="312" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="118" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="216" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="230" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="112" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="361"><net_src comp="178" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="346" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="112" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="216" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="230" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="106" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="395"><net_src comp="178" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="380" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="106" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="216" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="230" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="100" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="429"><net_src comp="178" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="414" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="100" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="216" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="230" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="36" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="94" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="463"><net_src comp="178" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="448" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="94" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="216" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="230" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="88" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="38" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="497"><net_src comp="178" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="482" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="88" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="216" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="230" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="82" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="40" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="531"><net_src comp="178" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="516" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="82" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="216" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="230" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="36" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="76" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="38" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="178" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="550" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="76" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="216" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="230" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="167" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="167" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="50" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="584" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="608"><net_src comp="142" pin="12"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="68" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="625"><net_src comp="72" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="632"><net_src comp="238" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="637"><net_src comp="272" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="642"><net_src comp="306" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="647"><net_src comp="340" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="652"><net_src comp="374" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="657"><net_src comp="408" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="662"><net_src comp="442" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="667"><net_src comp="476" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="672"><net_src comp="510" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="677"><net_src comp="544" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="682"><net_src comp="578" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="687"><net_src comp="590" pin="2"/><net_sink comp="684" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_VITIS_LOOP_709_1_proc : p_read | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read1 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read2 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read3 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read4 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read5 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read6 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read7 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read8 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read9 | {1 }
	Port: Loop_VITIS_LOOP_709_1_proc : p_read10 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i1_load : 1
		shl_ln : 2
		icmp_ln712 : 3
		xor_ln712 : 3
		select_ln712 : 4
		select_ln712_1 : 3
		zext_ln712 : 4
		lshr_ln712 : 5
		trunc_ln712 : 6
		select_ln712_2 : 4
		and_ln712 : 7
		select_ln713 : 4
		lshr_ln713 : 5
		trunc_ln713 : 6
		and_ln713 : 7
		select_ln713_1 : 4
		lshr_ln713_1 : 5
		trunc_ln713_1 : 6
		and_ln713_1 : 7
		select_ln713_2 : 4
		lshr_ln713_2 : 5
		trunc_ln713_2 : 6
		and_ln713_2 : 7
		select_ln713_3 : 4
		lshr_ln713_3 : 5
		trunc_ln713_3 : 6
		and_ln713_3 : 7
		select_ln713_4 : 4
		lshr_ln713_4 : 5
		trunc_ln713_4 : 6
		and_ln713_4 : 7
		select_ln714 : 4
		lshr_ln714 : 5
		trunc_ln714 : 6
		and_ln714 : 7
		select_ln714_1 : 4
		lshr_ln714_1 : 5
		trunc_ln714_1 : 6
		and_ln714_1 : 7
		select_ln714_2 : 4
		lshr_ln714_2 : 5
		trunc_ln714_2 : 6
		and_ln714_2 : 7
		select_ln714_3 : 4
		lshr_ln714_3 : 5
		trunc_ln714_3 : 6
		and_ln714_3 : 7
		select_ln714_4 : 4
		lshr_ln714_4 : 5
		trunc_ln714_4 : 6
		and_ln714_4 : 7
		i : 2
		icmp_ln709 : 2
		store_ln709 : 3
		br_ln709 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		global_count : 1
		store_ln712 : 2
		ret_ln708 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       lshr_ln712_fu_220      |    0    |   423   |
|          |       lshr_ln713_fu_262      |    0    |   423   |
|          |      lshr_ln713_1_fu_296     |    0    |   423   |
|          |      lshr_ln713_2_fu_330     |    0    |   423   |
|          |      lshr_ln713_3_fu_364     |    0    |   423   |
|   lshr   |      lshr_ln713_4_fu_398     |    0    |   423   |
|          |       lshr_ln714_fu_432      |    0    |   423   |
|          |      lshr_ln714_1_fu_466     |    0    |   423   |
|          |      lshr_ln714_2_fu_500     |    0    |   423   |
|          |      lshr_ln714_3_fu_534     |    0    |   423   |
|          |      lshr_ln714_4_fu_568     |    0    |   423   |
|----------|------------------------------|---------|---------|
|   call   | grp_after_neighbohood_fu_142 |   234   |   3188  |
|----------|------------------------------|---------|---------|
|          |      select_ln712_fu_200     |    0    |   123   |
|          |     select_ln712_1_fu_208    |    0    |    7    |
|          |     select_ln712_2_fu_230    |    0    |    3    |
|          |      select_ln713_fu_254     |    0    |   123   |
|          |     select_ln713_1_fu_288    |    0    |   123   |
|          |     select_ln713_2_fu_322    |    0    |   123   |
|  select  |     select_ln713_3_fu_356    |    0    |   123   |
|          |     select_ln713_4_fu_390    |    0    |   123   |
|          |      select_ln714_fu_424     |    0    |   123   |
|          |     select_ln714_1_fu_458    |    0    |   123   |
|          |     select_ln714_2_fu_492    |    0    |   123   |
|          |     select_ln714_3_fu_526    |    0    |   123   |
|          |     select_ln714_4_fu_560    |    0    |   123   |
|----------|------------------------------|---------|---------|
|          |       and_ln712_fu_238       |    0    |    8    |
|          |       and_ln713_fu_272       |    0    |    8    |
|          |      and_ln713_1_fu_306      |    0    |    8    |
|          |      and_ln713_2_fu_340      |    0    |    8    |
|          |      and_ln713_3_fu_374      |    0    |    8    |
|    and   |      and_ln713_4_fu_408      |    0    |    8    |
|          |       and_ln714_fu_442       |    0    |    8    |
|          |      and_ln714_1_fu_476      |    0    |    8    |
|          |      and_ln714_2_fu_510      |    0    |    8    |
|          |      and_ln714_3_fu_544      |    0    |    8    |
|          |      and_ln714_4_fu_578      |    0    |    8    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln712_fu_178      |    0    |    14   |
|          |       icmp_ln709_fu_590      |    0    |    12   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_584           |    0    |    12   |
|          |      global_count_fu_604     |    0    |    9    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln712_fu_194       |    0    |    7    |
|----------|------------------------------|---------|---------|
|          |      p_read_1_read_fu_76     |    0    |    0    |
|          |      p_read_2_read_fu_82     |    0    |    0    |
|          |      p_read_3_read_fu_88     |    0    |    0    |
|          |      p_read_4_read_fu_94     |    0    |    0    |
|          |     p_read_5_read_fu_100     |    0    |    0    |
|   read   |     p_read_6_read_fu_106     |    0    |    0    |
|          |     p_read_7_read_fu_112     |    0    |    0    |
|          |     p_read_8_read_fu_118     |    0    |    0    |
|          |     p_read_9_read_fu_124     |    0    |    0    |
|          |     p_read_10_read_fu_130    |    0    |    0    |
|          |     p_read_11_read_fu_136    |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_170        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_184          |    0    |    0    |
|          |         tmp_7_fu_244         |    0    |    0    |
|          |         tmp_8_fu_278         |    0    |    0    |
|          |         tmp_9_fu_312         |    0    |    0    |
|          |         tmp_10_fu_346        |    0    |    0    |
|partselect|         tmp_11_fu_380        |    0    |    0    |
|          |         tmp_12_fu_414        |    0    |    0    |
|          |         tmp_13_fu_448        |    0    |    0    |
|          |         tmp_14_fu_482        |    0    |    0    |
|          |         tmp_15_fu_516        |    0    |    0    |
|          |         tmp_16_fu_550        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln712_fu_216      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln712_fu_226      |    0    |    0    |
|          |      trunc_ln713_fu_268      |    0    |    0    |
|          |     trunc_ln713_1_fu_302     |    0    |    0    |
|          |     trunc_ln713_2_fu_336     |    0    |    0    |
|          |     trunc_ln713_3_fu_370     |    0    |    0    |
|   trunc  |     trunc_ln713_4_fu_404     |    0    |    0    |
|          |      trunc_ln714_fu_438      |    0    |    0    |
|          |     trunc_ln714_1_fu_472     |    0    |    0    |
|          |     trunc_ln714_2_fu_506     |    0    |    0    |
|          |     trunc_ln714_3_fu_540     |    0    |    0    |
|          |     trunc_ln714_4_fu_574     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |   234   |   9346  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  and_ln712_reg_629  |    8   |
| and_ln713_1_reg_639 |    8   |
| and_ln713_2_reg_644 |    8   |
| and_ln713_3_reg_649 |    8   |
| and_ln713_4_reg_654 |    8   |
|  and_ln713_reg_634  |    8   |
| and_ln714_1_reg_664 |    8   |
| and_ln714_2_reg_669 |    8   |
| and_ln714_3_reg_674 |    8   |
| and_ln714_4_reg_679 |    8   |
|  and_ln714_reg_659  |    8   |
|global_count2_reg_622|    2   |
|      i1_reg_615     |    4   |
|  icmp_ln709_reg_684 |    1   |
+---------------------+--------+
|        Total        |   95   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   234  |  9346  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   329  |  9346  |
+-----------+--------+--------+
