<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-timegroups -s 2 -u 1000 -n 3 -fastpaths -xml WarpLC.twx WarpLC.ncd -o
WarpLC.twr WarpLC.pcf -ucf PLL.ucf

</twCmdLine><twDesign>WarpLC.ncd</twDesign><twDesignPath>WarpLC.ncd</twDesignPath><twPCF>WarpLC.pcf</twPCF><twPcfPath>WarpLC.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twUnconst></twUnconst><twUnconstLimit>1000</twUnconstLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="13.948" period="15.000" constraintValue="15.000" deviceLimit="1.052" freqLimit="950.570" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKOUT0" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="cg/pll/clkout0"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CPU_nSTERM_A = FROM &quot;FSB_A&quot; TO &quot;CPU_nSTERM&quot; 15ns;" ScopeName="">TS_CPU_nSTERM_A = MAXDELAY FROM TIMEGRP &quot;FSB_A&quot; TO TIMEGRP &quot;CPU_nSTERM&quot; 15 ns;</twConstName><twItemCnt>22</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.879</twMaxDel></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU_nSTERM (D12.PAD), 22 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathFromToDelay"><twSlack>7.121</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>7.879</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>3.711</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>7.879</twTotDel><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathFromToDelay"><twSlack>7.227</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>7.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>3.618</twLogDel><twRouteDel>4.155</twRouteDel><twTotDel>7.773</twTotDel><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathFromToDelay"><twSlack>7.243</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>3.828</twLogDel><twRouteDel>3.929</twRouteDel><twTotDel>7.757</twTotDel><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CPU_nSTERM_A = MAXDELAY FROM TIMEGRP &quot;FSB_A&quot; TO TIMEGRP &quot;CPU_nSTERM&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU_nSTERM (D12.PAD), 22 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="17"><twSlack>3.026</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>1.530</twRouteDel><twTotDel>3.026</twTotDel><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="18"><twSlack>3.039</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>3.039</twTotDel><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="19"><twSlack>3.074</twSlack><twSrc BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.501</twLogDel><twRouteDel>1.573</twRouteDel><twTotDel>3.074</twTotDel><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbcper_I" slack="27.334" period="30.000" constraintValue="30.000" deviceLimit="2.666" freqLimit="375.094" physResource="cg/pll/clkfbout_bufg/I0" logResource="cg/pll/clkfbout_bufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="cg/pll/clkfbout"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tockper" slack="27.751" period="30.000" constraintValue="30.000" deviceLimit="2.249" freqLimit="444.642" physResource="CLKFB_OUT_OBUF/CLK0" logResource="cg/pll/clkfbout_oddr/CK0" locationPin="OLOGIC_X1Y62.CLK0" clockNet="cg/pll/clkfb_bufg_out"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tockper" slack="27.960" period="30.000" constraintValue="30.000" deviceLimit="2.040" freqLimit="490.196" physResource="CLKFB_OUT_OBUF/CLK1" logResource="cg/pll/clkfbout_oddr/CK1" locationPin="OLOGIC_X1Y62.CLK1" clockNet="cg/pll/clkfb_bufg_out"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.689</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLK_inst (OLOGIC_X1Y61.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.311</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLK_inst</twDest><twTotPathDel>4.087</twTotPathDel><twClkSkew dest = "1.205" src = "0.691">-0.514</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLK_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>][292_3_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>][292_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>cg/CPUCLK_inst</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>2.342</twRouteDel><twTotDel>4.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLK_inst (OLOGIC_X1Y61.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.624</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLK_inst</twDest><twTotPathDel>3.774</twTotPathDel><twClkSkew dest = "1.205" src = "0.691">-0.514</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLK_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>][292_3_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.008</twDelInfo><twComp>][292_3</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>cg/CPUCLK_inst</twBEL></twPathDel><twLogDel>1.610</twLogDel><twRouteDel>2.164</twRouteDel><twTotDel>3.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/FPUCLK_inst (OLOGIC_X11Y61.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.401</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/FPUCLK_inst</twDest><twTotPathDel>2.966</twTotPathDel><twClkSkew dest = "0.800" src = "0.317">-0.483</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>OLOGIC_X11Y61.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLKr (SLICE_X20Y61.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLKr</twDest><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLKr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>][292_3_INV_0</twBEL><twBEL>cg/CPUCLKr</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/FPUCLK_inst (OLOGIC_X11Y61.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/FPUCLK_inst</twDest><twTotPathDel>0.857</twTotPathDel><twClkSkew dest = "0.269" src = "0.077">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X11Y61.CLK0</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ENBRDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.736</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.736</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X20Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>][292_3_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>][292_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ENB</twDelType><twDelInfo twEdge="twFalling">-0.044</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y31.CLKAWRCLK" clockNet="FSBCLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y31.CLKBRDCLK" clockNet="FSBCLK"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tbcper_I" slack="12.334" period="15.000" constraintValue="15.000" deviceLimit="2.666" freqLimit="375.094" physResource="cg/pll/clkout1_buf/I0" logResource="cg/pll/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="cg/pll/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="UNCONSTOFFSETINCLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Unconstrained OFFSET IN BEFORE analysis for clock &quot;FSBCLK&quot; </twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.910</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstOffIn anchorID="44" twDataPathType="twDataPathMaxDelay"><twOff>8.910</twOff><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">2.643</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.643</twRouteDel><twTotDel>4.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>-4.014</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstOffIn anchorID="46" twDataPathType="twDataPathMaxDelay"><twOff>8.905</twOff><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">2.638</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>4.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>-4.014</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstOffIn anchorID="48" twDataPathType="twDataPathMaxDelay"><twOff>8.878</twOff><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR8</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">2.611</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.611</twRouteDel><twTotDel>4.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>-4.014</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Unconstrained OFFSET IN BEFORE analysis for clock &quot;FSBCLK&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstOffIn anchorID="50" twDataPathType="twDataPathMinDelay"><twOff>4.005</twOff><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.763</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">1.189</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>-1.823</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstOffIn anchorID="52" twDataPathType="twDataPathMinDelay"><twOff>4.007</twOff><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.763</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">1.191</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>-1.823</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstOffIn anchorID="54" twDataPathType="twDataPathMinDelay"><twOff>4.008</twOff><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.763</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">1.192</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>-1.823</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="55" twConstType="UNCONSTOFFSETOUTCLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Unconstrained OFFSET OUT AFTER analysis for clock &quot;FSBCLK&quot; </twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.139</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FSB_D&lt;2&gt; (C5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstOffOut anchorID="57" twDataPathType="twDataPathMaxDelay"><twOff>5.139</twOff><twSrc BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="PAD">FSB_D&lt;2&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-9.178</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-7.742</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>-4.286</twTotDel></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='PAD'>FSB_D&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>RAMB8_X1Y31.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>C5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>FSB_D_2_OBUF</twComp></twPathDel><twPathDel><twSite>C5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>FSB_D&lt;2&gt;</twComp><twBEL>FSB_D_2_OBUF</twBEL><twBEL>FSB_D&lt;2&gt;</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>4.047</twRouteDel><twTotDel>9.129</twTotDel><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FSB_D&lt;4&gt; (A6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twUnconstOffOut anchorID="59" twDataPathType="twDataPathMaxDelay"><twOff>5.039</twOff><twSrc BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="PAD">FSB_D&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-9.178</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-7.742</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>-4.286</twTotDel></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='PAD'>FSB_D&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>RAMB8_X1Y31.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>A6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.947</twDelInfo><twComp>FSB_D_4_OBUF</twComp></twPathDel><twPathDel><twSite>A6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>FSB_D&lt;4&gt;</twComp><twBEL>FSB_D_4_OBUF</twBEL><twBEL>FSB_D&lt;4&gt;</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>9.029</twTotDel><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FSB_D&lt;0&gt; (A5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twUnconstOffOut anchorID="61" twDataPathType="twDataPathMaxDelay"><twOff>4.996</twOff><twSrc BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="PAD">FSB_D&lt;0&gt;</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-9.178</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-7.742</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>-4.286</twTotDel></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='PAD'>FSB_D&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>RAMB8_X1Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>A5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.904</twDelInfo><twComp>FSB_D_0_OBUF</twComp></twPathDel><twPathDel><twSite>A5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.982</twDelInfo><twComp>FSB_D&lt;0&gt;</twComp><twBEL>FSB_D_0_OBUF</twBEL><twBEL>FSB_D&lt;0&gt;</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>3.904</twRouteDel><twTotDel>8.986</twTotDel><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock &quot;FSBCLK&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMCLK0 (A14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twUnconstOffOut anchorID="63" twDataPathType="twDataPathMinDelay"><twOff>-0.475</twOff><twSrc BELType="FF">cg/RAMCLK0_inst</twSrc><twDest BELType="PAD">RAMCLK0</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/RAMCLK0_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y62.CLK0</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.927</twRouteDel><twTotDel>-3.510</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/RAMCLK0_inst</twSrc><twDest BELType='PAD'>RAMCLK0</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>OLOGIC_X11Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>RAMCLK0_OBUF</twComp><twBEL>cg/RAMCLK0_inst</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>RAMCLK0_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.866</twDelInfo><twComp>RAMCLK0</twComp><twBEL>RAMCLK0_OBUF</twBEL><twBEL>RAMCLK0</twBEL></twPathDel><twLogDel>2.956</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMCLK1 (C4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstOffOut anchorID="65" twDataPathType="twDataPathMinDelay"><twOff>-0.436</twOff><twSrc BELType="FF">cg/RAMCLK1_inst</twSrc><twDest BELType="PAD">RAMCLK1</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/RAMCLK1_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y63.CLK0</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.966</twRouteDel><twTotDel>-3.471</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/RAMCLK1_inst</twSrc><twDest BELType='PAD'>RAMCLK1</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y63.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>OLOGIC_X1Y63.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>RAMCLK1_OBUF</twComp><twBEL>cg/RAMCLK1_inst</twBEL></twPathDel><twPathDel><twSite>C4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>RAMCLK1_OBUF</twComp></twPathDel><twPathDel><twSite>C4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.866</twDelInfo><twComp>RAMCLK1</twComp><twBEL>RAMCLK1_OBUF</twBEL><twBEL>RAMCLK1</twBEL></twPathDel><twLogDel>2.956</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FPUCLK (D11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twUnconstOffOut anchorID="67" twDataPathType="twDataPathMinDelay"><twOff>-0.424</twOff><twSrc BELType="FF">cg/FPUCLK_inst</twSrc><twDest BELType="PAD">FPUCLK</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y61.CLK0</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.386</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.927</twRouteDel><twTotDel>-3.510</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/FPUCLK_inst</twSrc><twDest BELType='PAD'>FPUCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X11Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>OLOGIC_X11Y61.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twPathDel><twSite>D11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>FPUCLK_OBUF</twComp></twPathDel><twPathDel><twSite>D11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.866</twDelInfo><twComp>FPUCLK</twComp><twBEL>FPUCLK_OBUF</twBEL><twBEL>FPUCLK</twBEL></twPathDel><twLogDel>2.956</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>3.382</twTotDel><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="68" twConstType="UNCONSTOFFSETOUTCLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">Unconstrained OFFSET OUT AFTER analysis for clock &quot;cg/pll/clkfb_bufg_out&quot; </twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.120</twMaxOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point CLKFB_OUT (A4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>15.120</twOff><twSrc BELType="FF">cg/pll/clkfbout_oddr</twSrc><twDest BELType="PAD">CLKFB_OUT</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.141" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/pll/clkfbout_oddr</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKFBOUT</twSite><twDelType>Tpllcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkfbout</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>cg/pll/clkfbout_bufg</twComp><twBEL>cg/pll/clkfbout_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.044</twDelInfo><twComp>cg/pll/clkfb_bufg_out</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.748</twRouteDel><twTotDel>-1.603</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/pll/clkfbout_oddr</twSrc><twDest BELType='PAD'>CLKFB_OUT</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y62.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">cg/pll/clkfb_bufg_out</twSrcClk><twPathDel><twSite>OLOGIC_X1Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp><twBEL>cg/pll/clkfbout_oddr</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.742</twDelInfo><twComp>CLKFB_OUT</twComp><twBEL>CLKFB_OUT_OBUF</twBEL><twBEL>CLKFB_OUT</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>1.466</twTotDel><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>0.189</twOff><twSrc BELType="FF">cg/pll/clkfbout_oddr</twSrc><twDest BELType="PAD">CLKFB_OUT</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.141" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/pll/clkfbout_oddr</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKFBOUT</twSite><twDelType>Tpllcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkfbout</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkfbout_bufg</twComp><twBEL>cg/pll/clkfbout_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cg/pll/clkfb_bufg_out</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>-1.528</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/pll/clkfbout_oddr</twSrc><twDest BELType='PAD'>CLKFB_OUT</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cg/pll/clkfb_bufg_out</twSrcClk><twPathDel><twSite>OLOGIC_X1Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp><twBEL>cg/pll/clkfbout_oddr</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CLKFB_OUT</twComp><twBEL>CLKFB_OUT_OBUF</twBEL><twBEL>CLKFB_OUT</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>1.460</twTotDel><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock &quot;cg/pll/clkfb_bufg_out&quot;

</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point CLKFB_OUT (A4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twOff>-0.348</twOff><twSrc BELType="FF">cg/pll/clkfbout_oddr</twSrc><twDest BELType="PAD">CLKFB_OUT</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.141" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/pll/clkfbout_oddr</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKFBOUT</twSite><twDelType>Tpllcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkfbout</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkfbout_bufg</twComp><twBEL>cg/pll/clkfbout_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>cg/pll/clkfb_bufg_out</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>-3.422</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/pll/clkfbout_oddr</twSrc><twDest BELType='PAD'>CLKFB_OUT</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cg/pll/clkfb_bufg_out</twSrcClk><twPathDel><twSite>OLOGIC_X1Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp><twBEL>cg/pll/clkfbout_oddr</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.866</twDelInfo><twComp>CLKFB_OUT</twComp><twBEL>CLKFB_OUT_OBUF</twBEL><twBEL>CLKFB_OUT</twBEL></twPathDel><twLogDel>2.956</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>14.592</twOff><twSrc BELType="FF">cg/pll/clkfbout_oddr</twSrc><twDest BELType="PAD">CLKFB_OUT</twDest><twClkUncert fSysJit="0.050" fDCMJit="0.141" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.257</twClkUncert><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/pll/clkfbout_oddr</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKFBOUT</twSite><twDelType>Tpllcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkfbout</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>cg/pll/clkfbout_bufg</twComp><twBEL>cg/pll/clkfbout_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.414</twDelInfo><twComp>cg/pll/clkfb_bufg_out</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>-3.482</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/pll/clkfbout_oddr</twSrc><twDest BELType='PAD'>CLKFB_OUT</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y62.CLK1</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">cg/pll/clkfb_bufg_out</twSrcClk><twPathDel><twSite>OLOGIC_X1Y62.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp><twBEL>cg/pll/clkfbout_oddr</twBEL></twPathDel><twPathDel><twSite>A4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CLKFB_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>A4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.866</twDelInfo><twComp>CLKFB_OUT</twComp><twBEL>CLKFB_OUT_OBUF</twBEL><twBEL>CLKFB_OUT</twBEL></twPathDel><twLogDel>2.956</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>3.331</twTotDel><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="77" twConstType="UNCONSTPATH" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">Unconstrained path analysis </twConstName><twItemCnt>188</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>12.945</twMaxDel></twConstHead><twPathRptBanner iPaths="131" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU_nSTERM (D12.PAD), 131 paths
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.945</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.945</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.264</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.432</twRouteDel><twTotDel>12.945</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.836</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.836</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.264</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>8.419</twRouteDel><twTotDel>12.836</twTotDel><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.820</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.820</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.139</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.307</twRouteDel><twTotDel>12.820</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.811</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.811</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.312</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>l2pre/n0023&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.298</twRouteDel><twTotDel>12.811</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.711</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.711</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.139</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>8.294</twRouteDel><twTotDel>12.711</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.708</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.708</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.027</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.195</twRouteDel><twTotDel>12.708</twTotDel><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.691</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.691</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.312</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>8.341</twRouteDel><twTotDel>12.691</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.659</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.659</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.160</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>l2pre/n0023&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.146</twRouteDel><twTotDel>12.659</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.599</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.599</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.027</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>8.182</twRouteDel><twTotDel>12.599</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.539</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.539</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.160</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>8.189</twRouteDel><twTotDel>12.539</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.537</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.537</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.038</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>l2pre/n0023&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>8.024</twRouteDel><twTotDel>12.537</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.517</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.517</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.008</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.937</twRouteDel><twTotDel>12.517</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.435</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.435</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.922</twRouteDel><twTotDel>12.435</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.417</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.417</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.038</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>8.067</twRouteDel><twTotDel>12.417</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.398</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.398</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.889</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.818</twRouteDel><twTotDel>12.398</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.356</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.356</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.675</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>l2pre/n0023&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.843</twRouteDel><twTotDel>12.356</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.345</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.345</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.019</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>l2pre/n0023&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.813</twRouteDel><twTotDel>12.345</twTotDel><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.326</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.326</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.754</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.909</twRouteDel><twTotDel>12.326</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.323</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.323</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.824</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>l2pre/n0023&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.810</twRouteDel><twTotDel>12.323</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="116"><twUnconstPath anchorID="117" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.274</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.274</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.775</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>l2pre/n0023&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.761</twRouteDel><twTotDel>12.274</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="118"><twUnconstPath anchorID="119" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.247</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.247</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.675</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>l2pre/n0023&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.830</twRouteDel><twTotDel>12.247</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="120"><twUnconstPath anchorID="121" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.205</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.205</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.879</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>l2pre/n0023&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.673</twRouteDel><twTotDel>12.205</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="122"><twUnconstPath anchorID="123" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.203</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.203</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.824</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>7.853</twRouteDel><twTotDel>12.203</twTotDel><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="124"><twUnconstPath anchorID="125" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.173</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.173</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.008</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.508</twLogDel><twRouteDel>7.665</twRouteDel><twTotDel>12.173</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="126"><twUnconstPath anchorID="127" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.154</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.154</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.775</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>l2pre/n0023&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>7.804</twRouteDel><twTotDel>12.154</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="128"><twUnconstPath anchorID="129" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.141</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.141</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.604</twLogDel><twRouteDel>7.537</twRouteDel><twTotDel>12.141</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="130"><twUnconstPath anchorID="131" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.113</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.113</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.052</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.604</twLogDel><twRouteDel>7.509</twRouteDel><twTotDel>12.113</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="132"><twUnconstPath anchorID="133" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.072</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.072</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.019</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>l2pre/n0023&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.492</twRouteDel><twTotDel>12.072</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="134"><twUnconstPath anchorID="135" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.054</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.054</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.889</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.508</twLogDel><twRouteDel>7.546</twRouteDel><twTotDel>12.054</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="136"><twUnconstPath anchorID="137" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.014</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.014</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.688</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>l2pre/n0023&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.482</twRouteDel><twTotDel>12.014</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="138"><twUnconstPath anchorID="139" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.007</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>12.007</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.427</twRouteDel><twTotDel>12.007</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="140"><twUnconstPath anchorID="141" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.943</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.943</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>l2pre/n0023&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.411</twRouteDel><twTotDel>11.943</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.932</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.932</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.879</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>l2pre/n0023&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.352</twRouteDel><twTotDel>11.932</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="144"><twUnconstPath anchorID="145" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.927</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.927</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.601</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>l2pre/n0023&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.395</twRouteDel><twTotDel>11.927</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="146"><twUnconstPath anchorID="147" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.926</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.926</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>l2pre/n0023&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.457</twLogDel><twRouteDel>7.469</twRouteDel><twTotDel>11.926</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.919</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.919</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.828</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>l2pre/n0023&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.457</twLogDel><twRouteDel>7.462</twRouteDel><twTotDel>11.919</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.901</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.901</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.321</twRouteDel><twTotDel>11.901</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.900</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.900</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.391</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>l2pre/n0023&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.320</twRouteDel><twTotDel>11.900</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="154"><twUnconstPath anchorID="155" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.900</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.900</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.080</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.368</twRouteDel><twTotDel>11.900</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="156"><twUnconstPath anchorID="157" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.872</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.872</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.052</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>7.340</twRouteDel><twTotDel>11.872</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="158"><twUnconstPath anchorID="159" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.749</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.749</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.688</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.604</twLogDel><twRouteDel>7.145</twRouteDel><twTotDel>11.749</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.741</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.741</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.688</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>l2pre/n0023&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.161</twRouteDel><twTotDel>11.741</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="162"><twUnconstPath anchorID="163" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.720</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.720</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.666</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>l2pre/n0023&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>7.370</twRouteDel><twTotDel>11.720</twTotDel><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="164"><twUnconstPath anchorID="165" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.705</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.705</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>l2pre/n0023&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>7.320</twRouteDel><twTotDel>11.705</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="166"><twUnconstPath anchorID="167" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.698</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.698</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.828</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>l2pre/n0023&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>7.313</twRouteDel><twTotDel>11.698</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="168"><twUnconstPath anchorID="169" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.696</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.696</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.660</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>l2pre/n0023&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.279</twRouteDel><twTotDel>11.696</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="170"><twUnconstPath anchorID="171" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.673</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.673</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.612</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.604</twLogDel><twRouteDel>7.069</twRouteDel><twTotDel>11.673</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="172"><twUnconstPath anchorID="173" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.670</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.670</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.616</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>l2pre/n0023&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>7.320</twRouteDel><twTotDel>11.670</twTotDel><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="174"><twUnconstPath anchorID="175" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.670</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.670</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>l2pre/n0023&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.090</twRouteDel><twTotDel>11.670</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="176"><twUnconstPath anchorID="177" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.668</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.668</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.632</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>l2pre/n0023&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.251</twRouteDel><twTotDel>11.668</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="178"><twUnconstPath anchorID="179" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.663</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.663</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.508</twLogDel><twRouteDel>7.155</twRouteDel><twTotDel>11.663</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.654</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.654</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.601</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>l2pre/n0023&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.580</twLogDel><twRouteDel>7.074</twRouteDel><twTotDel>11.654</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.642</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.642</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.604</twLogDel><twRouteDel>7.038</twRouteDel><twTotDel>11.642</twTotDel><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.633</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.633</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.666</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.120</twRouteDel><twTotDel>11.633</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="186"><twUnconstPath anchorID="187" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.589</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.589</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>l2pre/n0023&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.457</twLogDel><twRouteDel>7.132</twRouteDel><twTotDel>11.589</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="188"><twUnconstPath anchorID="189" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.583</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.583</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.616</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>7.070</twRouteDel><twTotDel>11.583</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="190"><twUnconstPath anchorID="191" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.560</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.560</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.833</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>7.194</twRouteDel><twTotDel>11.560</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="192"><twUnconstPath anchorID="193" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.557</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.557</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.508</twLogDel><twRouteDel>7.049</twRouteDel><twTotDel>11.557</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="194"><twUnconstPath anchorID="195" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.556</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.556</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.391</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.508</twLogDel><twRouteDel>7.048</twRouteDel><twTotDel>11.556</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.553</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.553</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.496</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>l2pre/n0023&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.422</twLogDel><twRouteDel>7.131</twRouteDel><twTotDel>11.553</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.518</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.518</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>l2pre/n0023&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.457</twLogDel><twRouteDel>7.061</twRouteDel><twTotDel>11.518</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="200"><twUnconstPath anchorID="201" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.508</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.508</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.688</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>6.976</twRouteDel><twTotDel>11.508</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="202"><twUnconstPath anchorID="203" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.504</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.504</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.833</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.087</twRouteDel><twTotDel>11.504</twTotDel><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.472</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.472</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.381</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>l2pre/n0023&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.457</twLogDel><twRouteDel>7.015</twRouteDel><twTotDel>11.472</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.454</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.454</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>l2pre/n0023&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.422</twLogDel><twRouteDel>7.032</twRouteDel><twTotDel>11.454</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.435</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.435</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.496</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>7.050</twRouteDel><twTotDel>11.435</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.432</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.432</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.612</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>6.900</twRouteDel><twTotDel>11.432</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.424</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.424</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>l2pre/n0023&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.422</twLogDel><twRouteDel>7.002</twRouteDel><twTotDel>11.424</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.420</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.420</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.693</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>7.054</twRouteDel><twTotDel>11.420</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.418</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.418</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>l2pre/n0023&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>7.001</twRouteDel><twTotDel>11.418</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.410</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.410</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.356</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>l2pre/n0023&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>7.060</twRouteDel><twTotDel>11.410</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.401</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.401</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>l2pre/n0023&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.532</twLogDel><twRouteDel>6.869</twRouteDel><twTotDel>11.401</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.398</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.398</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.374</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.294</twLogDel><twRouteDel>7.104</twRouteDel><twTotDel>11.398</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.368</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.368</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>l2pre/n0023&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.983</twRouteDel><twTotDel>11.368</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.364</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.364</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.693</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.947</twRouteDel><twTotDel>11.364</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.337</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.337</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>l2pre/n0023&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.920</twRouteDel><twTotDel>11.337</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.336</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.336</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.951</twRouteDel><twTotDel>11.336</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.323</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.323</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.356</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>6.810</twRouteDel><twTotDel>11.323</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.306</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.306</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.921</twRouteDel><twTotDel>11.306</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.304</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.304</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.660</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.938</twRouteDel><twTotDel>11.304</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.297</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.297</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>l2pre/n0023&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.912</twRouteDel><twTotDel>11.297</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.276</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.276</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.632</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.910</twRouteDel><twTotDel>11.276</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.266</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.266</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.230</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>l2pre/n0023&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.849</twRouteDel><twTotDel>11.266</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.251</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.251</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.381</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;3&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>l2pre/n0023&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.866</twRouteDel><twTotDel>11.251</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.245</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.245</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.221</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.294</twLogDel><twRouteDel>6.951</twRouteDel><twTotDel>11.245</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.209</twTotDel><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.209</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.374</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>l2pre/n0023&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/n0023&lt;21&gt;_rt</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.259</twLogDel><twRouteDel>6.950</twRouteDel><twTotDel>11.209</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.159</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.159</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.105</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>l2pre/n0023&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>6.809</twRouteDel><twTotDel>11.159</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.128</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.128</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.071</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>l2pre/n0023&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.422</twLogDel><twRouteDel>6.706</twRouteDel><twTotDel>11.128</twTotDel><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.120</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.120</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.393</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.754</twRouteDel><twTotDel>11.120</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.092</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.092</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.068</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.294</twLogDel><twRouteDel>6.798</twRouteDel><twTotDel>11.092</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.081</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.081</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.027</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>l2pre/n0023&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.350</twLogDel><twRouteDel>6.731</twRouteDel><twTotDel>11.081</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.072</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.072</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.105</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>6.559</twRouteDel><twTotDel>11.072</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.064</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.064</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.393</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.647</twRouteDel><twTotDel>11.064</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="264"><twUnconstPath anchorID="265" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.045</twTotDel><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.045</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B14.PAD</twSrcSite><twPathDel><twSite>B14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.210</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>l2pre/n0023&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/n0023&lt;21&gt;_rt</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.259</twLogDel><twRouteDel>6.786</twRouteDel><twTotDel>11.045</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="266"><twUnconstPath anchorID="267" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.028</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.028</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.662</twRouteDel><twTotDel>11.028</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="268"><twUnconstPath anchorID="269" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.026</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.026</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>11.026</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="270"><twUnconstPath anchorID="271" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.019</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.019</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>l2pre/n0023&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.422</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>11.019</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="272"><twUnconstPath anchorID="273" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.010</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>11.010</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.071</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.625</twRouteDel><twTotDel>11.010</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="274"><twUnconstPath anchorID="275" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.994</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.994</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.027</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>l2pre/n0023&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>6.481</twRouteDel><twTotDel>10.994</twTotDel><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="276"><twUnconstPath anchorID="277" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.972</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.972</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.555</twRouteDel><twTotDel>10.972</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="278"><twUnconstPath anchorID="279" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.945</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.945</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.301</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.579</twRouteDel><twTotDel>10.945</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="280"><twUnconstPath anchorID="281" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.921</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.921</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>l2pre/n0023&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.555</twRouteDel><twTotDel>10.921</twTotDel><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="282"><twUnconstPath anchorID="283" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.901</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.901</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>5</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>l2pre/n0023&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.385</twLogDel><twRouteDel>6.516</twRouteDel><twTotDel>10.901</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="284"><twUnconstPath anchorID="285" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.874</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.874</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.230</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>l2pre/n0023&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.366</twLogDel><twRouteDel>6.508</twRouteDel><twTotDel>10.874</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="286"><twUnconstPath anchorID="287" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.865</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.865</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.194</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>l2pre/n0023&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.417</twLogDel><twRouteDel>6.448</twRouteDel><twTotDel>10.865</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="288"><twUnconstPath anchorID="289" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.842</twTotDel><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.842</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E11.PAD</twSrcSite><twPathDel><twSite>E11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>l2pre/n0023&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/n0023&lt;21&gt;_rt</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.259</twLogDel><twRouteDel>6.583</twRouteDel><twTotDel>10.842</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="290"><twUnconstPath anchorID="291" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.832</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.832</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.808</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.294</twLogDel><twRouteDel>6.538</twRouteDel><twTotDel>10.832</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="292"><twUnconstPath anchorID="293" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.748</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.748</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.294</twLogDel><twRouteDel>6.454</twRouteDel><twTotDel>10.748</twTotDel><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="294"><twUnconstPath anchorID="295" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.679</twTotDel><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.679</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.844</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>l2pre/n0023&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/n0023&lt;21&gt;_rt</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.259</twLogDel><twRouteDel>6.420</twRouteDel><twTotDel>10.679</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="296"><twUnconstPath anchorID="297" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.629</twTotDel><twSrc BELType="PAD">FSB_A&lt;24&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.629</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;24&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>G12.PAD</twSrcSite><twPathDel><twSite>G12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;24&gt;</twComp><twBEL>FSB_A&lt;24&gt;</twBEL><twBEL>FSB_A_24_IBUF</twBEL><twBEL>ProtoComp0.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>FSB_A_24_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.163</twLogDel><twRouteDel>6.466</twRouteDel><twTotDel>10.629</twTotDel><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="298"><twUnconstPath anchorID="299" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.559</twTotDel><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.559</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>l2pre/n0023&lt;20&gt;</twComp><twBEL>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>l2pre/n0023&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/n0023&lt;21&gt;_rt</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.259</twLogDel><twRouteDel>6.300</twRouteDel><twTotDel>10.559</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="300"><twUnconstPath anchorID="301" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.397</twTotDel><twSrc BELType="PAD">FSB_A&lt;26&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.397</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;26&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>H13.PAD</twSrcSite><twPathDel><twSite>H13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;26&gt;</twComp><twBEL>FSB_A&lt;26&gt;</twBEL><twBEL>FSB_A_26_IBUF</twBEL><twBEL>ProtoComp0.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.450</twDelInfo><twComp>FSB_A_26_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>10.397</twTotDel><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="302"><twUnconstPath anchorID="303" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.386</twTotDel><twSrc BELType="PAD">FSB_A&lt;15&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.386</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;15&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>G14.PAD</twSrcSite><twPathDel><twSite>G14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;15&gt;</twComp><twBEL>FSB_A&lt;15&gt;</twBEL><twBEL>FSB_A_15_IBUF</twBEL><twBEL>ProtoComp0.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.345</twDelInfo><twComp>FSB_A_15_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.131</twLogDel><twRouteDel>6.255</twRouteDel><twTotDel>10.386</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="304"><twUnconstPath anchorID="305" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.342</twTotDel><twSrc BELType="PAD">FSB_A&lt;18&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.342</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;18&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>H16.PAD</twSrcSite><twPathDel><twSite>H16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;18&gt;</twComp><twBEL>FSB_A&lt;18&gt;</twBEL><twBEL>FSB_A_18_IBUF</twBEL><twBEL>ProtoComp0.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.336</twDelInfo><twComp>FSB_A_18_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.096</twLogDel><twRouteDel>6.246</twRouteDel><twTotDel>10.342</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="306"><twUnconstPath anchorID="307" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.341</twTotDel><twSrc BELType="PAD">FSB_A&lt;7&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.341</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;7&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>B16.PAD</twSrcSite><twPathDel><twSite>B16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;7&gt;</twComp><twBEL>FSB_A&lt;7&gt;</twBEL><twBEL>FSB_A_7_IBUF</twBEL><twBEL>ProtoComp0.IMUX.25</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>FSB_A_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.278</twLogDel><twRouteDel>6.063</twRouteDel><twTotDel>10.341</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="308"><twUnconstPath anchorID="309" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.331</twTotDel><twSrc BELType="PAD">FSB_A&lt;27&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.331</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;27&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;27&gt;</twComp><twBEL>FSB_A&lt;27&gt;</twBEL><twBEL>FSB_A_27_IBUF</twBEL><twBEL>ProtoComp0.IMUX.19</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.384</twDelInfo><twComp>FSB_A_27_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>10.331</twTotDel><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="310"><twUnconstPath anchorID="311" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.285</twTotDel><twSrc BELType="PAD">FSB_A&lt;25&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.285</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;25&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>H11.PAD</twSrcSite><twPathDel><twSite>H11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;25&gt;</twComp><twBEL>FSB_A&lt;25&gt;</twBEL><twBEL>FSB_A_25_IBUF</twBEL><twBEL>ProtoComp0.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.338</twDelInfo><twComp>FSB_A_25_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;6&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>6.245</twRouteDel><twTotDel>10.285</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="312"><twUnconstPath anchorID="313" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.186</twTotDel><twSrc BELType="PAD">FSB_A&lt;17&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.186</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;17&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>H15.PAD</twSrcSite><twPathDel><twSite>H15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;17&gt;</twComp><twBEL>FSB_A&lt;17&gt;</twBEL><twBEL>FSB_A_17_IBUF</twBEL><twBEL>ProtoComp0.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.180</twDelInfo><twComp>FSB_A_17_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.096</twLogDel><twRouteDel>6.090</twRouteDel><twTotDel>10.186</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="314"><twUnconstPath anchorID="315" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.091</twTotDel><twSrc BELType="PAD">FSB_A&lt;8&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.091</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;8&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>F12.PAD</twSrcSite><twPathDel><twSite>F12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;8&gt;</twComp><twBEL>FSB_A&lt;8&gt;</twBEL><twBEL>FSB_A_8_IBUF</twBEL><twBEL>ProtoComp0.IMUX.26</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.903</twDelInfo><twComp>FSB_A_8_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.278</twLogDel><twRouteDel>5.813</twRouteDel><twTotDel>10.091</twTotDel><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="316"><twUnconstPath anchorID="317" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.036</twTotDel><twSrc BELType="PAD">FSB_A&lt;16&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>10.036</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;16&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;16&gt;</twComp><twBEL>FSB_A&lt;16&gt;</twBEL><twBEL>FSB_A_16_IBUF</twBEL><twBEL>ProtoComp0.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.030</twDelInfo><twComp>FSB_A_16_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;3&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.096</twLogDel><twRouteDel>5.940</twRouteDel><twTotDel>10.036</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="318"><twUnconstPath anchorID="319" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.996</twTotDel><twSrc BELType="PAD">FSB_A&lt;9&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.996</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;9&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>G11.PAD</twSrcSite><twPathDel><twSite>G11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;9&gt;</twComp><twBEL>FSB_A&lt;9&gt;</twBEL><twBEL>FSB_A_9_IBUF</twBEL><twBEL>ProtoComp0.IMUX.27</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.808</twDelInfo><twComp>FSB_A_9_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;0&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.278</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>9.996</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="320"><twUnconstPath anchorID="321" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.938</twTotDel><twSrc BELType="PAD">FSB_A&lt;11&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.938</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;11&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>D16.PAD</twSrcSite><twPathDel><twSite>D16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;11&gt;</twComp><twBEL>FSB_A&lt;11&gt;</twBEL><twBEL>FSB_A_11_IBUF</twBEL><twBEL>ProtoComp0.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>FSB_A_11_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.254</twLogDel><twRouteDel>5.684</twRouteDel><twTotDel>9.938</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="322"><twUnconstPath anchorID="323" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.929</twTotDel><twSrc BELType="PAD">FSB_A&lt;10&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.929</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;10&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>D14.PAD</twSrcSite><twPathDel><twSite>D14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;10&gt;</twComp><twBEL>FSB_A&lt;10&gt;</twBEL><twBEL>FSB_A_10_IBUF</twBEL><twBEL>ProtoComp0.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>FSB_A_10_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.254</twLogDel><twRouteDel>5.675</twRouteDel><twTotDel>9.929</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="324"><twUnconstPath anchorID="325" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.879</twTotDel><twSrc BELType="PAD">FSB_A&lt;20&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.879</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;20&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>C16.PAD</twSrcSite><twPathDel><twSite>C16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;20&gt;</twComp><twBEL>FSB_A&lt;20&gt;</twBEL><twBEL>FSB_A_20_IBUF</twBEL><twBEL>ProtoComp0.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.785</twDelInfo><twComp>FSB_A_20_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.187</twLogDel><twRouteDel>5.692</twRouteDel><twTotDel>9.879</twTotDel><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="326"><twUnconstPath anchorID="327" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.750</twTotDel><twSrc BELType="PAD">FSB_A&lt;14&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.750</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;14&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>C15.PAD</twSrcSite><twPathDel><twSite>C15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;14&gt;</twComp><twBEL>FSB_A&lt;14&gt;</twBEL><twBEL>FSB_A_14_IBUF</twBEL><twBEL>ProtoComp0.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.709</twDelInfo><twComp>FSB_A_14_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.131</twLogDel><twRouteDel>5.619</twRouteDel><twTotDel>9.750</twTotDel><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="328"><twUnconstPath anchorID="329" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.717</twTotDel><twSrc BELType="PAD">FSB_A&lt;23&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.717</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;23&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;23&gt;</twComp><twBEL>FSB_A&lt;23&gt;</twBEL><twBEL>FSB_A_23_IBUF</twBEL><twBEL>ProtoComp0.IMUX.11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.647</twDelInfo><twComp>FSB_A_23_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.163</twLogDel><twRouteDel>5.554</twRouteDel><twTotDel>9.717</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="330"><twUnconstPath anchorID="331" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.634</twTotDel><twSrc BELType="PAD">FSB_A&lt;12&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.634</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;12&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>F13.PAD</twSrcSite><twPathDel><twSite>F13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;12&gt;</twComp><twBEL>FSB_A&lt;12&gt;</twBEL><twBEL>FSB_A_12_IBUF</twBEL><twBEL>ProtoComp0.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.470</twDelInfo><twComp>FSB_A_12_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;1&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.254</twLogDel><twRouteDel>5.380</twRouteDel><twTotDel>9.634</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="332"><twUnconstPath anchorID="333" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.596</twTotDel><twSrc BELType="PAD">FSB_A&lt;13&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.596</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;13&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>F14.PAD</twSrcSite><twPathDel><twSite>F14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;13&gt;</twComp><twBEL>FSB_A&lt;13&gt;</twBEL><twBEL>FSB_A_13_IBUF</twBEL><twBEL>ProtoComp0.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.555</twDelInfo><twComp>FSB_A_13_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;2&gt;</twBEL><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.131</twLogDel><twRouteDel>5.465</twRouteDel><twTotDel>9.596</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="334"><twUnconstPath anchorID="335" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.567</twTotDel><twSrc BELType="PAD">FSB_A&lt;21&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.567</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;21&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>E15.PAD</twSrcSite><twPathDel><twSite>E15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;21&gt;</twComp><twBEL>FSB_A&lt;21&gt;</twBEL><twBEL>FSB_A_21_IBUF</twBEL><twBEL>ProtoComp0.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.473</twDelInfo><twComp>FSB_A_21_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.187</twLogDel><twRouteDel>5.380</twRouteDel><twTotDel>9.567</twTotDel><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="336"><twUnconstPath anchorID="337" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.409</twTotDel><twSrc BELType="PAD">FSB_A&lt;22&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.409</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;22&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;22&gt;</twComp><twBEL>FSB_A&lt;22&gt;</twBEL><twBEL>FSB_A_22_IBUF</twBEL><twBEL>ProtoComp0.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.339</twDelInfo><twComp>FSB_A_22_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;5&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.163</twLogDel><twRouteDel>5.246</twRouteDel><twTotDel>9.409</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="338"><twUnconstPath anchorID="339" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.160</twTotDel><twSrc BELType="PAD">FSB_A&lt;19&gt;</twSrc><twDest BELType="PAD">CPU_nSTERM</twDest><twTotPathDel>9.160</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;19&gt;</twSrc><twDest BELType='PAD'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>F16.PAD</twSrcSite><twPathDel><twSite>F16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>FSB_A&lt;19&gt;</twComp><twBEL>FSB_A&lt;19&gt;</twBEL><twBEL>FSB_A_19_IBUF</twBEL><twBEL>ProtoComp0.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>FSB_A_19_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>l2pre/Mcompar_RDTag[20]_RDATag[20]_equal_5_o_lut&lt;4&gt;</twBEL><twBEL>CPU_nSTERM1_cy</twBEL></twPathDel><twPathDel><twSite>D12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.907</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>CPU_nSTERM</twComp><twBEL>CPU_nSTERM_OBUF</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>4.187</twLogDel><twRouteDel>4.973</twRouteDel><twTotDel>9.160</twTotDel><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/pll/clkfbout_oddr (OLOGIC_X1Y62.CLK0), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twUnconstPath anchorID="341" twDataPathType="twDataPathMaxDelay" ><twTotDel>-1.528</twTotDel><twSrc BELType="PAD">CLKIN</twSrc><twDest BELType="FF">cg/pll/clkfbout_oddr</twDest><twTotPathDel>-1.528</twTotPathDel><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/pll/clkfbout_oddr</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKFBOUT</twSite><twDelType>Tpllcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkfbout</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkfbout_bufg</twComp><twBEL>cg/pll/clkfbout_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>cg/pll/clkfb_bufg_out</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>-1.528</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/RAMCLK1_inst (OLOGIC_X1Y63.CLK0), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twUnconstPath anchorID="343" twDataPathType="twDataPathMaxDelay" ><twTotDel>-1.592</twTotDel><twSrc BELType="PAD">CLKIN</twSrc><twDest BELType="FF">cg/RAMCLK1_inst</twDest><twTotPathDel>-1.592</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='FF'>cg/RAMCLK1_inst</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.911</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y63.CLK0</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-3.351</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>-1.592</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Unconstrained path analysis

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP (SLICE_X16Y51.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twUnconstPath anchorID="345" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.017</twTotDel><twSrc BELType="PAD">CLKIN</twSrc><twDest BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twDest><twDelConst>0.000</twDelConst><twTotPathDel>-4.017</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>-4.017</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP (SLICE_X16Y51.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="346"><twUnconstPath anchorID="347" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.017</twTotDel><twSrc BELType="PAD">CLKIN</twSrc><twDest BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twDest><twDelConst>0.000</twDelConst><twTotPathDel>-4.017</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>-4.017</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP (SLICE_X16Y51.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twUnconstPath anchorID="349" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.017</twTotDel><twSrc BELType="PAD">CLKIN</twSrc><twDest BELType="RAM">l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twDest><twDelConst>0.000</twDelConst><twTotPathDel>-4.017</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.715</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y51.CLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.437</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>-4.017</twTotDel></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="350"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="10.000" actualRollup="7.378" errors="0" errorRollup="0" items="0" itemsRollup="6"/><twConstRollup name="TS_cg_pll_clkfbout" fullName="TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_cg_pll_clkout0" fullName="TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="3.689" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="351">0</twUnmetConstCnt><twDataSheet anchorID="352" twNameLen="15"><twSUH2ClkList anchorID="353" twDestWidth="8" twPhaseWidth="6"><twDest>CLKIN</twDest><twSUH2Clk ><twSrc>FSB_A&lt;2&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;3&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;4&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.905</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;5&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.878</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.447</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;6&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-3.417</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="354" twDestWidth="10" twPhaseWidth="21"><twSrc>CLKIN</twSrc><twClk2Out  twOutPad = "CLKFB_OUT" twMinTime = "-0.348" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "0.189" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="cg/pll/clkfb_bufg_out" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CLKFB_OUT" twMinTime = "14.592" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.120" twMaxCrnr="t" twMaxEdge ="twFalling" twInternalClk="cg/pll/clkfb_bufg_out" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "CPUCLK" twMinTime = "-0.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "0.214" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CPU_nSTERM" twMinTime = "1.294" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FPUCLK" twMinTime = "-0.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "0.176" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;0&gt;" twMinTime = "2.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.996" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;1&gt;" twMinTime = "2.722" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;2&gt;" twMinTime = "2.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;3&gt;" twMinTime = "2.838" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;4&gt;" twMinTime = "2.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.039" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;5&gt;" twMinTime = "2.599" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.575" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;6&gt;" twMinTime = "2.432" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.192" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;7&gt;" twMinTime = "2.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;8&gt;" twMinTime = "2.382" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.142" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;9&gt;" twMinTime = "2.601" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.553" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;10&gt;" twMinTime = "2.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.549" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;11&gt;" twMinTime = "2.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.191" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;12&gt;" twMinTime = "2.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;13&gt;" twMinTime = "2.482" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;14&gt;" twMinTime = "2.602" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.442" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;15&gt;" twMinTime = "2.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;16&gt;" twMinTime = "2.313" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;17&gt;" twMinTime = "2.192" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.939" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;18&gt;" twMinTime = "2.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.964" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;19&gt;" twMinTime = "2.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.713" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;20&gt;" twMinTime = "2.333" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "4.145" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;21&gt;" twMinTime = "2.149" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.789" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;22&gt;" twMinTime = "2.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;23&gt;" twMinTime = "1.976" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;24&gt;" twMinTime = "1.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.458" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;25&gt;" twMinTime = "2.019" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;26&gt;" twMinTime = "1.890" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;27&gt;" twMinTime = "2.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;28&gt;" twMinTime = "2.094" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;29&gt;" twMinTime = "2.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.552" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;30&gt;" twMinTime = "2.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.552" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;31&gt;" twMinTime = "2.113" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.621" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "RAMCLK0" twMinTime = "-0.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "0.125" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "RAMCLK1" twMinTime = "-0.436" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "0.164" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="355" twDestWidth="5"><twDest>CLKIN</twDest><twClk2SU><twSrc>CLKIN</twSrc><twRiseRise>3.689</twRiseRise></twClk2SU></twClk2SUList><twPad2PadList anchorID="356" twSrcWidth="9" twDestWidth="10"><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.820</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.708</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.945</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.435</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.356</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.341</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.091</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.996</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.929</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.938</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.634</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.596</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.750</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.386</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.036</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.186</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.342</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.160</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.879</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.567</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.409</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>9.717</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.629</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.285</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;26&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.397</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;27&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>10.331</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet><twTimeGrp anchorID="357"><twTimeGrpName>cg_pll_clkout0</twTimeGrpName><twBlockList><twBlockName>cg/pll/clkout1_buf</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/SP</twBlockName><twBlockName>cg/CPUCLKr</twBlockName></twBlockList><twPinList><twPinName>cg\/RAMCLK0_inst.CK0</twPinName><twPinName>cg\/RAMCLK0_inst.CK1</twPinName><twPinName>cg\/RAMCLK1_inst.CK0</twPinName><twPinName>cg\/RAMCLK1_inst.CK1</twPinName><twPinName>cg\/FPUCLK_inst.CK0</twPinName><twPinName>cg\/FPUCLK_inst.CK1</twPinName><twPinName>cg\/CPUCLK_inst.CK0</twPinName><twPinName>cg\/CPUCLK_inst.CK1</twPinName><twPinName>l2pre\/Way0Data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.WIDE_PRIM9.ram.CLKAWRCLK</twPinName><twPinName>l2pre\/Way0Data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.WIDE_PRIM9.ram.CLKBRDCLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="358"><twTimeGrpName>cg_pll_clkfbout</twTimeGrpName><twBlockList><twBlockName>cg/pll/clkfbout_bufg</twBlockName></twBlockList><twPinList><twPinName>cg\/pll\/clkfbout_oddr.CK0</twPinName><twPinName>cg\/pll\/clkfbout_oddr.CK1</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="359"><twTimeGrpName>CPU_nSTERM</twTimeGrpName><twBlockList><twBlockName>CPU_nSTERM</twBlockName></twBlockList></twTimeGrp><twTimeGrp anchorID="360"><twTimeGrpName>FSB_A</twTimeGrpName><twBlockList><twBlockName>CPU_nSTERM</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/DP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram22/SP</twBlockName><twBlockName>l2pre/Way0Tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram21/SP</twBlockName></twBlockList><twPinList><twPinName>l2pre\/Way0Data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.WIDE_PRIM9.ram.CLKBRDCLK</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="361"><twTimeGrpName>CLKIN</twTimeGrpName><twPinList><twPinName>cg\/pll\/pll_base_inst\/PLL_ADV.CLKIN1</twPinName><twPinName>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0.DIVCLK</twPinName></twPinList></twTimeGrp></twVerboseRpt></twBody><twSum anchorID="362"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>259</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>178</twConnCnt></twConstCov><twStats anchorID="363"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxCombDel>12.945</twMaxCombDel><twMaxFromToDel>7.879</twMaxFromToDel><twMinInBeforeClk>8.910</twMinInBeforeClk><twMaxOutBeforeClk>15.120</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Oct 31 15:38:38 2021 </twTimestamp></twFoot><twClientInfo anchorID="364"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 214 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
