0.7
2020.2
Oct 14 2022
05:20:55
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sim_1/new/main.v,1739900951,verilog,,,,main,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/DEBOUNCER.v,1739818880,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/Seven_Segment_LED.v,,DEBOUNCER,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/SHIFT_REGISTER.v,1739895439,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/Seven_Segment_LED.v,,SHIFT_REGISTER,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/Seven_Segment_LED.v,1739897725,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/divider.v,,Seven_Segment_LED,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/divider.v,1739897204,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/up_level.v,,divider,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/up_level.v,1739896254,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sim_1/new/main.v,,up_level,,,,,,,,
