[09/12 09:08:49      0s] 
[09/12 09:08:49      0s] Cadence Innovus(TM) Implementation System.
[09/12 09:08:49      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/12 09:08:49      0s] 
[09/12 09:08:49      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[09/12 09:08:49      0s] Options:	-stylus -log innovus_mtm -overwrite 
[09/12 09:08:49      0s] Date:		Thu Sep 12 09:08:48 2019
[09/12 09:08:49      0s] Host:		cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB)
[09/12 09:08:49      0s] OS:		CentOS release 6.10 (Final)
[09/12 09:08:49      0s] 
[09/12 09:08:49      0s] License:
[09/12 09:08:49      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[09/12 09:08:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/12 09:08:52      3s] 
[09/12 09:08:52      3s] ***************************************************************************************
[09/12 09:08:52      3s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[09/12 09:08:52      3s]          has only limited customer testing. You are encouraged to work with Cadence directly
[09/12 09:08:52      3s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[09/12 09:08:52      3s] ***************************************************************************************
[09/12 09:08:52      3s] 
[09/12 09:08:58      9s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[09/12 09:08:58      9s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[09/12 09:08:58      9s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[09/12 09:08:58      9s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[09/12 09:08:58      9s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[09/12 09:08:58      9s] @(#)CDS: CPE v17.13-s062
[09/12 09:08:58      9s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[09/12 09:08:58      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[09/12 09:08:58      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/12 09:08:58      9s] @(#)CDS: RCDB 11.10
[09/12 09:08:58      9s] --- Running on cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) ---
[09/12 09:08:58      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG.

[09/12 09:08:58      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG.
[09/12 09:08:58      9s] 
[09/12 09:08:58      9s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[09/12 09:08:58      9s] 
[09/12 09:08:58      9s] **INFO:  MMMC transition support version v31-84 
[09/12 09:08:58      9s] 
[09/12 09:09:00     10s] @innovus 1> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/00_common_settings.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/00_common_settings.tcl
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:09:22     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:09:22     13s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:09:22     13s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:09:22     13s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:09:22     13s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:09:22     13s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:09:22     13s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:09:22     13s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:09:22     13s] }
[09/12 09:09:22     13s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/00_common_settings.tcl
[09/12 09:09:22     13s] @innovus 2> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/01_initialize_design.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/01_initialize_design.tcl
[09/12 09:09:31     13s] @file(01_initialize_design.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:09:31     13s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:09:31     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:09:31     13s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:09:31     13s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:09:31     13s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:09:31     13s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:09:31     13s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:09:31     13s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:09:31     13s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:09:31     13s] }
[09/12 09:09:31     13s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:09:31     13s] @file(01_initialize_design.tcl) 14: set_db init_power_nets  {vddd vddb}
[09/12 09:09:31     13s] @file(01_initialize_design.tcl) 15: set_db init_ground_nets {gndd gndb}
[09/12 09:09:31     13s] @file(01_initialize_design.tcl) 25: ln -s ../synth/RESULTS /home/student/pziebinski/projekt/PPCU_ALU/pr/RESULTS
[09/12 09:09:31     13s] @file(01_initialize_design.tcl) 27: source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/${DESIGN}.invs_setup.tcl
[09/12 09:09:31     13s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.invs_setup.tcl
[09/12 09:09:31     13s] @file(mtm_Alu.invs_setup.tcl) 14: source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
[09/12 09:09:31     13s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 16: if {[is_attribute flow_edit_wildcard_end_steps -obj_type root]} {set_db flow_edit_wildcard_end_steps {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 17: if {[is_attribute flow_edit_wildcard_start_steps -obj_type root]} {set_db flow_edit_wildcard_start_steps {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 18: if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 19: if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 20: if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 21: if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 22: if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 23: if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 24: if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 25: if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 26: if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 27: if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 28: if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 29: if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 35: if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 36: if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 37: if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 38: if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 39: if {[is_attribute flow_database_directory -obj_type root]} {set_db flow_database_directory dbs}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 40: if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 41: if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 42: if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 43: if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 44: if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 45: if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 46: if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 47: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 0a7a0b8e}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 48: if {[is_attribute flow_overwrite_database -obj_type root]} {set_db flow_overwrite_database false}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 49: if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 50: if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 51: if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 52: if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 53: if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 54: if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 55: if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 56: if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 57: if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 58: if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 59: if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 60: if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
[09/12 09:09:31     13s] @file(mtm_Alu.flowkit_settings.tcl) 61: if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
[09/12 09:09:31     13s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
[09/12 09:09:31     13s] @file(mtm_Alu.invs_setup.tcl) 16: source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.invs_init.tcl
[09/12 09:09:31     13s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.invs_init.tcl
[09/12 09:09:31     13s] @file(mtm_Alu.invs_init.tcl) 9: read_mmmc /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mmmc.tcl
[09/12 09:09:31     13s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mmmc.tcl
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 8: create_library_set -name WC_libs \
[09/12 09:09:31     13s]     -timing { /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib }
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 10: create_library_set -name BC_libs \
[09/12 09:09:31     13s]     -timing { /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib }
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 14: create_opcond -name op_cond_slow -process 1.0 -voltage 1.7 -temperature 80.0
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 15: create_opcond -name op_cond_fast -process 1.0 -voltage 1.9 -temperature 0.0
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 18: create_timing_condition -name WC_tc \
[09/12 09:09:31     13s]     -opcond op_cond_slow \
[09/12 09:09:31     13s]     -library_sets { WC_libs }
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 21: create_timing_condition -name BC_tc \
[09/12 09:09:31     13s]     -opcond op_cond_fast \
[09/12 09:09:31     13s]     -library_sets { BC_libs }
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 26: create_rc_corner -name WC_rc \
[09/12 09:09:31     13s]     -temperature 80.0 \
[09/12 09:09:31     13s]     -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile \
[09/12 09:09:31     13s]     -pre_route_res 1.0 \
[09/12 09:09:31     13s]     -pre_route_cap 1.0 \
[09/12 09:09:31     13s]     -pre_route_clock_res 0.0 \
[09/12 09:09:31     13s]     -pre_route_clock_cap 0.0 \
[09/12 09:09:31     13s]     -post_route_res {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_cap {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_cross_cap {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_clock_res {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_clock_cap {1.0 1.0 1.0}
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 38: create_rc_corner -name BC_rc \
[09/12 09:09:31     13s]     -temperature 0.0 \
[09/12 09:09:31     13s]     -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile \
[09/12 09:09:31     13s]     -pre_route_res 1.0 \
[09/12 09:09:31     13s]     -pre_route_cap 1.0 \
[09/12 09:09:31     13s]     -pre_route_clock_res 0.0 \
[09/12 09:09:31     13s]     -pre_route_clock_cap 0.0 \
[09/12 09:09:31     13s]     -post_route_res {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_cap {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_cross_cap {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_clock_res {1.0 1.0 1.0} \
[09/12 09:09:31     13s]     -post_route_clock_cap {1.0 1.0 1.0}
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 52: create_delay_corner -name WC_dc \
[09/12 09:09:31     13s]     -early_timing_condition { WC_tc } \
[09/12 09:09:31     13s]     -late_timing_condition { WC_tc } \
[09/12 09:09:31     13s]     -early_rc_corner WC_rc \
[09/12 09:09:31     13s]     -late_rc_corner WC_rc
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 57: create_delay_corner -name BC_dc \
[09/12 09:09:31     13s]     -early_timing_condition { BC_tc } \
[09/12 09:09:31     13s]     -late_timing_condition { BC_tc } \
[09/12 09:09:31     13s]     -early_rc_corner BC_rc \
[09/12 09:09:31     13s]     -late_rc_corner BC_rc
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 64: create_constraint_mode -name standard_cm \
[09/12 09:09:31     13s]     -sdc_files { /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS//mtm_Alu.standard_cm.sdc }
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 68: create_analysis_view -name WC_av \
[09/12 09:09:31     13s]     -constraint_mode standard_cm \
[09/12 09:09:31     13s]     -delay_corner WC_dc
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 71: create_analysis_view -name BC_av \
[09/12 09:09:31     13s]     -constraint_mode standard_cm \
[09/12 09:09:31     13s]     -delay_corner BC_dc
[09/12 09:09:31     13s] @file(mtm_Alu.mmmc.tcl) 76: set_analysis_view -setup { WC_av } \
[09/12 09:09:31     13s]                   -hold { BC_av }
[09/12 09:09:31     13s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mmmc.tcl
[09/12 09:09:31     13s] Reading WC_libs timing library '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib' ...
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN3' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN3' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     13s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[09/12 09:09:31     14s] **WARN: (TECHLIB-302):	No function defined for cell 'UCL_FILL'. The cell will only be used for analysis. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
[09/12 09:09:31     14s] Read 49 cells in library 'SUSLIB_UCL_SS' 
[09/12 09:09:31     14s] Reading BC_libs timing library '/cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib' ...
[09/12 09:09:32     14s] **WARN: (TECHLIB-302):	No function defined for cell 'UCL_FILL'. The cell will only be used for analysis. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib)
[09/12 09:09:32     14s] Read 49 cells in library 'SUSLIB_UCL_FF' 
[09/12 09:09:32     15s] @file(mtm_Alu.invs_init.tcl) 11: read_physical -lef {/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef}
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] Loading LEF file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef ...
[09/12 09:09:32     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 3.
[09/12 09:09:32     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[09/12 09:09:32     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 6.
[09/12 09:09:32     15s] **WARN: (IMPLF-117):	Layer ME6 wireExtension is less than 1/2 layerWidth, 1/2 layerWidth is used.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 397.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 406.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 415.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 424.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 433.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 442.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 451.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 460.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 469.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 478.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 487.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 496.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 587.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 596.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 685.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 694.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 783.
[09/12 09:09:32     15s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[09/12 09:09:32     15s] The LEF parser will ignore this statement.
[09/12 09:09:32     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 792.
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] Loading LEF file /cad/dk/umc180/SUS/SUSLIB_UCL.lef ...
[09/12 09:09:32     15s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[09/12 09:09:32     15s] so you are unable to create rectilinear partition in a hierarchical flow.
[09/12 09:09:32     15s] Set DBUPerIGU to M2 pitch 640.
[09/12 09:09:32     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'UCL_ANT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/12 09:09:32     15s] Type 'man IMPLF-200' for more detail.
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] viaInitial starts at Thu Sep 12 09:09:32 2019
[09/12 09:09:32     15s] viaInitial ends at Thu Sep 12 09:09:32 2019
[09/12 09:09:32     15s] @file(mtm_Alu.invs_init.tcl) 13: read_netlist /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.v
[09/12 09:09:32     15s] #% Begin Load netlist data ... (date=09/12 09:09:32, mem=563.5M)
[09/12 09:09:32     15s] *** Begin netlist parsing (mem=595.2M) ***
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
[09/12 09:09:32     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/12 09:09:32     15s] To increase the message display limit, refer to the product command reference manual.
[09/12 09:09:32     15s] Created 49 new cells from 2 timing libraries.
[09/12 09:09:32     15s] Reading netlist ...
[09/12 09:09:32     15s] Backslashed names will retain backslash and a trailing blank character.
[09/12 09:09:32     15s] Reading verilog netlist '/home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.v'
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] *** Memory Usage v#1 (Current mem = 595.172M, initial mem = 242.371M) ***
[09/12 09:09:32     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=595.2M) ***
[09/12 09:09:32     15s] #% End Load netlist data ... (date=09/12 09:09:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=563.5M, current mem=484.2M)
[09/12 09:09:32     15s] Top level cell is mtm_Alu.
[09/12 09:09:32     15s] Hooked 98 DB cells to tlib cells.
[09/12 09:09:32     15s] Starting recursive module instantiation check.
[09/12 09:09:32     15s] No recursion found.
[09/12 09:09:32     15s] Building hierarchical netlist for Cell mtm_Alu ...
[09/12 09:09:32     15s] *** Netlist is unique.
[09/12 09:09:32     15s] Setting Std. cell height to 5760 DBU (smallest netlist inst).
[09/12 09:09:32     15s] Set DBUPerIGU to techSite CoreSite width 720.
[09/12 09:09:32     15s] ** info: there are 113 modules.
[09/12 09:09:32     15s] ** info: there are 2311 stdCell insts.
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] *** Memory Usage v#1 (Current mem = 629.844M, initial mem = 242.371M) ***
[09/12 09:09:32     15s] @file(mtm_Alu.invs_init.tcl) 15: init_design
[09/12 09:09:32     15s] Set Default Net Delay as 1000 ps.
[09/12 09:09:32     15s] Set Default Net Load as 0.5 pF. 
[09/12 09:09:32     15s] Set Default Input Pin Transition as 0.1 ps.
[09/12 09:09:32     15s] Adjust ME6 preferred direction offset from 0.46 to 0.
[09/12 09:09:32     15s] Generated pitch 1.92 in ME6 is different from 2.2 defined in technology file in preferred direction.
[09/12 09:09:32     15s] Generated pitch 0.64 in ME5 is different from 0.56 defined in technology file in preferred direction.
[09/12 09:09:32     15s] Generated pitch 0.64 in ME3 is different from 0.56 defined in technology file in preferred direction.
[09/12 09:09:32     15s] Extraction setup Delayed 
[09/12 09:09:32     15s] *Info: initialize multi-corner CTS.
[09/12 09:09:32     15s] Reading timing constraints file '/home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS//mtm_Alu.standard_cm.sdc' ...
[09/12 09:09:32     15s] Current (total cpu=0:00:15.5, real=0:00:44.0, peak res=630.5M, current mem=630.5M)
[09/12 09:09:32     15s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS//mtm_Alu.standard_cm.sdc, Line 9).
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS//mtm_Alu.standard_cm.sdc, Line 10).
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] mtm_Alu
[09/12 09:09:32     15s] INFO (CTE): Reading of timing constraints file /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS//mtm_Alu.standard_cm.sdc completed, with 2 WARNING
[09/12 09:09:32     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=630.5M, current mem=627.8M)
[09/12 09:09:32     15s] Current (total cpu=0:00:15.5, real=0:00:44.0, peak res=630.5M, current mem=627.8M)
[09/12 09:09:32     15s] Creating Cell Server ...(0, 1, 1, 1)
[09/12 09:09:32     15s] Summary for sequential cells identification: 
[09/12 09:09:32     15s]   Identified SBFF number: 6
[09/12 09:09:32     15s]   Identified MBFF number: 0
[09/12 09:09:32     15s]   Identified SB Latch number: 0
[09/12 09:09:32     15s]   Identified MB Latch number: 0
[09/12 09:09:32     15s]   Not identified SBFF number: 0
[09/12 09:09:32     15s]   Not identified MBFF number: 0
[09/12 09:09:32     15s]   Not identified SB Latch number: 0
[09/12 09:09:32     15s]   Not identified MB Latch number: 0
[09/12 09:09:32     15s]   Number of sequential cells which are not FFs: 1
[09/12 09:09:32     15s] Creating Cell Server, finished. 
[09/12 09:09:32     15s] 
[09/12 09:09:32     15s] Total number of combinational cells: 41
[09/12 09:09:32     15s] Total number of sequential cells: 7
[09/12 09:09:32     15s] Total number of tristate cells: 1
[09/12 09:09:32     15s] Total number of level shifter cells: 0
[09/12 09:09:32     15s] Total number of power gating cells: 0
[09/12 09:09:32     15s] Total number of isolation cells: 0
[09/12 09:09:32     15s] Total number of power switch cells: 0
[09/12 09:09:32     15s] Total number of pulse generator cells: 0
[09/12 09:09:32     15s] Total number of always on buffers: 0
[09/12 09:09:32     15s] Total number of retention cells: 0
[09/12 09:09:32     15s] List of usable buffers: UCL_BUF UCL_BUF4 UCL_BUF8_2
[09/12 09:09:32     15s] Total number of usable buffers: 3
[09/12 09:09:32     15s] List of unusable buffers:
[09/12 09:09:32     15s] Total number of unusable buffers: 0
[09/12 09:09:32     15s] List of usable inverters: UCL_INV UCL_INV2 UCL_INV4
[09/12 09:09:32     15s] Total number of usable inverters: 3
[09/12 09:09:32     15s] List of unusable inverters: UCL_INV_LP2 UCL_INV_LP
[09/12 09:09:32     15s] Total number of unusable inverters: 2
[09/12 09:09:32     15s] List of identified usable delay cells: UCL_BUF8
[09/12 09:09:32     15s] Total number of identified usable delay cells: 1
[09/12 09:09:32     15s] List of identified unusable delay cells: UCL_BUF16
[09/12 09:09:32     15s] Total number of identified unusable delay cells: 1
[09/12 09:09:32     15s] Deleting Cell Server ...
[09/12 09:09:32     15s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[09/12 09:09:32     15s] Extraction setup Started 
[09/12 09:09:32     15s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[09/12 09:09:32     15s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[09/12 09:09:33     16s] Importing multi-corner technology file(s) for preRoute extraction...
[09/12 09:09:33     16s] /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
[09/12 09:09:34     17s] Completed (cpu: 0:00:02.1 real: 0:00:02.0)
[09/12 09:09:34     17s] Set Shrink Factor to 1.00000
[09/12 09:09:34     17s] Summary of Active RC-Corners : 
[09/12 09:09:34     17s]  
[09/12 09:09:34     17s]  Analysis View: WC_av
[09/12 09:09:34     17s]     RC-Corner Name        : WC_rc
[09/12 09:09:34     17s]     RC-Corner Index       : 0
[09/12 09:09:34     17s]     RC-Corner Temperature : 80 Celsius
[09/12 09:09:34     17s]     RC-Corner Cap Table   : ''
[09/12 09:09:34     17s]     RC-Corner PreRoute Res Factor         : 1
[09/12 09:09:34     17s]     RC-Corner PreRoute Cap Factor         : 1
[09/12 09:09:34     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/12 09:09:34     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/12 09:09:34     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[09/12 09:09:34     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[09/12 09:09:34     17s]     RC-Corner Technology file: '/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile'
[09/12 09:09:34     17s]  
[09/12 09:09:34     17s]  Analysis View: BC_av
[09/12 09:09:34     17s]     RC-Corner Name        : BC_rc
[09/12 09:09:34     17s]     RC-Corner Index       : 1
[09/12 09:09:34     17s]     RC-Corner Temperature : 0 Celsius
[09/12 09:09:34     17s]     RC-Corner Cap Table   : ''
[09/12 09:09:34     17s]     RC-Corner PreRoute Res Factor         : 1
[09/12 09:09:34     17s]     RC-Corner PreRoute Cap Factor         : 1
[09/12 09:09:34     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/12 09:09:34     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/12 09:09:34     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/12 09:09:34     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[09/12 09:09:34     17s]     RC-Corner PostRoute Clock Res Factor  : 1 [09/12 09:09:34     17s] Technology file '/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile' associated with first view 'WC_av' will be used as the primary corner for the multi-corner extraction.
{1 1 1} 
[09/12 09:09:34     17s]     RC-Corner Technology file: '/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile'
[09/12 09:09:34     17s] Default value for postRoute extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[09/12 09:09:34     17s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.invs_init.tcl
[09/12 09:09:34     17s] @file(mtm_Alu.invs_setup.tcl) 20: read_metric -id current /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.metrics.json 
[09/12 09:09:34     17s] @file(mtm_Alu.invs_setup.tcl) 26: source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mode
[09/12 09:09:34     17s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mode
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 12: set_db timing_apply_default_primary_input_assertion false
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 13: set_db timing_clock_phase_propagation both
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 14: set_db timing_analysis_async_checks no_async
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 15: set_db extract_rc_layer_independent 1
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 16: set_db design_process_node 180
[09/12 09:09:34     17s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:09:34     17s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:09:34     17s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:09:34     17s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:09:34     17s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:09:34     17s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 17: set_db place_global_reorder_scan false
[09/12 09:09:34     17s] @file(mtm_Alu.mode) 18: set_db extract_rc_engine pre_route
[09/12 09:09:34     17s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.mode
[09/12 09:09:34     17s] @file(mtm_Alu.invs_setup.tcl) 30: if {[is_attribute -obj_type port original_name] && [is_attribute -obj_type pin original_name] && [is_attribute -obj_type pin is_phase_inverted]} {
[09/12 09:09:34     17s]   source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
[09/12 09:09:34     17s] }
[09/12 09:09:34     17s] #@ Begin verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 1: set_db port:mtm_Alu/clk .original_name {clk}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 2: set_db port:mtm_Alu/rst_n .original_name {rst_n}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 3: set_db port:mtm_Alu/sin .original_name {sin}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 4: set_db port:mtm_Alu/sout .original_name {sout}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 8: set_db pin:mtm_Alu/u_mtm_Alu_core/data_ready_reg/NQ .original_name {u_mtm_Alu_core/data_ready/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 9: set_db pin:mtm_Alu/u_mtm_Alu_core/data_ready_reg/Q .original_name {u_mtm_Alu_core/data_ready/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 10: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[0]/NQ} .original_name {u_mtm_Alu_core/ALU_out[0]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 11: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[0]/Q} .original_name {u_mtm_Alu_core/ALU_out[0]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 12: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[1]/NQ} .original_name {u_mtm_Alu_core/ALU_out[1]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 13: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[1]/Q} .original_name {u_mtm_Alu_core/ALU_out[1]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 14: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[2]/NQ} .original_name {u_mtm_Alu_core/ALU_out[2]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 15: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[2]/Q} .original_name {u_mtm_Alu_core/ALU_out[2]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 16: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[3]/NQ} .original_name {u_mtm_Alu_core/ALU_out[3]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 17: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[3]/Q} .original_name {u_mtm_Alu_core/ALU_out[3]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 18: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[4]/NQ} .original_name {u_mtm_Alu_core/ALU_out[4]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 19: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[4]/Q} .original_name {u_mtm_Alu_core/ALU_out[4]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 20: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[5]/NQ} .original_name {u_mtm_Alu_core/ALU_out[5]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 21: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[5]/Q} .original_name {u_mtm_Alu_core/ALU_out[5]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 22: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[6]/NQ} .original_name {u_mtm_Alu_core/ALU_out[6]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 23: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[6]/Q} .original_name {u_mtm_Alu_core/ALU_out[6]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 24: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[7]/NQ} .original_name {u_mtm_Alu_core/ALU_out[7]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 25: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[7]/Q} .original_name {u_mtm_Alu_core/ALU_out[7]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 26: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[8]/NQ} .original_name {u_mtm_Alu_core/ALU_out[8]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 27: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[8]/Q} .original_name {u_mtm_Alu_core/ALU_out[8]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 28: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[9]/NQ} .original_name {u_mtm_Alu_core/ALU_out[9]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 29: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[9]/Q} .original_name {u_mtm_Alu_core/ALU_out[9]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 30: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[10]/NQ} .original_name {u_mtm_Alu_core/ALU_out[10]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 31: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[10]/Q} .original_name {u_mtm_Alu_core/ALU_out[10]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 32: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[11]/NQ} .original_name {u_mtm_Alu_core/ALU_out[11]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 33: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[11]/Q} .original_name {u_mtm_Alu_core/ALU_out[11]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 34: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[12]/NQ} .original_name {u_mtm_Alu_core/ALU_out[12]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 35: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[12]/Q} .original_name {u_mtm_Alu_core/ALU_out[12]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 36: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[13]/NQ} .original_name {u_mtm_Alu_core/ALU_out[13]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 37: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[13]/Q} .original_name {u_mtm_Alu_core/ALU_out[13]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 38: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[14]/NQ} .original_name {u_mtm_Alu_core/ALU_out[14]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 39: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[14]/Q} .original_name {u_mtm_Alu_core/ALU_out[14]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 40: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[15]/NQ} .original_name {u_mtm_Alu_core/ALU_out[15]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 41: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[15]/Q} .original_name {u_mtm_Alu_core/ALU_out[15]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 42: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[16]/NQ} .original_name {u_mtm_Alu_core/ALU_out[16]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 43: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[16]/Q} .original_name {u_mtm_Alu_core/ALU_out[16]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 44: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[17]/NQ} .original_name {u_mtm_Alu_core/ALU_out[17]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 45: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[17]/Q} .original_name {u_mtm_Alu_core/ALU_out[17]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 46: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[18]/NQ} .original_name {u_mtm_Alu_core/ALU_out[18]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 47: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[18]/Q} .original_name {u_mtm_Alu_core/ALU_out[18]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 48: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[19]/NQ} .original_name {u_mtm_Alu_core/ALU_out[19]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 49: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[19]/Q} .original_name {u_mtm_Alu_core/ALU_out[19]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 50: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[20]/NQ} .original_name {u_mtm_Alu_core/ALU_out[20]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 51: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[20]/Q} .original_name {u_mtm_Alu_core/ALU_out[20]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 52: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[21]/NQ} .original_name {u_mtm_Alu_core/ALU_out[21]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 53: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[21]/Q} .original_name {u_mtm_Alu_core/ALU_out[21]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 54: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[22]/NQ} .original_name {u_mtm_Alu_core/ALU_out[22]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 55: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[22]/Q} .original_name {u_mtm_Alu_core/ALU_out[22]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 56: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[23]/NQ} .original_name {u_mtm_Alu_core/ALU_out[23]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 57: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[23]/Q} .original_name {u_mtm_Alu_core/ALU_out[23]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 58: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[24]/NQ} .original_name {u_mtm_Alu_core/ALU_out[24]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 59: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[24]/Q} .original_name {u_mtm_Alu_core/ALU_out[24]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 60: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[25]/NQ} .original_name {u_mtm_Alu_core/ALU_out[25]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 61: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[25]/Q} .original_name {u_mtm_Alu_core/ALU_out[25]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 62: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[26]/NQ} .original_name {u_mtm_Alu_core/ALU_out[26]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 63: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[26]/Q} .original_name {u_mtm_Alu_core/ALU_out[26]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 64: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[27]/NQ} .original_name {u_mtm_Alu_core/ALU_out[27]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 65: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[27]/Q} .original_name {u_mtm_Alu_core/ALU_out[27]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 66: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[28]/NQ} .original_name {u_mtm_Alu_core/ALU_out[28]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 67: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[28]/Q} .original_name {u_mtm_Alu_core/ALU_out[28]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 68: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[29]/NQ} .original_name {u_mtm_Alu_core/ALU_out[29]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 69: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[29]/Q} .original_name {u_mtm_Alu_core/ALU_out[29]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 70: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[30]/NQ} .original_name {u_mtm_Alu_core/ALU_out[30]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 71: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[30]/Q} .original_name {u_mtm_Alu_core/ALU_out[30]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 72: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[31]/NQ} .original_name {u_mtm_Alu_core/ALU_out[31]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 73: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[31]/Q} .original_name {u_mtm_Alu_core/ALU_out[31]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 74: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[32]/NQ} .original_name {u_mtm_Alu_core/ALU_out[32]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 75: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[32]/Q} .original_name {u_mtm_Alu_core/ALU_out[32]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 76: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[33]/NQ} .original_name {u_mtm_Alu_core/ALU_out[33]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 77: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[33]/Q} .original_name {u_mtm_Alu_core/ALU_out[33]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 78: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[34]/NQ} .original_name {u_mtm_Alu_core/ALU_out[34]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 79: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[34]/Q} .original_name {u_mtm_Alu_core/ALU_out[34]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 80: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[35]/NQ} .original_name {u_mtm_Alu_core/ALU_out[35]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 81: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[35]/Q} .original_name {u_mtm_Alu_core/ALU_out[35]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 82: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[36]/NQ} .original_name {u_mtm_Alu_core/ALU_out[36]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 83: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[36]/Q} .original_name {u_mtm_Alu_core/ALU_out[36]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 84: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[37]/NQ} .original_name {u_mtm_Alu_core/ALU_out[37]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 85: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[37]/Q} .original_name {u_mtm_Alu_core/ALU_out[37]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 86: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[38]/NQ} .original_name {u_mtm_Alu_core/ALU_out[38]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 87: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[38]/Q} .original_name {u_mtm_Alu_core/ALU_out[38]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 88: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[39]/NQ} .original_name {u_mtm_Alu_core/ALU_out[39]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 89: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[39]/Q} .original_name {u_mtm_Alu_core/ALU_out[39]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 90: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[40]/NQ} .original_name {u_mtm_Alu_core/ALU_out[40]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 91: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[40]/Q} .original_name {u_mtm_Alu_core/ALU_out[40]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 92: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[41]/NQ} .original_name {u_mtm_Alu_core/ALU_out[41]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 93: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[41]/Q} .original_name {u_mtm_Alu_core/ALU_out[41]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 94: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[42]/NQ} .original_name {u_mtm_Alu_core/ALU_out[42]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 95: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[42]/Q} .original_name {u_mtm_Alu_core/ALU_out[42]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 96: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[43]/NQ} .original_name {u_mtm_Alu_core/ALU_out[43]/q}
[09/12 09:09:34     17s] @file(mtm_Alu.wnm_attrs.tcl) 97: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[43]/Q} .original_name {u_mtm_Alu_core/ALU_out[43]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 98: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[44]/NQ} .original_name {u_mtm_Alu_core/ALU_out[44]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 99: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[44]/Q} .original_name {u_mtm_Alu_core/ALU_out[44]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 100: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[45]/NQ} .original_name {u_mtm_Alu_core/ALU_out[45]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 101: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[45]/Q} .original_name {u_mtm_Alu_core/ALU_out[45]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 102: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[46]/NQ} .original_name {u_mtm_Alu_core/ALU_out[46]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 103: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[46]/Q} .original_name {u_mtm_Alu_core/ALU_out[46]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 104: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[47]/NQ} .original_name {u_mtm_Alu_core/ALU_out[47]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 105: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[47]/Q} .original_name {u_mtm_Alu_core/ALU_out[47]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 106: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[48]/NQ} .original_name {u_mtm_Alu_core/ALU_out[48]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 107: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[48]/Q} .original_name {u_mtm_Alu_core/ALU_out[48]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 108: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[49]/NQ} .original_name {u_mtm_Alu_core/ALU_out[49]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 109: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[49]/Q} .original_name {u_mtm_Alu_core/ALU_out[49]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 110: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[50]/NQ} .original_name {u_mtm_Alu_core/ALU_out[50]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 111: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[50]/Q} .original_name {u_mtm_Alu_core/ALU_out[50]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 112: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[51]/NQ} .original_name {u_mtm_Alu_core/ALU_out[51]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 113: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[51]/Q} .original_name {u_mtm_Alu_core/ALU_out[51]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 114: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[52]/NQ} .original_name {u_mtm_Alu_core/ALU_out[52]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 115: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[52]/Q} .original_name {u_mtm_Alu_core/ALU_out[52]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 116: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[53]/NQ} .original_name {u_mtm_Alu_core/ALU_out[53]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 117: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[53]/Q} .original_name {u_mtm_Alu_core/ALU_out[53]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 118: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[54]/NQ} .original_name {u_mtm_Alu_core/ALU_out[54]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 119: set_db {pin:mtm_Alu/u_mtm_Alu_core/ALU_out_reg[54]/Q} .original_name {u_mtm_Alu_core/ALU_out[54]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 120: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[0]/NQ} .original_name {u_mtm_Alu_core/A[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 121: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[0]/Q} .original_name {u_mtm_Alu_core/A[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 122: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[1]/NQ} .original_name {u_mtm_Alu_core/A[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 123: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[1]/Q} .original_name {u_mtm_Alu_core/A[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 124: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[2]/NQ} .original_name {u_mtm_Alu_core/A[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 125: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[2]/Q} .original_name {u_mtm_Alu_core/A[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 126: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[3]/NQ} .original_name {u_mtm_Alu_core/A[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 127: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[3]/Q} .original_name {u_mtm_Alu_core/A[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 128: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[4]/NQ} .original_name {u_mtm_Alu_core/A[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 129: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[4]/Q} .original_name {u_mtm_Alu_core/A[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 130: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[5]/NQ} .original_name {u_mtm_Alu_core/A[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 131: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[5]/Q} .original_name {u_mtm_Alu_core/A[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 132: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[6]/NQ} .original_name {u_mtm_Alu_core/A[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 133: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[6]/Q} .original_name {u_mtm_Alu_core/A[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 134: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[7]/NQ} .original_name {u_mtm_Alu_core/A[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 135: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[7]/Q} .original_name {u_mtm_Alu_core/A[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 136: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[8]/NQ} .original_name {u_mtm_Alu_core/A[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 137: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[8]/Q} .original_name {u_mtm_Alu_core/A[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 138: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[9]/NQ} .original_name {u_mtm_Alu_core/A[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 139: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[9]/Q} .original_name {u_mtm_Alu_core/A[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 140: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[10]/NQ} .original_name {u_mtm_Alu_core/A[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 141: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[10]/Q} .original_name {u_mtm_Alu_core/A[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 142: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[11]/NQ} .original_name {u_mtm_Alu_core/A[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 143: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[11]/Q} .original_name {u_mtm_Alu_core/A[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 144: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[12]/NQ} .original_name {u_mtm_Alu_core/A[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 145: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[12]/Q} .original_name {u_mtm_Alu_core/A[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 146: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[13]/NQ} .original_name {u_mtm_Alu_core/A[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 147: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[13]/Q} .original_name {u_mtm_Alu_core/A[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 148: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[14]/NQ} .original_name {u_mtm_Alu_core/A[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 149: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[14]/Q} .original_name {u_mtm_Alu_core/A[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 150: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[15]/NQ} .original_name {u_mtm_Alu_core/A[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 151: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[15]/Q} .original_name {u_mtm_Alu_core/A[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 152: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[16]/NQ} .original_name {u_mtm_Alu_core/A[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 153: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[16]/Q} .original_name {u_mtm_Alu_core/A[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 154: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[17]/NQ} .original_name {u_mtm_Alu_core/A[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 155: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[17]/Q} .original_name {u_mtm_Alu_core/A[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 156: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[18]/NQ} .original_name {u_mtm_Alu_core/A[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 157: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[18]/Q} .original_name {u_mtm_Alu_core/A[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 158: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[19]/NQ} .original_name {u_mtm_Alu_core/A[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 159: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[19]/Q} .original_name {u_mtm_Alu_core/A[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 160: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[20]/NQ} .original_name {u_mtm_Alu_core/A[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 161: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[20]/Q} .original_name {u_mtm_Alu_core/A[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 162: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[21]/NQ} .original_name {u_mtm_Alu_core/A[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 163: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[21]/Q} .original_name {u_mtm_Alu_core/A[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 164: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[22]/NQ} .original_name {u_mtm_Alu_core/A[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 165: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[22]/Q} .original_name {u_mtm_Alu_core/A[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 166: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[23]/NQ} .original_name {u_mtm_Alu_core/A[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 167: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[23]/Q} .original_name {u_mtm_Alu_core/A[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 168: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[24]/NQ} .original_name {u_mtm_Alu_core/A[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 169: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[24]/Q} .original_name {u_mtm_Alu_core/A[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 170: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[25]/NQ} .original_name {u_mtm_Alu_core/A[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 171: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[25]/Q} .original_name {u_mtm_Alu_core/A[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 172: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[26]/NQ} .original_name {u_mtm_Alu_core/A[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 173: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[26]/Q} .original_name {u_mtm_Alu_core/A[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 174: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[27]/NQ} .original_name {u_mtm_Alu_core/A[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 175: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[27]/Q} .original_name {u_mtm_Alu_core/A[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 176: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[28]/NQ} .original_name {u_mtm_Alu_core/A[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 177: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[28]/Q} .original_name {u_mtm_Alu_core/A[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 178: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[29]/NQ} .original_name {u_mtm_Alu_core/A[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 179: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[29]/Q} .original_name {u_mtm_Alu_core/A[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 180: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[30]/NQ} .original_name {u_mtm_Alu_core/A[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 181: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[30]/Q} .original_name {u_mtm_Alu_core/A[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 182: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[31]/NQ} .original_name {u_mtm_Alu_core/A[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 183: set_db {pin:mtm_Alu/u_mtm_Alu_core/A_reg[31]/Q} .original_name {u_mtm_Alu_core/A[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 184: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[0]/NQ} .original_name {u_mtm_Alu_core/B[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 185: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[0]/Q} .original_name {u_mtm_Alu_core/B[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 186: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[1]/NQ} .original_name {u_mtm_Alu_core/B[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 187: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[1]/Q} .original_name {u_mtm_Alu_core/B[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 188: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[2]/NQ} .original_name {u_mtm_Alu_core/B[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 189: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[2]/Q} .original_name {u_mtm_Alu_core/B[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 190: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[3]/NQ} .original_name {u_mtm_Alu_core/B[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 191: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[3]/Q} .original_name {u_mtm_Alu_core/B[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 192: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[4]/NQ} .original_name {u_mtm_Alu_core/B[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 193: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[4]/Q} .original_name {u_mtm_Alu_core/B[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 194: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[5]/NQ} .original_name {u_mtm_Alu_core/B[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 195: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[5]/Q} .original_name {u_mtm_Alu_core/B[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 196: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[6]/NQ} .original_name {u_mtm_Alu_core/B[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 197: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[6]/Q} .original_name {u_mtm_Alu_core/B[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 198: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[7]/NQ} .original_name {u_mtm_Alu_core/B[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 199: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[7]/Q} .original_name {u_mtm_Alu_core/B[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 200: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[8]/NQ} .original_name {u_mtm_Alu_core/B[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 201: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[8]/Q} .original_name {u_mtm_Alu_core/B[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 202: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[9]/NQ} .original_name {u_mtm_Alu_core/B[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 203: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[9]/Q} .original_name {u_mtm_Alu_core/B[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 204: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[10]/NQ} .original_name {u_mtm_Alu_core/B[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 205: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[10]/Q} .original_name {u_mtm_Alu_core/B[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 206: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[11]/NQ} .original_name {u_mtm_Alu_core/B[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 207: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[11]/Q} .original_name {u_mtm_Alu_core/B[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 208: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[12]/NQ} .original_name {u_mtm_Alu_core/B[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 209: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[12]/Q} .original_name {u_mtm_Alu_core/B[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 210: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[13]/NQ} .original_name {u_mtm_Alu_core/B[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 211: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[13]/Q} .original_name {u_mtm_Alu_core/B[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 212: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[14]/NQ} .original_name {u_mtm_Alu_core/B[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 213: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[14]/Q} .original_name {u_mtm_Alu_core/B[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 214: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[15]/NQ} .original_name {u_mtm_Alu_core/B[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 215: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[15]/Q} .original_name {u_mtm_Alu_core/B[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 216: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[16]/NQ} .original_name {u_mtm_Alu_core/B[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 217: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[16]/Q} .original_name {u_mtm_Alu_core/B[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 218: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[17]/NQ} .original_name {u_mtm_Alu_core/B[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 219: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[17]/Q} .original_name {u_mtm_Alu_core/B[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 220: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[18]/NQ} .original_name {u_mtm_Alu_core/B[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 221: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[18]/Q} .original_name {u_mtm_Alu_core/B[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 222: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[19]/NQ} .original_name {u_mtm_Alu_core/B[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 223: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[19]/Q} .original_name {u_mtm_Alu_core/B[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 224: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[20]/NQ} .original_name {u_mtm_Alu_core/B[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 225: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[20]/Q} .original_name {u_mtm_Alu_core/B[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 226: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[21]/NQ} .original_name {u_mtm_Alu_core/B[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 227: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[21]/Q} .original_name {u_mtm_Alu_core/B[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 228: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[22]/NQ} .original_name {u_mtm_Alu_core/B[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 229: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[22]/Q} .original_name {u_mtm_Alu_core/B[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 230: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[23]/NQ} .original_name {u_mtm_Alu_core/B[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 231: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[23]/Q} .original_name {u_mtm_Alu_core/B[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 232: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[24]/NQ} .original_name {u_mtm_Alu_core/B[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 233: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[24]/Q} .original_name {u_mtm_Alu_core/B[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 234: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[25]/NQ} .original_name {u_mtm_Alu_core/B[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 235: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[25]/Q} .original_name {u_mtm_Alu_core/B[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 236: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[26]/NQ} .original_name {u_mtm_Alu_core/B[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 237: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[26]/Q} .original_name {u_mtm_Alu_core/B[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 238: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[27]/NQ} .original_name {u_mtm_Alu_core/B[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 239: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[27]/Q} .original_name {u_mtm_Alu_core/B[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 240: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[28]/NQ} .original_name {u_mtm_Alu_core/B[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 241: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[28]/Q} .original_name {u_mtm_Alu_core/B[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 242: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[29]/NQ} .original_name {u_mtm_Alu_core/B[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 243: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[29]/Q} .original_name {u_mtm_Alu_core/B[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 244: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[30]/NQ} .original_name {u_mtm_Alu_core/B[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 245: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[30]/Q} .original_name {u_mtm_Alu_core/B[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 246: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[31]/NQ} .original_name {u_mtm_Alu_core/B[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 247: set_db {pin:mtm_Alu/u_mtm_Alu_core/B_reg[31]/Q} .original_name {u_mtm_Alu_core/B[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 248: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[0]/NQ} .original_name {u_mtm_Alu_core/CTL[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 249: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[0]/Q} .original_name {u_mtm_Alu_core/CTL[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 250: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[1]/NQ} .original_name {u_mtm_Alu_core/CTL[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 251: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[1]/Q} .original_name {u_mtm_Alu_core/CTL[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 252: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[2]/NQ} .original_name {u_mtm_Alu_core/CTL[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 253: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[2]/Q} .original_name {u_mtm_Alu_core/CTL[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 254: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[3]/NQ} .original_name {u_mtm_Alu_core/CTL[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 255: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[3]/Q} .original_name {u_mtm_Alu_core/CTL[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 256: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[4]/NQ} .original_name {u_mtm_Alu_core/CTL[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 257: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[4]/Q} .original_name {u_mtm_Alu_core/CTL[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 258: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[5]/NQ} .original_name {u_mtm_Alu_core/CTL[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 259: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[5]/Q} .original_name {u_mtm_Alu_core/CTL[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 260: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[6]/NQ} .original_name {u_mtm_Alu_core/CTL[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 261: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[6]/Q} .original_name {u_mtm_Alu_core/CTL[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 262: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[7]/NQ} .original_name {u_mtm_Alu_core/CTL[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 263: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_reg[7]/Q} .original_name {u_mtm_Alu_core/CTL[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 264: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[0]/NQ} .original_name {u_mtm_Alu_core/C_buff[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 265: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[0]/Q} .original_name {u_mtm_Alu_core/C_buff[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 266: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[1]/NQ} .original_name {u_mtm_Alu_core/C_buff[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 267: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[1]/Q} .original_name {u_mtm_Alu_core/C_buff[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 268: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[2]/NQ} .original_name {u_mtm_Alu_core/C_buff[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 269: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[2]/Q} .original_name {u_mtm_Alu_core/C_buff[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 270: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[3]/NQ} .original_name {u_mtm_Alu_core/C_buff[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 271: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[3]/Q} .original_name {u_mtm_Alu_core/C_buff[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 272: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[4]/NQ} .original_name {u_mtm_Alu_core/C_buff[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 273: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[4]/Q} .original_name {u_mtm_Alu_core/C_buff[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 274: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[5]/NQ} .original_name {u_mtm_Alu_core/C_buff[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 275: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[5]/Q} .original_name {u_mtm_Alu_core/C_buff[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 276: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[6]/NQ} .original_name {u_mtm_Alu_core/C_buff[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 277: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[6]/Q} .original_name {u_mtm_Alu_core/C_buff[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 278: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[7]/NQ} .original_name {u_mtm_Alu_core/C_buff[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 279: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[7]/Q} .original_name {u_mtm_Alu_core/C_buff[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 280: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[8]/NQ} .original_name {u_mtm_Alu_core/C_buff[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 281: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[8]/Q} .original_name {u_mtm_Alu_core/C_buff[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 282: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[9]/NQ} .original_name {u_mtm_Alu_core/C_buff[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 283: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[9]/Q} .original_name {u_mtm_Alu_core/C_buff[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 284: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[10]/NQ} .original_name {u_mtm_Alu_core/C_buff[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 285: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[10]/Q} .original_name {u_mtm_Alu_core/C_buff[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 286: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[11]/NQ} .original_name {u_mtm_Alu_core/C_buff[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 287: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[11]/Q} .original_name {u_mtm_Alu_core/C_buff[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 288: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[12]/NQ} .original_name {u_mtm_Alu_core/C_buff[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 289: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[12]/Q} .original_name {u_mtm_Alu_core/C_buff[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 290: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[13]/NQ} .original_name {u_mtm_Alu_core/C_buff[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 291: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[13]/Q} .original_name {u_mtm_Alu_core/C_buff[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 292: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[14]/NQ} .original_name {u_mtm_Alu_core/C_buff[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 293: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[14]/Q} .original_name {u_mtm_Alu_core/C_buff[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 294: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[15]/NQ} .original_name {u_mtm_Alu_core/C_buff[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 295: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[15]/Q} .original_name {u_mtm_Alu_core/C_buff[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 296: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[16]/NQ} .original_name {u_mtm_Alu_core/C_buff[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 297: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[16]/Q} .original_name {u_mtm_Alu_core/C_buff[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 298: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[17]/NQ} .original_name {u_mtm_Alu_core/C_buff[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 299: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[17]/Q} .original_name {u_mtm_Alu_core/C_buff[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 300: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[18]/NQ} .original_name {u_mtm_Alu_core/C_buff[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 301: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[18]/Q} .original_name {u_mtm_Alu_core/C_buff[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 302: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[19]/NQ} .original_name {u_mtm_Alu_core/C_buff[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 303: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[19]/Q} .original_name {u_mtm_Alu_core/C_buff[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 304: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[20]/NQ} .original_name {u_mtm_Alu_core/C_buff[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 305: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[20]/Q} .original_name {u_mtm_Alu_core/C_buff[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 306: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[21]/NQ} .original_name {u_mtm_Alu_core/C_buff[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 307: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[21]/Q} .original_name {u_mtm_Alu_core/C_buff[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 308: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[22]/NQ} .original_name {u_mtm_Alu_core/C_buff[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 309: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[22]/Q} .original_name {u_mtm_Alu_core/C_buff[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 310: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[23]/NQ} .original_name {u_mtm_Alu_core/C_buff[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 311: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[23]/Q} .original_name {u_mtm_Alu_core/C_buff[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 312: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[24]/NQ} .original_name {u_mtm_Alu_core/C_buff[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 313: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[24]/Q} .original_name {u_mtm_Alu_core/C_buff[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 314: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[25]/NQ} .original_name {u_mtm_Alu_core/C_buff[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 315: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[25]/Q} .original_name {u_mtm_Alu_core/C_buff[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 316: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[26]/NQ} .original_name {u_mtm_Alu_core/C_buff[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 317: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[26]/Q} .original_name {u_mtm_Alu_core/C_buff[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 318: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[27]/NQ} .original_name {u_mtm_Alu_core/C_buff[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 319: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[27]/Q} .original_name {u_mtm_Alu_core/C_buff[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 320: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[28]/NQ} .original_name {u_mtm_Alu_core/C_buff[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 321: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[28]/Q} .original_name {u_mtm_Alu_core/C_buff[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 322: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[29]/NQ} .original_name {u_mtm_Alu_core/C_buff[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 323: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[29]/Q} .original_name {u_mtm_Alu_core/C_buff[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 324: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[30]/NQ} .original_name {u_mtm_Alu_core/C_buff[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 325: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[30]/Q} .original_name {u_mtm_Alu_core/C_buff[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 326: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[31]/NQ} .original_name {u_mtm_Alu_core/C_buff[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 327: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_buff_reg[31]/Q} .original_name {u_mtm_Alu_core/C_buff[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 328: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[0]/NQ} .original_name {u_mtm_Alu_core/OP[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 329: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[0]/Q} .original_name {u_mtm_Alu_core/OP[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 330: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[1]/NQ} .original_name {u_mtm_Alu_core/OP[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 331: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[1]/Q} .original_name {u_mtm_Alu_core/OP[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 332: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[2]/NQ} .original_name {u_mtm_Alu_core/OP[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 333: set_db {pin:mtm_Alu/u_mtm_Alu_core/OP_reg[2]/Q} .original_name {u_mtm_Alu_core/OP[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 334: set_db pin:mtm_Alu/u_mtm_Alu_core/error_reg/NQ .original_name {u_mtm_Alu_core/error/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 335: set_db pin:mtm_Alu/u_mtm_Alu_core/error_reg/Q .original_name {u_mtm_Alu_core/error/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 336: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[0]/NQ} .original_name {u_mtm_Alu_core/frame_buff[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 337: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[0]/Q} .original_name {u_mtm_Alu_core/frame_buff[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 338: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[1]/NQ} .original_name {u_mtm_Alu_core/frame_buff[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 339: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[1]/Q} .original_name {u_mtm_Alu_core/frame_buff[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 340: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[2]/NQ} .original_name {u_mtm_Alu_core/frame_buff[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 341: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[2]/Q} .original_name {u_mtm_Alu_core/frame_buff[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 342: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[3]/NQ} .original_name {u_mtm_Alu_core/frame_buff[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 343: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[3]/Q} .original_name {u_mtm_Alu_core/frame_buff[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 344: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[4]/NQ} .original_name {u_mtm_Alu_core/frame_buff[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 345: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[4]/Q} .original_name {u_mtm_Alu_core/frame_buff[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 346: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[5]/NQ} .original_name {u_mtm_Alu_core/frame_buff[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 347: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[5]/Q} .original_name {u_mtm_Alu_core/frame_buff[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 348: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[6]/NQ} .original_name {u_mtm_Alu_core/frame_buff[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 349: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[6]/Q} .original_name {u_mtm_Alu_core/frame_buff[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 350: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[7]/NQ} .original_name {u_mtm_Alu_core/frame_buff[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 351: set_db {pin:mtm_Alu/u_mtm_Alu_core/frame_buff_reg[7]/Q} .original_name {u_mtm_Alu_core/frame_buff[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 352: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[0]/NQ} .original_name {u_mtm_Alu_core/packet_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 353: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[0]/Q} .original_name {u_mtm_Alu_core/packet_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 354: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[1]/NQ} .original_name {u_mtm_Alu_core/packet_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 355: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[1]/Q} .original_name {u_mtm_Alu_core/packet_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 356: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[2]/NQ} .original_name {u_mtm_Alu_core/packet_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 357: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[2]/Q} .original_name {u_mtm_Alu_core/packet_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 358: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[3]/NQ} .original_name {u_mtm_Alu_core/packet_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 359: set_db {pin:mtm_Alu/u_mtm_Alu_core/packet_counter_reg[3]/Q} .original_name {u_mtm_Alu_core/packet_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 360: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[0]/NQ} .original_name {u_mtm_Alu_core/state[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 361: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[0]/Q} .original_name {u_mtm_Alu_core/state[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 362: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[1]/NQ} .original_name {u_mtm_Alu_core/state[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 363: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[1]/Q} .original_name {u_mtm_Alu_core/state[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 364: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[2]/NQ} .original_name {u_mtm_Alu_core/state[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 365: set_db {pin:mtm_Alu/u_mtm_Alu_core/state_reg[2]/Q} .original_name {u_mtm_Alu_core/state[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 366: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[9]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 367: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[9]/Q} .original_name {u_mtm_Alu_deserializer/buffer[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 368: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[8]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 369: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[8]/Q} .original_name {u_mtm_Alu_deserializer/buffer[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 370: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 371: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/buffer[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 372: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 373: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/buffer[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 374: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 375: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/buffer[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 376: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 377: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/buffer[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 378: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 379: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/buffer[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 380: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 381: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/buffer[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 382: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 383: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/buffer[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 384: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/buffer[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 385: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/buffer_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/buffer[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 386: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/data_valid_reg/NQ .original_name {u_mtm_Alu_deserializer/data_valid/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 387: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/data_valid_reg/Q .original_name {u_mtm_Alu_deserializer/data_valid/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 388: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 389: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 390: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 391: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 392: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 393: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 394: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/packet[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 395: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/packet[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 396: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/packet[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 397: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/packet[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 398: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/packet[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 399: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/packet[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 400: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/packet[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 401: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/packet[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 402: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/packet[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 403: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/packet[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 404: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[8]/NQ} .original_name {u_mtm_Alu_deserializer/packet[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 405: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[8]/Q} .original_name {u_mtm_Alu_deserializer/packet[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 406: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/packet[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 407: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/packet[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 408: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/packet[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 409: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/packet[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 410: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[9]/NQ} .original_name {u_mtm_Alu_deserializer/packet[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 411: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[9]/Q} .original_name {u_mtm_Alu_deserializer/packet[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 412: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/packet[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 413: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/packet_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/packet[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 414: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 415: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 416: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg/NQ .original_name {u_mtm_Alu_deserializer/state/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 417: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg/Q .original_name {u_mtm_Alu_deserializer/state/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 418: set_db pin:mtm_Alu/u_mtm_Alu_serializer/sout_reg/NQ .original_name {u_mtm_Alu_serializer/sout/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 419: set_db pin:mtm_Alu/u_mtm_Alu_serializer/sout_reg/Q .original_name {u_mtm_Alu_serializer/sout/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 420: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 421: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[0]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 422: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 423: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[1]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 424: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 425: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[2]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 426: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 427: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[3]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 428: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 429: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[4]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 430: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 431: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[5]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 432: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/buffer[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 433: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[0]/Q} .original_name {u_mtm_Alu_serializer/buffer[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 434: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/buffer[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 435: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[1]/Q} .original_name {u_mtm_Alu_serializer/buffer[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 436: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/buffer[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 437: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[2]/Q} .original_name {u_mtm_Alu_serializer/buffer[2]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 438: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/buffer[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 439: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[3]/Q} .original_name {u_mtm_Alu_serializer/buffer[3]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 440: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/buffer[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 441: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[4]/Q} .original_name {u_mtm_Alu_serializer/buffer[4]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 442: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/buffer[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 443: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[5]/Q} .original_name {u_mtm_Alu_serializer/buffer[5]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 444: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[6]/NQ} .original_name {u_mtm_Alu_serializer/buffer[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 445: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[6]/Q} .original_name {u_mtm_Alu_serializer/buffer[6]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 446: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[7]/NQ} .original_name {u_mtm_Alu_serializer/buffer[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 447: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[7]/Q} .original_name {u_mtm_Alu_serializer/buffer[7]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 448: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[8]/NQ} .original_name {u_mtm_Alu_serializer/buffer[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 449: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[8]/Q} .original_name {u_mtm_Alu_serializer/buffer[8]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 450: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[9]/NQ} .original_name {u_mtm_Alu_serializer/buffer[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 451: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[9]/Q} .original_name {u_mtm_Alu_serializer/buffer[9]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 452: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[10]/NQ} .original_name {u_mtm_Alu_serializer/buffer[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 453: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[10]/Q} .original_name {u_mtm_Alu_serializer/buffer[10]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 454: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[11]/NQ} .original_name {u_mtm_Alu_serializer/buffer[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 455: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[11]/Q} .original_name {u_mtm_Alu_serializer/buffer[11]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 456: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[12]/NQ} .original_name {u_mtm_Alu_serializer/buffer[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 457: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[12]/Q} .original_name {u_mtm_Alu_serializer/buffer[12]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 458: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[13]/NQ} .original_name {u_mtm_Alu_serializer/buffer[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 459: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[13]/Q} .original_name {u_mtm_Alu_serializer/buffer[13]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 460: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[14]/NQ} .original_name {u_mtm_Alu_serializer/buffer[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 461: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[14]/Q} .original_name {u_mtm_Alu_serializer/buffer[14]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 462: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[15]/NQ} .original_name {u_mtm_Alu_serializer/buffer[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 463: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[15]/Q} .original_name {u_mtm_Alu_serializer/buffer[15]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 464: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[16]/NQ} .original_name {u_mtm_Alu_serializer/buffer[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 465: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[16]/Q} .original_name {u_mtm_Alu_serializer/buffer[16]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 466: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[17]/NQ} .original_name {u_mtm_Alu_serializer/buffer[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 467: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[17]/Q} .original_name {u_mtm_Alu_serializer/buffer[17]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 468: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[18]/NQ} .original_name {u_mtm_Alu_serializer/buffer[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 469: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[18]/Q} .original_name {u_mtm_Alu_serializer/buffer[18]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 470: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[19]/NQ} .original_name {u_mtm_Alu_serializer/buffer[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 471: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[19]/Q} .original_name {u_mtm_Alu_serializer/buffer[19]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 472: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[20]/NQ} .original_name {u_mtm_Alu_serializer/buffer[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 473: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[20]/Q} .original_name {u_mtm_Alu_serializer/buffer[20]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 474: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[21]/NQ} .original_name {u_mtm_Alu_serializer/buffer[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 475: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[21]/Q} .original_name {u_mtm_Alu_serializer/buffer[21]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 476: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[22]/NQ} .original_name {u_mtm_Alu_serializer/buffer[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 477: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[22]/Q} .original_name {u_mtm_Alu_serializer/buffer[22]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 478: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[23]/NQ} .original_name {u_mtm_Alu_serializer/buffer[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 479: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[23]/Q} .original_name {u_mtm_Alu_serializer/buffer[23]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 480: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[24]/NQ} .original_name {u_mtm_Alu_serializer/buffer[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 481: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[24]/Q} .original_name {u_mtm_Alu_serializer/buffer[24]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 482: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[25]/NQ} .original_name {u_mtm_Alu_serializer/buffer[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 483: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[25]/Q} .original_name {u_mtm_Alu_serializer/buffer[25]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 484: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[26]/NQ} .original_name {u_mtm_Alu_serializer/buffer[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 485: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[26]/Q} .original_name {u_mtm_Alu_serializer/buffer[26]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 486: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[27]/NQ} .original_name {u_mtm_Alu_serializer/buffer[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 487: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[27]/Q} .original_name {u_mtm_Alu_serializer/buffer[27]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 488: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[28]/NQ} .original_name {u_mtm_Alu_serializer/buffer[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 489: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[28]/Q} .original_name {u_mtm_Alu_serializer/buffer[28]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 490: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[29]/NQ} .original_name {u_mtm_Alu_serializer/buffer[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 491: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[29]/Q} .original_name {u_mtm_Alu_serializer/buffer[29]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 492: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[30]/NQ} .original_name {u_mtm_Alu_serializer/buffer[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 493: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[30]/Q} .original_name {u_mtm_Alu_serializer/buffer[30]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 494: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[31]/NQ} .original_name {u_mtm_Alu_serializer/buffer[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 495: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[31]/Q} .original_name {u_mtm_Alu_serializer/buffer[31]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 496: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[32]/NQ} .original_name {u_mtm_Alu_serializer/buffer[32]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 497: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[32]/Q} .original_name {u_mtm_Alu_serializer/buffer[32]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 498: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[33]/NQ} .original_name {u_mtm_Alu_serializer/buffer[33]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 499: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[33]/Q} .original_name {u_mtm_Alu_serializer/buffer[33]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 500: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[34]/NQ} .original_name {u_mtm_Alu_serializer/buffer[34]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 501: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[34]/Q} .original_name {u_mtm_Alu_serializer/buffer[34]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 502: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[35]/NQ} .original_name {u_mtm_Alu_serializer/buffer[35]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 503: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[35]/Q} .original_name {u_mtm_Alu_serializer/buffer[35]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 504: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[36]/NQ} .original_name {u_mtm_Alu_serializer/buffer[36]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 505: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[36]/Q} .original_name {u_mtm_Alu_serializer/buffer[36]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 506: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[37]/NQ} .original_name {u_mtm_Alu_serializer/buffer[37]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 507: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[37]/Q} .original_name {u_mtm_Alu_serializer/buffer[37]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 508: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[38]/NQ} .original_name {u_mtm_Alu_serializer/buffer[38]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 509: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[38]/Q} .original_name {u_mtm_Alu_serializer/buffer[38]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 510: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[39]/NQ} .original_name {u_mtm_Alu_serializer/buffer[39]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 511: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[39]/Q} .original_name {u_mtm_Alu_serializer/buffer[39]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 512: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[40]/NQ} .original_name {u_mtm_Alu_serializer/buffer[40]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 513: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[40]/Q} .original_name {u_mtm_Alu_serializer/buffer[40]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 514: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[41]/NQ} .original_name {u_mtm_Alu_serializer/buffer[41]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 515: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[41]/Q} .original_name {u_mtm_Alu_serializer/buffer[41]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 516: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[42]/NQ} .original_name {u_mtm_Alu_serializer/buffer[42]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 517: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[42]/Q} .original_name {u_mtm_Alu_serializer/buffer[42]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 518: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[43]/NQ} .original_name {u_mtm_Alu_serializer/buffer[43]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 519: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[43]/Q} .original_name {u_mtm_Alu_serializer/buffer[43]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 520: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[44]/NQ} .original_name {u_mtm_Alu_serializer/buffer[44]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 521: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[44]/Q} .original_name {u_mtm_Alu_serializer/buffer[44]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 522: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[45]/NQ} .original_name {u_mtm_Alu_serializer/buffer[45]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 523: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[45]/Q} .original_name {u_mtm_Alu_serializer/buffer[45]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 524: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[46]/NQ} .original_name {u_mtm_Alu_serializer/buffer[46]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 525: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[46]/Q} .original_name {u_mtm_Alu_serializer/buffer[46]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 526: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[47]/NQ} .original_name {u_mtm_Alu_serializer/buffer[47]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 527: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[47]/Q} .original_name {u_mtm_Alu_serializer/buffer[47]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 528: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[48]/NQ} .original_name {u_mtm_Alu_serializer/buffer[48]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 529: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[48]/Q} .original_name {u_mtm_Alu_serializer/buffer[48]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 530: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[49]/NQ} .original_name {u_mtm_Alu_serializer/buffer[49]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 531: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[49]/Q} .original_name {u_mtm_Alu_serializer/buffer[49]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 532: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[50]/NQ} .original_name {u_mtm_Alu_serializer/buffer[50]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 533: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[50]/Q} .original_name {u_mtm_Alu_serializer/buffer[50]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 534: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[51]/NQ} .original_name {u_mtm_Alu_serializer/buffer[51]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 535: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[51]/Q} .original_name {u_mtm_Alu_serializer/buffer[51]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 536: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[52]/NQ} .original_name {u_mtm_Alu_serializer/buffer[52]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 537: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[52]/Q} .original_name {u_mtm_Alu_serializer/buffer[52]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 538: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[53]/NQ} .original_name {u_mtm_Alu_serializer/buffer[53]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 539: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[53]/Q} .original_name {u_mtm_Alu_serializer/buffer[53]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 540: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[54]/NQ} .original_name {u_mtm_Alu_serializer/buffer[54]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 541: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/buffer_reg[54]/Q} .original_name {u_mtm_Alu_serializer/buffer[54]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 542: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/state[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 543: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[0]/Q} .original_name {u_mtm_Alu_serializer/state[0]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 544: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/state[1]/q}
[09/12 09:09:35     17s] @file(mtm_Alu.wnm_attrs.tcl) 545: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[1]/Q} .original_name {u_mtm_Alu_serializer/state[1]/q}
[09/12 09:09:35     17s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
[09/12 09:09:35     17s] @file(mtm_Alu.invs_setup.tcl) 34: eval_enc { set edi_pe::pegConsiderMacroLayersUnblocked 1 }
[09/12 09:09:35     17s] @file(mtm_Alu.invs_setup.tcl) 35: eval_enc { set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1 }
[09/12 09:09:35     17s] Updating RC grid for preRoute extraction ...
[09/12 09:09:35     17s] Initializing multi-corner resistance tables ...
[09/12 09:09:35     17s] #@ End verbose source /home/student/pziebinski/projekt/PPCU_ALU/synth/RESULTS/mtm_Alu.invs_setup.tcl
[09/12 09:09:35     17s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/01_initialize_design.tcl
[09/12 09:09:35     17s] 1
[09/12 09:09:35     17s] @innovus 3> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/02_connect_power_to_gates.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/02_connect_power_to_gates.tcl
[09/12 09:09:50     19s] @file(02_connect_power_to_gates.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:09:50     19s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:09:50     19s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:09:50     19s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:09:50     19s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:09:50     19s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:09:50     19s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:09:50     19s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:09:50     19s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:09:50     19s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:09:50     19s] }
[09/12 09:09:50     19s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:09:50     19s] @file(02_connect_power_to_gates.tcl) 11: connect_global_net vddd -type pg_pin -pin_base_name vddd -verbose
[09/12 09:09:50     19s] 2311 new pwr-pin connections were made to global net 'vddd'.
[09/12 09:09:50     19s] @file(02_connect_power_to_gates.tcl) 12: connect_global_net gndd -type pg_pin -pin_base_name gndd -verbose
[09/12 09:09:50     19s] 2311 new gnd-pin connections were made to global net 'gndd'.
[09/12 09:09:50     19s] @file(02_connect_power_to_gates.tcl) 13: connect_global_net vddb -type pg_pin -pin_base_name vddb -verbose
[09/12 09:09:50     19s] 2311 new pwr-pin connections were made to global net 'vddb'.
[09/12 09:09:50     19s] @file(02_connect_power_to_gates.tcl) 14: connect_global_net gndb -type pg_pin -pin_base_name gndb -verbose
[09/12 09:09:50     19s] 2311 new gnd-pin connections were made to global net 'gndb'.
[09/12 09:09:50     19s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/02_connect_power_to_gates.tcl
[09/12 09:09:50     19s] @innovus 4> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/03_create_floorplan.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/03_create_floorplan.tcl
[09/12 09:09:58     19s] @file(03_create_floorplan.tcl) 4: source tcl/00_common_settings.tcl
[09/12 09:09:58     19s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:09:58     19s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:09:58     19s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:09:58     19s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:09:58     19s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:09:58     19s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:09:58     19s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:09:58     19s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:09:58     19s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:09:58     19s] }
[09/12 09:09:58     19s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:09:58     19s] @file(03_create_floorplan.tcl) 12: create_floorplan -site CoreSite -core_density_size 1.0 0.7 20.0 20.0 20.0 20.0 
[09/12 09:09:58     19s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.48
[09/12 09:09:58     19s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.48
[09/12 09:09:58     19s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.48
[09/12 09:09:58     19s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.48
[09/12 09:09:58     19s] Adjusting core size to PlacementGrid : width :311.68 height : 305.28
[09/12 09:09:58     19s] Adjust ME6 preferred direction offset from 0.46 to 0.
[09/12 09:09:58     19s] Generated pitch 1.92 in ME6 is different from 2.2 defined in technology file in preferred direction.
[09/12 09:09:58     19s] Generated pitch 0.64 in ME5 is different from 0.56 defined in technology file in preferred direction.
[09/12 09:09:58     19s] Generated pitch 0.64 in ME3 is different from 0.56 defined in technology file in preferred direction.
[09/12 09:09:58     19s] @file(03_create_floorplan.tcl) 34: add_rings -nets {vddd gndd} -type core_rings -follow core -layer {top ME3 bottom ME3 left ME4 right ME4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corners {lt rt lb rb } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[09/12 09:09:58     19s] #% Begin add_rings (date=09/12 09:09:58, mem=678.9M)
[09/12 09:09:58     19s] 
[09/12 09:09:58     19s] Ring generation is complete.
[09/12 09:09:58     19s] vias are now being generated.
[09/12 09:09:58     19s] addRing created 8 wires.
[09/12 09:09:58     19s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/12 09:09:58     19s] +--------+----------------+----------------+
[09/12 09:09:58     19s] |  Layer |     Created    |     Deleted    |
[09/12 09:09:58     19s] +--------+----------------+----------------+
[09/12 09:09:58     19s] |   ME3  |        4       |       NA       |
[09/12 09:09:58     19s] |   VI3  |        8       |        0       |
[09/12 09:09:58     19s] |   ME4  |        4       |       NA       |
[09/12 09:09:58     19s] +--------+----------------+----------------+
[09/12 09:09:58     20s] #% End add_rings (date=09/12 09:09:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.6M, current mem=680.6M)
[09/12 09:09:58     20s] @file(03_create_floorplan.tcl) 36: add_rings -nets {vddb gndb} -type core_rings -follow core -layer {top ME3 bottom ME3 left ME4 right ME4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 13 bottom 13 left 13 right 13} -center 0 -extend_corners {lt rt lb rb } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[09/12 09:09:58     20s] #% Begin add_rings (date=09/12 09:09:58, mem=680.6M)
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Ring generation is complete.
[09/12 09:09:58     20s] vias are now being generated.
[09/12 09:09:58     20s] addRing created 8 wires.
[09/12 09:09:58     20s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |  Layer |     Created    |     Deleted    |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |   ME3  |        4       |       NA       |
[09/12 09:09:58     20s] |   VI3  |        8       |        0       |
[09/12 09:09:58     20s] |   ME4  |        4       |       NA       |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] #% End add_rings (date=09/12 09:09:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.6M, current mem=680.6M)
[09/12 09:09:58     20s] @file(03_create_floorplan.tcl) 48: eval_legacy { addStripe -nets {vddd gndd} -layer ME4 -direction vertical -width 5 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 152 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape } } 
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Starting stripe generation ...
[09/12 09:09:58     20s] Non-Default Mode Option Settings :
[09/12 09:09:58     20s]   NONE
[09/12 09:09:58     20s] Stripe generation is complete.
[09/12 09:09:58     20s] vias are now being generated.
[09/12 09:09:58     20s] addStripe created 2 wires.
[09/12 09:09:58     20s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |  Layer |     Created    |     Deleted    |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |   VI3  |        4       |        0       |
[09/12 09:09:58     20s] |   ME4  |        2       |       NA       |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] @file(03_create_floorplan.tcl) 50: eval_legacy { addStripe -nets {vddd gndd} -layer ME5 -direction horizontal -width 5 -spacing 0.28 -number_of_sets 1 -start_from bottom -start_offset 147 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape } } 
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Starting stripe generation ...
[09/12 09:09:58     20s] Non-Default Mode Option Settings :
[09/12 09:09:58     20s]   -trim_antenna_max_distance  0.00
[09/12 09:09:58     20s] Stripe generation is complete.
[09/12 09:09:58     20s] vias are now being generated.
[09/12 09:09:58     20s] addStripe created 2 wires.
[09/12 09:09:58     20s] ViaGen created 6 vias, deleted 0 via to avoid violation.
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |  Layer |     Created    |     Deleted    |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |   VI4  |        6       |        0       |
[09/12 09:09:58     20s] |   ME5  |        2       |       NA       |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] @file(03_create_floorplan.tcl) 65: route_special -connect {core_pin} -layer_change_range { ME1(1) ME6(6) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 0 -crossover_via_layer_range { ME1(1) ME6(6) } -nets { gndb gndd vddb vddd } -allow_layer_change 1 -target_via_layer_range { ME1(1) ME6(6) } 
[09/12 09:09:58     20s] #% Begin route_special (date=09/12 09:09:58, mem=681.3M)
[09/12 09:09:58     20s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[09/12 09:09:58     20s] *** Begin SPECIAL ROUTE on Thu Sep 12 09:09:58 2019 ***
[09/12 09:09:58     20s] SPECIAL ROUTE ran on directory: /home/student/pziebinski/projekt/PPCU_ALU/pr
[09/12 09:09:58     20s] SPECIAL ROUTE ran on machine: cadence212 (Linux 2.6.32-754.6.3.el6.x86_64 Xeon 1000Mhz)
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Begin option processing ...
[09/12 09:09:58     20s] srouteConnectPowerBump set to false
[09/12 09:09:58     20s] routeSelectNet set to "gndb gndd vddb vddd"
[09/12 09:09:58     20s] routeSpecial set to true
[09/12 09:09:58     20s] srouteBottomLayerLimit set to 1
[09/12 09:09:58     20s] srouteBottomTargetLayerLimit set to 1
[09/12 09:09:58     20s] srouteConnectBlockPin set to false
[09/12 09:09:58     20s] srouteConnectConverterPin set to false
[09/12 09:09:58     20s] srouteConnectPadPin set to false
[09/12 09:09:58     20s] srouteConnectStripe set to false
[09/12 09:09:58     20s] srouteCrossoverViaBottomLayer set to 1
[09/12 09:09:58     20s] srouteCrossoverViaTopLayer set to 6
[09/12 09:09:58     20s] srouteFollowCorePinEnd set to 3
[09/12 09:09:58     20s] srouteFollowPadPin set to false
[09/12 09:09:58     20s] sroutePadPinAllPorts set to true
[09/12 09:09:58     20s] sroutePreserveExistingRoutes set to true
[09/12 09:09:58     20s] srouteRoutePowerBarPortOnBothDir set to true
[09/12 09:09:58     20s] srouteStopBlockPin set to "nearestTarget"
[09/12 09:09:58     20s] srouteStraightConnections set to "straightWithChanges"
[09/12 09:09:58     20s] srouteTopLayerLimit set to 6
[09/12 09:09:58     20s] srouteTopTargetLayerLimit set to 6
[09/12 09:09:58     20s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1636.00 megs.
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Reading DB technology information...
[09/12 09:09:58     20s] Finished reading DB technology information.
[09/12 09:09:58     20s] Reading floorplan and netlist information...
[09/12 09:09:58     20s] Finished reading floorplan and netlist information.
[09/12 09:09:58     20s] **WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
[09/12 09:09:58     20s] Read in 11 layers, 6 routing layers, 0 overlap layer
[09/12 09:09:58     20s] Read in 107 macros, 26 used
[09/12 09:09:58     20s] Read in 26 components
[09/12 09:09:58     20s]   26 core components: 26 unplaced, 0 placed, 0 fixed
[09/12 09:09:58     20s] Read in 16 physical pins
[09/12 09:09:58     20s]   16 physical pins: 0 unplaced, 0 placed, 16 fixed
[09/12 09:09:58     20s] Read in 4 logical pins
[09/12 09:09:58     20s] Read in 4 nets
[09/12 09:09:58     20s] Read in 4 special nets, 4 routed
[09/12 09:09:58     20s] Read in 120 terminals
[09/12 09:09:58     20s] 4 nets selected.
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] Begin power routing ...
[09/12 09:09:58     20s] CPU time for FollowPin 0 seconds
[09/12 09:09:58     20s] CPU time for FollowPin 0 seconds
[09/12 09:09:58     20s] CPU time for FollowPin 0 seconds
[09/12 09:09:58     20s] CPU time for FollowPin 0 seconds
[09/12 09:09:58     20s]   Number of Core ports routed: 320
[09/12 09:09:58     20s]   Number of Followpin connections: 160
[09/12 09:09:58     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1638.00 megs.
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s]  Begin updating DB with routing results ...
[09/12 09:09:58     20s]  Updating DB with 16 io pins ...
[09/12 09:09:58     20s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/12 09:09:58     20s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 182 out of 182 tracks are narrower than 2.200um (space 1.000 + width 1.200).
[09/12 09:09:58     20s] Type 'man IMPTR-2108' for more detail.
[09/12 09:09:58     20s]  As a result, your trialRoute congestion could be incorrect.
[09/12 09:09:58     20s] Pin and blockage extraction finished
[09/12 09:09:58     20s] 
[09/12 09:09:58     20s] sroute created 480 wires.
[09/12 09:09:58     20s] ViaGen created 1278 vias, deleted 0 via to avoid violation.
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |  Layer |     Created    |     Deleted    |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] |   ME1  |       480      |       NA       |
[09/12 09:09:58     20s] |   VI1  |       426      |        0       |
[09/12 09:09:58     20s] |   VI2  |       426      |        0       |
[09/12 09:09:58     20s] |   VI3  |       426      |        0       |
[09/12 09:09:58     20s] +--------+----------------+----------------+
[09/12 09:09:58     20s] #% End route_special (date=09/12 09:09:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=695.1M, current mem=695.1M)
[09/12 09:09:58     20s] @file(03_create_floorplan.tcl) 82: read_io_file mtm_Alu.save.io 
[09/12 09:09:58     20s] Reading IO assignment file "mtm_Alu.save.io" ...
[09/12 09:09:58     20s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/03_create_floorplan.tcl
[09/12 09:09:58     20s] @innovus 5> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/04_pre_place_timing_check.tcl

[09/12 09:10:06     20s] #@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/04_pre_place_timing_check.tcl
[09/12 09:10:06     20s] @file(04_pre_place_timing_check.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:10:06     20s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:10:06     20s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:10:06     20s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:10:06     20s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:10:06     20s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:10:06     20s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:10:06     20s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:10:06     20s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:10:06     20s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:10:06     20s] }
[09/12 09:10:06     20s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:10:06     20s] @file(04_pre_place_timing_check.tcl) 9: set_db timing_analysis_type ocv
[09/12 09:10:06     20s] @file(04_pre_place_timing_check.tcl) 10: set_db timing_analysis_cppr both
[09/12 09:10:06     20s] @file(04_pre_place_timing_check.tcl) 11: check_timing
[09/12 09:10:06     20s] ###############################################################
[09/12 09:10:06     20s] #  Generated by:      Cadence Innovus 17.13-s098_1
[09/12 09:10:06     20s] #  OS:                Linux x86_64(Host ID cadence212)
[09/12 09:10:06     20s] #  Generated on:      Thu Sep 12 09:10:06 2019
[09/12 09:10:06     20s] #  Design:            mtm_Alu
[09/12 09:10:06     20s] #  Command:           check_timing
[09/12 09:10:06     20s] ###############################################################
[09/12 09:10:06     20s] #################################################################################
[09/12 09:10:06     20s] # Design Stage: PreRoute
[09/12 09:10:06     20s] # Design Name: mtm_Alu
[09/12 09:10:06     20s] # Design Mode: 180nm
[09/12 09:10:06     20s] # Analysis Mode: MMMC OCV 
[09/12 09:10:06     20s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:10:06     20s] # Signoff Settings: SI Off 
[09/12 09:10:06     20s] #################################################################################
[09/12 09:10:06     21s] Calculate early delays in OCV mode...
[09/12 09:10:06     21s] Calculate late delays in OCV mode...
[09/12 09:10:06     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 880.6M, InitMEM = 880.6M)
[09/12 09:10:06     21s] Start delay calculation (fullDC) (1 T). (MEM=880.617)
[09/12 09:10:06     21s] AAE DB initialization (MEM=909.234 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/12 09:10:06     21s] Start AAE Lib Loading. (MEM=909.234)
[09/12 09:10:06     21s] End AAE Lib Loading. (MEM=1117.52 CPU=0:00:00.0 Real=0:00:00.0)
[09/12 09:10:06     21s] End AAE Lib Interpolated Model. (MEM=1117.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:06     21s] First Iteration Infinite Tw... 
[09/12 09:10:06     21s] Total number of fetched objects 2644
[09/12 09:10:06     21s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:06     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:06     21s] End delay calculation. (MEM=1128.69 CPU=0:00:00.3 REAL=0:00:00.0)
[09/12 09:10:06     21s] End delay calculation (fullDC). (MEM=1031.32 CPU=0:00:00.7 REAL=0:00:00.0)
[09/12 09:10:06     21s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1031.3M) ***
[09/12 09:10:06     21s]     -------------------------------------------------------------------------------  
[09/12 09:10:06     21s]                                  TIMING CHECK SUMMARY                                
[09/12 09:10:06     21s]     -------------------------------------------------------------------------------  
[09/12 09:10:06     21s]      Warning                            Warning Description              Number of   
[09/12 09:10:06     21s]                                                                          Warnings    
[09/12 09:10:06     21s]     -------------------------------------------------------------------------------  
[09/12 09:10:06     21s]     ideal_clock_waveform     Clock waveform is ideal                    1
[09/12 09:10:06     21s]     no_drive                 No drive assertion                         3
[09/12 09:10:06     21s]     -------------------------------------------------------------------------------
[09/12 09:10:06     21s] @file(04_pre_place_timing_check.tcl) 12: time_design -pre_place -report_prefix 04_preplace -report_dir $reportDir
[09/12 09:10:06     21s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[09/12 09:10:07     21s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/12 09:10:07     21s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/12 09:10:07     21s] Set Using Default Delay Limit as 101.
[09/12 09:10:07     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/12 09:10:07     21s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[09/12 09:10:07     21s] Set Default Net Delay as 0 ps.
[09/12 09:10:07     21s] Set Default Net Load as 0 pF. 
[09/12 09:10:07     21s] Effort level <high> specified for reg2reg path_group
[09/12 09:10:07     21s] #################################################################################
[09/12 09:10:07     21s] # Design Stage: PreRoute
[09/12 09:10:07     21s] # Design Name: mtm_Alu
[09/12 09:10:07     21s] # Design Mode: 180nm
[09/12 09:10:07     21s] # Analysis Mode: MMMC OCV 
[09/12 09:10:07     21s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:10:07     21s] # Signoff Settings: SI Off 
[09/12 09:10:07     21s] #################################################################################
[09/12 09:10:07     21s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:10:07     21s] Calculate early delays in OCV mode...
[09/12 09:10:07     21s] Calculate late delays in OCV mode...
[09/12 09:10:07     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 968.5M, InitMEM = 968.5M)
[09/12 09:10:07     21s] Start delay calculation (fullDC) (1 T). (MEM=968.531)
[09/12 09:10:07     22s] End AAE Lib Interpolated Model. (MEM=968.531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:07     22s] Total number of fetched objects 2644
[09/12 09:10:07     22s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:07     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:07     22s] End delay calculation. (MEM=1035.3 CPU=0:00:00.3 REAL=0:00:00.0)
[09/12 09:10:07     22s] End delay calculation (fullDC). (MEM=1035.3 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:10:07     22s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1035.3M) ***
[09/12 09:10:07     22s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:22.4 mem=1035.3M)
[09/12 09:10:07     22s] 
[09/12 09:10:07     22s] ------------------------------------------------------------
[09/12 09:10:07     22s]          time_design Summary                             
[09/12 09:10:07     22s] ------------------------------------------------------------
[09/12 09:10:07     22s] 
[09/12 09:10:07     22s] Setup views included:
[09/12 09:10:07     22s]  WC_av 
[09/12 09:10:07     22s] 
[09/12 09:10:07     22s] +--------------------+---------+---------+---------+
[09/12 09:10:07     22s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:10:07     22s] +--------------------+---------+---------+---------+
[09/12 09:10:07     22s] |           WNS (ns):| 48.556  | 84.327  | 48.556  |
[09/12 09:10:07     22s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:10:07     22s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:10:07     22s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:10:07     22s] +--------------------+---------+---------+---------+
[09/12 09:10:07     22s] 
[09/12 09:10:07     22s] Density: 0.000%
[09/12 09:10:07     22s] ------------------------------------------------------------
[09/12 09:10:07     22s] Set Using Default Delay Limit as 1000.
[09/12 09:10:07     22s] Resetting back High Fanout Nets as non-ideal
[09/12 09:10:07     22s] Set Default Net Delay as 1000 ps.
[09/12 09:10:07     22s] Set Default Net Load as 0.5 pF. 
[09/12 09:10:07     22s] Reported timing to dir ./timingReports
[09/12 09:10:07     22s] Total CPU time: 0.68 sec
[09/12 09:10:07     22s] Total Real time: 1.0 sec
[09/12 09:10:07     22s] Total Memory Usage: 935.246094 Mbytes
[09/12 09:10:07     22s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/04_pre_place_timing_check.tcl
[09/12 09:10:07     22s] @innovus 6> [12D            [12D@innovus 6> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/05_place_standard_cells.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/05_place_standard_cells.tcl
[09/12 09:10:18     23s] @file(05_place_standard_cells.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:10:18     23s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:10:18     23s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:10:18     23s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:10:18     23s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:10:18     23s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:10:18     23s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:10:18     23s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:10:18     23s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:10:18     23s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:10:18     23s] }
[09/12 09:10:18     23s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:10:18     23s] @file(05_place_standard_cells.tcl) 8: place_opt_design -report_prefix 05_place_opt -report_dir $reportDir
[09/12 09:10:18     23s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/12 09:10:18     23s] 'set_default_switching_activity' finished successfully.
[09/12 09:10:18     23s] *** Starting GigaPlace ***
[09/12 09:10:18     23s] **INFO: user set placement options
[09/12 09:10:18     23s] setPlaceMode -place_global_reorder_scan false
[09/12 09:10:18     23s] setPlaceMode -place_global_reorder_scan false
[09/12 09:10:18     23s] **INFO: user set opt options
[09/12 09:10:18     23s] 
[09/12 09:10:18     23s] #optDebug: fT-E <X 1 0 0 0>
[09/12 09:10:18     23s] #optDebug: fT-E <X 1 0 0 0>
[09/12 09:10:18     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:10:18     23s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 269, percentage of missing scan cell = 0.00% (0 / 269)
[09/12 09:10:18     23s] *** Start delete_buffer_trees ***
[09/12 09:10:18     23s] Info: Detect buffers to remove automatically.
[09/12 09:10:18     23s] Analyzing netlist ...
[09/12 09:10:18     23s] Updating netlist
[09/12 09:10:18     23s] 
[09/12 09:10:18     23s] *summary: 759 instances (buffers/inverters) removed
[09/12 09:10:18     23s] *** Finish delete_buffer_trees (0:00:00.1) ***
[09/12 09:10:18     23s] Deleted 0 physical inst  (cell - / prefix -).
[09/12 09:10:18     23s] No user setting net weight.
[09/12 09:10:18     23s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/12 09:10:18     23s] Scan chains were not defined.
[09/12 09:10:18     23s] #spOpts: N=180 
[09/12 09:10:18     23s] #std cell=1566 (0 fixed + 1566 movable) #block=0 (0 floating + 0 preplaced)
[09/12 09:10:18     23s] #ioInst=0 #net=1630 #term=5640 #term/net=3.46, #fixedIo=4, #floatIo=0, #fixedPin=0, #floatPin=4
[09/12 09:10:18     23s] stdCell: 1566 single + 0 double + 0 multi
[09/12 09:10:18     23s] Total standard cell length = 8.5536 (mm), area = 0.0493 (mm^2)
[09/12 09:10:18     23s] OPERPROF: Starting SiteArrayInit at level 1, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:946.1M
[09/12 09:10:18     23s] Core basic site is CoreSite
[09/12 09:10:18     23s] Estimated cell power/ground rail width = 0.540 um
[09/12 09:10:18     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:10:18     23s] Mark StBox On SiteArr starts
[09/12 09:10:18     23s] Mark StBox On SiteArr ends
[09/12 09:10:18     23s] spiAuditVddOnBottomForRows for llg="default" starts
[09/12 09:10:18     23s] spiAuditVddOnBottomForRows ends
[09/12 09:10:18     23s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.004, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.001, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.009, MEM:946.1M
[09/12 09:10:18     23s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.009, MEM:946.1M
[09/12 09:10:18     23s] Apply auto density screen in pre-place stage.
[09/12 09:10:18     23s] Auto density screen increases utilization from 0.519 to 0.521
[09/12 09:10:18     23s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
[09/12 09:10:18     23s] Average module density = 0.521.
[09/12 09:10:18     23s] Density for the design = 0.521.
[09/12 09:10:18     23s]        = stdcell_area 11880 sites (49269 um^2) / alloc_area 22819 sites (94636 um^2).
[09/12 09:10:18     23s] Pin Density = 0.2463.
[09/12 09:10:18     23s]             = total # of pins 5640 / total area 22896.
[09/12 09:10:18     23s] Initial padding reaches pin density 0.410 for top
[09/12 09:10:18     23s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1899.240
[09/12 09:10:18     23s] Initial padding increases density from 0.521 to 0.867 for top
[09/12 09:10:18     23s] === lastAutoLevel = 7 
[09/12 09:10:18     23s] [adp] 0:1:0:1
[09/12 09:10:19     23s] End AAE Lib Interpolated Model. (MEM=968.254 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:19     24s] Total number of fetched objects 1899
[09/12 09:10:19     24s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:19     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:19     24s] End delay calculation. (MEM=1036.04 CPU=0:00:00.2 REAL=0:00:00.0)
[09/12 09:10:19     24s] Clock gating cells determined by native netlist tracing.
[09/12 09:10:20     24s] Iteration  1: Total net bbox = 3.000e+03 (1.94e+03 1.06e+03)
[09/12 09:10:20     24s]               Est.  stn bbox = 4.501e+03 (2.85e+03 1.65e+03)
[09/12 09:10:20     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 981.3M
[09/12 09:10:20     24s] Iteration  2: Total net bbox = 3.000e+03 (1.94e+03 1.06e+03)
[09/12 09:10:20     24s]               Est.  stn bbox = 4.501e+03 (2.85e+03 1.65e+03)
[09/12 09:10:20     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 981.3M
[09/12 09:10:20     24s] End AAE Lib Interpolated Model. (MEM=991.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:20     24s] Total number of fetched objects 1899
[09/12 09:10:20     24s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:20     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:20     24s] End delay calculation. (MEM=1048.5 CPU=0:00:00.2 REAL=0:00:00.0)
[09/12 09:10:20     24s] exp_mt_sequential is set from setPlaceMode option to 1
[09/12 09:10:20     24s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/12 09:10:20     24s] place_exp_mt_interval set to default 32
[09/12 09:10:20     24s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/12 09:10:20     24s] Iteration  3: Total net bbox = 2.072e+03 (1.17e+03 9.05e+02)
[09/12 09:10:20     24s]               Est.  stn bbox = 3.699e+03 (2.13e+03 1.57e+03)
[09/12 09:10:20     24s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1007.3M
[09/12 09:10:22     26s] Iteration  4: Total net bbox = 3.267e+04 (1.51e+04 1.76e+04)
[09/12 09:10:22     26s]               Est.  stn bbox = 4.004e+04 (1.79e+04 2.22e+04)
[09/12 09:10:22     26s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1007.3M
[09/12 09:10:22     26s] Iteration  5: Total net bbox = 3.267e+04 (1.51e+04 1.76e+04)
[09/12 09:10:22     26s]               Est.  stn bbox = 4.004e+04 (1.79e+04 2.22e+04)
[09/12 09:10:22     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1007.3M
[09/12 09:10:24     28s] Iteration  6: Total net bbox = 4.544e+04 (2.22e+04 2.33e+04)
[09/12 09:10:24     28s]               Est.  stn bbox = 5.653e+04 (2.68e+04 2.97e+04)
[09/12 09:10:24     28s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1007.3M
[09/12 09:10:24     28s] 
[09/12 09:10:24     28s] Starting Early Global Route rough congestion estimation: mem = 1007.3M
[09/12 09:10:24     28s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:24     28s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:24     28s] (I)       Reading DB...
[09/12 09:10:24     28s] (I)       before initializing RouteDB syMemory usage = 1008.3 MB
[09/12 09:10:24     28s] (I)       congestionReportName   : 
[09/12 09:10:24     28s] (I)       layerRangeFor2DCongestion : 
[09/12 09:10:24     28s] (I)       buildTerm2TermWires    : 1
[09/12 09:10:24     28s] (I)       doTrackAssignment      : 1
[09/12 09:10:24     28s] (I)       dumpBookshelfFiles     : 0
[09/12 09:10:24     28s] (I)       numThreads             : 1
[09/12 09:10:24     28s] (I)       bufferingAwareRouting  : false
[09/12 09:10:24     28s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:10:24     28s] (I)       honorPin               : false
[09/12 09:10:24     28s] (I)       honorPinGuide          : true
[09/12 09:10:24     28s] (I)       honorPartition         : false
[09/12 09:10:24     28s] (I)       allowPartitionCrossover: false
[09/12 09:10:24     28s] (I)       honorSingleEntry       : true
[09/12 09:10:24     28s] (I)       honorSingleEntryStrong : true
[09/12 09:10:24     28s] (I)       handleViaSpacingRule   : false
[09/12 09:10:24     28s] (I)       handleEolSpacingRule   : false
[09/12 09:10:24     28s] (I)       PDConstraint           : none
[09/12 09:10:24     28s] (I)       expBetterNDRHandling   : false
[09/12 09:10:24     28s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:10:24     28s] (I)       routingEffortLevel     : 3
[09/12 09:10:24     28s] (I)       effortLevel            : standard
[09/12 09:10:24     28s] [NR-eGR] minRouteLayer          : 2
[09/12 09:10:24     28s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:10:24     28s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:10:24     28s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:10:24     28s] (I)       numRowsPerGCell        : 4
[09/12 09:10:24     28s] (I)       speedUpLargeDesign     : 0
[09/12 09:10:24     28s] (I)       multiThreadingTA       : 1
[09/12 09:10:24     28s] (I)       blkAwareLayerSwitching : 1
[09/12 09:10:24     28s] (I)       optimizationMode       : false
[09/12 09:10:24     28s] (I)       routeSecondPG          : false
[09/12 09:10:24     28s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:10:24     28s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:10:24     28s] (I)       punchThroughDistance   : 500.00
[09/12 09:10:24     28s] (I)       scenicBound            : 1.15
[09/12 09:10:24     28s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:10:24     28s] (I)       source-to-sink ratio   : 0.00
[09/12 09:10:24     28s] (I)       targetCongestionRatioH : 1.00
[09/12 09:10:24     28s] (I)       targetCongestionRatioV : 1.00
[09/12 09:10:24     28s] (I)       layerCongestionRatio   : 0.70
[09/12 09:10:24     28s] (I)       m1CongestionRatio      : 0.10
[09/12 09:10:24     28s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:10:24     28s] (I)       localRouteEffort       : 1.00
[09/12 09:10:24     28s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:10:24     28s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:10:24     28s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:10:24     28s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:10:24     28s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:10:24     28s] (I)       routeVias              : 
[09/12 09:10:24     28s] (I)       readTROption           : true
[09/12 09:10:24     28s] (I)       extraSpacingFactor     : 1.00
[09/12 09:10:24     28s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:10:24     28s] (I)       routeSelectedNetsOnly  : false
[09/12 09:10:24     28s] (I)       clkNetUseMaxDemand     : false
[09/12 09:10:24     28s] (I)       extraDemandForClocks   : 0
[09/12 09:10:24     28s] (I)       steinerRemoveLayers    : false
[09/12 09:10:24     28s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:10:24     28s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:10:24     28s] (I)       similarTopologyRoutingFast : false
[09/12 09:10:24     28s] (I)       spanningTreeRefinement : false
[09/12 09:10:24     28s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:10:24     28s] (I)       starting read tracks
[09/12 09:10:24     28s] (I)       build grid graph
[09/12 09:10:24     28s] (I)       build grid graph start
[09/12 09:10:24     28s] [NR-eGR] Layer1 has no routable track
[09/12 09:10:24     28s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:10:24     28s] [NR-eGR] Layer3 has single uniform track structure
[09/12 09:10:24     28s] (I)       build grid graph end
[09/12 09:10:24     28s] (I)       numViaLayers=6
[09/12 09:10:24     28s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:10:24     28s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:10:24     28s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:10:24     28s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:10:24     28s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:10:24     28s] (I)       end build via table
[09/12 09:10:24     28s] [NR-eGR] numRoutingBlks=0 numInstBlks=2865 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:10:24     28s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:10:24     28s] (I)       readDataFromPlaceDB
[09/12 09:10:24     28s] (I)       Read net information..
[09/12 09:10:24     28s] [NR-eGR] Read numTotalNets=1630  numIgnoredNets=0
[09/12 09:10:24     28s] (I)       Read testcase time = 0.000 seconds
[09/12 09:10:24     28s] 
[09/12 09:10:24     28s] (I)       read default dcut vias
[09/12 09:10:24     28s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:10:24     28s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:10:24     28s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:10:24     28s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:10:24     28s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:10:24     28s] (I)       build grid graph start
[09/12 09:10:24     28s] (I)       build grid graph end
[09/12 09:10:24     28s] (I)       Model blockage into capacity
[09/12 09:10:24     28s] (I)       Read numBlocks=5270  numPreroutedWires=0  numCapScreens=0
[09/12 09:10:24     28s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:10:24     28s] (I)       blocked area on Layer2 : 35462634800  (29.58%)
[09/12 09:10:24     28s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:10:24     28s] (I)       Modeling time = 0.000 seconds
[09/12 09:10:24     28s] 
[09/12 09:10:24     28s] (I)       Number of ignored nets = 0
[09/12 09:10:24     28s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:10:24     28s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:10:24     28s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:10:24     28s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:10:24     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:10:24     28s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1008.3 MB
[09/12 09:10:24     28s] (I)       Ndr track 0 does not exist
[09/12 09:10:24     28s] (I)       Layer1  viaCost=200.00
[09/12 09:10:24     28s] (I)       Layer2  viaCost=300.00
[09/12 09:10:24     28s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:10:24     28s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:10:24     28s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:10:24     28s] (I)       Site Width          :   720  (dbu)
[09/12 09:10:24     28s] (I)       Row Height          :  5760  (dbu)
[09/12 09:10:24     28s] (I)       GCell Width         : 23040  (dbu)
[09/12 09:10:24     28s] (I)       GCell Height        : 23040  (dbu)
[09/12 09:10:24     28s] (I)       grid                :    16    15     3
[09/12 09:10:24     28s] (I)       vertical capacity   :     0 23040     0
[09/12 09:10:24     28s] (I)       horizontal capacity :     0     0 23040
[09/12 09:10:24     28s] (I)       Default wire width  :   240   280   280
[09/12 09:10:24     28s] (I)       Default wire space  :   240   280   280
[09/12 09:10:24     28s] (I)       Default pitch size  :   480   640   640
[09/12 09:10:24     28s] (I)       First Track Coord   :     0   640   640
[09/12 09:10:24     28s] (I)       Num tracks per GCell: 48.00 36.00 36.00
[09/12 09:10:24     28s] (I)       Total num of tracks :     0   550   540
[09/12 09:10:24     28s] (I)       Num of masks        :     1     1     1
[09/12 09:10:24     28s] (I)       Num of trim masks   :     0     0     0
[09/12 09:10:24     28s] (I)       --------------------------------------------------------
[09/12 09:10:24     28s] 
[09/12 09:10:24     28s] [NR-eGR] ============ Routing rule table ============
[09/12 09:10:24     28s] [NR-eGR] Rule id 0. Nets 1630 
[09/12 09:10:24     28s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:10:24     28s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:10:24     28s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:24     28s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:24     28s] [NR-eGR] ========================================
[09/12 09:10:24     28s] [NR-eGR] 
[09/12 09:10:24     28s] (I)       After initializing earlyGlobalRoute syMemory usage = 1008.3 MB
[09/12 09:10:24     28s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:10:24     28s] (I)       ============= Initialization =============
[09/12 09:10:24     28s] (I)       numLocalWires=4320  numGlobalNetBranches=1355  numLocalNetBranches=805
[09/12 09:10:24     28s] (I)       totalPins=5640  totalGlobalPin=2734 (48.48%)
[09/12 09:10:24     28s] (I)       total 2D Cap : 13950 = (7694 H, 6256 V)
[09/12 09:10:24     28s] (I)       ============  Phase 1a Route ============
[09/12 09:10:24     28s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:10:24     28s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/12 09:10:24     28s] (I)       Usage: 2418 = (1211 H, 1207 V) = (15.74% H, 19.29% V) = (2.790e+04um H, 2.781e+04um V)
[09/12 09:10:24     28s] (I)       
[09/12 09:10:24     28s] (I)       ============  Phase 1b Route ============
[09/12 09:10:24     28s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:10:24     28s] (I)       Usage: 2422 = (1214 H, 1208 V) = (15.78% H, 19.31% V) = (2.797e+04um H, 2.783e+04um V)
[09/12 09:10:24     28s] (I)       
[09/12 09:10:24     28s] (I)       earlyGlobalRoute overflow: 0.00% H + 46.55% V
[09/12 09:10:24     28s] 
[09/12 09:10:24     28s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 16.18% V
[09/12 09:10:24     28s] Finished Early Global Route rough congestion estimation: mem = 1008.3M
[09/12 09:10:24     28s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/12 09:10:24     28s] Congestion driven padding in post-place stage.
[09/12 09:10:24     28s] Congestion driven padding increases utilization from 0.867 to 0.867
[09/12 09:10:24     28s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.3M
[09/12 09:10:24     28s] area based solver selects 100.0% (1566/1566) instances.
[09/12 09:10:24     28s] Global placement CDP is working on the selected area.
[09/12 09:10:26     30s] Iteration  7: Total net bbox = 5.378e+04 (2.57e+04 2.80e+04)
[09/12 09:10:26     30s]               Est.  stn bbox = 6.650e+04 (3.09e+04 3.56e+04)
[09/12 09:10:26     30s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1008.3M
[09/12 09:10:26     30s] Iteration  8: Total net bbox = 5.378e+04 (2.57e+04 2.80e+04)
[09/12 09:10:26     30s]               Est.  stn bbox = 6.650e+04 (3.09e+04 3.56e+04)
[09/12 09:10:26     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.3M
[09/12 09:10:32     36s] Iteration  9: Total net bbox = 5.820e+04 (2.82e+04 3.00e+04)
[09/12 09:10:32     36s]               Est.  stn bbox = 7.139e+04 (3.37e+04 3.77e+04)
[09/12 09:10:32     36s]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 1008.3M
[09/12 09:10:32     36s] Iteration 10: Total net bbox = 5.966e+04 (2.94e+04 3.03e+04)
[09/12 09:10:32     36s]               Est.  stn bbox = 7.286e+04 (3.49e+04 3.80e+04)
[09/12 09:10:32     36s]               cpu = 0:00:06.5 real = 0:00:06.0 mem = 1008.3M
[09/12 09:10:32     36s] Iteration 11: Total net bbox = 5.966e+04 (2.94e+04 3.03e+04)
[09/12 09:10:32     36s]               Est.  stn bbox = 7.286e+04 (3.49e+04 3.80e+04)
[09/12 09:10:32     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.3M
[09/12 09:10:32     36s] Finished Global Placement (cpu=0:00:12.4, real=0:00:13.0, mem=1008.3M)
[09/12 09:10:32     36s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/12 09:10:32     36s] Solver runtime cpu: 0:00:11.5 real: 0:00:11.2
[09/12 09:10:32     36s] Core Placement runtime cpu: 0:00:12.3 real: 0:00:13.0
[09/12 09:10:32     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1008.3M
[09/12 09:10:32     36s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:32     36s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1008.3M
[09/12 09:10:32     36s] Core basic site is CoreSite
[09/12 09:10:32     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:10:32     36s] Mark StBox On SiteArr starts
[09/12 09:10:32     36s] Mark StBox On SiteArr ends
[09/12 09:10:32     36s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.003, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:       Starting CMU at level 4, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.004, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.004, MEM:1008.3M
[09/12 09:10:32     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1008.3MB).
[09/12 09:10:32     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1008.3M
[09/12 09:10:32     36s] OPERPROF: Starting RefinePlace at level 1, MEM:1008.3M
[09/12 09:10:32     36s] *** Starting place_detail (0:00:36.5 mem=1008.3M) ***
[09/12 09:10:32     36s] Total net bbox length = 5.966e+04 (2.936e+04 3.030e+04) (ext = 2.439e+02)
[09/12 09:10:32     36s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:10:32     36s] Starting refinePlace ...
[09/12 09:10:32     36s] default core: bins with density >  0.75 = 8.33 % ( 3 / 36 )
[09/12 09:10:32     36s] Density distribution unevenness ratio = 10.755%
[09/12 09:10:32     36s]   Spread Effort: high, standalone mode, useDDP on.
[09/12 09:10:32     36s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1008.3MB) @(0:00:36.5 - 0:00:36.6).
[09/12 09:10:32     36s] Move report: preRPlace moves 1566 insts, mean move: 2.08 um, max move: 10.27 um
[09/12 09:10:32     36s] 	Max move on inst (u_mtm_Alu_serializer/g2640): (273.88, 137.99) --> (276.08, 129.92)
[09/12 09:10:32     36s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: UCL_AON2B_2
[09/12 09:10:32     36s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 09:10:32     36s] Placement tweakage begins.
[09/12 09:10:32     36s] wire length = 7.651e+04
[09/12 09:10:32     36s] wire length = 7.560e+04
[09/12 09:10:32     36s] Placement tweakage ends.
[09/12 09:10:32     36s] Move report: tweak moves 419 insts, mean move: 7.63 um, max move: 48.96 um
[09/12 09:10:32     36s] 	Max move on inst (u_mtm_Alu_core/g27658): (163.76, 147.20) --> (149.36, 112.64)
[09/12 09:10:32     36s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1008.3MB) @(0:00:36.6 - 0:00:36.7).
[09/12 09:10:32     36s] Move report: legalization moves 6 insts, mean move: 4.80 um, max move: 7.20 um
[09/12 09:10:32     36s] 	Max move on inst (u_mtm_Alu_core/add_260_41/g763): (170.96, 32.00) --> (169.52, 37.76)
[09/12 09:10:32     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1011.3MB) @(0:00:36.7 - 0:00:36.7).
[09/12 09:10:32     36s] Move report: Detail placement moves 1566 insts, mean move: 3.79 um, max move: 49.34 um
[09/12 09:10:32     36s] 	Max move on inst (u_mtm_Alu_core/g27658): (163.51, 147.83) --> (149.36, 112.64)
[09/12 09:10:32     36s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1011.3MB
[09/12 09:10:32     36s] Statistics of distance of Instance movement in refine placement:
[09/12 09:10:32     36s]   maximum (X+Y) =        49.34 um
[09/12 09:10:32     36s]   inst (u_mtm_Alu_core/g27658) with max move: (163.513, 147.829) -> (149.36, 112.64)
[09/12 09:10:32     36s]   mean    (X+Y) =         3.79 um
[09/12 09:10:32     36s] Total instances moved : 1566
[09/12 09:10:32     36s] Summary Report:
[09/12 09:10:32     36s] Instances move: 1566 (out of 1566 movable)
[09/12 09:10:32     36s] Instances flipped: 0
[09/12 09:10:32     36s] Mean displacement: 3.79 um
[09/12 09:10:32     36s] Max displacement: 49.34 um (Instance: u_mtm_Alu_core/g27658) (163.513, 147.829) -> (149.36, 112.64)
[09/12 09:10:32     36s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: UCL_INV2
[09/12 09:10:32     36s] Total net bbox length = 6.010e+04 (2.923e+04 3.086e+04) (ext = 2.398e+02)
[09/12 09:10:32     36s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1011.3MB) @(0:00:36.5 - 0:00:36.7).
[09/12 09:10:32     36s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1011.3MB
[09/12 09:10:32     36s] *** Finished place_detail (0:00:36.7 mem=1011.3M) ***
[09/12 09:10:32     36s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.190, MEM:1011.3M
[09/12 09:10:32     36s] *** Finished Initial Placement (cpu=0:00:13.0, real=0:00:14.0, mem=1011.3M) ***
[09/12 09:10:32     36s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:32     36s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1011.3M
[09/12 09:10:32     36s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1011.3M
[09/12 09:10:32     36s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1011.3M
[09/12 09:10:32     36s] Core basic site is CoreSite
[09/12 09:10:32     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:10:32     36s] Mark StBox On SiteArr starts
[09/12 09:10:32     36s] Mark StBox On SiteArr ends
[09/12 09:10:32     36s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.002, MEM:1011.3M
[09/12 09:10:32     36s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1011.3M
[09/12 09:10:32     36s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1011.3M
[09/12 09:10:32     36s] default core: bins with density >  0.75 = 8.33 % ( 3 / 36 )
[09/12 09:10:32     36s] Density distribution unevenness ratio = 10.949%
[09/12 09:10:32     36s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:10:32     36s] UM:                                                                   final
[09/12 09:10:32     36s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:10:32     36s] UM:                                                                   global_place
[09/12 09:10:32     36s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/12 09:10:32     36s] Starting congestion repair ...
[09/12 09:10:32     36s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:32     36s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:32     36s] Starting Early Global Route congestion estimation: mem = 989.1M
[09/12 09:10:32     36s] (I)       Reading DB...
[09/12 09:10:32     36s] (I)       before initializing RouteDB syMemory usage = 989.1 MB
[09/12 09:10:32     36s] (I)       congestionReportName   : 
[09/12 09:10:32     36s] (I)       layerRangeFor2DCongestion : 
[09/12 09:10:32     36s] (I)       buildTerm2TermWires    : 1
[09/12 09:10:32     36s] (I)       doTrackAssignment      : 1
[09/12 09:10:32     36s] (I)       dumpBookshelfFiles     : 0
[09/12 09:10:32     36s] (I)       numThreads             : 1
[09/12 09:10:32     36s] (I)       bufferingAwareRouting  : false
[09/12 09:10:32     36s] (I)       honorPin               : false
[09/12 09:10:32     36s] (I)       honorPinGuide          : true
[09/12 09:10:32     36s] (I)       honorPartition         : false
[09/12 09:10:32     36s] (I)       allowPartitionCrossover: false
[09/12 09:10:32     36s] (I)       honorSingleEntry       : true
[09/12 09:10:32     36s] (I)       honorSingleEntryStrong : true
[09/12 09:10:32     36s] (I)       handleViaSpacingRule   : false
[09/12 09:10:32     36s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:10:32     36s] (I)       handleEolSpacingRule   : false
[09/12 09:10:32     36s] (I)       PDConstraint           : none
[09/12 09:10:32     36s] (I)       expBetterNDRHandling   : false
[09/12 09:10:32     36s] (I)       routingEffortLevel     : 3
[09/12 09:10:32     36s] (I)       effortLevel            : standard
[09/12 09:10:32     36s] (I)       [09/12 09:10:32     36s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[09/12 09:10:32     36s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:10:32     36s] (I)       numRowsPerGCell        : 1
[09/12 09:10:32     36s] (I)       speedUpLargeDesign     : 0
[09/12 09:10:32     36s] (I)       multiThreadingTA       : 1
[09/12 09:10:32     36s] [NR-eGR] minRouteLayer          : 2
[09/12 09:10:32     36s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:10:32     36s] (I)       blkAwareLayerSwitching : 1
[09/12 09:10:32     36s] (I)       optimizationMode       : false
[09/12 09:10:32     36s] (I)       routeSecondPG          : false
[09/12 09:10:32     36s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:10:32     36s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:10:32     36s] (I)       punchThroughDistance   : 500.00
[09/12 09:10:32     36s] (I)       scenicBound            : 1.15
[09/12 09:10:32     36s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:10:32     36s] (I)       source-to-sink ratio   : 0.00
[09/12 09:10:32     36s] (I)       targetCongestionRatioH : 1.00
[09/12 09:10:32     36s] (I)       targetCongestionRatioV : 1.00
[09/12 09:10:32     36s] (I)       layerCongestionRatio   : 0.70
[09/12 09:10:32     36s] (I)       m1CongestionRatio      : 0.10
[09/12 09:10:32     36s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:10:32     36s] (I)       localRouteEffort       : 1.00
[09/12 09:10:32     36s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:10:32     36s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:10:32     36s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:10:32     36s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:10:32     36s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:10:32     36s] (I)       routeVias              : 
[09/12 09:10:32     36s] (I)       readTROption           : true
[09/12 09:10:32     36s] (I)       extraSpacingFactor     : 1.00
[09/12 09:10:32     36s] (I)       routeSelectedNetsOnly  : false
[09/12 09:10:32     36s] (I)       clkNetUseMaxDemand     : false
[09/12 09:10:32     36s] (I)       extraDemandForClocks   : 0
[09/12 09:10:32     36s] (I)       [09/12 09:10:32     36s] [NR-eGR] numTracksPerClockWire  : 0
steinerRemoveLayers    : false
[09/12 09:10:32     36s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:10:32     36s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:10:32     36s] (I)       similarTopologyRoutingFast : false
[09/12 09:10:32     36s] (I)       spanningTreeRefinement : false
[09/12 09:10:32     36s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:10:32     36s] (I)       starting read tracks
[09/12 09:10:32     36s] (I)       build grid graph
[09/12 09:10:32     36s] (I)       build grid graph start
[09/12 09:10:32     36s] (I)       build grid graph end
[09/12 09:10:32     36s] (I)       numViaLayers=6
[09/12 09:10:32     36s] (I)       [09/12 09:10:32     36s] [NR-eGR] Layer1 has no routable track
[09/12 09:10:32     36s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:10:32     36s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:10:32     36s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:10:32     36s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:10:32     36s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:10:32     36s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:10:32     36s] (I)       end build via table
[09/12 09:10:32     36s] [NR-eGR] numRoutingBlks=0 numInstBlks=2865 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:10:32     36s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:10:32     36s] (I)       readDataFromPlaceDB
[09/12 09:10:32     36s] (I)       Read net information..
[09/12 09:10:32     36s] (I)       Read testcase time = 0.000 seconds
[09/12 09:10:32     36s] 
[09/12 09:10:32     36s] (I)       read default dcut vias
[09/12 09:10:32     36s] [NR-eGR] Read numTotalNets=1630  numIgnoredNets=0
[09/12 09:10:32     36s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:10:32     36s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:10:32     36s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:10:32     36s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:10:32     36s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:10:32     36s] (I)       build grid graph start
[09/12 09:10:32     36s] (I)       build grid graph end
[09/12 09:10:32     36s] (I)       Model blockage into capacity
[09/12 09:10:32     36s] (I)       Read numBlocks=5270  numPreroutedWires=0  numCapScreens=0
[09/12 09:10:32     36s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:10:32     36s] (I)       blocked area on Layer2 : 35462634800  (29.58%)
[09/12 09:10:32     36s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:10:32     36s] (I)       Modeling time = 0.000 seconds
[09/12 09:10:32     36s] 
[09/12 09:10:32     36s] (I)       Number of ignored nets = 0
[09/12 09:10:32     36s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:10:32     36s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:10:32     36s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:10:32     36s] (I)       [09/12 09:10:32     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 989.1 MB
[09/12 09:10:32     36s] (I)       Ndr track 0 does not exist
[09/12 09:10:32     36s] (I)       Layer1  viaCost=200.00
[09/12 09:10:32     36s] (I)       Layer2  viaCost=300.00
[09/12 09:10:32     36s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:10:32     36s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:10:32     36s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:10:32     36s] (I)       Site Width          :   720  (dbu)
[09/12 09:10:32     36s] (I)       Row Height          :  5760  (dbu)
[09/12 09:10:32     36s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:10:32     36s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:10:32     36s] (I)       grid                :    61    60     3
[09/12 09:10:32     36s] (I)       vertical capacity   :     0  5760     0
[09/12 09:10:32     36s] (I)       horizontal capacity :     0     0  5760
[09/12 09:10:32     36s] (I)       Default wire width  :   240   280   280
[09/12 09:10:32     36s] (I)       Default wire space  :   240   280   280
[09/12 09:10:32     36s] (I)       Default pitch size  :   480   640   640
[09/12 09:10:32     36s] (I)       First Track Coord   :     0   640   640
[09/12 09:10:32     36s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:10:32     36s] (I)       Total num of tracks :     0   550   540
[09/12 09:10:32     36s] (I)       Num of masks        :     1     1     1
[09/12 09:10:32     36s] (I)       Num of trim masks   :     0     0     0
[09/12 09:10:32     36s] (I)       --------------------------------------------------------
[09/12 09:10:32     36s] 
[09/12 09:10:32     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:32     36s] (I)       [09/12 09:10:32     36s] [NR-eGR] ============ Routing rule table ============
[09/12 09:10:32     36s] [NR-eGR] Rule id 0. Nets 1630 
[09/12 09:10:32     36s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:10:32     36s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:32     36s] (I)       After initializing earlyGlobalRoute syMemory usage = 989.1 MB
[09/12 09:10:32     36s] [NR-eGR] ========================================
[09/12 09:10:32     36s] [NR-eGR] 
[09/12 09:10:32     36s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:10:32     36s] (I)       ============= Initialization =============
[09/12 09:10:32     36s] (I)       totalPins=5640  totalGlobalPin=5443 (96.51%)
[09/12 09:10:32     36s] (I)       total 2D Cap : 53267 = (29231 H, 24036 V)
[09/12 09:10:32     36s] (I)       ============  Phase 1a Route ============
[09/12 09:10:32     36s] [NR-eGR] Layer group 1: route 1630 net(s) in layer range [2, 3]
[09/12 09:10:32     36s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:10:32     36s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=38
[09/12 09:10:32     36s] (I)       Usage: 12692 = (6349 H, 6343 V) = (21.72% H, 26.39% V) = (3.657e+04um H, 3.654e+04um V)
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] (I)       ============  Phase 1b Route ============
[09/12 09:10:32     36s] (I)       Phase 1b runs 0.01 seconds
[09/12 09:10:32     36s] (I)       Usage: 12740 = (6375 H, 6365 V) = (21.81% H, 26.48% V) = (3.672e+04um H, 3.666e+04um V)
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 10.70% V. EstWL: 7.338240e+04um
[09/12 09:10:32     36s] (I)       ============  Phase 1c Route ============
[09/12 09:10:32     36s] (I)       Level2 Grid: 13 x 12
[09/12 09:10:32     36s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:10:32     36s] (I)       Usage: 12744 = (6380 H, 6364 V) = (21.83% H, 26.48% V) = (3.675e+04um H, 3.666e+04um V)
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] (I)       ============  Phase 1d Route ============
[09/12 09:10:32     36s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:10:32     36s] (I)       Usage: 12743 = (6378 H, 6365 V) = (21.82% H, 26.48% V) = (3.674e+04um H, 3.666e+04um V)
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] (I)       ============  Phase 1e Route ============
[09/12 09:10:32     36s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:10:32     36s] (I)       Usage: 12750 = (6386 H, 6364 V) = (21.85% H, 26.48% V) = (3.678e+04um H, 3.666e+04um V)
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] (I)       ============  Phase 1l Route ============
[09/12 09:10:32     36s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 10.50% V. EstWL: 7.344000e+04um
[09/12 09:10:32     36s] [NR-eGR] 
[09/12 09:10:32     36s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:10:32     36s] (I)       
[09/12 09:10:32     36s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:10:32     36s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:10:32     36s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:10:32     36s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:10:32     36s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:10:32     36s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:10:32     36s] [NR-eGR] Layer2     191( 5.31%)      69( 1.92%)       9( 0.25%)   ( 7.47%) 
[09/12 09:10:32     36s] [NR-eGR] Layer3       1( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[09/12 09:10:32     36s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:10:32     36s] [NR-eGR] Total      192( 2.73%)      69( 0.98%)       9( 0.13%)   ( 3.84%) 
[09/12 09:10:32     36s] [NR-eGR] 
[09/12 09:10:32     36s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:10:32     36s] (I)       total 2D Cap : 54655 = (29535 H, 25120 V)
[09/12 09:10:32     36s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 989.1M
[09/12 09:10:32     36s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 7.14% V
[09/12 09:10:32     36s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 9.79% V
[09/12 09:10:32     36s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:32     36s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:10:32     36s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:32     36s] [hotspot] | normalized |          4.00 |         21.00 |
[09/12 09:10:32     36s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:32     36s] [hotspot] max/total 4.00/21.00, big hotspot (>10) total 0.00
[09/12 09:10:32     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 21.00 (area is in unit of 4 std-cell row bins)
[09/12 09:10:32     36s] Skipped repairing congestion.
[09/12 09:10:32     36s] Starting Early Global Route wiring: mem = 989.1M
[09/12 09:10:32     36s] (I)       ============= track Assignment ============
[09/12 09:10:32     36s] (I)       extract Global 3D Wires
[09/12 09:10:32     36s] (I)       Extract Global WL : time=0.00
[09/12 09:10:32     36s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:10:32     36s] (I)       Initialization real time=0.00 seconds
[09/12 09:10:32     36s] (I)       Run Multi-thread track assignment
[09/12 09:10:32     36s] (I)       merging nets...
[09/12 09:10:32     36s] (I)       merging nets done
[09/12 09:10:32     36s] (I)       Kernel real time=0.02 seconds
[09/12 09:10:32     36s] (I)       End Greedy Track Assignment
[09/12 09:10:32     36s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:32     36s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5636
[09/12 09:10:32     36s] [NR-eGR] Layer2(ME2)(V) length: 4.071601e+04um, number of vias: 10332
[09/12 09:10:32     36s] [NR-eGR] Layer3(ME3)(H) length: 4.023536e+04um, number of vias: 0
[09/12 09:10:32     36s] [NR-eGR] Total length: 8.095138e+04um, number of vias: 15968
[09/12 09:10:32     36s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:32     36s] [NR-eGR] Total clock nets wire length: 3.795830e+03um 
[09/12 09:10:32     36s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:32     36s] Early Global Route wiring runtime: 0.03 seconds, mem = 975.3M
[09/12 09:10:32     36s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/12 09:10:32     36s] ***** Total cpu  0:0:13
[09/12 09:10:32     36s] ***** Total real time  0:0:14
[09/12 09:10:32     36s] **place_design ... cpu = 0: 0:13, real = 0: 0:14, mem = 975.3M **
[09/12 09:10:32     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:10:32     37s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:10:32     37s] UM:                                                                   final
[09/12 09:10:32     37s] UM: Capturing floorplan image ...
[09/12 09:10:32     37s] OPERPROF: Starting SiteArrayInit at level 1, MEM:975.3M
[09/12 09:10:32     37s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:975.3M
[09/12 09:10:32     37s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:975.3M
[09/12 09:10:32     37s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:32     37s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:32     37s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:33     37s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:10:33     37s] UM:          19.4             59                                      place_design
[09/12 09:10:33     37s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:10:33     37s] #spOpts: N=180 
[09/12 09:10:33     37s] OPERPROF: Starting SiteArrayInit at level 1, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:975.3M
[09/12 09:10:33     37s] Core basic site is CoreSite
[09/12 09:10:33     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:10:33     37s] Mark StBox On SiteArr starts
[09/12 09:10:33     37s] Mark StBox On SiteArr ends
[09/12 09:10:33     37s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:33     37s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:33     37s] OPERPROF: Starting SiteArrayInit at level 1, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:10:33     37s] GigaOpt running with 1 threads.
[09/12 09:10:33     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:975.3M
[09/12 09:10:33     37s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:33     37s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:       Starting CMU at level 4, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=975.3MB).
[09/12 09:10:33     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:975.3M
[09/12 09:10:33     37s] Updating RC grid for preRoute extraction ...
[09/12 09:10:33     37s] Initializing multi-corner resistance tables ...
[09/12 09:10:33     37s] 
[09/12 09:10:33     37s] Creating Lib Analyzer ...
[09/12 09:10:33     37s]  Visiting view : WC_av
[09/12 09:10:33     37s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:10:33     37s]  Visiting view : BC_av
[09/12 09:10:33     37s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:10:33     37s]  Setting StdDelay to 75.30
[09/12 09:10:33     37s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:10:33     37s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:10:33     37s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:10:33     37s] 
[09/12 09:10:33     37s] Creating Lib Analyzer, finished. 
[09/12 09:10:33     37s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 762.1M, totSessionCpu=0:00:37 **
[09/12 09:10:33     37s] Added -handlePreroute to trialRouteMode
[09/12 09:10:33     37s] *** opt_design -pre_cts ***
[09/12 09:10:33     37s] DRC Margin: user margin 0.0; extra margin 0.2
[09/12 09:10:33     37s] Setup Target Slack: user slack 0; extra slack 0.1
[09/12 09:10:33     37s] Hold Target Slack: user slack 0
[09/12 09:10:33     37s] OPERPROF: Starting SiteArrayInit at level 1, MEM:981.3M
[09/12 09:10:33     37s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:981.3M
[09/12 09:10:33     37s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:981.3M
[09/12 09:10:33     37s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:981.3M
[09/12 09:10:33     37s] Deleting Cell Server ...
[09/12 09:10:33     37s] Multi-VT timing optimization disabled based on library information.
[09/12 09:10:33     37s] Deleting Lib Analyzer.
[09/12 09:10:33     37s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:10:33     37s] Summary for sequential cells identification: 
[09/12 09:10:33     37s]   Identified SBFF number: 6
[09/12 09:10:33     37s]   Identified MBFF number: 0
[09/12 09:10:33     37s]   Identified SB Latch number: 0
[09/12 09:10:33     37s]   Identified MB Latch number: 0
[09/12 09:10:33     37s]   Not identified SBFF number: 0
[09/12 09:10:33     37s]   Not identified MBFF number: 0
[09/12 09:10:33     37s]   Not identified SB Latch number: 0
[09/12 09:10:33     37s]   Not identified MB Latch number: 0
[09/12 09:10:33     37s]   Number of sequential cells which are not FFs: 1
[09/12 09:10:33     37s] Creating Cell Server, finished. 
[09/12 09:10:33     37s] 
[09/12 09:10:33     37s]  Visiting view : WC_av
[09/12 09:10:33     37s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:10:33     37s]  Visiting view : BC_av
[09/12 09:10:33     37s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:10:33     37s]  Setting StdDelay to 75.30
[09/12 09:10:33     37s] Deleting Cell Server ...
[09/12 09:10:33     37s] Start to check current routing status for nets...
[09/12 09:10:33     37s] All nets are already routed correctly.
[09/12 09:10:33     37s] End to check current routing status for nets (mem=981.3M)
[09/12 09:10:33     37s] Extraction called for design 'mtm_Alu' of instances=1566 and nets=1906 using extraction engine 'preRoute' .
[09/12 09:10:33     37s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:10:33     37s] RC Extraction called in multi-corner(2) mode.
[09/12 09:10:33     37s] RCMode: PreRoute
[09/12 09:10:33     37s]       RC Corner Indexes            0       1   
[09/12 09:10:33     37s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:10:33     37s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:33     37s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:33     37s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:33     37s] Shrink Factor                : 1.00000
[09/12 09:10:33     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:10:33     37s] Using Quantus QRC technology file ...
[09/12 09:10:33     37s] Updating RC grid for preRoute extraction ...
[09/12 09:10:33     37s] Initializing multi-corner resistance tables ...
[09/12 09:10:33     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 975.273M)
[09/12 09:10:33     37s] OPERPROF: Starting SiteArrayInit at level 1, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:33     37s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:975.3M
[09/12 09:10:33     37s] #################################################################################
[09/12 09:10:33     37s] # Design Stage: PreRoute
[09/12 09:10:33     37s] # Design Name: mtm_Alu
[09/12 09:10:33     37s] # Design Mode: 180nm
[09/12 09:10:33     37s] # Analysis Mode: MMMC OCV 
[09/12 09:10:33     37s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:10:33     37s] # Signoff Settings: SI Off 
[09/12 09:10:33     37s] #################################################################################
[09/12 09:10:33     37s] Calculate early delays in OCV mode...
[09/12 09:10:33     37s] Calculate late delays in OCV mode...
[09/12 09:10:33     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1004.5M, InitMEM = 1004.5M)
[09/12 09:10:33     37s] Start delay calculation (fullDC) (1 T). (MEM=1004.51)
[09/12 09:10:33     37s] End AAE Lib Interpolated Model. (MEM=1004.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:34     38s] Total number of fetched objects 1899
[09/12 09:10:34     38s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:34     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:34     38s] End delay calculation. (MEM=1045.27 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:10:34     38s] End delay calculation (fullDC). (MEM=1045.27 CPU=0:00:00.6 REAL=0:00:01.0)
[09/12 09:10:34     38s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1045.3M) ***
[09/12 09:10:34     38s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:38.1 mem=1045.3M)
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] ------------------------------------------------------------
[09/12 09:10:34     38s]              Initial Summary                             
[09/12 09:10:34     38s] ------------------------------------------------------------
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] Setup views included:
[09/12 09:10:34     38s]  WC_av 
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] +--------------------+---------+
[09/12 09:10:34     38s] |     Setup mode     |   all   |
[09/12 09:10:34     38s] +--------------------+---------+
[09/12 09:10:34     38s] |           WNS (ns):| 47.102  |
[09/12 09:10:34     38s] |           TNS (ns):|  0.000  |
[09/12 09:10:34     38s] |    Violating Paths:|    0    |
[09/12 09:10:34     38s] |          All Paths:|   270   |
[09/12 09:10:34     38s] +--------------------+---------+
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] +----------------+-------------------------------+------------------+
[09/12 09:10:34     38s] |                |              Real             |       Total      |
[09/12 09:10:34     38s] |    DRVs        +------------------+------------+------------------|
[09/12 09:10:34     38s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:10:34     38s] +----------------+------------------+------------+------------------+
[09/12 09:10:34     38s] |   max_cap      |     13 (13)      |   -0.342   |     13 (13)      |
[09/12 09:10:34     38s] |   max_tran     |     9 (354)      |   -3.479   |     9 (354)      |
[09/12 09:10:34     38s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:10:34     38s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:10:34     38s] +----------------+------------------+------------+------------------+
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] Density: 51.887%
[09/12 09:10:34     38s] ------------------------------------------------------------
[09/12 09:10:34     38s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 800.6M, totSessionCpu=0:00:38 **
[09/12 09:10:34     38s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/12 09:10:34     38s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:10:34     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.2 mem=980.5M
[09/12 09:10:34     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:980.5M
[09/12 09:10:34     38s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:34     38s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:980.5M
[09/12 09:10:34     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=980.5MB).
[09/12 09:10:34     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:980.5M
[09/12 09:10:34     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.2 mem=980.5M
[09/12 09:10:34     38s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:10:34     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.2 mem=980.5M
[09/12 09:10:34     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:980.5M
[09/12 09:10:34     38s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:34     38s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:980.5M
[09/12 09:10:34     38s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:980.5M
[09/12 09:10:34     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=980.5MB).
[09/12 09:10:34     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:980.5M
[09/12 09:10:34     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.2 mem=980.5M
[09/12 09:10:34     38s] *** Starting optimizing excluded clock nets MEM= 980.5M) ***
[09/12 09:10:34     38s] *info: No excluded clock nets to be optimized.
[09/12 09:10:34     38s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 980.5M) ***
[09/12 09:10:34     38s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:10:34     38s] Summary for sequential cells identification: 
[09/12 09:10:34     38s]   Identified SBFF number: 6
[09/12 09:10:34     38s]   Identified MBFF number: 0
[09/12 09:10:34     38s]   Identified SB Latch number: 0
[09/12 09:10:34     38s]   Identified MB Latch number: 0
[09/12 09:10:34     38s]   Not identified SBFF number: 0
[09/12 09:10:34     38s]   Not identified MBFF number: 0
[09/12 09:10:34     38s]   Not identified SB Latch number: 0
[09/12 09:10:34     38s]   Not identified MB Latch number: 0
[09/12 09:10:34     38s]   Number of sequential cells which are not FFs: 1
[09/12 09:10:34     38s] Creating Cell Server, finished. 
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s]  Visiting view : WC_av
[09/12 09:10:34     38s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:10:34     38s]  Visiting view : BC_av
[09/12 09:10:34     38s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:10:34     38s]  Setting StdDelay to 75.30
[09/12 09:10:34     38s] The useful skew maximum allowed delay is: 0.3
[09/12 09:10:34     38s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:10:34     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.3 mem=982.5M
[09/12 09:10:34     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.5 mem=1000.5M
[09/12 09:10:34     38s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:10:34     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.6 mem=1008.5M
[09/12 09:10:34     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1008.5M
[09/12 09:10:34     38s] #spOpts: N=180 
[09/12 09:10:34     38s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1008.5M
[09/12 09:10:34     38s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1008.5M
[09/12 09:10:34     38s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1008.5M
[09/12 09:10:34     38s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1008.5M
[09/12 09:10:34     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1008.5MB).
[09/12 09:10:34     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1008.5M
[09/12 09:10:34     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.6 mem=1008.5M
[09/12 09:10:34     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.6 mem=1008.5M
[09/12 09:10:34     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.6 mem=1008.5M
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] Footprint cell infomation for calculating maxBufDist
[09/12 09:10:34     38s] *info: There are 3 candidate Buffer cells
[09/12 09:10:34     38s] *info: There are 3 candidate Inverter cells
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] Creating Lib Analyzer ...
[09/12 09:10:34     38s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:10:34     38s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:10:34     38s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] Creating Lib Analyzer, finished. 
[09/12 09:10:34     38s] 
[09/12 09:10:34     38s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[09/12 09:10:34     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.9 mem=1052.3M
[09/12 09:10:34     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.9 mem=1052.3M
[09/12 09:10:34     39s] 
[09/12 09:10:34     39s] Netlist preparation processing... 
[09/12 09:10:34     39s] Removed 2 instances
[09/12 09:10:34     39s] *info: Marking 0 isolation instances dont touch
[09/12 09:10:34     39s] *info: Marking 0 level shifter instances dont touch
[09/12 09:10:34     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.0 mem=1040.3M
[09/12 09:10:34     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.0 mem=1040.3M
[09/12 09:10:35     39s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:10:35     39s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:10:35     39s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:35     39s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:35     39s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:10:35     39s] [NR-eGR] Initial Peak syMemory usage = 1040.3 MB
[09/12 09:10:35     39s] (I)       Reading DB...
[09/12 09:10:35     39s] (I)       before initializing RouteDB syMemory usage = 1040.3 MB
[09/12 09:10:35     39s] (I)       congestionReportName   : 
[09/12 09:10:35     39s] (I)       layerRangeFor2DCongestion : 
[09/12 09:10:35     39s] (I)       buildTerm2TermWires    : 1
[09/12 09:10:35     39s] (I)       doTrackAssignment      : 1
[09/12 09:10:35     39s] (I)       dumpBookshelfFiles     : 0
[09/12 09:10:35     39s] (I)       numThreads             : 1
[09/12 09:10:35     39s] (I)       bufferingAwareRouting  : false
[09/12 09:10:35     39s] (I)       honorPin               : false
[09/12 09:10:35     39s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:10:35     39s] (I)       honorPinGuide          : true
[09/12 09:10:35     39s] (I)       honorPartition         : false
[09/12 09:10:35     39s] (I)       allowPartitionCrossover: false
[09/12 09:10:35     39s] (I)       honorSingleEntry       : true
[09/12 09:10:35     39s] (I)       honorSingleEntryStrong : true
[09/12 09:10:35     39s] (I)       handleViaSpacingRule   : false
[09/12 09:10:35     39s] (I)       handleEolSpacingRule   : false
[09/12 09:10:35     39s] (I)       PDConstraint           : none
[09/12 09:10:35     39s] (I)       expBetterNDRHandling   : false
[09/12 09:10:35     39s] (I)       routingEffortLevel     : 3
[09/12 09:10:35     39s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:10:35     39s] (I)       effortLevel            : standard
[09/12 09:10:35     39s] (I)       [09/12 09:10:35     39s] [NR-eGR] minRouteLayer          : 2
relaxedTopLayerCeiling : 127
[09/12 09:10:35     39s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:10:35     39s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:10:35     39s] (I)       numRowsPerGCell        : 1
[09/12 09:10:35     39s] (I)       speedUpLargeDesign     : 0
[09/12 09:10:35     39s] (I)       multiThreadingTA       : 1
[09/12 09:10:35     39s] (I)       blkAwareLayerSwitching : 1
[09/12 09:10:35     39s] (I)       optimizationMode       : false
[09/12 09:10:35     39s] (I)       routeSecondPG          : false
[09/12 09:10:35     39s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:10:35     39s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:10:35     39s] (I)       punchThroughDistance   : 500.00
[09/12 09:10:35     39s] (I)       scenicBound            : 1.15
[09/12 09:10:35     39s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:10:35     39s] (I)       source-to-sink ratio   : 0.30
[09/12 09:10:35     39s] (I)       targetCongestionRatioH : 1.00
[09/12 09:10:35     39s] (I)       targetCongestionRatioV : 1.00
[09/12 09:10:35     39s] (I)       layerCongestionRatio   : 0.70
[09/12 09:10:35     39s] (I)       m1CongestionRatio      : 0.10
[09/12 09:10:35     39s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:10:35     39s] (I)       localRouteEffort       : 1.00
[09/12 09:10:35     39s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:10:35     39s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:10:35     39s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:10:35     39s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:10:35     39s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:10:35     39s] (I)       routeVias              : 
[09/12 09:10:35     39s] (I)       readTROption           : true
[09/12 09:10:35     39s] (I)       extraSpacingFactor     : 1.00
[09/12 09:10:35     39s] (I)       routeSelectedNetsOnly  : false
[09/12 09:10:35     39s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:10:35     39s] (I)       clkNetUseMaxDemand     : false
[09/12 09:10:35     39s] (I)       extraDemandForClocks   : 0
[09/12 09:10:35     39s] (I)       steinerRemoveLayers    : false
[09/12 09:10:35     39s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:10:35     39s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:10:35     39s] (I)       similarTopologyRoutingFast : false
[09/12 09:10:35     39s] (I)       spanningTreeRefinement : false
[09/12 09:10:35     39s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:10:35     39s] (I)       starting read tracks
[09/12 09:10:35     39s] (I)       build grid graph
[09/12 09:10:35     39s] (I)       build grid graph start
[09/12 09:10:35     39s] (I)       [09/12 09:10:35     39s] [NR-eGR] Layer1 has no routable track
[09/12 09:10:35     39s] [NR-eGR] build grid graph end
[09/12 09:10:35     39s] (I)       Layer2 has single uniform track structure
[09/12 09:10:35     39s] [NR-eGR] Layer3 has single uniform track structure
numViaLayers=6
[09/12 09:10:35     39s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:10:35     39s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:10:35     39s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:10:35     39s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:10:35     39s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:10:35     39s] (I)       end build via table
[09/12 09:10:35     39s] [NR-eGR] numRoutingBlks=0 numInstBlks=2862 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:10:35     39s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:10:35     39s] (I)       readDataFromPlaceDB
[09/12 09:10:35     39s] (I)       Read net information..
[09/12 09:10:35     39s] (I)       Read testcase time = 0.000 seconds
[09/12 09:10:35     39s] 
[09/12 09:10:35     39s] [NR-eGR] Read numTotalNets=1628  numIgnoredNets=0
[09/12 09:10:35     39s] (I)       read default dcut vias
[09/12 09:10:35     39s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:10:35     39s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:10:35     39s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:10:35     39s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:10:35     39s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:10:35     39s] (I)       build grid graph start
[09/12 09:10:35     39s] (I)       build grid graph end
[09/12 09:10:35     39s] (I)       Model blockage into capacity
[09/12 09:10:35     39s] (I)       Read numBlocks=5267  numPreroutedWires=0  numCapScreens=0
[09/12 09:10:35     39s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:10:35     39s] (I)       blocked area on Layer2 : 35436068000  (29.56%)
[09/12 09:10:35     39s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:10:35     39s] (I)       Modeling time = 0.000 seconds
[09/12 09:10:35     39s] 
[09/12 09:10:35     39s] (I)       Number of ignored nets = 0
[09/12 09:10:35     39s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:10:35     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:10:35     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:10:35     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:10:35     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:10:35     39s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1040.3 MB
[09/12 09:10:35     39s] (I)       Ndr track 0 does not exist
[09/12 09:10:35     39s] (I)       Layer1  viaCost=200.00
[09/12 09:10:35     39s] (I)       Layer2  viaCost=300.00
[09/12 09:10:35     39s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:10:35     39s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:10:35     39s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:10:35     39s] (I)       Site Width          :   720  (dbu)
[09/12 09:10:35     39s] (I)       Row Height          :  5760  (dbu)
[09/12 09:10:35     39s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:10:35     39s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:10:35     39s] (I)       grid                :    61    60     3
[09/12 09:10:35     39s] (I)       vertical capacity   :     0  5760     0
[09/12 09:10:35     39s] (I)       horizontal capacity :     0     0  5760
[09/12 09:10:35     39s] (I)       Default wire width  :   240   280   280
[09/12 09:10:35     39s] (I)       Default wire space  :   240   280   280
[09/12 09:10:35     39s] (I)       Default pitch size  :   480   640   640
[09/12 09:10:35     39s] (I)       First Track Coord   :     0   640   640
[09/12 09:10:35     39s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:10:35     39s] (I)       Total num of tracks :     0   550   540
[09/12 09:10:35     39s] (I)       Num of masks        :     1     1     1
[09/12 09:10:35     39s] (I)       Num of trim masks   :     0     0     0
[09/12 09:10:35     39s] (I)       --------------------------------------------------------
[09/12 09:10:35     39s] 
[09/12 09:10:35     39s] [NR-eGR] ============ Routing rule table ============
[09/12 09:10:35     39s] [NR-eGR] Rule id 0. Nets 1628 
[09/12 09:10:35     39s] (I)       NumUsedTracks:  L1=1[09/12 09:10:35     39s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:10:35     39s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L2=1  L3=1
[09/12 09:10:35     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:35     39s] [NR-eGR] ========================================
[09/12 09:10:35     39s] [NR-eGR] 
[09/12 09:10:35     39s] (I)       After initializing earlyGlobalRoute syMemory usage = 1040.3 MB
[09/12 09:10:35     39s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:10:35     39s] (I)       ============= Initialization =============
[09/12 09:10:35     39s] (I)       totalPins=5636  totalGlobalPin=5439 (96.50%)
[09/12 09:10:35     39s] (I)       total 2D Cap : 53274 = (29231 H, 24043 V)
[09/12 09:10:35     39s] (I)       numBigBoxes = 0
[09/12 09:10:35     39s] (I)       ============  Phase 1a Route ============
[09/12 09:10:35     39s] [NR-eGR] Layer group 1: route 1628 net(s) in layer range [2, 3]
[09/12 09:10:35     39s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:10:35     39s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=35
[09/12 09:10:35     39s] (I)       Usage: 12824 = (6429 H, 6395 V) = (21.99% H, 26.60% V) = (3.703e+04um H, 3.684e+04um V)
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] (I)       ============  Phase 1b Route ============
[09/12 09:10:35     39s] (I)       Phase 1b runs 0.01 seconds
[09/12 09:10:35     39s] (I)       Usage: 12878 = (6468 H, 6410 V) = (22.13% H, 26.66% V) = (3.726e+04um H, 3.692e+04um V)
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 10.30% V. EstWL: 7.417728e+04um
[09/12 09:10:35     39s] (I)       ============  Phase 1c Route ============
[09/12 09:10:35     39s] (I)       Level2 Grid: 13 x 12
[09/12 09:10:35     39s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:10:35     39s] (I)       Usage: 12874 = (6471 H, 6403 V) = (22.14% H, 26.63% V) = (3.727e+04um H, 3.688e+04um V)
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] (I)       ============  Phase 1d Route ============
[09/12 09:10:35     39s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:10:35     39s] (I)       Usage: 12880 = (6472 H, 6408 V) = (22.14% H, 26.65% V) = (3.728e+04um H, 3.691e+04um V)
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] (I)       ============  Phase 1e Route ============
[09/12 09:10:35     39s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:10:35     39s] (I)       Usage: 12884 = (6477 H, 6407 V) = (22.16% H, 26.65% V) = (3.731e+04um H, 3.690e+04um V)
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] (I)       ============  Phase 1l Route ============
[09/12 09:10:35     39s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 10.14% V. EstWL: 7.421184e+04um
[09/12 09:10:35     39s] [NR-eGR] 
[09/12 09:10:35     39s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:10:35     39s] (I)       
[09/12 09:10:35     39s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:10:35     39s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:10:35     39s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:10:35     39s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:10:35     39s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:10:35     39s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:10:35     39s] [NR-eGR] Layer2     206( 5.72%)      54( 1.50%)       6( 0.17%)   ( 7.39%) 
[09/12 09:10:35     39s] [NR-eGR] Layer3       2( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[09/12 09:10:35     39s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:10:35     39s] [NR-eGR] Total      208( 2.96%)      54( 0.77%)       6( 0.09%)   ( 3.81%) 
[09/12 09:10:35     39s] [NR-eGR] 
[09/12 09:10:35     39s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:10:35     39s] (I)       total 2D Cap : 54660 = (29535 H, 25125 V)
[09/12 09:10:35     39s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 7.06% V
[09/12 09:10:35     39s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 9.31% V
[09/12 09:10:35     39s] (I)       ============= track Assignment ============
[09/12 09:10:35     39s] (I)       extract Global 3D Wires
[09/12 09:10:35     39s] (I)       Extract Global WL : time=0.00
[09/12 09:10:35     39s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:10:35     39s] (I)       Initialization real time=0.00 seconds
[09/12 09:10:35     39s] (I)       Run Multi-thread track assignment
[09/12 09:10:35     39s] (I)       merging nets...
[09/12 09:10:35     39s] (I)       merging nets done
[09/12 09:10:35     39s] (I)       Kernel real time=0.03 seconds
[09/12 09:10:35     39s] (I)       End Greedy Track Assignment
[09/12 09:10:35     39s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:35     39s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5375
[09/12 09:10:35     39s] [NR-eGR] Layer2(ME2)(V) length: 4.097006e+04um, number of vias: 10159
[09/12 09:10:35     39s] [NR-eGR] Layer3(ME3)(H) length: 4.055472e+04um, number of vias: 0
[09/12 09:10:35     39s] [NR-eGR] Total length: 8.152477e+04um, number of vias: 15534
[09/12 09:10:35     39s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:35     39s] [NR-eGR] Total clock nets wire length: 3.932790e+03um 
[09/12 09:10:35     39s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:10:35     39s] [NR-eGR] End Peak syMemory usage = 1011.1 MB
[09/12 09:10:35     39s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[09/12 09:10:35     39s] Extraction called for design 'mtm_Alu' of instances=1564 and nets=1906 using extraction engine 'preRoute' .
[09/12 09:10:35     39s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:10:35     39s] RC Extraction called in multi-corner(2) mode.
[09/12 09:10:35     39s] RCMode: PreRoute
[09/12 09:10:35     39s]       RC Corner Indexes            0       1   
[09/12 09:10:35     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:10:35     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:35     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:35     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:10:35     39s] Shrink Factor                : 1.00000
[09/12 09:10:35     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:10:35     39s] Using Quantus QRC technology file ...
[09/12 09:10:35     39s] Updating RC grid for preRoute extraction ...
[09/12 09:10:35     39s] Initializing multi-corner resistance tables ...
[09/12 09:10:35     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1011.055M)
[09/12 09:10:35     39s] #################################################################################
[09/12 09:10:35     39s] # Design Stage: PreRoute
[09/12 09:10:35     39s] # Design Name: mtm_Alu
[09/12 09:10:35     39s] # Design Mode: 180nm
[09/12 09:10:35     39s] # Analysis Mode: MMMC OCV 
[09/12 09:10:35     39s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:10:35     39s] # Signoff Settings: SI Off 
[09/12 09:10:35     39s] #################################################################################
[09/12 09:10:35     39s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:10:35     39s] Calculate early delays in OCV mode...
[09/12 09:10:35     39s] Calculate late delays in OCV mode...
[09/12 09:10:35     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1037.0M, InitMEM = 1037.0M)
[09/12 09:10:35     39s] Start delay calculation (fullDC) (1 T). (MEM=1037.02)
[09/12 09:10:35     39s] End AAE Lib Interpolated Model. (MEM=1037.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:35     39s] Total number of fetched objects 1897
[09/12 09:10:35     39s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:10:35     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:10:35     39s] End delay calculation. (MEM=1072.53 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:10:35     39s] End delay calculation (fullDC). (MEM=1072.53 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:10:35     39s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1072.5M) ***
[09/12 09:10:35     39s] Deleting Lib Analyzer.
[09/12 09:10:35     39s] Begin: GigaOpt high fanout net optimization
[09/12 09:10:35     39s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:10:35     39s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:10:35     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.8 mem=1088.5M
[09/12 09:10:35     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1088.5M
[09/12 09:10:35     39s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:35     39s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1088.5M
[09/12 09:10:35     39s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1088.5M
[09/12 09:10:35     39s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1088.5M
[09/12 09:10:35     39s] Core basic site is CoreSite
[09/12 09:10:35     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:10:35     39s] Mark StBox On SiteArr starts
[09/12 09:10:35     39s] Mark StBox On SiteArr ends
[09/12 09:10:35     39s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.003, MEM:1088.5M
[09/12 09:10:35     39s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.003, MEM:1088.5M
[09/12 09:10:35     39s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1088.5M
[09/12 09:10:35     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1088.5MB).
[09/12 09:10:35     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1088.5M
[09/12 09:10:35     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.8 mem=1088.5M
[09/12 09:10:35     39s] 
[09/12 09:10:35     39s] Creating Lib Analyzer ...
[09/12 09:10:35     39s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:10:35     39s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:10:35     39s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:10:35     39s] 
[09/12 09:10:36     40s] Creating Lib Analyzer, finished. 
[09/12 09:10:36     40s] 
[09/12 09:10:36     40s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[09/12 09:10:36     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.1 mem=1088.5M
[09/12 09:10:36     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.1 mem=1088.5M
[09/12 09:10:36     40s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:36     40s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/12 09:10:36     40s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:36     40s] |    51.86%|        -|   0.100|   0.000|   0:00:00.0| 1164.8M|
[09/12 09:10:36     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:10:36     40s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:10:36     40s] |    51.86%|        -|   0.100|   0.000|   0:00:00.0| 1164.8M|
[09/12 09:10:36     40s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:36     40s] 
[09/12 09:10:36     40s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1164.8M) ***
[09/12 09:10:36     40s] End: GigaOpt high fanout net optimization
[09/12 09:10:36     40s] Begin: GigaOpt DRV Optimization
[09/12 09:10:36     40s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:10:36     40s] PhyDesignGrid: maxLocalDensity 3.00
[09/12 09:10:36     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.3 mem=1145.8M
[09/12 09:10:36     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1145.8M
[09/12 09:10:36     40s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:36     40s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1145.8M
[09/12 09:10:36     40s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1145.8M
[09/12 09:10:36     40s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1145.8M
[09/12 09:10:36     40s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.002, MEM:1145.8M
[09/12 09:10:36     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1145.8MB).
[09/12 09:10:36     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1145.8M
[09/12 09:10:36     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.3 mem=1145.8M
[09/12 09:10:36     40s] 
[09/12 09:10:36     40s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[09/12 09:10:36     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.3 mem=1145.8M
[09/12 09:10:36     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.3 mem=1145.8M
[09/12 09:10:36     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:10:36     40s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/12 09:10:36     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:10:36     40s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 09:10:36     40s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:10:36     40s] Info: violation cost 821.310974 (cap = 37.680653, tran = 783.630371, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:10:36     40s] |    12|   476|    -3.91|    35|    35|    -0.36|     0|     0|     0|     0|    47.12|     0.00|       0|       0|       0|  51.86|          |         |
[09/12 09:10:37     41s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:10:37     41s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.75|     0.00|      36|       0|       8|  52.97| 0:00:01.0|  1166.8M|
[09/12 09:10:37     41s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:10:37     41s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.75|     0.00|       0|       0|       0|  52.97| 0:00:00.0|  1166.8M|
[09/12 09:10:37     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:10:37     41s] 
[09/12 09:10:37     41s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1166.8M) ***
[09/12 09:10:37     41s] 
[09/12 09:10:37     41s] End: GigaOpt DRV Optimization
[09/12 09:10:37     41s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/12 09:10:37     41s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/12 09:10:37     41s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 839.6M, totSessionCpu=0:00:41 **
[09/12 09:10:37     41s] Deleting Lib Analyzer.
[09/12 09:10:37     41s] Begin: GigaOpt Global Optimization
[09/12 09:10:37     41s] *info: use new DP (enabled)
[09/12 09:10:37     41s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:10:37     41s] PhyDesignGrid: maxLocalDensity 1.20
[09/12 09:10:37     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.1 mem=1025.8M
[09/12 09:10:37     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1025.8M
[09/12 09:10:37     41s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:37     41s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1025.8M
[09/12 09:10:37     41s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1025.8M
[09/12 09:10:37     41s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1025.8M
[09/12 09:10:37     41s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1025.8M
[09/12 09:10:37     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1025.8MB).
[09/12 09:10:37     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1025.8M
[09/12 09:10:37     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.1 mem=1025.8M
[09/12 09:10:37     41s] 
[09/12 09:10:37     41s] Creating Lib Analyzer ...
[09/12 09:10:37     41s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:10:37     41s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:10:37     41s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:10:37     41s] 
[09/12 09:10:37     41s] Creating Lib Analyzer, finished. 
[09/12 09:10:37     41s] 
[09/12 09:10:37     41s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[09/12 09:10:37     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.3 mem=1025.8M
[09/12 09:10:37     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.3 mem=1025.8M
[09/12 09:10:37     41s] *info: 1 clock net excluded
[09/12 09:10:37     41s] *info: 4 special nets excluded.
[09/12 09:10:37     41s] *info: 9 no-driver nets excluded.
[09/12 09:10:38     42s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/12 09:10:38     42s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
[09/12 09:10:38     42s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                   |
[09/12 09:10:38     42s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
[09/12 09:10:38     42s] |   0.000|   0.000|    52.97%|   0:00:00.0| 1175.3M|     WC_av|       NA| NA                                            |
[09/12 09:10:38     42s] +--------+--------+----------+------------+--------+----------+---------+-----------------------------------------------+
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1175.3M) ***
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1175.3M) ***
[09/12 09:10:38     42s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/12 09:10:38     42s] End: GigaOpt Global Optimization
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] Active setup views:
[09/12 09:10:38     42s]  WC_av
[09/12 09:10:38     42s]   Dominating endpoints: 0
[09/12 09:10:38     42s]   Dominating TNS: -0.000
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] *** Timing Is met
[09/12 09:10:38     42s] *** Check timing (0:00:00.0)
[09/12 09:10:38     42s] Deleting Lib Analyzer.
[09/12 09:10:38     42s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:10:38     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.2 mem=1039.8M
[09/12 09:10:38     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.2 mem=1039.8M
[09/12 09:10:38     42s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1039.8M
[09/12 09:10:38     42s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1039.8M
[09/12 09:10:38     42s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1039.8M
[09/12 09:10:38     42s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1039.8M
[09/12 09:10:38     42s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:10:38     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.2 mem=1173.3M
[09/12 09:10:38     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1173.3M
[09/12 09:10:38     42s] #spOpts: N=180 mergeVia=F 
[09/12 09:10:38     42s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1173.3M
[09/12 09:10:38     42s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1173.3M
[09/12 09:10:38     42s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1173.3M
[09/12 09:10:38     42s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1173.3M
[09/12 09:10:38     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1173.3MB).
[09/12 09:10:38     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1173.3M
[09/12 09:10:38     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.2 mem=1173.3M
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] Creating Lib Analyzer ...
[09/12 09:10:38     42s] Begin: Area Reclaim Optimization
[09/12 09:10:38     42s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:10:38     42s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:10:38     42s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] Creating Lib Analyzer, finished. 
[09/12 09:10:38     42s] 
[09/12 09:10:38     42s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[09/12 09:10:38     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.5 mem=1175.3M
[09/12 09:10:38     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.5 mem=1175.3M
[09/12 09:10:38     42s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.97
[09/12 09:10:38     42s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:38     42s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/12 09:10:38     42s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:38     42s] |    52.97%|        -|   0.000|   0.000|   0:00:00.0| 1175.3M|
[09/12 09:10:38     42s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
[09/12 09:10:38     42s] |    52.97%|        0|   0.000|   0.000|   0:00:00.0| 1175.3M|
[09/12 09:10:38     42s] |    52.86%|        4|   0.000|   0.000|   0:00:00.0| 1176.3M|
[09/12 09:10:38     42s] |    52.86%|        0|   0.000|   0.000|   0:00:00.0| 1176.3M|
[09/12 09:10:39     43s] |    52.30%|      112|   0.000|   0.000|   0:00:01.0| 1176.3M|
[09/12 09:10:39     43s] |    52.29%|        1|   0.000|   0.000|   0:00:00.0| 1176.3M|
[09/12 09:10:39     43s] |    52.29%|        0|   0.000|   0.000|   0:00:00.0[09/12 09:10:39     43s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
| 1176.3M|
[09/12 09:10:39     43s] |    52.29%|        0|   0.000|   0.000|   0:00:00.0| 1176.3M|
[09/12 09:10:39     43s] +----------+---------+--------+--------+------------+--------+
[09/12 09:10:39     43s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 52.29
[09/12 09:10:39     43s] 
[09/12 09:10:39     43s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 113 **
[09/12 09:10:39     43s] --------------------------------------------------------------
[09/12 09:10:39     43s] |                                   | Total     | Sequential |
[09/12 09:10:39     43s] --------------------------------------------------------------
[09/12 09:10:39     43s] | Num insts resized                 |     113  |       0    |
[09/12 09:10:39     43s] | Num insts undone                  |       0  |       0    |
[09/12 09:10:39     43s] | Num insts Downsized               |     113  |       0    |
[09/12 09:10:39     43s] | Num insts Samesized               |       0  |       0    |
[09/12 09:10:39     43s] | Num insts Upsized                 |       0  |       0    |
[09/12 09:10:39     43s] | Num multiple commits+uncommits    |       0  |       -    |
[09/12 09:10:39     43s] --------------------------------------------------------------
[09/12 09:10:39     43s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[09/12 09:10:39     43s] Executing incremental physical updates
[09/12 09:10:39     43s] Executing incremental physical updates
[09/12 09:10:39     43s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1042.77M, totSessionCpu=0:00:43).
[09/12 09:10:39     43s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1042.8M
[09/12 09:10:39     43s] **INFO: Flow update: Design is easy to close.
[09/12 09:10:39     43s] setup target slack: 0.1
[09/12 09:10:39     43s] extra slack: 0.1
[09/12 09:10:39     43s] std delay: 0.0753
[09/12 09:10:39     43s] real setup target slack: 0.0753
[09/12 09:10:39     43s] incrSKP preserve mode is on...
[09/12 09:10:39     43s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:39     43s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:10:39     43s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:10:39     43s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:10:39     43s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:10:39     43s] [NR-eGR] Initial Peak syMemory usage = 1042.8 MB
[09/12 09:10:39     43s] (I)       Reading DB...
[09/12 09:10:39     43s] (I)       before initializing RouteDB syMemory usage = 1042.8 MB
[09/12 09:10:39     43s] (I)       congestionReportName   : 
[09/12 09:10:39     43s] (I)       layerRangeFor2DCongestion : 
[09/12 09:10:39     43s] (I)       buildTerm2TermWires    : 0
[09/12 09:10:39     43s] (I)       doTrackAssignment      : 1
[09/12 09:10:39     43s] (I)       dumpBookshelfFiles     : 0
[09/12 09:10:39     43s] (I)       numThreads             : 1
[09/12 09:10:39     43s] (I)       bufferingAwareRouting  : false
[09/12 09:10:39     43s] (I)       honorPin               : false
[09/12 09:10:39     43s] (I)       honorPinGuide          : true
[09/12 09:10:39     43s] (I)       honorPartition         : false
[09/12 09:10:39     43s] (I)       allowPartitionCrossover: false
[09/12 09:10:39     43s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:10:39     43s] (I)       honorSingleEntry       : true
[09/12 09:10:39     43s] (I)       honorSingleEntryStrong : true
[09/12 09:10:39     43s] (I)       handleViaSpacingRule   : false
[09/12 09:10:39     43s] (I)       handleEolSpacingRule   : false
[09/12 09:10:39     43s] (I)       PDConstraint           : none
[09/12 09:10:39     43s] (I)       expBetterNDRHandling   : false
[09/12 09:10:39     43s] (I)       routingEffortLevel     : 3
[09/12 09:10:39     43s] (I)       effortLevel            : standard
[09/12 09:10:39     43s] (I)       [09/12 09:10:39     43s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[09/12 09:10:39     43s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:10:39     43s] (I)       numRowsPerGCell        : 1
[09/12 09:10:39     43s] (I)       speedUpLargeDesign     : 0
[09/12 09:10:39     43s] (I)       multiThreadingTA       : 1
[09/12 09:10:39     43s] (I)       blkAwareLayerSwitching : 1
[09/12 09:10:39     43s] (I)       optimizationMode       : false
[09/12 09:10:39     43s] (I)       routeSecondPG          : false
[09/12 09:10:39     43s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:10:39     43s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:10:39     43s] (I)       punchThroughDistance   : 500.00
[09/12 09:10:39     43s] (I)       scenicBound            : 1.15
[09/12 09:10:39     43s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:10:39     43s] (I)       source-to-sink ratio   : 0.00
[09/12 09:10:39     43s] (I)       targetCongestionRatioH : 1.00
[09/12 09:10:39     43s] (I)       targetCongestionRatioV : 1.00
[09/12 09:10:39     43s] (I)       layerCongestionRatio   : 0.70
[09/12 09:10:39     43s] (I)       m1CongestionRatio      : 0.10
[09/12 09:10:39     43s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:10:39     43s] (I)       localRouteEffort       : 1.00
[09/12 09:10:39     43s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:10:39     43s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:10:39     43s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:10:39     43s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:10:39     43s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:10:39     43s] (I)       routeVias              : 
[09/12 09:10:39     43s] (I)       readTROption           : true
[09/12 09:10:39     43s] (I)       extraSpacingFactor     : 1.00
[09/12 09:10:39     43s] (I)       routeSelectedNetsOnly  : false
[09/12 09:10:39     43s] (I)       clkNetUseMaxDemand     : false
[09/12 09:10:39     43s] (I)       extraDemandForClocks   : 0
[09/12 09:10:39     43s] (I)       steinerRemoveLayers    : false
[09/12 09:10:39     43s] [NR-eGR] minRouteLayer          : 2
[09/12 09:10:39     43s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:10:39     43s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:10:39     43s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:10:39     43s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:10:39     43s] (I)       similarTopologyRoutingFast : false
[09/12 09:10:39     43s] (I)       spanningTreeRefinement : false
[09/12 09:10:39     43s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:10:39     43s] (I)       starting read tracks
[09/12 09:10:39     43s] (I)       build grid graph
[09/12 09:10:39     43s] (I)       build grid graph start
[09/12 09:10:39     43s] (I)       build grid graph end
[09/12 09:10:39     43s] (I)       numViaLayers=6
[09/12 09:10:39     43s] (I)       [09/12 09:10:39     43s] [NR-eGR] Layer1 has no routable track
[09/12 09:10:39     43s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:10:39     43s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:10:39     43s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:10:39     43s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:10:39     43s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:10:39     43s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:10:39     43s] (I)       end build via table
[09/12 09:10:39     43s] [NR-eGR] numRoutingBlks=0 numInstBlks=3143 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:10:39     43s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:10:39     43s] (I)       readDataFromPlaceDB
[09/12 09:10:39     43s] (I)       Read net information..
[09/12 09:10:39     43s] (I)       Read testcase time = 0.000 seconds
[09/12 09:10:39     43s] 
[09/12 09:10:39     43s] (I)       read default dcut vias
[09/12 09:10:39     43s] [NR-eGR] Read numTotalNets=1660  numIgnoredNets=0
[09/12 09:10:39     43s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:10:39     43s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:10:39     43s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:10:39     43s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:10:39     43s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:10:39     43s] (I)       build grid graph start
[09/12 09:10:39     43s] (I)       build grid graph end
[09/12 09:10:39     43s] (I)       Model blockage into capacity
[09/12 09:10:39     43s] (I)       Read numBlocks=5548  numPreroutedWires=0  numCapScreens=0
[09/12 09:10:39     43s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:10:39     43s] (I)       blocked area on Layer2 : 37867504800  (31.59%)
[09/12 09:10:39     43s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:10:39     43s] (I)       Modeling time = 0.000 seconds
[09/12 09:10:39     43s] 
[09/12 09:10:39     43s] (I)       Number of ignored nets = 0
[09/12 09:10:39     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:10:39     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:10:39     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:10:39     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1042.8 MB
[09/12 09:10:39     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:10:39     43s] (I)       Ndr track 0 does not exist
[09/12 09:10:39     43s] (I)       Layer1  viaCost=200.00
[09/12 09:10:39     43s] (I)       Layer2  viaCost=300.00
[09/12 09:10:39     43s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:10:39     43s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:10:39     43s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:10:39     43s] (I)       Site Width          :   720  (dbu)
[09/12 09:10:39     43s] (I)       Row Height          :  5760  (dbu)
[09/12 09:10:39     43s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:10:39     43s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:10:39     43s] (I)       grid                :    61    60     3
[09/12 09:10:39     43s] (I)       vertical capacity   :     0  5760     0
[09/12 09:10:39     43s] (I)       horizontal capacity :     0     0  5760
[09/12 09:10:39     43s] (I)       Default wire width  :   240   280   280
[09/12 09:10:39     43s] (I)       Default wire space  :   240   280   280
[09/12 09:10:39     43s] (I)       Default pitch size  :   480   640   640
[09/12 09:10:39     43s] (I)       First Track Coord   :     0   640   640
[09/12 09:10:39     43s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:10:39     43s] (I)       Total num of tracks :     0   550   540
[09/12 09:10:39     43s] (I)       Num of masks        :     1     1     1
[09/12 09:10:39     43s] (I)       Num of trim masks   :     0     0     0
[09/12 09:10:39     43s] (I)       --------------------------------------------------------
[09/12 09:10:39     43s] 
[09/12 09:10:39     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:39     43s] [NR-eGR] ============ Routing rule table ============
[09/12 09:10:39     43s] [NR-eGR] Rule id 0. Nets 1660 
[09/12 09:10:39     43s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:10:39     43s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:10:39     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:10:39     43s] (I)       [09/12 09:10:39     43s] [NR-eGR] ========================================
[09/12 09:10:39     43s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 1042.8 MB
[09/12 09:10:39     43s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:10:39     43s] (I)       ============= Initialization =============
[09/12 09:10:39     43s] (I)       totalPins=5700  totalGlobalPin=5476 (96.07%)
[09/12 09:10:39     43s] (I)       total 2D Cap : 52791 = (29231 H, 23560 V)
[09/12 09:10:39     43s] (I)       ============  Phase 1a Route ============
[09/12 09:10:39     43s] [NR-eGR] Layer group 1: route 1660 net(s) in layer range [2, 3]
[09/12 09:10:39     43s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:10:39     43s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=52
[09/12 09:10:39     43s] (I)       Usage: 12753 = (6407 H, 6346 V) = (21.92% H, 26.94% V) = (3.690e+04um H, 3.655e+04um V)
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] (I)       ============  Phase 1b Route ============
[09/12 09:10:39     43s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:10:39     43s] (I)       Usage: 12789 = (6422 H, 6367 V) = (21.97% H, 27.02% V) = (3.699e+04um H, 3.667e+04um V)
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 12.56% V. EstWL: 7.366464e+04um
[09/12 09:10:39     43s] (I)       ============  Phase 1c Route ============
[09/12 09:10:39     43s] (I)       Level2 Grid: 13 x 12
[09/12 09:10:39     43s] (I)       Phase 1c runs 0.01 seconds
[09/12 09:10:39     43s] (I)       Usage: 12796 = (6428 H, 6368 V) = (21.99% H, 27.03% V) = (3.703e+04um H, 3.668e+04um V)
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] (I)       ============  Phase 1d Route ============
[09/12 09:10:39     43s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:10:39     43s] (I)       Usage: 12796 = (6428 H, 6368 V) = (21.99% H, 27.03% V) = (3.703e+04um H, 3.668e+04um V)
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] (I)       ============  Phase 1e Route ============
[09/12 09:10:39     43s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:10:39     43s] (I)       Usage: 12806 = (6438 H, 6368 V) = (22.02% H, 27.03% V) = (3.708e+04um H, 3.668e+04um V)
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] (I)       ============  Phase 1l Route ============
[09/12 09:10:39     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 12.48% V. EstWL: 7.376256e+04um
[09/12 09:10:39     43s] [NR-eGR] 
[09/12 09:10:39     43s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:10:39     43s] (I)       
[09/12 09:10:39     43s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:10:39     43s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:10:39     43s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:10:39     43s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:10:39     43s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:10:39     43s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:10:39     43s] [NR-eGR] Layer2     228( 6.33%)      80( 2.22%)      10( 0.28%)       1( 0.03%)   ( 8.86%) 
[09/12 09:10:39     43s] [NR-eGR] Layer3       1( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[09/12 09:10:39     43s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:10:39     43s] [NR-eGR] Total      229( 3.26%)      80( 1.14%)      10( 0.14%)       1( 0.01%)   ( 4.55%) 
[09/12 09:10:39     43s] [NR-eGR] 
[09/12 09:10:39     43s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:10:39     43s] (I)       total 2D Cap : 54207 = (29535 H, 24672 V)
[09/12 09:10:39     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 8.49% V
[09/12 09:10:39     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 11.51% V
[09/12 09:10:39     43s] [NR-eGR] End Peak syMemory usage = 1042.8 MB
[09/12 09:10:39     43s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:10:39     43s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:39     43s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:10:39     43s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:39     43s] [hotspot] max/total 4.00/24.00, big hotspot (>10) total 0.00
[09/12 09:10:39     43s] [hotspot] | normalized |          4.00 |         24.00 |
[09/12 09:10:39     43s] [hotspot] +------------+---------------+---------------+
[09/12 09:10:39     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:10:39     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1042.8M
[09/12 09:10:39     43s] #spOpts: N=180 
[09/12 09:10:39     43s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.004, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.004, MEM:1042.8M
[09/12 09:10:39     43s] Apply auto density screen in post-place stage.
[09/12 09:10:39     43s] Auto density screen increases utilization from 0.523 to 0.523
[09/12 09:10:39     43s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1042.8M
[09/12 09:10:39     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1042.8MB).
[09/12 09:10:39     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1042.8M
[09/12 09:10:39     43s] OPERPROF: Starting RefinePlace at level 1, MEM:1042.8M
[09/12 09:10:39     43s] *** Starting place_detail (0:00:43.6 mem=1042.8M) ***
[09/12 09:10:39     43s] Total net bbox length = 6.137e+04 (3.010e+04 3.127e+04) (ext = 2.110e+02)
[09/12 09:10:39     43s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1042.8M
[09/12 09:10:39     43s] default core: bins with density >  0.75 = 13.9 % ( 5 / 36 )
[09/12 09:10:39     43s] Density distribution unevenness ratio = 12.801%
[09/12 09:10:39     43s] RPlace IncrNP: Rollback Lev = -5
[09/12 09:10:39     43s] RPlace: Density =0.821250, incremental np is triggered.
[09/12 09:10:39     43s] incr SKP is on..., with optDC mode
[09/12 09:10:39     43s] Persistent padding is off here.
[09/12 09:10:39     43s] Congestion driven padding in post-place stage.
[09/12 09:10:39     43s] Congestion driven padding increases utilization from 0.757 to 0.760
[09/12 09:10:39     43s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1042.8M
[09/12 09:10:39     43s] limitMaxMove 0, priorityInstMaxMove -1
[09/12 09:10:39     43s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:10:39     43s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[09/12 09:10:39     43s] No instances found in the vector
[09/12 09:10:39     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1042.8M, DRC: 0)
[09/12 09:10:39     43s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:10:42     46s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[09/12 09:10:42     46s] No instances found in the vector
[09/12 09:10:42     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:10:42     46s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:10:47     51s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[09/12 09:10:47     51s] No instances found in the vector
[09/12 09:10:47     51s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:10:47     51s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:10:50     54s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/12 09:10:50     54s] No instances found in the vector
[09/12 09:10:50     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:10:50     54s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:10:55     59s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/12 09:10:55     59s] No instances found in the vector
[09/12 09:10:55     59s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:10:55     59s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:10:59     63s] default core: bins with density >  0.75 = 5.56 % ( 2 / 36 )
[09/12 09:10:59     63s] Density distribution unevenness ratio = 11.293%
[09/12 09:10:59     63s] RPlace postIncrNP: Density = 0.821250 -> 0.784375.
[09/12 09:10:59     63s] RPlace postIncrNP Info: Density distribution changes:
[09/12 09:10:59     63s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[09/12 09:10:59     63s] [0.80 - 0.85] :	 2 (5.56%) -> 0 (0.00%)
[09/12 09:10:59     63s] [CPU] RefinePlace/IncrNP (cpu=0:00:20.3, real=0:00:20.0, mem=1044.8MB) @(0:00:43.6 - 0:01:04).
[09/12 09:10:59     63s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:20.290, REAL:20.017, MEM:1044.8M
[09/12 09:10:59     63s] Move report: incrNP moves 1583 insts, mean move: 15.23 um, max move: 82.80 um
[09/12 09:10:59     63s] 	Max move on inst (u_mtm_Alu_core/FE_OFC31_n_979): (213.44, 239.36) --> (136.40, 233.60)
[09/12 09:10:59     63s] Move report: Timing Driven Placement moves 1583 insts, mean move: 15.23 um, max move: 82.80 um
[09/12 09:10:59     63s] 	Max move on inst (u_mtm_Alu_core/FE_OFC31_n_979): (213.44, 239.36) --> (136.40, 233.60)
[09/12 09:10:59     63s] 	Runtime: CPU: 0:00:20.3 REAL: 0:00:20.0 MEM: 1044.8MB
[09/12 09:10:59     63s] Starting refinePlace ...
[09/12 09:10:59     63s] default core: bins with density >  0.75 = 2.78 % ( 1 / 36 )
[09/12 09:10:59     63s] Density distribution unevenness ratio = 9.329%
[09/12 09:10:59     63s]   Spread Effort: high, pre-route mode, useDDP on.
[09/12 09:10:59     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8MB) @(0:01:04 - 0:01:04).
[09/12 09:10:59     63s] Move report: preRPlace moves 189 insts, mean move: 2.03 um, max move: 9.36 um
[09/12 09:10:59     63s] 	Max move on inst (u_mtm_Alu_core/g26730): (237.92, 210.56) --> (234.32, 216.32)
[09/12 09:10:59     63s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: UCL_NAND3
[09/12 09:10:59     63s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 09:10:59     63s] Placement tweakage begins.
[09/12 09:10:59     63s] wire length = 7.953e+04
[09/12 09:10:59     64s] wire length = 7.858e+04
[09/12 09:10:59     64s] Placement tweakage ends.
[09/12 09:10:59     64s] Move report: tweak moves 320 insts, mean move: 6.79 um, max move: 25.92 um
[09/12 09:10:59     64s] 	Max move on inst (u_mtm_Alu_core/FE_OFC26_n_970): (177.44, 83.84) --> (203.36, 83.84)
[09/12 09:10:59     64s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1044.8MB) @(0:01:04 - 0:01:04).
[09/12 09:10:59     64s] Move report: legalization moves 1 insts, mean move: 2.88 um, max move: 2.88 um
[09/12 09:10:59     64s] 	Max move on inst (u_mtm_Alu_core/add_260_41/g763): (172.40, 32.00) --> (169.52, 32.00)
[09/12 09:10:59     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8MB) @(0:01:04 - 0:01:04).
[09/12 09:10:59     64s] Move report: Detail placement moves 442 insts, mean move: 5.45 um, max move: 23.04 um
[09/12 09:10:59     64s] 	Max move on inst (u_mtm_Alu_core/FE_OFC26_n_970): (180.32, 83.84) --> (203.36, 83.84)
[09/12 09:10:59     64s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1044.8MB
[09/12 09:10:59     64s] Statistics of distance of Instance movement in refine placement:
[09/12 09:10:59     64s]   maximum (X+Y) =        81.36 um
[09/12 09:10:59     64s]   inst (u_mtm_Alu_core/FE_OFC31_n_979) with max move: (213.44, 239.36) -> (137.84, 233.6)
[09/12 09:10:59     64s]   mean    (X+Y) =        15.23 um
[09/12 09:10:59     64s] Total instances moved : 1586
[09/12 09:10:59     64s] Summary Report:
[09/12 09:10:59     64s] Instances move: 1586 (out of 1596 movable)
[09/12 09:10:59     64s] Instances flipped: 0
[09/12 09:10:59     64s] Mean displacement: 15.23 um
[09/12 09:10:59     64s] Max displacement: 81.36 um (Instance: u_mtm_Alu_core/FE_OFC31_n_979) (213.44, 239.36) -> (137.84, 233.6)
[09/12 09:10:59     64s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: UCL_BUF
[09/12 09:10:59     64s] Total net bbox length = 6.268e+04 (3.102e+04 3.166e+04) (ext = 1.886e+02)
[09/12 09:10:59     64s] [CPU] RefinePlace/total (cpu=0:00:20.4, real=0:00:20.0, mem=1044.8MB) @(0:00:43.6 - 0:01:04).
[09/12 09:10:59     64s] Runtime: CPU: 0:00:20.4 REAL: 0:00:20.0 MEM: 1044.8MB
[09/12 09:10:59     64s] OPERPROF: Finished RefinePlace at level 1, CPU:20.420, REAL:20.147, MEM:1044.8M
[09/12 09:10:59     64s] *** Finished place_detail (0:01:04 mem=1044.8M) ***
[09/12 09:10:59     64s] #spOpts: N=180 
[09/12 09:10:59     64s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1044.8M
[09/12 09:10:59     64s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1044.8M
[09/12 09:10:59     64s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1044.8M
[09/12 09:10:59     64s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1044.8M
[09/12 09:10:59     64s] default core: bins with density >  0.75 = 2.78 % ( 1 / 36 )
[09/12 09:10:59     64s] Density distribution unevenness ratio = 9.329%
[09/12 09:11:00     64s] Trial Route Overflow 0(H) 0(V)
[09/12 09:11:00     64s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/12 09:11:00     64s] Starting congestion repair ...
[09/12 09:11:00     64s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:00     64s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:00     64s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:00     64s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:00     64s] Starting Early Global Route congestion estimation: mem = 1044.8M
[09/12 09:11:00     64s] (I)       Reading DB...
[09/12 09:11:00     64s] (I)       before initializing RouteDB syMemory usage = 1044.8 MB
[09/12 09:11:00     64s] (I)       congestionReportName   : 
[09/12 09:11:00     64s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:00     64s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:00     64s] (I)       doTrackAssignment      : 1
[09/12 09:11:00     64s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:00     64s] (I)       numThreads             : 1
[09/12 09:11:00     64s] (I)       bufferingAwareRouting  : false
[09/12 09:11:00     64s] (I)       honorPin               : false
[09/12 09:11:00     64s] (I)       honorPinGuide          : true
[09/12 09:11:00     64s] (I)       honorPartition         : false
[09/12 09:11:00     64s] (I)       allowPartitionCrossover: false
[09/12 09:11:00     64s] (I)       [09/12 09:11:00     64s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntry       : true
[09/12 09:11:00     64s] (I)       honorSingleEntryStrong : true
[09/12 09:11:00     64s] (I)       handleViaSpacingRule   : false
[09/12 09:11:00     64s] (I)       handleEolSpacingRule   : false
[09/12 09:11:00     64s] (I)       PDConstraint           : none
[09/12 09:11:00     64s] (I)       expBetterNDRHandling   : false
[09/12 09:11:00     64s] (I)       routingEffortLevel     : 3
[09/12 09:11:00     64s] (I)       effortLevel            : standard
[09/12 09:11:00     64s] (I)       [09/12 09:11:00     64s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[09/12 09:11:00     64s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:00     64s] (I)       numRowsPerGCell        : 1
[09/12 09:11:00     64s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:00     64s] (I)       multiThreadingTA       : 1
[09/12 09:11:00     64s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:00     64s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:00     64s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:00     64s] (I)       optimizationMode       : false
[09/12 09:11:00     64s] (I)       routeSecondPG          : false
[09/12 09:11:00     64s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:00     64s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:00     64s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:00     64s] (I)       scenicBound            : 1.15
[09/12 09:11:00     64s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:00     64s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:00     64s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:00     64s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:00     64s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:00     64s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:00     64s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:00     64s] (I)       localRouteEffort       : 1.00
[09/12 09:11:00     64s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:00     64s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:00     64s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:00     64s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:00     64s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:00     64s] (I)       routeVias              : 
[09/12 09:11:00     64s] (I)       readTROption           : true
[09/12 09:11:00     64s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:00     64s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:00     64s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:00     64s] (I)       extraDemandForClocks   : 0
[09/12 09:11:00     64s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:00     64s] (I)       steinerRemoveLayers    : false
[09/12 09:11:00     64s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:00     64s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:00     64s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:00     64s] (I)       spanningTreeRefinement : false
[09/12 09:11:00     64s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:00     64s] (I)       starting read tracks
[09/12 09:11:00     64s] (I)       build grid graph
[09/12 09:11:00     64s] (I)       build grid graph start
[09/12 09:11:00     64s] (I)       build grid graph end
[09/12 09:11:00     64s] (I)       numViaLayers=6
[09/12 09:11:00     64s] (I)       [09/12 09:11:00     64s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:00     64s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:00     64s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:00     64s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:00     64s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:00     64s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:00     64s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:00     64s] (I)       end build via table
[09/12 09:11:00     64s] [NR-eGR] numRoutingBlks=0 numInstBlks=3143 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:00     64s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:00     64s] (I)       readDataFromPlaceDB
[09/12 09:11:00     64s] (I)       Read net information..
[09/12 09:11:00     64s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:00     64s] 
[09/12 09:11:00     64s] (I)       read default dcut vias
[09/12 09:11:00     64s] [NR-eGR] Read numTotalNets=1660  numIgnoredNets=0
[09/12 09:11:00     64s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:00     64s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:00     64s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:00     64s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:00     64s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:00     64s] (I)       build grid graph start
[09/12 09:11:00     64s] (I)       build grid graph end
[09/12 09:11:00     64s] (I)       Model blockage into capacity
[09/12 09:11:00     64s] (I)       Read numBlocks=5548  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:00     64s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:00     64s] (I)       blocked area on Layer2 : 37867504800  (31.59%)
[09/12 09:11:00     64s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:00     64s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:00     64s] 
[09/12 09:11:00     64s] (I)       Number of ignored nets = 0
[09/12 09:11:00     64s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:11:00     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:00     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:00     64s] (I)       [09/12 09:11:00     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 1044.8 MB
[09/12 09:11:00     64s] (I)       Ndr track 0 does not exist
[09/12 09:11:00     64s] (I)       Layer1  viaCost=200.00
[09/12 09:11:00     64s] (I)       Layer2  viaCost=300.00
[09/12 09:11:00     64s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:00     64s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:00     64s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:00     64s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:00     64s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:00     64s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:00     64s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:00     64s] (I)       grid                :    61    60     3
[09/12 09:11:00     64s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:00     64s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:00     64s] (I)       Default wire width  :   240   280   280
[09/12 09:11:00     64s] (I)       Default wire space  :   240   280   280
[09/12 09:11:00     64s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:00     64s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:00     64s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:00     64s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:00     64s] (I)       Num of masks        :     1     1     1
[09/12 09:11:00     64s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:00     64s] (I)       --------------------------------------------------------
[09/12 09:11:00     64s] 
[09/12 09:11:00     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:00     64s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:00     64s] [NR-eGR] Rule id 0. Nets 1660 
[09/12 09:11:00     64s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:00     64s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:00     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:00     64s] (I)       [09/12 09:11:00     64s] [NR-eGR] ========================================
[09/12 09:11:00     64s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 1044.8 MB
[09/12 09:11:00     64s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:11:00     64s] (I)       ============= Initialization =============
[09/12 09:11:00     64s] (I)       totalPins=5700  totalGlobalPin=5595 (98.16%)
[09/12 09:11:00     64s] (I)       total 2D Cap : 52514 = (29231 H, 23283 V)
[09/12 09:11:00     64s] (I)       ============  Phase 1a Route ============
[09/12 09:11:00     64s] [NR-eGR] Layer group 1: route 1660 net(s) in layer range [2, 3]
[09/12 09:11:00     64s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:00     64s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=29
[09/12 09:11:00     64s] (I)       Usage: 13076 = (6560 H, 6516 V) = (22.44% H, 27.99% V) = (3.779e+04um H, 3.753e+04um V)
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] (I)       ============  Phase 1b Route ============
[09/12 09:11:00     64s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:00     64s] (I)       Usage: 13111 = (6581 H, 6530 V) = (22.51% H, 28.05% V) = (3.791e+04um H, 3.761e+04um V)
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 9.75% V. EstWL: 7.551936e+04um
[09/12 09:11:00     64s] (I)       ============  Phase 1c Route ============
[09/12 09:11:00     64s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:00     64s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:00     64s] (I)       Usage: 13115 = (6585 H, 6530 V) = (22.53% H, 28.05% V) = (3.793e+04um H, 3.761e+04um V)
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] (I)       ============  Phase 1d Route ============
[09/12 09:11:00     64s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:00     64s] (I)       Usage: 13114 = (6584 H, 6530 V) = (22.52% H, 28.05% V) = (3.792e+04um H, 3.761e+04um V)
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] (I)       ============  Phase 1e Route ============
[09/12 09:11:00     64s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:00     64s] (I)       Usage: 13120 = (6590 H, 6530 V) = (22.54% H, 28.05% V) = (3.796e+04um H, 3.761e+04um V)
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] (I)       ============  Phase 1l Route ============
[09/12 09:11:00     64s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 9.72% V. EstWL: 7.557120e+04um
[09/12 09:11:00     64s] [NR-eGR] 
[09/12 09:11:00     64s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:00     64s] (I)       
[09/12 09:11:00     64s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:00     64s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:11:00     64s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:00     64s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:11:00     64s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:00     64s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:00     64s] [NR-eGR] Layer2     200( 5.56%)      41( 1.14%)       8( 0.22%)       1( 0.03%)   ( 6.95%) 
[09/12 09:11:00     64s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:00     64s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:00     64s] [NR-eGR] Total      200( 2.84%)      41( 0.58%)       8( 0.11%)       1( 0.01%)   ( 3.56%) 
[09/12 09:11:00     64s] [NR-eGR] 
[09/12 09:11:00     64s] (I)       Total Global Routing Runtime: 0.03 seconds
[09/12 09:11:00     64s] (I)       total 2D Cap : 53939 = (29535 H, 24404 V)
[09/12 09:11:00     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 6.73% V
[09/12 09:11:00     64s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 8.86% V
[09/12 09:11:00     64s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1044.8M
[09/12 09:11:00     64s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:00     64s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:00     64s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:00     64s] [hotspot] | normalized |          5.00 |         15.00 |
[09/12 09:11:00     64s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:00     64s] [hotspot] max/total 5.00/15.00, big hotspot (>10) total 0.00
[09/12 09:11:00     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.00, normalized total congestion hotspot area = 15.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:00     64s] #spOpts: N=180 
[09/12 09:11:00     64s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1044.8M
[09/12 09:11:00     64s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1044.8M
[09/12 09:11:00     64s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1044.8M
[09/12 09:11:00     64s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.003, MEM:1044.8M
[09/12 09:11:00     64s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1044.8M
[09/12 09:11:00     64s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1044.8M
[09/12 09:11:00     64s] Apply auto density screen in post-place stage.
[09/12 09:11:00     64s] Auto density screen increases utilization from 0.523 to 0.523
[09/12 09:11:00     64s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1044.8M
[09/12 09:11:00     64s] Persistent padding is off here.
[09/12 09:11:00     64s] Congestion driven padding in post-place stage.
[09/12 09:11:00     64s] Congestion driven padding increases utilization from 0.771 to 0.773
[09/12 09:11:00     64s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1044.8M
[09/12 09:11:00     64s] [adp] 0:1:0:1
[09/12 09:11:00     64s] Start repairing congestion with area based rollback level
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] Iteration  4: Skipped
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] Iteration  4: Skipped
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] Iteration  4: Skipped
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] Iteration  5: Skipped
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] area based solver selects 99.6% (1589/1596) instances.
[09/12 09:11:00     64s] area based working area 1.00. hotspot based preplaced 0 insts
[09/12 09:11:00     64s] area based solver is working on full design
[09/12 09:11:00     64s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:00     64s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:00     64s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[09/12 09:11:00     64s] No instances found in the vector
[09/12 09:11:00     64s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:11:00     64s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:11:01     65s] Iteration  6: Total net bbox = 5.881e+04 (2.83e+04 3.05e+04)
[09/12 09:11:01     65s]               Est.  stn bbox = 7.256e+04 (3.42e+04 3.84e+04)
[09/12 09:11:01     65s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1044.8M
[09/12 09:11:01     65s] limitMaxMove -1, priorityInstMaxMove 3
[09/12 09:11:01     65s] congRepair: freely movable inst 1596, preplaced inst 0, priority inst 0, db fixed inst 0
[09/12 09:11:01     65s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[09/12 09:11:01     65s] No instances found in the vector
[09/12 09:11:01     65s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:11:01     65s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:11:02     66s] Iteration  7: Total net bbox = 6.000e+04 (2.91e+04 3.09e+04)
[09/12 09:11:02     66s]               Est.  stn bbox = 7.397e+04 (3.50e+04 3.90e+04)
[09/12 09:11:02     66s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = [09/12 09:11:02     66s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
1044.8M
[09/12 09:11:02     66s] No instances found in the vector
[09/12 09:11:02     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:11:02     66s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:11:04     68s] Iteration  8: Total net bbox = 6.243e+04 (3.03e+04 3.21e+04)
[09/12 09:11:04     68s]               Est.  stn bbox = 7.633e+04 (3.63e+04 4.01e+04)
[09/12 09:11:04     68s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1044.8M
[09/12 09:11:04     68s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[09/12 09:11:04     68s] No instances found in the vector
[09/12 09:11:04     68s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8M, DRC: 0)
[09/12 09:11:04     68s] 0 (out of 0) MH cells were successfully legalized.
[09/12 09:11:06     70s] Iteration  9: Total net bbox = 6.057e+04 (2.94e+04 3.12e+04)
[09/12 09:11:06     70s]               Est.  stn bbox = 7.393e+04 (3.51e+04 3.88e+04)
[09/12 09:11:06     70s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1044.8M
[09/12 09:11:06     70s] CongRepair sets shifter mode to gplace
[09/12 09:11:06     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1044.8M
[09/12 09:11:06     70s] #spOpts: N=180 mergeVia=F 
[09/12 09:11:06     70s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1044.8M
[09/12 09:11:06     70s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1044.8M
[09/12 09:11:06     70s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1044.8M
[09/12 09:11:06     70s] Core basic site is CoreSite
[09/12 09:11:06     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:06     70s] Mark StBox On SiteArr starts
[09/12 09:11:06     70s] Mark StBox On SiteArr ends
[09/12 09:11:06     70s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.003, MEM:1044.8M
[09/12 09:11:06     70s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1044.8M
[09/12 09:11:06     70s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1044.8M
[09/12 09:11:06     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8MB).
[09/12 09:11:06     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1044.8M
[09/12 09:11:06     70s] OPERPROF: Starting RefinePlace at level 1, MEM:1044.8M
[09/12 09:11:06     70s] *** Starting place_detail (0:01:11 mem=1044.8M) ***
[09/12 09:11:06     70s] Total net bbox length = 6.135e+04 (2.995e+04 3.140e+04) (ext = 1.964e+02)
[09/12 09:11:06     70s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:06     70s] Starting refinePlace ...
[09/12 09:11:06     70s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:11:06     70s] Density distribution unevenness ratio = 8.608%
[09/12 09:11:06     70s]   Spread Effort: high, pre-route mode, useDDP on.
[09/12 09:11:06     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8MB) @(0:01:11 - 0:01:11).
[09/12 09:11:06     70s] Move report: preRPlace moves 1596 insts, mean move: 1.76 um, max move: 8.86 um
[09/12 09:11:06     70s] 	Max move on inst (u_mtm_Alu_core/g27035): (318.42, 160.96) --> (319.28, 152.96)
[09/12 09:11:06     70s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: UCL_NAND2_WIDEN
[09/12 09:11:06     70s] wireLenOptFixPriorityInst 0 inst fixed
[09/12 09:11:06     70s] Placement tweakage begins.
[09/12 09:11:06     70s] wire length = 7.752e+04
[09/12 09:11:06     70s] wire length = 7.693e+04
[09/12 09:11:06     70s] Placement tweakage ends.
[09/12 09:11:06     70s] Move report: tweak moves 264 insts, mean move: 6.91 um, max move: 29.52 um
[09/12 09:11:06     70s] 	Max move on inst (u_mtm_Alu_core/FE_OFC21_n_961): (177.44, 216.32) --> (147.92, 216.32)
[09/12 09:11:06     70s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1044.8MB) @(0:01:11 - 0:01:11).
[09/12 09:11:06     70s] Move report: legalization moves 2 insts, mean move: 2.88 um, max move: 4.32 um
[09/12 09:11:06     70s] 	Max move on inst (u_mtm_Alu_core/sub_264_41/g901): (174.56, 26.24) --> (178.88, 26.24)
[09/12 09:11:06     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1044.8MB) @(0:01:11 - 0:01:11).
[09/12 09:11:06     70s] Move report: Detail placement moves 1596 insts, mean move: 2.82 um, max move: 29.75 um
[09/12 09:11:06     70s] 	Max move on inst (u_mtm_Alu_core/FE_OFC21_n_961): (177.20, 216.79) --> (147.92, 216.32)
[09/12 09:11:06     70s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1044.8MB
[09/12 09:11:06     70s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:06     70s]   maximum (X+Y) =        29.75 um
[09/12 09:11:06     70s]   inst (u_mtm_Alu_core/FE_OFC21_n_961) with max move: (177.199, 216.789) -> (147.92, 216.32)
[09/12 09:11:06     70s]   mean    (X+Y) =         2.82 um
[09/12 09:11:06     70s] Total instances moved : 1596
[09/12 09:11:06     70s] Summary Report:
[09/12 09:11:06     70s] Instances move: 1596 (out of 1596 movable)
[09/12 09:11:06     70s] Instances flipped: 0
[09/12 09:11:06     70s] Mean displacement: 2.82 um
[09/12 09:11:06     70s] Max displacement: 29.75 um (Instance: u_mtm_Alu_core/FE_OFC21_n_961) (177.199, 216.789) -> (147.92, 216.32)
[09/12 09:11:06     70s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: UCL_BUF
[09/12 09:11:06     70s] Total net bbox length = 6.148e+04 (2.976e+04 3.172e+04) (ext = 1.897e+02)
[09/12 09:11:06     70s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1044.8MB) @(0:01:11 - 0:01:11).
[09/12 09:11:06     70s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1044.8MB
[09/12 09:11:06     70s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.140, MEM:1044.8M
[09/12 09:11:06     70s] *** Finished place_detail (0:01:11 mem=1044.8M) ***
[09/12 09:11:06     70s] Starting Early Global Route congestion estimation: mem = 1044.8M
[09/12 09:11:06     70s] (I)       Reading DB...
[09/12 09:11:06     70s] (I)       before initializing RouteDB syMemory usage = 1044.8 MB
[09/12 09:11:06     70s] (I)       congestionReportName   : 
[09/12 09:11:06     70s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:06     70s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:06     70s] (I)       doTrackAssignment      : 1
[09/12 09:11:06     70s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:06     70s] (I)       numThreads             : 1
[09/12 09:11:06     70s] (I)       bufferingAwareRouting  : false
[09/12 09:11:06     70s] (I)       honorPin               : false
[09/12 09:11:06     70s] (I)       honorPinGuide          : true
[09/12 09:11:06     70s] (I)       honorPartition         : false
[09/12 09:11:06     70s] (I)       [09/12 09:11:06     70s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[09/12 09:11:06     70s] (I)       honorSingleEntry       : true
[09/12 09:11:06     70s] (I)       honorSingleEntryStrong : true
[09/12 09:11:06     70s] (I)       handleViaSpacingRule   : false
[09/12 09:11:06     70s] (I)       handleEolSpacingRule   : false
[09/12 09:11:06     70s] (I)       PDConstraint           : none
[09/12 09:11:06     70s] (I)       expBetterNDRHandling   : false
[09/12 09:11:06     70s] (I)       routingEffortLevel     : 3
[09/12 09:11:06     70s] (I)       effortLevel            : standard
[09/12 09:11:06     70s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:06     70s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:06     70s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:06     70s] (I)       numRowsPerGCell        : 1
[09/12 09:11:06     70s] (I)       [09/12 09:11:06     70s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:06     70s] [NR-eGR] maxRouteLayer          : 3
speedUpLargeDesign     : 0
[09/12 09:11:06     70s] (I)       multiThreadingTA       : 1
[09/12 09:11:06     70s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:06     70s] (I)       optimizationMode       : false
[09/12 09:11:06     70s] (I)       routeSecondPG          : false
[09/12 09:11:06     70s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:06     70s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:06     70s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:06     70s] (I)       scenicBound            : 1.15
[09/12 09:11:06     70s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:06     70s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:06     70s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:06     70s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:06     70s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:06     70s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:06     70s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:06     70s] (I)       localRouteEffort       : 1.00
[09/12 09:11:06     70s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:06     70s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:06     70s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:06     70s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:06     70s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:06     70s] (I)       routeVias              : 
[09/12 09:11:06     70s] (I)       readTROption           : true
[09/12 09:11:06     70s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:06     70s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:06     70s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:06     70s] (I)       [09/12 09:11:06     70s] [NR-eGR] numTracksPerClockWire  : 0
extraDemandForClocks   : 0
[09/12 09:11:06     70s] (I)       steinerRemoveLayers    : false
[09/12 09:11:06     70s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:06     70s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:06     70s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:06     70s] (I)       spanningTreeRefinement : false
[09/12 09:11:06     70s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:06     70s] (I)       starting read tracks
[09/12 09:11:06     70s] (I)       build grid graph
[09/12 09:11:06     70s] (I)       build grid graph start
[09/12 09:11:06     70s] (I)       build grid graph end
[09/12 09:11:06     70s] (I)       numViaLayers=6
[09/12 09:11:06     70s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:06     70s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:06     70s] [NR-eGR] Layer3 has single uniform track structure
[09/12 09:11:06     70s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:11:06     70s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:06     70s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:06     70s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:06     70s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:06     70s] (I)       end build via table
[09/12 09:11:06     70s] [NR-eGR] numRoutingBlks=0 numInstBlks=3143 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:06     70s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:06     70s] (I)       readDataFromPlaceDB
[09/12 09:11:06     70s] (I)       Read net information..
[09/12 09:11:06     70s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:06     70s] 
[09/12 09:11:06     70s] (I)       read default dcut vias
[09/12 09:11:06     70s] [NR-eGR] Read numTotalNets=1660  numIgnoredNets=0
[09/12 09:11:06     70s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:06     70s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:06     70s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:06     70s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:06     70s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:06     70s] (I)       build grid graph start
[09/12 09:11:06     70s] (I)       build grid graph end
[09/12 09:11:06     70s] (I)       Model blockage into capacity
[09/12 09:11:06     70s] (I)       Read numBlocks=5548  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:06     70s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:06     70s] (I)       blocked area on Layer2 : 37867504800  (31.59%)
[09/12 09:11:06     70s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:06     70s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:06     70s] 
[09/12 09:11:06     70s] (I)       Number of ignored nets = 0
[09/12 09:11:06     70s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:11:06     70s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:06     70s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:06     70s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:06     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:11:06     70s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1044.8 MB
[09/12 09:11:06     70s] (I)       Ndr track 0 does not exist
[09/12 09:11:06     70s] (I)       Layer1  viaCost=200.00
[09/12 09:11:06     70s] (I)       Layer2  viaCost=300.00
[09/12 09:11:06     70s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:06     70s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:06     70s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:06     70s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:06     70s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:06     70s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:06     70s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:06     70s] (I)       grid                :    61    60     3
[09/12 09:11:06     70s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:06     70s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:06     70s] (I)       Default wire width  :   240   280   280
[09/12 09:11:06     70s] (I)       Default wire space  :   240   280   280
[09/12 09:11:06     70s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:06     70s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:06     70s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:06     70s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:06     70s] (I)       Num of masks        :     1     1     1
[09/12 09:11:06     70s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:06     70s] (I)       --------------------------------------------------------
[09/12 09:11:06     70s] 
[09/12 09:11:06     70s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:06     70s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:06     70s] [NR-eGR] Rule id 0. Nets 1660 
[09/12 09:11:06     70s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:06     70s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:06     70s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:06     70s] (I)       [09/12 09:11:06     70s] [NR-eGR] ========================================
[09/12 09:11:06     70s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 1044.8 MB
[09/12 09:11:06     70s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:11:06     70s] (I)       ============= Initialization =============
[09/12 09:11:06     70s] (I)       totalPins=5700  totalGlobalPin=5598 (98.21%)
[09/12 09:11:06     70s] (I)       total 2D Cap : 52499 = (29231 H, 23268 V)
[09/12 09:11:06     70s] (I)       ============  Phase 1a Route ============
[09/12 09:11:06     70s] [NR-eGR] Layer group 1: route 1660 net(s) in layer range [2, 3]
[09/12 09:11:06     70s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:06     70s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=27
[09/12 09:11:06     70s] (I)       Usage: 12800 = (6279 H, 6521 V) = (21.48% H, 28.03% V) = (3.617e+04um H, 3.756e+04um V)
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] (I)       ============  Phase 1b Route ============
[09/12 09:11:06     70s] (I)       Phase 1b runs 0.01 seconds
[09/12 09:11:06     70s] (I)       Usage: 12832 = (6302 H, 6530 V) = (21.56% H, 28.06% V) = (3.630e+04um H, 3.761e+04um V)
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 9.90% V. EstWL: 7.391232e+04um
[09/12 09:11:06     70s] (I)       ============  Phase 1c Route ============
[09/12 09:11:06     70s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:06     70s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:06     70s] (I)       Usage: 12838 = (6308 H, 6530 V) = (21.58% H, 28.06% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] (I)       ============  Phase 1d Route ============
[09/12 09:11:06     70s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:06     70s] (I)       Usage: 12836 = (6307 H, 6529 V) = (21.58% H, 28.06% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] (I)       ============  Phase 1e Route ============
[09/12 09:11:06     70s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:06     70s] (I)       Usage: 12836 = (6307 H, 6529 V) = (21.58% H, 28.06% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] (I)       ============  Phase 1l Route ============
[09/12 09:11:06     70s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 9.77% V. EstWL: 7.393536e+04um
[09/12 09:11:06     70s] [NR-eGR] 
[09/12 09:11:06     70s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:06     70s] (I)       
[09/12 09:11:06     70s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:06     70s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:11:06     70s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:06     70s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:11:06     70s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:06     70s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:06     70s] [NR-eGR] Layer2     171( 4.75%)      49( 1.36%)      11( 0.31%)       1( 0.03%)   ( 6.45%) 
[09/12 09:11:06     70s] [NR-eGR] Layer3       2( 0.06%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[09/12 09:11:06     70s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:06     70s] [NR-eGR] Total      173( 2.46%)      49( 0.70%)      11( 0.16%)       1( 0.01%)   ( 3.33%) 
[09/12 09:11:06     70s] [NR-eGR] 
[09/12 09:11:06     70s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:11:06     70s] (I)       total 2D Cap : 53948 = (29535 H, 24413 V)
[09/12 09:11:06     70s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 6.27% V
[09/12 09:11:06     70s] [NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 8.51% V
[09/12 09:11:06     70s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1044.8M
[09/12 09:11:06     70s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:06     70s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:06     70s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:06     70s] [hotspot] | normalized |          3.00 |         20.00 |
[09/12 09:11:06     70s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:06     70s] [hotspot] max/total 3.00/20.00, big hotspot (>10) total 0.00
[09/12 09:11:06     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 20.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:06     70s] Starting Early Global Route wiring: mem = 1044.8M
[09/12 09:11:06     70s] (I)       ============= track Assignment ============
[09/12 09:11:06     70s] (I)       extract Global 3D Wires
[09/12 09:11:06     70s] (I)       Extract Global WL : time=0.00
[09/12 09:11:06     70s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:06     70s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:06     70s] (I)       Run Multi-thread track assignment
[09/12 09:11:06     70s] (I)       merging nets...
[09/12 09:11:06     70s] (I)       merging nets done
[09/12 09:11:06     70s] (I)       Kernel real time=0.02 seconds
[09/12 09:11:06     70s] (I)       End Greedy Track Assignment
[09/12 09:11:06     70s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:06     70s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5439
[09/12 09:11:06     70s] [NR-eGR] Layer2(ME2)(V) length: 4.139628e+04um, number of vias: 10545
[09/12 09:11:06     70s] [NR-eGR] Layer3(ME3)(H) length: 3.999472e+04um, number of vias: 0
[09/12 09:11:06     70s] [NR-eGR] Total length: 8.139100e+04um, number of vias: 15984
[09/12 09:11:06     70s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:06     70s] [NR-eGR] Total clock nets wire length: 3.921190e+03um 
[09/12 09:11:06     70s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:06     70s] Early Global Route wiring runtime: 0.06 seconds, mem = 1016.8M
[09/12 09:11:06     70s] End of congRepair (cpu=0:00:06.8, real=0:00:06.0)
[09/12 09:11:06     70s] Start to check current routing status for nets...
[09/12 09:11:06     70s] All nets are already routed correctly.
[09/12 09:11:06     70s] End to check current routing status for nets (mem=1016.8M)
[09/12 09:11:06     70s] Extraction called for design 'mtm_Alu' of instances=1596 and nets=1938 using extraction engine 'preRoute' .
[09/12 09:11:06     70s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:06     70s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:06     70s] RCMode: PreRoute
[09/12 09:11:06     70s]       RC Corner Indexes            0       1   
[09/12 09:11:06     70s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:06     70s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:06     70s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:06     70s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:06     70s] Shrink Factor                : 1.00000
[09/12 09:11:06     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:06     70s] Using Quantus QRC technology file ...
[09/12 09:11:06     70s] Updating RC grid for preRoute extraction ...
[09/12 09:11:06     70s] Initializing multi-corner resistance tables ...
[09/12 09:11:06     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1016.789M)
[09/12 09:11:06     70s] Compute RC Scale Done ...
[09/12 09:11:06     70s] **opt_design ... cpu = 0:00:34, real = 0:00:33, mem = 802.1M, totSessionCpu=0:01:11 **
[09/12 09:11:06     70s] #################################################################################
[09/12 09:11:06     70s] # Design Stage: PreRoute
[09/12 09:11:06     70s] # Design Name: mtm_Alu
[09/12 09:11:06     70s] # Design Mode: 180nm
[09/12 09:11:06     70s] # Analysis Mode: MMMC OCV 
[09/12 09:11:06     70s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:06     70s] # Signoff Settings: SI Off 
[09/12 09:11:06     70s] #################################################################################
[09/12 09:11:07     71s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:07     71s] Calculate early delays in OCV mode...
[09/12 09:11:07     71s] Calculate late delays in OCV mode...
[09/12 09:11:07     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1041.0M, InitMEM = 1041.0M)
[09/12 09:11:07     71s] Start delay calculation (fullDC) (1 T). (MEM=1041.01)
[09/12 09:11:07     71s] End AAE Lib Interpolated Model. (MEM=1041.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:07     71s] Total number of fetched objects 1929
[09/12 09:11:07     71s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:07     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:07     71s] End delay calculation. (MEM=1075.77 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:11:07     71s] End delay calculation (fullDC). (MEM=1075.77 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:11:07     71s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1075.8M) ***
[09/12 09:11:07     71s] *** Timing Is met
[09/12 09:11:07     71s] *** Check timing (0:00:00.0)
[09/12 09:11:07     71s] *** Timing Is met
[09/12 09:11:07     71s] *** Check timing (0:00:00.0)
[09/12 09:11:07     71s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:11:07     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1091.8M
[09/12 09:11:07     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1091.8M
[09/12 09:11:07     71s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:11:07     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1168.1M
[09/12 09:11:07     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1168.1M
[09/12 09:11:07     71s] #spOpts: N=180 
[09/12 09:11:07     71s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1168.1M
[09/12 09:11:07     71s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1168.1M
[09/12 09:11:07     71s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1168.1M
[09/12 09:11:07     71s] Core basic site is CoreSite
[09/12 09:11:07     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:07     71s] Mark StBox On SiteArr starts
[09/12 09:11:07     71s] Mark StBox On SiteArr ends
[09/12 09:11:07     71s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.002, MEM:1168.1M
[09/12 09:11:07     71s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1168.1M
[09/12 09:11:07     71s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1168.1M
[09/12 09:11:07     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1168.1MB).
[09/12 09:11:07     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1168.1M
[09/12 09:11:07     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1168.1M
[09/12 09:11:07     71s] Begin: Area Reclaim Optimization
[09/12 09:11:07     71s] 
[09/12 09:11:07     71s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[09/12 09:11:07     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1168.1M
[09/12 09:11:07     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1168.1M
[09/12 09:11:07     71s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 52.29
[09/12 09:11:07     71s] +----------+---------+--------+--------+------------+--------+
[09/12 09:11:07     71s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/12 09:11:07     71s] +----------+---------+--------+--------+------------+--------+
[09/12 09:11:07     71s] |    52.29%|        -|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
[09/12 09:11:07     71s] |    52.29%|        0|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] |    52.21%|        3|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] |    52.21%|        0|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] |    52.19%|        1|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] |    52.18%|        1|   0.000|   0.000|   0:00:00.0| 1168.1M|
[09/12 09:11:07     71s] |    52.18%|        0|   0.000|   0.000|   0:00:00.0[09/12 09:11:07     71s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
| 1168.1M|
[09/12 09:11:08     72s] |    52.18%|        0|   0.000|   0.000|   0:00:01.0| 1168.1M|
[09/12 09:11:08     72s] +----------+---------+--------+--------+------------+--------+
[09/12 09:11:08     72s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 52.18
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 2 **
[09/12 09:11:08     72s] --------------------------------------------------------------
[09/12 09:11:08     72s] |                                   | Total     | Sequential |
[09/12 09:11:08     72s] --------------------------------------------------------------
[09/12 09:11:08     72s] | Num insts resized                 |       2  |       0    |
[09/12 09:11:08     72s] | Num insts undone                  |       0  |       0    |
[09/12 09:11:08     72s] | Num insts Downsized               |       2  |       0    |
[09/12 09:11:08     72s] | Num insts Samesized               |       0  |       0    |
[09/12 09:11:08     72s] | Num insts Upsized                 |       0  |       0    |
[09/12 09:11:08     72s] | Num multiple commits+uncommits    |       0  |       -    |
[09/12 09:11:08     72s] --------------------------------------------------------------
[09/12 09:11:08     72s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[09/12 09:11:08     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.003, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1184.1M
[09/12 09:11:08     72s] *** Starting place_detail (0:01:12 mem=1184.1M) ***
[09/12 09:11:08     72s] Total net bbox length = 6.148e+04 (2.976e+04 3.172e+04) (ext = 1.897e+02)
[09/12 09:11:08     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:08     72s] Starting refinePlace ...
[09/12 09:11:08     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:08     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1184.1MB) @(0:01:12 - 0:01:12).
[09/12 09:11:08     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:08     72s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1184.1MB
[09/12 09:11:08     72s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:08     72s]   maximum (X+Y) =         0.00 um
[09/12 09:11:08     72s]   mean    (X+Y) =         0.00 um
[09/12 09:11:08     72s] Total instances moved : 0
[09/12 09:11:08     72s] Summary Report:
[09/12 09:11:08     72s] Instances move: 0 (out of 1593 movable)
[09/12 09:11:08     72s] Instances flipped: 0
[09/12 09:11:08     72s] Mean displacement: 0.00 um
[09/12 09:11:08     72s] Max displacement: 0.00 um 
[09/12 09:11:08     72s] Total net bbox length = 6.148e+04 (2.976e+04 3.172e+04) (ext = 1.897e+02)
[09/12 09:11:08     72s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1184.1MB) @(0:01:12 - 0:01:12).
[09/12 09:11:08     72s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1184.1MB
[09/12 09:11:08     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1184.1M
[09/12 09:11:08     72s] *** Finished place_detail (0:01:12 mem=1184.1M) ***
[09/12 09:11:08     72s] *** maximum move = 0.00 um ***
[09/12 09:11:08     72s] *** Finished re-routing un-routed nets (1184.1M) ***
[09/12 09:11:08     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.002, MEM:1184.1M
[09/12 09:11:08     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1184.1M
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1184.1M) ***
[09/12 09:11:08     72s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1043.77M, totSessionCpu=0:01:12).
[09/12 09:11:08     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1043.8M
[09/12 09:11:08     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1043.8M
[09/12 09:11:08     72s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:08     72s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:08     72s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:08     72s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:08     72s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:11:08     72s] [PSP]     Initial Peak syMemory usage = 1043.8 MB
[09/12 09:11:08     72s] (I)       Reading DB...
[09/12 09:11:08     72s] (I)       before initializing RouteDB syMemory usage = 1043.8 MB
[09/12 09:11:08     72s] (I)       congestionReportName   : 
[09/12 09:11:08     72s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:08     72s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:08     72s] (I)       doTrackAssignment      : 1
[09/12 09:11:08     72s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:08     72s] (I)       numThreads             : 1
[09/12 09:11:08     72s] (I)       bufferingAwareRouting  : false
[09/12 09:11:08     72s] (I)       honorPin               : false
[09/12 09:11:08     72s] (I)       honorPinGuide          : true
[09/12 09:11:08     72s] (I)       honorPartition         : false
[09/12 09:11:08     72s] (I)       [09/12 09:11:08     72s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[09/12 09:11:08     72s] (I)       honorSingleEntry       : true
[09/12 09:11:08     72s] (I)       honorSingleEntryStrong : true
[09/12 09:11:08     72s] (I)       handleViaSpacingRule   : false
[09/12 09:11:08     72s] (I)       handleEolSpacingRule   : false
[09/12 09:11:08     72s] (I)       PDConstraint           : none
[09/12 09:11:08     72s] (I)       expBetterNDRHandling   : false
[09/12 09:11:08     72s] (I)       routingEffortLevel     : 3
[09/12 09:11:08     72s] (I)       effortLevel            : standard
[09/12 09:11:08     72s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:08     72s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:08     72s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:08     72s] (I)       numRowsPerGCell        : 1
[09/12 09:11:08     72s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:08     72s] (I)       multiThreadingTA       : 1
[09/12 09:11:08     72s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:08     72s] (I)       optimizationMode       : false
[09/12 09:11:08     72s] (I)       routeSecondPG          : false
[09/12 09:11:08     72s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:08     72s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:08     72s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:08     72s] (I)       scenicBound            : 1.15
[09/12 09:11:08     72s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:08     72s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:08     72s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:08     72s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:08     72s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:08     72s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:08     72s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:08     72s] (I)       localRouteEffort       : 1.00
[09/12 09:11:08     72s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:08     72s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:08     72s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:08     72s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:08     72s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:08     72s] (I)       routeVias              : 
[09/12 09:11:08     72s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:08     72s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:08     72s] (I)       readTROption           : true
[09/12 09:11:08     72s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:08     72s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:08     72s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:08     72s] (I)       extraDemandForClocks   : 0
[09/12 09:11:08     72s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:08     72s] (I)       steinerRemoveLayers    : false
[09/12 09:11:08     72s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:08     72s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:08     72s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:08     72s] (I)       spanningTreeRefinement : false
[09/12 09:11:08     72s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:08     72s] (I)       starting read tracks
[09/12 09:11:08     72s] (I)       build grid graph
[09/12 09:11:08     72s] (I)       build grid graph start
[09/12 09:11:08     72s] (I)       build grid graph end
[09/12 09:11:08     72s] (I)       numViaLayers=6
[09/12 09:11:08     72s] (I)       [09/12 09:11:08     72s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:08     72s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:08     72s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:08     72s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:08     72s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:08     72s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:08     72s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:08     72s] (I)       end build via table
[09/12 09:11:08     72s] [NR-eGR] numRoutingBlks=0 numInstBlks=3138 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:08     72s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:08     72s] (I)       readDataFromPlaceDB
[09/12 09:11:08     72s] (I)       Read net information..
[09/12 09:11:08     72s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] (I)       read default dcut vias
[09/12 09:11:08     72s] (I)       [09/12 09:11:08     72s] [NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:08     72s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:08     72s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:08     72s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:08     72s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:08     72s] (I)       build grid graph start
[09/12 09:11:08     72s] (I)       build grid graph end
[09/12 09:11:08     72s] (I)       Model blockage into capacity
[09/12 09:11:08     72s] (I)       Read numBlocks=5543  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:08     72s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:08     72s] (I)       blocked area on Layer2 : 37824240800  (31.55%)
[09/12 09:11:08     72s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:08     72s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] (I)       Number of ignored nets = 0
[09/12 09:11:08     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:11:08     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:08     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:08     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1043.8 MB
[09/12 09:11:08     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:11:08     72s] (I)       Ndr track 0 does not exist
[09/12 09:11:08     72s] (I)       Layer1  viaCost=200.00
[09/12 09:11:08     72s] (I)       Layer2  viaCost=300.00
[09/12 09:11:08     72s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:08     72s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:08     72s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:08     72s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:08     72s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:08     72s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:08     72s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:08     72s] (I)       grid                :    61    60     3
[09/12 09:11:08     72s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:08     72s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:08     72s] (I)       Default wire width  :   240   280   280
[09/12 09:11:08     72s] (I)       Default wire space  :   240   280   280
[09/12 09:11:08     72s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:08     72s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:08     72s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:08     72s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:08     72s] (I)       Num of masks        :     1     1     1
[09/12 09:11:08     72s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:08     72s] (I)       --------------------------------------------------------
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:08     72s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:08     72s] [NR-eGR] Rule id 0. Nets 1657 
[09/12 09:11:08     72s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:08     72s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:08     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:08     72s] (I)       [09/12 09:11:08     72s] [NR-eGR] ========================================
[09/12 09:11:08     72s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 1043.8 MB
[09/12 09:11:08     72s] (I)       Loading and dumping file time : 0.02 seconds
[09/12 09:11:08     72s] (I)       ============= Initialization =============
[09/12 09:11:08     72s] (I)       totalPins=5694  totalGlobalPin=5592 (98.21%)
[09/12 09:11:08     72s] (I)       total 2D Cap : 52514 = (29231 H, 23283 V)
[09/12 09:11:08     72s] (I)       ============  Phase 1a Route ============
[09/12 09:11:08     72s] [NR-eGR] Layer group 1: route 1657 net(s) in layer range [2, 3]
[09/12 09:11:08     72s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:08     72s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=27
[09/12 09:11:08     72s] (I)       Usage: 12800 = (6278 H, 6522 V) = (21.48% H, 28.01% V) = (3.616e+04um H, 3.757e+04um V)
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] (I)       ============  Phase 1b Route ============
[09/12 09:11:08     72s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:08     72s] (I)       Usage: 12830 = (6300 H, 6530 V) = (21.55% H, 28.05% V) = (3.629e+04um H, 3.761e+04um V)
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.75% V. EstWL: 7.390080e+04um
[09/12 09:11:08     72s] (I)       ============  Phase 1c Route ============
[09/12 09:11:08     72s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:08     72s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:08     72s] (I)       Usage: 12836 = (6306 H, 6530 V) = (21.57% H, 28.05% V) = (3.632e+04um H, 3.761e+04um V)
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] (I)       ============  Phase 1d Route ============
[09/12 09:11:08     72s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:08     72s] (I)       Usage: 12835 = (6305 H, 6530 V) = (21.57% H, 28.05% V) = (3.632e+04um H, 3.761e+04um V)
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] (I)       ============  Phase 1e Route ============
[09/12 09:11:08     72s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:08     72s] (I)       Usage: 12835 = (6305 H, 6530 V) = (21.57% H, 28.05% V) = (3.632e+04um H, 3.761e+04um V)
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] (I)       ============  Phase 1l Route ============
[09/12 09:11:08     72s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.60% V. EstWL: 7.392960e+04um
[09/12 09:11:08     72s] [NR-eGR] 
[09/12 09:11:08     72s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:08     72s] (I)       
[09/12 09:11:08     72s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:08     72s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:11:08     72s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:08     72s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:11:08     72s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:08     72s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:08     72s] [NR-eGR] Layer2     166( 4.61%)      51( 1.42%)      11( 0.31%)       1( 0.03%)   ( 6.37%) 
[09/12 09:11:08     72s] [NR-eGR] Layer3       1( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[09/12 09:11:08     72s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:08     72s] [NR-eGR] Total      167( 2.38%)      51( 0.73%)      11( 0.16%)       1( 0.01%)   ( 3.27%) 
[09/12 09:11:08     72s] [NR-eGR] 
[09/12 09:11:08     72s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/12 09:11:08     72s] (I)       total 2D Cap : 53963 = (29535 H, 24428 V)
[09/12 09:11:08     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 6.19% V
[09/12 09:11:08     72s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 8.45% V
[09/12 09:11:08     72s] (I)       ============= track Assignment ============
[09/12 09:11:08     72s] (I)       extract Global 3D Wires
[09/12 09:11:08     72s] (I)       Extract Global WL : time=0.00
[09/12 09:11:08     72s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:08     72s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:08     72s] (I)       Run Multi-thread track assignment
[09/12 09:11:08     72s] (I)       merging nets...
[09/12 09:11:08     72s] (I)       merging nets done
[09/12 09:11:08     72s] (I)       Kernel real time=0.02 seconds
[09/12 09:11:08     72s] (I)       End Greedy Track Assignment
[09/12 09:11:08     72s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:08     72s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5433
[09/12 09:11:08     72s] [NR-eGR] Layer2(ME2)(V) length: 4.144357e+04um, number of vias: 10520
[09/12 09:11:08     72s] [NR-eGR] Layer3(ME3)(H) length: 3.998256e+04um, number of vias: 0
[09/12 09:11:08     72s] [NR-eGR] Total length: 8.142613e+04um, number of vias: 15953
[09/12 09:11:08     72s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:08     72s] [NR-eGR] Total clock nets wire length: 3.922140e+03um 
[09/12 09:11:08     72s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:08     72s] [NR-eGR] End Peak syMemory usage = 1017.6 MB
[09/12 09:11:08     72s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[09/12 09:11:08     72s] Extraction called for design 'mtm_Alu' of instances=1593 and nets=1935 using extraction engine 'preRoute' .
[09/12 09:11:08     72s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:08     72s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:08     72s] RCMode: PreRoute
[09/12 09:11:08     72s]       RC Corner Indexes            0       1   
[09/12 09:11:08     72s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:08     72s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:08     72s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:08     72s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:08     72s] Shrink Factor                : 1.00000
[09/12 09:11:08     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:08     72s] Using Quantus QRC technology file ...
[09/12 09:11:08     72s] Updating RC grid for preRoute extraction ...
[09/12 09:11:08     72s] Initializing multi-corner resistance tables ...
[09/12 09:11:08     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1017.555M)
[09/12 09:11:08     72s] Compute RC Scale Done ...
[09/12 09:11:08     72s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:08     72s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:08     72s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:08     72s] [hotspot] max/total 4.00/19.00, big hotspot (>10) total 0.00
[09/12 09:11:08     72s] [hotspot] | normalized |          4.00 |         19.00 |
[09/12 09:11:08     72s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:08     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 19.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:08     72s] #################################################################################
[09/12 09:11:08     72s] # Design Stage: PreRoute
[09/12 09:11:08     72s] # Design Name: mtm_Alu
[09/12 09:11:08     72s] # Design Mode: 180nm
[09/12 09:11:08     72s] # Analysis Mode: MMMC OCV 
[09/12 09:11:08     72s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:08     72s] # Signoff Settings: SI Off 
[09/12 09:11:08     72s] #################################################################################
[09/12 09:11:08     72s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:08     72s] Calculate early delays in OCV mode...
[09/12 09:11:08     72s] Calculate late delays in OCV mode...
[09/12 09:11:08     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 1097.0M, InitMEM = 1097.0M)
[09/12 09:11:08     72s] Start delay calculation (fullDC) (1 T). (MEM=1096.99)
[09/12 09:11:08     72s] End AAE Lib Interpolated Model. (MEM=1096.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:08     72s] Total number of fetched objects 1926
[09/12 09:11:08     72s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:08     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:08     72s] End delay calculation. (MEM=1084.06 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:11:08     72s] End delay calculation (fullDC). (MEM=1084.06 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:11:08     72s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1084.1M) ***
[09/12 09:11:08     72s] Begin: GigaOpt postEco DRV Optimization
[09/12 09:11:08     72s] Info: 1 clock net  excluded from IPO operation.
[09/12 09:11:08     72s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:11:08     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1084.1M
[09/12 09:11:08     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1084.1M
[09/12 09:11:08     72s] #spOpts: N=180 
[09/12 09:11:08     72s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1084.1M
[09/12 09:11:08     72s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1084.1M
[09/12 09:11:08     72s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1084.1M
[09/12 09:11:08     72s] Core basic site is CoreSite
[09/12 09:11:08     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:08     72s] Mark StBox On SiteArr starts
[09/12 09:11:08     72s] Mark StBox On SiteArr ends
[09/12 09:11:08     72s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.003, MEM:1084.1M
[09/12 09:11:08     72s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1084.1M
[09/12 09:11:08     72s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.004, MEM:1084.1M
[09/12 09:11:08     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1084.1MB).
[09/12 09:11:08     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1084.1M
[09/12 09:11:08     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1084.1M
[09/12 09:11:08     72s] 
[09/12 09:11:08     72s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[09/12 09:11:08     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1084.1M
[09/12 09:11:08     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1084.1M
[09/12 09:11:09     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:11:09     73s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/12 09:11:09     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:11:09     73s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 09:11:09     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:11:09     73s] Info: violation cost 0.235973 (cap = 0.235973, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:11:09     73s] |     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|    46.70|     0.00|       0|       0|       0|  52.18|          |         |
[09/12 09:11:09     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:11:09     73s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.70|     0.00|       2|       0|       1|  52.24| 0:00:00.0|  1175.6M|
[09/12 09:11:09     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:11:09     73s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.70|     0.00|       0|       0|       0|  52.24| 0:00:00.0|  1175.6M|
[09/12 09:11:09     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1175.6M) ***
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF: Starting RefinePlace at level 1, MEM:1191.6M
[09/12 09:11:09     73s] *** Starting place_detail (0:01:13 mem=1191.6M) ***
[09/12 09:11:09     73s] Total net bbox length = 6.153e+04 (2.981e+04 3.172e+04) (ext = 1.897e+02)
[09/12 09:11:09     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:09     73s] Starting refinePlace ...
[09/12 09:11:09     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:09     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1191.6MB) @(0:01:13 - 0:01:13).
[09/12 09:11:09     73s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:09     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.6MB
[09/12 09:11:09     73s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:09     73s]   maximum (X+Y) =         0.00 um
[09/12 09:11:09     73s]   mean    (X+Y) =         0.00 um
[09/12 09:11:09     73s] Total instances moved : 0
[09/12 09:11:09     73s] Summary Report:
[09/12 09:11:09     73s] Instances move: 0 (out of 1595 movable)
[09/12 09:11:09     73s] Instances flipped: 0
[09/12 09:11:09     73s] Mean displacement: 0.00 um
[09/12 09:11:09     73s] Max displacement: 0.00 um 
[09/12 09:11:09     73s] Total net bbox length = 6.153e+04 (2.981e+04 3.172e+04) (ext = 1.897e+02)
[09/12 09:11:09     73s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.6MB
[09/12 09:11:09     73s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1191.6MB) @(0:01:13 - 0:01:13).
[09/12 09:11:09     73s] *** Finished place_detail (0:01:13 mem=1191.6M) ***
[09/12 09:11:09     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:1191.6M
[09/12 09:11:09     73s] *** maximum move = 0.00 um ***
[09/12 09:11:09     73s] *** Finished re-routing un-routed nets (1191.6M) ***
[09/12 09:11:09     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1191.6M
[09/12 09:11:09     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1191.6M
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1191.6M) ***
[09/12 09:11:09     73s] End: GigaOpt postEco DRV Optimization
[09/12 09:11:09     73s] **INFO: Flow update: Design timing is met.
[09/12 09:11:09     73s] **INFO: Flow update: Design timing is met.
[09/12 09:11:09     73s] **INFO: Flow update: Design timing is met.
[09/12 09:11:09     73s] *** Steiner Routed Nets: 0.301%; Threshold: 100; Threshold for Hold: 100
[09/12 09:11:09     73s] Start to check current routing status for nets...
[09/12 09:11:09     73s] All nets are already routed correctly.
[09/12 09:11:09     73s] End to check current routing status for nets (mem=1172.6M)
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] Active setup views:
[09/12 09:11:09     73s]  WC_av
[09/12 09:11:09     73s]   Dominating endpoints: 0
[09/12 09:11:09     73s]   Dominating TNS: -0.000
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] Extraction called for design 'mtm_Alu' of instances=1595 and nets=1937 using extraction engine 'preRoute' .
[09/12 09:11:09     73s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:09     73s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:09     73s] RCMode: PreRoute
[09/12 09:11:09     73s]       RC Corner Indexes            0       1   
[09/12 09:11:09     73s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:09     73s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:09     73s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:09     73s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:09     73s] Shrink Factor                : 1.00000
[09/12 09:11:09     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:09     73s] Using Quantus QRC technology file ...
[09/12 09:11:09     73s] Initializing multi-corner resistance tables ...
[09/12 09:11:09     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1015.820M)
[09/12 09:11:09     73s] Skewing Data Summary (End_of_FINAL)
[09/12 09:11:09     73s] --------------------------------------------------
[09/12 09:11:09     73s]  Total skewed count:0
[09/12 09:11:09     73s] --------------------------------------------------
[09/12 09:11:09     73s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:09     73s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:09     73s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:09     73s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:09     73s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:11:09     73s] [PSP]     Initial Peak syMemory usage = 1021.6 MB
[09/12 09:11:09     73s] (I)       Reading DB...
[09/12 09:11:09     73s] (I)       before initializing RouteDB syMemory usage = 1021.6 MB
[09/12 09:11:09     73s] (I)       congestionReportName   : 
[09/12 09:11:09     73s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:09     73s] (I)       buildTerm2TermWires    : 0
[09/12 09:11:09     73s] (I)       doTrackAssignment      : 1
[09/12 09:11:09     73s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:09     73s] (I)       numThreads             : 1
[09/12 09:11:09     73s] (I)       bufferingAwareRouting  : false
[09/12 09:11:09     73s] (I)       honorPin               : false
[09/12 09:11:09     73s] (I)       honorPinGuide          : true
[09/12 09:11:09     73s] (I)       honorPartition         : false
[09/12 09:11:09     73s] (I)       allowPartitionCrossover: false
[09/12 09:11:09     73s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:11:09     73s] (I)       honorSingleEntry       : true
[09/12 09:11:09     73s] (I)       honorSingleEntryStrong : true
[09/12 09:11:09     73s] (I)       handleViaSpacingRule   : false
[09/12 09:11:09     73s] (I)       handleEolSpacingRule   : false
[09/12 09:11:09     73s] (I)       PDConstraint           : none
[09/12 09:11:09     73s] (I)       expBetterNDRHandling   : false
[09/12 09:11:09     73s] (I)       routingEffortLevel     : 3
[09/12 09:11:09     73s] (I)       effortLevel            : standard
[09/12 09:11:09     73s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:09     73s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:09     73s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:09     73s] (I)       numRowsPerGCell        : 1
[09/12 09:11:09     73s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:09     73s] (I)       multiThreadingTA       : 1
[09/12 09:11:09     73s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:09     73s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:09     73s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:09     73s] (I)       optimizationMode       : false
[09/12 09:11:09     73s] (I)       routeSecondPG          : false
[09/12 09:11:09     73s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:09     73s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:09     73s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:09     73s] (I)       scenicBound            : 1.15
[09/12 09:11:09     73s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:09     73s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:09     73s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:09     73s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:09     73s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:09     73s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:09     73s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:09     73s] (I)       localRouteEffort       : 1.00
[09/12 09:11:09     73s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:09     73s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:09     73s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:09     73s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:09     73s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:09     73s] (I)       routeVias              : 
[09/12 09:11:09     73s] (I)       readTROption           : true
[09/12 09:11:09     73s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:09     73s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:09     73s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:09     73s] (I)       [09/12 09:11:09     73s] [NR-eGR] numTracksPerClockWire  : 0
extraDemandForClocks   : 0
[09/12 09:11:09     73s] (I)       steinerRemoveLayers    : false
[09/12 09:11:09     73s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:09     73s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:09     73s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:09     73s] (I)       spanningTreeRefinement : false
[09/12 09:11:09     73s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:09     73s] (I)       starting read tracks
[09/12 09:11:09     73s] (I)       build grid graph
[09/12 09:11:09     73s] (I)       build grid graph start
[09/12 09:11:09     73s] (I)       build grid graph end
[09/12 09:11:09     73s] (I)       numViaLayers=6
[09/12 09:11:09     73s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:11:09     73s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:09     73s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:09     73s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:09     73s] [NR-eGR] Layer3 has single uniform track structure
[09/12 09:11:09     73s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:09     73s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:09     73s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:09     73s] (I)       end build via table
[09/12 09:11:09     73s] [NR-eGR] numRoutingBlks=0 numInstBlks=3142 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:09     73s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:09     73s] (I)       readDataFromPlaceDB
[09/12 09:11:09     73s] (I)       Read net information..
[09/12 09:11:09     73s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] [NR-eGR] Read numTotalNets=1659  numIgnoredNets=0
[09/12 09:11:09     73s] (I)       read default dcut vias
[09/12 09:11:09     73s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:09     73s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:09     73s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:09     73s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:09     73s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:09     73s] (I)       build grid graph start
[09/12 09:11:09     73s] (I)       build grid graph end
[09/12 09:11:09     73s] (I)       Model blockage into capacity
[09/12 09:11:09     73s] (I)       Read numBlocks=5547  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:09     73s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:09     73s] (I)       blocked area on Layer2 : 37858852000  (31.58%)
[09/12 09:11:09     73s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:09     73s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] (I)       Number of ignored nets = 0
[09/12 09:11:09     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:11:09     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:09     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:09     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1021.6 MB
[09/12 09:11:09     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/12 09:11:09     73s] (I)       Ndr track 0 does not exist
[09/12 09:11:09     73s] (I)       Layer1  viaCost=200.00
[09/12 09:11:09     73s] (I)       Layer2  viaCost=300.00
[09/12 09:11:09     73s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:09     73s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:09     73s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:09     73s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:09     73s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:09     73s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:09     73s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:09     73s] (I)       grid                :    61    60     3
[09/12 09:11:09     73s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:09     73s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:09     73s] (I)       Default wire width  :   240   280   280
[09/12 09:11:09     73s] (I)       Default wire space  :   240   280   280
[09/12 09:11:09     73s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:09     73s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:09     73s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:09     73s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:09     73s] (I)       Num of masks        :     1     1     1
[09/12 09:11:09     73s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:09     73s] (I)       --------------------------------------------------------
[09/12 09:11:09     73s] 
[09/12 09:11:09     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:09     73s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:09     73s] [NR-eGR] Rule id 0. Nets 1659 
[09/12 09:11:09     73s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:09     73s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:09     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:09     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1021.6 MB
[09/12 09:11:09     73s] [NR-eGR] ========================================
[09/12 09:11:09     73s] [NR-eGR] 
[09/12 09:11:09     73s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:11:09     73s] (I)       ============= Initialization =============
[09/12 09:11:09     73s] (I)       totalPins=5698  totalGlobalPin=5595 (98.19%)
[09/12 09:11:09     73s] (I)       total 2D Cap : 52504 = (29231 H, 23273 V)
[09/12 09:11:09     73s] (I)       ============  Phase 1a Route ============
[09/12 09:11:09     73s] [NR-eGR] Layer group 1: route 1659 net(s) in layer range [2, 3]
[09/12 09:11:09     73s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:09     73s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=27
[09/12 09:11:09     73s] (I)       Usage: 12807 = (6286 H, 6521 V) = (21.50% H, 28.02% V) = (3.621e+04um H, 3.756e+04um V)
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] (I)       ============  Phase 1b Route ============
[09/12 09:11:09     73s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:09     73s] (I)       Usage: 12838 = (6308 H, 6530 V) = (21.58% H, 28.06% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.74% V. EstWL: 7.394688e+04um
[09/12 09:11:09     73s] (I)       ============  Phase 1c Route ============
[09/12 09:11:09     73s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:09     73s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:09     73s] (I)       Usage: 12839 = (6309 H, 6530 V) = (21.58% H, 28.06% V) = (3.634e+04um H, 3.761e+04um V)
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] (I)       ============  Phase 1d Route ============
[09/12 09:11:09     73s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:09     73s] (I)       Usage: 12837 = (6308 H, 6529 V) = (21.58% H, 28.05% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] (I)       ============  Phase 1e Route ============
[09/12 09:11:09     73s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:09     73s] (I)       Usage: 12837 = (6308 H, 6529 V) = (21.58% H, 28.05% V) = (3.633e+04um H, 3.761e+04um V)
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] (I)       ============  Phase 1l Route ============
[09/12 09:11:09     73s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.64% V. EstWL: 7.394112e+04um
[09/12 09:11:09     73s] [NR-eGR] 
[09/12 09:11:09     73s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:09     73s] (I)       
[09/12 09:11:09     73s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:09     73s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:11:09     73s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:09     73s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:11:09     73s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:09     73s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:09     73s] [NR-eGR] Layer2     164( 4.56%)      51( 1.42%)      10( 0.28%)       1( 0.03%)   ( 6.28%) 
[09/12 09:11:09     73s] [NR-eGR] Layer3       1( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[09/12 09:11:09     73s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:09     73s] [NR-eGR] Total      165( 2.35%)      51( 0.73%)      10( 0.14%)       1( 0.01%)   ( 3.23%) 
[09/12 09:11:09     73s] [NR-eGR] 
[09/12 09:11:09     73s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:11:09     73s] (I)       total 2D Cap : 53952 = (29535 H, 24417 V)
[09/12 09:11:09     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 6.10% V
[09/12 09:11:09     73s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 8.37% V
[09/12 09:11:09     73s] [NR-eGR] End Peak syMemory usage = 1021.6 MB
[09/12 09:11:09     73s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:11:09     73s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:09     73s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:09     73s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:09     73s] [hotspot] max/total 3.00/19.00, big hotspot (>10) total 0.00
[09/12 09:11:09     73s] [hotspot] | normalized |          3.00 |         19.00 |
[09/12 09:11:09     73s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:09     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 19.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:09     73s] #################################################################################
[09/12 09:11:09     73s] # Design Stage: PreRoute
[09/12 09:11:09     73s] # Design Name: mtm_Alu
[09/12 09:11:09     73s] # Design Mode: 180nm
[09/12 09:11:09     73s] # Analysis Mode: MMMC OCV 
[09/12 09:11:09     73s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:09     73s] # Signoff Settings: SI Off 
[09/12 09:11:09     73s] #################################################################################
[09/12 09:11:09     73s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:09     73s] Calculate early delays in OCV mode...
[09/12 09:11:09     73s] Calculate late delays in OCV mode...
[09/12 09:11:09     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1043.8M, InitMEM = 1043.8M)
[09/12 09:11:09     73s] Start delay calculation (fullDC) (1 T). (MEM=1043.8)
[09/12 09:11:09     73s] End AAE Lib Interpolated Model. (MEM=1043.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:10     74s] Total number of fetched objects 1928
[09/12 09:11:10     74s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:10     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:10     74s] End delay calculation. (MEM=1079.3 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:11:10     74s] End delay calculation (fullDC). (MEM=1079.3 CPU=0:00:00.5 REAL=0:00:01.0)
[09/12 09:11:10     74s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1079.3M) ***
[09/12 09:11:10     74s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:14 mem=1079.3M)
[09/12 09:11:10     74s] Effort level <high> specified for reg2reg path_group
[09/12 09:11:10     74s] Reported timing to dir ./timingReports
[09/12 09:11:10     74s] **opt_design ... cpu = 0:00:37, real = 0:00:37, mem = 851.1M, totSessionCpu=0:01:14 **
[09/12 09:11:10     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1014.5M
[09/12 09:11:10     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1014.5M
[09/12 09:11:10     74s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1014.5M
[09/12 09:11:10     74s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.003, MEM:1014.5M
[09/12 09:11:10     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1014.5M
[09/12 09:11:10     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1014.5M
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] ------------------------------------------------------------
[09/12 09:11:10     74s]      opt_design Final Summary                             
[09/12 09:11:10     74s] ------------------------------------------------------------
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] Setup views included:
[09/12 09:11:10     74s]  WC_av 
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] +--------------------+---------+---------+---------+
[09/12 09:11:10     74s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:11:10     74s] +--------------------+---------+---------+---------+
[09/12 09:11:10     74s] |           WNS (ns):| 46.700  | 81.283  | 46.700  |
[09/12 09:11:10     74s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:11:10     74s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:11:10     74s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:11:10     74s] +--------------------+---------+---------+---------+
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] +----------------+-------------------------------+------------------+
[09/12 09:11:10     74s] |                |              Real             |       Total      |
[09/12 09:11:10     74s] |    DRVs        +------------------+------------+------------------|
[09/12 09:11:10     74s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:11:10     74s] +----------------+------------------+------------+------------------+
[09/12 09:11:10     74s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:11:10     74s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:11:10     74s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:11:10     74s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:11:10     74s] +----------------+------------------+------------+------------------+
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] Density: 52.241%
[09/12 09:11:10     74s] Routing Overflow: 0.03% H and 8.37% V
[09/12 09:11:10     74s] ------------------------------------------------------------
[09/12 09:11:10     74s] **opt_design ... cpu = 0:00:37, real = 0:00:37, mem = 851.2M, totSessionCpu=0:01:14 **
[09/12 09:11:10     74s] *** Finished opt_design ***
[09/12 09:11:10     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:10     74s] UM:                                       0.000 ns         46.700 ns  final
[09/12 09:11:10     74s] UM: Capturing floorplan image ...
[09/12 09:11:10     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1012.5M
[09/12 09:11:10     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1012.5M
[09/12 09:11:10     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1012.5M
[09/12 09:11:10     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1012.5M
[09/12 09:11:10     74s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:10     74s] UM:         37.26             37          0.000 ns         46.700 ns  opt_design_prects
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:38.1 real=0:00:38.3)
[09/12 09:11:10     74s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[09/12 09:11:10     74s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[09/12 09:11:10     74s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.7 real=0:00:01.7)
[09/12 09:11:10     74s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:27.5 real=0:00:27.5)
[09/12 09:11:10     74s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[09/12 09:11:10     74s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:11:10     74s] Deleting Lib Analyzer.
[09/12 09:11:10     74s] #optDebug: fT-D <X 1 0 0 0>
[09/12 09:11:10     74s] #optDebug: fT-D <X 1 0 0 0>
[09/12 09:11:10     74s] *** Free Virtual Timing Model ...(mem=1012.5M)
[09/12 09:11:10     74s] **place_opt_design ... cpu = 0:00:51, real = 0:00:52, mem = 989.4M **
[09/12 09:11:10     74s] *** Finished GigaPlace ***
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] *** Summary of all messages that are not suppressed in this session:
[09/12 09:11:10     74s] Severity  ID               Count  Summary                                  
[09/12 09:11:10     74s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[09/12 09:11:10     74s] *** Message Summary: 10 warning(s), 0 error(s)
[09/12 09:11:10     74s] 
[09/12 09:11:10     74s] @file(05_place_standard_cells.tcl) 14: set_db add_tieoffs_cells { UCL_TIEHI UCL_TIELO }
[09/12 09:11:10     74s] **WARN: (IMPSP-5123):	Cell UCL_TIELO is not found.
[09/12 09:11:10     74s] Type 'man IMPSP-5123' for more detail.
[09/12 09:11:10     74s] **WARN: (IMPSP-5237):	Only Tie-Hi cell is specified in this string ' UCL_TIEHI UCL_TIELO ', please check if Tie-Lo cell is needed.
[09/12 09:11:10     74s] @file(05_place_standard_cells.tcl) 15: add_tieoffs
[09/12 09:11:10     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:989.4M
[09/12 09:11:10     74s] #spOpts: N=180 
[09/12 09:11:10     74s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:989.4M
[09/12 09:11:10     74s] Core basic site is CoreSite
[09/12 09:11:10     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:10     74s] Mark StBox On SiteArr starts
[09/12 09:11:10     74s] Mark StBox On SiteArr ends
[09/12 09:11:10     74s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.003, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:       Starting CMU at level 4, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:989.4M
[09/12 09:11:10     74s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.004, MEM:989.4M
[09/12 09:11:10     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=989.4MB).
[09/12 09:11:10     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:989.4M
[09/12 09:11:10     74s] Options: No distance constraint, No Fan-out constraint.
[09/12 09:11:10     74s] **WARN: (IMPSP-5239):	Only Tie-Hi cell is auto-selected from the setting of setTieHiLoMode , please use getTieHiLoMode to check this.
[09/12 09:11:10     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=994.2M
[09/12 09:11:10     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=994.2M
[09/12 09:11:10     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=994.2M
[09/12 09:11:10     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=994.2M
[09/12 09:11:10     74s] Re-routed 1 nets
[09/12 09:11:10     74s] INFO: Total Number of Tie Cells (UCL_TIEHI) placed: 1  
[09/12 09:11:10     74s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/05_place_standard_cells.tcl
[09/12 09:11:10     74s] @innovus 7> [12D            [12D@innovus 7> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/06_pre_cts_timing_check.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/06_pre_cts_timing_check.tcl
[09/12 09:11:28     76s] @file(06_pre_cts_timing_check.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:11:28     76s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:11:28     76s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:11:28     76s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:11:28     76s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:11:28     76s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:11:28     76s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:11:28     76s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:11:28     76s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:11:28     76s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:11:28     76s] }
[09/12 09:11:28     76s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:11:28     76s] @file(06_pre_cts_timing_check.tcl) 9: time_design -pre_cts -report_prefix 06_prects -report_dir $reportDir
[09/12 09:11:28     76s] Start to check current routing status for nets...
[09/12 09:11:28     76s] All nets are already routed correctly.
[09/12 09:11:28     76s] End to check current routing status for nets (mem=1013.1M)
[09/12 09:11:28     76s] Extraction called for design 'mtm_Alu' of instances=1596 and nets=1938 using extraction engine 'preRoute' .
[09/12 09:11:28     76s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:28     76s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:28     76s] RCMode: PreRoute
[09/12 09:11:28     76s]       RC Corner Indexes            0       1   
[09/12 09:11:28     76s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:28     76s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:28     76s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:28     76s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:28     76s] Shrink Factor                : 1.00000
[09/12 09:11:28     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:28     76s] Using Quantus QRC technology file ...
[09/12 09:11:28     76s] Initializing multi-corner resistance tables ...
[09/12 09:11:28     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1023.074M)
[09/12 09:11:28     76s] Effort level <high> specified for reg2reg path_group
[09/12 09:11:28     76s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1002.9M
[09/12 09:11:28     76s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1002.9M
[09/12 09:11:28     76s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1002.9M
[09/12 09:11:28     76s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.003, MEM:1002.9M
[09/12 09:11:28     76s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1002.9M
[09/12 09:11:28     76s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.004, MEM:1002.9M
[09/12 09:11:28     76s] #################################################################################
[09/12 09:11:28     76s] # Design Stage: PreRoute
[09/12 09:11:28     76s] # Design Name: mtm_Alu
[09/12 09:11:28     76s] # Design Mode: 180nm
[09/12 09:11:28     76s] # Analysis Mode: MMMC OCV 
[09/12 09:11:28     76s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:28     76s] # Signoff Settings: SI Off 
[09/12 09:11:28     76s] #################################################################################
[09/12 09:11:28     76s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:28     76s] Calculate early delays in OCV mode...
[09/12 09:11:28     76s] Calculate late delays in OCV mode...
[09/12 09:11:28     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1025.1M, InitMEM = 1025.1M)
[09/12 09:11:28     76s] Start delay calculation (fullDC) (1 T). (MEM=1025.08)
[09/12 09:11:29     76s] End AAE Lib Interpolated Model. (MEM=1025.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:29     76s] Total number of fetched objects 1929
[09/12 09:11:29     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:29     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:29     76s] End delay calculation. (MEM=1081.85 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:11:29     76s] End delay calculation (fullDC). (MEM=1081.85 CPU=0:00:00.6 REAL=0:00:01.0)
[09/12 09:11:29     76s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1081.8M) ***
[09/12 09:11:29     76s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:17 mem=1081.8M)
[09/12 09:11:29     77s] 
[09/12 09:11:29     77s] ------------------------------------------------------------
[09/12 09:11:29     77s]          time_design Summary                             
[09/12 09:11:29     77s] ------------------------------------------------------------
[09/12 09:11:29     77s] 
[09/12 09:11:29     77s] Setup views included:
[09/12 09:11:29     77s]  WC_av 
[09/12 09:11:29     77s] 
[09/12 09:11:29     77s] +--------------------+---------+---------+---------+
[09/12 09:11:29     77s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:11:29     77s] +--------------------+---------+---------+---------+
[09/12 09:11:29     77s] |           WNS (ns):| 46.700  | 81.283  | 46.700  |
[09/12 09:11:29     77s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:11:29     77s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:11:29     77s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:11:29     77s] +--------------------+---------+---------+---------+
[09/12 09:11:29     77s] 
[09/12 09:11:29     77s] +----------------+-------------------------------+------------------+
[09/12 09:11:29     77s] |                |              Real             |       Total      |
[09/12 09:11:29     77s] |    DRVs        +------------------+------------+------------------|
[09/12 09:11:29     77s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:11:29     77s] +----------------+------------------+------------+------------------+
[09/12 09:11:29     77s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:11:29     77s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:11:29     77s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:11:29     77s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:11:29     77s] +----------------+------------------+------------+------------------+
[09/12 09:11:29     77s] 
[09/12 09:11:29     77s] Density: 52.249%
[09/12 09:11:29     77s] Routing Overflow: 0.03% H and 8.37% V
[09/12 09:11:29     77s] ------------------------------------------------------------
[09/12 09:11:29     77s] Reported timing to dir ./timingReports
[09/12 09:11:29     77s] Total CPU time: 0.93 sec
[09/12 09:11:29     77s] Total Real time: 1.0 sec
[09/12 09:11:29     77s] Total Memory Usage: 1013.070312 Mbytes
[09/12 09:11:29     77s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/06_pre_cts_timing_check.tcl
[09/12 09:11:29     77s] @innovus 8> [12D            [12D@innovus 8> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/07_clock_tree_synthesis.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/07_clock_tree_synthesis.tcl
[09/12 09:11:36     77s] @file(07_clock_tree_synthesis.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:11:36     77s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:11:36     77s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:11:36     77s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:11:36     77s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:11:36     77s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:11:36     77s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:11:36     77s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:11:36     77s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:11:36     77s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:11:36     77s] }
[09/12 09:11:36     77s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:11:36     77s] @file(07_clock_tree_synthesis.tcl) 9: set_db cts_inverter_cells {UCL_INV4}
[09/12 09:11:36     77s] @file(07_clock_tree_synthesis.tcl) 10: set_db cts_buffer_cells {UCL_BUF4 UCL_BUF8 UCL_BUF8_2}
[09/12 09:11:36     77s] @file(07_clock_tree_synthesis.tcl) 12: set_db cts_target_max_transition_time 0.3
[09/12 09:11:36     77s] @file(07_clock_tree_synthesis.tcl) 16: clock_design
[09/12 09:11:36     77s] Runtime...
[09/12 09:11:36     77s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[09/12 09:11:36     77s] (ccopt_design): create_ccopt_clock_tree_spec
[09/12 09:11:36     77s] Creating clock tree spec for modes (timing configs): standard_cm
[09/12 09:11:36     77s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/12 09:11:36     77s] Reset timing graph...
[09/12 09:11:36     77s] Ignoring AAE DB Resetting ...
[09/12 09:11:36     77s] Reset timing graph done.
[09/12 09:11:36     77s] Ignoring AAE DB Resetting ...
[09/12 09:11:36     77s] Analyzing clock structure...
[09/12 09:11:36     77s] Analyzing clock structure done.
[09/12 09:11:36     77s] Reset timing graph...
[09/12 09:11:36     77s] Ignoring AAE DB Resetting ...
[09/12 09:11:36     77s] Reset timing graph done.
[09/12 09:11:36     77s] Extracting original clock gating for clk...
[09/12 09:11:36     77s]   clock_tree clk contains 269 sinks and 0 clock gates.
[09/12 09:11:36     77s]   Extraction for clk complete.
[09/12 09:11:36     77s] Extracting original clock gating for clk done.
[09/12 09:11:36     77s] Checking clock tree convergence...
[09/12 09:11:36     77s] Checking clock tree convergence done.
[09/12 09:11:36     77s] Preferred extra space for top nets is 0
[09/12 09:11:36     77s] Preferred extra space for trunk nets is 1
[09/12 09:11:36     77s] Preferred extra space for leaf nets is 1
[09/12 09:11:36     77s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[09/12 09:11:36     77s] Set place::cacheFPlanSiteMark to 1
[09/12 09:11:36     77s] CCOpt::Phase::Initialization...
[09/12 09:11:36     77s] Check Prerequisites...
[09/12 09:11:36     77s] Leaving CCOpt scope - CheckPlace...
[09/12 09:11:36     77s] #spOpts: N=180 
[09/12 09:11:36     77s] OPERPROF: Starting SiteArrayInit at level 1, MEM:995.6M
[09/12 09:11:36     77s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:995.6M
[09/12 09:11:36     77s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:995.6M
[09/12 09:11:36     77s] Core basic site is CoreSite
[09/12 09:11:36     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:36     77s] Mark StBox On SiteArr starts
[09/12 09:11:36     77s] Mark StBox On SiteArr ends
[09/12 09:11:36     77s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:995.6M
[09/12 09:11:36     77s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:995.6M
[09/12 09:11:36     77s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:995.6M
[09/12 09:11:36     77s] Begin checking placement ... (start mem=995.6M, init mem=995.6M)
[09/12 09:11:36     77s] *info: Placed = 1596          
[09/12 09:11:36     77s] *info: Unplaced = 0           
[09/12 09:11:36     77s] Placement Density:52.25%(49613/94954)
[09/12 09:11:36     77s] Placement Density (including fixed std cells):52.25%(49613/94954)
[09/12 09:11:36     77s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=995.6M)
[09/12 09:11:36     77s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:36     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:36     77s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[09/12 09:11:36     77s] External - Set all clocks to propagated mode...
[09/12 09:11:36     77s] Innovus will update I/O latencies
[09/12 09:11:36     77s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:36     77s] All good
[09/12 09:11:36     77s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:36     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:36     77s] UM:                                                                   Check Prerequisites
[09/12 09:11:36     77s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:36     77s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:36     77s] UM:          3.64             26                                      CCOpt::Phase::Initialization
[09/12 09:11:36     77s] Executing ccopt post-processing.
[09/12 09:11:36     77s] Synthesizing clock trees with CCOpt...
[09/12 09:11:36     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:11:36     77s] CCOpt::Phase::PreparingToBalance...
[09/12 09:11:36     77s] 
[09/12 09:11:36     77s] Positive (advancing) pin insertion delays
[09/12 09:11:36     77s] =========================================
[09/12 09:11:36     77s] 
[09/12 09:11:36     77s] Found 0 advances (0.000% of 269 clock tree sinks)
[09/12 09:11:36     77s] 
[09/12 09:11:36     77s] Negative (delaying) pin insertion delays
[09/12 09:11:36     77s] ========================================
[09/12 09:11:36     77s] 
[09/12 09:11:36     77s] Found 0 delays (0.000% of 269 clock tree sinks)
[09/12 09:11:36     77s] 
[09/12 09:11:36     77s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[09/12 09:11:36     77s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=995.6M
[09/12 09:11:36     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=995.6M
[09/12 09:11:36     77s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:36     77s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:36     77s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:36     77s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:36     77s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:11:36     77s] [NR-eGR] Initial Peak syMemory usage = 995.6 MB
[09/12 09:11:36     78s] (I)       Reading DB...
[09/12 09:11:36     78s] (I)       before initializing RouteDB syMemory usage = 995.6 MB
[09/12 09:11:36     78s] (I)       congestionReportName   : 
[09/12 09:11:36     78s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:36     78s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:36     78s] (I)       doTrackAssignment      : 1
[09/12 09:11:36     78s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:36     78s] (I)       numThreads             : 1
[09/12 09:11:36     78s] (I)       bufferingAwareRouting  : false
[09/12 09:11:36     78s] (I)       honorPin               : false
[09/12 09:11:36     78s] (I)       honorPinGuide          : true
[09/12 09:11:36     78s] (I)       honorPartition         : false
[09/12 09:11:36     78s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:11:36     78s] (I)       allowPartitionCrossover: false
[09/12 09:11:36     78s] (I)       honorSingleEntry       : true
[09/12 09:11:36     78s] (I)       honorSingleEntryStrong : true
[09/12 09:11:36     78s] (I)       handleViaSpacingRule   : false
[09/12 09:11:36     78s] (I)       handleEolSpacingRule   : false
[09/12 09:11:36     78s] (I)       PDConstraint           : none
[09/12 09:11:36     78s] (I)       expBetterNDRHandling   : false
[09/12 09:11:36     78s] (I)       routingEffortLevel     : 3
[09/12 09:11:36     78s] (I)       effortLevel            : standard
[09/12 09:11:36     78s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:36     78s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:36     78s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:36     78s] (I)       numRowsPerGCell        : 1
[09/12 09:11:36     78s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:36     78s] (I)       multiThreadingTA       : 1
[09/12 09:11:36     78s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:36     78s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:36     78s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:36     78s] (I)       optimizationMode       : false
[09/12 09:11:36     78s] (I)       routeSecondPG          : false
[09/12 09:11:36     78s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:36     78s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:36     78s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:36     78s] (I)       scenicBound            : 1.15
[09/12 09:11:36     78s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:36     78s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:36     78s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:36     78s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:36     78s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:36     78s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:36     78s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:36     78s] (I)       localRouteEffort       : 1.00
[09/12 09:11:36     78s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:36     78s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:36     78s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:36     78s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:36     78s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:36     78s] (I)       routeVias              : 
[09/12 09:11:36     78s] (I)       readTROption           : true
[09/12 09:11:36     78s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:36     78s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:36     78s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:36     78s] (I)       extraDemandForClocks   : 0
[09/12 09:11:36     78s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:36     78s] (I)       steinerRemoveLayers    : false
[09/12 09:11:36     78s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:36     78s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:36     78s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:36     78s] (I)       spanningTreeRefinement : false
[09/12 09:11:36     78s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:36     78s] (I)       starting read tracks
[09/12 09:11:36     78s] (I)       build grid graph
[09/12 09:11:36     78s] (I)       build grid graph start
[09/12 09:11:36     78s] (I)       build grid graph end
[09/12 09:11:36     78s] (I)       numViaLayers=6
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:36     78s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:36     78s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:36     78s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:36     78s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:36     78s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:36     78s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:36     78s] (I)       end build via table
[09/12 09:11:36     78s] [NR-eGR] numRoutingBlks=0 numInstBlks=3143 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:36     78s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:36     78s] (I)       readDataFromPlaceDB
[09/12 09:11:36     78s] (I)       Read net information..
[09/12 09:11:36     78s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       read default dcut vias
[09/12 09:11:36     78s] [NR-eGR] Read numTotalNets=1660  numIgnoredNets=0
[09/12 09:11:36     78s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:36     78s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:36     78s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:36     78s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:36     78s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:36     78s] (I)       build grid graph start
[09/12 09:11:36     78s] (I)       build grid graph end
[09/12 09:11:36     78s] (I)       Model blockage into capacity
[09/12 09:11:36     78s] (I)       Read numBlocks=5548  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:36     78s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:36     78s] (I)       blocked area on Layer2 : 37867504800  (31.59%)
[09/12 09:11:36     78s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:36     78s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       Number of ignored nets = 0
[09/12 09:11:36     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of clock nets = 1.  Ignored: No
[09/12 09:11:36     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:36     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 995.6 MB
[09/12 09:11:36     78s] (I)       Ndr track 0 does not exist
[09/12 09:11:36     78s] (I)       Layer1  viaCost=200.00
[09/12 09:11:36     78s] (I)       Layer2  viaCost=300.00
[09/12 09:11:36     78s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:36     78s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:36     78s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:36     78s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:36     78s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:36     78s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:36     78s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:36     78s] (I)       grid                :    61    60     3
[09/12 09:11:36     78s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:36     78s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:36     78s] (I)       Default wire width  :   240   280   280
[09/12 09:11:36     78s] (I)       Default wire space  :   240   280   280
[09/12 09:11:36     78s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:36     78s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:36     78s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:36     78s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:36     78s] (I)       Num of masks        :     1     1     1
[09/12 09:11:36     78s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:36     78s] (I)       --------------------------------------------------------
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:36     78s] [NR-eGR] Rule id 0. Nets 1660 
[09/12 09:11:36     78s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:36     78s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:36     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 995.6 MB
[09/12 09:11:36     78s] [NR-eGR] ========================================
[09/12 09:11:36     78s] [NR-eGR] 
[09/12 09:11:36     78s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:11:36     78s] (I)       ============= Initialization =============
[09/12 09:11:36     78s] (I)       totalPins=5702  totalGlobalPin=5599 (98.19%)
[09/12 09:11:36     78s] (I)       total 2D Cap : 52504 = (29231 H, 23273 V)
[09/12 09:11:36     78s] (I)       ============  Phase 1a Route ============
[09/12 09:11:36     78s] [NR-eGR] Layer group 1: route 1660 net(s) in layer range [2, 3]
[09/12 09:11:36     78s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:36     78s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=27
[09/12 09:11:36     78s] (I)       Usage: 12835 = (6306 H, 6529 V) = (21.57% H, 28.05% V) = (3.632e+04um H, 3.761e+04um V)
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] (I)       ============  Phase 1b Route ============
[09/12 09:11:36     78s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:36     78s] (I)       Usage: 12865 = (6328 H, 6537 V) = (21.65% H, 28.09% V) = (3.645e+04um H, 3.765e+04um V)
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.70% V. EstWL: 7.410240e+04um
[09/12 09:11:36     78s] (I)       ============  Phase 1c Route ============
[09/12 09:11:36     78s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:36     78s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:36     78s] (I)       Usage: 12866 = (6329 H, 6537 V) = (21.65% H, 28.09% V) = (3.646e+04um H, 3.765e+04um V)
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] (I)       ============  Phase 1d Route ============
[09/12 09:11:36     78s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:36     78s] (I)       Usage: 12865 = (6328 H, 6537 V) = (21.65% H, 28.09% V) = (3.645e+04um H, 3.765e+04um V)
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] (I)       ============  Phase 1e Route ============
[09/12 09:11:36     78s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:36     78s] (I)       Usage: 12865 = (6328 H, 6537 V) = (21.65% H, 28.09% V) = (3.645e+04um H, 3.765e+04um V)
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] (I)       ============  Phase 1l Route ============
[09/12 09:11:36     78s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 9.66% V. EstWL: 7.410240e+04um
[09/12 09:11:36     78s] [NR-eGR] 
[09/12 09:11:36     78s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:36     78s] (I)       
[09/12 09:11:36     78s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:36     78s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[09/12 09:11:36     78s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:36     78s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[09/12 09:11:36     78s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:36     78s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:36     78s] [NR-eGR] Layer2     166( 4.61%)      53( 1.47%)      11( 0.31%)       1( 0.03%)   ( 6.42%) 
[09/12 09:11:36     78s] [NR-eGR] Layer3       1( 0.03%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.03%) 
[09/12 09:11:36     78s] [NR-eGR] ---------------------------------------------------------------------------------
[09/12 09:11:36     78s] [NR-eGR] Total      167( 2.38%)      53( 0.75%)      11( 0.16%)       1( 0.01%)   ( 3.30%) 
[09/12 09:11:36     78s] [NR-eGR] 
[09/12 09:11:36     78s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:11:36     78s] (I)       total 2D Cap : 53950 = (29535 H, 24415 V)
[09/12 09:11:36     78s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 6.24% V
[09/12 09:11:36     78s] [NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 8.52% V
[09/12 09:11:36     78s] (I)       ============= track Assignment ============
[09/12 09:11:36     78s] (I)       extract Global 3D Wires
[09/12 09:11:36     78s] (I)       Extract Global WL : time=0.00
[09/12 09:11:36     78s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:36     78s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:36     78s] (I)       Run Multi-thread track assignment
[09/12 09:11:36     78s] (I)       merging nets...
[09/12 09:11:36     78s] (I)       merging nets done
[09/12 09:11:36     78s] (I)       Kernel real time=0.02 seconds
[09/12 09:11:36     78s] (I)       End Greedy Track Assignment
[09/12 09:11:36     78s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:36     78s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5441
[09/12 09:11:36     78s] [NR-eGR] Layer2(ME2)(V) length: 4.148567e+04um, number of vias: 10541
[09/12 09:11:36     78s] [NR-eGR] Layer3(ME3)(H) length: 4.016304e+04um, number of vias: 0
[09/12 09:11:36     78s] [NR-eGR] Total length: 8.164871e+04um, number of vias: 15982
[09/12 09:11:36     78s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:36     78s] [NR-eGR] Total clock nets wire length: 3.930460e+03um 
[09/12 09:11:36     78s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:36     78s] [NR-eGR] End Peak syMemory usage = 994.8 MB
[09/12 09:11:36     78s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[09/12 09:11:36     78s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.2)
[09/12 09:11:36     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:36     78s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
[09/12 09:11:36     78s] Legalization setup...
[09/12 09:11:36     78s] Using cell based legalization.
[09/12 09:11:36     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:994.8M
[09/12 09:11:36     78s] #spOpts: N=180 
[09/12 09:11:36     78s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:994.8M
[09/12 09:11:36     78s] Core basic site is CoreSite
[09/12 09:11:36     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:36     78s] Mark StBox On SiteArr starts
[09/12 09:11:36     78s] Mark StBox On SiteArr ends
[09/12 09:11:36     78s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.002, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:       Starting CMU at level 4, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:994.8M
[09/12 09:11:36     78s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:994.8M
[09/12 09:11:36     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=994.8MB).
[09/12 09:11:36     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:994.8M
[09/12 09:11:36     78s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:36     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:36     78s] UM:                                                                   Legalization setup
[09/12 09:11:36     78s] Validating CTS configuration...
[09/12 09:11:36     78s] Non-default CCOpt properties:
[09/12 09:11:36     78s] buffer_cells is set for at least one key
[09/12 09:11:36     78s] inverter_cells is set for at least one key
[09/12 09:11:36     78s] preferred_extra_space is set for at least one key
[09/12 09:11:36     78s] route_type is set for at least one key
[09/12 09:11:36     78s] source_output_max_trans is set for at least one key
[09/12 09:11:36     78s] target_max_trans is set for at least one key
[09/12 09:11:36     78s] Route type trimming info:
[09/12 09:11:36     78s]   No route type modifications were made.
[09/12 09:11:36     78s] Library Trimming...
[09/12 09:11:36     78s] Accumulated time to calculate placeable region: 0
[09/12 09:11:36     78s] (I)       Initializing Steiner engine. 
[09/12 09:11:36     78s] (I)       Reading DB...
[09/12 09:11:36     78s] (I)       Number of ignored instance 0
[09/12 09:11:36     78s] (I)       numMoveCells=1596, numMacros=0  numPads=4  numMultiRowHeightInsts=0
[09/12 09:11:36     78s] (I)       Identified Clock instances: Flop 269, Clock buffer/inverter 0, Gate 0
[09/12 09:11:36     78s] (I)       before initializing RouteDB syMemory usage = 994.8 MB
[09/12 09:11:36     78s] (I)       congestionReportName   : 
[09/12 09:11:36     78s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:36     78s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:36     78s] (I)       doTrackAssignment      : 0
[09/12 09:11:36     78s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:36     78s] (I)       numThreads             : 1
[09/12 09:11:36     78s] (I)       bufferingAwareRouting  : true
[09/12 09:11:36     78s] (I)       honorPin               : false
[09/12 09:11:36     78s] (I)       honorPinGuide          : true
[09/12 09:11:36     78s] (I)       honorPartition         : false
[09/12 09:11:36     78s] (I)       allowPartitionCrossover: false
[09/12 09:11:36     78s] (I)       honorSingleEntry       : true
[09/12 09:11:36     78s] (I)       honorSingleEntryStrong : true
[09/12 09:11:36     78s] (I)       handleViaSpacingRule   : false
[09/12 09:11:36     78s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:11:36     78s] (I)       handleEolSpacingRule   : true
[09/12 09:11:36     78s] (I)       PDConstraint           : none
[09/12 09:11:36     78s] (I)       expBetterNDRHandling   : true
[09/12 09:11:36     78s] (I)       routingEffortLevel     : 3
[09/12 09:11:36     78s] (I)       effortLevel            : standard
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[09/12 09:11:36     78s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:36     78s] (I)       numRowsPerGCell        : 1
[09/12 09:11:36     78s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:36     78s] (I)       multiThreadingTA       : 1
[09/12 09:11:36     78s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:36     78s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:36     78s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:36     78s] (I)       optimizationMode       : false
[09/12 09:11:36     78s] (I)       routeSecondPG          : false
[09/12 09:11:36     78s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:36     78s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:36     78s] (I)       punchThroughDistance   : 2147483647.00
[09/12 09:11:36     78s] (I)       scenicBound            : 1.15
[09/12 09:11:36     78s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:36     78s] (I)       source-to-sink ratio   : 0.30
[09/12 09:11:36     78s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:36     78s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:36     78s] (I)       layerCongestionRatio   : 1.00
[09/12 09:11:36     78s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:36     78s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:36     78s] (I)       localRouteEffort       : 1.00
[09/12 09:11:36     78s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:36     78s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:36     78s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:36     78s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:36     78s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:36     78s] (I)       routeVias              : 
[09/12 09:11:36     78s] (I)       readTROption           : true
[09/12 09:11:36     78s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:36     78s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:36     78s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:36     78s] (I)       extraDemandForClocks   : 0
[09/12 09:11:36     78s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:36     78s] (I)       steinerRemoveLayers    : false
[09/12 09:11:36     78s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:36     78s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:36     78s] (I)       similarTopologyRoutingFast : true
[09/12 09:11:36     78s] (I)       spanningTreeRefinement : false
[09/12 09:11:36     78s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:36     78s] (I)       starting read tracks
[09/12 09:11:36     78s] (I)       build grid graph
[09/12 09:11:36     78s] (I)       build grid graph start
[09/12 09:11:36     78s] (I)       build grid graph end
[09/12 09:11:36     78s] (I)       numViaLayers=6
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:36     78s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:36     78s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:36     78s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:36     78s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:36     78s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:36     78s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:36     78s] (I)       end build via table
[09/12 09:11:36     78s] (I)       readDataFromPlaceDB
[09/12 09:11:36     78s] (I)       Read net information..
[09/12 09:11:36     78s] [NR-eGR] numRoutingBlks=0 numInstBlks=3143 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:36     78s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       read default dcut vias
[09/12 09:11:36     78s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:36     78s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:36     78s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:36     78s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:36     78s] (I)       build grid graph start
[09/12 09:11:36     78s] (I)       build grid graph end
[09/12 09:11:36     78s] (I)       Model blockage into capacity
[09/12 09:11:36     78s] (I)       Read numBlocks=5548  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:36     78s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:36     78s] (I)       blocked area on Layer2 : 37867504800  (31.59%)
[09/12 09:11:36     78s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:36     78s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       Moved 0 terms for better access 
[09/12 09:11:36     78s] (I)       Number of ignored nets = 0
[09/12 09:11:36     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of clock nets = 0.  Ignored: No
[09/12 09:11:36     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:36     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:36     78s] (I)       Constructing bin map
[09/12 09:11:36     78s] (I)       Initialize bin information with width=11520 height=11520
[09/12 09:11:36     78s] (I)       Done constructing bin map
[09/12 09:11:36     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:36     78s] (I)       Ndr track 0 does not exist
[09/12 09:11:36     78s] (I)       Layer1  viaCost=200.00
[09/12 09:11:36     78s] (I)       Layer2  viaCost=300.00
[09/12 09:11:36     78s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:36     78s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:36     78s] (I)       core area           :  (20480, 20480) - (331520, 325760)
[09/12 09:11:36     78s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:36     78s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:36     78s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:36     78s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:36     78s] (I)       grid                :    61    60     3
[09/12 09:11:36     78s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:36     78s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:36     78s] (I)       Default wire width  :   240   280   280
[09/12 09:11:36     78s] (I)       Default wire space  :   240   280   280
[09/12 09:11:36     78s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:36     78s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:36     78s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:36     78s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:36     78s] (I)       Num of masks        :     1     1     1
[09/12 09:11:36     78s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:36     78s] (I)       --------------------------------------------------------
[09/12 09:11:36     78s] 
[09/12 09:11:36     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:36     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1[09/12 09:11:36     78s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:36     78s] [NR-eGR] Rule id 0. Nets 0 
[09/12 09:11:36     78s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:36     78s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640

[09/12 09:11:36     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:36     78s] (I)       [09/12 09:11:36     78s] [NR-eGR] ========================================
[09/12 09:11:36     78s] [NR-eGR] 
Loading and dumping file time : 0.01 seconds
[09/12 09:11:36     78s] (I)       total 2D Cap : 52439 = (29223 H, 23216 V)
[09/12 09:11:36     78s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:36     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:36     78s] Updating RC grid for preRoute extraction ...
[09/12 09:11:36     78s] Initializing multi-corner resistance tables ...
[09/12 09:11:37     78s] End AAE Lib Interpolated Model. (MEM=994.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:11:37     78s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/12 09:11:37     78s] To increase the message display limit, refer to the product command reference manual.
[09/12 09:11:37     78s] Original list had 3 cells:
[09/12 09:11:37     78s] UCL_BUF8_2 UCL_BUF8 UCL_BUF4 
[09/12 09:11:37     78s] New trimmed list has 2 cells:
[09/12 09:11:37     78s]   Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
[09/12 09:11:37     78s] UCL_BUF8_2 UCL_BUF4 
[09/12 09:11:37     78s] Accumulated time to calculate placeable region: 0
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[09/12 09:11:37     78s] Accumulated time to calculate placeable region: 0
[09/12 09:11:37     78s] Library Trimming done.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
[09/12 09:11:37     78s] Type 'man IMPCCOPT-1041' for more detail.
[09/12 09:11:37     78s] Clock tree balancer configuration for clock_tree clk:
[09/12 09:11:37     78s] Non-default CCOpt properties:
[09/12 09:11:37     78s]   route_type (leaf): default_route_type_leaf (default: default)
[09/12 09:11:37     78s]   route_type (trunk): default_route_type_nonleaf (default: default)
[09/12 09:11:37     78s]   route_type (top): default_route_type_nonleaf (default: default)
[09/12 09:11:37     78s] For power domain auto-default:
[09/12 09:11:37     78s]   Buffers:     {UCL_BUF8_2 UCL_BUF4}
[09/12 09:11:37     78s]   Inverters:   UCL_INV4 
[09/12 09:11:37     78s]   Clock gates: 
[09/12 09:11:37     78s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 122098.074um^2
[09/12 09:11:37     78s] Top Routing info:
[09/12 09:11:37     78s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:11:37     78s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:11:37     78s] Trunk Routing info:
[09/12 09:11:37     78s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:11:37     78s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:11:37     78s] Leaf Routing info:
[09/12 09:11:37     78s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:11:37     78s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:11:37     78s] For timing_corner WC_dc:setup, late:
[09/12 09:11:37     78s]   Slew time target (leaf):    0.300ns
[09/12 09:11:37     78s]   Slew time target (trunk):   0.300ns
[09/12 09:11:37     78s]   Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
[09/12 09:11:37     78s]   Buffer unit delay for power domain auto-default:   0.202ns
[09/12 09:11:37     78s]   Buffer max distance for power domain auto-default: 946.796um
[09/12 09:11:37     78s] Fastest wire driving cells and distances for power domain auto-default:
[09/12 09:11:37     78s]   Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.796um, saturatedSlew=0.251ns, speed=3199.716um per ns, cellArea=96.365um^2 per 1000um}
[09/12 09:11:37     78s]   Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.586um, saturatedSlew=0.247ns, speed=2456.685um per ns, cellArea=77.593um^2 per 1000um}
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] Logic Sizing Table:
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] ----------------------------------------------------------
[09/12 09:11:37     78s] Cell    Instance count    Source    Eligible library cells
[09/12 09:11:37     78s] ----------------------------------------------------------
[09/12 09:11:37     78s]   (empty table)
[09/12 09:11:37     78s] ----------------------------------------------------------
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] Clock tree balancer configuration for skew_group clk/standard_cm:
[09/12 09:11:37     78s]   Sources:                     pin clk
[09/12 09:11:37     78s]   Total number of sinks:       269
[09/12 09:11:37     78s]   Delay constrained sinks:     269
[09/12 09:11:37     78s]   Non-leaf sinks:              0
[09/12 09:11:37     78s]   Ignore pins:                 0
[09/12 09:11:37     78s]  Timing corner WC_dc:setup.late:
[09/12 09:11:37     78s]   Skew target:                 0.202ns
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:11:37     78s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:11:37     78s] Primary reporting skew group is skew_group clk/standard_cm with 269 clock sinks.
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] Via Selection for Estimated Routes (rule default):
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] ------------------------------------------------------------
[09/12 09:11:37     78s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/12 09:11:37     78s] Range                (Ohm)    (fF)     (fs)     Only
[09/12 09:11:37     78s] ------------------------------------------------------------
[09/12 09:11:37     78s] M1-M2    VIA12_HV    6.500    0.052    0.338    false
[09/12 09:11:37     78s] M2-M3    VIA23_HV    6.500    0.052    0.338    false
[09/12 09:11:37     78s] M3-M4    VIA34_HV    6.500    0.051    0.334    false
[09/12 09:11:37     78s] M4-M5    VIA45_HH    6.500    0.044    0.285    false
[09/12 09:11:37     78s] M5-M6    VIA56_HH    6.500    0.107    0.698    false
[09/12 09:11:37     78s] ------------------------------------------------------------
[09/12 09:11:37     78s] 
[09/12 09:11:37     78s] No ideal or dont_touch nets found in the clock tree
[09/12 09:11:37     78s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   Validating CTS configuration
[09/12 09:11:37     78s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[09/12 09:11:37     78s] No exclusion drivers are needed.
[09/12 09:11:37     78s] Antenna diode management...
[09/12 09:11:37     78s]   Found 0 antenna diodes in the clock trees.
[09/12 09:11:37     78s]   
[09/12 09:11:37     78s] Antenna diode management done.
[09/12 09:11:37     78s] Adding driver cell for primary IO roots...
[09/12 09:11:37     78s] Maximizing clock DAG abstraction...
[09/12 09:11:37     78s] Maximizing clock DAG abstraction done.
[09/12 09:11:37     78s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.6)
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[09/12 09:11:37     78s] Synthesizing clock trees...
[09/12 09:11:37     78s]   Preparing To Balance...
[09/12 09:11:37     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1061.6M
[09/12 09:11:37     78s] #spOpts: N=180 
[09/12 09:11:37     78s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1061.6M
[09/12 09:11:37     78s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1061.6M
[09/12 09:11:37     78s] OPERPROF:       Starting CMU at level 4, MEM:1061.6M
[09/12 09:11:37     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1061.6M
[09/12 09:11:37     78s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1061.6M
[09/12 09:11:37     78s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1061.6M
[09/12 09:11:37     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1061.6MB).
[09/12 09:11:37     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1061.6M
[09/12 09:11:37     78s]   Merging duplicate siblings in DAG...
[09/12 09:11:37     78s]     Clock DAG stats before merging:
[09/12 09:11:37     78s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/12 09:11:37     78s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   before merging
[09/12 09:11:37     78s]     Resynthesising clock tree into netlist...
[09/12 09:11:37     78s]       Reset timing graph...
[09/12 09:11:37     78s] Ignoring AAE DB Resetting ...
[09/12 09:11:37     78s]       Reset timing graph done.
[09/12 09:11:37     78s]     Resynthesising clock tree into netlist done.
[09/12 09:11:37     78s]     
[09/12 09:11:37     78s]     Disconnecting clock tree from netlist...
[09/12 09:11:37     78s]     Disconnecting clock tree from netlist done.
[09/12 09:11:37     78s]   Merging duplicate siblings in DAG done.
[09/12 09:11:37     78s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   Preparing To Balance
[09/12 09:11:37     78s]   CCOpt::Phase::Construction...
[09/12 09:11:37     78s]   Stage::Clustering...
[09/12 09:11:37     78s]   Clustering...
[09/12 09:11:37     78s]     Initialize for clustering...
[09/12 09:11:37     78s]     Clock DAG stats before clustering:
[09/12 09:11:37     78s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/12 09:11:37     78s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   before clustering
[09/12 09:11:37     78s]     Computing max distances from locked parents...
[09/12 09:11:37     78s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[09/12 09:11:37     78s]     Computing max distances from locked parents done.
[09/12 09:11:37     78s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:37     78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     78s] UM:                                                                   Initialize for clustering
[09/12 09:11:37     78s]     Bottom-up phase...
[09/12 09:11:37     78s]     Clustering clock_tree clk...
[09/12 09:11:37     78s] End AAE Lib Interpolated Model. (MEM=1033 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:37     79s]     Clustering clock_tree clk done.
[09/12 09:11:37     79s]     Clock DAG stats after bottom-up phase:
[09/12 09:11:37     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:37     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:37     79s]     Clock DAG library cell distribution after bottom-up phase {count}:
[09/12 09:11:37     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:37     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     79s] UM:                                                                   after bottom-up phase
[09/12 09:11:37     79s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/12 09:11:37     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:37     79s] UM:                                                                   Bottom-up phase
[09/12 09:11:37     79s]     Legalizing clock trees...
[09/12 09:11:37     79s]     Resynthesising clock tree into netlist...
[09/12 09:11:37     79s]       Reset timing graph...
[09/12 09:11:37     79s] Ignoring AAE DB Resetting ...
[09/12 09:11:37     79s]       Reset timing graph done.
[09/12 09:11:37     79s]     Resynthesising clock tree into netlist done.
[09/12 09:11:37     79s]     Commiting net attributes....
[09/12 09:11:37     79s]     Commiting net attributes. done.
[09/12 09:11:37     79s]     Leaving CCOpt scope - ClockRefiner...
[09/12 09:11:37     79s]     Performing a single pass refine place with FGC disabled for datapath.
[09/12 09:11:37     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1052.1M
[09/12 09:11:37     79s] #spOpts: N=180 
[09/12 09:11:37     79s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF:       Starting CMU at level 4, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:37     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB).
[09/12 09:11:37     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1052.1M
[09/12 09:11:37     79s] OPERPROF: Starting RefinePlace at level 1, MEM:1052.1M
[09/12 09:11:37     79s] *** Starting place_detail (0:01:19 mem=1052.1M) ***
[09/12 09:11:37     79s] Total net bbox length = 6.339e+04 (3.066e+04 3.273e+04) (ext = 3.487e+02)
[09/12 09:11:37     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:37     79s] Starting refinePlace ...
[09/12 09:11:37     79s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:11:37     79s] Density distribution unevenness ratio = 7.566%
[09/12 09:11:38     79s]   Spread Effort: high, standalone mode, useDDP on.
[09/12 09:11:38     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1052.1MB) @(0:01:19 - 0:01:19).
[09/12 09:11:38     79s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:38     79s] wireLenOptFixPriorityInst 269 inst fixed
[09/12 09:11:38     79s] Move report: legalization moves 40 insts, mean move: 5.54 um, max move: 11.52 um
[09/12 09:11:38     79s] 	Max move on inst (u_mtm_Alu_serializer/g2713): (281.84, 164.48) --> (287.60, 158.72)
[09/12 09:11:38     79s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB) @(0:01:19 - 0:01:19).
[09/12 09:11:38     79s] Move report: Detail placement moves 40 insts, mean move: 5.54 um, max move: 11.52 um
[09/12 09:11:38     79s] 	Max move on inst (u_mtm_Alu_serializer/g2713): (281.84, 164.48) --> (287.60, 158.72)
[09/12 09:11:38     79s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1052.1MB
[09/12 09:11:38     79s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:38     79s]   maximum (X+Y) =        11.52 um
[09/12 09:11:38     79s]   inst (u_mtm_Alu_serializer/g2713) with max move: (281.84, 164.48) -> (287.6, 158.72)
[09/12 09:11:38     79s]   mean    (X+Y) =         5.54 um
[09/12 09:11:38     79s] Total instances moved : 40
[09/12 09:11:38     79s] Summary Report:
[09/12 09:11:38     79s] Instances move: 40 (out of 1606 movable)
[09/12 09:11:38     79s] Instances flipped: 0
[09/12 09:11:38     79s] Mean displacement: 5.54 um
[09/12 09:11:38     79s] Max displacement: 11.52 um (Instance: u_mtm_Alu_serializer/g2713) (281.84, 164.48) -> (287.6, 158.72)
[09/12 09:11:38     79s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: UCL_NAND2_WIDEN
[09/12 09:11:38     79s] Total net bbox length = 6.355e+04 (3.075e+04 3.280e+04) (ext = 3.487e+02)
[09/12 09:11:38     79s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1052.1MB) @(0:01:19 - 0:01:19).
[09/12 09:11:38     79s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1052.1MB
[09/12 09:11:38     79s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.025, MEM:1052.1M
[09/12 09:11:38     79s] *** Finished place_detail (0:01:19 mem=1052.1M) ***
[09/12 09:11:38     79s] Moved 0 and flipped 0 of 10 clock instances (excluding sinks) during refinement
[09/12 09:11:38     79s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[09/12 09:11:38     79s] Moved 5 and flipped 3 of 269 clock sinks during refinement.
[09/12 09:11:38     79s]     Moved 5 and flipped 3 of 279 clock instance(s) during refinement.
[09/12 09:11:38     79s]     The largest move was 10.1 microns for u_mtm_Alu_core/C_buff_reg[15].
[09/12 09:11:38     79s] The largest move for clock sinks was 10.1 microns. The inst with this movement was u_mtm_Alu_core/C_buff_reg[15]
[09/12 09:11:38     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1052.1M
[09/12 09:11:38     79s] #spOpts: N=180 
[09/12 09:11:38     79s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:       Starting CMU at level 4, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1052.1M
[09/12 09:11:38     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB).
[09/12 09:11:38     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1052.1M
[09/12 09:11:38     79s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[09/12 09:11:38     79s]     Disconnecting clock tree from netlist...
[09/12 09:11:38     79s]     Disconnecting clock tree from netlist done.
[09/12 09:11:38     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1052.1M
[09/12 09:11:38     79s] #spOpts: N=180 
[09/12 09:11:38     79s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:       Starting CMU at level 4, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:38     79s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:38     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB).
[09/12 09:11:38     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1052.1M
[09/12 09:11:38     79s] End AAE Lib Interpolated Model. (MEM=1052.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     Clock tree legalization - Histogram:
[09/12 09:11:38     79s]     ====================================
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     --------------------------------
[09/12 09:11:38     79s]     Movement (um)    Number of cells
[09/12 09:11:38     79s]     --------------------------------
[09/12 09:11:38     79s]       (empty table)
[09/12 09:11:38     79s]     --------------------------------
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     Clock tree legalization - There are no Movements:
[09/12 09:11:38     79s]     =================================================
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     ---------------------------------------------
[09/12 09:11:38     79s]     Movement (um)    Desired     Achieved    Node
[09/12 09:11:38     79s]                      location    location    
[09/12 09:11:38     79s]     ---------------------------------------------
[09/12 09:11:38     79s]       (empty table)
[09/12 09:11:38     79s]     ---------------------------------------------
[09/12 09:11:38     79s]     
[09/12 09:11:38     79s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Legalizing clock trees
[09/12 09:11:38     79s]     Clock DAG stats after 'Clustering':
[09/12 09:11:38     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]     Clock DAG net violations after 'Clustering': none
[09/12 09:11:38     79s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[09/12 09:11:38     79s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:38     79s]     Clock DAG library cell distribution after 'Clustering' {count}:
[09/12 09:11:38     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]     Primary reporting skew group after 'Clustering':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.025 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Skew group summary after 'Clustering':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.025 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]     Legalizer calls during this step: 156 succeeded with DRC/Color checks: 156 succeeded without DRC/Color checks: 0
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Clustering
[09/12 09:11:38     79s]   Clustering done. (took cpu=0:00:00.8 real=0:00:00.7)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Clustering
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   Post-Clustering Statistics Report
[09/12 09:11:38     79s]   =================================
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   Fanout Statistics:
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   -------------------------------------------------------------------------------------------
[09/12 09:11:38     79s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[09/12 09:11:38     79s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[09/12 09:11:38     79s]   -------------------------------------------------------------------------------------------
[09/12 09:11:38     79s]   Trunk         3       3.667       1         9        4.619      {2 <= 2, 1 <= 10}
[09/12 09:11:38     79s]   Leaf          9      29.889      26        32        2.088      {2 <= 28, 5 <= 32, 2 <= 34}
[09/12 09:11:38     79s]   -------------------------------------------------------------------------------------------
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   Clustering Failure Statistics:
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   ----------------------------------------------
[09/12 09:11:38     79s]   Net Type    Clusters    Clusters    Transition
[09/12 09:11:38     79s]               Tried       Failed      Failures
[09/12 09:11:38     79s]   ----------------------------------------------
[09/12 09:11:38     79s]   Trunk           1           0            0
[09/12 09:11:38     79s]   Leaf           51          26           26
[09/12 09:11:38     79s]   ----------------------------------------------
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   
[09/12 09:11:38     79s]   Update congestion based capacitance...
[09/12 09:11:38     79s]   Resynthesising clock tree into netlist...
[09/12 09:11:38     79s]     Reset timing graph...
[09/12 09:11:38     79s] Ignoring AAE DB Resetting ...
[09/12 09:11:38     79s]     Reset timing graph done.
[09/12 09:11:38     79s]   Resynthesising clock tree into netlist done.
[09/12 09:11:38     79s]   Updating congestion map to accurately time the clock tree...
[09/12 09:11:38     79s]     Routing unrouted datapath nets connected to clock instances...
[09/12 09:11:38     79s]       Routed 269 unrouted datapath nets connected to clock instances
[09/12 09:11:38     79s]     Routing unrouted datapath nets connected to clock instances done.
[09/12 09:11:38     79s]     Leaving CCOpt scope - extractRC...
[09/12 09:11:38     79s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[09/12 09:11:38     79s] Extraction called for design 'mtm_Alu' of instances=1606 and nets=2536 using extraction engine 'preRoute' .
[09/12 09:11:38     79s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:38     79s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:38     79s] RCMode: PreRoute
[09/12 09:11:38     79s]       RC Corner Indexes            0       1   
[09/12 09:11:38     79s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:38     79s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:38     79s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:38     79s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:38     79s] Shrink Factor                : 1.00000
[09/12 09:11:38     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:38     79s] Using Quantus QRC technology file ...
[09/12 09:11:38     79s] Updating RC grid for preRoute extraction ...
[09/12 09:11:38     79s] Initializing multi-corner resistance tables ...
[09/12 09:11:38     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 994.844M)
[09/12 09:11:38     79s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[09/12 09:11:38     79s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Leaving CCOpt scope - extractRC
[09/12 09:11:38     79s]   Updating congestion map to accurately time the clock tree done.
[09/12 09:11:38     79s]   Disconnecting clock tree from netlist...
[09/12 09:11:38     79s]   Disconnecting clock tree from netlist done.
[09/12 09:11:38     79s] End AAE Lib Interpolated Model. (MEM=994.844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:38     79s]   Clock DAG stats After congestion update:
[09/12 09:11:38     79s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]     wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]     wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]   Clock DAG net violations After congestion update: none
[09/12 09:11:38     79s]   Clock DAG primary half-corner transition distribution After congestion update:
[09/12 09:11:38     79s]     Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]     Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     79s]   Clock DAG library cell distribution After congestion update {count}:
[09/12 09:11:38     79s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]   Primary reporting skew group After congestion update:
[09/12 09:11:38     79s]     skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]   Skew group summary After congestion update:
[09/12 09:11:38     79s]     skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]   Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]   Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Update congestion based capacitance
[09/12 09:11:38     79s]   Stage::Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Stage::Clustering
[09/12 09:11:38     79s]   Stage::DRV Fixing...
[09/12 09:11:38     79s]   Fixing clock tree slew time and max cap violations...
[09/12 09:11:38     79s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:38     79s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[09/12 09:11:38     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[09/12 09:11:38     79s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[09/12 09:11:38     79s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     79s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[09/12 09:11:38     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Fixing clock tree slew time and max cap violations
[09/12 09:11:38     79s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Fixing clock tree slew time and max cap violations
[09/12 09:11:38     79s]   Fixing clock tree slew time and max cap violations - detailed pass...
[09/12 09:11:38     79s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:38     79s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/12 09:11:38     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[09/12 09:11:38     79s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/12 09:11:38     79s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     79s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[09/12 09:11:38     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[09/12 09:11:38     79s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[09/12 09:11:38     79s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Stage::DRV Fixing
[09/12 09:11:38     79s]   Stage::Insertion Delay Reduction...
[09/12 09:11:38     79s]   Removing unnecessary root buffering...
[09/12 09:11:38     79s]     Clock DAG stats after 'Removing unnecessary root buffering':
[09/12 09:11:38     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[09/12 09:11:38     79s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[09/12 09:11:38     79s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     79s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[09/12 09:11:38     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Skew group summary after 'Removing unnecessary root buffering':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]     Legalizer calls during this step: 60 succeeded with DRC/Color checks: 60 succeeded without DRC/Color checks: 0
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Removing unnecessary root buffering
[09/12 09:11:38     79s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Removing unnecessary root buffering
[09/12 09:11:38     79s]   Removing unconstrained drivers...
[09/12 09:11:38     79s]     Clock DAG stats after 'Removing unconstrained drivers':
[09/12 09:11:38     79s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     79s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     79s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     79s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     79s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     79s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     79s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[09/12 09:11:38     79s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[09/12 09:11:38     79s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     79s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     79s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[09/12 09:11:38     79s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     79s]     Primary reporting skew group after 'Removing unconstrained drivers':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Skew group summary after 'Removing unconstrained drivers':
[09/12 09:11:38     79s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     79s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     79s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Removing unconstrained drivers
[09/12 09:11:38     79s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:38     79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     79s] UM:                                                                   Removing unconstrained drivers
[09/12 09:11:38     79s]   Reducing insertion delay 1...
[09/12 09:11:38     80s] Accumulated time to calculate placeable region: 0
[09/12 09:11:38     80s]     Clock DAG stats after 'Reducing insertion delay 1':
[09/12 09:11:38     80s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:38     80s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:38     80s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:38     80s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:38     80s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:38     80s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:38     80s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[09/12 09:11:38     80s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[09/12 09:11:38     80s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:38     80s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:38     80s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[09/12 09:11:38     80s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:38     80s]     Primary reporting skew group after 'Reducing insertion delay 1':
[09/12 09:11:38     80s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     80s]     Skew group summary after 'Reducing insertion delay 1':
[09/12 09:11:38     80s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:38     80s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:38     80s]     Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
[09/12 09:11:38     80s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     80s] UM:                                                                   Reducing insertion delay 1
[09/12 09:11:38     80s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:38     80s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:38     80s] UM:                                                                   Reducing insertion delay 1
[09/12 09:11:38     80s]   Removing longest path buffering...
[09/12 09:11:39     80s]     Clock DAG stats after 'Removing longest path buffering':
[09/12 09:11:39     80s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:39     80s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:39     80s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:39     80s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:39     80s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.470pF, total=0.567pF
[09/12 09:11:39     80s]       wire lengths     : top=0.000um, trunk=780.200um, leaf=3680.540um, total=4460.740um
[09/12 09:11:39     80s]     Clock DAG net violations after 'Removing longest path buffering': none
[09/12 09:11:39     80s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[09/12 09:11:39     80s]       Trunk : target=0.300ns count=2 avg=0.236ns sd=0.051ns min=0.200ns max=0.272ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:39     80s]       Leaf  : target=0.300ns count=9 avg=0.267ns sd=0.008ns min=0.252ns max=0.278ns {9 <= 0.300ns}
[09/12 09:11:39     80s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[09/12 09:11:39     80s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:39     80s]     Primary reporting skew group after 'Removing longest path buffering':
[09/12 09:11:39     80s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:39     80s]     Skew group summary after 'Removing longest path buffering':
[09/12 09:11:39     80s]       skew_group clk/standard_cm: insertion delay [min=0.536, max=0.560, avg=0.552, sd=0.005], skew [0.024 vs 0.202], 100% {0.536, 0.560} (wid=0.019 ws=0.014) (gid=0.549 gs=0.019)
[09/12 09:11:39     80s]     Clock network insertion delays are now [0.536ns, 0.560ns] average 0.552ns std.dev 0.005ns
[09/12 09:11:39     80s]     Legalizer calls during this step: 60 succeeded with DRC/Color checks: 60 succeeded without DRC/Color checks: 0
[09/12 09:11:39     80s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:39     80s] UM:                                                                   Removing longest path buffering
[09/12 09:11:39     80s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:11:39     80s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:39     80s] UM:                                                                   Removing longest path buffering
[09/12 09:11:39     80s]   Reducing insertion delay 2...
[09/12 09:11:40     81s] Path optimization required 304 stage delay updates 
[09/12 09:11:40     81s]     Clock DAG stats after 'Reducing insertion delay 2':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Primary reporting skew group after 'Reducing insertion delay 2':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Skew group summary after 'Reducing insertion delay 2':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 136 succeeded with DRC/Color checks: 135 succeeded without DRC/Color checks: 1
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing insertion delay 2
[09/12 09:11:40     81s]   Reducing insertion delay 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing insertion delay 2
[09/12 09:11:40     81s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:01.9)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Stage::Insertion Delay Reduction
[09/12 09:11:40     81s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.0 real=0:00:02.9)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   CCOpt::Phase::Construction
[09/12 09:11:40     81s]   CCOpt::Phase::Implementation...
[09/12 09:11:40     81s]   Stage::Reducing Power...
[09/12 09:11:40     81s]   Improving clock tree routing...
[09/12 09:11:40     81s]     Iteration 1...
[09/12 09:11:40     81s]     Iteration 1 done.
[09/12 09:11:40     81s]     Clock DAG stats after 'Improving clock tree routing':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Improving clock tree routing': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Primary reporting skew group after 'Improving clock tree routing':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Skew group summary after 'Improving clock tree routing':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 6 succeeded with DRC/Color checks: 6 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Improving clock tree routing
[09/12 09:11:40     81s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Improving clock tree routing
[09/12 09:11:40     81s]   Reducing clock tree power 1...
[09/12 09:11:40     81s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:40     81s]     Clock DAG stats after 'Reducing clock tree power 1':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Primary reporting skew group after 'Reducing clock tree power 1':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Skew group summary after 'Reducing clock tree power 1':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing clock tree power 1
[09/12 09:11:40     81s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing clock tree power 1
[09/12 09:11:40     81s]   Reducing clock tree power 2...
[09/12 09:11:40     81s] Path optimization required 0 stage delay updates 
[09/12 09:11:40     81s]     Clock DAG stats after 'Reducing clock tree power 2':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Primary reporting skew group after 'Reducing clock tree power 2':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Skew group summary after 'Reducing clock tree power 2':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing clock tree power 2
[09/12 09:11:40     81s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Reducing clock tree power 2
[09/12 09:11:40     81s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Stage::Reducing Power
[09/12 09:11:40     81s]   Stage::Balancing...
[09/12 09:11:40     81s]   Approximately balancing fragments step...
[09/12 09:11:40     81s]     Resolve constraints - Approximately balancing fragments...
[09/12 09:11:40     81s]     Resolving skew group constraints...
[09/12 09:11:40     81s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/12 09:11:40     81s]     Resolving skew group constraints done.
[09/12 09:11:40     81s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[09/12 09:11:40     81s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[09/12 09:11:40     81s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[09/12 09:11:40     81s]       Estimated delay to be added in balancing: 0.000ns
[09/12 09:11:40     81s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[09/12 09:11:40     81s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[09/12 09:11:40     81s]     Approximately balancing fragments...
[09/12 09:11:40     81s]       Moving gates to improve sub-tree skew...
[09/12 09:11:40     81s]         Tried: 12 Succeeded: 0
[09/12 09:11:40     81s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[09/12 09:11:40     81s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]           wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[09/12 09:11:40     81s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[09/12 09:11:40     81s]           Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]           Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[09/12 09:11:40     81s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]         Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Moving gates to improve sub-tree skew
[09/12 09:11:40     81s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Moving gates to improve sub-tree skew
[09/12 09:11:40     81s]       Approximately balancing fragments bottom up...
[09/12 09:11:40     81s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:40     81s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[09/12 09:11:40     81s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]           wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[09/12 09:11:40     81s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[09/12 09:11:40     81s]           Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]           Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[09/12 09:11:40     81s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]         Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Approximately balancing fragments bottom up
[09/12 09:11:40     81s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Approximately balancing fragments bottom up
[09/12 09:11:40     81s]       Approximately balancing fragments, wire and cell delays...
[09/12 09:11:40     81s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[09/12 09:11:40     81s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/12 09:11:40     81s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]           wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[09/12 09:11:40     81s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/12 09:11:40     81s]           Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]           Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[09/12 09:11:40     81s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[09/12 09:11:40     81s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[09/12 09:11:40     81s]     Approximately balancing fragments done.
[09/12 09:11:40     81s]     Clock DAG stats after 'Approximately balancing fragments step':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Approximately balancing fragments step
[09/12 09:11:40     81s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Approximately balancing fragments step
[09/12 09:11:40     81s]   Clock DAG stats after Approximately balancing fragments:
[09/12 09:11:40     81s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]     wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]   Clock DAG net violations after Approximately balancing fragments: none
[09/12 09:11:40     81s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[09/12 09:11:40     81s]     Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]     Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[09/12 09:11:40     81s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]   Primary reporting skew group after Approximately balancing fragments:
[09/12 09:11:40     81s]     skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]   Skew group summary after Approximately balancing fragments:
[09/12 09:11:40     81s]     skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]   Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]   Improving fragments clock skew...
[09/12 09:11:40     81s]     Clock DAG stats after 'Improving fragments clock skew':
[09/12 09:11:40     81s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     81s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     81s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     81s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     81s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     81s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     81s]     Clock DAG net violations after 'Improving fragments clock skew': none
[09/12 09:11:40     81s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[09/12 09:11:40     81s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     81s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     81s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[09/12 09:11:40     81s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     81s]     Primary reporting skew group after 'Improving fragments clock skew':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Skew group summary after 'Improving fragments clock skew':
[09/12 09:11:40     81s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     81s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     81s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     81s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     81s] UM:                                                                   Improving fragments clock skew
[09/12 09:11:40     81s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Improving fragments clock skew
[09/12 09:11:40     82s]   Approximately balancing step...
[09/12 09:11:40     82s]     Resolve constraints - Approximately balancing...
[09/12 09:11:40     82s]     Resolving skew group constraints...
[09/12 09:11:40     82s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/12 09:11:40     82s]     Resolving skew group constraints done.
[09/12 09:11:40     82s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Resolve constraints - Approximately balancing
[09/12 09:11:40     82s]     Approximately balancing...
[09/12 09:11:40     82s]       Approximately balancing, wire and cell delays...
[09/12 09:11:40     82s]       Approximately balancing, wire and cell delays, iteration 1...
[09/12 09:11:40     82s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[09/12 09:11:40     82s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     82s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     82s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     82s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     82s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     82s]           wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     82s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[09/12 09:11:40     82s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[09/12 09:11:40     82s]           Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     82s]           Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     82s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[09/12 09:11:40     82s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     82s]       Approximately balancing, wire and cell delays, iteration 1 done.
[09/12 09:11:40     82s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Approximately balancing, wire and cell delays
[09/12 09:11:40     82s]     Approximately balancing done.
[09/12 09:11:40     82s]     Clock DAG stats after 'Approximately balancing step':
[09/12 09:11:40     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     82s]     Clock DAG net violations after 'Approximately balancing step': none
[09/12 09:11:40     82s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[09/12 09:11:40     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     82s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[09/12 09:11:40     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     82s]     Primary reporting skew group after 'Approximately balancing step':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Skew group summary after 'Approximately balancing step':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Approximately balancing step
[09/12 09:11:40     82s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Approximately balancing step
[09/12 09:11:40     82s]   Fixing clock tree overload...
[09/12 09:11:40     82s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:40     82s]     Clock DAG stats after 'Fixing clock tree overload':
[09/12 09:11:40     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     82s]     Clock DAG net violations after 'Fixing clock tree overload': none
[09/12 09:11:40     82s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[09/12 09:11:40     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     82s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[09/12 09:11:40     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     82s]     Primary reporting skew group after 'Fixing clock tree overload':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Skew group summary after 'Fixing clock tree overload':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Fixing clock tree overload
[09/12 09:11:40     82s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Fixing clock tree overload
[09/12 09:11:40     82s]   Approximately balancing paths...
[09/12 09:11:40     82s]     Added 0 buffers.
[09/12 09:11:40     82s]     Clock DAG stats after 'Approximately balancing paths':
[09/12 09:11:40     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:40     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:40     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:40     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:40     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:40     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:40     82s]     Clock DAG net violations after 'Approximately balancing paths': none
[09/12 09:11:40     82s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[09/12 09:11:40     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:40     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:40     82s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[09/12 09:11:40     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:40     82s]     Primary reporting skew group after 'Approximately balancing paths':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Skew group summary after 'Approximately balancing paths':
[09/12 09:11:40     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.536 gs=0.017)
[09/12 09:11:40     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:40     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Approximately balancing paths
[09/12 09:11:40     82s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:40     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:40     82s] UM:                                                                   Approximately balancing paths
[09/12 09:11:40     82s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Stage::Balancing
[09/12 09:11:41     82s]   Stage::Polishing...
[09/12 09:11:41     82s]   Resynthesising clock tree into netlist...
[09/12 09:11:41     82s]     Reset timing graph...
[09/12 09:11:41     82s] Ignoring AAE DB Resetting ...
[09/12 09:11:41     82s]     Reset timing graph done.
[09/12 09:11:41     82s]   Resynthesising clock tree into netlist done.
[09/12 09:11:41     82s]   Updating congestion map to accurately time the clock tree...
[09/12 09:11:41     82s]     Routing unrouted datapath nets connected to clock instances...
[09/12 09:11:41     82s]       Routed 269 unrouted datapath nets connected to clock instances
[09/12 09:11:41     82s]     Routing unrouted datapath nets connected to clock instances done.
[09/12 09:11:41     82s]     Leaving CCOpt scope - extractRC...
[09/12 09:11:41     82s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[09/12 09:11:41     82s] Extraction called for design 'mtm_Alu' of instances=1606 and nets=2536 using extraction engine 'preRoute' .
[09/12 09:11:41     82s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:41     82s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:41     82s] RCMode: PreRoute
[09/12 09:11:41     82s]       RC Corner Indexes            0       1   
[09/12 09:11:41     82s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:41     82s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Shrink Factor                : 1.00000
[09/12 09:11:41     82s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:41     82s] Using Quantus QRC technology file ...
[09/12 09:11:41     82s] Updating RC grid for preRoute extraction ...
[09/12 09:11:41     82s] Initializing multi-corner resistance tables ...
[09/12 09:11:41     82s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 997.898M)
[09/12 09:11:41     82s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[09/12 09:11:41     82s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Leaving CCOpt scope - extractRC
[09/12 09:11:41     82s]   Updating congestion map to accurately time the clock tree done.
[09/12 09:11:41     82s]   Disconnecting clock tree from netlist...
[09/12 09:11:41     82s]   Disconnecting clock tree from netlist done.
[09/12 09:11:41     82s] End AAE Lib Interpolated Model. (MEM=997.898 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:41     82s]   Clock DAG stats After congestion update:
[09/12 09:11:41     82s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:41     82s]     wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:41     82s]   Clock DAG net violations After congestion update: none
[09/12 09:11:41     82s]   Clock DAG primary half-corner transition distribution After congestion update:
[09/12 09:11:41     82s]     Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]     Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:41     82s]   Clock DAG library cell distribution After congestion update {count}:
[09/12 09:11:41     82s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]   Primary reporting skew group After congestion update:
[09/12 09:11:41     82s]     skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]   Skew group summary After congestion update:
[09/12 09:11:41     82s]     skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]   Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:41     82s]   Merging balancing drivers for power...
[09/12 09:11:41     82s]     Tried: 12 Succeeded: 0
[09/12 09:11:41     82s]     Clock DAG stats after 'Merging balancing drivers for power':
[09/12 09:11:41     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:41     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:41     82s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[09/12 09:11:41     82s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[09/12 09:11:41     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:41     82s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[09/12 09:11:41     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]     Primary reporting skew group after 'Merging balancing drivers for power':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Skew group summary after 'Merging balancing drivers for power':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:41     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Merging balancing drivers for power
[09/12 09:11:41     82s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Merging balancing drivers for power
[09/12 09:11:41     82s]   Improving clock skew...
[09/12 09:11:41     82s]     Clock DAG stats after 'Improving clock skew':
[09/12 09:11:41     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:41     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:41     82s]     Clock DAG net violations after 'Improving clock skew': none
[09/12 09:11:41     82s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[09/12 09:11:41     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:41     82s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[09/12 09:11:41     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]     Primary reporting skew group after 'Improving clock skew':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Skew group summary after 'Improving clock skew':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:41     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Improving clock skew
[09/12 09:11:41     82s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Improving clock skew
[09/12 09:11:41     82s]   Reducing clock tree power 3...
[09/12 09:11:41     82s]     Initial gate capacitance is (rise=1.340pF fall=1.345pF).
[09/12 09:11:41     82s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:41     82s]     Clock DAG stats after 'Reducing clock tree power 3':
[09/12 09:11:41     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:41     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:41     82s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[09/12 09:11:41     82s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[09/12 09:11:41     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:41     82s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[09/12 09:11:41     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]     Primary reporting skew group after 'Reducing clock tree power 3':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Skew group summary after 'Reducing clock tree power 3':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:41     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Reducing clock tree power 3
[09/12 09:11:41     82s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Reducing clock tree power 3
[09/12 09:11:41     82s]   Improving insertion delay...
[09/12 09:11:41     82s]     Clock DAG stats after 'Improving insertion delay':
[09/12 09:11:41     82s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.470pF, total=0.552pF
[09/12 09:11:41     82s]       wire lengths     : top=0.000um, trunk=659.240um, leaf=3676.120um, total=4335.360um
[09/12 09:11:41     82s]     Clock DAG net violations after 'Improving insertion delay': none
[09/12 09:11:41     82s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[09/12 09:11:41     82s]       Trunk : target=0.300ns count=2 avg=0.227ns sd=0.038ns min=0.200ns max=0.254ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]       Leaf  : target=0.300ns count=9 avg=0.268ns sd=0.009ns min=0.251ns max=0.279ns {9 <= 0.300ns}
[09/12 09:11:41     82s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[09/12 09:11:41     82s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]     Primary reporting skew group after 'Improving insertion delay':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Skew group summary after 'Improving insertion delay':
[09/12 09:11:41     82s]       skew_group clk/standard_cm: insertion delay [min=0.524, max=0.548, avg=0.541, sd=0.005], skew [0.024 vs 0.202], 100% {0.524, 0.548} (wid=0.023 ws=0.018) (gid=0.535 gs=0.017)
[09/12 09:11:41     82s]     Clock network insertion delays are now [0.524ns, 0.548ns] average 0.541ns std.dev 0.005ns
[09/12 09:11:41     82s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Improving insertion delay
[09/12 09:11:41     82s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Improving insertion delay
[09/12 09:11:41     82s]   Total capacitance is (rise=1.892pF fall=1.897pF), of which (rise=0.552pF fall=0.552pF) is wire, and (rise=1.340pF fall=1.345pF) is gate.
[09/12 09:11:41     82s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Stage::Polishing
[09/12 09:11:41     82s]   Stage::Updating netlist...
[09/12 09:11:41     82s]   Reset timing graph...
[09/12 09:11:41     82s] Ignoring AAE DB Resetting ...
[09/12 09:11:41     82s]   Reset timing graph done.
[09/12 09:11:41     82s]   Setting non-default rules before calling refine place.
[09/12 09:11:41     82s]   Leaving CCOpt scope - ClockRefiner...
[09/12 09:11:41     82s]   Performing Clock Only Refine Place.
[09/12 09:11:41     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.1M
[09/12 09:11:41     82s] #spOpts: N=180 
[09/12 09:11:41     82s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:       Starting CMU at level 4, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1055.1M
[09/12 09:11:41     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.1MB).
[09/12 09:11:41     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF: Starting RefinePlace at level 1, MEM:1055.1M
[09/12 09:11:41     82s] *** Starting place_detail (0:01:23 mem=1055.1M) ***
[09/12 09:11:41     82s] Total net bbox length = 6.351e+04 (3.074e+04 3.277e+04) (ext = 3.487e+02)
[09/12 09:11:41     82s] Info: 10 insts are soft-fixed.
[09/12 09:11:41     82s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:41     82s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:41     82s] Starting refinePlace ...
[09/12 09:11:41     82s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:41     82s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.1MB
[09/12 09:11:41     82s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:41     82s]   maximum (X+Y) =         0.00 um
[09/12 09:11:41     82s]   mean    (X+Y) =         0.00 um
[09/12 09:11:41     82s] Total instances moved : 0
[09/12 09:11:41     82s] Summary Report:
[09/12 09:11:41     82s] Instances move: 0 (out of 1606 movable)
[09/12 09:11:41     82s] Instances flipped: 0
[09/12 09:11:41     82s] Mean displacement: 0.00 um
[09/12 09:11:41     82s] Max displacement: 0.00 um 
[09/12 09:11:41     82s] Total net bbox length = 6.351e+04 (3.074e+04 3.277e+04) (ext = 3.487e+02)
[09/12 09:11:41     82s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1055.1MB) @(0:01:23 - 0:01:23).
[09/12 09:11:41     82s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1055.1MB
[09/12 09:11:41     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:1055.1M
[09/12 09:11:41     82s] *** Finished place_detail (0:01:23 mem=1055.1M) ***
[09/12 09:11:41     82s] Moved 0 and flipped 0 of 10 clock instances (excluding sinks) during refinement
[09/12 09:11:41     82s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[09/12 09:11:41     82s] Moved 0 and flipped 0 of 269 clock sinks during refinement.
[09/12 09:11:41     82s]   Moved 0 and flipped 0 of 279 clock instance(s) during refinement.
[09/12 09:11:41     82s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[09/12 09:11:41     82s]   The largest move was 0 microns for .
[09/12 09:11:41     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.1M
[09/12 09:11:41     82s] #spOpts: N=180 
[09/12 09:11:41     82s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:       Starting CMU at level 4, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1055.1M
[09/12 09:11:41     82s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1055.1M
[09/12 09:11:41     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1055.1MB).
[09/12 09:11:41     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1055.1M
[09/12 09:11:41     82s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[09/12 09:11:41     82s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Stage::Updating netlist
[09/12 09:11:41     82s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   CCOpt::Phase::Implementation
[09/12 09:11:41     82s]   CCOpt::Phase::eGRPC...
[09/12 09:11:41     82s]   Eagl Post Conditioning loop iteration 0...
[09/12 09:11:41     82s]     Clock implementation routing...
[09/12 09:11:41     82s]       Leaving CCOpt scope - Routing Tools...
[09/12 09:11:41     82s] Net route status summary:
[09/12 09:11:41     82s]   Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:41     82s]   Non-clock:  2525 (unrouted=866, trialRouted=1659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:41     82s]       Routing using eGR only...
[09/12 09:11:41     82s]         Early Global Route - eGR only step...
[09/12 09:11:41     82s] (ccopt eGR): There are 11 nets for routing of which 11 have one or more fixed wires.
[09/12 09:11:41     82s] (ccopt eGR): Start to route 2 trunk nets
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:41     82s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:11:41     82s] [PSP]     Initial Peak syMemory usage = 1055.1 MB
[09/12 09:11:41     82s] (I)       Reading DB...
[09/12 09:11:41     82s] (I)       before initializing RouteDB syMemory usage = 1055.1 MB
[09/12 09:11:41     82s] (I)       congestionReportName   : 
[09/12 09:11:41     82s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:41     82s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:41     82s] (I)       doTrackAssignment      : 1
[09/12 09:11:41     82s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:41     82s] (I)       numThreads             : 1
[09/12 09:11:41     82s] (I)       bufferingAwareRouting  : false
[09/12 09:11:41     82s] (I)       honorPin               : false
[09/12 09:11:41     82s] (I)       honorPinGuide          : true
[09/12 09:11:41     82s] (I)       honorPartition         : false
[09/12 09:11:41     82s] (I)       allowPartitionCrossover: false
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntry       : true
[09/12 09:11:41     82s] (I)       honorSingleEntryStrong : true
[09/12 09:11:41     82s] (I)       handleViaSpacingRule   : false
[09/12 09:11:41     82s] (I)       handleEolSpacingRule   : true
[09/12 09:11:41     82s] (I)       PDConstraint           : none
[09/12 09:11:41     82s] (I)       expBetterNDRHandling   : true
[09/12 09:11:41     82s] (I)       routingEffortLevel     : 10000
[09/12 09:11:41     82s] (I)       effortLevel            : standard
[09/12 09:11:41     82s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:41     82s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:41     82s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:41     82s] (I)       numRowsPerGCell        : 1
[09/12 09:11:41     82s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:41     82s] (I)       multiThreadingTA       : 1
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:41     82s] [NR-eGR] maxRouteLayer          : 3
blkAwareLayerSwitching : 1
[09/12 09:11:41     82s] (I)       optimizationMode       : false
[09/12 09:11:41     82s] (I)       routeSecondPG          : false
[09/12 09:11:41     82s] (I)       scenicRatioForLayerRelax: 1.25
[09/12 09:11:41     82s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:41     82s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:41     82s] (I)       scenicBound            : 3.00
[09/12 09:11:41     82s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:41     82s] (I)       source-to-sink ratio   : 0.30
[09/12 09:11:41     82s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:41     82s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:41     82s] (I)       layerCongestionRatio   : 1.00
[09/12 09:11:41     82s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:41     82s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:41     82s] (I)       localRouteEffort       : 1.00
[09/12 09:11:41     82s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:41     82s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:41     82s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:41     82s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:41     82s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:41     82s] (I)       routeVias              : 
[09/12 09:11:41     82s] (I)       readTROption           : true
[09/12 09:11:41     82s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:41     82s] (I)       routeSelectedNetsOnly  : true
[09/12 09:11:41     82s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:41     82s] (I)       extraDemandForClocks   : 0
[09/12 09:11:41     82s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:41     82s] (I)       steinerRemoveLayers    : false
[09/12 09:11:41     82s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:41     82s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:41     82s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:41     82s] (I)       spanningTreeRefinement : true
[09/12 09:11:41     82s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:41     82s] (I)       starting read tracks
[09/12 09:11:41     82s] (I)       build grid graph
[09/12 09:11:41     82s] (I)       build grid graph start
[09/12 09:11:41     82s] (I)       build grid graph end
[09/12 09:11:41     82s] (I)       numViaLayers=6
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:41     82s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:41     82s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:41     82s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:41     82s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:41     82s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:41     82s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:41     82s] (I)       end build via table
[09/12 09:11:41     82s] [NR-eGR] numRoutingBlks=0 numInstBlks=3173 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:41     82s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:41     82s] (I)       readDataFromPlaceDB
[09/12 09:11:41     82s] (I)       Read net information..
[09/12 09:11:41     82s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       read default dcut vias
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] Read numTotalNets=1670  numIgnoredNets=1668
Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:41     82s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:41     82s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:41     82s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:41     82s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:41     82s] (I)       build grid graph start
[09/12 09:11:41     82s] (I)       build grid graph end
[09/12 09:11:41     82s] (I)       Model blockage into capacity
[09/12 09:11:41     82s] (I)       Read numBlocks=5578  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:41     82s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:41     82s] (I)       blocked area on Layer2 : 38189032800  (31.86%)
[09/12 09:11:41     82s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:41     82s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       Moved 11 terms for better access 
[09/12 09:11:41     82s] (I)       Number of ignored nets = 0
[09/12 09:11:41     82s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:11:41     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:41     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1055.1 MB
[09/12 09:11:41     82s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
[09/12 09:11:41     82s] (I)       Ndr track 0 does not exist
[09/12 09:11:41     82s] (I)       Ndr track 0 does not exist
[09/12 09:11:41     82s] (I)       Layer1  viaCost=200.00
[09/12 09:11:41     82s] (I)       Layer2  viaCost=300.00
[09/12 09:11:41     82s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:41     82s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:41     82s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:41     82s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:41     82s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:41     82s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:41     82s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:41     82s] (I)       grid                :    61    60     3
[09/12 09:11:41     82s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:41     82s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:41     82s] (I)       Default wire width  :   240   280   280
[09/12 09:11:41     82s] (I)       Default wire space  :   240   280   280
[09/12 09:11:41     82s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:41     82s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:41     82s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:41     82s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:41     82s] (I)       Num of masks        :     1     1     1
[09/12 09:11:41     82s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:41     82s] (I)       --------------------------------------------------------
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:41     82s] [NR-eGR] Rule id 0. Nets 2 
[09/12 09:11:41     82s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:11:41     82s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] (I)       NumFullyUsedTracks:[09/12 09:11:41     82s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:11:41     82s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:41     82s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1055.1 MB
[09/12 09:11:41     82s] [NR-eGR] ========================================
[09/12 09:11:41     82s] [NR-eGR] 
[09/12 09:11:41     82s] (I)       Loading and dumping file time : 0.02 seconds
[09/12 09:11:41     82s] (I)       ============= Initialization =============
[09/12 09:11:41     82s] (I)       totalPins=12  totalGlobalPin=12 (100.00%)
[09/12 09:11:41     82s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[09/12 09:11:41     82s] (I)       total 2D Cap : 52344 = (29223 H, 23121 V)
[09/12 09:11:41     82s] (I)       ============  Phase 1a Route ============
[09/12 09:11:41     82s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:41     82s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [2, 3]
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1b Route ============
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.508800e+02um
[09/12 09:11:41     82s] (I)       ============  Phase 1c Route ============
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1d Route ============
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1e Route ============
[09/12 09:11:41     82s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1f Route ============
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1g Route ============
[09/12 09:11:41     82s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.508800e+02um
[09/12 09:11:41     82s] [NR-eGR] 
[09/12 09:11:41     82s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:41     82s] [NR-eGR]                OverCon            
[09/12 09:11:41     82s] [NR-eGR]                 #Gcell     %Gcell
[09/12 09:11:41     82s] [NR-eGR] Layer              (0)    OverCon 
[09/12 09:11:41     82s] [NR-eGR] ------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] ------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] 
[09/12 09:11:41     82s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/12 09:11:41     82s] (I)       total 2D Cap : 53861 = (29535 H, 24326 V)
[09/12 09:11:41     82s] (I)       ============= track Assignment ============
[09/12 09:11:41     82s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 09:11:41     82s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 09:11:41     82s] (I)       extract Global 3D Wires
[09/12 09:11:41     82s] (I)       Extract Global WL : time=0.00
[09/12 09:11:41     82s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:41     82s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:41     82s] (I)       Run single-thread track assignment
[09/12 09:11:41     82s] (I)       merging nets...
[09/12 09:11:41     82s] (I)       merging nets done
[09/12 09:11:41     82s] (I)       Kernel real time=0.00 seconds
[09/12 09:11:41     82s] (I)       End Greedy Track Assignment
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5172
[09/12 09:11:41     82s] [NR-eGR] Layer2(ME2)(V) length: 3.973111e+04um, number of vias: 9908
[09/12 09:11:41     82s] [NR-eGR] Layer3(ME3)(H) length: 3.865456e+04um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Total length: 7.838567e+04um, number of vias: 15080
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total clock nets wire length: 6.674200e+02um 
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Report for selected net(s) only.
[09/12 09:11:41     82s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Layer2(ME2)(V) length: 2.878200e+02um, number of vias: 25
[09/12 09:11:41     82s] [NR-eGR] Layer3(ME3)(H) length: 3.796000e+02um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Total length: 6.674200e+02um, number of vias: 25
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total routed clock nets wire length: 6.674200e+02um, number of vias: 25
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] End Peak syMemory usage = 994.8 MB
[09/12 09:11:41     82s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:11:41     82s] (ccopt eGR): Start to route 9 leaf nets
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:41     82s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:41     82s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:11:41     82s] [NR-eGR] Initial Peak syMemory usage = 994.8 MB
[09/12 09:11:41     82s] (I)       Reading DB...
[09/12 09:11:41     82s] (I)       before initializing RouteDB syMemory usage = 994.8 MB
[09/12 09:11:41     82s] (I)       congestionReportName   : 
[09/12 09:11:41     82s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:41     82s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:41     82s] (I)       doTrackAssignment      : 1
[09/12 09:11:41     82s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:41     82s] (I)       numThreads             : 1
[09/12 09:11:41     82s] (I)       bufferingAwareRouting  : false
[09/12 09:11:41     82s] (I)       honorPin               : false
[09/12 09:11:41     82s] (I)       honorPinGuide          : true
[09/12 09:11:41     82s] (I)       honorPartition         : false
[09/12 09:11:41     82s] (I)       allowPartitionCrossover: false
[09/12 09:11:41     82s] (I)       honorSingleEntry       : true
[09/12 09:11:41     82s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:11:41     82s] (I)       honorSingleEntryStrong : true
[09/12 09:11:41     82s] (I)       handleViaSpacingRule   : false
[09/12 09:11:41     82s] (I)       handleEolSpacingRule   : true
[09/12 09:11:41     82s] (I)       PDConstraint           : none
[09/12 09:11:41     82s] (I)       expBetterNDRHandling   : true
[09/12 09:11:41     82s] (I)       routingEffortLevel     : 10000
[09/12 09:11:41     82s] (I)       effortLevel            : standard
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] honorClockSpecNDR      : 0
relaxedTopLayerCeiling : 127
[09/12 09:11:41     82s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:41     82s] (I)       numRowsPerGCell        : 1
[09/12 09:11:41     82s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:41     82s] (I)       multiThreadingTA       : 1
[09/12 09:11:41     82s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:41     82s] (I)       optimizationMode       : false
[09/12 09:11:41     82s] (I)       routeSecondPG          : false
[09/12 09:11:41     82s] (I)       scenicRatioForLayerRelax: 1.25
[09/12 09:11:41     82s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:41     82s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:41     82s] [NR-eGR] maxRouteLayer          : 3
scenicBound            : 3.00
[09/12 09:11:41     82s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:41     82s] (I)       source-to-sink ratio   : 0.30
[09/12 09:11:41     82s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:41     82s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:41     82s] (I)       layerCongestionRatio   : 1.00
[09/12 09:11:41     82s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:41     82s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:41     82s] (I)       localRouteEffort       : 1.00
[09/12 09:11:41     82s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:41     82s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:41     82s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:41     82s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:41     82s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:41     82s] (I)       routeVias              : 
[09/12 09:11:41     82s] (I)       readTROption           : true
[09/12 09:11:41     82s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:41     82s] (I)       routeSelectedNetsOnly  : true
[09/12 09:11:41     82s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:41     82s] (I)       extraDemandForClocks   : 0
[09/12 09:11:41     82s] (I)       steinerRemoveLayers    : false
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] numTracksPerClockWire  : 0
demoteLayerScenicScale : 1.00
[09/12 09:11:41     82s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:41     82s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:41     82s] (I)       spanningTreeRefinement : true
[09/12 09:11:41     82s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:41     82s] (I)       starting read tracks
[09/12 09:11:41     82s] (I)       build grid graph
[09/12 09:11:41     82s] (I)       build grid graph start
[09/12 09:11:41     82s] (I)       build grid graph end
[09/12 09:11:41     82s] (I)       numViaLayers=6
[09/12 09:11:41     82s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:41     82s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:41     82s] [NR-eGR] Layer3 has single uniform track structure
[09/12 09:11:41     82s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:11:41     82s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:41     82s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:41     82s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:41     82s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:41     82s] (I)       end build via table
[09/12 09:11:41     82s] [NR-eGR] numRoutingBlks=0 numInstBlks=3173 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:41     82s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 58
[09/12 09:11:41     82s] (I)       readDataFromPlaceDB
[09/12 09:11:41     82s] (I)       Read net information..
[09/12 09:11:41     82s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       read default dcut vias
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] Read numTotalNets=1670  numIgnoredNets=1661
Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:41     82s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:41     82s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:41     82s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:41     82s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:41     82s] (I)       build grid graph start
[09/12 09:11:41     82s] (I)       build grid graph end
[09/12 09:11:41     82s] (I)       Model blockage into capacity
[09/12 09:11:41     82s] (I)       Read numBlocks=5578  numPreroutedWires=58  numCapScreens=0
[09/12 09:11:41     82s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:41     82s] (I)       blocked area on Layer2 : 38189032800  (31.86%)
[09/12 09:11:41     82s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:41     82s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       Moved 278 terms for better access 
[09/12 09:11:41     82s] (I)       Number of ignored nets = 2
[09/12 09:11:41     82s] (I)       Number of fixed nets = 2.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:11:41     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:41     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:41     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:41     82s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
[09/12 09:11:41     82s] (I)       Ndr track 0 does not exist
[09/12 09:11:41     82s] (I)       Ndr track 0 does not exist
[09/12 09:11:41     82s] (I)       Layer1  viaCost=200.00
[09/12 09:11:41     82s] (I)       Layer2  viaCost=300.00
[09/12 09:11:41     82s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:41     82s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:41     82s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:41     82s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:41     82s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:41     82s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:41     82s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:41     82s] (I)       grid                :    61    60     3
[09/12 09:11:41     82s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:41     82s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:41     82s] (I)       Default wire width  :   240   280   280
[09/12 09:11:41     82s] (I)       Default wire space  :   240   280   280
[09/12 09:11:41     82s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:41     82s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:41     82s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:41     82s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:41     82s] (I)       Num of masks        :     1     1     1
[09/12 09:11:41     82s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:41     82s] (I)       --------------------------------------------------------
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[09/12 09:11:41     82s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:41     82s] [NR-eGR] Rule id 0. Nets 9 
[09/12 09:11:41     82s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:11:41     82s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[09/12 09:11:41     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:11:41     82s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:41     82s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:41     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:41     82s] (I)       [09/12 09:11:41     82s] [NR-eGR] ========================================
[09/12 09:11:41     82s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:41     82s] (I)       Loading and dumping file time : 0.02 seconds
[09/12 09:11:41     82s] (I)       ============= Initialization =============
[09/12 09:11:41     82s] (I)       totalPins=278  totalGlobalPin=278 (100.00%)
[09/12 09:11:41     82s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[09/12 09:11:41     82s] (I)       total 2D Cap : 52344 = (29223 H, 23121 V)
[09/12 09:11:41     82s] (I)       ============  Phase 1a Route ============
[09/12 09:11:41     82s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [2, 3]
[09/12 09:11:41     82s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:41     82s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/12 09:11:41     82s] (I)       Usage: 648 = (289 H, 359 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.068e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1b Route ============
[09/12 09:11:41     82s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 647 = (289 H, 358 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.062e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 3.726720e+03um
[09/12 09:11:41     82s] (I)       ============  Phase 1c Route ============
[09/12 09:11:41     82s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:41     82s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 647 = (289 H, 358 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.062e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1d Route ============
[09/12 09:11:41     82s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1e Route ============
[09/12 09:11:41     82s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1f Route ============
[09/12 09:11:41     82s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.761280e+03um
[09/12 09:11:41     82s] [NR-eGR] 
[09/12 09:11:41     82s] (I)       Phase 1f runs 0.00 seconds
[09/12 09:11:41     82s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       ============  Phase 1g Route ============
[09/12 09:11:41     82s] (I)       Usage: 649 = (293 H, 356 V) = (1.00% H, 1.54% V) = (1.688e+03um H, 2.051e+03um V)
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:41     82s] (I)       
[09/12 09:11:41     82s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:41     82s] [NR-eGR]                OverCon            
[09/12 09:11:41     82s] [NR-eGR]                 #Gcell     %Gcell
[09/12 09:11:41     82s] [NR-eGR] Layer              (0)    OverCon 
[09/12 09:11:41     82s] [NR-eGR] ------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] ------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[09/12 09:11:41     82s] [NR-eGR] 
[09/12 09:11:41     82s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/12 09:11:41     82s] (I)       total 2D Cap : 53861 = (29535 H, 24326 V)
[09/12 09:11:41     82s] (I)       ============= track Assignment ============
[09/12 09:11:41     82s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 09:11:41     82s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 09:11:41     82s] (I)       extract Global 3D Wires
[09/12 09:11:41     82s] (I)       Extract Global WL : time=0.00
[09/12 09:11:41     82s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:41     82s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:41     82s] (I)       Run single-thread track assignment
[09/12 09:11:41     82s] (I)       merging nets...
[09/12 09:11:41     82s] (I)       merging nets done
[09/12 09:11:41     82s] (I)       Kernel real time=0.00 seconds
[09/12 09:11:41     82s] (I)       End Greedy Track Assignment
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5172
[09/12 09:11:41     82s] [NR-eGR] Layer2(ME2)(V) length: 4.192364e+04um, number of vias: 10423
[09/12 09:11:41     82s] [NR-eGR] Layer3(ME3)(H) length: 4.047216e+04um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Total length: 8.239580e+04um, number of vias: 15595
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total clock nets wire length: 4.010130e+03um 
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Report for selected net(s) only.
[09/12 09:11:41     82s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Layer2(ME2)(V) length: 2.192530e+03um, number of vias: 515
[09/12 09:11:41     82s] [NR-eGR] Layer3(ME3)(H) length: 1.817600e+03um, number of vias: 0
[09/12 09:11:41     82s] [NR-eGR] Total length: 4.010130e+03um, number of vias: 515
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] Total routed clock nets wire length: 4.010130e+03um, number of vias: 515
[09/12 09:11:41     82s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:41     82s] [NR-eGR] End Peak syMemory usage = 994.8 MB
[09/12 09:11:41     82s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:11:41     82s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Early Global Route - eGR only step
[09/12 09:11:41     82s] Set FIXED routing status on 11 net(s)
[09/12 09:11:41     82s]       Routing using eGR only done.
[09/12 09:11:41     82s] Net route status summary:
[09/12 09:11:41     82s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:41     82s]   Non-clock:  2525 (unrouted=866, trialRouted=1659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] CCOPT: Done with clock implementation routing.
[09/12 09:11:41     82s] 
[09/12 09:11:41     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:994.8M
[09/12 09:11:41     82s] #spOpts: N=180 
[09/12 09:11:41     82s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:994.8M
[09/12 09:11:41     82s] Core basic site is CoreSite
[09/12 09:11:41     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:41     82s] Mark StBox On SiteArr starts
[09/12 09:11:41     82s] Mark StBox On SiteArr ends
[09/12 09:11:41     82s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.002, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:       Starting CMU at level 4, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.004, MEM:994.8M
[09/12 09:11:41     82s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.004, MEM:994.8M
[09/12 09:11:41     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=994.8MB).
[09/12 09:11:41     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:994.8M
[09/12 09:11:41     82s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.3)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[09/12 09:11:41     82s]     Clock implementation routing done.
[09/12 09:11:41     82s]     Leaving CCOpt scope - extractRC...
[09/12 09:11:41     82s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[09/12 09:11:41     82s] Extraction called for design 'mtm_Alu' of instances=1606 and nets=2536 using extraction engine 'preRoute' .
[09/12 09:11:41     82s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:41     82s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:41     82s] RCMode: PreRoute
[09/12 09:11:41     82s]       RC Corner Indexes            0       1   
[09/12 09:11:41     82s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:41     82s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:41     82s] Shrink Factor                : 1.00000
[09/12 09:11:41     82s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:41     82s] Using Quantus QRC technology file ...
[09/12 09:11:41     82s] Updating RC grid for preRoute extraction ...
[09/12 09:11:41     82s] Initializing multi-corner resistance tables ...
[09/12 09:11:41     82s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 994.844M)
[09/12 09:11:41     82s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[09/12 09:11:41     82s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Leaving CCOpt scope - extractRC
[09/12 09:11:41     82s]     Calling post conditioning for eGRPC...
[09/12 09:11:41     82s]       eGRPC...
[09/12 09:11:41     82s]         eGRPC active optimizations:
[09/12 09:11:41     82s]          - Move Down
[09/12 09:11:41     82s]          - Downsizing before DRV sizing
[09/12 09:11:41     82s]          - DRV fixing with cell sizing
[09/12 09:11:41     82s]          - Move to fanout
[09/12 09:11:41     82s]          - Cloning
[09/12 09:11:41     82s]         
[09/12 09:11:41     82s]         Currently running CTS, using active skew data
[09/12 09:11:41     82s]         Reset bufferability constraints...
[09/12 09:11:41     82s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[09/12 09:11:41     82s] End AAE Lib Interpolated Model. (MEM=994.844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:41     82s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]         Clock DAG stats eGRPC initial state:
[09/12 09:11:41     82s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]           wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.545pF, total=0.629pF
[09/12 09:11:41     82s]           wire lengths     : top=0.000um, trunk=667.420um, leaf=4010.130um, total=4677.550um
[09/12 09:11:41     82s]         Clock DAG net violations eGRPC initial state: none
[09/12 09:11:41     82s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[09/12 09:11:41     82s]           Trunk : target=0.300ns count=2 avg=0.229ns sd=0.041ns min=0.200ns max=0.258ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]           Leaf  : target=0.300ns count=9 avg=0.277ns sd=0.012ns min=0.257ns max=0.290ns {9 <= 0.300ns}
[09/12 09:11:41     82s]         Clock DAG library cell distribution eGRPC initial state {count}:
[09/12 09:11:41     82s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]         Primary reporting skew group eGRPC initial state:
[09/12 09:11:41     82s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.024 ws=0.019) (gid=0.542 gs=0.017)
[09/12 09:11:41     82s]         Skew group summary eGRPC initial state:
[09/12 09:11:41     82s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.024 ws=0.019) (gid=0.542 gs=0.017)
[09/12 09:11:41     82s]         Clock network insertion delays are now [0.530ns, 0.558ns] average 0.548ns std.dev 0.006ns
[09/12 09:11:41     82s]         Moving buffers...
[09/12 09:11:41     82s]         Violation analysis...
[09/12 09:11:41     82s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[09/12 09:11:41     82s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Violation analysis
[09/12 09:11:41     82s]         Clock DAG stats eGRPC after moving buffers:
[09/12 09:11:41     82s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]           wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.545pF, total=0.629pF
[09/12 09:11:41     82s]           wire lengths     : top=0.000um, trunk=667.420um, leaf=4010.130um, total=4677.550um
[09/12 09:11:41     82s]         Clock DAG net violations eGRPC after moving buffers: none
[09/12 09:11:41     82s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[09/12 09:11:41     82s]           Trunk : target=0.300ns count=2 avg=0.229ns sd=0.041ns min=0.200ns max=0.258ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]           Leaf  : target=0.300ns count=9 avg=0.277ns sd=0.012ns min=0.257ns max=0.290ns {9 <= 0.300ns}
[09/12 09:11:41     82s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[09/12 09:11:41     82s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     82s]         Primary reporting skew group eGRPC after moving buffers:
[09/12 09:11:41     82s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.024 ws=0.019) (gid=0.542 gs=0.017)
[09/12 09:11:41     82s]         Skew group summary eGRPC after moving buffers:
[09/12 09:11:41     82s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.024 ws=0.019) (gid=0.542 gs=0.017)
[09/12 09:11:41     82s]         Clock network insertion delays are now [0.530ns, 0.558ns] average 0.548ns std.dev 0.006ns
[09/12 09:11:41     82s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Moving buffers
[09/12 09:11:41     82s]         Recomputing CTS skew targets...
[09/12 09:11:41     82s]         Resolving skew group constraints...
[09/12 09:11:41     82s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/12 09:11:41     82s]         Resolving skew group constraints done.
[09/12 09:11:41     82s]         Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]         Initial Pass of Downsizing Clock Tree Cells...
[09/12 09:11:41     82s]         Artificially removing long paths...
[09/12 09:11:41     82s]           Artificially shortened 51 long paths. The largest offset applied was 0.004ns
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           Skew Group Offsets:
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           ---------------------------------------------------------------------------------------------
[09/12 09:11:41     82s]           Skew Group         Num.     Num.       Offset        Max        Previous Max.    Current Max.
[09/12 09:11:41     82s]                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[09/12 09:11:41     82s]           ---------------------------------------------------------------------------------------------
[09/12 09:11:41     82s]           clk/standard_cm     269       51        18.959%      0.004ns       0.558ns         0.554ns
[09/12 09:11:41     82s]           ---------------------------------------------------------------------------------------------
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           Offsets Histogram:
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           -------------------------------
[09/12 09:11:41     82s]           From (ns)    To (ns)      Count
[09/12 09:11:41     82s]           -------------------------------
[09/12 09:11:41     82s]           below          0.000        2
[09/12 09:11:41     82s]             0.000      and above     49
[09/12 09:11:41     82s]           -------------------------------
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           
[09/12 09:11:41     82s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Artificially removing long paths
[09/12 09:11:41     82s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]         Modifying slew-target multiplier from 1 to 0.9
[09/12 09:11:41     82s]         Downsizing prefiltering...
[09/12 09:11:41     82s]         Downsizing prefiltering done.
[09/12 09:11:41     82s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:41     82s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 0
[09/12 09:11:41     82s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:11:41     82s]         Reverting slew-target multiplier from 0.9 to 1
[09/12 09:11:41     82s]         Reverting Artificially removing long paths...
[09/12 09:11:41     82s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[09/12 09:11:41     82s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     82s] UM:                                                                   Reverting Artificially removing long paths
[09/12 09:11:41     82s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     82s]         Clock DAG stats eGRPC after downsizing:
[09/12 09:11:41     82s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     82s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     82s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     82s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     82s]           wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.545pF, total=0.629pF
[09/12 09:11:41     82s]           wire lengths     : top=0.000um, trunk=667.420um, leaf=4010.130um, total=4677.550um
[09/12 09:11:41     82s]         Clock DAG net violations eGRPC after downsizing: none
[09/12 09:11:41     82s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[09/12 09:11:41     82s]           Trunk : target=0.300ns count=2 avg=0.229ns sd=0.041ns min=0.200ns max=0.258ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     82s]           Leaf  : target=0.300ns count=9 avg=0.277ns sd=0.012ns min=0.257ns max=0.290ns {9 <= 0.300ns}
[09/12 09:11:41     82s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[09/12 09:11:41     82s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     83s]         Primary reporting skew group eGRPC after downsizing:
[09/12 09:11:41     83s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:41     83s]         Skew group summary eGRPC after downsizing:
[09/12 09:11:41     83s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:41     83s]         Clock network insertion delays are now [0.530ns, 0.558ns] average 0.548ns std.dev 0.006ns
[09/12 09:11:41     83s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:41     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     83s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[09/12 09:11:41     83s]         Fixing DRVs...
[09/12 09:11:41     83s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:41     83s]         CCOpt-eGRPC: considered: 11, tested: 11, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:11:41     83s]         
[09/12 09:11:41     83s]         PRO Statistics: Fix DRVs (cell sizing):
[09/12 09:11:41     83s]         =======================================
[09/12 09:11:41     83s]         
[09/12 09:11:41     83s]         Cell changes by Net Type:
[09/12 09:11:41     83s]         
[09/12 09:11:41     83s]         ---------------------------------------------------------------------------------------------------------
[09/12 09:11:41     83s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:11:41     83s]         ---------------------------------------------------------------------------------------------------------
[09/12 09:11:41     83s]         top                0            0           0            0                    0                  0
[09/12 09:11:41     83s]         trunk              0            0           0            0                    0                  0
[09/12 09:11:41     83s]         leaf               0            0           0            0                    0                  0
[09/12 09:11:41     83s]         ---------------------------------------------------------------------------------------------------------
[09/12 09:11:41     83s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:11:41     83s]         ---------------------------------------------------------------------------------------------------------
[09/12 09:11:41     83s]         
[09/12 09:11:41     83s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:11:41     83s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:11:41     83s]         
[09/12 09:11:41     83s]         Clock DAG stats eGRPC after DRV fixing:
[09/12 09:11:41     83s]           cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:41     83s]           cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:41     83s]           cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:41     83s]           sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:41     83s]           wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.545pF, total=0.629pF
[09/12 09:11:41     83s]           wire lengths     : top=0.000um, trunk=667.420um, leaf=4010.130um, total=4677.550um
[09/12 09:11:41     83s]         Clock DAG net violations eGRPC after DRV fixing: none
[09/12 09:11:41     83s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[09/12 09:11:41     83s]           Trunk : target=0.300ns count=2 avg=0.229ns sd=0.041ns min=0.200ns max=0.258ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:41     83s]           Leaf  : target=0.300ns count=9 avg=0.277ns sd=0.012ns min=0.257ns max=0.290ns {9 <= 0.300ns}
[09/12 09:11:41     83s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[09/12 09:11:41     83s]            Bufs: UCL_BUF8_2: 10 
[09/12 09:11:41     83s]         Primary reporting skew group eGRPC after DRV fixing:
[09/12 09:11:41     83s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:41     83s]         Skew group summary eGRPC after DRV fixing:
[09/12 09:11:41     83s]           skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:41     83s]         Clock network insertion delays are now [0.530ns, 0.558ns] average 0.548ns std.dev 0.006ns
[09/12 09:11:41     83s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:41     83s] UM:                                                                   Fixing DRVs
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] Slew Diagnostics: After DRV fixing
[09/12 09:11:41     83s] ==================================
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] Global Causes:
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] -------------------------------------
[09/12 09:11:41     83s] Cause
[09/12 09:11:41     83s] -------------------------------------
[09/12 09:11:41     83s] DRV fixing with buffering is disabled
[09/12 09:11:41     83s] -------------------------------------
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] Top 5 overslews:
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] ---------------------------------
[09/12 09:11:41     83s] Overslew    Causes    Driving Pin
[09/12 09:11:41     83s] ---------------------------------
[09/12 09:11:41     83s]   (empty table)
[09/12 09:11:41     83s] ---------------------------------
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s] Cause    Occurences
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s]   (empty table)
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] Violation diagnostics counts from the 0 nodes that have violations:
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s] Cause    Occurences
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s]   (empty table)
[09/12 09:11:41     83s] -------------------
[09/12 09:11:41     83s] 
[09/12 09:11:41     83s]         Reconnecting optimized routes...
[09/12 09:11:41     83s]         Reset timing graph...
[09/12 09:11:41     83s] Ignoring AAE DB Resetting ...
[09/12 09:11:41     83s]         Reset timing graph done.
[09/12 09:11:41     83s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:41     83s]         Violation analysis...
[09/12 09:11:41     83s]         Analysising clock tree DRVs: [09/12 09:11:41     83s] End AAE Lib Interpolated Model. (MEM=1052.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
Analysising clock tree DRVs: Done
[09/12 09:11:41     83s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:42     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:42     83s] UM:                                                                   Violation analysis
[09/12 09:11:42     83s] Clock instances to consider for cloning: 0
[09/12 09:11:42     83s]         Reset timing graph...
[09/12 09:11:42     83s] Ignoring AAE DB Resetting ...
[09/12 09:11:42     83s]         Reset timing graph done.
[09/12 09:11:42     83s]         Set dirty flag on 0 insts, 0 nets
[09/12 09:11:42     83s]       eGRPC done.
[09/12 09:11:42     83s]     Calling post conditioning for eGRPC done.
[09/12 09:11:42     83s]   Eagl Post Conditioning loop iteration 0 done.
[09/12 09:11:42     83s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[09/12 09:11:42     83s]   Leaving CCOpt scope - ClockRefiner...
[09/12 09:11:42     83s]   Performing Single Pass Refine Place.
[09/12 09:11:42     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1052.1M
[09/12 09:11:42     83s] #spOpts: N=180 
[09/12 09:11:42     83s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:       Starting CMU at level 4, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:42     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB).
[09/12 09:11:42     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF: Starting RefinePlace at level 1, MEM:1052.1M
[09/12 09:11:42     83s] *** Starting place_detail (0:01:23 mem=1052.1M) ***
[09/12 09:11:42     83s] Total net bbox length = 6.351e+04 (3.074e+04 3.277e+04) (ext = 3.487e+02)
[09/12 09:11:42     83s] Info: 10 insts are soft-fixed.
[09/12 09:11:42     83s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:42     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:42     83s] Starting refinePlace ...
[09/12 09:11:42     83s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:11:42     83s] Density distribution unevenness ratio = 8.878%
[09/12 09:11:42     83s]   Spread Effort: high, standalone mode, useDDP on.
[09/12 09:11:42     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB) @(0:01:23 - 0:01:23).
[09/12 09:11:42     83s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:11:42     83s] wireLenOptFixPriorityInst 269 inst fixed
[09/12 09:11:42     83s] Move report: legalization moves 12 insts, mean move: 8.40 um, max move: 16.56 um
[09/12 09:11:42     83s] 	Max move on inst (u_mtm_Alu_serializer/g2742): (269.60, 158.72) --> (280.40, 164.48)
[09/12 09:11:42     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB) @(0:01:23 - 0:01:23).
[09/12 09:11:42     83s] Move report: Detail placement moves 12 insts, mean move: 8.40 um, max move: 16.56 um
[09/12 09:11:42     83s] 	Max move on inst (u_mtm_Alu_serializer/g2742): (269.60, 158.72) --> (280.40, 164.48)
[09/12 09:11:42     83s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1052.1MB
[09/12 09:11:42     83s] Statistics of distance of Instance movement in refine placement:
[09/12 09:11:42     83s]   maximum (X+Y) =        16.56 um
[09/12 09:11:42     83s]   inst (u_mtm_Alu_serializer/g2742) with max move: (269.6, 158.72) -> (280.4, 164.48)
[09/12 09:11:42     83s]   mean    (X+Y) =         8.40 um
[09/12 09:11:42     83s] Total instances moved : 12
[09/12 09:11:42     83s] Summary Report:
[09/12 09:11:42     83s] Instances move: 12 (out of 1606 movable)
[09/12 09:11:42     83s] Instances flipped: 0
[09/12 09:11:42     83s] Mean displacement: 8.40 um
[09/12 09:11:42     83s] Max displacement: 16.56 um (Instance: u_mtm_Alu_serializer/g2742) (269.6, 158.72) -> (280.4, 164.48)
[09/12 09:11:42     83s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: UCL_NAND2_WIDEN
[09/12 09:11:42     83s] Total net bbox length = 6.358e+04 (3.075e+04 3.282e+04) (ext = 3.487e+02)
[09/12 09:11:42     83s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB) @(0:01:23 - 0:01:23).
[09/12 09:11:42     83s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1052.1MB
[09/12 09:11:42     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.025, MEM:1052.1M
[09/12 09:11:42     83s] *** Finished place_detail (0:01:23 mem=1052.1M) ***
[09/12 09:11:42     83s] Moved 0 and flipped 0 of 10 clock instances (excluding sinks) during refinement
[09/12 09:11:42     83s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[09/12 09:11:42     83s] Moved 0 and flipped 0 of 269 clock sinks during refinement.
[09/12 09:11:42     83s]   Moved 0 and flipped 0 of 279 clock instance(s) during refinement.
[09/12 09:11:42     83s]   The largest move was 0 microns for .
[09/12 09:11:42     83s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[09/12 09:11:42     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1052.1M
[09/12 09:11:42     83s] #spOpts: N=180 
[09/12 09:11:42     83s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:       Starting CMU at level 4, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:42     83s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1052.1M
[09/12 09:11:42     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1052.1MB).
[09/12 09:11:42     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1052.1M
[09/12 09:11:42     83s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:11:42     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:42     83s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[09/12 09:11:42     83s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.7)
[09/12 09:11:42     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:42     83s] UM:                                                                   CCOpt::Phase::eGRPC
[09/12 09:11:42     83s]   CCOpt::Phase::Routing...
[09/12 09:11:42     83s]   Update timing and DAG stats before routing clock trees...
[09/12 09:11:42     83s] End AAE Lib Interpolated Model. (MEM=1052.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:42     83s]   Clock DAG stats before routing clock trees:
[09/12 09:11:42     83s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:42     83s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:42     83s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:42     83s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:42     83s]     wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.545pF, total=0.629pF
[09/12 09:11:42     83s]     wire lengths     : top=0.000um, trunk=667.420um, leaf=4010.130um, total=4677.550um
[09/12 09:11:42     83s]   Clock DAG net violations before routing clock trees: none
[09/12 09:11:42     83s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[09/12 09:11:42     83s]     Trunk : target=0.300ns count=2 avg=0.229ns sd=0.041ns min=0.200ns max=0.258ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:42     83s]     Leaf  : target=0.300ns count=9 avg=0.277ns sd=0.012ns min=0.257ns max=0.290ns {9 <= 0.300ns}
[09/12 09:11:42     83s]   Clock DAG library cell distribution before routing clock trees {count}:
[09/12 09:11:42     83s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:42     83s]   Primary reporting skew group before routing clock trees:
[09/12 09:11:42     83s]     skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:42     83s]   Skew group summary before routing clock trees:
[09/12 09:11:42     83s]     skew_group clk/standard_cm: insertion delay [min=0.530, max=0.558, avg=0.548, sd=0.006], skew [0.027 vs 0.202], 100% {0.530, 0.558} (wid=0.023 ws=0.018) (gid=0.542 gs=0.017)
[09/12 09:11:42     83s]   Clock network insertion delays are now [0.530ns, 0.558ns] average 0.548ns std.dev 0.006ns
[09/12 09:11:42     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:42     83s] UM:                                                                   before routing clock trees
[09/12 09:11:42     83s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:42     83s]   Clock implementation routing...
[09/12 09:11:42     83s]     Leaving CCOpt scope - Routing Tools...
[09/12 09:11:42     83s] Net route status summary:
[09/12 09:11:42     83s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:42     83s]   Non-clock:  2525 (unrouted=866, trialRouted=1659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:42     83s]     Routing using eGR in eGR->NR Step...
[09/12 09:11:42     83s]       Early Global Route - eGR->NR step...
[09/12 09:11:42     83s] (ccopt eGR): There are 11 nets for routing of which 11 have one or more fixed wires.
[09/12 09:11:42     83s] (ccopt eGR): Start to route 2 trunk nets
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:42     83s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:11:42     83s] [PSP]     Initial Peak syMemory usage = 1052.1 MB
[09/12 09:11:42     83s] (I)       Reading DB...
[09/12 09:11:42     83s] (I)       before initializing RouteDB syMemory usage = 1052.1 MB
[09/12 09:11:42     83s] (I)       congestionReportName   : 
[09/12 09:11:42     83s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:42     83s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:42     83s] (I)       doTrackAssignment      : 1
[09/12 09:11:42     83s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:42     83s] (I)       numThreads             : 1
[09/12 09:11:42     83s] (I)       bufferingAwareRouting  : false
[09/12 09:11:42     83s] (I)       honorPin               : false
[09/12 09:11:42     83s] (I)       honorPinGuide          : true
[09/12 09:11:42     83s] (I)       honorPartition         : false
[09/12 09:11:42     83s] (I)       allowPartitionCrossover: false
[09/12 09:11:42     83s] (I)       honorSingleEntry       : true
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] honorMsvRouteConstraint: false
honorSingleEntryStrong : true
[09/12 09:11:42     83s] (I)       handleViaSpacingRule   : false
[09/12 09:11:42     83s] (I)       handleEolSpacingRule   : true
[09/12 09:11:42     83s] (I)       PDConstraint           : none
[09/12 09:11:42     83s] (I)       expBetterNDRHandling   : true
[09/12 09:11:42     83s] (I)       routingEffortLevel     : 10000
[09/12 09:11:42     83s] (I)       effortLevel            : standard
[09/12 09:11:42     83s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:42     83s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:42     83s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:42     83s] (I)       numRowsPerGCell        : 1
[09/12 09:11:42     83s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:42     83s] (I)       multiThreadingTA       : 1
[09/12 09:11:42     83s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:42     83s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:42     83s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:42     83s] (I)       optimizationMode       : false
[09/12 09:11:42     83s] (I)       routeSecondPG          : false
[09/12 09:11:42     83s] (I)       scenicRatioForLayerRelax: 1.25
[09/12 09:11:42     83s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:42     83s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:42     83s] (I)       scenicBound            : 3.00
[09/12 09:11:42     83s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:42     83s] (I)       source-to-sink ratio   : 0.30
[09/12 09:11:42     83s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:42     83s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:42     83s] (I)       layerCongestionRatio   : 1.00
[09/12 09:11:42     83s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:42     83s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:42     83s] (I)       localRouteEffort       : 1.00
[09/12 09:11:42     83s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:42     83s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:42     83s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:42     83s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:42     83s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:42     83s] (I)       routeVias              : 
[09/12 09:11:42     83s] (I)       readTROption           : true
[09/12 09:11:42     83s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:42     83s] (I)       routeSelectedNetsOnly  : true
[09/12 09:11:42     83s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:42     83s] (I)       extraDemandForClocks   : 0
[09/12 09:11:42     83s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:42     83s] (I)       steinerRemoveLayers    : false
[09/12 09:11:42     83s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:42     83s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:42     83s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:42     83s] (I)       spanningTreeRefinement : true
[09/12 09:11:42     83s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:42     83s] (I)       starting read tracks
[09/12 09:11:42     83s] (I)       build grid graph
[09/12 09:11:42     83s] (I)       build grid graph start
[09/12 09:11:42     83s] (I)       build grid graph end
[09/12 09:11:42     83s] (I)       numViaLayers=6
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:42     83s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:42     83s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:42     83s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:42     83s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:42     83s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:42     83s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:42     83s] (I)       end build via table
[09/12 09:11:42     83s] [NR-eGR] numRoutingBlks=0 numInstBlks=3173 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:42     83s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/12 09:11:42     83s] (I)       readDataFromPlaceDB
[09/12 09:11:42     83s] (I)       Read net information..
[09/12 09:11:42     83s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       read default dcut vias
[09/12 09:11:42     83s] [NR-eGR] Read numTotalNets=1670  numIgnoredNets=1668
[09/12 09:11:42     83s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:42     83s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:42     83s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:42     83s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:42     83s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:42     83s] (I)       build grid graph start
[09/12 09:11:42     83s] (I)       build grid graph end
[09/12 09:11:42     83s] (I)       Model blockage into capacity
[09/12 09:11:42     83s] (I)       Read numBlocks=5578  numPreroutedWires=0  numCapScreens=0
[09/12 09:11:42     83s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:42     83s] (I)       blocked area on Layer2 : 38189032800  (31.86%)
[09/12 09:11:42     83s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:42     83s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       Moved 11 terms for better access 
[09/12 09:11:42     83s] (I)       Number of ignored nets = 0
[09/12 09:11:42     83s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:11:42     83s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:42     83s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] There are 2 clock nets ( 2 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 1052.1 MB
[09/12 09:11:42     83s] (I)       Ndr track 0 does not exist
[09/12 09:11:42     83s] (I)       Ndr track 0 does not exist
[09/12 09:11:42     83s] (I)       Layer1  viaCost=200.00
[09/12 09:11:42     83s] (I)       Layer2  viaCost=300.00
[09/12 09:11:42     83s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:42     83s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:42     83s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:42     83s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:42     83s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:42     83s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:42     83s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:42     83s] (I)       grid                :    61    60     3
[09/12 09:11:42     83s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:42     83s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:42     83s] (I)       Default wire width  :   240   280   280
[09/12 09:11:42     83s] (I)       Default wire space  :   240   280   280
[09/12 09:11:42     83s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:42     83s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:42     83s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:42     83s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:42     83s] (I)       Num of masks        :     1     1     1
[09/12 09:11:42     83s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:42     83s] (I)       --------------------------------------------------------
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[09/12 09:11:42     83s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:42     83s] [NR-eGR] Rule id 0. Nets 2 
[09/12 09:11:42     83s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:11:42     83s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[09/12 09:11:42     83s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:42     83s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1[09/12 09:11:42     83s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:11:42     83s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:42     83s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640

[09/12 09:11:42     83s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:42     83s] (I)       After initializing earlyGlobalRoute syMemory usage = 1052.1 MB
[09/12 09:11:42     83s] [NR-eGR] ========================================
[09/12 09:11:42     83s] [NR-eGR] 
[09/12 09:11:42     83s] (I)       Loading and dumping file time : 0.00 seconds
[09/12 09:11:42     83s] (I)       ============= Initialization =============
[09/12 09:11:42     83s] (I)       totalPins=12  totalGlobalPin=12 (100.00%)
[09/12 09:11:42     83s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[09/12 09:11:42     83s] (I)       total 2D Cap : 52342 = (29223 H, 23119 V)
[09/12 09:11:42     83s] (I)       ============  Phase 1a Route ============
[09/12 09:11:42     83s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:42     83s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [2, 3]
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1b Route ============
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.508800e+02um
[09/12 09:11:42     83s] (I)       ============  Phase 1c Route ============
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1d Route ============
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1e Route ============
[09/12 09:11:42     83s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1f Route ============
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.508800e+02um
[09/12 09:11:42     83s] [NR-eGR] 
[09/12 09:11:42     83s] (I)       ============  Phase 1g Route ============
[09/12 09:11:42     83s] (I)       Usage: 113 = (65 H, 48 V) = (0.22% H, 0.21% V) = (3.744e+02um H, 2.765e+02um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:42     83s] [NR-eGR]                OverCon            
[09/12 09:11:42     83s] [NR-eGR]                 #Gcell     %Gcell
[09/12 09:11:42     83s] [NR-eGR] Layer              (0)    OverCon 
[09/12 09:11:42     83s] [NR-eGR] ------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] ------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] 
[09/12 09:11:42     83s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:11:42     83s] (I)       total 2D Cap : 53858 = (29535 H, 24323 V)
[09/12 09:11:42     83s] (I)       ============= track Assignment ============
[09/12 09:11:42     83s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 09:11:42     83s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 09:11:42     83s] (I)       extract Global 3D Wires
[09/12 09:11:42     83s] (I)       Extract Global WL : time=0.00
[09/12 09:11:42     83s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:42     83s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:42     83s] (I)       Run single-thread track assignment
[09/12 09:11:42     83s] (I)       merging nets...
[09/12 09:11:42     83s] (I)       merging nets done
[09/12 09:11:42     83s] (I)       Kernel real time=0.00 seconds
[09/12 09:11:42     83s] (I)       End Greedy Track Assignment
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5172
[09/12 09:11:42     83s] [NR-eGR] Layer2(ME2)(V) length: 3.973111e+04um, number of vias: 9908
[09/12 09:11:42     83s] [NR-eGR] Layer3(ME3)(H) length: 3.865456e+04um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Total length: 7.838567e+04um, number of vias: 15080
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total clock nets wire length: 6.674200e+02um 
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Report for selected net(s) only.
[09/12 09:11:42     83s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Layer2(ME2)(V) length: 2.878200e+02um, number of vias: 25
[09/12 09:11:42     83s] [NR-eGR] Layer3(ME3)(H) length: 3.796000e+02um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Total length: 6.674200e+02um, number of vias: 25
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total routed clock nets wire length: 6.674200e+02um, number of vias: 25
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] End Peak syMemory usage = 994.8 MB
[09/12 09:11:42     83s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[09/12 09:11:42     83s] (ccopt eGR): Start to route 9 leaf nets
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:42     83s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:42     83s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:11:42     83s] [NR-eGR] Initial Peak syMemory usage = 994.8 MB
[09/12 09:11:42     83s] (I)       Reading DB...
[09/12 09:11:42     83s] (I)       before initializing RouteDB syMemory usage = 994.8 MB
[09/12 09:11:42     83s] (I)       congestionReportName   : 
[09/12 09:11:42     83s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:42     83s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:42     83s] (I)       doTrackAssignment      : 1
[09/12 09:11:42     83s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:42     83s] (I)       numThreads             : 1
[09/12 09:11:42     83s] (I)       bufferingAwareRouting  : false
[09/12 09:11:42     83s] (I)       honorPin               : false
[09/12 09:11:42     83s] (I)       honorPinGuide          : true
[09/12 09:11:42     83s] (I)       honorPartition         : false
[09/12 09:11:42     83s] (I)       allowPartitionCrossover: false
[09/12 09:11:42     83s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:11:42     83s] (I)       honorSingleEntry       : true
[09/12 09:11:42     83s] (I)       honorSingleEntryStrong : true
[09/12 09:11:42     83s] (I)       handleViaSpacingRule   : false
[09/12 09:11:42     83s] (I)       handleEolSpacingRule   : true
[09/12 09:11:42     83s] (I)       PDConstraint           : none
[09/12 09:11:42     83s] (I)       expBetterNDRHandling   : true
[09/12 09:11:42     83s] (I)       routingEffortLevel     : 10000
[09/12 09:11:42     83s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:42     83s] (I)       effortLevel            : standard
[09/12 09:11:42     83s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:42     83s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:42     83s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:11:42     83s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:42     83s] (I)       numRowsPerGCell        : 1
[09/12 09:11:42     83s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:42     83s] (I)       multiThreadingTA       : 1
[09/12 09:11:42     83s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:42     83s] (I)       optimizationMode       : false
[09/12 09:11:42     83s] (I)       routeSecondPG          : false
[09/12 09:11:42     83s] (I)       scenicRatioForLayerRelax: 1.25
[09/12 09:11:42     83s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:42     83s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:42     83s] (I)       scenicBound            : 3.00
[09/12 09:11:42     83s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:42     83s] (I)       source-to-sink ratio   : 0.30
[09/12 09:11:42     83s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:42     83s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:42     83s] (I)       layerCongestionRatio   : 1.00
[09/12 09:11:42     83s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:42     83s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:42     83s] (I)       localRouteEffort       : 1.00
[09/12 09:11:42     83s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:42     83s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:42     83s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:42     83s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:42     83s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:42     83s] (I)       routeVias              : 
[09/12 09:11:42     83s] (I)       readTROption           : true
[09/12 09:11:42     83s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:42     83s] (I)       routeSelectedNetsOnly  : true
[09/12 09:11:42     83s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:11:42     83s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:42     83s] (I)       extraDemandForClocks   : 0
[09/12 09:11:42     83s] (I)       steinerRemoveLayers    : false
[09/12 09:11:42     83s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:42     83s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:42     83s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:42     83s] (I)       spanningTreeRefinement : true
[09/12 09:11:42     83s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:42     83s] (I)       starting read tracks
[09/12 09:11:42     83s] (I)       build grid graph
[09/12 09:11:42     83s] (I)       build grid graph start
[09/12 09:11:42     83s] (I)       build grid graph end
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:42     83s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:42     83s] [NR-eGR] Layer3 has single uniform track structure
numViaLayers=6
[09/12 09:11:42     83s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:11:42     83s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:42     83s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:42     83s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:42     83s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:42     83s] (I)       end build via table
[09/12 09:11:42     83s] [NR-eGR] numRoutingBlks=0 numInstBlks=3173 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:42     83s] [NR-eGR] numPreroutedNet = 2  numPreroutedWires = 58
[09/12 09:11:42     83s] (I)       readDataFromPlaceDB
[09/12 09:11:42     83s] (I)       Read net information..
[09/12 09:11:42     83s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       read default dcut vias
[09/12 09:11:42     83s] [NR-eGR] Read numTotalNets=1670  numIgnoredNets=1661
[09/12 09:11:42     83s] (I)       Reading via VIA12_HH_2CUT_E for layer: 0 
[09/12 09:11:42     83s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:42     83s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:42     83s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:42     83s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:42     83s] (I)       build grid graph start
[09/12 09:11:42     83s] (I)       build grid graph end
[09/12 09:11:42     83s] (I)       Model blockage into capacity
[09/12 09:11:42     83s] (I)       Read numBlocks=5578  numPreroutedWires=58  numCapScreens=0
[09/12 09:11:42     83s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:42     83s] (I)       blocked area on Layer2 : 38189032800  (31.86%)
[09/12 09:11:42     83s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:42     83s] (I)       Modeling time = 0.000 seconds
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       Moved 278 terms for better access 
[09/12 09:11:42     83s] (I)       Number of ignored nets = 2
[09/12 09:11:42     83s] (I)       Number of fixed nets = 2.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:11:42     83s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:42     83s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:42     83s] (I)       Ndr track 0 does not exist
[09/12 09:11:42     83s] (I)       Ndr track 0 does not exist
[09/12 09:11:42     83s] (I)       Layer1  viaCost=200.00
[09/12 09:11:42     83s] (I)       Layer2  viaCost=300.00
[09/12 09:11:42     83s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:42     83s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:42     83s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:42     83s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:42     83s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:42     83s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:42     83s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:42     83s] (I)       grid                :    61    60     3
[09/12 09:11:42     83s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:42     83s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:42     83s] (I)       Default wire width  :   240   280   280
[09/12 09:11:42     83s] (I)       Default wire space  :   240   280   280
[09/12 09:11:42     83s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:42     83s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:42     83s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:42     83s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:42     83s] (I)       Num of masks        :     1     1     1
[09/12 09:11:42     83s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:42     83s] (I)       --------------------------------------------------------
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[09/12 09:11:42     83s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:42     83s] [NR-eGR] Rule id 0. Nets 9 
[09/12 09:11:42     83s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:11:42     83s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[09/12 09:11:42     83s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:42     83s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:42     83s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:42     83s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:11:42     83s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:42     83s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
[09/12 09:11:42     83s] (I)       After initializing earlyGlobalRoute syMemory usage = 994.8 MB
[09/12 09:11:42     83s] (I)       [09/12 09:11:42     83s] [NR-eGR] ========================================
[09/12 09:11:42     83s] [NR-eGR] 
Loading and dumping file time : 0.01 seconds
[09/12 09:11:42     83s] (I)       ============= Initialization =============
[09/12 09:11:42     83s] (I)       totalPins=278  totalGlobalPin=278 (100.00%)
[09/12 09:11:42     83s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[09/12 09:11:42     83s] (I)       total 2D Cap : 52342 = (29223 H, 23119 V)
[09/12 09:11:42     83s] (I)       ============  Phase 1a Route ============
[09/12 09:11:42     83s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [2, 3]
[09/12 09:11:42     83s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:42     83s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/12 09:11:42     83s] (I)       Usage: 648 = (289 H, 359 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.068e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1b Route ============
[09/12 09:11:42     83s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 647 = (289 H, 358 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.062e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 3.726720e+03um
[09/12 09:11:42     83s] (I)       ============  Phase 1c Route ============
[09/12 09:11:42     83s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:42     83s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 647 = (289 H, 358 V) = (0.99% H, 1.55% V) = (1.665e+03um H, 2.062e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1d Route ============
[09/12 09:11:42     83s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1e Route ============
[09/12 09:11:42     83s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1f Route ============
[09/12 09:11:42     83s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.761280e+03um
[09/12 09:11:42     83s] [NR-eGR] 
[09/12 09:11:42     83s] (I)       Phase 1f runs 0.00 seconds
[09/12 09:11:42     83s] (I)       Usage: 653 = (292 H, 361 V) = (1.00% H, 1.56% V) = (1.682e+03um H, 2.079e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       ============  Phase 1g Route ============
[09/12 09:11:42     83s] (I)       Usage: 649 = (293 H, 356 V) = (1.00% H, 1.54% V) = (1.688e+03um H, 2.051e+03um V)
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:42     83s] (I)       
[09/12 09:11:42     83s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:42     83s] [NR-eGR]                OverCon            
[09/12 09:11:42     83s] [NR-eGR]                 #Gcell     %Gcell
[09/12 09:11:42     83s] [NR-eGR] Layer              (0)    OverCon 
[09/12 09:11:42     83s] [NR-eGR] ------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] ------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[09/12 09:11:42     83s] [NR-eGR] 
[09/12 09:11:42     83s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/12 09:11:42     83s] (I)       total 2D Cap : 53858 = (29535 H, 24323 V)
[09/12 09:11:42     83s] (I)       ============= track Assignment ============
[09/12 09:11:42     83s] (I)       extract Global 3D Wires
[09/12 09:11:42     83s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/12 09:11:42     83s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/12 09:11:42     83s] (I)       Extract Global WL : time=0.00
[09/12 09:11:42     83s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:42     83s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:42     83s] (I)       Run single-thread track assignment
[09/12 09:11:42     83s] (I)       merging nets...
[09/12 09:11:42     83s] (I)       merging nets done
[09/12 09:11:42     83s] (I)       Kernel real time=0.00 seconds
[09/12 09:11:42     83s] (I)       End Greedy Track Assignment
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5172
[09/12 09:11:42     83s] [NR-eGR] Layer2(ME2)(V) length: 4.192364e+04um, number of vias: 10423
[09/12 09:11:42     83s] [NR-eGR] Layer3(ME3)(H) length: 4.047984e+04um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Total length: 8.240348e+04um, number of vias: 15595
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total clock nets wire length: 4.017810e+03um 
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Report for selected net(s) only.
[09/12 09:11:42     83s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Layer2(ME2)(V) length: 2.192530e+03um, number of vias: 515
[09/12 09:11:42     83s] [NR-eGR] Layer3(ME3)(H) length: 1.825280e+03um, number of vias: 0
[09/12 09:11:42     83s] [NR-eGR] Total length: 4.017810e+03um, number of vias: 515
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] Total routed clock nets wire length: 4.017810e+03um, number of vias: 515
[09/12 09:11:42     83s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:42     83s] [NR-eGR] End Peak syMemory usage = 994.8 MB
[09/12 09:11:42     83s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:11:42     83s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/.rgfur4bMR
[09/12 09:11:42     83s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.2)
[09/12 09:11:42     83s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:42     83s] UM:                                                                   Early Global Route - eGR->NR step
[09/12 09:11:42     83s]     Routing using eGR in eGR->NR Step done.
[09/12 09:11:42     83s]     Routing using NR in eGR->NR Step...
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] CCOPT: Preparing to route 11 clock nets with NanoRoute.
[09/12 09:11:42     83s]   All net are default rule.
[09/12 09:11:42     83s]   Removed pre-existing routes for 11 nets.
[09/12 09:11:42     83s]   Preferred NanoRoute mode settings: Current
[09/12 09:11:42     83s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/12 09:11:42     83s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/12 09:11:42     83s]       Clock detailed routing...
[09/12 09:11:42     83s]         NanoRoute...
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] route_global_detail
[09/12 09:11:42     83s] 
[09/12 09:11:42     83s] #set_db route_design_detail_auto_stop false
[09/12 09:11:42     83s] #set_db route_design_detail_end_iteration 20
[09/12 09:11:42     83s] #set_db route_design_allow_pin_as_feedthru "false"
[09/12 09:11:42     83s] #set_db route_design_selected_net_only true
[09/12 09:11:42     83s] #set_db route_design_top_routing_layer 3
[09/12 09:11:42     83s] #set_db route_design_with_eco true
[09/12 09:11:42     83s] #set_db route_design_with_si_driven false
[09/12 09:11:42     83s] #set_db route_design_with_timing_driven false
[09/12 09:11:42     83s] #Start route_global_detail on Thu Sep 12 09:11:42 2019
[09/12 09:11:42     83s] #
[09/12 09:11:42     83s] ### Net info: total nets: 2536
[09/12 09:11:42     83s] ### Net info: dirty nets: 11
[09/12 09:11:42     83s] ### Net info: marked as disconnected nets: 0
[09/12 09:11:42     83s] ### Net info: fully routed nets: 0
[09/12 09:11:42     83s] ### Net info: trivial (single pin) nets: 0
[09/12 09:11:42     83s] ### Net info: unrouted nets: 2536
[09/12 09:11:42     83s] ### Net info: re-extraction nets: 0
[09/12 09:11:42     83s] ### Net info: selected nets: 11
[09/12 09:11:42     83s] ### Net info: ignored nets: 0
[09/12 09:11:42     83s] ### Net info: skip routing nets: 0
[09/12 09:11:42     83s] ### import route signature (0) =  381651950
[09/12 09:11:42     83s] ### import violation signature (0) = 1905142130
[09/12 09:11:42     83s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:11:42     83s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[09/12 09:11:42     83s] #RTESIG:78da8d92cb6e83301045bbee578c9c2ca8d480c7c660b695aaaa8bf481fa585a901a844a
[09/12 09:11:42     83s] #       6c844dd4f6eb4bab2c239cd9ced19d3b7766b57ebb2d81601e23df385a4885f050a2a488
[09/12 09:11:42     83s] #       f90633ca12ccd5dc7abd2197abf5e3d30ba280a6ea9d86a8b6b6bf86c9e9119cf6be33ed
[09/12 09:11:42     83s] #       d5912904300a5167bc6ef5789261690e7e9c9664b8a440bc1d6c6fdb6f0291f3e3dc3c89
[09/12 09:11:42     83s] #       6692075de54570622105e422e6f4af206a7a5bf9d31b5226c331d0343b03120248e2f743
[09/12 09:11:42     83s] #       d219630f93535eef078552724ed5aefad066a7193235fc74baee8cfbecd4f6feebf9fd2e
[09/12 09:11:42     83s] #       89c7b699c6b4de96cbe920b20cc8bf9310282590030b500c7928494c531a64c4acc397df
[09/12 09:11:42     83s] #       04053b438785fd08cec2b7107cf1b92f7e01d77df9ad
[09/12 09:11:42     83s] #
[09/12 09:11:42     83s] #RTESIG:78da8d92cb6e83301045bbee578c9c2ca8d480c7c660b695aaaa8bf481fa585a901a844a
[09/12 09:11:42     83s] #       6c844dd4f6eb4bab2c239cd9ced19d3b7766b57ebb2d81601e23df385a4885f050a2a488
[09/12 09:11:42     83s] #       f90633ca12ccd5dc7abd2197abf5e3d30ba280a6ea9d86a8b6b6bf86c9e9119cf6be33ed
[09/12 09:11:42     83s] #       d5912904300a5167bc6ef5789261690e7e9c9664b8a440bc1d6c6fdb6f0291f3e3dc3c89
[09/12 09:11:42     83s] #       6692075de54570622105e422e6f4af206a7a5bf9d31b5226c331d0343b03120248e2f743
[09/12 09:11:42     83s] #       d219630f93535eef078552724ed5aefad066a7193235fc74baee8cfbecd4f6feebf9fd2e
[09/12 09:11:42     83s] #       89c7b699c6b4de96cbe920b20cc8bf9310282590030b500c7928494c531a64c4acc397df
[09/12 09:11:42     83s] #       04053b438785fd08cec2b7107cf1b92f7e01d77df9ad
[09/12 09:11:42     83s] #
[09/12 09:11:42     83s] #Start routing data preparation on Thu Sep 12 09:11:42 2019
[09/12 09:11:42     83s] #
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.240.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.240.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 1.200.
[09/12 09:11:42     83s] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.280.
[09/12 09:11:42     83s] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 1.200.
[09/12 09:11:42     83s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:11:42     83s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:11:42     83s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:11:42     83s] #Voltage range [0.000 - 1.900] has 2534 nets.
[09/12 09:11:43     84s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:11:43     84s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:11:43     84s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:11:43     84s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:11:43     84s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:11:43     84s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:11:43     84s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:11:43     84s] #Regenerating Ggrids automatically.
[09/12 09:11:43     84s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:11:43     84s] #Using automatically generated G-grids.
[09/12 09:11:43     84s] #Done routing data preparation.
[09/12 09:11:43     84s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 841.21 (MB), peak = 872.45 (MB)
[09/12 09:11:43     84s] #Merging special wires...
[09/12 09:11:44     84s] #reading routing guides ......
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Finished routing data preparation on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Cpu time = 00:00:01
[09/12 09:11:44     85s] #Elapsed time = 00:00:01
[09/12 09:11:44     85s] #Increased memory = 13.10 (MB)
[09/12 09:11:44     85s] #Total memory = 841.46 (MB)
[09/12 09:11:44     85s] #Peak memory = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Start global routing on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Number of eco nets is 0
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Start global routing data preparation on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Start routing resource analysis on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Routing resource analysis is done on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #  Resource Analysis:
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/12 09:11:44     85s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/12 09:11:44     85s] #  --------------------------------------------------------------
[09/12 09:11:44     85s] #  ME1            H         540           0         756    58.07%
[09/12 09:11:44     85s] #  ME2            V         550           0         756     0.00%
[09/12 09:11:44     85s] #  ME3            H         507          33         756     0.00%
[09/12 09:11:44     85s] #  ME4            V         482          69         756     3.57%
[09/12 09:11:44     85s] #  --------------------------------------------------------------
[09/12 09:11:44     85s] #  Total                   2080       4.61%        3024    15.41%
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #  11 nets (0.43%) with 1 preferred extra spacing.
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Global routing data preparation is done on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.83 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Routing guide is on.
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.89 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #start global routing iteration 1...
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.38 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #start global routing iteration 2...
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.50 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #start global routing iteration 3...
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.50 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Total number of trivial nets (e.g. < 2 pins) = 866 (skipped).
[09/12 09:11:44     85s] #Total number of selected nets for routing = 11.
[09/12 09:11:44     85s] #Total number of unselected nets (but routable) for routing = 1659 (skipped).
[09/12 09:11:44     85s] #Total number of nets in the design = 2536.
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #1659 skipped nets do not have any wires.
[09/12 09:11:44     85s] #11 routable nets have only global wires.
[09/12 09:11:44     85s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Routed net constraints summary:
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #        Rules   Pref Extra Space   Unconstrained  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #      Default                 11               0  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #        Total                 11               0  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Routing constraints summary of the whole design:
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #        Rules   Pref Extra Space   Unconstrained  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #      Default                 11            1659  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #        Total                 11            1659  
[09/12 09:11:44     85s] #------------------------------------------------
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #                 OverCon       OverCon          
[09/12 09:11:44     85s] #                  #Gcell        #Gcell    %Gcell
[09/12 09:11:44     85s] #     Layer           (1)           (2)   OverCon
[09/12 09:11:44     85s] #  ----------------------------------------------
[09/12 09:11:44     85s] #  ME1           0(0.00%)      0(0.00%)   (0.00%)
[09/12 09:11:44     85s] #  ME2           2(0.26%)      3(0.40%)   (0.66%)
[09/12 09:11:44     85s] #  ME3           0(0.00%)      0(0.00%)   (0.00%)
[09/12 09:11:44     85s] #  ----------------------------------------------
[09/12 09:11:44     85s] #     Total      2(0.10%)      3(0.14%)   (0.24%)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/12 09:11:44     85s] #  Overflow after GR: 0.00% H + 0.24% V
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Complete Global Routing.
[09/12 09:11:44     85s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:11:44     85s] #Total wire length = 4352 um.
[09/12 09:11:44     85s] #Total half perimeter of net bounding box = 2341 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME1 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME2 = 2279 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME3 = 2074 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:11:44     85s] #Total number of vias = 250
[09/12 09:11:44     85s] #Up-Via Summary (total 250):
[09/12 09:11:44     85s] #           
[09/12 09:11:44     85s] #-----------------------
[09/12 09:11:44     85s] # ME1                10
[09/12 09:11:44     85s] # ME2               240
[09/12 09:11:44     85s] #-----------------------
[09/12 09:11:44     85s] #                   250 
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Total number of involved priority nets 11
[09/12 09:11:44     85s] #Maximum src to sink distance for priority net 286.5
[09/12 09:11:44     85s] #Average of max src_to_sink distance for priority net 201.7
[09/12 09:11:44     85s] #Average of ave src_to_sink distance for priority net 126.8
[09/12 09:11:44     85s] #Max overcon = 2 tracks.
[09/12 09:11:44     85s] #Total overcon = 0.24%.
[09/12 09:11:44     85s] #Worst layer Gcell overcon rate = 0.00%.
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Global routing statistics:
[09/12 09:11:44     85s] #Cpu time = 00:00:00
[09/12 09:11:44     85s] #Elapsed time = 00:00:00
[09/12 09:11:44     85s] #Increased memory = 2.11 (MB)
[09/12 09:11:44     85s] #Total memory = 843.57 (MB)
[09/12 09:11:44     85s] #Peak memory = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Finished global routing on Thu Sep 12 09:11:44 2019
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] ### route signature (4) = 1171076257
[09/12 09:11:44     85s] ### violation signature (3) = 1905142130
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.66 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #Start Track Assignment.
[09/12 09:11:44     85s] #Done with 128 horizontal wires in 1 hboxes and 159 vertical wires in 1 hboxes.
[09/12 09:11:44     85s] #Done with 1 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[09/12 09:11:44     85s] #Complete Track Assignment.
[09/12 09:11:44     85s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:11:44     85s] #Total wire length = 4296 um.
[09/12 09:11:44     85s] #Total half perimeter of net bounding box = 2341 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME1 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME2 = 2309 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME3 = 1988 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:11:44     85s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:11:44     85s] #Total number of vias = 250
[09/12 09:11:44     85s] #Up-Via Summary (total 250):
[09/12 09:11:44     85s] #           
[09/12 09:11:44     85s] #-----------------------
[09/12 09:11:44     85s] # ME1                10
[09/12 09:11:44     85s] # ME2               240
[09/12 09:11:44     85s] #-----------------------
[09/12 09:11:44     85s] #                   250 
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] ### route signature (8) =  608180507
[09/12 09:11:44     85s] ### violation signature (7) = 1905142130
[09/12 09:11:44     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.66 (MB), peak = 872.45 (MB)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/12 09:11:44     85s] #Cpu time = 00:00:02
[09/12 09:11:44     85s] #Elapsed time = 00:00:02
[09/12 09:11:44     85s] #Increased memory = 17.34 (MB)
[09/12 09:11:44     85s] #Total memory = 845.67 (MB)
[09/12 09:11:44     85s] #Peak memory = 872.45 (MB)
[09/12 09:11:44     85s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:11:44     85s] #
[09/12 09:11:44     85s] #Start Detail Routing..
[09/12 09:11:44     85s] #start initial detail routing ...
[09/12 09:11:44     85s] ### For initial detail routing, marked 0 dont-route nets (design has 4 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[09/12 09:11:47     88s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[09/12 09:11:47     88s] #   number of violations = 66
[09/12 09:11:47     88s] #
[09/12 09:11:47     88s] #    By Layer and Type :
[09/12 09:11:47     88s] #	         MetSpc    Short   Totals
[09/12 09:11:47     88s] #	ME1          65        1       66
[09/12 09:11:47     88s] #	Totals       65        1       66
[09/12 09:11:47     88s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 921.20 (MB), peak = 921.21 (MB)
[09/12 09:11:47     88s] #start 1st optimization iteration ...
[09/12 09:11:47     88s] #   number of violations = 0
[09/12 09:11:47     88s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 921.56 (MB), peak = 921.56 (MB)
[09/12 09:11:47     88s] #Complete Detail Routing.
[09/12 09:11:47     88s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:11:47     88s] #Total wire length = 4978 um.
[09/12 09:11:47     88s] #Total half perimeter of net bounding box = 2341 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME1 = 0 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME2 = 1933 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME3 = 3045 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:11:47     88s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:11:47     88s] #Total number of vias = 594
[09/12 09:11:47     88s] #Up-Via Summary (total 594):
[09/12 09:11:47     88s] #           
[09/12 09:11:47     88s] #-----------------------
[09/12 09:11:47     88s] # ME1                14
[09/12 09:11:47     88s] # ME2               580
[09/12 09:11:47     88s] #-----------------------
[09/12 09:11:47     88s] #                   594 
[09/12 09:11:47     88s] #
[09/12 09:11:47     88s] #Total number of DRC violations = 0
[09/12 09:11:47     88s] ### route signature (15) = 1860613206
[09/12 09:11:47     88s] ### violation signature (14) = 1905142130
[09/12 09:11:47     88s] #Cpu time = 00:00:04
[09/12 09:11:47     88s] #Elapsed time = 00:00:04
[09/12 09:11:47     88s] #Increased memory = 8.35 (MB)
[09/12 09:11:47     88s] #Total memory = 854.04 (MB)
[09/12 09:11:47     88s] #Peak memory = 921.57 (MB)
[09/12 09:11:47     88s] #route_detail Statistics:
[09/12 09:11:47     88s] #Cpu time = 00:00:04
[09/12 09:11:47     88s] #Elapsed time = 00:00:04
[09/12 09:11:47     88s] #Increased memory = 8.37 (MB)
[09/12 09:11:47     88s] #Total memory = 854.04 (MB)
[09/12 09:11:47     88s] #Peak memory = 921.57 (MB)
[09/12 09:11:47     88s] ### export route signature (16) = 1860613206
[09/12 09:11:47     88s] ### export violation signature (15) = 1905142130
[09/12 09:11:47     88s] #
[09/12 09:11:47     88s] #route_global_detail statistics:
[09/12 09:11:47     88s] #Cpu time = 00:00:05
[09/12 09:11:47     88s] #Elapsed time = 00:00:05
[09/12 09:11:47     88s] #Increased memory = 40.35 (MB)
[09/12 09:11:47     88s] #Total memory = 860.77 (MB)
[09/12 09:11:47     88s] #Peak memory = 921.57 (MB)
[09/12 09:11:47     88s] #Number of warnings = 22
[09/12 09:11:47     88s] #Total number of warnings = 24
[09/12 09:11:47     88s] #Number of fails = 0
[09/12 09:11:47     88s] #Total number of fails = 0
[09/12 09:11:47     88s] #Complete route_global_detail on Thu Sep 12 09:11:47 2019
[09/12 09:11:47     88s] #
[09/12 09:11:47     88s] ### 
[09/12 09:11:47     88s] ###   Scalability Statistics
[09/12 09:11:47     88s] ### 
[09/12 09:11:47     88s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:11:47     88s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[09/12 09:11:47     88s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:11:47     88s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/12 09:11:47     88s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/12 09:11:47     88s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[09/12 09:11:47     88s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[09/12 09:11:47     88s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:11:47     88s] ### 
[09/12 09:11:47     88s]         NanoRoute done. (took cpu=0:00:05.3 real=0:00:05.3)
[09/12 09:11:47     88s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:47     88s] UM:                                                                   NanoRoute
[09/12 09:11:47     88s]       Clock detailed routing done.
[09/12 09:11:47     88s] Checking guided vs. routed lengths for 11 nets...
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]       
[09/12 09:11:47     88s]       Guided max path lengths
[09/12 09:11:47     88s]       =======================
[09/12 09:11:47     88s]       
[09/12 09:11:47     88s]       ---------------------------------------
[09/12 09:11:47     88s]       From (um)    To (um)    Number of paths
[09/12 09:11:47     88s]       ---------------------------------------
[09/12 09:11:47     88s]        100.000     150.000           4
[09/12 09:11:47     88s]        150.000     200.000           3
[09/12 09:11:47     88s]        200.000     250.000           2
[09/12 09:11:47     88s]        250.000     300.000           2
[09/12 09:11:47     88s]       ---------------------------------------
[09/12 09:11:47     88s]       
[09/12 09:11:47     88s]       Deviation of routing from guided max path lengths
[09/12 09:11:47     88s]       =================================================
[09/12 09:11:47     88s]       
[09/12 09:11:47     88s]       --------------------------------------
[09/12 09:11:47     88s]       From (%)    To (%)     Number of paths
[09/12 09:11:47     88s]       --------------------------------------
[09/12 09:11:47     88s]       below         0.000           7
[09/12 09:11:47     88s]         0.000      20.000           3
[09/12 09:11:47     88s]        20.000      40.000           0
[09/12 09:11:47     88s]        40.000      60.000           0
[09/12 09:11:47     88s]        60.000      80.000           0
[09/12 09:11:47     88s]        80.000     100.000           0
[09/12 09:11:47     88s]       100.000     120.000           0
[09/12 09:11:47     88s]       120.000     140.000           1
[09/12 09:11:47     88s]       --------------------------------------
[09/12 09:11:47     88s]       
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Top 8 notable deviations of routed length from guided length
[09/12 09:11:47     88s]     =============================================================
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net u_mtm_Alu_core/CTS_2 (28 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   249.740um, total =   373.580um
[09/12 09:11:47     88s]     Routed length:  max path =   235.200um, total =   498.120um
[09/12 09:11:47     88s]     Deviation:      max path =    -5.822%,  total =    33.337%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net CTS_4 (31 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   269.900um, total =   420.380um
[09/12 09:11:47     88s]     Routed length:  max path =   287.610um, total =   513.210um
[09/12 09:11:47     88s]     Deviation:      max path =     6.562%,  total =    22.082%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net CTS_1 (32 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   147.500um, total =   381.600um
[09/12 09:11:47     88s]     Routed length:  max path =   131.520um, total =   464.630um
[09/12 09:11:47     88s]     Deviation:      max path =   -10.834%,  total =    21.758%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net CTS_6 (31 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   166.220um, total =   470.160um
[09/12 09:11:47     88s]     Routed length:  max path =   137.280um, total =   533.590um
[09/12 09:11:47     88s]     Deviation:      max path =   -17.411%,  total =    13.491%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net CTS_2 (32 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   169.820um, total =   437.660um
[09/12 09:11:47     88s]     Routed length:  max path =   192.240um, total =   487.260um
[09/12 09:11:47     88s]     Deviation:      max path =    13.202%,  total =    11.333%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net CTS_5 (10 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   270.820um, total =   447.840um
[09/12 09:11:47     88s]     Routed length:  max path =   255.040um, total =   481.200um
[09/12 09:11:47     88s]     Deviation:      max path =    -5.827%,  total =     7.449%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net u_mtm_Alu_core/CTS_1 (27 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   161.380um, total =   482.500um
[09/12 09:11:47     88s]     Routed length:  max path =   160.960um, total =   509.550um
[09/12 09:11:47     88s]     Deviation:      max path =    -0.260%,  total =     5.606%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s]     Net clk (2 terminals)
[09/12 09:11:47     88s]     Guided length:  max path =   211.400um, total =   211.400um
[09/12 09:11:47     88s]     Routed length:  max path =   211.250um, total =   211.250um
[09/12 09:11:47     88s]     Deviation:      max path =    -0.071%,  total =    -0.071%
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] Set FIXED routing status on 11 net(s)
[09/12 09:11:47     88s] Set FIXED placed status on 10 instance(s)
[09/12 09:11:47     88s]     Routing using NR in eGR->NR Step done.
[09/12 09:11:47     88s] Net route status summary:
[09/12 09:11:47     88s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:47     88s]   Non-clock:  2525 (unrouted=2525, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] CCOPT: Done with clock implementation routing.
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] CCOpt: Starting congestion repair using flow wrapper.
[09/12 09:11:47     88s]     Congestion Repair...
[09/12 09:11:47     88s] Trial Route Overflow 0(H) 0(V)
[09/12 09:11:47     88s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[09/12 09:11:47     88s] Starting congestion repair ...
[09/12 09:11:47     88s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:47     88s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:11:47     88s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:47     88s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:11:47     88s] Starting Early Global Route congestion estimation: mem = 1032.2M
[09/12 09:11:47     88s] (I)       Reading DB...
[09/12 09:11:47     88s] (I)       before initializing RouteDB syMemory usage = 1032.2 MB
[09/12 09:11:47     88s] (I)       congestionReportName   : 
[09/12 09:11:47     88s] (I)       layerRangeFor2DCongestion : 
[09/12 09:11:47     88s] (I)       buildTerm2TermWires    : 1
[09/12 09:11:47     88s] (I)       doTrackAssignment      : 1
[09/12 09:11:47     88s] (I)       dumpBookshelfFiles     : 0
[09/12 09:11:47     88s] (I)       numThreads             : 1
[09/12 09:11:47     88s] (I)       bufferingAwareRouting  : false
[09/12 09:11:47     88s] (I)       honorPin               : false
[09/12 09:11:47     88s] (I)       honorPinGuide          : true
[09/12 09:11:47     88s] (I)       honorPartition         : false
[09/12 09:11:47     88s] (I)       [09/12 09:11:47     88s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[09/12 09:11:47     88s] (I)       honorSingleEntry       : true
[09/12 09:11:47     88s] (I)       honorSingleEntryStrong : true
[09/12 09:11:47     88s] (I)       handleViaSpacingRule   : false
[09/12 09:11:47     88s] (I)       handleEolSpacingRule   : false
[09/12 09:11:47     88s] (I)       PDConstraint           : none
[09/12 09:11:47     88s] (I)       expBetterNDRHandling   : false
[09/12 09:11:47     88s] (I)       routingEffortLevel     : 3
[09/12 09:11:47     88s] (I)       effortLevel            : standard
[09/12 09:11:47     88s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:11:47     88s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:11:47     88s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:11:47     88s] (I)       numRowsPerGCell        : 1
[09/12 09:11:47     88s] (I)       speedUpLargeDesign     : 0
[09/12 09:11:47     88s] (I)       multiThreadingTA       : 1
[09/12 09:11:47     88s] (I)       blkAwareLayerSwitching : 1
[09/12 09:11:47     88s] (I)       optimizationMode       : false
[09/12 09:11:47     88s] (I)       routeSecondPG          : false
[09/12 09:11:47     88s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:11:47     88s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:11:47     88s] (I)       punchThroughDistance   : 500.00
[09/12 09:11:47     88s] (I)       scenicBound            : 1.15
[09/12 09:11:47     88s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:11:47     88s] (I)       source-to-sink ratio   : 0.00
[09/12 09:11:47     88s] (I)       targetCongestionRatioH : 1.00
[09/12 09:11:47     88s] (I)       targetCongestionRatioV : 1.00
[09/12 09:11:47     88s] (I)       layerCongestionRatio   : 0.70
[09/12 09:11:47     88s] (I)       m1CongestionRatio      : 0.10
[09/12 09:11:47     88s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:11:47     88s] (I)       localRouteEffort       : 1.00
[09/12 09:11:47     88s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:11:47     88s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:11:47     88s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:11:47     88s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:11:47     88s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:11:47     88s] (I)       [09/12 09:11:47     88s] [NR-eGR] minRouteLayer          : 2
[09/12 09:11:47     88s] [NR-eGR] maxRouteLayer          : 3
routeVias              : 
[09/12 09:11:47     88s] (I)       readTROption           : true
[09/12 09:11:47     88s] (I)       extraSpacingFactor     : 1.00
[09/12 09:11:47     88s] (I)       routeSelectedNetsOnly  : false
[09/12 09:11:47     88s] (I)       clkNetUseMaxDemand     : false
[09/12 09:11:47     88s] (I)       [09/12 09:11:47     88s] [NR-eGR] numTracksPerClockWire  : 0
extraDemandForClocks   : 0
[09/12 09:11:47     88s] (I)       steinerRemoveLayers    : false
[09/12 09:11:47     88s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:11:47     88s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:11:47     88s] (I)       similarTopologyRoutingFast : false
[09/12 09:11:47     88s] (I)       spanningTreeRefinement : false
[09/12 09:11:47     88s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:11:47     88s] (I)       starting read tracks
[09/12 09:11:47     88s] (I)       build grid graph
[09/12 09:11:47     88s] (I)       build grid graph start
[09/12 09:11:47     88s] (I)       build grid graph end
[09/12 09:11:47     88s] (I)       numViaLayers=6
[09/12 09:11:47     88s] (I)       [09/12 09:11:47     88s] [NR-eGR] Layer1 has no routable track
[09/12 09:11:47     88s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:11:47     88s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:11:47     88s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:11:47     88s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:11:47     88s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:11:47     88s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:11:47     88s] (I)       end build via table
[09/12 09:11:47     88s] [NR-eGR] numRoutingBlks=0 numInstBlks=3173 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:11:47     88s] [NR-eGR] numPreroutedNet = 11  numPreroutedWires = 1110
[09/12 09:11:47     88s] (I)       readDataFromPlaceDB
[09/12 09:11:47     88s] (I)       Read net information..
[09/12 09:11:47     88s] (I)       Read testcase time = 0.000 seconds
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] (I)       read default dcut vias
[09/12 09:11:47     88s] [NR-eGR] Read numTotalNets=1670  numIgnoredNets=11
[09/12 09:11:47     88s] (I)       Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:11:47     88s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:11:47     88s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:11:47     88s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:11:47     88s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:11:47     88s] (I)       build grid graph start
[09/12 09:11:47     88s] (I)       build grid graph end
[09/12 09:11:47     88s] (I)       Model blockage into capacity
[09/12 09:11:47     88s] (I)       Read numBlocks=5578  numPreroutedWires=1110  numCapScreens=0
[09/12 09:11:47     88s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:11:47     88s] (I)       blocked area on Layer2 : 39531816800  (32.98%)
[09/12 09:11:47     88s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:11:47     88s] (I)       Modeling time = 0.010 seconds
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] (I)       Number of ignored nets = 11
[09/12 09:11:47     88s] (I)       Number of fixed nets = 11.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:11:47     88s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:11:47     88s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:11:47     88s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1032.2 MB
[09/12 09:11:47     88s] (I)       Ndr track 0 does not exist
[09/12 09:11:47     88s] (I)       Ndr track 0 does not exist
[09/12 09:11:47     88s] (I)       Layer1  viaCost=200.00
[09/12 09:11:47     88s] (I)       Layer2  viaCost=300.00
[09/12 09:11:47     88s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:11:47     88s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:11:47     88s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:11:47     88s] (I)       Site Width          :   720  (dbu)
[09/12 09:11:47     88s] (I)       Row Height          :  5760  (dbu)
[09/12 09:11:47     88s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:11:47     88s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:11:47     88s] (I)       grid                :    61    60     3
[09/12 09:11:47     88s] (I)       vertical capacity   :     0  5760     0
[09/12 09:11:47     88s] (I)       horizontal capacity :     0     0  5760
[09/12 09:11:47     88s] (I)       Default wire width  :   240   280   280
[09/12 09:11:47     88s] (I)       Default wire space  :   240   280   280
[09/12 09:11:47     88s] (I)       Default pitch size  :   480   640   640
[09/12 09:11:47     88s] (I)       First Track Coord   :     0   640   640
[09/12 09:11:47     88s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:11:47     88s] (I)       Total num of tracks :     0   550   540
[09/12 09:11:47     88s] (I)       Num of masks        :     1     1     1
[09/12 09:11:47     88s] (I)       Num of trim masks   :     0     0     0
[09/12 09:11:47     88s] (I)       --------------------------------------------------------
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[09/12 09:11:47     88s] [NR-eGR] ============ Routing rule table ============
[09/12 09:11:47     88s] [NR-eGR] Rule id 0. Nets 0 
[09/12 09:11:47     88s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:11:47     88s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[09/12 09:11:47     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:47     88s] (I)       NumUsedTracks:  L1=1  L2=1[09/12 09:11:47     88s] [NR-eGR] Rule id 1. Nets 1659 
[09/12 09:11:47     88s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:11:47     88s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L3=1
[09/12 09:11:47     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:11:47     88s] (I)       After initializing earlyGlobalRoute syMemory usage = 1032.2 MB
[09/12 09:11:47     88s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:11:47     88s] [NR-eGR] ========================================
[09/12 09:11:47     88s] [NR-eGR] 
[09/12 09:11:47     88s] (I)       ============= Initialization =============
[09/12 09:11:47     88s] (I)       totalPins=5432  totalGlobalPin=5324 (98.01%)
[09/12 09:11:47     88s] (I)       total 2D Cap : 52239 = (29231 H, 23008 V)
[09/12 09:11:47     88s] (I)       ============  Phase 1a Route ============
[09/12 09:11:47     88s] [NR-eGR] Layer group 1: route 1659 net(s) in layer range [2, 3]
[09/12 09:11:47     88s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:11:47     88s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=51
[09/12 09:11:47     88s] (I)       Usage: 12329 = (6093 H, 6236 V) = (20.84% H, 27.10% V) = (3.510e+04um H, 3.592e+04um V)
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] (I)       ============  Phase 1b Route ============
[09/12 09:11:47     88s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:11:47     88s] (I)       Usage: 12360 = (6110 H, 6250 V) = (20.90% H, 27.16% V) = (3.519e+04um H, 3.600e+04um V)
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 13.11% V. EstWL: 7.119360e+04um
[09/12 09:11:47     88s] (I)       ============  Phase 1c Route ============
[09/12 09:11:47     88s] (I)       Level2 Grid: 13 x 12
[09/12 09:11:47     88s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:11:47     88s] (I)       Usage: 12366 = (6116 H, 6250 V) = (20.92% H, 27.16% V) = (3.523e+04um H, 3.600e+04um V)
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] (I)       ============  Phase 1d Route ============
[09/12 09:11:47     88s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:11:47     88s] (I)       Usage: 12366 = (6116 H, 6250 V) = (20.92% H, 27.16% V) = (3.523e+04um H, 3.600e+04um V)
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] (I)       ============  Phase 1e Route ============
[09/12 09:11:47     88s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:11:47     88s] (I)       Usage: 12402 = (6153 H, 6249 V) = (21.05% H, 27.16% V) = (3.544e+04um H, 3.599e+04um V)
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] (I)       ============  Phase 1l Route ============
[09/12 09:11:47     88s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.59% V. EstWL: 7.143552e+04um
[09/12 09:11:47     88s] [NR-eGR] 
[09/12 09:11:47     88s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:11:47     88s] (I)       
[09/12 09:11:47     88s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:11:47     88s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:11:47     88s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:11:47     88s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:11:47     88s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:11:47     88s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:11:47     88s] [NR-eGR] Layer2     216( 6.03%)      61( 1.70%)      13( 0.36%)   ( 8.09%) 
[09/12 09:11:47     88s] [NR-eGR] Layer3       4( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[09/12 09:11:47     88s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:11:47     88s] [NR-eGR] Total      220( 3.14%)      61( 0.87%)      13( 0.19%)   ( 4.19%) 
[09/12 09:11:47     88s] [NR-eGR] 
[09/12 09:11:47     88s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:11:47     88s] (I)       total 2D Cap : 53699 = (29535 H, 24164 V)
[09/12 09:11:47     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 7.81% V
[09/12 09:11:47     88s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 10.65% V
[09/12 09:11:47     88s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1032.2M
[09/12 09:11:47     88s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:47     88s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:47     88s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:47     88s] [hotspot] | normalized |          8.00 |         27.00 |
[09/12 09:11:47     88s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:47     88s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
[09/12 09:11:47     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:47     88s] Skipped repairing congestion.
[09/12 09:11:47     88s] Starting Early Global Route wiring: mem = 1048.2M
[09/12 09:11:47     88s] (I)       ============= track Assignment ============
[09/12 09:11:47     88s] (I)       extract Global 3D Wires
[09/12 09:11:47     88s] (I)       Extract Global WL : time=0.00
[09/12 09:11:47     88s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:11:47     88s] (I)       Initialization real time=0.00 seconds
[09/12 09:11:47     88s] (I)       Run Multi-thread track assignment
[09/12 09:11:47     88s] (I)       merging nets...
[09/12 09:11:47     88s] (I)       merging nets done
[09/12 09:11:47     88s] (I)       Kernel real time=0.03 seconds
[09/12 09:11:47     88s] (I)       End Greedy Track Assignment
[09/12 09:11:47     88s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:47     88s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5186
[09/12 09:11:47     88s] [NR-eGR] Layer2(ME2)(V) length: 4.161800e+04um, number of vias: 10512
[09/12 09:11:47     88s] [NR-eGR] Layer3(ME3)(H) length: 4.190340e+04um, number of vias: 0
[09/12 09:11:47     88s] [NR-eGR] Total length: 8.352140e+04um, number of vias: 15698
[09/12 09:11:47     88s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:47     88s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[09/12 09:11:47     88s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:11:47     88s] Early Global Route wiring runtime: 0.03 seconds, mem = 1048.2M
[09/12 09:11:47     88s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/12 09:11:47     88s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
[09/12 09:11:47     88s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:47     88s] UM:                                                                   Congestion Repair
[09/12 09:11:47     88s] 
[09/12 09:11:47     88s] CCOpt: Done with congestion repair using flow wrapper.
[09/12 09:11:47     88s] 
[09/12 09:11:48     88s] Net route status summary:
[09/12 09:11:48     88s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:48     88s]   Non-clock:  2525 (unrouted=866, trialRouted=1659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:48     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1048.2M
[09/12 09:11:48     88s] #spOpts: N=180 
[09/12 09:11:48     88s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1048.2M
[09/12 09:11:48     88s] Core basic site is CoreSite
[09/12 09:11:48     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:11:48     88s] Mark StBox On SiteArr starts
[09/12 09:11:48     88s] Mark StBox On SiteArr ends
[09/12 09:11:48     88s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.004, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:       Starting CMU at level 4, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.006, MEM:1048.2M
[09/12 09:11:48     88s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.006, MEM:1048.2M
[09/12 09:11:48     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1048.2MB).
[09/12 09:11:48     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1048.2M
[09/12 09:11:48     88s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.7 real=0:00:05.8)
[09/12 09:11:48     88s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     88s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[09/12 09:11:48     88s]   Clock implementation routing done.
[09/12 09:11:48     88s]   Leaving CCOpt scope - extractRC...
[09/12 09:11:48     88s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[09/12 09:11:48     88s] Extraction called for design 'mtm_Alu' of instances=1606 and nets=2536 using extraction engine 'preRoute' .
[09/12 09:11:48     88s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:48     88s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:48     88s] RCMode: PreRoute
[09/12 09:11:48     88s]       RC Corner Indexes            0       1   
[09/12 09:11:48     88s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:48     88s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     88s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     88s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     88s] Shrink Factor                : 1.00000
[09/12 09:11:48     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:48     88s] Using Quantus QRC technology file ...
[09/12 09:11:48     88s] Updating RC grid for preRoute extraction ...
[09/12 09:11:48     88s] Initializing multi-corner resistance tables ...
[09/12 09:11:48     89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1048.211M)
[09/12 09:11:48     89s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[09/12 09:11:48     89s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s] End AAE Lib Interpolated Model. (MEM=1048.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:48     89s]   Clock DAG stats after routing clock trees:
[09/12 09:11:48     89s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]     wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]     wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]   Clock DAG net violations after routing clock trees: none
[09/12 09:11:48     89s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[09/12 09:11:48     89s]     Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]   Clock DAG library cell distribution after routing clock trees {count}:
[09/12 09:11:48     89s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]   Primary reporting skew group after routing clock trees:
[09/12 09:11:48     89s]     skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]   Skew group summary after routing clock trees:
[09/12 09:11:48     89s]     skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]   Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.9 real=0:00:06.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   CCOpt::Phase::Routing
[09/12 09:11:48     89s]   CCOpt::Phase::PostConditioning...
[09/12 09:11:48     89s]   Switching to inst based legalization.
[09/12 09:11:48     89s]   PostConditioning...
[09/12 09:11:48     89s]     PostConditioning active optimizations:
[09/12 09:11:48     89s]      - DRV fixing with cell sizing and buffering
[09/12 09:11:48     89s]      - Skew fixing with cell sizing
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Currently running CTS, using active skew data
[09/12 09:11:48     89s]     Reset bufferability constraints...
[09/12 09:11:48     89s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[09/12 09:11:48     89s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]     Upsizing to fix DRVs...
[09/12 09:11:48     89s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:48     89s]     CCOpt-PostConditioning: considered: 11, tested: 11, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     PRO Statistics: Fix DRVs (initial upsizing):
[09/12 09:11:48     89s]     ============================================
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Cell changes by Net Type:
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     top                0            0           0            0                    0                  0
[09/12 09:11:48     89s]     trunk              0            0           0            0                    0                  0
[09/12 09:11:48     89s]     leaf               0            0           0            0                    0                  0
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:11:48     89s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[09/12 09:11:48     89s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]       wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]       wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[09/12 09:11:48     89s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[09/12 09:11:48     89s]       Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]       Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[09/12 09:11:48     89s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Upsizing to fix DRVs
[09/12 09:11:48     89s]     Recomputing CTS skew targets...
[09/12 09:11:48     89s]     Resolving skew group constraints...
[09/12 09:11:48     89s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[09/12 09:11:48     89s]     Resolving skew group constraints done.
[09/12 09:11:48     89s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]     Fixing DRVs...
[09/12 09:11:48     89s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:48     89s]     CCOpt-PostConditioning: considered: 11, tested: 11, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     PRO Statistics: Fix DRVs (cell sizing):
[09/12 09:11:48     89s]     =======================================
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Cell changes by Net Type:
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     top                0            0           0            0                    0                  0
[09/12 09:11:48     89s]     trunk              0            0           0            0                    0                  0
[09/12 09:11:48     89s]     leaf               0            0           0            0                    0                  0
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:11:48     89s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Clock DAG stats PostConditioning after DRV fixing:
[09/12 09:11:48     89s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]       wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]       wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]     Clock DAG net violations PostConditioning after DRV fixing: none
[09/12 09:11:48     89s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[09/12 09:11:48     89s]       Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]       Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[09/12 09:11:48     89s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]     Primary reporting skew group PostConditioning after DRV fixing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Skew group summary PostConditioning after DRV fixing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Fixing DRVs
[09/12 09:11:48     89s]     Buffering to fix DRVs...
[09/12 09:11:48     89s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:11:48     89s]     Inserted 0 buffers and inverters.
[09/12 09:11:48     89s] success count. Default: 0, QS: 0, QD: 0
[09/12 09:11:48     89s]     CCOpt-PostConditioning: nets considered: 11, nets tested: 11, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[09/12 09:11:48     89s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[09/12 09:11:48     89s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]       wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]       wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[09/12 09:11:48     89s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[09/12 09:11:48     89s]       Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]       Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[09/12 09:11:48     89s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Buffering to fix DRVs
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Slew Diagnostics: After DRV fixing
[09/12 09:11:48     89s] ==================================
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Global Causes:
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] -----
[09/12 09:11:48     89s] Cause
[09/12 09:11:48     89s] -----
[09/12 09:11:48     89s]   (empty table)
[09/12 09:11:48     89s] -----
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Top 5 overslews:
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] ---------------------------------
[09/12 09:11:48     89s] Overslew    Causes    Driving Pin
[09/12 09:11:48     89s] ---------------------------------
[09/12 09:11:48     89s]   (empty table)
[09/12 09:11:48     89s] ---------------------------------
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s] Cause    Occurences
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s]   (empty table)
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Violation diagnostics counts from the 0 nodes that have violations:
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s] Cause    Occurences
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s]   (empty table)
[09/12 09:11:48     89s] -------------------
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s]     Fixing Skew by cell sizing...
[09/12 09:11:48     89s] Path optimization required 0 stage delay updates 
[09/12 09:11:48     89s] Fixing short paths with downsize only
[09/12 09:11:48     89s]     Resized 0 clock insts to decrease delay.
[09/12 09:11:48     89s] Path optimization required 0 stage delay updates 
[09/12 09:11:48     89s]     Resized 0 clock insts to increase delay.
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     PRO Statistics: Fix Skew (cell sizing):
[09/12 09:11:48     89s]     =======================================
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Cell changes by Net Type:
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     top                0            0           0            0                    0                  0
[09/12 09:11:48     89s]     trunk              0            0           0            0                    0                  0
[09/12 09:11:48     89s]     leaf               0            0           0            0                    0                  0
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:11:48     89s]     ---------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:11:48     89s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:11:48     89s]     
[09/12 09:11:48     89s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[09/12 09:11:48     89s]       cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]       cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]       cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]       sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]       wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]       wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[09/12 09:11:48     89s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[09/12 09:11:48     89s]       Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]       Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[09/12 09:11:48     89s]        Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[09/12 09:11:48     89s]       skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]     Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Fixing Skew by cell sizing
[09/12 09:11:48     89s]     Reconnecting optimized routes...
[09/12 09:11:48     89s]     Reset timing graph...
[09/12 09:11:48     89s] Ignoring AAE DB Resetting ...
[09/12 09:11:48     89s]     Reset timing graph done.
[09/12 09:11:48     89s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[09/12 09:11:48     89s]     Set dirty flag on 0 insts, 0 nets
[09/12 09:11:48     89s]     Leaving CCOpt scope - extractRC...
[09/12 09:11:48     89s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[09/12 09:11:48     89s] Extraction called for design 'mtm_Alu' of instances=1606 and nets=2536 using extraction engine 'preRoute' .
[09/12 09:11:48     89s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:11:48     89s] RC Extraction called in multi-corner(2) mode.
[09/12 09:11:48     89s] RCMode: PreRoute
[09/12 09:11:48     89s]       RC Corner Indexes            0       1   
[09/12 09:11:48     89s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:11:48     89s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     89s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     89s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:11:48     89s] Shrink Factor                : 1.00000
[09/12 09:11:48     89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:11:48     89s] Using Quantus QRC technology file ...
[09/12 09:11:48     89s] Updating RC grid for preRoute extraction ...
[09/12 09:11:48     89s] Initializing multi-corner resistance tables ...
[09/12 09:11:48     89s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1048.211M)
[09/12 09:11:48     89s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[09/12 09:11:48     89s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]   PostConditioning done.
[09/12 09:11:48     89s] Net route status summary:
[09/12 09:11:48     89s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=11, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:48     89s]   Non-clock:  2525 (unrouted=866, trialRouted=1659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=866, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:11:48     89s]   Update timing and DAG stats after post-conditioning...
[09/12 09:11:48     89s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s] End AAE Lib Interpolated Model. (MEM=1048.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:48     89s]   Clock DAG stats after post-conditioning:
[09/12 09:11:48     89s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]     wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]     wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s]   Clock DAG net violations after post-conditioning: none
[09/12 09:11:48     89s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[09/12 09:11:48     89s]     Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s]   Clock DAG library cell distribution after post-conditioning {count}:
[09/12 09:11:48     89s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s]   Primary reporting skew group after post-conditioning:
[09/12 09:11:48     89s]     skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]   Skew group summary after post-conditioning:
[09/12 09:11:48     89s]     skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s]   Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   CCOpt::Phase::PostConditioning
[09/12 09:11:48     89s]   Post-balance tidy up or trial balance steps...
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG stats at end of CTS:
[09/12 09:11:48     89s]   ==============================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   -------------------------------------------------------------
[09/12 09:11:48     89s]   Cell type                     Count    Area       Capacitance
[09/12 09:11:48     89s]   -------------------------------------------------------------
[09/12 09:11:48     89s]   Buffers                        10      912.384       0.131
[09/12 09:11:48     89s]   Inverters                       0        0.000       0.000
[09/12 09:11:48     89s]   Integrated Clock Gates          0        0.000       0.000
[09/12 09:11:48     89s]   Non-Integrated Clock Gates      0        0.000       0.000
[09/12 09:11:48     89s]   Clock Logic                     0        0.000       0.000
[09/12 09:11:48     89s]   All                            10      912.384       0.131
[09/12 09:11:48     89s]   -------------------------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG wire lengths at end of CTS:
[09/12 09:11:48     89s]   =====================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   --------------------
[09/12 09:11:48     89s]   Type     Wire Length
[09/12 09:11:48     89s]   --------------------
[09/12 09:11:48     89s]   Top          0.000
[09/12 09:11:48     89s]   Trunk      692.450
[09/12 09:11:48     89s]   Leaf      4285.710
[09/12 09:11:48     89s]   Total     4978.160
[09/12 09:11:48     89s]   --------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG capacitances at end of CTS:
[09/12 09:11:48     89s]   =====================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   --------------------------------
[09/12 09:11:48     89s]   Type     Gate     Wire     Total
[09/12 09:11:48     89s]   --------------------------------
[09/12 09:11:48     89s]   Top      0.000    0.000    0.000
[09/12 09:11:48     89s]   Trunk    0.131    0.086    0.217
[09/12 09:11:48     89s]   Leaf     1.214    0.563    1.777
[09/12 09:11:48     89s]   Total    1.345    0.649    1.994
[09/12 09:11:48     89s]   --------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG sink capacitances at end of CTS:
[09/12 09:11:48     89s]   ==========================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   --------------------------------------------------------
[09/12 09:11:48     89s]   Count    Total    Average    Std. Dev.    Min      Max
[09/12 09:11:48     89s]   --------------------------------------------------------
[09/12 09:11:48     89s]    269     1.214     0.005       0.000      0.005    0.005
[09/12 09:11:48     89s]   --------------------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG net violations at end of CTS:
[09/12 09:11:48     89s]   =======================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   None
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG primary half-corner transition distribution at end of CTS:
[09/12 09:11:48     89s]   ====================================================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   --------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                    Over Target
[09/12 09:11:48     89s]   --------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   Trunk       0.300       2       0.230       0.042      0.200    0.260    {1 <= 0.240ns, 1 <= 0.300ns}         -
[09/12 09:11:48     89s]   Leaf        0.300       9       0.283       0.013      0.265    0.298    {9 <= 0.300ns}                       -
[09/12 09:11:48     89s]   --------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock DAG library cell distribution at end of CTS:
[09/12 09:11:48     89s]   ==================================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   -------------------------------------------
[09/12 09:11:48     89s]   Name          Type      Inst     Inst Area 
[09/12 09:11:48     89s]                           Count    (um^2)
[09/12 09:11:48     89s]   -------------------------------------------
[09/12 09:11:48     89s]   UCL_BUF8_2    buffer     10       912.384
[09/12 09:11:48     89s]   -------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Primary reporting skew group summary at end of CTS:
[09/12 09:11:48     89s]   ===================================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   Half-corner         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   WC_dc:setup.late    clk/standard_cm    0.539     0.562     0.023       0.202         0.020           0.019           0.552        0.006     100% {0.539, 0.562}
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Skew group summary at end of CTS:
[09/12 09:11:48     89s]   =================================
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   Half-corner         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   WC_dc:setup.late    clk/standard_cm    0.539     0.562     0.023       0.202         0.020           0.019           0.552        0.006     100% {0.539, 0.562}
[09/12 09:11:48     89s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Found a total of 0 clock tree pins with a slew violation.
[09/12 09:11:48     89s]   
[09/12 09:11:48     89s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Post-balance tidy up or trial balance steps
[09/12 09:11:48     89s] Synthesizing clock trees done.
[09/12 09:11:48     89s] Tidy Up And Update Timing...
[09/12 09:11:48     89s] Connecting clock gate test enables...
[09/12 09:11:48     89s] Connecting clock gate test enables done.
[09/12 09:11:48     89s] External - Set all clocks to propagated mode...
[09/12 09:11:48     89s] Innovus updating I/O latencies
[09/12 09:11:48     89s] #################################################################################
[09/12 09:11:48     89s] # Design Stage: PreRoute
[09/12 09:11:48     89s] # Design Name: mtm_Alu
[09/12 09:11:48     89s] # Design Mode: 180nm
[09/12 09:11:48     89s] # Analysis Mode: MMMC OCV 
[09/12 09:11:48     89s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:48     89s] # Signoff Settings: SI Off 
[09/12 09:11:48     89s] #################################################################################
[09/12 09:11:48     89s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:48     89s] Calculate early delays in OCV mode...
[09/12 09:11:48     89s] Calculate late delays in OCV mode...
[09/12 09:11:48     89s] Calculate late delays in OCV mode...
[09/12 09:11:48     89s] Calculate early delays in OCV mode...
[09/12 09:11:48     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1156.6M, InitMEM = 1156.6M)
[09/12 09:11:48     89s] Start delay calculation (fullDC) (1 T). (MEM=1156.62)
[09/12 09:11:48     89s] End AAE Lib Interpolated Model. (MEM=1156.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:48     89s] Total number of fetched objects 1939
[09/12 09:11:48     89s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:48     89s] Total number of fetched objects 1939
[09/12 09:11:48     89s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:48     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:48     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:48     89s] End delay calculation. (MEM=1198.39 CPU=0:00:00.1 REAL=0:00:00.0)
[09/12 09:11:48     89s] End delay calculation (fullDC). (MEM=1198.39 CPU=0:00:00.2 REAL=0:00:00.0)
[09/12 09:11:48     89s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1198.4M) ***
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.551205
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -min -rise -0.551205 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.551205
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -min -rise -0.551205 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.571067
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -min -fall -0.571067 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.571067
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -min -fall -0.571067 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.551205
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -max -rise -0.551205 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.551205
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -max -rise -0.551205 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.571067
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -max -fall -0.571067 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.571067
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -max -fall -0.571067 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.326782
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -min -rise -0.326782 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.326782
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -min -rise -0.326782 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.331028
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -min -fall -0.331028 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.331028
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -min -fall -0.331028 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.326782
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -max -rise -0.326782 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.326782
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -max -rise -0.326782 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.331028
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -early -max -fall -0.331028 [get_pins clk]
[09/12 09:11:48     89s] 	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.331028
[09/12 09:11:48     89s] 	 Executing: set_clock_latency -source -late -max -fall -0.331028 [get_pins clk]
[09/12 09:11:48     89s] Setting all clocks to propagated mode.
[09/12 09:11:48     89s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/12 09:11:48     89s] Clock DAG stats after update timingGraph:
[09/12 09:11:48     89s]   cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:11:48     89s]   cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:11:48     89s]   cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:11:48     89s]   sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:11:48     89s]   wire capacitance : top=0.000pF, trunk=0.086pF, leaf=0.563pF, total=0.649pF
[09/12 09:11:48     89s]   wire lengths     : top=0.000um, trunk=692.450um, leaf=4285.710um, total=4978.160um
[09/12 09:11:48     89s] Clock DAG net violations after update timingGraph: none
[09/12 09:11:48     89s] Clock DAG primary half-corner transition distribution after update timingGraph:
[09/12 09:11:48     89s]   Trunk : target=0.300ns count=2 avg=0.230ns sd=0.042ns min=0.200ns max=0.260ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:11:48     89s]   Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.013ns min=0.265ns max=0.298ns {9 <= 0.300ns}
[09/12 09:11:48     89s] Clock DAG library cell distribution after update timingGraph {count}:
[09/12 09:11:48     89s]    Bufs: UCL_BUF8_2: 10 
[09/12 09:11:48     89s] Primary reporting skew group after update timingGraph:
[09/12 09:11:48     89s]   skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s] Skew group summary after update timingGraph:
[09/12 09:11:48     89s]   skew_group clk/standard_cm: insertion delay [min=0.539, max=0.562, avg=0.552, sd=0.006], skew [0.023 vs 0.202], 100% {0.539, 0.562} (wid=0.027 ws=0.020) (gid=0.542 gs=0.012)
[09/12 09:11:48     89s] Clock network insertion delays are now [0.539ns, 0.562ns] average 0.552ns std.dev 0.006ns
[09/12 09:11:48     89s] Logging CTS constraint violations...
[09/12 09:11:48     89s]   No violations found.
[09/12 09:11:48     89s] Logging CTS constraint violations done.
[09/12 09:11:48     89s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   Tidy Up And Update Timing
[09/12 09:11:48     89s] Runtime done. (took cpu=0:00:12.2 real=0:00:12.4)
[09/12 09:11:48     89s] Runtime Report Coverage % = 96.9
[09/12 09:11:48     89s] Runtime Summary
[09/12 09:11:48     89s] ===============
[09/12 09:11:48     89s] Clock Runtime:  (43%) Core CTS           5.29 (Init 0.53, Construction 2.86, Implementation 0.95, eGRPC 0.39, PostConditioning 0.24, Other 0.32)
[09/12 09:11:48     89s] Clock Runtime:  (49%) CTS services       5.97 (RefinePlace 0.15, EarlyGlobalClock 0.42, NanoRoute 5.29, ExtractRC 0.11)
[09/12 09:11:48     89s] Clock Runtime:   (6%) Other CTS          0.79 (Init 0.18, CongRepair 0.21, TimingUpdate 0.40)
[09/12 09:11:48     89s] Clock Runtime: (100%) Total             12.05
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] Runtime Summary:
[09/12 09:11:48     89s] ================
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] ------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s] wall   % time  children  called  name
[09/12 09:11:48     89s] ------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s] 12.44  100.00   12.44      0       
[09/12 09:11:48     89s] 12.44  100.00   12.05      1     Runtime
[09/12 09:11:48     89s]  0.07    0.58    0.05      1     CCOpt::Phase::Initialization
[09/12 09:11:48     89s]  0.05    0.39    0.02      1       Check Prerequisites
[09/12 09:11:48     89s]  0.02    0.14    0.00      1         Leaving CCOpt scope - CheckPlace
[09/12 09:11:48     89s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[09/12 09:11:48     89s]  0.59    4.77    0.51      1     CCOpt::Phase::PreparingToBalance
[09/12 09:11:48     89s]  0.17    1.34    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[09/12 09:11:48     89s]  0.02    0.13    0.00      1       Legalization setup
[09/12 09:11:48     89s]  0.33    2.62    0.00      1       Validating CTS configuration
[09/12 09:11:48     89s]  0.05    0.38    0.00      1     Preparing To Balance
[09/12 09:11:48     89s]  2.94   23.65    2.88      1     CCOpt::Phase::Construction
[09/12 09:11:48     89s]  0.87    7.01    0.82      1       Stage::Clustering
[09/12 09:11:48     89s]  0.75    6.02    0.64      1         Clustering
[09/12 09:11:48     89s]  0.02    0.14    0.00      1           Initialize for clustering
[09/12 09:11:48     89s]  0.48    3.89    0.00      1           Bottom-up phase
[09/12 09:11:48     89s]  0.13    1.07    0.06      1           Legalizing clock trees
[09/12 09:11:48     89s]  0.06    0.46    0.00      1             Leaving CCOpt scope - ClockRefiner
[09/12 09:11:48     89s]  0.08    0.61    0.02      1         Update congestion based capacitance
[09/12 09:11:48     89s]  0.02    0.17    0.00      1           Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]  0.09    0.75    0.06      1       Stage::DRV Fixing
[09/12 09:11:48     89s]  0.03    0.22    0.00      1         Fixing clock tree slew time and max cap violations
[09/12 09:11:48     89s]  0.03    0.22    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[09/12 09:11:48     89s]  1.92   15.41    1.80      1       Stage::Insertion Delay Reduction
[09/12 09:11:48     89s]  0.31    2.52    0.00      1         Removing unnecessary root buffering
[09/12 09:11:48     89s]  0.03    0.20    0.00      1         Removing unconstrained drivers
[09/12 09:11:48     89s]  0.05    0.43    0.00      1         Reducing insertion delay 1
[09/12 09:11:48     89s]  0.32    2.59    0.00      1         Removing longest path buffering
[09/12 09:11:48     89s]  1.09    8.75    0.00      1         Reducing insertion delay 2
[09/12 09:11:48     89s]  1.01    8.10    0.92      1     CCOpt::Phase::Implementation
[09/12 09:11:48     89s]  0.14    1.11    0.08      1       Stage::Reducing Power
[09/12 09:11:48     89s]  0.03    0.20    0.00      1         Improving clock tree routing
[09/12 09:11:48     89s]  0.03    0.23    0.00      1         Reducing clock tree power 1
[09/12 09:11:48     89s]  0.03    0.22    0.00      1         Reducing clock tree power 2
[09/12 09:11:48     89s]  0.45    3.62    0.36      1       Stage::Balancing
[09/12 09:11:48     89s]  0.20    1.64    0.08      1         Approximately balancing fragments step
[09/12 09:11:48     89s]  0.02    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[09/12 09:11:48     89s]  0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[09/12 09:11:48     89s]  0.03    0.21    0.00      1           Moving gates to improve sub-tree skew
[09/12 09:11:48     89s]  0.03    0.20    0.00      1           Approximately balancing fragments bottom up
[09/12 09:11:48     89s]  0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[09/12 09:11:48     89s]  0.03    0.21    0.00      1         Improving fragments clock skew
[09/12 09:11:48     89s]  0.08    0.61    0.01      1         Approximately balancing step
[09/12 09:11:48     89s]  0.01    0.08    0.00      1           Resolve constraints - Approximately balancing
[09/12 09:11:48     89s]  0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[09/12 09:11:48     89s]  0.03    0.20    0.00      1         Fixing clock tree overload
[09/12 09:11:48     89s]  0.02    0.20    0.00      1         Approximately balancing paths
[09/12 09:11:48     89s]  0.26    2.10    0.13      1       Stage::Polishing
[09/12 09:11:48     89s]  0.02    0.14    0.00      1         Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]  0.03    0.25    0.00      1         Merging balancing drivers for power
[09/12 09:11:48     89s]  0.03    0.21    0.00      1         Improving clock skew
[09/12 09:11:48     89s]  0.03    0.24    0.00      1         Reducing clock tree power 3
[09/12 09:11:48     89s]  0.03    0.21    0.00      1         Improving insertion delay
[09/12 09:11:48     89s]  0.07    0.59    0.04      1       Stage::Updating netlist
[09/12 09:11:48     89s]  0.04    0.31    0.00      1         Leaving CCOpt scope - ClockRefiner
[09/12 09:11:48     89s]  0.70    5.67    0.51      1     CCOpt::Phase::eGRPC
[09/12 09:11:48     89s]  0.30    2.40    0.24      1       Leaving CCOpt scope - Routing Tools
[09/12 09:11:48     89s]  0.24    1.90    0.00      1         Early Global Route - eGR only step
[09/12 09:11:48     89s]  0.02    0.13    0.00      1       Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]  0.01    0.12    0.00      1       Reset bufferability constraints
[09/12 09:11:48     89s]  0.03    0.28    0.00      1       Moving buffers
[09/12 09:11:48     89s]  0.00    0.01    0.00      1         Violation analysis
[09/12 09:11:48     89s]  0.01    0.10    0.00      1       Recomputing CTS skew targets
[09/12 09:11:48     89s]  0.06    0.45    0.05      1       Initial Pass of Downsizing Clock Tree Cells
[09/12 09:11:48     89s]  0.02    0.19    0.00      1         Artificially removing long paths
[09/12 09:11:48     89s]  0.02    0.18    0.00      1         Reverting Artificially removing long paths
[09/12 09:11:48     89s]  0.01    0.07    0.00      1       Fixing DRVs
[09/12 09:11:48     89s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[09/12 09:11:48     89s]  0.01    0.11    0.00      1       Violation analysis
[09/12 09:11:48     89s]  0.06    0.47    0.00      1       Leaving CCOpt scope - ClockRefiner
[09/12 09:11:48     89s]  6.00   48.21    5.90      1     CCOpt::Phase::Routing
[09/12 09:11:48     89s]  0.05    0.38    0.00      1       Update timing and DAG stats before routing clock trees
[09/12 09:11:48     89s]  5.83   46.88    5.68      1       Leaving CCOpt scope - Routing Tools
[09/12 09:11:48     89s]  0.18    1.46    0.00      1         Early Global Route - eGR->NR step
[09/12 09:11:48     89s]  5.29   42.52    0.00      1         NanoRoute
[09/12 09:11:48     89s]  0.21    1.71    0.00      1         Congestion Repair
[09/12 09:11:48     89s]  0.02    0.20    0.00      1       Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]  0.27    2.14    0.09      1     CCOpt::Phase::PostConditioning
[09/12 09:11:48     89s]  0.00    0.00    0.00      1       Reset bufferability constraints
[09/12 09:11:48     89s]  0.01    0.10    0.00      1       Upsizing to fix DRVs
[09/12 09:11:48     89s]  0.01    0.12    0.00      1       Recomputing CTS skew targets
[09/12 09:11:48     89s]  0.01    0.09    0.00      1       Fixing DRVs
[09/12 09:11:48     89s]  0.01    0.09    0.00      1       Buffering to fix DRVs
[09/12 09:11:48     89s]  0.01    0.08    0.00      1       Fixing Skew by cell sizing
[09/12 09:11:48     89s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[09/12 09:11:48     89s]  0.03    0.22    0.00      1       Leaving CCOpt scope - extractRC
[09/12 09:11:48     89s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[09/12 09:11:48     89s]  0.01    0.09    0.00      1     Post-balance tidy up or trial balance steps
[09/12 09:11:48     89s]  0.42    3.34    0.40      1     Tidy Up And Update Timing
[09/12 09:11:48     89s]  0.40    3.20    0.00      1       External - Set all clocks to propagated mode
[09/12 09:11:48     89s] ------------------------------------------------------------------------------------------------------------------
[09/12 09:11:48     89s] 
[09/12 09:11:48     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:11:48     89s] Synthesizing clock trees with CCOpt done.
[09/12 09:11:48     89s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:48     89s] UM:                                                                   cts
[09/12 09:11:49     89s] Set place::cacheFPlanSiteMark to 0
[09/12 09:11:49     89s] (ccopt_design): dumping clock statistics to metric
[09/12 09:11:49     89s] Ignoring AAE DB Resetting ...
[09/12 09:11:49     89s] Updating timing graph...
[09/12 09:11:49     89s]   
[09/12 09:11:49     89s]   Leaving CCOpt scope - BuildTimeGraph...
[09/12 09:11:49     89s] #################################################################################
[09/12 09:11:49     89s] # Design Stage: PreRoute
[09/12 09:11:49     89s] # Design Name: mtm_Alu
[09/12 09:11:49     89s] # Design Mode: 180nm
[09/12 09:11:49     89s] # Analysis Mode: MMMC OCV 
[09/12 09:11:49     89s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:11:49     89s] # Signoff Settings: SI Off 
[09/12 09:11:49     89s] #################################################################################
[09/12 09:11:49     90s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:11:49     90s] Calculate early delays in OCV mode...
[09/12 09:11:49     90s] Calculate late delays in OCV mode...
[09/12 09:11:49     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 1188.8M, InitMEM = 1188.8M)
[09/12 09:11:49     90s] Start delay calculation (fullDC) (1 T). (MEM=1188.78)
[09/12 09:11:49     90s] End AAE Lib Interpolated Model. (MEM=1188.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:49     90s] Total number of fetched objects 1939
[09/12 09:11:49     90s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:11:49     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:49     90s] End delay calculation. (MEM=1188.78 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:11:49     90s] End delay calculation (fullDC). (MEM=1188.78 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:11:49     90s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1188.8M) ***
[09/12 09:11:49     90s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/12 09:11:49     90s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:49     90s] UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
[09/12 09:11:49     90s] Updating timing graph done.
[09/12 09:11:49     90s] Updating latch analysis...
[09/12 09:11:49     90s]   Leaving CCOpt scope - Updating latch analysis...
[09/12 09:11:49     90s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:11:49     90s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:49     90s] UM:                                                                   Leaving CCOpt scope - Updating latch analysis
[09/12 09:11:49     90s] Updating latch analysis done.
[09/12 09:11:49     90s] End AAE Lib Interpolated Model. (MEM=1188.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:49     90s] UM: Capturing floorplan image ...
[09/12 09:11:49     90s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:49     90s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:11:49     90s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:49     90s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
[09/12 09:11:49     90s] [hotspot] | normalized |          8.00 |         27.00 |
[09/12 09:11:49     90s] [hotspot] +------------+---------------+---------------+
[09/12 09:11:49     90s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:11:49     90s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1214.3M
[09/12 09:11:49     90s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1214.3M
[09/12 09:11:49     90s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1214.3M
[09/12 09:11:49     90s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1214.3M
[09/12 09:11:49     90s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1214.3M
[09/12 09:11:49     90s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1214.3M
[09/12 09:11:49     90s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:11:49     90s] UM:          12.9             13                                      ccopt_design
[09/12 09:11:49     90s] 
[09/12 09:11:49     90s] *** Summary of all messages that are not suppressed in this session:
[09/12 09:11:49     90s] Severity  ID               Count  Summary                                  
[09/12 09:11:49     90s] WARNING   IMPCCOPT-1041        1  The cts_source_output_max_transition_tim...
[09/12 09:11:49     90s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[09/12 09:11:49     90s] WARNING   IMPCCOPT-1182        1  The cts_clock_gating_cells property has ...
[09/12 09:11:49     90s] WARNING   IMPCCOPT-5067     3861  Top layer net attribute %d is higher tha...
[09/12 09:11:49     90s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[09/12 09:11:49     90s] *** Message Summary: 3867 warning(s), 0 error(s)
[09/12 09:11:49     90s] 
[09/12 09:11:49     90s] @file(07_clock_tree_synthesis.tcl) 19: report_clock_trees -summary -out_file $reportDir/07_clock_tree_summary.txt
[09/12 09:11:49     90s] End AAE Lib Interpolated Model. (MEM=1204.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:11:50     91s] @file(07_clock_tree_synthesis.tcl) 20: report_clock_tree_structure -out_file $reportDir/07_clock_tree_structure.txt
[09/12 09:11:50     91s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/07_clock_tree_synthesis.tcl
[09/12 09:11:50     91s] @innovus 9> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/08_post_cts_optimization.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/08_post_cts_optimization.tcl
[09/12 09:12:03     92s] @file(08_post_cts_optimization.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:12:03     92s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:12:03     92s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:12:03     92s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:12:03     92s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:12:03     92s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:12:03     92s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:12:03     92s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:12:03     92s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:12:03     92s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:12:03     92s] }
[09/12 09:12:03     92s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:12:03     92s] @file(08_post_cts_optimization.tcl) 9: opt_design -post_cts -report_prefix 08a_postCts_setup -report_dir $reportDir
[09/12 09:12:03     92s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:12:03     92s] #spOpts: N=180 
[09/12 09:12:03     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1204.8M
[09/12 09:12:03     92s] Core basic site is CoreSite
[09/12 09:12:03     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:03     92s] Mark StBox On SiteArr starts
[09/12 09:12:03     92s] Mark StBox On SiteArr ends
[09/12 09:12:03     92s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1204.8M
[09/12 09:12:03     92s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:03     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1204.8M
[09/12 09:12:03     92s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:12:03     92s] GigaOpt running with 1 threads.
[09/12 09:12:03     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1204.8M
[09/12 09:12:03     92s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:03     92s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:       Starting CMU at level 4, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1204.8M
[09/12 09:12:03     92s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1204.8M
[09/12 09:12:03     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1204.8MB).
[09/12 09:12:03     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1204.8M
[09/12 09:12:03     92s] 
[09/12 09:12:03     92s] Creating Lib Analyzer ...
[09/12 09:12:03     92s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:12:03     92s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:12:03     92s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:12:03     92s] 
[09/12 09:12:03     92s] Creating Lib Analyzer, finished. 
[09/12 09:12:03     92s] Effort level <high> specified for reg2reg path_group
[09/12 09:12:04     92s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 906.2M, totSessionCpu=0:01:33 **
[09/12 09:12:04     92s] *** opt_design -post_cts ***
[09/12 09:12:04     92s] DRC Margin: user margin 0.0; extra margin 0.2
[09/12 09:12:04     92s] Hold Target Slack: user slack 0
[09/12 09:12:04     92s] Setup Target Slack: user slack 0; extra slack 0.1
[09/12 09:12:04     92s] setUsefulSkewMode -ecoRoute false
[09/12 09:12:04     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1082.8M
[09/12 09:12:04     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1082.8M
[09/12 09:12:04     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1082.8M
[09/12 09:12:04     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1082.8M
[09/12 09:12:04     92s] Deleting Cell Server ...
[09/12 09:12:04     92s] Multi-VT timing optimization disabled based on library information.
[09/12 09:12:04     92s] Deleting Lib Analyzer.
[09/12 09:12:04     92s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:04     92s] Summary for sequential cells identification: 
[09/12 09:12:04     92s]   Identified SBFF number: 6
[09/12 09:12:04     92s]   Identified MBFF number: 0
[09/12 09:12:04     92s]   Identified SB Latch number: 0
[09/12 09:12:04     92s]   Identified MB Latch number: 0
[09/12 09:12:04     92s]   Not identified SBFF number: 0
[09/12 09:12:04     92s]   Not identified MBFF number: 0
[09/12 09:12:04     92s]   Not identified SB Latch number: 0
[09/12 09:12:04     92s]   Not identified MB Latch number: 0
[09/12 09:12:04     92s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:04     92s] Creating Cell Server, finished. 
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s]  Visiting view : WC_av
[09/12 09:12:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:12:04     92s]  Visiting view : BC_av
[09/12 09:12:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:12:04     92s]  Setting StdDelay to 75.30
[09/12 09:12:04     92s] Deleting Cell Server ...
[09/12 09:12:04     92s] Start to check current routing status for nets...
[09/12 09:12:04     92s] All nets are already routed correctly.
[09/12 09:12:04     92s] End to check current routing status for nets (mem=1082.8M)
[09/12 09:12:04     92s] Compute RC Scale Done ...
[09/12 09:12:04     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1140.0M
[09/12 09:12:04     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1140.0M
[09/12 09:12:04     92s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1140.0M
[09/12 09:12:04     92s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:1140.0M
[09/12 09:12:04     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1140.0M
[09/12 09:12:04     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1140.0M
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s] ------------------------------------------------------------
[09/12 09:12:04     92s]              Initial Summary                             
[09/12 09:12:04     92s] ------------------------------------------------------------
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s] Setup views included:
[09/12 09:12:04     92s]  WC_av 
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s] +--------------------+---------+---------+---------+
[09/12 09:12:04     92s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:04     92s] +--------------------+---------+---------+---------+
[09/12 09:12:04     92s] |           WNS (ns):| 46.758  | 81.275  | 46.758  |
[09/12 09:12:04     92s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:04     92s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:04     92s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:04     92s] +--------------------+---------+---------+---------+
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s] +----------------+-------------------------------+------------------+
[09/12 09:12:04     92s] |                |              Real             |       Total      |
[09/12 09:12:04     92s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:04     92s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:04     92s] +----------------+------------------+------------+------------------+
[09/12 09:12:04     92s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:04     92s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:04     92s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:04     92s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:04     92s] +----------------+------------------+------------+------------------+
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s] Density: 53.210%
[09/12 09:12:04     92s] ------------------------------------------------------------
[09/12 09:12:04     92s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 901.5M, totSessionCpu=0:01:33 **
[09/12 09:12:04     92s] ** INFO : this run is activating low effort ccoptDesign flow
[09/12 09:12:04     92s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:12:04     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1078.8M
[09/12 09:12:04     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1078.8M
[09/12 09:12:04     92s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:04     92s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1078.8M
[09/12 09:12:04     92s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1078.8M
[09/12 09:12:04     92s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1078.8M
[09/12 09:12:04     92s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.002, MEM:1078.8M
[09/12 09:12:04     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1078.8MB).
[09/12 09:12:04     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1078.8M
[09/12 09:12:04     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1078.8M
[09/12 09:12:04     92s] #optDebug: fT-E <X 1 0 0 0>
[09/12 09:12:04     92s] #optDebug: fT-E <X 1 0 0 0>
[09/12 09:12:04     92s] *** Starting optimizing excluded clock nets MEM= 1078.8M) ***
[09/12 09:12:04     92s] *info: No excluded clock nets to be optimized.
[09/12 09:12:04     92s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1078.8M) ***
[09/12 09:12:04     92s] *** Starting optimizing excluded clock nets MEM= 1078.8M) ***
[09/12 09:12:04     92s] *info: No excluded clock nets to be optimized.
[09/12 09:12:04     92s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1078.8M) ***
[09/12 09:12:04     92s] Info: Done creating the CCOpt slew target map.
[09/12 09:12:04     92s] *** Timing Is met
[09/12 09:12:04     92s] *** Check timing (0:00:00.0)
[09/12 09:12:04     92s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:04     92s] Summary for sequential cells identification: 
[09/12 09:12:04     92s]   Identified SBFF number: 6
[09/12 09:12:04     92s]   Identified MBFF number: 0
[09/12 09:12:04     92s]   Identified SB Latch number: 0
[09/12 09:12:04     92s]   Identified MB Latch number: 0
[09/12 09:12:04     92s]   Not identified SBFF number: 0
[09/12 09:12:04     92s]   Not identified MBFF number: 0
[09/12 09:12:04     92s]   Not identified SB Latch number: 0
[09/12 09:12:04     92s]   Not identified MB Latch number: 0
[09/12 09:12:04     92s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:04     92s] Creating Cell Server, finished. 
[09/12 09:12:04     92s] 
[09/12 09:12:04     92s]  Visiting view : WC_av
[09/12 09:12:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:12:04     92s]  Visiting view : BC_av
[09/12 09:12:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:12:04     92s]  Setting StdDelay to 75.30
[09/12 09:12:04     92s] **INFO: Flow update: Design timing is met.
[09/12 09:12:04     92s] **INFO: Flow update: Design timing is met.
[09/12 09:12:04     92s] Info: 11 nets with fixed/cover wires excluded.
[09/12 09:12:04     92s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:12:04     92s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=1076.8M
[09/12 09:12:04     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=1080.8M
[09/12 09:12:04     93s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:12:04     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1214.3M
[09/12 09:12:04     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1214.3M
[09/12 09:12:04     93s] #spOpts: N=180 
[09/12 09:12:04     93s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1214.3M
[09/12 09:12:04     93s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1214.3M
[09/12 09:12:04     93s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1214.3M
[09/12 09:12:04     93s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1214.3M
[09/12 09:12:04     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1214.3MB).
[09/12 09:12:04     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1214.3M
[09/12 09:12:04     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1214.3M
[09/12 09:12:04     93s] 
[09/12 09:12:04     93s] Creating Lib Analyzer ...
[09/12 09:12:04     93s] Begin: Area Reclaim Optimization
[09/12 09:12:04     93s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:12:04     93s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:12:04     93s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:12:04     93s] 
[09/12 09:12:04     93s] Creating Lib Analyzer, finished. 
[09/12 09:12:04     93s] 
[09/12 09:12:04     93s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[09/12 09:12:04     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1238.3M
[09/12 09:12:04     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1238.3M
[09/12 09:12:04     93s] Usable buffer cells for single buffer setup transform:
[09/12 09:12:04     93s] UCL_BUF UCL_BUF4 UCL_BUF8_2 
[09/12 09:12:04     93s] Number of usable buffer cells above: 3
[09/12 09:12:04     93s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 53.21
[09/12 09:12:04     93s] +----------+---------+--------+--------+------------+--------+
[09/12 09:12:04     93s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/12 09:12:04     93s] +----------+---------+--------+--------+------------+--------+
[09/12 09:12:04     93s] |    53.21%|        -|   0.100|   0.000|   0:00:00.0| 1238.3M|
[09/12 09:12:05     93s] |    53.21%|        1|   0.100|   0.000|   0:00:01.0| 1238.3M|
[09/12 09:12:05     93s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
[09/12 09:12:05     93s] |    53.21%|        0|   0.100|   0.000|   0:00:00.0| 1238.3M|
[09/12 09:12:05     93s] |    53.13%|        3|   0.100|   0.000|   0:00:00.0| 1238.3M|
[09/12 09:12:05     93s] |    53.13%|        0|   0.100|   0.000|   0:00:00.0| 1238.3M|
[09/12 09:12:05     93s] |    53.13%|        0|   0.100|   0.000|   0:00:00.0[09/12 09:12:05     93s] #optDebug: <stH: 5.7600 MiSeL: 86.7230>
| 1238.3M|
[09/12 09:12:05     93s] |    53.13%|        0|   0.100|   0.000|   0:00:00.0| 1238.3M|
[09/12 09:12:05     93s] +----------+---------+--------+--------+------------+--------+
[09/12 09:12:05     93s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 53.13
[09/12 09:12:05     93s] 
[09/12 09:12:05     93s] ** Summary: Restruct = 1 Buffer Deletion = 3 Declone = 0 Resize = 0 **
[09/12 09:12:05     93s] --------------------------------------------------------------
[09/12 09:12:05     93s] |                                   | Total     | Sequential |
[09/12 09:12:05     93s] --------------------------------------------------------------
[09/12 09:12:05     93s] | Num insts resized                 |       0  |       0    |
[09/12 09:12:05     93s] | Num insts undone                  |       0  |       0    |
[09/12 09:12:05     93s] | Num insts Downsized               |       0  |       0    |
[09/12 09:12:05     93s] | Num insts Samesized               |       0  |       0    |
[09/12 09:12:05     93s] | Num insts Upsized                 |       0  |       0    |
[09/12 09:12:05     93s] | Num multiple commits+uncommits    |       0  |       -    |
[09/12 09:12:05     93s] --------------------------------------------------------------
[09/12 09:12:05     93s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[09/12 09:12:05     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1238.3M
[09/12 09:12:05     93s] *** Starting place_detail (0:01:34 mem=1238.3M) ***
[09/12 09:12:05     93s] Total net bbox length = 6.353e+04 (3.070e+04 3.283e+04) (ext = 3.487e+02)
[09/12 09:12:05     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:05     93s] Starting refinePlace ...
[09/12 09:12:05     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:05     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1238.3MB) @(0:01:34 - 0:01:34).
[09/12 09:12:05     93s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:05     93s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1238.3MB
[09/12 09:12:05     93s] Statistics of distance of Instance movement in refine placement:
[09/12 09:12:05     93s]   maximum (X+Y) =         0.00 um
[09/12 09:12:05     93s]   mean    (X+Y) =         0.00 um
[09/12 09:12:05     93s] Total instances moved : 0
[09/12 09:12:05     93s] Summary Report:
[09/12 09:12:05     93s] Instances move: 0 (out of 1593 movable)
[09/12 09:12:05     93s] Instances flipped: 0
[09/12 09:12:05     93s] Mean displacement: 0.00 um
[09/12 09:12:05     93s] Max displacement: 0.00 um 
[09/12 09:12:05     93s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1238.3MB) @(0:01:34 - 0:01:34).
[09/12 09:12:05     93s] Total net bbox length = 6.353e+04 (3.070e+04 3.283e+04) (ext = 3.487e+02)
[09/12 09:12:05     93s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1238.3MB
[09/12 09:12:05     93s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.017, MEM:1238.3M
[09/12 09:12:05     93s] *** Finished place_detail (0:01:34 mem=1238.3M) ***
[09/12 09:12:05     93s] *** maximum move = 0.00 um ***
[09/12 09:12:05     93s] *** Finished re-routing un-routed nets (1238.3M) ***
[09/12 09:12:05     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1238.3M
[09/12 09:12:05     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1238.3M
[09/12 09:12:05     93s] 
[09/12 09:12:05     93s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1238.3M) ***
[09/12 09:12:05     93s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1096.79M, totSessionCpu=0:01:34).
[09/12 09:12:05     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1096.8M
[09/12 09:12:05     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1096.8M
[09/12 09:12:05     94s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:05     94s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:05     94s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:05     94s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:05     94s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:12:05     94s] [PSP]     Initial Peak syMemory usage = 1096.8 MB
[09/12 09:12:05     94s] (I)       Reading DB...
[09/12 09:12:05     94s] (I)       before initializing RouteDB syMemory usage = 1096.8 MB
[09/12 09:12:05     94s] (I)       congestionReportName   : 
[09/12 09:12:05     94s] (I)       layerRangeFor2DCongestion : 
[09/12 09:12:05     94s] (I)       buildTerm2TermWires    : 1
[09/12 09:12:05     94s] (I)       doTrackAssignment      : 1
[09/12 09:12:05     94s] (I)       dumpBookshelfFiles     : 0
[09/12 09:12:05     94s] (I)       numThreads             : 1
[09/12 09:12:05     94s] (I)       bufferingAwareRouting  : false
[09/12 09:12:05     94s] (I)       honorPin               : false
[09/12 09:12:05     94s] (I)       honorPinGuide          : true
[09/12 09:12:05     94s] (I)       honorPartition         : false
[09/12 09:12:05     94s] (I)       allowPartitionCrossover: false
[09/12 09:12:05     94s] (I)       honorSingleEntry       : true
[09/12 09:12:05     94s] (I)       honorSingleEntryStrong : true
[09/12 09:12:05     94s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:12:05     94s] (I)       handleViaSpacingRule   : false
[09/12 09:12:05     94s] (I)       handleEolSpacingRule   : false
[09/12 09:12:05     94s] (I)       PDConstraint           : none
[09/12 09:12:05     94s] (I)       expBetterNDRHandling   : false
[09/12 09:12:05     94s] (I)       routingEffortLevel     : 3
[09/12 09:12:05     94s] (I)       effortLevel            : standard
[09/12 09:12:05     94s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:12:05     94s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:12:05     94s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:12:05     94s] (I)       numRowsPerGCell        : 1
[09/12 09:12:05     94s] (I)       speedUpLargeDesign     : 0
[09/12 09:12:05     94s] (I)       multiThreadingTA       : 1
[09/12 09:12:05     94s] (I)       blkAwareLayerSwitching : 1
[09/12 09:12:05     94s] (I)       optimizationMode       : false
[09/12 09:12:05     94s] (I)       routeSecondPG          : false
[09/12 09:12:05     94s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:12:05     94s] [NR-eGR] minRouteLayer          : 2
[09/12 09:12:05     94s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:12:05     94s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:12:05     94s] (I)       punchThroughDistance   : 500.00
[09/12 09:12:05     94s] (I)       scenicBound            : 1.15
[09/12 09:12:05     94s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:12:05     94s] (I)       source-to-sink ratio   : 0.00
[09/12 09:12:05     94s] (I)       targetCongestionRatioH : 1.00
[09/12 09:12:05     94s] (I)       targetCongestionRatioV : 1.00
[09/12 09:12:05     94s] (I)       layerCongestionRatio   : 0.70
[09/12 09:12:05     94s] (I)       m1CongestionRatio      : 0.10
[09/12 09:12:05     94s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:12:05     94s] (I)       localRouteEffort       : 1.00
[09/12 09:12:05     94s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:12:05     94s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:12:05     94s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:12:05     94s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:12:05     94s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:12:05     94s] (I)       routeVias              : 
[09/12 09:12:05     94s] (I)       readTROption           : true
[09/12 09:12:05     94s] (I)       extraSpacingFactor     : 1.00
[09/12 09:12:05     94s] (I)       routeSelectedNetsOnly  : false
[09/12 09:12:05     94s] (I)       clkNetUseMaxDemand     : false
[09/12 09:12:05     94s] (I)       extraDemandForClocks   : 0
[09/12 09:12:05     94s] (I)       steinerRemoveLayers    : false
[09/12 09:12:05     94s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:12:05     94s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:12:05     94s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:12:05     94s] (I)       similarTopologyRoutingFast : false
[09/12 09:12:05     94s] (I)       spanningTreeRefinement : false
[09/12 09:12:05     94s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:12:05     94s] (I)       starting read tracks
[09/12 09:12:05     94s] (I)       build grid graph
[09/12 09:12:05     94s] (I)       build grid graph start
[09/12 09:12:05     94s] (I)       build grid graph end
[09/12 09:12:05     94s] (I)       numViaLayers=6
[09/12 09:12:05     94s] (I)       [09/12 09:12:05     94s] [NR-eGR] Layer1 has no routable track
[09/12 09:12:05     94s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:12:05     94s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:12:05     94s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:12:05     94s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:12:05     94s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:12:05     94s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:12:05     94s] (I)       end build via table
[09/12 09:12:05     94s] [NR-eGR] numRoutingBlks=0 numInstBlks=3171 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:12:05     94s] [NR-eGR] numPreroutedNet = 11  numPreroutedWires = 1110
[09/12 09:12:05     94s] (I)       readDataFromPlaceDB
[09/12 09:12:05     94s] (I)       Read net information..
[09/12 09:12:05     94s] (I)       Read testcase time = 0.000 seconds
[09/12 09:12:05     94s] 
[09/12 09:12:05     94s] (I)       read default dcut vias
[09/12 09:12:05     94s] (I)       [09/12 09:12:05     94s] [NR-eGR] Read numTotalNets=1667  numIgnoredNets=11
Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:12:05     94s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:12:05     94s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:12:05     94s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:12:05     94s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:12:05     94s] (I)       build grid graph start
[09/12 09:12:05     94s] (I)       build grid graph end
[09/12 09:12:05     94s] (I)       Model blockage into capacity
[09/12 09:12:05     94s] (I)       Read numBlocks=5576  numPreroutedWires=1110  numCapScreens=0
[09/12 09:12:05     94s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:12:05     94s] (I)       blocked area on Layer2 : 39514844000  (32.96%)
[09/12 09:12:05     94s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:12:05     94s] (I)       Modeling time = 0.000 seconds
[09/12 09:12:05     94s] 
[09/12 09:12:05     94s] (I)       Number of ignored nets = 11
[09/12 09:12:05     94s] (I)       Number of fixed nets = 11.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:12:05     94s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:12:05     94s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:12:05     94s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1096.8 MB
[09/12 09:12:05     94s] (I)       Ndr track 0 does not exist
[09/12 09:12:05     94s] (I)       Ndr track 0 does not exist
[09/12 09:12:05     94s] (I)       Layer1  viaCost=200.00
[09/12 09:12:05     94s] (I)       Layer2  viaCost=300.00
[09/12 09:12:05     94s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:12:05     94s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:12:05     94s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:12:05     94s] (I)       Site Width          :   720  (dbu)
[09/12 09:12:05     94s] (I)       Row Height          :  5760  (dbu)
[09/12 09:12:05     94s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:12:05     94s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:12:05     94s] (I)       grid                :    61    60     3
[09/12 09:12:05     94s] (I)       vertical capacity   :     0  5760     0
[09/12 09:12:05     94s] (I)       horizontal capacity :     0     0  5760
[09/12 09:12:05     94s] (I)       Default wire width  :   240   280   280
[09/12 09:12:05     94s] (I)       Default wire space  :   240   280   280
[09/12 09:12:05     94s] (I)       Default pitch size  :   480   640   640
[09/12 09:12:05     94s] (I)       First Track Coord   :     0   640   640
[09/12 09:12:05     94s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:12:05     94s] (I)       Total num of tracks :     0   550   540
[09/12 09:12:05     94s] (I)       Num of masks        :     1     1     1
[09/12 09:12:05     94s] (I)       Num of trim masks   :     0     0     0
[09/12 09:12:05     94s] (I)       --------------------------------------------------------
[09/12 09:12:05     94s] 
[09/12 09:12:05     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:05     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:05     94s] (I)       NumUsedTracks:  L1=2[09/12 09:12:05     94s] [NR-eGR] ============ Routing rule table ============
[09/12 09:12:05     94s] [NR-eGR] Rule id 0. Nets 1656 
[09/12 09:12:05     94s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:12:05     94s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L2=2  L3=2
[09/12 09:12:05     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:05     94s] (I)       After initializing earlyGlobalRoute syMemory usage = 1096.8 MB
[09/12 09:12:05     94s] (I)       Loading and dumping file time : 0.00 seconds
[09/12 09:12:05     94s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:12:05     94s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:12:05     94s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[09/12 09:12:05     94s] [NR-eGR] ========================================
[09/12 09:12:05     94s] [NR-eGR] 
[09/12 09:12:05     94s] (I)       ============= Initialization =============
[09/12 09:12:05     94s] (I)       totalPins=5426  totalGlobalPin=5319 (98.03%)
[09/12 09:12:05     94s] (I)       total 2D Cap : 52247 = (29231 H, 23016 V)
[09/12 09:12:05     94s] (I)       ============  Phase 1a Route ============
[09/12 09:12:05     94s] [NR-eGR] Layer group 1: route 1656 net(s) in layer range [2, 3]
[09/12 09:12:05     94s] (I)       Phase 1a runs 0.01 seconds
[09/12 09:12:05     94s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=51
[09/12 09:12:05     94s] (I)       Usage: 12320 = (6084 H, 6236 V) = (20.81% H, 27.09% V) = (3.504e+04um H, 3.592e+04um V)
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] (I)       ============  Phase 1b Route ============
[09/12 09:12:05     94s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:12:05     94s] (I)       Usage: 12352 = (6102 H, 6250 V) = (20.88% H, 27.16% V) = (3.515e+04um H, 3.600e+04um V)
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.93% V. EstWL: 7.114752e+04um
[09/12 09:12:05     94s] (I)       ============  Phase 1c Route ============
[09/12 09:12:05     94s] (I)       Level2 Grid: 13 x 12
[09/12 09:12:05     94s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:12:05     94s] (I)       Usage: 12360 = (6110 H, 6250 V) = (20.90% H, 27.16% V) = (3.519e+04um H, 3.600e+04um V)
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] (I)       ============  Phase 1d Route ============
[09/12 09:12:05     94s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:12:05     94s] (I)       Usage: 12360 = (6110 H, 6250 V) = (20.90% H, 27.16% V) = (3.519e+04um H, 3.600e+04um V)
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] (I)       ============  Phase 1e Route ============
[09/12 09:12:05     94s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:12:05     94s] (I)       Usage: 12396 = (6147 H, 6249 V) = (21.03% H, 27.15% V) = (3.541e+04um H, 3.599e+04um V)
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] (I)       ============  Phase 1l Route ============
[09/12 09:12:05     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.64% V. EstWL: 7.140096e+04um
[09/12 09:12:05     94s] [NR-eGR] 
[09/12 09:12:05     94s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:12:05     94s] (I)       
[09/12 09:12:05     94s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:12:05     94s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:12:05     94s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:12:05     94s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:12:05     94s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:05     94s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:12:05     94s] [NR-eGR] Layer2     214( 5.97%)      61( 1.70%)      13( 0.36%)   ( 8.04%) 
[09/12 09:12:05     94s] [NR-eGR] Layer3       4( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[09/12 09:12:05     94s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:05     94s] [NR-eGR] Total      218( 3.11%)      61( 0.87%)      13( 0.19%)   ( 4.16%) 
[09/12 09:12:05     94s] [NR-eGR] 
[09/12 09:12:05     94s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:12:05     94s] (I)       total 2D Cap : 53707 = (29535 H, 24172 V)
[09/12 09:12:05     94s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 7.76% V
[09/12 09:12:05     94s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 10.63% V
[09/12 09:12:05     94s] (I)       ============= track Assignment ============
[09/12 09:12:05     94s] (I)       extract Global 3D Wires
[09/12 09:12:05     94s] (I)       Extract Global WL : time=0.00
[09/12 09:12:05     94s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:12:05     94s] (I)       Initialization real time=0.00 seconds
[09/12 09:12:05     94s] (I)       Run Multi-thread track assignment
[09/12 09:12:05     94s] (I)       merging nets...
[09/12 09:12:05     94s] (I)       merging nets done
[09/12 09:12:05     94s] (I)       Kernel real time=0.02 seconds
[09/12 09:12:05     94s] (I)       End Greedy Track Assignment
[09/12 09:12:05     94s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:12:05     94s] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5178
[09/12 09:12:05     94s] [NR-eGR] Layer2(ME2)(V) length: 4.158174e+04um, number of vias: 10509
[09/12 09:12:05     94s] [NR-eGR] Layer3(ME3)(H) length: 4.191620e+04um, number of vias: 0
[09/12 09:12:05     94s] [NR-eGR] Total length: 8.349794e+04um, number of vias: 15687
[09/12 09:12:05     94s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:12:05     94s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[09/12 09:12:05     94s] [NR-eGR] --------------------------------------------------------------------------
[09/12 09:12:05     94s] [NR-eGR] End Peak syMemory usage = 1064.8 MB
[09/12 09:12:05     94s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[09/12 09:12:05     94s] Extraction called for design 'mtm_Alu' of instances=1603 and nets=1945 using extraction engine 'preRoute' .
[09/12 09:12:05     94s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:12:05     94s] RC Extraction called in multi-corner(2) mode.
[09/12 09:12:05     94s] RCMode: PreRoute
[09/12 09:12:05     94s]       RC Corner Indexes            0       1   
[09/12 09:12:05     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:12:05     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:05     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:05     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:05     94s] Shrink Factor                : 1.00000
[09/12 09:12:05     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:12:05     94s] Using Quantus QRC technology file ...
[09/12 09:12:05     94s] Updating RC grid for preRoute extraction ...
[09/12 09:12:05     94s] Initializing multi-corner resistance tables ...
[09/12 09:12:05     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1064.789M)
[09/12 09:12:05     94s] Compute RC Scale Done ...
[09/12 09:12:05     94s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:05     94s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:05     94s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:05     94s] [hotspot] | normalized |[09/12 09:12:05     94s] [hotspot] max/total 12.00/30.00, big hotspot (>10) total 12.00
         12.00 |         30.00 |
[09/12 09:12:05     94s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:05     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.00, normalized total congestion hotspot area = 30.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:05     94s] #################################################################################
[09/12 09:12:05     94s] # Design Stage: PreRoute
[09/12 09:12:05     94s] # Design Name: mtm_Alu
[09/12 09:12:05     94s] # Design Mode: 180nm
[09/12 09:12:05     94s] # Analysis Mode: MMMC OCV 
[09/12 09:12:05     94s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:12:05     94s] # Signoff Settings: SI Off 
[09/12 09:12:05     94s] #################################################################################
[09/12 09:12:05     94s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:12:05     94s] Calculate early delays in OCV mode...
[09/12 09:12:05     94s] Calculate late delays in OCV mode...
[09/12 09:12:05     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1144.2M, InitMEM = 1144.2M)
[09/12 09:12:05     94s] Start delay calculation (fullDC) (1 T). (MEM=1144.23)
[09/12 09:12:05     94s] End AAE Lib Interpolated Model. (MEM=1144.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:06     94s] Total number of fetched objects 1936
[09/12 09:12:06     94s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:06     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:06     94s] End delay calculation. (MEM=1112.22 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:12:06     94s] End delay calculation (fullDC). (MEM=1112.22 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:12:06     94s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1112.2M) ***
[09/12 09:12:06     94s] Begin: GigaOpt postEco DRV Optimization
[09/12 09:12:06     94s] Info: 11 nets with fixed/cover wires excluded.
[09/12 09:12:06     94s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:12:06     94s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:12:06     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1112.2M
[09/12 09:12:06     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:1112.2M
[09/12 09:12:06     94s] #spOpts: N=180 
[09/12 09:12:06     94s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1112.2M
[09/12 09:12:06     94s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1112.2M
[09/12 09:12:06     94s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1112.2M
[09/12 09:12:06     94s] Core basic site is CoreSite
[09/12 09:12:06     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:06     94s] Mark StBox On SiteArr starts
[09/12 09:12:06     94s] Mark StBox On SiteArr ends
[09/12 09:12:06     94s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.003, MEM:1112.2M
[09/12 09:12:06     94s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.004, MEM:1112.2M
[09/12 09:12:06     94s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.004, MEM:1112.2M
[09/12 09:12:06     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1112.2MB).
[09/12 09:12:06     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1112.2M
[09/12 09:12:06     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1112.2M
[09/12 09:12:06     94s] 
[09/12 09:12:06     94s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[09/12 09:12:06     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1112.2M
[09/12 09:12:06     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1112.2M
[09/12 09:12:06     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:12:06     94s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/12 09:12:06     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:12:06     94s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 09:12:06     94s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:12:06     94s] Info: violation cost 0.141699 (cap = 0.141699, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:12:06     94s] |     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|    46.76|     0.00|       0|       0|       0|  53.13|          |         |
[09/12 09:12:06     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:12:06     95s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.76|     0.00|       2|       0|       0|  53.18| 0:00:00.0|  1222.9M|
[09/12 09:12:06     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:12:06     95s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    46.76|     0.00|       0|       0|       0|  53.18| 0:00:00.0|  1222.9M|
[09/12 09:12:06     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1222.9M) ***
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF: Starting RefinePlace at level 1, MEM:1238.9M
[09/12 09:12:06     95s] *** Starting place_detail (0:01:35 mem=1238.9M) ***
[09/12 09:12:06     95s] Total net bbox length = 6.358e+04 (3.075e+04 3.283e+04) (ext = 3.487e+02)
[09/12 09:12:06     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:06     95s] Starting refinePlace ...
[09/12 09:12:06     95s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:06     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1238.9MB) @(0:01:35 - 0:01:35).
[09/12 09:12:06     95s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:12:06     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1238.9MB
[09/12 09:12:06     95s] Statistics of distance of Instance movement in refine placement:
[09/12 09:12:06     95s]   maximum (X+Y) =         0.00 um
[09/12 09:12:06     95s]   mean    (X+Y) =         0.00 um
[09/12 09:12:06     95s] Total instances moved : 0
[09/12 09:12:06     95s] Summary Report:
[09/12 09:12:06     95s] Instances move: 0 (out of 1595 movable)
[09/12 09:12:06     95s] Instances flipped: 0
[09/12 09:12:06     95s] Mean displacement: 0.00 um
[09/12 09:12:06     95s] Max displacement: 0.00 um 
[09/12 09:12:06     95s] Total net bbox length = 6.358e+04 (3.075e+04 3.283e+04) (ext = 3.487e+02)
[09/12 09:12:06     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1238.9MB
[09/12 09:12:06     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1238.9MB) @(0:01:35 - 0:01:35).
[09/12 09:12:06     95s] *** Finished place_detail (0:01:35 mem=1238.9M) ***
[09/12 09:12:06     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.017, MEM:1238.9M
[09/12 09:12:06     95s] *** maximum move = 0.00 um ***
[09/12 09:12:06     95s] *** Finished re-routing un-routed nets (1238.9M) ***
[09/12 09:12:06     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1238.9M
[09/12 09:12:06     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1238.9M
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1238.9M) ***
[09/12 09:12:06     95s] End: GigaOpt postEco DRV Optimization
[09/12 09:12:06     95s] **INFO: Flow update: Design timing is met.
[09/12 09:12:06     95s] **INFO: Flow update: Design timing is met.
[09/12 09:12:06     95s] **INFO: Flow update: Design timing is met.
[09/12 09:12:06     95s] *** Steiner Routed Nets: 0.240%; Threshold: 100; Threshold for Hold: 100
[09/12 09:12:06     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1219.8M
[09/12 09:12:06     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1219.8M
[09/12 09:12:06     95s] Re-routed 0 nets
[09/12 09:12:06     95s] #optDebug: fT-D <X 1 0 0 0>
[09/12 09:12:06     95s] #optDebug: fT-D <X 1 0 0 0>
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] Active setup views:
[09/12 09:12:06     95s]  WC_av
[09/12 09:12:06     95s]   Dominating endpoints: 0
[09/12 09:12:06     95s]   Dominating TNS: -0.000
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] Extraction called for design 'mtm_Alu' of instances=1605 and nets=1947 using extraction engine 'preRoute' .
[09/12 09:12:06     95s] PreRoute RC Extraction called for design mtm_Alu.
[09/12 09:12:06     95s] RC Extraction called in multi-corner(2) mode.
[09/12 09:12:06     95s] RCMode: PreRoute
[09/12 09:12:06     95s]       RC Corner Indexes            0       1   
[09/12 09:12:06     95s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/12 09:12:06     95s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:06     95s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:06     95s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/12 09:12:06     95s] Shrink Factor                : 1.00000
[09/12 09:12:06     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/12 09:12:06     95s] Using Quantus QRC technology file ...
[09/12 09:12:06     95s] Initializing multi-corner resistance tables ...
[09/12 09:12:06     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1063.781M)
[09/12 09:12:06     95s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:06     95s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:06     95s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:06     95s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:06     95s] [PSP]     Started earlyGlobalRoute kernel
[09/12 09:12:06     95s] [PSP]     Initial Peak syMemory usage = 1063.8 MB
[09/12 09:12:06     95s] (I)       Reading DB...
[09/12 09:12:06     95s] (I)       before initializing RouteDB syMemory usage = 1063.8 MB
[09/12 09:12:06     95s] (I)       congestionReportName   : 
[09/12 09:12:06     95s] (I)       layerRangeFor2DCongestion : 
[09/12 09:12:06     95s] (I)       buildTerm2TermWires    : 0
[09/12 09:12:06     95s] (I)       doTrackAssignment      : 1
[09/12 09:12:06     95s] (I)       dumpBookshelfFiles     : 0
[09/12 09:12:06     95s] (I)       numThreads             : 1
[09/12 09:12:06     95s] (I)       bufferingAwareRouting  : false
[09/12 09:12:06     95s] (I)       honorPin               : false
[09/12 09:12:06     95s] (I)       [09/12 09:12:06     95s] [NR-eGR] honorMsvRouteConstraint: false
honorPinGuide          : true
[09/12 09:12:06     95s] (I)       honorPartition         : false
[09/12 09:12:06     95s] (I)       allowPartitionCrossover: false
[09/12 09:12:06     95s] (I)       honorSingleEntry       : true
[09/12 09:12:06     95s] (I)       honorSingleEntryStrong : true
[09/12 09:12:06     95s] (I)       handleViaSpacingRule   : false
[09/12 09:12:06     95s] (I)       handleEolSpacingRule   : false
[09/12 09:12:06     95s] (I)       PDConstraint           : none
[09/12 09:12:06     95s] (I)       expBetterNDRHandling   : false
[09/12 09:12:06     95s] (I)       routingEffortLevel     : 3
[09/12 09:12:06     95s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:12:06     95s] (I)       effortLevel            : standard
[09/12 09:12:06     95s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:12:06     95s] [NR-eGR] minRouteLayer          : 2
[09/12 09:12:06     95s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:12:06     95s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:12:06     95s] (I)       numRowsPerGCell        : 1
[09/12 09:12:06     95s] (I)       speedUpLargeDesign     : 0
[09/12 09:12:06     95s] (I)       multiThreadingTA       : 1
[09/12 09:12:06     95s] (I)       blkAwareLayerSwitching : 1
[09/12 09:12:06     95s] (I)       optimizationMode       : false
[09/12 09:12:06     95s] (I)       routeSecondPG          : false
[09/12 09:12:06     95s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:12:06     95s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:12:06     95s] (I)       punchThroughDistance   : 500.00
[09/12 09:12:06     95s] (I)       scenicBound            : 1.15
[09/12 09:12:06     95s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:12:06     95s] (I)       source-to-sink ratio   : 0.00
[09/12 09:12:06     95s] (I)       targetCongestionRatioH : 1.00
[09/12 09:12:06     95s] (I)       targetCongestionRatioV : 1.00
[09/12 09:12:06     95s] (I)       layerCongestionRatio   : 0.70
[09/12 09:12:06     95s] (I)       m1CongestionRatio      : 0.10
[09/12 09:12:06     95s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:12:06     95s] (I)       localRouteEffort       : 1.00
[09/12 09:12:06     95s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:12:06     95s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:12:06     95s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:12:06     95s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:12:06     95s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:12:06     95s] (I)       routeVias              : 
[09/12 09:12:06     95s] (I)       readTROption           : true
[09/12 09:12:06     95s] (I)       extraSpacingFactor     : 1.00
[09/12 09:12:06     95s] (I)       routeSelectedNetsOnly  : false
[09/12 09:12:06     95s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:12:06     95s] (I)       clkNetUseMaxDemand     : false
[09/12 09:12:06     95s] (I)       extraDemandForClocks   : 0
[09/12 09:12:06     95s] (I)       steinerRemoveLayers    : false
[09/12 09:12:06     95s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:12:06     95s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:12:06     95s] (I)       similarTopologyRoutingFast : false
[09/12 09:12:06     95s] (I)       spanningTreeRefinement : false
[09/12 09:12:06     95s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:12:06     95s] (I)       starting read tracks
[09/12 09:12:06     95s] (I)       build grid graph
[09/12 09:12:06     95s] (I)       build grid graph start
[09/12 09:12:06     95s] (I)       [09/12 09:12:06     95s] [NR-eGR] Layer1 has no routable track
[09/12 09:12:06     95s] [NR-eGR] build grid graph end
[09/12 09:12:06     95s] (I)       Layer2 has single uniform track structure
[09/12 09:12:06     95s] [NR-eGR] Layer3 has single uniform track structure
numViaLayers=6
[09/12 09:12:06     95s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:12:06     95s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:12:06     95s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:12:06     95s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:12:06     95s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:12:06     95s] (I)       end build via table
[09/12 09:12:06     95s] [NR-eGR] numRoutingBlks=0 numInstBlks=3175 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:12:06     95s] [NR-eGR] numPreroutedNet = 11  numPreroutedWires = 1110
[09/12 09:12:06     95s] (I)       readDataFromPlaceDB
[09/12 09:12:06     95s] (I)       Read net information..
[09/12 09:12:06     95s] (I)       Read testcase time = 0.000 seconds
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] [NR-eGR] Read numTotalNets=1669  numIgnoredNets=11
[09/12 09:12:06     95s] (I)       read default dcut vias
[09/12 09:12:06     95s] (I)       Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:12:06     95s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:12:06     95s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:12:06     95s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:12:06     95s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:12:06     95s] (I)       build grid graph start
[09/12 09:12:06     95s] (I)       build grid graph end
[09/12 09:12:06     95s] (I)       Model blockage into capacity
[09/12 09:12:06     95s] (I)       Read numBlocks=5580  numPreroutedWires=1110  numCapScreens=0
[09/12 09:12:06     95s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:12:06     95s] (I)       blocked area on Layer2 : 39549455200  (32.99%)
[09/12 09:12:06     95s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:12:06     95s] (I)       Modeling time = 0.000 seconds
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] (I)       Number of ignored nets = 11
[09/12 09:12:06     95s] (I)       Number of fixed nets = 11.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:12:06     95s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:12:06     95s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:12:06     95s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1063.8 MB
[09/12 09:12:06     95s] (I)       Ndr track 0 does not exist
[09/12 09:12:06     95s] (I)       Ndr track 0 does not exist
[09/12 09:12:06     95s] (I)       Layer1  viaCost=200.00
[09/12 09:12:06     95s] (I)       Layer2  viaCost=300.00
[09/12 09:12:06     95s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:12:06     95s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:12:06     95s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:12:06     95s] (I)       Site Width          :   720  (dbu)
[09/12 09:12:06     95s] (I)       Row Height          :  5760  (dbu)
[09/12 09:12:06     95s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:12:06     95s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:12:06     95s] (I)       grid                :    61    60     3
[09/12 09:12:06     95s] (I)       vertical capacity   :     0  5760     0
[09/12 09:12:06     95s] (I)       horizontal capacity :     0     0  5760
[09/12 09:12:06     95s] (I)       Default wire width  :   240   280   280
[09/12 09:12:06     95s] (I)       Default wire space  :   240   280   280
[09/12 09:12:06     95s] (I)       Default pitch size  :   480   640   640
[09/12 09:12:06     95s] (I)       First Track Coord   :     0   640   640
[09/12 09:12:06     95s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:12:06     95s] (I)       Total num of tracks :     0   550   540
[09/12 09:12:06     95s] (I)       Num of masks        :     1     1     1
[09/12 09:12:06     95s] (I)       Num of trim masks   :     0     0     0
[09/12 09:12:06     95s] (I)       --------------------------------------------------------
[09/12 09:12:06     95s] 
[09/12 09:12:06     95s] [NR-eGR] ============ Routing rule table ============
[09/12 09:12:06     95s] [NR-eGR] Rule id 0. Nets 1658 
[09/12 09:12:06     95s] (I)       NumUsedTracks:  L1=1[09/12 09:12:06     95s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:12:06     95s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L2=1  L3=1
[09/12 09:12:06     95s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:06     95s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:12:06     95s] [NR-eGR] [09/12 09:12:06     95s] (I)       NumUsedTracks:  L1=2id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:12:06     95s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
  L2=2  L3=2
[09/12 09:12:06     95s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:06     95s] [NR-eGR] ========================================
[09/12 09:12:06     95s] [NR-eGR] 
[09/12 09:12:06     95s] (I)       After initializing earlyGlobalRoute syMemory usage = 1063.8 MB
[09/12 09:12:06     95s] (I)       Loading and dumping file time : 0.00 seconds
[09/12 09:12:06     95s] (I)       ============= Initialization =============
[09/12 09:12:06     95s] (I)       totalPins=5430  totalGlobalPin=5322 (98.01%)
[09/12 09:12:06     95s] (I)       total 2D Cap : 52237 = (29231 H, 23006 V)
[09/12 09:12:06     95s] (I)       ============  Phase 1a Route ============
[09/12 09:12:06     95s] [NR-eGR] Layer group 1: route 1658 net(s) in layer range [2, 3]
[09/12 09:12:06     95s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:12:06     95s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=51
[09/12 09:12:06     95s] (I)       Usage: 12327 = (6090 H, 6237 V) = (20.83% H, 27.11% V) = (3.508e+04um H, 3.593e+04um V)
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] (I)       ============  Phase 1b Route ============
[09/12 09:12:06     95s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:12:06     95s] (I)       Usage: 12359 = (6108 H, 6251 V) = (20.90% H, 27.17% V) = (3.518e+04um H, 3.601e+04um V)
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.99% V. EstWL: 7.118784e+04um
[09/12 09:12:06     95s] (I)       ============  Phase 1c Route ============
[09/12 09:12:06     95s] (I)       Level2 Grid: 13 x 12
[09/12 09:12:06     95s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:12:06     95s] (I)       Usage: 12365 = (6114 H, 6251 V) = (20.92% H, 27.17% V) = (3.522e+04um H, 3.601e+04um V)
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] (I)       ============  Phase 1d Route ============
[09/12 09:12:06     95s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:12:06     95s] (I)       Usage: 12365 = (6114 H, 6251 V) = (20.92% H, 27.17% V) = (3.522e+04um H, 3.601e+04um V)
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] (I)       ============  Phase 1e Route ============
[09/12 09:12:06     95s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:12:06     95s] (I)       Usage: 12401 = (6151 H, 6250 V) = (21.04% H, 27.17% V) = (3.543e+04um H, 3.600e+04um V)
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] (I)       ============  Phase 1l Route ============
[09/12 09:12:06     95s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.46% V. EstWL: 7.142976e+04um
[09/12 09:12:06     95s] [NR-eGR] 
[09/12 09:12:06     95s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:12:06     95s] (I)       
[09/12 09:12:06     95s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:12:06     95s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:12:06     95s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:12:06     95s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:12:06     95s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:06     95s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:12:06     95s] [NR-eGR] Layer2     218( 6.08%)      60( 1.67%)      13( 0.36%)   ( 8.12%) 
[09/12 09:12:06     95s] [NR-eGR] Layer3       4( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[09/12 09:12:06     95s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:06     95s] [NR-eGR] Total      222( 3.16%)      60( 0.86%)      13( 0.19%)   ( 4.20%) 
[09/12 09:12:06     95s] [NR-eGR] 
[09/12 09:12:06     95s] (I)       Total Global Routing Runtime: 0.02 seconds
[09/12 09:12:06     95s] (I)       total 2D Cap : 53696 = (29535 H, 24161 V)
[09/12 09:12:06     95s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 7.84% V
[09/12 09:12:06     95s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 10.65% V
[09/12 09:12:06     95s] [NR-eGR] End Peak syMemory usage = 1063.8 MB
[09/12 09:12:06     95s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[09/12 09:12:06     95s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:06     95s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:06     95s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:06     95s] [hotspot] | normalized |[09/12 09:12:06     95s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
          8.00 |         27.00 |
[09/12 09:12:06     95s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:06     95s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:06     95s] #################################################################################
[09/12 09:12:06     95s] # Design Stage: PreRoute
[09/12 09:12:06     95s] # Design Name: mtm_Alu
[09/12 09:12:06     95s] # Design Mode: 180nm
[09/12 09:12:06     95s] # Analysis Mode: MMMC OCV 
[09/12 09:12:06     95s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:12:06     95s] # Signoff Settings: SI Off 
[09/12 09:12:06     95s] #################################################################################
[09/12 09:12:06     95s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:12:06     95s] Calculate early delays in OCV mode...
[09/12 09:12:06     95s] Calculate late delays in OCV mode...
[09/12 09:12:06     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1093.0M, InitMEM = 1093.0M)
[09/12 09:12:06     95s] Start delay calculation (fullDC) (1 T). (MEM=1093.02)
[09/12 09:12:06     95s] End AAE Lib Interpolated Model. (MEM=1093.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:07     95s] Total number of fetched objects 1938
[09/12 09:12:07     95s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:07     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:07     95s] End delay calculation. (MEM=1129.53 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:12:07     95s] End delay calculation (fullDC). (MEM=1129.53 CPU=0:00:00.5 REAL=0:00:01.0)
[09/12 09:12:07     95s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1129.5M) ***
[09/12 09:12:07     95s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:36 mem=1129.5M)
[09/12 09:12:07     95s] Reported timing to dir ./timingReports
[09/12 09:12:07     95s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 908.4M, totSessionCpu=0:01:36 **
[09/12 09:12:07     95s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1064.8M
[09/12 09:12:07     95s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1064.8M
[09/12 09:12:07     95s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1064.8M
[09/12 09:12:07     95s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1064.8M
[09/12 09:12:07     95s] 
[09/12 09:12:07     95s] ------------------------------------------------------------
[09/12 09:12:07     95s]      opt_design Final Summary                             
[09/12 09:12:07     95s] ------------------------------------------------------------
[09/12 09:12:07     95s] 
[09/12 09:12:07     95s] Setup views included:
[09/12 09:12:07     95s]  WC_av 
[09/12 09:12:07     95s] 
[09/12 09:12:07     95s] +--------------------+---------+---------+---------+
[09/12 09:12:07     95s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:07     95s] +--------------------+---------+---------+---------+
[09/12 09:12:07     95s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:07     95s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:07     95s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:07     95s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:07     95s] +--------------------+---------+---------+---------+
[09/12 09:12:07     95s] 
[09/12 09:12:07     95s] +----------------+-------------------------------+------------------+
[09/12 09:12:07     95s] |                |              Real             |       Total      |
[09/12 09:12:07     95s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:07     95s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:07     95s] +----------------+------------------+------------+------------------+
[09/12 09:12:07     95s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:07     95s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:07     95s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:07     95s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:07     95s] +----------------+------------------+------------+------------------+
[09/12 09:12:07     95s] 
[09/12 09:12:07     95s] Density: 53.180%
[09/12 09:12:07     95s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:07     95s] ------------------------------------------------------------
[09/12 09:12:07     95s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 908.4M, totSessionCpu=0:01:36 **
[09/12 09:12:07     95s] *** Finished opt_design ***
[09/12 09:12:07     96s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:07     96s] UM:                                       0.000 ns         46.755 ns  final
[09/12 09:12:07     96s] UM: Capturing floorplan image ...
[09/12 09:12:07     96s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:07     96s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:07     96s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:07     96s] [hotspot] | normalized |[09/12 09:12:07     96s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
          8.00 |         27.00 |
[09/12 09:12:07     96s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:07     96s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:07     96s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:07     96s] UM:          5.21             18          0.000 ns         46.755 ns  opt_design_postcts
[09/12 09:12:07     96s] 
[09/12 09:12:07     96s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.2 real=0:00:04.4)
[09/12 09:12:07     96s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[09/12 09:12:07     96s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[09/12 09:12:07     96s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:12:07     96s] Deleting Lib Analyzer.
[09/12 09:12:07     96s] Info: Destroy the CCOpt slew target map.
[09/12 09:12:07     96s] @file(08_post_cts_optimization.tcl) 11: opt_design -post_cts -hold -report_prefix 08b_postCts_hold -report_dir $reportDir
[09/12 09:12:07     96s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:12:07     96s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:12:07     96s] GigaOpt running with 1 threads.
[09/12 09:12:07     96s] #spOpts: N=180 
[09/12 09:12:07     96s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1080.8M
[09/12 09:12:07     96s] Core basic site is CoreSite
[09/12 09:12:07     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:07     96s] Mark StBox On SiteArr starts
[09/12 09:12:07     96s] Mark StBox On SiteArr ends
[09/12 09:12:07     96s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1080.8M
[09/12 09:12:07     96s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:07     96s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1080.8M
[09/12 09:12:07     96s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:07     96s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:       Starting CMU at level 4, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1080.8M
[09/12 09:12:07     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1080.8MB).
[09/12 09:12:07     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1080.8M
[09/12 09:12:07     96s] 
[09/12 09:12:07     96s] Creating Lib Analyzer ...
[09/12 09:12:07     96s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:12:07     96s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:12:07     96s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:12:07     96s] 
[09/12 09:12:08     96s] Creating Lib Analyzer, finished. 
[09/12 09:12:08     96s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 885.5M, totSessionCpu=0:01:37 **
[09/12 09:12:08     96s] *** opt_design -post_cts ***
[09/12 09:12:08     96s] DRC Margin: user margin 0.0
[09/12 09:12:08     96s] Hold Target Slack: user slack 0
[09/12 09:12:08     96s] Setup Target Slack: user slack 0;
[09/12 09:12:08     96s] setUsefulSkewMode -ecoRoute false
[09/12 09:12:08     96s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1060.8M
[09/12 09:12:08     96s] Deleting Cell Server ...
[09/12 09:12:08     96s] Deleting Lib Analyzer.
[09/12 09:12:08     96s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:08     96s] Summary for sequential cells identification: 
[09/12 09:12:08     96s]   Identified SBFF number: 6
[09/12 09:12:08     96s]   Identified MBFF number: 0
[09/12 09:12:08     96s]   Identified SB Latch number: 0
[09/12 09:12:08     96s]   Identified MB Latch number: 0
[09/12 09:12:08     96s]   Not identified SBFF number: 0
[09/12 09:12:08     96s]   Not identified MBFF number: 0
[09/12 09:12:08     96s]   Not identified SB Latch number: 0
[09/12 09:12:08     96s]   Not identified MB Latch number: 0
[09/12 09:12:08     96s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:08     96s] Creating Cell Server, finished. 
[09/12 09:12:08     96s] 
[09/12 09:12:08     96s] Deleting Cell Server ...
[09/12 09:12:08     96s] Start to check current routing status for nets...
[09/12 09:12:08     96s] All nets are already routed correctly.
[09/12 09:12:08     96s] End to check current routing status for nets (mem=1060.8M)
[09/12 09:12:08     96s] *info: All cells identified as Buffer and Delay cells:
[09/12 09:12:08     96s] *info:   with footprint "UCL_BUF16" or "UCL_BUF": 
[09/12 09:12:08     96s] *info: ------------------------------------------------------------------
[09/12 09:12:08     96s] *info: (dly) UCL_BUF8             -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (dly) UCL_BUF16     dont_use  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (dly) UCL_BUF8             -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (dly) UCL_BUF16     dont_use  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF              -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF4             -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF8_2           -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF              -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF4             -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] *info: (buf) UCL_BUF8_2           -  SUSLIB_UCL_FF
[09/12 09:12:08     96s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:12:08     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1060.8M
[09/12 09:12:08     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1060.8M
[09/12 09:12:08     96s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:08     96s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1060.8M
[09/12 09:12:08     96s] Core basic site is CoreSite
[09/12 09:12:08     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:08     96s] Mark StBox On SiteArr starts
[09/12 09:12:08     96s] Mark StBox On SiteArr ends
[09/12 09:12:08     96s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.002, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1060.8M
[09/12 09:12:08     96s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1060.8M
[09/12 09:12:08     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1060.8MB).
[09/12 09:12:08     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1060.8M
[09/12 09:12:08     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1060.8M
[09/12 09:12:08     96s] GigaOpt Hold Optimizer is used
[09/12 09:12:08     96s] End AAE Lib Interpolated Model. (MEM=1060.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:08     96s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:37 mem=1060.8M ***
[09/12 09:12:08     96s] Effort level <high> specified for reg2reg path_group
[09/12 09:12:08     96s] End AAE Lib Interpolated Model. (MEM=1060.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:08     96s]  
[09/12 09:12:08     96s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 09:12:08     96s]    ____________________________________________________________________
[09/12 09:12:08     96s] __/ message from Blocking QThread
[09/12 09:12:08     96s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[09/12 09:12:08     96s] #################################################################################
[09/12 09:12:08     96s] # Design Stage: PreRoute
[09/12 09:12:08     96s] # Design Name: mtm_Alu
[09/12 09:12:08     96s] # Design Mode: 180nm
[09/12 09:12:08     96s] # Analysis Mode: MMMC OCV 
[09/12 09:12:08     96s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:12:08     96s] # Signoff Settings: SI Off 
[09/12 09:12:08     96s] #################################################################################
[09/12 09:12:08     96s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:12:08     96s] Calculate late delays in OCV mode...
[09/12 09:12:08     96s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.8M, InitMEM = 0.8M)
[09/12 09:12:08     96s] Start delay calculation (fullDC) (1 T). (MEM=0.757812)
[09/12 09:12:08     96s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:12:08     96s] End AAE Lib Interpolated Model. (MEM=0.757812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:08     96s] Total number of fetched objects 1938
[09/12 09:12:08     96s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:08     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:08     96s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:12:08     96s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:12:08     96s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[09/12 09:12:08     96s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)
[09/12 09:12:08     96s] 
[09/12 09:12:08     96s] Active hold views:
[09/12 09:12:08     96s]  BC_av
[09/12 09:12:08     96s]   Dominating endpoints: 0
[09/12 09:12:08     96s]   Dominating TNS: -0.000
[09/12 09:12:08     96s] 
[09/12 09:12:08     96s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[09/12 09:12:08     96s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=34.0M ***
[09/12 09:12:08     96s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.0 (0.0), mem = 34.0M
 
[09/12 09:12:08     96s] _______________________________________________________________________
[09/12 09:12:09     96s] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:37 mem=1060.8M ***
*info: category slack lower bound [L 0.0] default
[09/12 09:12:09     96s] *info: category slack lower bound [H 0.0] reg2reg 
[09/12 09:12:09     96s] --------------------------------------------------- 
[09/12 09:12:09     96s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/12 09:12:09     96s] --------------------------------------------------- 
[09/12 09:12:09     96s]          WNS    reg2regWNS
[09/12 09:12:09     96s]    46.755 ns     81.276 ns
[09/12 09:12:09     96s] --------------------------------------------------- 
[09/12 09:12:09     96s] Restoring autoHoldViews:  BC_av
[09/12 09:12:09     96s] Restoring activeHoldViews:  BC_av 
[09/12 09:12:09     96s] Restoring autoViewHoldTargetSlack: 0
[09/12 09:12:09     96s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1068.8M
[09/12 09:12:09     96s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1068.8M
[09/12 09:12:09     96s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1068.8M
[09/12 09:12:09     96s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1068.8M
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] ------------------------------------------------------------
[09/12 09:12:09     96s]              Initial Summary                             
[09/12 09:12:09     96s] ------------------------------------------------------------
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] Setup views included:
[09/12 09:12:09     96s]  WC_av
[09/12 09:12:09     96s] Hold  views included:
[09/12 09:12:09     96s]  BC_av
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:09     96s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:09     96s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:09     96s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] |     Hold mode      |   all   | reg2reg | default |
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] |           WNS (ns):|  0.198  |  0.198  | 49.960  |
[09/12 09:12:09     96s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:09     96s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:09     96s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:09     96s] +--------------------+---------+---------+---------+
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] +----------------+-------------------------------+------------------+
[09/12 09:12:09     96s] |                |              Real             |       Total      |
[09/12 09:12:09     96s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:09     96s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:09     96s] +----------------+------------------+------------+------------------+
[09/12 09:12:09     96s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:09     96s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:09     96s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:09     96s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:09     96s] +----------------+------------------+------------+------------------+
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] Density: 53.180%
[09/12 09:12:09     96s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:09     96s] ------------------------------------------------------------
[09/12 09:12:09     96s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:09     96s] Summary for sequential cells identification: 
[09/12 09:12:09     96s]   Identified SBFF number: 6
[09/12 09:12:09     96s]   Identified MBFF number: 0
[09/12 09:12:09     96s]   Identified SB Latch number: 0
[09/12 09:12:09     96s]   Identified MB Latch number: 0
[09/12 09:12:09     96s]   Not identified SBFF number: 0
[09/12 09:12:09     96s]   Not identified MBFF number: 0
[09/12 09:12:09     96s]   Not identified SB Latch number: 0
[09/12 09:12:09     96s]   Not identified MB Latch number: 0
[09/12 09:12:09     96s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:09     96s] Creating Cell Server, finished. 
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] Deleting Cell Server ...
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s] Creating Lib Analyzer ...
[09/12 09:12:09     96s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:09     96s] Summary for sequential cells identification: 
[09/12 09:12:09     96s]   Identified SBFF number: 6
[09/12 09:12:09     96s]   Identified MBFF number: 0
[09/12 09:12:09     96s]   Identified SB Latch number: 0
[09/12 09:12:09     96s]   Identified MB Latch number: 0
[09/12 09:12:09     96s]   Not identified SBFF number: 0
[09/12 09:12:09     96s]   Not identified MBFF number: 0
[09/12 09:12:09     96s]   Not identified SB Latch number: 0
[09/12 09:12:09     96s]   Not identified MB Latch number: 0
[09/12 09:12:09     96s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:09     96s] Creating Cell Server, finished. 
[09/12 09:12:09     96s] 
[09/12 09:12:09     96s]  Visiting view : WC_av
[09/12 09:12:09     96s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:12:09     96s]  Visiting view : BC_av
[09/12 09:12:09     96s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:12:09     96s]  Setting StdDelay to 75.30
[09/12 09:12:09     96s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:12:09     96s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:12:09     96s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:12:09     96s] 
[09/12 09:12:09     97s] Creating Lib Analyzer, finished. 
[09/12 09:12:09     97s] Footprint list for hold buffering (delay unit: ps)
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] *Info: minBufDelay = 149.9 ps, libStdDelay = 75.3 ps, minBufSize = 24883200 ([09/12 09:12:09     97s] =================================================================
[09/12 09:12:09     97s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/12 09:12:09     97s] ------------------------------------------------------------------
6.0)
[09/12 09:12:09     97s] *Info: worst delay setup view: WC_av
[09/12 09:12:09     97s] *Info:       80.1       1.87    6.0  21.23 UCL_BUF (EIN,AUS)
[09/12 09:12:09     97s] *Info:       95.7       1.86   10.0  10.81 UCL_BUF4 (EIN,AUS)
[09/12 09:12:09     97s] *Info:       90.1       1.88   22.0   5.48 UCL_BUF8_2 (EIN,AUS)
[09/12 09:12:09     97s] *Info:      166.0       1.87   26.0   5.50 UCL_BUF8 (EIN,AUS)
[09/12 09:12:09     97s] =================================================================
[09/12 09:12:09     97s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 886.1M, totSessionCpu=0:01:37 **
[09/12 09:12:09     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1060.8M
[09/12 09:12:09     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1060.8M
[09/12 09:12:09     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1112.3M
[09/12 09:12:09     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1112.3M
[09/12 09:12:09     97s] gigaOpt Hold fixing search radius: 230.400000 Microns (40 stdCellHgt)
[09/12 09:12:09     97s] gigaOpt Hold fixing search radius on new term: 28.800000 Microns (5 stdCellHgt)
[09/12 09:12:09     97s] *info: Run opt_design holdfix with 1 thread.
[09/12 09:12:09     97s] Info: 11 nets with fixed/cover wires excluded.
[09/12 09:12:09     97s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:12:09     97s] --------------------------------------------------- 
[09/12 09:12:09     97s]    Hold Timing Summary  - Initial 
[09/12 09:12:09     97s] --------------------------------------------------- 
[09/12 09:12:09     97s]  Target slack:       0.0000 ns
[09/12 09:12:09     97s]  View: BC_av 
[09/12 09:12:09     97s]    WNS:       0.1982
[09/12 09:12:09     97s]    TNS:       0.0000
[09/12 09:12:09     97s]    VP :            0
[09/12 09:12:09     97s]    Worst hold path end point: u_mtm_Alu_deserializer/packet_reg[9]/D 
[09/12 09:12:09     97s] --------------------------------------------------- 
[09/12 09:12:09     97s]    Setup Timing Summary  - Initial 
[09/12 09:12:09     97s] --------------------------------------------------- 
[09/12 09:12:09     97s]  Target slack: 0.000 ns
[09/12 09:12:09     97s]  View: WC_av 
[09/12 09:12:09     97s]    WNS:      46.7553
[09/12 09:12:09     97s]    TNS:       0.0000
[09/12 09:12:09     97s]    VP :            0
[09/12 09:12:09     97s]    Worst setup path end point:u_mtm_Alu_serializer/bit_counter_reg[4]/D 
[09/12 09:12:09     97s] --------------------------------------------------- 
[09/12 09:12:09     97s] *** Hold timing is met. Hold fixing is not needed 
[09/12 09:12:09     97s] **INFO: total 0 insts, 0 nets marked don't touch
[09/12 09:12:09     97s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[09/12 09:12:09     97s] **INFO: total 0 insts, 0 nets unmarked don't touch
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] Active setup views:
[09/12 09:12:09     97s]  WC_av
[09/12 09:12:09     97s]   Dominating endpoints: 0
[09/12 09:12:09     97s]   Dominating TNS: -0.000
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:09     97s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:09     97s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:09     97s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:09     97s] [NR-eGR] Started earlyGlobalRoute kernel
[09/12 09:12:09     97s] [NR-eGR] Initial Peak syMemory usage = 1081.1 MB
[09/12 09:12:09     97s] (I)       Reading DB...
[09/12 09:12:09     97s] (I)       before initializing RouteDB syMemory usage = 1081.1 MB
[09/12 09:12:09     97s] (I)       congestionReportName   : 
[09/12 09:12:09     97s] (I)       layerRangeFor2DCongestion : 
[09/12 09:12:09     97s] (I)       buildTerm2TermWires    : 0
[09/12 09:12:09     97s] (I)       doTrackAssignment      : 1
[09/12 09:12:09     97s] (I)       dumpBookshelfFiles     : 0
[09/12 09:12:09     97s] (I)       numThreads             : 1
[09/12 09:12:09     97s] (I)       bufferingAwareRouting  : false
[09/12 09:12:09     97s] (I)       honorPin               : false
[09/12 09:12:09     97s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:12:09     97s] (I)       honorPinGuide          : true
[09/12 09:12:09     97s] (I)       honorPartition         : false
[09/12 09:12:09     97s] (I)       allowPartitionCrossover: false
[09/12 09:12:09     97s] (I)       honorSingleEntry       : true
[09/12 09:12:09     97s] (I)       honorSingleEntryStrong : true
[09/12 09:12:09     97s] (I)       handleViaSpacingRule   : false
[09/12 09:12:09     97s] (I)       handleEolSpacingRule   : false
[09/12 09:12:09     97s] (I)       PDConstraint           : none
[09/12 09:12:09     97s] (I)       expBetterNDRHandling   : false
[09/12 09:12:09     97s] (I)       routingEffortLevel     : 3
[09/12 09:12:09     97s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:12:09     97s] (I)       effortLevel            : standard
[09/12 09:12:09     97s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:12:09     97s] [NR-eGR] minRouteLayer          : 2
[09/12 09:12:09     97s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:12:09     97s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:12:09     97s] (I)       numRowsPerGCell        : 1
[09/12 09:12:09     97s] (I)       speedUpLargeDesign     : 0
[09/12 09:12:09     97s] (I)       multiThreadingTA       : 1
[09/12 09:12:09     97s] (I)       blkAwareLayerSwitching : 1
[09/12 09:12:09     97s] (I)       optimizationMode       : false
[09/12 09:12:09     97s] (I)       routeSecondPG          : false
[09/12 09:12:09     97s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:12:09     97s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:12:09     97s] (I)       punchThroughDistance   : 500.00
[09/12 09:12:09     97s] (I)       scenicBound            : 1.15
[09/12 09:12:09     97s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:12:09     97s] (I)       source-to-sink ratio   : 0.00
[09/12 09:12:09     97s] (I)       targetCongestionRatioH : 1.00
[09/12 09:12:09     97s] (I)       targetCongestionRatioV : 1.00
[09/12 09:12:09     97s] (I)       layerCongestionRatio   : 0.70
[09/12 09:12:09     97s] (I)       m1CongestionRatio      : 0.10
[09/12 09:12:09     97s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:12:09     97s] (I)       localRouteEffort       : 1.00
[09/12 09:12:09     97s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:12:09     97s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:12:09     97s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:12:09     97s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:12:09     97s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:12:09     97s] (I)       routeVias              : 
[09/12 09:12:09     97s] (I)       readTROption           : true
[09/12 09:12:09     97s] (I)       extraSpacingFactor     : 1.00
[09/12 09:12:09     97s] (I)       routeSelectedNetsOnly  : false
[09/12 09:12:09     97s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:12:09     97s] (I)       clkNetUseMaxDemand     : false
[09/12 09:12:09     97s] (I)       extraDemandForClocks   : 0
[09/12 09:12:09     97s] (I)       steinerRemoveLayers    : false
[09/12 09:12:09     97s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:12:09     97s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:12:09     97s] (I)       similarTopologyRoutingFast : false
[09/12 09:12:09     97s] (I)       spanningTreeRefinement : false
[09/12 09:12:09     97s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:12:09     97s] (I)       starting read tracks
[09/12 09:12:09     97s] (I)       build grid graph
[09/12 09:12:09     97s] (I)       build grid graph start
[09/12 09:12:09     97s] (I)       [09/12 09:12:09     97s] [NR-eGR] Layer1 has no routable track
[09/12 09:12:09     97s] [NR-eGR] build grid graph end
[09/12 09:12:09     97s] (I)       Layer2 has single uniform track structure
[09/12 09:12:09     97s] [NR-eGR] Layer3 has single uniform track structure
numViaLayers=6
[09/12 09:12:09     97s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:12:09     97s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:12:09     97s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:12:09     97s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:12:09     97s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:12:09     97s] (I)       end build via table
[09/12 09:12:09     97s] [NR-eGR] numRoutingBlks=0 numInstBlks=3175 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:12:09     97s] [NR-eGR] numPreroutedNet = 11  numPreroutedWires = 1110
[09/12 09:12:09     97s] (I)       readDataFromPlaceDB
[09/12 09:12:09     97s] (I)       Read net information..
[09/12 09:12:09     97s] (I)       Read testcase time = 0.000 seconds
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] [NR-eGR] Read numTotalNets=1669  numIgnoredNets=11
[09/12 09:12:09     97s] (I)       read default dcut vias
[09/12 09:12:09     97s] (I)       Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:12:09     97s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:12:09     97s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:12:09     97s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:12:09     97s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:12:09     97s] (I)       build grid graph start
[09/12 09:12:09     97s] (I)       build grid graph end
[09/12 09:12:09     97s] (I)       Model blockage into capacity
[09/12 09:12:09     97s] (I)       Read numBlocks=5580  numPreroutedWires=1110  numCapScreens=0
[09/12 09:12:09     97s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:12:09     97s] (I)       blocked area on Layer2 : 39549455200  (32.99%)
[09/12 09:12:09     97s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:12:09     97s] (I)       Modeling time = 0.000 seconds
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] (I)       Number of ignored nets = 11
[09/12 09:12:09     97s] (I)       Number of fixed nets = 11.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of clock nets = 11.  Ignored: No
[09/12 09:12:09     97s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:12:09     97s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:12:09     97s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1081.1 MB
[09/12 09:12:09     97s] (I)       Ndr track 0 does not exist
[09/12 09:12:09     97s] (I)       Ndr track 0 does not exist
[09/12 09:12:09     97s] (I)       Layer1  viaCost=200.00
[09/12 09:12:09     97s] (I)       Layer2  viaCost=300.00
[09/12 09:12:09     97s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:12:09     97s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:12:09     97s] (I)       core area           :  (20480, 20480) - (332160, 325760)
[09/12 09:12:09     97s] (I)       Site Width          :   720  (dbu)
[09/12 09:12:09     97s] (I)       Row Height          :  5760  (dbu)
[09/12 09:12:09     97s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:12:09     97s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:12:09     97s] (I)       grid                :    61    60     3
[09/12 09:12:09     97s] (I)       vertical capacity   :     0  5760     0
[09/12 09:12:09     97s] (I)       horizontal capacity :     0     0  5760
[09/12 09:12:09     97s] (I)       Default wire width  :   240   280   280
[09/12 09:12:09     97s] (I)       Default wire space  :   240   280   280
[09/12 09:12:09     97s] (I)       Default pitch size  :   480   640   640
[09/12 09:12:09     97s] (I)       First Track Coord   :     0   640   640
[09/12 09:12:09     97s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:12:09     97s] (I)       Total num of tracks :     0   550   540
[09/12 09:12:09     97s] (I)       Num of masks        :     1     1     1
[09/12 09:12:09     97s] (I)       Num of trim masks   :     0     0     0
[09/12 09:12:09     97s] (I)       --------------------------------------------------------
[09/12 09:12:09     97s] 
[09/12 09:12:09     97s] [NR-eGR] ============ Routing rule table ============
[09/12 09:12:09     97s] [NR-eGR] Rule id 0. Nets 1658 
[09/12 09:12:09     97s] (I)       NumUsedTracks:  L1=1  L2=1[09/12 09:12:09     97s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:12:09     97s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L3=1
[09/12 09:12:09     97s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:09     97s] [NR-eGR] Rule id 1. Nets 0 
[09/12 09:12:09     97s] (I)       NumUsedTracks:[09/12 09:12:09     97s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[09/12 09:12:09     97s] [NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
  L1=2  L2=2  L3=2
[09/12 09:12:09     97s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:12:09     97s] [NR-eGR] ========================================
[09/12 09:12:09     97s] [NR-eGR] 
[09/12 09:12:09     97s] (I)       After initializing earlyGlobalRoute syMemory usage = 1081.1 MB
[09/12 09:12:09     97s] (I)       Loading and dumping file time : 0.02 seconds
[09/12 09:12:09     97s] (I)       ============= Initialization =============
[09/12 09:12:09     97s] (I)       totalPins=5430  totalGlobalPin=5322 (98.01%)
[09/12 09:12:09     97s] (I)       total 2D Cap : 52237 = (29231 H, 23006 V)
[09/12 09:12:09     97s] (I)       ============  Phase 1a Route ============
[09/12 09:12:09     97s] [NR-eGR] Layer group 1: route 1658 net(s) in layer range [2, 3]
[09/12 09:12:09     97s] (I)       Phase 1a runs 0.00 seconds
[09/12 09:12:09     97s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=51
[09/12 09:12:09     97s] (I)       Usage: 12327 = (6090 H, 6237 V) = (20.83% H, 27.11% V) = (3.508e+04um H, 3.593e+04um V)
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] (I)       ============  Phase 1b Route ============
[09/12 09:12:09     97s] (I)       Phase 1b runs 0.00 seconds
[09/12 09:12:09     97s] (I)       Usage: 12359 = (6108 H, 6251 V) = (20.90% H, 27.17% V) = (3.518e+04um H, 3.601e+04um V)
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.99% V. EstWL: 7.118784e+04um
[09/12 09:12:09     97s] (I)       ============  Phase 1c Route ============
[09/12 09:12:09     97s] (I)       Level2 Grid: 13 x 12
[09/12 09:12:09     97s] (I)       Phase 1c runs 0.00 seconds
[09/12 09:12:09     97s] (I)       Usage: 12365 = (6114 H, 6251 V) = (20.92% H, 27.17% V) = (3.522e+04um H, 3.601e+04um V)
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] (I)       ============  Phase 1d Route ============
[09/12 09:12:09     97s] (I)       Phase 1d runs 0.00 seconds
[09/12 09:12:09     97s] (I)       Usage: 12365 = (6114 H, 6251 V) = (20.92% H, 27.17% V) = (3.522e+04um H, 3.601e+04um V)
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] (I)       ============  Phase 1e Route ============
[09/12 09:12:09     97s] (I)       Phase 1e runs 0.00 seconds
[09/12 09:12:09     97s] (I)       Usage: 12401 = (6151 H, 6250 V) = (21.04% H, 27.17% V) = (3.543e+04um H, 3.600e+04um V)
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] (I)       [09/12 09:12:09     97s] [NR-eGR] ============  Phase 1l Route ============
earlyGlobalRoute overflow of layer group 1: 0.15% H + 12.46% V. EstWL: 7.142976e+04um
[09/12 09:12:09     97s] [NR-eGR] 
[09/12 09:12:09     97s] (I)       Phase 1l runs 0.00 seconds
[09/12 09:12:09     97s] (I)       
[09/12 09:12:09     97s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/12 09:12:09     97s] [NR-eGR]                OverCon         OverCon         OverCon            
[09/12 09:12:09     97s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[09/12 09:12:09     97s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[09/12 09:12:09     97s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:09     97s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[09/12 09:12:09     97s] [NR-eGR] Layer2     218( 6.08%)      60( 1.67%)      13( 0.36%)   ( 8.12%) 
[09/12 09:12:09     97s] [NR-eGR] Layer3       4( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[09/12 09:12:09     97s] [NR-eGR] ------------------------------------------------------------------
[09/12 09:12:09     97s] [NR-eGR] Total      222( 3.16%)      60( 0.86%)      13( 0.19%)   ( 4.20%) 
[09/12 09:12:09     97s] [NR-eGR] 
[09/12 09:12:09     97s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/12 09:12:09     97s] (I)       total 2D Cap : 53696 = (29535 H, 24161 V)
[09/12 09:12:09     97s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 7.84% V
[09/12 09:12:09     97s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 10.65% V
[09/12 09:12:09     97s] [NR-eGR] End Peak syMemory usage = 1081.1 MB
[09/12 09:12:09     97s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/12 09:12:09     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:09     97s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:09     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:09     97s] [hotspot] | normalized |          8.00 |[09/12 09:12:09     97s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
         27.00 |
[09/12 09:12:09     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:09     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:09     97s] Reported timing to dir ./timingReports
[09/12 09:12:09     97s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 909.7M, totSessionCpu=0:01:37 **
[09/12 09:12:09     97s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.1M
[09/12 09:12:09     97s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1081.1M
[09/12 09:12:09     97s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:09     97s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1081.1M
[09/12 09:12:09     97s] End AAE Lib Interpolated Model. (MEM=1081.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:09     97s]  
[09/12 09:12:09     97s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 09:12:09     97s]    ____________________________________________________________________
[09/12 09:12:09     97s] __/ message from Blocking QThread
[09/12 09:12:09     97s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[09/12 09:12:09     97s] #################################################################################
[09/12 09:12:09     97s] # Design Stage: PreRoute
[09/12 09:12:09     97s] # Design Name: mtm_Alu
[09/12 09:12:09     97s] # Design Mode: 180nm
[09/12 09:12:09     97s] # Analysis Mode: MMMC OCV 
[09/12 09:12:09     97s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:12:09     97s] # Signoff Settings: SI Off 
[09/12 09:12:09     97s] #################################################################################
[09/12 09:12:09     97s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:12:09     97s] Calculate late delays in OCV mode...
[09/12 09:12:09     97s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.1M, InitMEM = 0.1M)
[09/12 09:12:09     97s] Start delay calculation (fullDC) (1 T). (MEM=0.078125)
[09/12 09:12:09     97s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:12:09     97s] End AAE Lib Interpolated Model. (MEM=0.078125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:10     97s] Total number of fetched objects 1938
[09/12 09:12:10     97s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:09     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:10     97s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:12:10     97s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[09/12 09:12:09     97s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
[09/12 09:12:10     97s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
[09/12 09:12:10     97s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M
 
[09/12 09:12:10     97s] _______________________________________________________________________
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] ------------------------------------------------------------
[09/12 09:12:10     97s]      opt_design Final Summary                             
[09/12 09:12:10     97s] ------------------------------------------------------------
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] Setup views included:
[09/12 09:12:10     97s]  WC_av 
[09/12 09:12:10     97s] Hold  views included:
[09/12 09:12:10     97s]  BC_av
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:10     97s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:10     97s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:10     97s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] |     Hold mode      |   all   | reg2reg | default |
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] |           WNS (ns):|  0.198  |  0.198  | 49.960  |
[09/12 09:12:10     97s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:10     97s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:10     97s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:10     97s] +--------------------+---------+---------+---------+
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] +----------------+-------------------------------+------------------+
[09/12 09:12:10     97s] |                |              Real             |       Total      |
[09/12 09:12:10     97s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:10     97s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:10     97s] +----------------+------------------+------------+------------------+
[09/12 09:12:10     97s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:10     97s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:10     97s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:10     97s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:10     97s] +----------------+------------------+------------+------------------+
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] Density: 53.180%
[09/12 09:12:10     97s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:10     97s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1091.1M
[09/12 09:12:10     97s] **opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 909.7M, totSessionCpu=0:01:37 **
[09/12 09:12:10     97s] *** Finished opt_design ***
[09/12 09:12:10     97s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:10     97s] UM:                                       0.000 ns         46.755 ns  final
[09/12 09:12:10     97s] UM: Capturing floorplan image ...
[09/12 09:12:10     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:10     97s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:10     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:10     97s] [hotspot] | normalized |[09/12 09:12:10     97s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
          8.00 |         27.00 |
[09/12 09:12:10     97s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:10     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:10     97s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1081.1M
[09/12 09:12:10     97s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:10     97s] UM:          1.51              3          0.000 ns         46.755 ns  opt_design_postcts_hold
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.4 real=0:00:03.0)
[09/12 09:12:10     97s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:12:10     97s] Deleting Lib Analyzer.
[09/12 09:12:10     97s] Info: Destroy the CCOpt slew target map.
[09/12 09:12:10     97s] @file(08_post_cts_optimization.tcl) 13: opt_design -post_cts -drv -report_prefix 08c_postCts_drv -report_dir $reportDir
[09/12 09:12:10     97s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:12:10     97s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[09/12 09:12:10     97s] #spOpts: N=180 
[09/12 09:12:10     97s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1081.1M
[09/12 09:12:10     97s] Core basic site is CoreSite
[09/12 09:12:10     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:10     97s] Mark StBox On SiteArr starts
[09/12 09:12:10     97s] Mark StBox On SiteArr ends
[09/12 09:12:10     97s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1081.1M
[09/12 09:12:10     97s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:10     97s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:10     97s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:12:10     97s] GigaOpt running with 1 threads.
[09/12 09:12:10     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1081.1M
[09/12 09:12:10     97s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:10     97s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:       Starting CMU at level 4, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:10     97s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1081.1M
[09/12 09:12:10     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1081.1MB).
[09/12 09:12:10     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1081.1M
[09/12 09:12:10     97s] 
[09/12 09:12:10     97s] Creating Lib Analyzer ...
[09/12 09:12:10     97s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:12:10     97s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:12:10     97s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:12:10     97s] 
[09/12 09:12:11     98s] Creating Lib Analyzer, finished. 
[09/12 09:12:11     98s] Effort level <high> specified for reg2reg path_group
[09/12 09:12:11     98s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 888.4M, totSessionCpu=0:01:38 **
[09/12 09:12:11     98s] *** opt_design -post_cts ***
[09/12 09:12:11     98s] DRC Margin: user margin 0.0; extra margin 0.2
[09/12 09:12:11     98s] Hold Target Slack: user slack 0
[09/12 09:12:11     98s] Setup Target Slack: user slack 0; extra slack 0.1
[09/12 09:12:11     98s] setUsefulSkewMode -ecoRoute false
[09/12 09:12:11     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1064.3M
[09/12 09:12:11     98s] Multi-VT timing optimization disabled based on library information.
[09/12 09:12:11     98s] Deleting Cell Server ...
[09/12 09:12:11     98s] Deleting Lib Analyzer.
[09/12 09:12:11     98s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:12:11     98s] Summary for sequential cells identification: 
[09/12 09:12:11     98s]   Identified SBFF number: 6
[09/12 09:12:11     98s]   Identified MBFF number: 0
[09/12 09:12:11     98s]   Identified SB Latch number: 0
[09/12 09:12:11     98s]   Identified MB Latch number: 0
[09/12 09:12:11     98s]   Not identified SBFF number: 0
[09/12 09:12:11     98s]   Not identified MBFF number: 0
[09/12 09:12:11     98s]   Not identified SB Latch number: 0
[09/12 09:12:11     98s]   Not identified MB Latch number: 0
[09/12 09:12:11     98s]   Number of sequential cells which are not FFs: 1
[09/12 09:12:11     98s] Creating Cell Server, finished. 
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s]  Visiting view : WC_av
[09/12 09:12:11     98s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:12:11     98s]  Visiting view : BC_av
[09/12 09:12:11     98s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:12:11     98s]  Setting StdDelay to 75.30
[09/12 09:12:11     98s] Deleting Cell Server ...
[09/12 09:12:11     98s] Start to check current routing status for nets...
[09/12 09:12:11     98s] All nets are already routed correctly.
[09/12 09:12:11     98s] End to check current routing status for nets (mem=1064.3M)
[09/12 09:12:11     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1064.3M
[09/12 09:12:11     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1064.3M
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s]              Initial Summary                             
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Setup views included:
[09/12 09:12:11     98s]  WC_av 
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:11     98s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:11     98s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:11     98s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +----------------+-------------------------------+------------------+
[09/12 09:12:11     98s] |                |              Real             |       Total      |
[09/12 09:12:11     98s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:11     98s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Density: 53.180%
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 882.2M, totSessionCpu=0:01:38 **
[09/12 09:12:11     98s] PhyDesignGrid: maxLocalDensity 0.98
[09/12 09:12:11     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=1056.3M
[09/12 09:12:11     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1056.3M
[09/12 09:12:11     98s] #spOpts: N=180 mergeVia=F 
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1056.3MB).
[09/12 09:12:11     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1056.3M
[09/12 09:12:11     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=1056.3M
[09/12 09:12:11     98s] *** Starting optimizing excluded clock nets MEM= 1056.3M) ***
[09/12 09:12:11     98s] *info: No excluded clock nets to be optimized.
[09/12 09:12:11     98s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1056.3M) ***
[09/12 09:12:11     98s] *** Starting optimizing excluded clock nets MEM= 1056.3M) ***
[09/12 09:12:11     98s] *info: No excluded clock nets to be optimized.
[09/12 09:12:11     98s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1056.3M) ***
[09/12 09:12:11     98s] Info: Done creating the CCOpt slew target map.
[09/12 09:12:11     98s] Reported timing to dir ./timingReports
[09/12 09:12:11     98s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 882.3M, totSessionCpu=0:01:38 **
[09/12 09:12:11     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s]      opt_design Final Summary                             
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Setup views included:
[09/12 09:12:11     98s]  WC_av 
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:11     98s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:11     98s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:11     98s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +----------------+-------------------------------+------------------+
[09/12 09:12:11     98s] |                |              Real             |       Total      |
[09/12 09:12:11     98s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:11     98s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Density: 53.180%
[09/12 09:12:11     98s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 882.3M, totSessionCpu=0:01:38 **
[09/12 09:12:11     98s] *** Finished opt_design ***
[09/12 09:12:11     98s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:11     98s] UM:                                       0.000 ns         46.755 ns  final
[09/12 09:12:11     98s] UM: Capturing floorplan image ...
[09/12 09:12:11     98s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:11     98s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:11     98s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:11     98s] [hotspot] | normalized |[09/12 09:12:11     98s] [hotspot] max/total 8.00/27.00, big hotspot (>10) total 0.00
          8.00 |         27.00 |
[09/12 09:12:11     98s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:11     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:11     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1056.3M
[09/12 09:12:11     98s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:12:11     98s] UM:          0.86              1          0.000 ns         46.755 ns  opt_design_drv_postcts
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[09/12 09:12:11     98s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:12:11     98s] Info: Destroy the CCOpt slew target map.
[09/12 09:12:11     98s] @file(08_post_cts_optimization.tcl) 16: time_design -post_cts -report_prefix 08d_time_postCts_setup -report_dir $reportDir
[09/12 09:12:11     98s] Start to check current routing status for nets...
[09/12 09:12:11     98s] All nets are already routed correctly.
[09/12 09:12:11     98s] End to check current routing status for nets (mem=1056.3M)
[09/12 09:12:11     98s] Effort level <high> specified for reg2reg path_group
[09/12 09:12:11     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1058.3M
[09/12 09:12:11     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1058.3M
[09/12 09:12:11     98s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1058.3M
[09/12 09:12:11     98s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1058.3M
[09/12 09:12:11     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1058.3M
[09/12 09:12:11     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1058.3M
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s]          time_design Summary                             
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Setup views included:
[09/12 09:12:11     98s]  WC_av 
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] |           WNS (ns):| 46.755  | 81.276  | 46.755  |
[09/12 09:12:11     98s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:11     98s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:11     98s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:11     98s] +--------------------+---------+---------+---------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] +----------------+-------------------------------+------------------+
[09/12 09:12:11     98s] |                |              Real             |       Total      |
[09/12 09:12:11     98s] |    DRVs        +------------------+------------+------------------|
[09/12 09:12:11     98s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:12:11     98s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:12:11     98s] +----------------+------------------+------------+------------------+
[09/12 09:12:11     98s] 
[09/12 09:12:11     98s] Density: 53.180%
[09/12 09:12:11     98s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:11     98s] ------------------------------------------------------------
[09/12 09:12:11     98s] Reported timing to dir ./timingReports
[09/12 09:12:11     98s] Total CPU time: 0.23 sec
[09/12 09:12:11     98s] Total Real time: 0.0 sec
[09/12 09:12:11     98s] Total Memory Usage: 1056.300781 Mbytes
[09/12 09:12:11     98s] @file(08_post_cts_optimization.tcl) 17: time_design -post_cts -hold -report_prefix 08e_time_postCts_hold -report_dir $reportDir
[09/12 09:12:12     98s] Start to check current routing status for nets...
[09/12 09:12:12     98s] All nets are already routed correctly.
[09/12 09:12:12     98s] End to check current routing status for nets (mem=1030.1M)
[09/12 09:12:12     98s] Effort level <high> specified for reg2reg path_group
[09/12 09:12:12     98s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1032.1M
[09/12 09:12:12     98s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1032.1M
[09/12 09:12:12     98s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1032.1M
[09/12 09:12:12     98s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1032.1M
[09/12 09:12:12     98s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1032.1M
[09/12 09:12:12     98s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1032.1M
[09/12 09:12:12     98s] #################################################################################
[09/12 09:12:12     98s] # Design Stage: PreRoute
[09/12 09:12:12     98s] # Design Name: mtm_Alu
[09/12 09:12:12     98s] # Design Mode: 180nm
[09/12 09:12:12     98s] # Analysis Mode: MMMC OCV 
[09/12 09:12:12     98s] # Parasitics Mode: No SPEF/RCDB
[09/12 09:12:12     98s] # Signoff Settings: SI Off 
[09/12 09:12:12     98s] #################################################################################
[09/12 09:12:12     98s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:12:12     98s] Calculate late delays in OCV mode...
[09/12 09:12:12     98s] Calculate early delays in OCV mode...
[09/12 09:12:12     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 1054.3M, InitMEM = 1054.3M)
[09/12 09:12:12     98s] Start delay calculation (fullDC) (1 T). (MEM=1054.3)
[09/12 09:12:12     98s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:12:12     98s] End AAE Lib Interpolated Model. (MEM=1054.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:12     99s] Total number of fetched objects 1938
[09/12 09:12:12     99s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:12     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:12     99s] End delay calculation. (MEM=1105.07 CPU=0:00:00.4 REAL=0:00:00.0)
[09/12 09:12:12     99s] End delay calculation (fullDC). (MEM=1105.07 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:12:12     99s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1105.1M) ***
[09/12 09:12:12     99s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:40 mem=1105.1M)
[09/12 09:12:12     99s] 
[09/12 09:12:12     99s] ------------------------------------------------------------
[09/12 09:12:12     99s]          time_design Summary                             
[09/12 09:12:12     99s] ------------------------------------------------------------
[09/12 09:12:12     99s] 
[09/12 09:12:12     99s] Hold  views included:
[09/12 09:12:12     99s]  BC_av 
[09/12 09:12:12     99s] 
[09/12 09:12:12     99s] +--------------------+---------+---------+---------+
[09/12 09:12:12     99s] |     Hold mode      |   all   | reg2reg | default |
[09/12 09:12:12     99s] +--------------------+---------+---------+---------+
[09/12 09:12:12     99s] |           WNS (ns):|  0.198  |  0.198  | 49.960  |
[09/12 09:12:12     99s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:12:12     99s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:12:12     99s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:12:12     99s] +--------------------+---------+---------+---------+
[09/12 09:12:12     99s] 
[09/12 09:12:12     99s] Density: 53.180%
[09/12 09:12:12     99s] Routing Overflow: 0.11% H and 10.65% V
[09/12 09:12:12     99s] ------------------------------------------------------------
[09/12 09:12:12     99s] Reported timing to dir ./timingReports
[09/12 09:12:12     99s] Total CPU time: 0.77 sec
[09/12 09:12:12     99s] Total Real time: 1.0 sec
[09/12 09:12:12     99s] Total Memory Usage: 1009.5625 Mbytes
[09/12 09:12:12     99s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/08_post_cts_optimization.tcl
[09/12 09:12:12     99s] @innovus 10> [13D             [13D@innovus 10> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/09_routing.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/09_routing.tcl
[09/12 09:12:21    100s] @file(09_routing.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:12:21    100s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:12:21    100s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:12:21    100s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:12:21    100s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:12:21    100s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:12:21    100s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:12:21    100s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:12:21    100s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:12:21    100s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:12:21    100s] }
[09/12 09:12:21    100s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:12:21    100s] @file(09_routing.tcl) 10: set_db add_fillers_cells { UCL_CAP9 UCL_CAP8 UCL_CAP7 UCL_CAP6 UCL_CAP5 UCL_FILL }
[09/12 09:12:21    100s] @file(09_routing.tcl) 11: set_db add_fillers_prefix FILLER
[09/12 09:12:21    100s] @file(09_routing.tcl) 12: add_fillers
[09/12 09:12:21    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1009.6M
[09/12 09:12:21    100s] #spOpts: N=180 
[09/12 09:12:21    100s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1009.6M
[09/12 09:12:21    100s] Core basic site is CoreSite
[09/12 09:12:21    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:12:21    100s] Mark StBox On SiteArr starts
[09/12 09:12:21    100s] Mark StBox On SiteArr ends
[09/12 09:12:21    100s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.018, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.019, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.019, MEM:1009.6M
[09/12 09:12:21    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1009.6MB).
[09/12 09:12:21    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1009.6M
[09/12 09:12:21    100s]   Signal wire search tree: 1550 elements. (cpu=0:00:00.0, mem=0.0M)
[09/12 09:12:21    100s] *INFO: Adding fillers to top-module.
[09/12 09:12:21    100s] *INFO:   Added 523 filler insts (cell UCL_CAP9 / prefix FILLER).
[09/12 09:12:21    100s] *INFO:   Added 119 filler insts (cell UCL_CAP8 / prefix FILLER).
[09/12 09:12:21    100s] *INFO:   Added 158 filler insts (cell UCL_CAP7 / prefix FILLER).
[09/12 09:12:21    100s] *INFO:   Added 159 filler insts (cell UCL_CAP6 / prefix FILLER).
[09/12 09:12:21    100s] *INFO:   Added 206 filler insts (cell UCL_CAP5 / prefix FILLER).
[09/12 09:12:21    100s] *INFO:   Added 1971 filler insts (cell UCL_FILL / prefix FILLER).
[09/12 09:12:21    100s] *INFO: Total 3136 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/12 09:12:21    100s] For 3136 new insts, 3136 new pwr-pin connections were made to global net 'vddd'.
[09/12 09:12:21    100s] 3136 new gnd-pin connections were made to global net 'gndd'.
[09/12 09:12:21    100s] 3136 new pwr-pin connections were made to global net 'vddb'.
[09/12 09:12:21    100s] 3136 new gnd-pin connections were made to global net 'gndb'.
[09/12 09:12:21    100s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[09/12 09:12:21    100s] @file(09_routing.tcl) 17: set_db route_design_with_via_in_pin 1:1
[09/12 09:12:21    100s] @file(09_routing.tcl) 20: set_db route_design_with_via_only_for_lib_cell_pin 1:1
[09/12 09:12:21    100s] @file(09_routing.tcl) 22: set_db route_design_with_timing_driven 1
[09/12 09:12:21    100s] @file(09_routing.tcl) 23: set_db route_design_with_si_driven 0
[09/12 09:12:21    100s] @file(09_routing.tcl) 24: set_db route_design_detail_post_route_swap_via multiCut
[09/12 09:12:21    100s] #WARNING (NRIF-80) When route_design_detail_post_route_swap_via is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[09/12 09:12:21    100s] @file(09_routing.tcl) 27: route_design -global_detail -via_opt -wire_opt
[09/12 09:12:21    100s] #% Begin route_design (date=09/12 09:12:21, mem=844.0M)
[09/12 09:12:21    100s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.04 (MB), peak = 927.02 (MB)
[09/12 09:12:21    100s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/12 09:12:21    100s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[09/12 09:12:21    100s] #**INFO: setDesignMode -flowEffort standard
[09/12 09:12:21    100s] #**INFO: mulit-cut via swapping is disabled by user.
[09/12 09:12:21    100s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[09/12 09:12:21    100s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/12 09:12:21    100s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/12 09:12:21    100s] #spOpts: N=180 
[09/12 09:12:21    100s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1009.6M
[09/12 09:12:21    100s] Core basic site is CoreSite
[09/12 09:12:21    100s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.001, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.001, MEM:1009.6M
[09/12 09:12:21    100s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1009.6M
[09/12 09:12:21    100s] Begin checking placement ... (start mem=1009.6M, init mem=1009.6M)
[09/12 09:12:21    100s] *info: Placed = 4741           (Fixed = 10)
[09/12 09:12:21    100s] *info: Unplaced = 0           
[09/12 09:12:21    100s] Placement Density:100.00%(94954/94954)
[09/12 09:12:21    100s] Placement Density (including fixed std cells):100.00%(94954/94954)
[09/12 09:12:21    100s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1009.6M)
[09/12 09:12:21    100s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[09/12 09:12:21    100s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/12 09:12:21    100s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/12 09:12:21    100s] 
[09/12 09:12:21    100s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/12 09:12:21    100s] *** Changed status on (11) nets in Clock.
[09/12 09:12:21    100s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1009.6M) ***
[09/12 09:12:21    100s] 
[09/12 09:12:21    100s] route_global_detail
[09/12 09:12:21    100s] 
[09/12 09:12:21    100s] #set_db route_design_detail_post_route_swap_via "multiCut"
[09/12 09:12:21    100s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[09/12 09:12:21    100s] #set_db route_design_reserve_space_for_multi_cut true
[09/12 09:12:21    100s] #set_db route_design_top_routing_layer 3
[09/12 09:12:21    100s] #set_db route_design_with_si_driven false
[09/12 09:12:21    100s] #set_db route_design_with_timing_driven true
[09/12 09:12:21    100s] #set_db route_design_with_via_in_pin "1:1"
[09/12 09:12:21    100s] #set_db route_design_with_via_only_for_lib_cell_pin "1:1"
[09/12 09:12:21    100s] #Start route_global_detail on Thu Sep 12 09:12:21 2019
[09/12 09:12:21    100s] #
[09/12 09:12:21    100s] #Generating timing data, please wait...
[09/12 09:12:21    100s] #1938 total nets, 11 already routed, 11 will ignore in trialRoute
[09/12 09:12:21    100s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:21    100s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/12 09:12:21    100s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:21    100s] [NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[09/12 09:12:21    100s] #Reporting timing...
[09/12 09:12:21    100s] End AAE Lib Interpolated Model. (MEM=1045.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:22    101s] Total number of fetched objects 1938
[09/12 09:12:22    101s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:12:22    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:12:22    101s] End delay calculation. (MEM=1102.56 CPU=0:00:00.5 REAL=0:00:01.0)
[09/12 09:12:22    101s] ###############################################################
[09/12 09:12:22    101s] #  Generated by:      Cadence Innovus 17.13-s098_1
[09/12 09:12:22    101s] #  OS:                Linux x86_64(Host ID cadence212)
[09/12 09:12:22    101s] #  Generated on:      Thu Sep 12 09:12:22 2019
[09/12 09:12:22    101s] #  Design:            mtm_Alu
[09/12 09:12:22    101s] #  Command:           route_design -global_detail -via_opt -wire_opt
[09/12 09:12:22    101s] ###############################################################
[09/12 09:12:22    101s] #Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
[09/12 09:12:22    101s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.99 (MB), peak = 927.02 (MB)
[09/12 09:12:22    101s] #Library Standard Delay: 75.30ps
[09/12 09:12:22    101s] #Slack threshold: 150.60ps
[09/12 09:12:22    101s] ###############################################################
[09/12 09:12:22    101s] #  Generated by:      Cadence Innovus 17.13-s098_1
[09/12 09:12:22    101s] #  OS:                Linux x86_64(Host ID cadence212)
[09/12 09:12:22    101s] #  Generated on:      Thu Sep 12 09:12:22 2019
[09/12 09:12:22    101s] #  Design:            mtm_Alu
[09/12 09:12:22    101s] #  Command:           route_design -global_detail -via_opt -wire_opt
[09/12 09:12:22    101s] ###############################################################
[09/12 09:12:22    101s] #*** Analyzed 0 timing critical paths
[09/12 09:12:22    101s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.16 (MB), peak = 927.02 (MB)
[09/12 09:12:22    101s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 897.68 (MB), peak = 927.02 (MB)
[09/12 09:12:22    102s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 897.89 (MB), peak = 927.02 (MB)
[09/12 09:12:22    102s] #
[09/12 09:12:22    102s] #*** Enable low timing-driven effort with mode 0.
[09/12 09:12:22    102s] #Dump tif for version 2.1
[09/12 09:12:22    102s] 
[09/12 09:12:22    102s] mtm_Alu
[09/12 09:12:23    102s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/12 09:12:23    102s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 847.54 (MB), peak = 927.02 (MB)
[09/12 09:12:23    102s] #Done generating timing data.
[09/12 09:12:23    102s] ### Net info: total nets: 1947
[09/12 09:12:23    102s] ### Net info: dirty nets: 0
[09/12 09:12:23    102s] ### Net info: marked as disconnected nets: 0
[09/12 09:12:23    102s] ### Net info: fully routed nets: 11
[09/12 09:12:23    102s] ### Net info: trivial (single pin) nets: 0
[09/12 09:12:23    102s] ### Net info: unrouted nets: 1936
[09/12 09:12:23    102s] ### Net info: re-extraction nets: 0
[09/12 09:12:23    102s] ### Net info: ignored nets: 0
[09/12 09:12:23    102s] ### Net info: skip routing nets: 0
[09/12 09:12:23    102s] ### import route signature (17) = 1594240595
[09/12 09:12:23    102s] ### import violation signature (16) = 1905142130
[09/12 09:12:23    102s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:12:23    102s] #Start reading timing information from file .timing_file_188330.tif.gz ...
[09/12 09:12:23    102s] #Read in timing information for 4 ports, 1605 instances from timing file .timing_file_188330.tif.gz.
[09/12 09:12:23    102s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[09/12 09:12:23    102s] #RTESIG:78da8d934d6fd430108639f32b466e0f8bc4261e7fc43637580aaab4405951385adbd6dd
[09/12 09:12:23    102s] #       5acd3aabc4a115bf1ef3b1b7552639bd919fbc9e99bc7376fefd62030c4d85723970673d
[09/12 09:12:23    102s] #       c2e70d5a8e6896d87051a3f1e5e8fa1d7b7976fee5ea9b6a1a60fbb1cd713566068b21f7
[09/12 09:12:23    102s] #       31ed5ec338841e869073797bf50f35d241eec7008b9bae6b4f235a02abf3fe50c794ba9f
[09/12 09:12:23    102s] #       e3e073d81f3c5a2b25f7b7dbbb906e8340e10fbf62b88969788cfed3e5f3d71f1febb44d
[09/12 09:12:23    102s] #       5ddf8d39f8f2b9b7f1e9f17daaab1cf7c5ddf7e1d0f519ab3ba2426781575cf3f2c0e2be
[09/12 09:12:23    102s] #       edb6f92467d1007b88bb87693b2bc43c3bd95083b14ec1fdb61da619070a1631e5b00bfd
[09/12 09:12:23    102s] #       49c471014bc14b519c2aca951ef52cce01569ae6a40031c74f5a6a184ecd40c8ac39a369
[09/12 09:12:23    102s] #       c49088d5607425e9be1c791d72ae81b5ddd374ac90a324c3805c4af23e54624e8e51f1b2
[09/12 09:12:23    102s] #       e41f2ed7eb8b0d454a0eec7ab5f6abb7570efe0b7b14e6289aa3d07fc51f6bd218e99e15
[09/12 09:12:23    102s] #       bd48a89c8439f9475da62ca7d709750935599596f49fd725f50cdf203105ad701a7bf11b
[09/12 09:12:23    102s] #       55cbbc7f
[09/12 09:12:23    102s] #
[09/12 09:12:23    102s] #RTESIG:78da8d934d6fd430108639f32b466e0f8bc4261e7fc43637580aaab4405951385adbd6dd
[09/12 09:12:23    102s] #       5acd3aabc4a115bf1ef3b1b7552639bd919fbc9e99bc7376fefd62030c4d85723970673d
[09/12 09:12:23    102s] #       c2e70d5a8e6896d87051a3f1e5e8fa1d7b7976fee5ea9b6a1a60fbb1cd713566068b21f7
[09/12 09:12:23    102s] #       31ed5ec338841e869073797bf50f35d241eec7008b9bae6b4f235a02abf3fe50c794ba9f
[09/12 09:12:23    102s] #       e3e073d81f3c5a2b25f7b7dbbb906e8340e10fbf62b88969788cfed3e5f3d71f1febb44d
[09/12 09:12:23    102s] #       5ddf8d39f8f2b9b7f1e9f17daaab1cf7c5ddf7e1d0f519ab3ba2426781575cf3f2c0e2be
[09/12 09:12:23    102s] #       edb6f92467d1007b88bb87693b2bc43c3bd95083b14ec1fdb61da619070a1631e5b00bfd
[09/12 09:12:23    102s] #       49c471014bc14b519c2aca951ef52cce01569ae6a40031c74f5a6a184ecd40c8ac39a369
[09/12 09:12:23    102s] #       c49088d5607425e9be1c791d72ae81b5ddd374ac90a324c3805c4af23e54624e8e51f1b2
[09/12 09:12:23    102s] #       e41f2ed7eb8b0d454a0eec7ab5f6abb7570efe0b7b14e6289aa3d07fc51f6bd218e99e15
[09/12 09:12:23    102s] #       bd48a89c8439f9475da62ca7d709750935599596f49fd725f50cdf203105ad701a7bf11b
[09/12 09:12:23    102s] #       55cbbc7f
[09/12 09:12:23    102s] #
[09/12 09:12:23    102s] #Start routing data preparation on Thu Sep 12 09:12:23 2019
[09/12 09:12:23    102s] #
[09/12 09:12:23    102s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:12:23    102s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:12:23    102s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:12:23    102s] #Voltage range [0.000 - 1.900] has 1945 nets.
[09/12 09:12:23    103s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:12:23    103s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:12:23    103s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:12:23    103s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:12:23    103s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:12:23    103s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:12:23    103s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:12:23    103s] #Regenerating Ggrids automatically.
[09/12 09:12:23    103s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:12:23    103s] #Using automatically generated G-grids.
[09/12 09:12:23    103s] #Done routing data preparation.
[09/12 09:12:23    103s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 857.97 (MB), peak = 927.02 (MB)
[09/12 09:12:23    103s] #
[09/12 09:12:23    103s] #Summary of active signal nets routing constraints set by OPT:
[09/12 09:12:23    103s] #	preferred routing layers      : 0
[09/12 09:12:23    103s] #	preferred routing layer effort: 0
[09/12 09:12:23    103s] #	preferred extra space         : 0
[09/12 09:12:23    103s] #	preferred multi-cut via       : 0
[09/12 09:12:23    103s] #	avoid detour                  : 0
[09/12 09:12:23    103s] #	expansion ratio               : 0
[09/12 09:12:23    103s] #	net priority                  : 0
[09/12 09:12:23    103s] #	s2s control                   : 0
[09/12 09:12:23    103s] #	avoid chaining                : 0
[09/12 09:12:23    103s] #	inst-based stacking via       : 0
[09/12 09:12:23    103s] #
[09/12 09:12:23    103s] #Summary of active signal nets routing constraints set by USER:
[09/12 09:12:23    103s] #	preferred routing layers      : 0
[09/12 09:12:23    103s] #	preferred routing layer effort     : 0
[09/12 09:12:23    103s] #	preferred extra space              : 0
[09/12 09:12:23    103s] #	preferred multi-cut via            : 0
[09/12 09:12:23    103s] #	avoid detour                       : 0
[09/12 09:12:23    103s] #	net weight                         : 0
[09/12 09:12:23    103s] #	avoid chaining                     : 0
[09/12 09:12:23    103s] #	cell-based stacking via (required) : 0
[09/12 09:12:23    103s] #	cell-based stacking via (optional) : 0
[09/12 09:12:23    103s] #
[09/12 09:12:23    103s] #Start timing driven prevention iteration
[09/12 09:12:23    103s] #
[09/12 09:12:23    103s] #--------------------------------------------------------
[09/12 09:12:23    103s] # Summary of active signal nets routing constraints
[09/12 09:12:23    103s] #  Avoid Detour             : 0
[09/12 09:12:23    103s] #  Max Expansion Ratio      : 0
[09/12 09:12:23    103s] #  Cell-based Stacking Via  : 0
[09/12 09:12:23    103s] #  Inst-based Stacking Via  : 0
[09/12 09:12:23    103s] #  Prefer Extra Space       : 0
[09/12 09:12:23    103s] #  Prefer Multi-cut Via     : 0
[09/12 09:12:23    103s] #  S2s Control              : 0
[09/12 09:12:23    103s] #  Preferred Layer Effort   : 0
[09/12 09:12:23    103s] #  Bottom Preferred Layer
[09/12 09:12:23    103s] #
[09/12 09:12:23    103s] #--------------------------------------------------------
[09/12 09:12:23    103s] #Done timing-driven prevention
[09/12 09:12:23    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.45 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #Merging special wires...
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Finished routing data preparation on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Cpu time = 00:00:00
[09/12 09:12:24    103s] #Elapsed time = 00:00:00
[09/12 09:12:24    103s] #Increased memory = 0.25 (MB)
[09/12 09:12:24    103s] #Total memory = 858.71 (MB)
[09/12 09:12:24    103s] #Peak memory = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Start global routing on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Number of eco nets is 0
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Start global routing data preparation on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Start routing resource analysis on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Routing resource analysis is done on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #  Resource Analysis:
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/12 09:12:24    103s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/12 09:12:24    103s] #  --------------------------------------------------------------
[09/12 09:12:24    103s] #  ME1            H         540           0         756    76.06%
[09/12 09:12:24    103s] #  ME2            V         550           0         756     0.00%
[09/12 09:12:24    103s] #  ME3            H         507          33         756     0.00%
[09/12 09:12:24    103s] #  ME4            V         482          69         756     3.57%
[09/12 09:12:24    103s] #  --------------------------------------------------------------
[09/12 09:12:24    103s] #  Total                   2080       4.61%        3024    19.91%
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #  11 nets (0.56%) with 1 preferred extra spacing.
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Global routing data preparation is done on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.95 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.95 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Skip 1/2 round for no nets in the round...
[09/12 09:12:24    103s] #Route nets in 2/2 round...
[09/12 09:12:24    103s] #start global routing iteration 1...
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.73 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #start global routing iteration 2...
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.44 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #start global routing iteration 3...
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.51 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #start global routing iteration 4...
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.53 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
[09/12 09:12:24    103s] #Total number of routable nets = 1669.
[09/12 09:12:24    103s] #Total number of nets in the design = 1947.
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #1658 routable nets have only global wires.
[09/12 09:12:24    103s] #11 routable nets have only detail routed wires.
[09/12 09:12:24    103s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Routed nets constraints summary:
[09/12 09:12:24    103s] #-----------------------------
[09/12 09:12:24    103s] #        Rules   Unconstrained  
[09/12 09:12:24    103s] #-----------------------------
[09/12 09:12:24    103s] #      Default            1658  
[09/12 09:12:24    103s] #-----------------------------
[09/12 09:12:24    103s] #        Total            1658  
[09/12 09:12:24    103s] #-----------------------------
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Routing constraints summary of the whole design:
[09/12 09:12:24    103s] #------------------------------------------------
[09/12 09:12:24    103s] #        Rules   Pref Extra Space   Unconstrained  
[09/12 09:12:24    103s] #------------------------------------------------
[09/12 09:12:24    103s] #      Default                 11            1658  
[09/12 09:12:24    103s] #------------------------------------------------
[09/12 09:12:24    103s] #        Total                 11            1658  
[09/12 09:12:24    103s] #------------------------------------------------
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #                 OverCon       OverCon       OverCon       OverCon          
[09/12 09:12:24    103s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/12 09:12:24    103s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[09/12 09:12:24    103s] #  --------------------------------------------------------------------------
[09/12 09:12:24    103s] #  ME1           0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/12 09:12:24    103s] #  ME2         100(13.2%)     21(2.78%)      0(0.00%)      0(0.00%)   (16.0%)
[09/12 09:12:24    103s] #  ME3           5(0.66%)      3(0.40%)      2(0.26%)      3(0.40%)   (1.72%)
[09/12 09:12:24    103s] #  --------------------------------------------------------------------------
[09/12 09:12:24    103s] #     Total    105(6.04%)     24(1.38%)      2(0.12%)      3(0.17%)   (7.71%)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[09/12 09:12:24    103s] #  Overflow after GR: 0.75% H + 6.97% V
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] [hotspot] | normalized |          [09/12 09:12:24    103s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
6.00 |         24.00 |
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:24    103s] #Hotspot report including placement blocked areas
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:12:24    103s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:12:24    103s] [hotspot] +------------+---------------+---------------+
[09/12 09:12:24    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:12:24    103s] #Complete Global Routing.
[09/12 09:12:24    103s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:12:24    103s] #Total wire length = 87322 um.
[09/12 09:12:24    103s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME1 = 714 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME2 = 41743 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME3 = 44865 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:12:24    103s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:12:24    103s] #Total number of vias = 7132
[09/12 09:12:24    103s] #Up-Via Summary (total 7132):
[09/12 09:12:24    103s] #           
[09/12 09:12:24    103s] #-----------------------
[09/12 09:12:24    103s] # ME1              3106
[09/12 09:12:24    103s] # ME2              4026
[09/12 09:12:24    103s] #-----------------------
[09/12 09:12:24    103s] #                  7132 
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Total number of involved regular nets 292
[09/12 09:12:24    103s] #Maximum src to sink distance  733.1
[09/12 09:12:24    103s] #Average of max src_to_sink distance  149.9
[09/12 09:12:24    103s] #Average of ave src_to_sink distance  95.8
[09/12 09:12:24    103s] #Max overcon = 11 tracks.
[09/12 09:12:24    103s] #Total overcon = 7.71%.
[09/12 09:12:24    103s] #Worst layer Gcell overcon rate = 0.00%.
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Global routing statistics:
[09/12 09:12:24    103s] #Cpu time = 00:00:01
[09/12 09:12:24    103s] #Elapsed time = 00:00:01
[09/12 09:12:24    103s] #Increased memory = 5.82 (MB)
[09/12 09:12:24    103s] #Total memory = 864.53 (MB)
[09/12 09:12:24    103s] #Peak memory = 927.02 (MB)
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #Finished global routing on Thu Sep 12 09:12:24 2019
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] #
[09/12 09:12:24    103s] ### route signature (21) = 1931884135
[09/12 09:12:24    103s] ### violation signature (19) = 1905142130
[09/12 09:12:24    103s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.65 (MB), peak = 927.02 (MB)
[09/12 09:12:24    103s] #Start Track Assignment.
[09/12 09:12:24    104s] #Done with 2194 horizontal wires in 1 hboxes and 2376 vertical wires in 1 hboxes.
[09/12 09:12:25    104s] #Done with 660 horizontal wires in 1 hboxes and 670 vertical wires in 1 hboxes.
[09/12 09:12:25    104s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/12 09:12:25    104s] #
[09/12 09:12:25    104s] #Track assignment summary:
[09/12 09:12:25    104s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/12 09:12:25    104s] #------------------------------------------------------------------------
[09/12 09:12:25    104s] # ME1          730.00 	  0.00%  	  0.00% 	  0.00%
[09/12 09:12:25    104s] # ME2        38517.84 	  0.15%  	  0.00% 	  0.04%
[09/12 09:12:25    104s] # ME3        40363.37 	  0.17%  	  0.00% 	  0.01%
[09/12 09:12:25    104s] #------------------------------------------------------------------------
[09/12 09:12:25    104s] # All       79611.21  	  0.15% 	  0.00% 	  0.01%
[09/12 09:12:25    104s] #Complete Track Assignment.
[09/12 09:12:25    104s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:12:25    104s] #Total wire length = 91433 um.
[09/12 09:12:25    104s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME1 = 3275 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME2 = 42097 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME3 = 46061 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:12:25    104s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:12:25    104s] #Total number of vias = 7132
[09/12 09:12:25    104s] #Up-Via Summary (total 7132):
[09/12 09:12:25    104s] #           
[09/12 09:12:25    104s] #-----------------------
[09/12 09:12:25    104s] # ME1              3106
[09/12 09:12:25    104s] # ME2              4026
[09/12 09:12:25    104s] #-----------------------
[09/12 09:12:25    104s] #                  7132 
[09/12 09:12:25    104s] #
[09/12 09:12:25    104s] ### route signature (25) =   59886665
[09/12 09:12:25    104s] ### violation signature (23) = 1905142130
[09/12 09:12:25    104s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 868.19 (MB), peak = 927.02 (MB)
[09/12 09:12:25    104s] #
[09/12 09:12:25    104s] #number of short segments in preferred routing layers
[09/12 09:12:25    104s] #	
[09/12 09:12:25    104s] #	
[09/12 09:12:25    104s] #
[09/12 09:12:25    104s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/12 09:12:25    104s] #Cpu time = 00:00:02
[09/12 09:12:25    104s] #Elapsed time = 00:00:02
[09/12 09:12:25    104s] #Increased memory = 12.74 (MB)
[09/12 09:12:25    104s] #Total memory = 863.68 (MB)
[09/12 09:12:25    104s] #Peak memory = 927.02 (MB)
[09/12 09:12:25    104s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:12:25    104s] #
[09/12 09:12:25    104s] #Start Detail Routing..
[09/12 09:12:25    104s] #start initial detail routing ...
[09/12 09:12:25    104s] ### For initial detail routing, marked 11 dont-route nets (design has 4 dirty nets, 0 dirty-areas, has valid drcs, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[09/12 09:13:06    145s] #   number of violations = 126
[09/12 09:13:06    145s] #
[09/12 09:13:06    145s] #    By Layer and Type :
[09/12 09:13:06    145s] #	         MetSpc    NSMet    Short     Loop   Totals
[09/12 09:13:06    145s] #	ME1           0        0        0        0        0
[09/12 09:13:06    145s] #	ME2          23        5       49        7       84
[09/12 09:13:06    145s] #	ME3           2        0       40        0       42
[09/12 09:13:06    145s] #	Totals       25        5       89        7      126
[09/12 09:13:06    145s] #3140 out of 4741 instances (66.2%) need to be verified(marked ipoed), dirty area = 39.0%.
[09/12 09:13:07    146s] #   number of violations = 140
[09/12 09:13:07    146s] #
[09/12 09:13:07    146s] #    By Layer and Type :
[09/12 09:13:07    146s] #	         MetSpc    NSMet    Short     Loop ViaInPin   Totals
[09/12 09:13:07    146s] #	ME1           0        0        0        0       14       14
[09/12 09:13:07    146s] #	ME2          23        5       49        7        0       84
[09/12 09:13:07    146s] #	ME3           2        0       40        0        0       42
[09/12 09:13:07    146s] #	Totals       25        5       89        7       14      140
[09/12 09:13:07    146s] #cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1912.50 (MB), peak = 1912.50 (MB)
[09/12 09:13:07    146s] #start 1st optimization iteration ...
[09/12 09:13:13    152s] #   number of violations = 83
[09/12 09:13:13    152s] #
[09/12 09:13:13    152s] #    By Layer and Type :
[09/12 09:13:13    152s] #	         MetSpc    Short     Loop ViaInPin   Totals
[09/12 09:13:13    152s] #	ME1           0        0        0       14       14
[09/12 09:13:13    152s] #	ME2          22       34        4        0       60
[09/12 09:13:13    152s] #	ME3           0        9        0        0        9
[09/12 09:13:13    152s] #	Totals       22       43        4       14       83
[09/12 09:13:13    152s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1912.54 (MB), peak = 1912.55 (MB)
[09/12 09:13:13    152s] #start 2nd optimization iteration ...
[09/12 09:13:17    156s] #   number of violations = 74
[09/12 09:13:17    156s] #
[09/12 09:13:17    156s] #    By Layer and Type :
[09/12 09:13:17    156s] #	         MetSpc    NSMet    Short     Loop      Mar ViaInPin   Totals
[09/12 09:13:17    156s] #	ME1           0        0        0        0        0       14       14
[09/12 09:13:17    156s] #	ME2          21        2       27        2        2        0       54
[09/12 09:13:17    156s] #	ME3           0        0        6        0        0        0        6
[09/12 09:13:17    156s] #	Totals       21        2       33        2        2       14       74
[09/12 09:13:17    156s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1912.55 (MB), peak = 1912.55 (MB)
[09/12 09:13:17    156s] #start 3rd optimization iteration ...
[09/12 09:13:20    159s] #   number of violations = 1
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #    By Layer and Type :
[09/12 09:13:20    159s] #	          Short   Totals
[09/12 09:13:20    159s] #	ME1           0        0
[09/12 09:13:20    159s] #	ME2           0        0
[09/12 09:13:20    159s] #	ME3           1        1
[09/12 09:13:20    159s] #	Totals        1        1
[09/12 09:13:20    159s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1912.55 (MB), peak = 1912.55 (MB)
[09/12 09:13:20    159s] #start 4th optimization iteration ...
[09/12 09:13:20    159s] #   number of violations = 0
[09/12 09:13:20    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.55 (MB), peak = 1912.55 (MB)
[09/12 09:13:20    159s] #Complete Detail Routing.
[09/12 09:13:20    159s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:20    159s] #Total wire length = 85901 um.
[09/12 09:13:20    159s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME2 = 44842 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME3 = 40854 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:20    159s] #Total number of vias = 10738
[09/12 09:13:20    159s] #Up-Via Summary (total 10738):
[09/12 09:13:20    159s] #           
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] # ME1              3215
[09/12 09:13:20    159s] # ME2              7523
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] #                 10738 
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Total number of DRC violations = 0
[09/12 09:13:20    159s] ### route signature (40) = 1879069665
[09/12 09:13:20    159s] ### violation signature (38) = 1905142130
[09/12 09:13:20    159s] #Cpu time = 00:00:55
[09/12 09:13:20    159s] #Elapsed time = 00:00:55
[09/12 09:13:20    159s] #Increased memory = 20.13 (MB)
[09/12 09:13:20    159s] #Total memory = 883.81 (MB)
[09/12 09:13:20    159s] #Peak memory = 1912.55 (MB)
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #start routing for process antenna violation fix ...
[09/12 09:13:20    159s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:20    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.79 (MB), peak = 1912.55 (MB)
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:20    159s] #Total wire length = 85901 um.
[09/12 09:13:20    159s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME2 = 44842 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME3 = 40854 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:20    159s] #Total number of vias = 10738
[09/12 09:13:20    159s] #Up-Via Summary (total 10738):
[09/12 09:13:20    159s] #           
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] # ME1              3215
[09/12 09:13:20    159s] # ME2              7523
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] #                 10738 
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Total number of DRC violations = 0
[09/12 09:13:20    159s] #Total number of net violated process antenna rule = 0
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] ### route signature (43) = 1879069665
[09/12 09:13:20    159s] ### violation signature (41) = 1905142130
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:20    159s] #Total wire length = 85901 um.
[09/12 09:13:20    159s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME2 = 44842 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME3 = 40854 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:20    159s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:20    159s] #Total number of vias = 10738
[09/12 09:13:20    159s] #Up-Via Summary (total 10738):
[09/12 09:13:20    159s] #           
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] # ME1              3215
[09/12 09:13:20    159s] # ME2              7523
[09/12 09:13:20    159s] #-----------------------
[09/12 09:13:20    159s] #                 10738 
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Total number of DRC violations = 0
[09/12 09:13:20    159s] #Total number of net violated process antenna rule = 0
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:20    159s] #
[09/12 09:13:20    159s] #Start Post Route via swapping...
[09/12 09:13:20    159s] #99.87% of area are rerouted by ECO routing.
[09/12 09:13:21    160s] #   number of violations = 0
[09/12 09:13:21    160s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 883.95 (MB), peak = 1912.55 (MB)
[09/12 09:13:21    160s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:21    160s] #Total number of DRC violations = 0
[09/12 09:13:21    160s] #Total number of net violated process antenna rule = 0
[09/12 09:13:21    160s] #Post Route via swapping is done.
[09/12 09:13:21    160s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:21    160s] #Total wire length = 85901 um.
[09/12 09:13:21    160s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME2 = 44842 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME3 = 40854 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:21    160s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:21    160s] #Total number of vias = 10738
[09/12 09:13:21    160s] #Total number of multi-cut vias = 7545 ( 70.3%)
[09/12 09:13:21    160s] #Total number of single cut vias = 3193 ( 29.7%)
[09/12 09:13:21    160s] #Up-Via Summary (total 10738):
[09/12 09:13:21    160s] #                   single-cut          multi-cut      Total
[09/12 09:13:21    160s] #-----------------------------------------------------------
[09/12 09:13:21    160s] # ME1             2833 ( 88.1%)       382 ( 11.9%)       3215
[09/12 09:13:21    160s] # ME2              360 (  4.8%)      7163 ( 95.2%)       7523
[09/12 09:13:21    160s] #-----------------------------------------------------------
[09/12 09:13:21    160s] #                 3193 ( 29.7%)      7545 ( 70.3%)      10738 
[09/12 09:13:21    160s] #
[09/12 09:13:21    160s] ### route signature (48) =  377359482
[09/12 09:13:21    160s] ### violation signature (46) = 1905142130
[09/12 09:13:21    160s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:21    160s] #
[09/12 09:13:21    160s] #Start Post Route wire spreading..
[09/12 09:13:21    160s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:21    160s] #
[09/12 09:13:21    160s] #Start DRC checking..
[09/12 09:13:23    162s] #   number of violations = 0
[09/12 09:13:23    162s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1297.13 (MB), peak = 1912.55 (MB)
[09/12 09:13:23    162s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:23    162s] #Total number of DRC violations = 0
[09/12 09:13:23    162s] #Total number of net violated process antenna rule = 0
[09/12 09:13:23    162s] ### route signature (54) =   30878217
[09/12 09:13:23    162s] ### violation signature (52) = 1905142130
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #Start data preparation for wire spreading...
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #Data preparation is done on Thu Sep 12 09:13:23 2019
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #Start Post Route Wire Spread.
[09/12 09:13:23    162s] #Done with 649 horizontal wires in 1 hboxes and 425 vertical wires in 1 hboxes.
[09/12 09:13:23    162s] #Complete Post Route Wire Spread.
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:23    162s] #Total wire length = 86831 um.
[09/12 09:13:23    162s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME2 = 45207 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME3 = 41419 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:23    162s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:23    162s] #Total number of vias = 10738
[09/12 09:13:23    162s] #Total number of multi-cut vias = 7545 ( 70.3%)
[09/12 09:13:23    162s] #Total number of single cut vias = 3193 ( 29.7%)
[09/12 09:13:23    162s] #Up-Via Summary (total 10738):
[09/12 09:13:23    162s] #                   single-cut          multi-cut      Total
[09/12 09:13:23    162s] #-----------------------------------------------------------
[09/12 09:13:23    162s] # ME1             2833 ( 88.1%)       382 ( 11.9%)       3215
[09/12 09:13:23    162s] # ME2              360 (  4.8%)      7163 ( 95.2%)       7523
[09/12 09:13:23    162s] #-----------------------------------------------------------
[09/12 09:13:23    162s] #                 3193 ( 29.7%)      7545 ( 70.3%)      10738 
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] ### route signature (57) = 1630102436
[09/12 09:13:23    162s] ### violation signature (55) = 1905142130
[09/12 09:13:23    162s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:23    162s] #
[09/12 09:13:23    162s] #Start DRC checking..
[09/12 09:13:24    164s] #   number of violations = 0
[09/12 09:13:24    164s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1344.95 (MB), peak = 1912.55 (MB)
[09/12 09:13:24    164s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:24    164s] #Total number of DRC violations = 0
[09/12 09:13:24    164s] #Total number of net violated process antenna rule = 0
[09/12 09:13:24    164s] ### route signature (62) = 1280489876
[09/12 09:13:24    164s] ### violation signature (60) = 1905142130
[09/12 09:13:24    164s] #   number of violations = 0
[09/12 09:13:24    164s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 881.03 (MB), peak = 1912.55 (MB)
[09/12 09:13:24    164s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:24    164s] #Total number of DRC violations = 0
[09/12 09:13:24    164s] #Total number of net violated process antenna rule = 0
[09/12 09:13:24    164s] #Post Route wire spread is done.
[09/12 09:13:24    164s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:24    164s] #Total wire length = 86831 um.
[09/12 09:13:24    164s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME2 = 45207 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME3 = 41419 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:24    164s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:24    164s] #Total number of vias = 10738
[09/12 09:13:24    164s] #Total number of multi-cut vias = 7545 ( 70.3%)
[09/12 09:13:24    164s] #Total number of single cut vias = 3193 ( 29.7%)
[09/12 09:13:24    164s] #Up-Via Summary (total 10738):
[09/12 09:13:24    164s] #                   single-cut          multi-cut      Total
[09/12 09:13:24    164s] #-----------------------------------------------------------
[09/12 09:13:24    164s] # ME1             2833 ( 88.1%)       382 ( 11.9%)       3215
[09/12 09:13:24    164s] # ME2              360 (  4.8%)      7163 ( 95.2%)       7523
[09/12 09:13:24    164s] #-----------------------------------------------------------
[09/12 09:13:24    164s] #                 3193 ( 29.7%)      7545 ( 70.3%)      10738 
[09/12 09:13:24    164s] #
[09/12 09:13:24    164s] ### route signature (64) = 1280489876
[09/12 09:13:24    164s] ### violation signature (62) = 1905142130
[09/12 09:13:24    164s] #route_detail Statistics:
[09/12 09:13:24    164s] #Cpu time = 00:01:00
[09/12 09:13:24    164s] #Elapsed time = 00:01:00
[09/12 09:13:24    164s] #Increased memory = 16.39 (MB)
[09/12 09:13:24    164s] #Total memory = 880.07 (MB)
[09/12 09:13:24    164s] #Peak memory = 1912.55 (MB)
[09/12 09:13:24    164s] ### export route signature (65) = 1280489876
[09/12 09:13:24    164s] ### export violation signature (63) = 1905142130
[09/12 09:13:24    164s] #
[09/12 09:13:24    164s] #route_global_detail statistics:
[09/12 09:13:24    164s] #Cpu time = 00:01:04
[09/12 09:13:24    164s] #Elapsed time = 00:01:04
[09/12 09:13:24    164s] #Increased memory = 26.09 (MB)
[09/12 09:13:24    164s] #Total memory = 870.21 (MB)
[09/12 09:13:24    164s] #Peak memory = 1912.55 (MB)
[09/12 09:13:24    164s] #Number of warnings = 2
[09/12 09:13:24    164s] #Total number of warnings = 31
[09/12 09:13:24    164s] #Number of fails = 0
[09/12 09:13:24    164s] #Total number of fails = 0
[09/12 09:13:24    164s] #Complete route_global_detail on Thu Sep 12 09:13:24 2019
[09/12 09:13:24    164s] #
[09/12 09:13:24    164s] 
[09/12 09:13:24    164s] route_detail
[09/12 09:13:24    164s] 
[09/12 09:13:24    164s] #set_db route_design_detail_post_route_swap_via "multiCut"
[09/12 09:13:24    164s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[09/12 09:13:24    164s] #set_db route_design_reserve_space_for_multi_cut true
[09/12 09:13:24    164s] #set_db route_design_top_routing_layer 3
[09/12 09:13:24    164s] #set_db route_design_with_si_driven false
[09/12 09:13:24    164s] #set_db route_design_with_timing_driven true
[09/12 09:13:24    164s] #set_db route_design_with_via_in_pin "1:1"
[09/12 09:13:24    164s] #set_db route_design_with_via_only_for_lib_cell_pin "1:1"
[09/12 09:13:24    164s] #Start route_detail on Thu Sep 12 09:13:24 2019
[09/12 09:13:24    164s] #
[09/12 09:13:25    164s] Updating RC grid for preRoute extraction ...
[09/12 09:13:25    164s] Initializing multi-corner resistance tables ...
[09/12 09:13:25    164s] ### Net info: total nets: 1947
[09/12 09:13:25    164s] ### Net info: dirty nets: 0
[09/12 09:13:25    164s] ### Net info: marked as disconnected nets: 0
[09/12 09:13:25    164s] ### Net info: fully routed nets: 1669
[09/12 09:13:25    164s] ### Net info: trivial (single pin) nets: 0
[09/12 09:13:25    164s] ### Net info: unrouted nets: 278
[09/12 09:13:25    164s] ### Net info: re-extraction nets: 0
[09/12 09:13:25    164s] ### Net info: ignored nets: 0
[09/12 09:13:25    164s] ### Net info: skip routing nets: 0
[09/12 09:13:25    164s] ### import route signature (66) = 1747379861
[09/12 09:13:25    164s] ### import violation signature (64) = 1905142130
[09/12 09:13:25    164s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:13:25    164s] #Start reading timing information from file .timing_file_188330.tif.gz ...
[09/12 09:13:25    164s] #Read in timing information for 4 ports, 1605 instances from timing file .timing_file_188330.tif.gz.
[09/12 09:13:25    164s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[09/12 09:13:25    164s] #RTESIG:78da8d934f4fdc3010c57be6538c0c87add44d3cfe13dbbdd12dad90b685ae4a7bb41630
[09/12 09:13:25    164s] #       8b45d659254e417c7a02746fab4c7c7a927f7ef68cdf1c9ffc395b014353a09c77dc598f
[09/12 09:13:25    164s] #       f0738596239a39565c9468fcb075f5851d1d9f5c5cfe46ee000bfeb660765737ebfc09fa
[09/12 09:13:25    164s] #       2eb4d0859c63da7c7ce7545501dbf6758e8b3e339875b91d360fa2463ac86d1f6076dd34
[09/12 09:13:25    164s] #       f561444b6065deeeca9852f3afef7c0edb9d476ba5e4fe667d1bd24d1028fcee3986eb98
[09/12 09:13:25    164s] #       ba87e87f9c3ffdfafbbd4cebd4b44d9f831f8e7b1b1f1fbea6b2c8713bb8fb36ec9a3663
[09/12 09:13:25    164s] #       714bbcd059e005d754d1160db0fbb8b91fb7b3424cb3730aeed67537d619eb1c2898c594
[09/12 09:13:25    164s] #       c326b40711c705cc05e7137ecd0d05e849dc6b0a34cd4901628a9fb454049c9a80904172
[09/12 09:13:25    164s] #       46d3882111abc1e842d27539f23ae45c03ab9bc7f1cc2047498601b9aa68089598925254
[09/12 09:13:25    164s] #       7c18e16fe7cbe5d98a22250776b558fac5e9a583ffc2ee85d98b6a2ff49b78b5268d91ae
[09/12 09:13:25    164s] #       47c98a6cb2aa2c88f13141e5244c1912d4c35748c24c0fc9275fae251d0f3d8c06c3cf48
[09/12 09:13:25    164s] #       744a2b1cc73ebc006cbfc7e1
[09/12 09:13:25    164s] #
[09/12 09:13:25    164s] #Merging special wires...
[09/12 09:13:25    164s] #Start routing data preparation on Thu Sep 12 09:13:25 2019
[09/12 09:13:25    164s] #
[09/12 09:13:25    164s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:25    164s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:25    164s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:25    164s] #Voltage range [0.000 - 1.900] has 1945 nets.
[09/12 09:13:26    165s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:13:26    165s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:26    165s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:26    165s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:26    165s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:26    165s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:13:26    165s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:13:26    165s] #Regenerating Ggrids automatically.
[09/12 09:13:26    165s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:26    165s] #Using automatically generated G-grids.
[09/12 09:13:26    165s] #Done routing data preparation.
[09/12 09:13:26    165s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 875.09 (MB), peak = 1912.55 (MB)
[09/12 09:13:26    165s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:26    165s] #
[09/12 09:13:26    165s] #Start Post Route via swapping...
[09/12 09:13:27    166s] #   number of violations = 0
[09/12 09:13:27    166s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.51 (MB), peak = 1912.55 (MB)
[09/12 09:13:27    166s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:27    166s] #Total number of DRC violations = 0
[09/12 09:13:27    166s] #Total number of net violated process antenna rule = 0
[09/12 09:13:27    166s] #Post Route via swapping is done.
[09/12 09:13:27    166s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:27    166s] #Total wire length = 86831 um.
[09/12 09:13:27    166s] #Total half perimeter of net bounding box = 68587 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME2 = 45207 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME3 = 41419 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:27    166s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:27    166s] #Total number of vias = 10738
[09/12 09:13:27    166s] #Total number of multi-cut vias = 7558 ( 70.4%)
[09/12 09:13:27    166s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:13:27    166s] #Up-Via Summary (total 10738):
[09/12 09:13:27    166s] #                   single-cut          multi-cut      Total
[09/12 09:13:27    166s] #-----------------------------------------------------------
[09/12 09:13:27    166s] # ME1             2833 ( 88.1%)       382 ( 11.9%)       3215
[09/12 09:13:27    166s] # ME2              347 (  4.6%)      7176 ( 95.4%)       7523
[09/12 09:13:27    166s] #-----------------------------------------------------------
[09/12 09:13:27    166s] #                 3180 ( 29.6%)      7558 ( 70.4%)      10738 
[09/12 09:13:27    166s] #
[09/12 09:13:27    166s] ### route signature (71) =  631605436
[09/12 09:13:27    166s] ### violation signature (69) = 1905142130
[09/12 09:13:27    166s] ### export route signature (72) =  631605436
[09/12 09:13:27    166s] #
[09/12 09:13:27    166s] #route_detail statistics:
[09/12 09:13:27    166s] #Cpu time = 00:00:02
[09/12 09:13:27    166s] #Elapsed time = 00:00:02
[09/12 09:13:27    166s] #Increased memory = 0.48 (MB)
[09/12 09:13:27    166s] #Total memory = 870.70 (MB)
[09/12 09:13:27    166s] #Peak memory = 1912.55 (MB)
[09/12 09:13:27    166s] #Number of warnings = 2
[09/12 09:13:27    166s] #Total number of warnings = 33
[09/12 09:13:27    166s] #Number of fails = 0
[09/12 09:13:27    166s] #Total number of fails = 0
[09/12 09:13:27    166s] #Complete route_detail on Thu Sep 12 09:13:27 2019
[09/12 09:13:27    166s] #
[09/12 09:13:27    166s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:27    166s] UM:                                                                   final
[09/12 09:13:27    166s] UM: Capturing floorplan image ...
[09/12 09:13:27    166s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:27    166s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:13:27    166s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:27    166s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:13:27    166s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:13:27    166s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:27    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:13:27    166s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1089.5M
[09/12 09:13:27    166s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1089.5M
[09/12 09:13:27    166s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1089.5M
[09/12 09:13:27    166s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1089.5M
[09/12 09:13:27    166s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1089.5M
[09/12 09:13:27    166s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1089.5M
[09/12 09:13:27    166s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:27    166s] UM:         68.21             76                                      route_design
[09/12 09:13:27    166s] #route_design: cpu time = 00:01:06, elapsed time = 00:01:06, memory = 870.86 (MB), peak = 1912.55 (MB)
[09/12 09:13:27    166s] ### 
[09/12 09:13:27    166s] ###   Scalability Statistics
[09/12 09:13:27    166s] ### 
[09/12 09:13:27    166s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:27    166s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[09/12 09:13:27    166s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:27    166s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   Timing Data Generation        |        00:00:02|        00:00:02|             1.0|
[09/12 09:13:27    166s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[09/12 09:13:27    166s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[09/12 09:13:27    166s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[09/12 09:13:27    166s] ###   Detail Routing                |        00:00:55|        00:00:55|             1.0|
[09/12 09:13:27    166s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[09/12 09:13:27    166s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:27    166s] ###   Entire Command                |        00:01:06|        00:01:06|             1.0|
[09/12 09:13:27    166s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:27    166s] ### 
[09/12 09:13:27    166s] #% End route_design (date=09/12 09:13:27, total cpu=0:01:06, real=0:01:06, peak res=1912.6M, current mem=870.9M)
[09/12 09:13:27    166s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/09_routing.tcl
[09/12 09:13:27    166s] @innovus 11> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/10_post_route_optimization.tcl

[09/12 09:13:35    167s] #@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/10_post_route_optimization.tcl
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:13:35    167s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:13:35    167s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:13:35    167s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:13:35    167s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:13:35    167s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:13:35    167s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:13:35    167s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:13:35    167s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:13:35    167s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:13:35    167s] }
[09/12 09:13:35    167s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 8: set_db extract_rc_engine post_route
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 9: set_db extract_rc_effort_level medium
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 12: set_db delaycal_enable_si true
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 13: set_db opt_post_route_drv_recovery true
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 14: set_db opt_effort high
[09/12 09:13:35    167s] @file(10_post_route_optimization.tcl) 17: opt_design -post_route -drv -report_prefix 10a_opt_post_route_drv -report_dir $reportDir
[09/12 09:13:35    167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:13:35    167s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/12 09:13:35    167s] #spOpts: N=180 
[09/12 09:13:35    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1089.5M
[09/12 09:13:35    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1089.5M
[09/12 09:13:35    167s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1089.5M
[09/12 09:13:35    167s] Core basic site is CoreSite
[09/12 09:13:35    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:13:35    167s] Mark StBox On SiteArr starts
[09/12 09:13:35    167s] Mark StBox On SiteArr ends
[09/12 09:13:35    167s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1089.5M
[09/12 09:13:35    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1089.5M
[09/12 09:13:35    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1089.5M
[09/12 09:13:35    167s] #spOpts: N=180 mergeVia=F 
[09/12 09:13:35    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1101.5M
[09/12 09:13:35    167s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:13:35    167s] GigaOpt running with 1 threads.
[09/12 09:13:35    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1101.5M
[09/12 09:13:35    167s] #spOpts: N=180 mergeVia=F 
[09/12 09:13:35    167s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:       Starting CMU at level 4, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1101.5M
[09/12 09:13:35    167s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1101.5M
[09/12 09:13:35    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1101.5MB).
[09/12 09:13:35    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1101.5M
[09/12 09:13:35    167s] Effort level <high> specified for reg2reg path_group
[09/12 09:13:35    167s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 890.4M, totSessionCpu=0:02:48 **
[09/12 09:13:35    167s] #Created 59 library cell signatures
[09/12 09:13:35    167s] #Created 1947 NETS and 0 SPECIALNETS signatures
[09/12 09:13:35    167s] #Created 4741 instance signatures
[09/12 09:13:35    167s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.50 (MB), peak = 1912.55 (MB)
[09/12 09:13:36    167s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.51 (MB), peak = 1912.55 (MB)
[09/12 09:13:36    167s] #spOpts: N=180 
[09/12 09:13:36    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1103.5M
[09/12 09:13:36    167s] Begin checking placement ... (start mem=1103.5M, init mem=1103.5M)
[09/12 09:13:36    167s] *info: Placed = 4741           (Fixed = 10)
[09/12 09:13:36    167s] *info: Unplaced = 0           
[09/12 09:13:36    167s] Placement Density:100.00%(94954/94954)
[09/12 09:13:36    167s] Placement Density (including fixed std cells):100.00%(94954/94954)
[09/12 09:13:36    167s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1103.5M)
[09/12 09:13:36    167s]  Initial DC engine is -> aae
[09/12 09:13:36    167s]  
[09/12 09:13:36    167s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/12 09:13:36    167s]  
[09/12 09:13:36    167s]  
[09/12 09:13:36    167s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/12 09:13:36    167s]  
[09/12 09:13:36    167s] Reset EOS DB
[09/12 09:13:36    167s] Ignoring AAE DB Resetting ...
[09/12 09:13:36    167s]  Set Options for AAE Based Opt flow 
[09/12 09:13:36    167s] *** opt_design -post_route ***
[09/12 09:13:36    167s] DRC Margin: user margin 0.0; extra margin 0
[09/12 09:13:36    167s] Setup Target Slack: user slack 0
[09/12 09:13:36    167s] Hold Target Slack: user slack 0
[09/12 09:13:36    167s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.003, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.004, MEM:1103.5M
[09/12 09:13:36    167s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.004, MEM:1103.5M
[09/12 09:13:36    167s] Multi-VT timing optimization disabled based on library information.
[09/12 09:13:36    167s] Deleting Cell Server ...
[09/12 09:13:36    167s] Deleting Lib Analyzer.
[09/12 09:13:36    167s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:13:36    167s] Summary for sequential cells identification: 
[09/12 09:13:36    167s]   Identified SBFF number: 6
[09/12 09:13:36    167s]   Identified MBFF number: 0
[09/12 09:13:36    167s]   Identified SB Latch number: 0
[09/12 09:13:36    167s]   Identified MB Latch number: 0
[09/12 09:13:36    167s]   Not identified SBFF number: 0
[09/12 09:13:36    167s]   Not identified MBFF number: 0
[09/12 09:13:36    167s]   Not identified SB Latch number: 0
[09/12 09:13:36    167s]   Not identified MB Latch number: 0
[09/12 09:13:36    167s]   Number of sequential cells which are not FFs: 1
[09/12 09:13:36    167s] Creating Cell Server, finished. 
[09/12 09:13:36    167s] 
[09/12 09:13:36    167s]  Visiting view : WC_av
[09/12 09:13:36    167s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:13:36    167s]  Visiting view : BC_av
[09/12 09:13:36    167s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:13:36    167s]  Setting StdDelay to 75.30
[09/12 09:13:36    167s] Deleting Cell Server ...
[09/12 09:13:36    167s] ** INFO : this run is activating 'postRoute' automaton
[09/12 09:13:36    167s] ### Net info: total nets: 1947
[09/12 09:13:36    167s] ### Net info: dirty nets: 0
[09/12 09:13:36    167s] ### Net info: marked as disconnected nets: 0
[09/12 09:13:36    167s] ### Net info: fully routed nets: 1669
[09/12 09:13:36    167s] ### Net info: trivial (single pin) nets: 0
[09/12 09:13:36    167s] ### Net info: unrouted nets: 278
[09/12 09:13:36    167s] ### Net info: re-extraction nets: 0
[09/12 09:13:36    167s] ### Net info: ignored nets: 0
[09/12 09:13:36    167s] ### Net info: skip routing nets: 0
[09/12 09:13:36    167s] ### import route signature (73) = 1206496959
[09/12 09:13:36    167s] ### import violation signature (70) = 1905142130
[09/12 09:13:36    167s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:13:36    167s] **WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 09:13:36    167s] #Start routing data preparation on Thu Sep 12 09:13:36 2019
[09/12 09:13:36    167s] #
[09/12 09:13:36    167s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:36    167s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:36    167s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:36    167s] #Voltage range [0.000 - 1.900] has 1945 nets.
[09/12 09:13:36    167s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:13:36    167s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:36    167s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:36    167s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:36    167s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:36    167s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:13:36    167s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:13:36    167s] #Regenerating Ggrids automatically.
[09/12 09:13:36    167s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:36    167s] #Using automatically generated G-grids.
[09/12 09:13:36    167s] #Done routing data preparation.
[09/12 09:13:36    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.51 (MB), peak = 1912.55 (MB)
[09/12 09:13:36    167s] #Extract in post route mode
[09/12 09:13:36    167s] #
[09/12 09:13:36    167s] #Start tQuantus RC extraction...
[09/12 09:13:36    167s] #Start building rc corner(s)...
[09/12 09:13:36    167s] #Number of RC Corner = 2
[09/12 09:13:36    167s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:13:36    167s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:13:36    167s] #ME1_C -> ME1 (1)
[09/12 09:13:36    167s] #ME2_C -> ME2 (2)
[09/12 09:13:36    167s] #ME3_C -> ME3 (3)
[09/12 09:13:36    167s] #ME4_C -> ME4 (4)
[09/12 09:13:36    167s] #ME5_C -> ME5 (5)
[09/12 09:13:36    167s] #ME6_C -> ME6 (6)
[09/12 09:13:36    168s] #SADV_On
[09/12 09:13:36    168s] # Corner(s) : 
[09/12 09:13:36    168s] #WC_rc [80.00] 
[09/12 09:13:36    168s] #BC_rc [ 0.00]
[09/12 09:13:36    168s] # Corner id: 0
[09/12 09:13:36    168s] # Layout Scale: 1.000000
[09/12 09:13:36    168s] # Has Metal Fill model: yes
[09/12 09:13:36    168s] # Temperature was set
[09/12 09:13:36    168s] # Temperature : 80.000000
[09/12 09:13:36    168s] # Ref. Temp   : 25.000000
[09/12 09:13:36    168s] # Corner id: 1
[09/12 09:13:36    168s] # Layout Scale: 1.000000
[09/12 09:13:36    168s] # Has Metal Fill model: yes
[09/12 09:13:36    168s] # Temperature was set
[09/12 09:13:36    168s] # Temperature : 0.000000
[09/12 09:13:36    168s] # Ref. Temp   : 25.000000
[09/12 09:13:36    168s] #SADV_Off
[09/12 09:13:36    168s] #total pattern=56 [12, 147]
[09/12 09:13:36    168s] #( rc_model.bin ) does not exist.
[09/12 09:13:36    168s] #invalid or missing tQuantus model file
[09/12 09:13:36    168s] #rc model rebuild is required for this corner(s)
[09/12 09:13:37    168s] #1 rcmodel(s) requires rebuild
[09/12 09:13:37    168s] #Rebuild RC model file for all corners.
[09/12 09:13:37    168s] #Start building rc corner(s)...
[09/12 09:13:37    168s] #Number of RC Corner = 2
[09/12 09:13:37    168s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:13:37    168s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:13:37    168s] #ME1_C -> ME1 (1)
[09/12 09:13:37    168s] #ME2_C -> ME2 (2)
[09/12 09:13:37    168s] #ME3_C -> ME3 (3)
[09/12 09:13:37    168s] #ME4_C -> ME4 (4)
[09/12 09:13:37    168s] #ME5_C -> ME5 (5)
[09/12 09:13:37    168s] #ME6_C -> ME6 (6)
[09/12 09:13:37    168s] #SADV_On
[09/12 09:13:37    168s] # Corner(s) : 
[09/12 09:13:37    168s] #WC_rc [80.00] 
[09/12 09:13:37    168s] #BC_rc [ 0.00]
[09/12 09:13:37    169s] # Corner id: 0
[09/12 09:13:37    169s] # Layout Scale: 1.000000
[09/12 09:13:37    169s] # Has Metal Fill model: yes
[09/12 09:13:37    169s] # Temperature was set
[09/12 09:13:37    169s] # Temperature : 80.000000
[09/12 09:13:37    169s] # Ref. Temp   : 25.000000
[09/12 09:13:37    169s] # Corner id: 1
[09/12 09:13:37    169s] # Layout Scale: 1.000000
[09/12 09:13:37    169s] # Has Metal Fill model: yes
[09/12 09:13:37    169s] # Temperature was set
[09/12 09:13:37    169s] # Temperature : 0.000000
[09/12 09:13:37    169s] # Ref. Temp   : 25.000000
[09/12 09:13:37    169s] #SADV_Off
[09/12 09:13:37    169s] #total pattern=56 [12, 147]
[09/12 09:13:37    169s] #( rc_model.bin ) does not exist.
[09/12 09:13:37    169s] #invalid or missing tQuantus model file
[09/12 09:13:37    169s] #num_tile=4704 avg_aspect_ratio=0.970808 
[09/12 09:13:37    169s] #Vertical num_row 24 per_row= 192 halo= 110938 
[09/12 09:13:37    169s] #hor_num_col = 98 final aspect_ratio= 0.454277
[09/12 09:13:41    172s] #Build RC corners: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 984.92 (MB), peak = 1912.55 (MB)
[09/12 09:13:42    173s] #Length limit = 200 pitches
[09/12 09:13:42    173s] #opt mode = 2
[09/12 09:13:42    173s] #Start routing data preparation on Thu Sep 12 09:13:42 2019
[09/12 09:13:42    173s] #
[09/12 09:13:42    173s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:42    173s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:42    173s] #Voltage range [0.000 - 1.900] has 1945 nets.
[09/12 09:13:42    173s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:42    173s] #Regenerating Ggrids automatically.
[09/12 09:13:42    173s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:42    173s] #Using automatically generated G-grids.
[09/12 09:13:42    173s] #Done routing data preparation.
[09/12 09:13:42    173s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.54 (MB), peak = 1912.55 (MB)
[09/12 09:13:42    173s] #Start routing data preparation on Thu Sep 12 09:13:42 2019
[09/12 09:13:42    173s] #
[09/12 09:13:42    173s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:42    173s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:42    173s] #Voltage range [0.000 - 1.900] has 1945 nets.
[09/12 09:13:42    173s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:42    173s] #Regenerating Ggrids automatically.
[09/12 09:13:42    173s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:42    173s] #Using automatically generated G-grids.
[09/12 09:13:42    173s] #Done routing data preparation.
[09/12 09:13:42    173s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.54 (MB), peak = 1912.55 (MB)
[09/12 09:13:42    173s] #
[09/12 09:13:42    173s] #Extract using 30 x 30 Hboxes
[09/12 09:13:42    173s] #Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
[09/12 09:13:42    173s] #Process 0 special clock nets for rc extraction
[09/12 09:13:42    173s] #0 temporary NDR added
[09/12 09:13:42    173s] #Total 1669 nets were built. 17 nodes added to break long wires. 0 net(s) have incomplete routes.
[09/12 09:13:43    174s] #Run Statistics for Extraction:
[09/12 09:13:43    174s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[09/12 09:13:43    174s] #   Increased memory =    18.28 (MB), total memory =   946.84 (MB), peak memory =  1912.55 (MB)
[09/12 09:13:43    174s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.02 (MB), peak = 1912.55 (MB)
[09/12 09:13:43    174s] #RC Statistics: 8123 Res, 4093 Ground Cap, 3772 XCap (Edge to Edge)
[09/12 09:13:43    174s] #RC V/H edge ratio: 0.18, Avg V/H Edge Length: 4122.41 (3104), Avg L-Edge Length: 13186.70 (4488)
[09/12 09:13:43    174s] #Start writing rcdb into /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d
[09/12 09:13:43    174s] #Finish writing rcdb with 9813 nodes, 8144 edges, and 7544 xcaps
[09/12 09:13:43    174s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.92 (MB), peak = 1912.55 (MB)
[09/12 09:13:43    174s] Restoring parasitic data from file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d' ...
[09/12 09:13:43    174s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d' for reading.
[09/12 09:13:43    174s] Reading RCDB with compressed RC data.
[09/12 09:13:43    174s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d' for content verification.
[09/12 09:13:43    174s] Reading RCDB with compressed RC data.
[09/12 09:13:43    174s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1167.809M)
[09/12 09:13:43    174s] Following multi-corner parasitics specified:
[09/12 09:13:43    174s] 	/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d (rcdb)
[09/12 09:13:43    174s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d' for reading.
[09/12 09:13:43    174s] Reading RCDB with compressed RC data.
[09/12 09:13:43    174s] 		Cell mtm_Alu has rcdb /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d specified
[09/12 09:13:43    174s] Cell mtm_Alu, hinst 
[09/12 09:13:43    174s] processing rcdb (/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_MWgBsR.rcdb.d) for hinst (top) of cell (mtm_Alu);
[09/12 09:13:43    174s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1145.793M)
[09/12 09:13:43    174s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_YETR7P.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:43    174s] Reading RCDB with compressed RC data.
[09/12 09:13:43    174s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1152.848M)
[09/12 09:13:43    174s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1152.848M)
[09/12 09:13:43    174s] #
[09/12 09:13:43    174s] #Restore RCDB.
[09/12 09:13:43    174s] #
[09/12 09:13:43    174s] #Complete tQuantus RC extraction.
[09/12 09:13:43    174s] #Cpu time = 00:00:07
[09/12 09:13:43    174s] #Elapsed time = 00:00:07
[09/12 09:13:43    174s] #Increased memory = 46.89 (MB)
[09/12 09:13:43    174s] #Total memory = 936.41 (MB)
[09/12 09:13:43    174s] #Peak memory = 1912.55 (MB)
[09/12 09:13:43    174s] #
[09/12 09:13:43    174s] #17 inserted nodes are removed
[09/12 09:13:43    174s] ### export route signature (75) =   42995252
[09/12 09:13:43    174s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_YETR7P.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:43    174s] Reading RCDB with compressed RC data.
[09/12 09:13:43    174s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1140.7M)
[09/12 09:13:43    174s] Unfixed 0 ViaPillar Nets
[09/12 09:13:43    174s] Deleted 523 physical insts (cell UCL_CAP9 / prefix FILLER).
[09/12 09:13:43    174s] Deleted 119 physical insts (cell UCL_CAP8 / prefix FILLER).
[09/12 09:13:43    174s] Deleted 158 physical insts (cell UCL_CAP7 / prefix FILLER).
[09/12 09:13:43    174s] Deleted 159 physical insts (cell UCL_CAP6 / prefix FILLER).
[09/12 09:13:43    174s] Deleted 206 physical insts (cell UCL_CAP5 / prefix FILLER).
[09/12 09:13:43    174s] Deleted 1971 physical insts (cell UCL_FILL / prefix FILLER).
[09/12 09:13:43    174s] Total physical insts deleted = 3136.
[09/12 09:13:43    174s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:13:43    174s] #################################################################################
[09/12 09:13:43    174s] # Design Stage: PostRoute
[09/12 09:13:43    174s] # Design Name: mtm_Alu
[09/12 09:13:43    174s] # Design Mode: 180nm
[09/12 09:13:43    174s] # Analysis Mode: MMMC OCV 
[09/12 09:13:43    174s] # Parasitics Mode: SPEF/RCDB
[09/12 09:13:43    174s] # Signoff Settings: SI On 
[09/12 09:13:43    174s] #################################################################################
[09/12 09:13:43    174s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:43    174s] Setting infinite Tws ...
[09/12 09:13:43    174s] First Iteration Infinite Tw... 
[09/12 09:13:43    174s] Calculate early delays in OCV mode...
[09/12 09:13:43    174s] Calculate late delays in OCV mode...
[09/12 09:13:43    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1156.9M, InitMEM = 1156.9M)
[09/12 09:13:43    174s] Start delay calculation (fullDC) (1 T). (MEM=1156.89)
[09/12 09:13:43    174s] End AAE Lib Interpolated Model. (MEM=1156.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:44    175s] Total number of fetched objects 1938
[09/12 09:13:44    175s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:44    175s] AAE_INFO-618: Total number of nets in the design is 1947,  100.0 percent of the nets selected for SI analysis
[09/12 09:13:44    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:44    175s] End delay calculation. (MEM=1193.65 CPU=0:00:00.7 REAL=0:00:01.0)
[09/12 09:13:44    175s] End delay calculation (fullDC). (MEM=1193.65 CPU=0:00:00.8 REAL=0:00:01.0)
[09/12 09:13:44    175s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1193.6M) ***
[09/12 09:13:44    175s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1193.6M)
[09/12 09:13:44    175s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:13:44    175s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1193.6M)
[09/12 09:13:44    175s] Starting SI iteration 2
[09/12 09:13:44    175s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:44    175s] Calculate early delays in OCV mode...
[09/12 09:13:44    175s] Calculate late delays in OCV mode...
[09/12 09:13:44    175s] Start delay calculation (fullDC) (1 T). (MEM=1201.7)
[09/12 09:13:44    175s] End AAE Lib Interpolated Model. (MEM=1201.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:44    175s] Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 30. 
[09/12 09:13:44    175s] Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 1938. 
[09/12 09:13:44    175s] Total number of fetched objects 1938
[09/12 09:13:44    175s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:44    175s] AAE_INFO-618: Total number of nets in the design is 1947,  0.0 percent of the nets selected for SI analysis
[09/12 09:13:44    175s] End delay calculation. (MEM=1201.7 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:44    175s] End delay calculation (fullDC). (MEM=1201.7 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:44    175s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1201.7M) ***
[09/12 09:13:44    175s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:56 mem=1201.7M)
[09/12 09:13:44    175s] End AAE Lib Interpolated Model. (MEM=1201.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:44    175s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1201.7M
[09/12 09:13:44    175s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1201.7M
[09/12 09:13:44    175s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1201.7M
[09/12 09:13:44    175s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1201.7M
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] ------------------------------------------------------------
[09/12 09:13:44    176s]      Initial SI Timing Summary                             
[09/12 09:13:44    176s] ------------------------------------------------------------
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] Setup views included:
[09/12 09:13:44    176s]  WC_av 
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] +--------------------+---------+---------+---------+
[09/12 09:13:44    176s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:44    176s] +--------------------+---------+---------+---------+
[09/12 09:13:44    176s] |           WNS (ns):| 46.784  | 80.895  | 46.784  |
[09/12 09:13:44    176s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:44    176s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:44    176s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:44    176s] +--------------------+---------+---------+---------+
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] +----------------+-------------------------------+------------------+
[09/12 09:13:44    176s] |                |              Real             |       Total      |
[09/12 09:13:44    176s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:44    176s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:44    176s] +----------------+------------------+------------+------------------+
[09/12 09:13:44    176s] |   max_cap      |      1 (1)       |   -0.013   |      1 (1)       |
[09/12 09:13:44    176s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:44    176s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:44    176s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:44    176s] +----------------+------------------+------------+------------------+
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] Density: 53.180%
[09/12 09:13:44    176s] Total number of glitch violations: 0
[09/12 09:13:44    176s] ------------------------------------------------------------
[09/12 09:13:44    176s] **opt_design ... cpu = 0:00:08, real = 0:00:09, mem = 914.0M, totSessionCpu=0:02:56 **
[09/12 09:13:44    176s] Setting latch borrow mode to budget during optimization.
[09/12 09:13:44    176s] Info: Done creating the CCOpt slew target map.
[09/12 09:13:44    176s] Glitch fixing enabled
[09/12 09:13:44    176s] Running CCOpt-PRO on entire clock network
[09/12 09:13:44    176s] Net route status summary:
[09/12 09:13:44    176s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:44    176s]   Non-clock:  1936 (unrouted=278, trialRouted=0, noStatus=0, routed=1658, fixed=0, [crossesIlmBoundary=0, tooFewTerms=278, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:44    176s] PRO...
[09/12 09:13:44    176s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/12 09:13:44    176s] Initializing clock structures...
[09/12 09:13:44    176s]   Creating own balancer
[09/12 09:13:44    176s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/12 09:13:44    176s]   Initializing legalizer
[09/12 09:13:44    176s]   Using cell based legalization.
[09/12 09:13:44    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1203.7M
[09/12 09:13:44    176s] #spOpts: N=180 
[09/12 09:13:44    176s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1203.7M
[09/12 09:13:44    176s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1203.7M
[09/12 09:13:44    176s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.003, MEM:1203.7M
[09/12 09:13:44    176s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.003, MEM:1203.7M
[09/12 09:13:44    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1203.7MB).
[09/12 09:13:44    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1203.7M
[09/12 09:13:44    176s]   Validating CTS configuration...
[09/12 09:13:44    176s]   Non-default CCOpt properties:
[09/12 09:13:44    176s]   adjacent_rows_legal: 1 (default: false)
[09/12 09:13:44    176s]   allow_non_fterm_identical_swaps: 0 (default: true)
[09/12 09:13:44    176s]   buffer_cells is set for at least one key
[09/12 09:13:44    176s]   cell_density is set for at least one key
[09/12 09:13:44    176s]   clock_nets_detailed_routed: 1 (default: false)
[09/12 09:13:44    176s]   inverter_cells is set for at least one key
[09/12 09:13:44    176s]   long_path_removal_cutoff_id is set for at least one key
[09/12 09:13:44    176s]   preferred_extra_space is set for at least one key
[09/12 09:13:44    176s]   route_type is set for at least one key
[09/12 09:13:44    176s]   source_output_max_trans is set for at least one key
[09/12 09:13:44    176s]   target_insertion_delay is set for at least one key
[09/12 09:13:44    176s]   target_max_trans is set for at least one key
[09/12 09:13:44    176s]   target_skew is set for at least one key
[09/12 09:13:44    176s]   target_skew_wire is set for at least one key
[09/12 09:13:44    176s]   Route type trimming info:
[09/12 09:13:44    176s]     No route type modifications were made.
[09/12 09:13:44    176s]   Library Trimming...
[09/12 09:13:44    176s] Accumulated time to calculate placeable region: 0
[09/12 09:13:44    176s] (I)       Initializing Steiner engine. 
[09/12 09:13:44    176s] (I)       Reading DB...
[09/12 09:13:44    176s] (I)       Number of ignored instance 0
[09/12 09:13:44    176s] (I)       numMoveCells=1605, numMacros=0  numPads=4  numMultiRowHeightInsts=0
[09/12 09:13:44    176s] (I)       Identified Clock instances: Flop 269, Clock buffer/inverter 0, Gate 0
[09/12 09:13:44    176s] (I)       before initializing RouteDB syMemory usage = 1206.8 MB
[09/12 09:13:44    176s] (I)       congestionReportName   : 
[09/12 09:13:44    176s] (I)       layerRangeFor2DCongestion : 
[09/12 09:13:44    176s] (I)       buildTerm2TermWires    : 1
[09/12 09:13:44    176s] (I)       doTrackAssignment      : 0
[09/12 09:13:44    176s] (I)       dumpBookshelfFiles     : 0
[09/12 09:13:44    176s] (I)       numThreads             : 1
[09/12 09:13:44    176s] (I)       bufferingAwareRouting  : true
[09/12 09:13:44    176s] (I)       honorPin               : false
[09/12 09:13:44    176s] (I)       honorPinGuide          : true
[09/12 09:13:44    176s] (I)       honorPartition         : false
[09/12 09:13:44    176s] (I)       [09/12 09:13:44    176s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[09/12 09:13:44    176s] (I)       honorSingleEntry       : true
[09/12 09:13:44    176s] (I)       honorSingleEntryStrong : true
[09/12 09:13:44    176s] (I)       handleViaSpacingRule   : false
[09/12 09:13:44    176s] (I)       handleEolSpacingRule   : true
[09/12 09:13:44    176s] (I)       PDConstraint           : none
[09/12 09:13:44    176s] (I)       expBetterNDRHandling   : true
[09/12 09:13:44    176s] (I)       routingEffortLevel     : 3
[09/12 09:13:44    176s] (I)       effortLevel            : standard
[09/12 09:13:44    176s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:13:44    176s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:13:44    176s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:13:44    176s] (I)       numRowsPerGCell        : 1
[09/12 09:13:44    176s] (I)       speedUpLargeDesign     : 0
[09/12 09:13:44    176s] (I)       multiThreadingTA       : 1
[09/12 09:13:44    176s] (I)       blkAwareLayerSwitching : 1
[09/12 09:13:44    176s] (I)       optimizationMode       : false
[09/12 09:13:44    176s] (I)       routeSecondPG          : false
[09/12 09:13:44    176s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:13:44    176s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:13:44    176s] (I)       punchThroughDistance   : 2147483647.00
[09/12 09:13:44    176s] (I)       scenicBound            : 1.15
[09/12 09:13:44    176s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:13:44    176s] (I)       source-to-sink ratio   : 0.30
[09/12 09:13:44    176s] (I)       targetCongestionRatioH : 1.00
[09/12 09:13:44    176s] (I)       targetCongestionRatioV : 1.00
[09/12 09:13:44    176s] (I)       layerCongestionRatio   : 1.00
[09/12 09:13:44    176s] (I)       m1CongestionRatio      : 0.10
[09/12 09:13:44    176s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:13:44    176s] (I)       localRouteEffort       : 1.00
[09/12 09:13:44    176s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:13:44    176s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:13:44    176s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:13:44    176s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:13:44    176s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:13:44    176s] (I)       routeVias              : 
[09/12 09:13:44    176s] (I)       readTROption           : true
[09/12 09:13:44    176s] (I)       extraSpacingFactor     : 1.00
[09/12 09:13:44    176s] (I)       routeSelectedNetsOnly  : false
[09/12 09:13:44    176s] (I)       clkNetUseMaxDemand     : false
[09/12 09:13:44    176s] (I)       extraDemandForClocks   : 0
[09/12 09:13:44    176s] (I)       steinerRemoveLayers    : false
[09/12 09:13:44    176s] [NR-eGR] minRouteLayer          : 2
[09/12 09:13:44    176s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:13:44    176s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:13:44    176s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:13:44    176s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:13:44    176s] (I)       similarTopologyRoutingFast : true
[09/12 09:13:44    176s] (I)       spanningTreeRefinement : false
[09/12 09:13:44    176s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:13:44    176s] (I)       starting read tracks
[09/12 09:13:44    176s] (I)       build grid graph
[09/12 09:13:44    176s] (I)       build grid graph start
[09/12 09:13:44    176s] (I)       build grid graph end
[09/12 09:13:44    176s] (I)       numViaLayers=6
[09/12 09:13:44    176s] (I)       [09/12 09:13:44    176s] [NR-eGR] Layer1 has no routable track
[09/12 09:13:44    176s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:13:44    176s] [NR-eGR] Layer3 has single uniform track structure
Reading via VIA12_HV for layer: 0 
[09/12 09:13:44    176s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:13:44    176s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:13:44    176s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:13:44    176s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:13:44    176s] (I)       end build via table
[09/12 09:13:44    176s] (I)       readDataFromPlaceDB
[09/12 09:13:44    176s] (I)       Read net information..
[09/12 09:13:44    176s] (I)       [09/12 09:13:44    176s] [NR-eGR] numRoutingBlks=0 numInstBlks=3175 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
Read testcase time = 0.000 seconds
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] (I)       read default dcut vias
[09/12 09:13:44    176s] (I)       Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:13:44    176s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:13:44    176s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:13:44    176s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:13:44    176s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:13:44    176s] (I)       build grid graph start
[09/12 09:13:44    176s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[09/12 09:13:44    176s] (I)       build grid graph end
[09/12 09:13:44    176s] (I)       Model blockage into capacity
[09/12 09:13:44    176s] (I)       Read numBlocks=5580  numPreroutedWires=0  numCapScreens=0
[09/12 09:13:44    176s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:13:44    176s] (I)       blocked area on Layer2 : 38206671200  (31.87%)
[09/12 09:13:44    176s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:13:44    176s] (I)       Modeling time = 0.000 seconds
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] (I)       Moved 0 terms for better access 
[09/12 09:13:44    176s] (I)       Number of ignored nets = 0
[09/12 09:13:44    176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of clock nets = 0.  Ignored: No
[09/12 09:13:44    176s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:13:44    176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:13:44    176s] (I)       Constructing bin map
[09/12 09:13:44    176s] (I)       Initialize bin information with width=11520 height=11520
[09/12 09:13:44    176s] (I)       Done constructing bin map
[09/12 09:13:44    176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1206.8 MB
[09/12 09:13:44    176s] (I)       Ndr track 0 does not exist
[09/12 09:13:44    176s] (I)       Layer1  viaCost=200.00
[09/12 09:13:44    176s] (I)       Layer2  viaCost=300.00
[09/12 09:13:44    176s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:13:44    176s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:13:44    176s] (I)       core area           :  (20480, 20480) - (331520, 325760)
[09/12 09:13:44    176s] (I)       Site Width          :   720  (dbu)
[09/12 09:13:44    176s] (I)       Row Height          :  5760  (dbu)
[09/12 09:13:44    176s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:13:44    176s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:13:44    176s] (I)       grid                :    61    60     3
[09/12 09:13:44    176s] (I)       vertical capacity   :     0  5760     0
[09/12 09:13:44    176s] (I)       horizontal capacity :     0     0  5760
[09/12 09:13:44    176s] (I)       Default wire width  :   240   280   280
[09/12 09:13:44    176s] (I)       Default wire space  :   240   280   280
[09/12 09:13:44    176s] (I)       Default pitch size  :   480   640   640
[09/12 09:13:44    176s] (I)       First Track Coord   :     0   640   640
[09/12 09:13:44    176s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:13:44    176s] (I)       Total num of tracks :     0   550   540
[09/12 09:13:44    176s] (I)       Num of masks        :     1     1     1
[09/12 09:13:44    176s] (I)       Num of trim masks   :     0     0     0
[09/12 09:13:44    176s] (I)       --------------------------------------------------------
[09/12 09:13:44    176s] 
[09/12 09:13:44    176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:13:44    176s] (I)       [09/12 09:13:44    176s] [NR-eGR] ============ Routing rule table ============
[09/12 09:13:44    176s] [NR-eGR] Rule id 0. Nets 0 
[09/12 09:13:44    176s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:13:44    176s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:13:44    176s] (I)       [09/12 09:13:44    176s] [NR-eGR] ========================================
[09/12 09:13:44    176s] [NR-eGR] 
After initializing earlyGlobalRoute syMemory usage = 1206.8 MB
[09/12 09:13:44    176s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:13:44    176s] (I)       total 2D Cap : 52340 = (29223 H, 23117 V)
[09/12 09:13:44    176s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] End AAE Lib Interpolated Model. (MEM=1206.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:44    176s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/12 09:13:44    176s] To increase the message display limit, refer to the product command reference manual.
[09/12 09:13:44    176s] Original list had 3 cells:
[09/12 09:13:44    176s] UCL_BUF8_2 UCL_BUF8 UCL_BUF4 
[09/12 09:13:44    176s] New trimmed list has 2 cells:
[09/12 09:13:44    176s] UCL_BUF8_2 UCL_BUF4 
[09/12 09:13:44    176s]     Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
[09/12 09:13:44    176s] Accumulated time to calculate placeable region: 0
[09/12 09:13:44    176s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[09/12 09:13:44    176s] Accumulated time to calculate placeable region: 0
[09/12 09:13:45    176s]   Library Trimming done.
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
[09/12 09:13:45    176s] Type 'man IMPCCOPT-1041' for more detail.
[09/12 09:13:45    176s]   Clock tree balancer configuration for clock_tree clk:
[09/12 09:13:45    176s]   Non-default CCOpt properties:
[09/12 09:13:45    176s]     cell_density: 1 (default: 0.75)
[09/12 09:13:45    176s]     route_type (leaf): default_route_type_leaf (default: default)
[09/12 09:13:45    176s]     route_type (trunk): default_route_type_nonleaf (default: default)
[09/12 09:13:45    176s]     route_type (top): default_route_type_nonleaf (default: default)
[09/12 09:13:45    176s]   For power domain auto-default:
[09/12 09:13:45    176s]     Buffers:     {UCL_BUF8_2 UCL_BUF4}
[09/12 09:13:45    176s]     Inverters:   UCL_INV4 
[09/12 09:13:45    176s]     Clock gates: 
[09/12 09:13:45    176s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 122098.074um^2
[09/12 09:13:45    176s]   Top Routing info:
[09/12 09:13:45    176s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:45    176s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:45    176s]   Trunk Routing info:
[09/12 09:13:45    176s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:45    176s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:45    176s]   Leaf Routing info:
[09/12 09:13:45    176s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:45    176s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:45    176s]   For timing_corner WC_dc:setup, late:
[09/12 09:13:45    176s]     Slew time target (leaf):    0.300ns
[09/12 09:13:45    176s]     Slew time target (trunk):   0.300ns
[09/12 09:13:45    176s]     Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
[09/12 09:13:45    176s]     Buffer unit delay for power domain auto-default:   0.202ns
[09/12 09:13:45    176s]     Buffer max distance for power domain auto-default: 946.924um
[09/12 09:13:45    176s]   Fastest wire driving cells and distances for power domain auto-default:
[09/12 09:13:45    176s]     Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.924um, saturatedSlew=0.251ns, speed=3200.149um per ns, cellArea=96.352um^2 per 1000um}
[09/12 09:13:45    176s]     Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.746um, saturatedSlew=0.247ns, speed=2456.898um per ns, cellArea=77.564um^2 per 1000um}
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Logic Sizing Table:
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   ----------------------------------------------------------
[09/12 09:13:45    176s]   Cell    Instance count    Source    Eligible library cells
[09/12 09:13:45    176s]   ----------------------------------------------------------
[09/12 09:13:45    176s]     (empty table)
[09/12 09:13:45    176s]   ----------------------------------------------------------
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Clock tree balancer configuration for skew_group clk/standard_cm:
[09/12 09:13:45    176s]     Sources:                     pin clk
[09/12 09:13:45    176s]     Total number of sinks:       269
[09/12 09:13:45    176s]     Delay constrained sinks:     269
[09/12 09:13:45    176s]     Non-leaf sinks:              0
[09/12 09:13:45    176s]     Ignore pins:                 0
[09/12 09:13:45    176s]    Timing corner WC_dc:setup.late:
[09/12 09:13:45    176s]     Skew target:                 0.202ns
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s]   Primary reporting skew group is skew_group clk/standard_cm with 269 clock sinks.
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Via Selection for Estimated Routes (rule default):
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   ------------------------------------------------------------
[09/12 09:13:45    176s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/12 09:13:45    176s]   Range                (Ohm)    (fF)     (fs)     Only
[09/12 09:13:45    176s]   ------------------------------------------------------------
[09/12 09:13:45    176s]   M1-M2    VIA12_VH    6.500    0.039    0.253    false
[09/12 09:13:45    176s]   M2-M3    VIA23_VH    6.500    0.038    0.248    false
[09/12 09:13:45    176s]   M3-M4    VIA34_VH    6.500    0.038    0.245    false
[09/12 09:13:45    176s]   M4-M5    VIA45_VH    6.500    0.037    0.241    false
[09/12 09:13:45    176s]   M5-M6    VIA56_VH    6.500    0.103    0.667    false
[09/12 09:13:45    176s]   ------------------------------------------------------------
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   No ideal or dont_touch nets found in the clock tree
[09/12 09:13:45    176s]   Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/12 09:13:45    176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:45    176s] UM:                                                                   Validating CTS configuration
[09/12 09:13:45    176s]   Reconstructing clock tree datastructures...
[09/12 09:13:45    176s]     Validating CTS configuration...
[09/12 09:13:45    176s]     Non-default CCOpt properties:
[09/12 09:13:45    176s]     adjacent_rows_legal: 1 (default: false)
[09/12 09:13:45    176s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/12 09:13:45    176s]     buffer_cells is set for at least one key
[09/12 09:13:45    176s]     cell_density is set for at least one key
[09/12 09:13:45    176s]     clock_nets_detailed_routed: 1 (default: false)
[09/12 09:13:45    176s]     inverter_cells is set for at least one key
[09/12 09:13:45    176s]     long_path_removal_cutoff_id is set for at least one key
[09/12 09:13:45    176s]     preferred_extra_space is set for at least one key
[09/12 09:13:45    176s]     route_type is set for at least one key
[09/12 09:13:45    176s]     source_output_max_trans is set for at least one key
[09/12 09:13:45    176s]     target_insertion_delay is set for at least one key
[09/12 09:13:45    176s]     target_max_trans is set for at least one key
[09/12 09:13:45    176s]     target_skew is set for at least one key
[09/12 09:13:45    176s]     target_skew_wire is set for at least one key
[09/12 09:13:45    176s]     Route type trimming info:
[09/12 09:13:45    176s]       No route type modifications were made.
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     Logic Sizing Table:
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     ----------------------------------------------------------
[09/12 09:13:45    176s]     Cell    Instance count    Source    Eligible library cells
[09/12 09:13:45    176s]     ----------------------------------------------------------
[09/12 09:13:45    176s]       (empty table)
[09/12 09:13:45    176s]     ----------------------------------------------------------
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     Clock tree balancer configuration for skew_group clk/standard_cm:
[09/12 09:13:45    176s]       Sources:                     pin clk
[09/12 09:13:45    176s]       Total number of sinks:       269
[09/12 09:13:45    176s]       Delay constrained sinks:     269
[09/12 09:13:45    176s]       Non-leaf sinks:              0
[09/12 09:13:45    176s]       Ignore pins:                 0
[09/12 09:13:45    176s]      Timing corner WC_dc:setup.late:
[09/12 09:13:45    176s]       Skew target:                 0.202ns
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:45    176s]     Primary reporting skew group is skew_group clk/standard_cm with 269 clock sinks.
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     Via Selection for Estimated Routes (rule default):
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     ------------------------------------------------------------
[09/12 09:13:45    176s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/12 09:13:45    176s]     Range                (Ohm)    (fF)     (fs)     Only
[09/12 09:13:45    176s]     ------------------------------------------------------------
[09/12 09:13:45    176s]     M1-M2    VIA12_VH    6.500    0.039    0.253    false
[09/12 09:13:45    176s]     M2-M3    VIA23_VH    6.500    0.038    0.248    false
[09/12 09:13:45    176s]     M3-M4    VIA34_VH    6.500    0.038    0.245    false
[09/12 09:13:45    176s]     M4-M5    VIA45_VH    6.500    0.037    0.241    false
[09/12 09:13:45    176s]     M5-M6    VIA56_VH    6.500    0.103    0.667    false
[09/12 09:13:45    176s]     ------------------------------------------------------------
[09/12 09:13:45    176s]     
[09/12 09:13:45    176s]     No ideal or dont_touch nets found in the clock tree
[09/12 09:13:45    176s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:45    176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:45    176s] UM:                                                                   Validating CTS configuration
[09/12 09:13:45    176s]   Reconstructing clock tree datastructures done.
[09/12 09:13:45    176s] Initializing clock structures done.
[09/12 09:13:45    176s] PRO...
[09/12 09:13:45    176s]   PRO active optimizations:
[09/12 09:13:45    176s]    - DRV fixing with cell sizing
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Detected clock skew data from CTS
[09/12 09:13:45    176s]   Clock DAG stats PRO initial state:
[09/12 09:13:45    176s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:45    176s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:45    176s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:45    176s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:45    176s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.586pF, total=0.679pF
[09/12 09:13:45    176s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:45    176s]   Clock DAG net violations PRO initial state: none
[09/12 09:13:45    176s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/12 09:13:45    176s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:45    176s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:45    176s]   Clock DAG library cell distribution PRO initial state {count}:
[09/12 09:13:45    176s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:45    176s]   Primary reporting skew group PRO initial state:
[09/12 09:13:45    176s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:45    176s]   Skew group summary PRO initial state:
[09/12 09:13:45    176s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:45    176s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:45    176s]   Recomputing CTS skew targets...
[09/12 09:13:45    176s]   Resolving skew group constraints...
[09/12 09:13:45    176s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/12 09:13:45    176s]   Resolving skew group constraints done.
[09/12 09:13:45    176s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:45    176s]   Fixing DRVs...
[09/12 09:13:45    176s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:13:45    176s]   CCOpt-PRO: considered: 11, tested: 11, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   PRO Statistics: Fix DRVs (cell sizing):
[09/12 09:13:45    176s]   =======================================
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Cell changes by Net Type:
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:45    176s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:13:45    176s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:45    176s]   top                0            0           0            0                    0                  0
[09/12 09:13:45    176s]   trunk              0            0           0            0                    0                  0
[09/12 09:13:45    176s]   leaf               0            0           0            0                    0                  0
[09/12 09:13:45    176s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:45    176s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:13:45    176s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:13:45    176s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:13:45    176s]   
[09/12 09:13:45    176s]   Clock DAG stats PRO after DRV fixing:
[09/12 09:13:45    176s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:45    176s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:45    176s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:45    176s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:45    176s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.586pF, total=0.679pF
[09/12 09:13:45    176s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:45    176s]   Clock DAG net violations PRO after DRV fixing: none
[09/12 09:13:45    176s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[09/12 09:13:45    176s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:45    176s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:45    176s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[09/12 09:13:45    176s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:45    176s]   Primary reporting skew group PRO after DRV fixing:
[09/12 09:13:45    176s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:45    176s]   Skew group summary PRO after DRV fixing:
[09/12 09:13:45    176s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:45    176s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:45    176s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:45    176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:45    176s] UM:                                                                   Fixing DRVs
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] Slew Diagnostics: After DRV fixing
[09/12 09:13:45    176s] ==================================
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] Global Causes:
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] -------------------------------------
[09/12 09:13:45    176s] Cause
[09/12 09:13:45    176s] -------------------------------------
[09/12 09:13:45    176s] DRV fixing with buffering is disabled
[09/12 09:13:45    176s] -------------------------------------
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] Top 5 overslews:
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] ---------------------------------
[09/12 09:13:45    176s] Overslew    Causes    Driving Pin
[09/12 09:13:45    176s] ---------------------------------
[09/12 09:13:45    176s]   (empty table)
[09/12 09:13:45    176s] ---------------------------------
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s] Cause    Occurences
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s]   (empty table)
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] Violation diagnostics counts from the 0 nodes that have violations:
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s] Cause    Occurences
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s]   (empty table)
[09/12 09:13:45    176s] -------------------
[09/12 09:13:45    176s] 
[09/12 09:13:45    176s]   Reconnecting optimized routes...
[09/12 09:13:45    176s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:45    176s]   Set dirty flag on 0 insts, 0 nets
[09/12 09:13:45    176s] End AAE Lib Interpolated Model. (MEM=1263.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:45    176s]   Clock DAG stats PRO final:
[09/12 09:13:45    176s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:45    176s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:45    176s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:45    176s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:45    176s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.586pF, total=0.679pF
[09/12 09:13:45    176s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:45    176s]   Clock DAG net violations PRO final: none
[09/12 09:13:45    176s]   Clock DAG primary half-corner transition distribution PRO final:
[09/12 09:13:45    176s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:45    176s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:45    176s]   Clock DAG library cell distribution PRO final {count}:
[09/12 09:13:45    176s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:45    176s]   Primary reporting skew group PRO final:
[09/12 09:13:45    176s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:45    176s]   Skew group summary PRO final:
[09/12 09:13:45    176s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:45    176s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:45    176s] PRO done.
[09/12 09:13:45    176s] Net route status summary:
[09/12 09:13:45    176s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:45    176s]   Non-clock:  1936 (unrouted=278, trialRouted=0, noStatus=0, routed=1658, fixed=0, [crossesIlmBoundary=0, tooFewTerms=278, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:45    176s] Updating delays...
[09/12 09:13:45    176s] Updating delays done.
[09/12 09:13:45    176s] PRO done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/12 09:13:45    176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:45    176s] UM:                                                                   PRO
[09/12 09:13:45    176s] **INFO: Start fixing DRV (Mem = 1285.73M) ...
[09/12 09:13:45    176s] Begin: GigaOpt DRV Optimization
[09/12 09:13:45    176s] Glitch fixing enabled
[09/12 09:13:45    176s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:13:45    176s] End AAE Lib Interpolated Model. (MEM=1285.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:45    176s] PhyDesignGrid: maxLocalDensity 0.96
[09/12 09:13:45    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1276.2M
[09/12 09:13:45    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1276.2M
[09/12 09:13:45    176s] #spOpts: N=180 
[09/12 09:13:45    176s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1276.2M
[09/12 09:13:45    176s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1276.2M
[09/12 09:13:45    176s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1276.2M
[09/12 09:13:45    176s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1276.2M
[09/12 09:13:45    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1276.2MB).
[09/12 09:13:45    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1276.2M
[09/12 09:13:45    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1276.2M
[09/12 09:13:45    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1276.2M
[09/12 09:13:45    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1292.2M
[09/12 09:13:45    177s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1292.2M
[09/12 09:13:45    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1292.2M
[09/12 09:13:45    177s] 
[09/12 09:13:45    177s] Creating Lib Analyzer ...
[09/12 09:13:45    177s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:13:45    177s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:13:45    177s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:13:45    177s] 
[09/12 09:13:46    177s] Creating Lib Analyzer, finished. 
[09/12 09:13:46    177s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/12 09:13:46    177s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:46    177s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/12 09:13:46    177s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:46    177s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 09:13:46    177s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:46    177s] Info: violation cost 0.250129 (cap = 0.250129, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:13:46    177s] |     0|     0|     0.00|     2|     2|    -0.02|     0|     0|     0|     0|     0|     0|    46.78|     0.00|       0|       0|       0|  53.18|          |         |
[09/12 09:13:46    177s] Info: violation cost 0.000716 (cap = 0.000716, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:13:46    177s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    46.78|     0.00|       1|       0|       0|  53.21| 0:00:00.0|  1406.7M|
[09/12 09:13:46    177s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:13:46    177s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    46.78|     0.00|       0|       0|       0|  53.21| 0:00:00.0|  1406.7M|
[09/12 09:13:46    177s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1406.7M) ***
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Begin: glitch net info
[09/12 09:13:46    177s] glitch slack range: number of glitch nets
[09/12 09:13:46    177s] glitch slack < -0.32 : 0
[09/12 09:13:46    177s] -0.32 < glitch slack < -0.28 : 0
[09/12 09:13:46    177s] -0.28 < glitch slack < -0.24 : 0
[09/12 09:13:46    177s] -0.24 < glitch slack < -0.2 : 0
[09/12 09:13:46    177s] -0.2 < glitch slack < -0.16 : 0
[09/12 09:13:46    177s] -0.16 < glitch slack < -0.12 : 0
[09/12 09:13:46    177s] -0.12 < glitch slack < -0.08 : 0
[09/12 09:13:46    177s] -0.08 < glitch slack < -0.04 : 0
[09/12 09:13:46    177s] -0.04 < glitch slack : 0
[09/12 09:13:46    177s] End: glitch net info
[09/12 09:13:46    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1444.8M
[09/12 09:13:46    177s] #spOpts: N=180 
[09/12 09:13:46    177s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.003, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1444.8M
[09/12 09:13:46    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1444.8MB).
[09/12 09:13:46    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF: Starting RefinePlace at level 1, MEM:1444.8M
[09/12 09:13:46    177s] *** Starting place_detail (0:02:58 mem=1444.8M) ***
[09/12 09:13:46    177s] Total net bbox length = 6.391e+04 (3.106e+04 3.285e+04) (ext = 3.487e+02)
[09/12 09:13:46    177s] Starting refinePlace ...
[09/12 09:13:46    177s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:13:46    177s] Density distribution unevenness ratio = 8.882%
[09/12 09:13:46    177s]   Spread Effort: high, post-route mode, useDDP on.
[09/12 09:13:46    177s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1444.8MB) @(0:02:58 - 0:02:58).
[09/12 09:13:46    177s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:13:46    177s] wireLenOptFixPriorityInst 269 inst fixed
[09/12 09:13:46    177s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:13:46    177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1444.8MB) @(0:02:58 - 0:02:58).
[09/12 09:13:46    177s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:13:46    177s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1444.8MB
[09/12 09:13:46    177s] Statistics of distance of Instance movement in refine placement:
[09/12 09:13:46    177s]   maximum (X+Y) =         0.00 um
[09/12 09:13:46    177s]   mean    (X+Y) =         0.00 um
[09/12 09:13:46    177s] Total instances moved : 0
[09/12 09:13:46    177s] Summary Report:
[09/12 09:13:46    177s] Instances move: 0 (out of 1596 movable)
[09/12 09:13:46    177s] Instances flipped: 0
[09/12 09:13:46    177s] Mean displacement: 0.00 um
[09/12 09:13:46    177s] Max displacement: 0.00 um 
[09/12 09:13:46    177s] Total net bbox length = 6.391e+04 (3.106e+04 3.285e+04) (ext = 3.487e+02)
[09/12 09:13:46    177s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1444.8MB) @(0:02:58 - 0:02:58).
[09/12 09:13:46    177s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1444.8MB
[09/12 09:13:46    177s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.024, MEM:1444.8M
[09/12 09:13:46    177s] *** Finished place_detail (0:02:58 mem=1444.8M) ***
[09/12 09:13:46    177s] #spOpts: N=180 
[09/12 09:13:46    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1444.8M
[09/12 09:13:46    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1444.8M
[09/12 09:13:46    177s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:13:46    177s] Density distribution unevenness ratio = 8.991%
[09/12 09:13:46    177s] End: GigaOpt DRV Optimization
[09/12 09:13:46    177s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 947.4M, totSessionCpu=0:02:58 **
[09/12 09:13:46    177s] *info:
[09/12 09:13:46    177s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1264.96M).
[09/12 09:13:46    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1265.0M
[09/12 09:13:46    177s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1265.0M
[09/12 09:13:46    177s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1265.0M
[09/12 09:13:46    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.002, MEM:1265.0M
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] ------------------------------------------------------------
[09/12 09:13:46    177s]      SI Timing Summary (cpu=0.02min real=0.02min mem=1265.0M)                             
[09/12 09:13:46    177s] ------------------------------------------------------------
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Setup views included:
[09/12 09:13:46    177s]  WC_av 
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] +--------------------+---------+---------+---------+
[09/12 09:13:46    177s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:46    177s] +--------------------+---------+---------+---------+
[09/12 09:13:46    177s] |           WNS (ns):| 46.784  | 80.895  | 46.784  |
[09/12 09:13:46    177s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:46    177s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:46    177s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:46    177s] +--------------------+---------+---------+---------+
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] +----------------+-------------------------------+------------------+
[09/12 09:13:46    177s] |                |              Real             |       Total      |
[09/12 09:13:46    177s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:46    177s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:46    177s] +----------------+------------------+------------+------------------+
[09/12 09:13:46    177s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:46    177s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:46    177s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:46    177s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:46    177s] +----------------+------------------+------------+------------------+
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Density: 53.206%
[09/12 09:13:46    177s] Total number of glitch violations: 0
[09/12 09:13:46    177s] ------------------------------------------------------------
[09/12 09:13:46    177s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 947.4M, totSessionCpu=0:02:58 **
[09/12 09:13:46    177s]   DRV Snapshot: (REF)
[09/12 09:13:46    177s]          Tran DRV: 0
[09/12 09:13:46    177s]           Cap DRV: 0
[09/12 09:13:46    177s]        Fanout DRV: 0
[09/12 09:13:46    177s]            Glitch: 0
[09/12 09:13:46    177s]   Timing Snapshot: (REF)
[09/12 09:13:46    177s]      Weighted WNS: 0.000
[09/12 09:13:46    177s]       All  PG WNS: 0.000
[09/12 09:13:46    177s]       High PG WNS: 0.000
[09/12 09:13:46    177s]       All  PG TNS: 0.000
[09/12 09:13:46    177s]       High PG TNS: 0.000
[09/12 09:13:46    177s]    Category Slack: { [L, 46.784] [H, 80.895] }
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Running postRoute recovery in preEcoRoute mode
[09/12 09:13:46    177s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 947.7M, totSessionCpu=0:02:58 **
[09/12 09:13:46    177s]   DRV Snapshot: (TGT)
[09/12 09:13:46    177s]          Tran DRV: 0
[09/12 09:13:46    177s]           Cap DRV: 0
[09/12 09:13:46    177s]        Fanout DRV: 0
[09/12 09:13:46    177s]            Glitch: 0
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Recovery Manager:
[09/12 09:13:46    177s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:13:46    177s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:13:46    177s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:13:46    177s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] Checking DRV degradation...
[09/12 09:13:46    177s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/12 09:13:46    177s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1198.19M, totSessionCpu=0:02:58).
[09/12 09:13:46    177s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 947.7M, totSessionCpu=0:02:58 **
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s]   Timing/DRV Snapshot: (REF)
[09/12 09:13:46    177s]      Weighted WNS: 0.000
[09/12 09:13:46    177s]       All  PG WNS: 0.000
[09/12 09:13:46    177s]       High PG WNS: 0.000
[09/12 09:13:46    177s]       All  PG TNS: 0.000
[09/12 09:13:46    177s]       High PG TNS: 0.000
[09/12 09:13:46    177s]          Tran DRV: 0
[09/12 09:13:46    177s]           Cap DRV: 0
[09/12 09:13:46    177s]        Fanout DRV: 0
[09/12 09:13:46    177s]            Glitch: 0
[09/12 09:13:46    177s]    Category Slack: { [L, 46.784] [H, 80.895] }
[09/12 09:13:46    177s] 
[09/12 09:13:46    177s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1198.2M
[09/12 09:13:46    177s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1198.2M
[09/12 09:13:46    177s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1198.2M
[09/12 09:13:46    177s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1198.2M
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] ------------------------------------------------------------
[09/12 09:13:46    178s]         Pre-ecoRoute Summary                             
[09/12 09:13:46    178s] ------------------------------------------------------------
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] Setup views included:
[09/12 09:13:46    178s]  WC_av 
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] +--------------------+---------+---------+---------+
[09/12 09:13:46    178s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:46    178s] +--------------------+---------+---------+---------+
[09/12 09:13:46    178s] |           WNS (ns):| 46.784  | 80.895  | 46.784  |
[09/12 09:13:46    178s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:46    178s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:46    178s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:46    178s] +--------------------+---------+---------+---------+
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] +----------------+-------------------------------+------------------+
[09/12 09:13:46    178s] |                |              Real             |       Total      |
[09/12 09:13:46    178s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:46    178s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:46    178s] +----------------+------------------+------------+------------------+
[09/12 09:13:46    178s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:46    178s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:46    178s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:46    178s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:46    178s] +----------------+------------------+------------+------------------+
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] Density: 53.206%
[09/12 09:13:46    178s] Total number of glitch violations: 0
[09/12 09:13:46    178s] ------------------------------------------------------------
[09/12 09:13:46    178s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 947.7M, totSessionCpu=0:02:58 **
[09/12 09:13:46    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:1198.2M
[09/12 09:13:46    178s] #spOpts: N=180 
[09/12 09:13:46    178s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1198.2M
[09/12 09:13:46    178s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1198.2M
[09/12 09:13:46    178s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1198.2M
[09/12 09:13:46    178s] Core basic site is CoreSite
[09/12 09:13:46    178s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:13:46    178s] Mark StBox On SiteArr starts
[09/12 09:13:46    178s] Mark StBox On SiteArr ends
[09/12 09:13:46    178s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.015, MEM:1198.2M
[09/12 09:13:46    178s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1198.2M
[09/12 09:13:46    178s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.016, MEM:1198.2M
[09/12 09:13:46    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1198.2MB).
[09/12 09:13:46    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1198.2M
[09/12 09:13:46    178s]   Signal wire search tree: 36869 elements. (cpu=0:00:00.0, mem=0.0M)
[09/12 09:13:46    178s] For 3135 new insts, 3135 new pwr-pin connections were made to global net 'vddd'.
[09/12 09:13:46    178s] 3135 new gnd-pin connections were made to global net 'gndd'.
[09/12 09:13:46    178s] 3135 new pwr-pin connections were made to global net 'vddb'.
[09/12 09:13:46    178s] 3135 new gnd-pin connections were made to global net 'gndb'.
[09/12 09:13:46    178s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[09/12 09:13:46    178s] *INFO: Adding fillers to top-module.
[09/12 09:13:46    178s] *INFO:   Added 523 filler insts (cell UCL_CAP9 / prefix FILLER).
[09/12 09:13:46    178s] *INFO:   Added 119 filler insts (cell UCL_CAP8 / prefix FILLER).
[09/12 09:13:46    178s] *INFO:   Added 158 filler insts (cell UCL_CAP7 / prefix FILLER).
[09/12 09:13:46    178s] *INFO:   Added 158 filler insts (cell UCL_CAP6 / prefix FILLER).
[09/12 09:13:46    178s] *INFO:   Added 206 filler insts (cell UCL_CAP5 / prefix FILLER).
[09/12 09:13:46    178s] *INFO:   Added 1971 filler insts (cell UCL_FILL / prefix FILLER).
[09/12 09:13:46    178s] *INFO: Total 3135 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/12 09:13:46    178s] For 0 new insts, *** Applied 0 GNC rules.
[09/12 09:13:46    178s] -routeWithEco false                       # bool, default=false
[09/12 09:13:46    178s] -routeWithEco true                        # bool, default=false, user setting
[09/12 09:13:46    178s] -routeSelectedNetOnly false               # bool, default=false
[09/12 09:13:46    178s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/12 09:13:46    178s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/12 09:13:46    178s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] route_global_detail
[09/12 09:13:46    178s] 
[09/12 09:13:46    178s] #set_db route_design_detail_post_route_swap_via "multiCut"
[09/12 09:13:46    178s] #set_db route_design_top_routing_layer 3
[09/12 09:13:46    178s] #set_db route_design_with_eco true
[09/12 09:13:46    178s] #set_db route_design_with_si_driven false
[09/12 09:13:46    178s] #set_db route_design_with_timing_driven false
[09/12 09:13:46    178s] #set_db route_design_with_via_in_pin "1:1"
[09/12 09:13:46    178s] #set_db route_design_with_via_only_for_lib_cell_pin "1:1"
[09/12 09:13:46    178s] #Start route_global_detail on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] Closing parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_YETR7P.rcdb.d/mtm_Alu.rcdb.d'. 1679 times net's RC data read were performed.
[09/12 09:13:46    178s] ### Net info: total nets: 1948
[09/12 09:13:46    178s] ### Net info: dirty nets: 2
[09/12 09:13:46    178s] ### Net info: marked as disconnected nets: 0
[09/12 09:13:46    178s] ### Net info: fully routed nets: 1668
[09/12 09:13:46    178s] ### Net info: trivial (single pin) nets: 0
[09/12 09:13:46    178s] ### Net info: unrouted nets: 278
[09/12 09:13:46    178s] ### Net info: re-extraction nets: 2
[09/12 09:13:46    178s] ### Net info: ignored nets: 0
[09/12 09:13:46    178s] ### Net info: skip routing nets: 0
[09/12 09:13:46    178s] ### import route signature (76) = 1890710468
[09/12 09:13:46    178s] ### import violation signature (72) = 1905142130
[09/12 09:13:46    178s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:13:46    178s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[09/12 09:13:46    178s] #RTESIG:78da8d934f4fc23018c63dfb299ac10113d9faae6bd779534443828a44f4d80c28a4616b
[09/12 09:13:46    178s] #       97ae53e3a7b718b8e1464f4ff33efdbd7fdaf6faefe3390a200d810c6b9c7101e8790e1c
[09/12 09:13:46    178s] #       03a44360388e20153eb4b80b2e7bfd97d95bc2180acaa6706ad4b8000d6a6795de5ea3a6
[09/12 09:13:46    178s] #       9616d5d239bfbb3a5833829c6d241a2c8d294e5a588a516057a2346b59844ba5db898c13
[09/12 09:13:46    178s] #       b4c98bba0d99528282c89555a4b4369f4d2d9c2c2b019c1382c52a5f4bbd9231c4a2fa51
[09/12 09:13:46    178s] #       d267ac774a3c4dbe5f3f1e239d6b634de3a4f0c705575fbb7b1d854e959e2eacac8c7510
[09/12 09:13:46    178s] #       aedb4bcc3845290d09de2f34d8142677278d8013d6d90c10caba660809f657f230994ec7
[09/12 09:13:46    178s] #       f3f6da20217edc8bd1548c6e67193a087e14e951b0a3a07f628fee0443772f14082268a0
[09/12 09:13:46    178s] #       b4935b69fff1c49d6f062889cf4846923340f41c10f7ffe3063a26401368b75dfc02fa3b
[09/12 09:13:46    178s] #       0b73
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Loading the last recorded routing design signature
[09/12 09:13:46    178s] #Created 1 NETS and 0 SPECIALNETS new signatures
[09/12 09:13:46    178s] #Summary of the placement changes since last routing:
[09/12 09:13:46    178s] #  Number of instances resized = 1
[09/12 09:13:46    178s] #  Total number of placement changes (moved instances are counted twice) = 1
[09/12 09:13:46    178s] #RTESIG:78da8d934f4fc23018c63dfb299ac10113d9faae6bd779534443828a44f4d80c28a4616b
[09/12 09:13:46    178s] #       97ae53e3a7b718b8e1464f4ff33efdbd7fdaf6faefe3390a200d810c6b9c7101e8790e1c
[09/12 09:13:46    178s] #       03a44360388e20153eb4b80b2e7bfd97d95bc2180acaa6706ad4b8000d6a6795de5ea3a6
[09/12 09:13:46    178s] #       9616d5d239bfbb3a5833829c6d241a2c8d294e5a588a516057a2346b59844ba5db898c13
[09/12 09:13:46    178s] #       b4c98bba0d99528282c89555a4b4369f4d2d9c2c2b019c1382c52a5f4bbd9231c4a2fa51
[09/12 09:13:46    178s] #       d267ac774a3c4dbe5f3f1e239d6b634de3a4f0c705575fbb7b1d854e959e2eacac8c7510
[09/12 09:13:46    178s] #       aedb4bcc3845290d09de2f34d8142677278d8013d6d90c10caba660809f657f230994ec7
[09/12 09:13:46    178s] #       f3f6da20217edc8bd1548c6e67193a087e14e951b0a3a07f628fee0443772f14082268a0
[09/12 09:13:46    178s] #       b4935b69fff1c49d6f062889cf4846923340f41c10f7ffe3063a26401368b75dfc02fa3b
[09/12 09:13:46    178s] #       0b73
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Start routing data preparation on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:46    178s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:46    178s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:46    178s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:13:46    178s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:13:46    178s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:46    178s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:46    178s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:46    178s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:46    178s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:13:46    178s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:13:46    178s] #Regenerating Ggrids automatically.
[09/12 09:13:46    178s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:46    178s] #Using automatically generated G-grids.
[09/12 09:13:46    178s] #Done routing data preparation.
[09/12 09:13:46    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.17 (MB), peak = 1912.55 (MB)
[09/12 09:13:46    178s] #Merging special wires...
[09/12 09:13:46    178s] #WARNING (NRDB-1005) Cannot establish connection to PIN AUS at ( 330.440 104.000 ) on ME2 for NET u_mtm_Alu_core/FE_PDN36_n_841. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/12 09:13:46    178s] #WARNING (NRDB-648) NET u_mtm_Alu_core/FE_PDN36_n_841 has incorrect extension for self (should be half extension) at 352.000 114.200 LAYER ME2. Other end point at 352.000 250.240
[09/12 09:13:46    178s] #WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_core/FE_PDN36_n_841 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
[09/12 09:13:46    178s] #WARNING (NRDB-1005) Cannot establish connection to PIN EIN at ( 327.560 104.000 ) on ME2 for NET u_mtm_Alu_core/n_841. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/12 09:13:46    178s] #WARNING (NRDB-648) NET u_mtm_Alu_core/n_841 has incorrect extension for self (should be half extension) at 352.000 114.200 LAYER ME2. Other end point at 352.000 113.920
[09/12 09:13:46    178s] #WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_core/n_841 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Connectivity extraction summary:
[09/12 09:13:46    178s] #2 routed nets are extracted.
[09/12 09:13:46    178s] #    2 (0.10%) extracted nets are partially routed.
[09/12 09:13:46    178s] #1668 routed net(s) are imported.
[09/12 09:13:46    178s] #278 nets are fixed|skipped|trivial (not extracted).
[09/12 09:13:46    178s] #Total number of nets = 1948.
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Found 0 nets for post-route si or timing fixing.
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Finished routing data preparation on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Cpu time = 00:00:00
[09/12 09:13:46    178s] #Elapsed time = 00:00:00
[09/12 09:13:46    178s] #Increased memory = 4.00 (MB)
[09/12 09:13:46    178s] #Total memory = 952.21 (MB)
[09/12 09:13:46    178s] #Peak memory = 1912.55 (MB)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Start global routing on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Number of eco nets is 2
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Start global routing data preparation on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Start routing resource analysis on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Routing resource analysis is done on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #  Resource Analysis:
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/12 09:13:46    178s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/12 09:13:46    178s] #  --------------------------------------------------------------
[09/12 09:13:46    178s] #  ME1            H         540           0         756    76.06%
[09/12 09:13:46    178s] #  ME2            V         550           0         756     0.00%
[09/12 09:13:46    178s] #  ME3            H         507          33         756     0.00%
[09/12 09:13:46    178s] #  ME4            V         482          69         756     3.57%
[09/12 09:13:46    178s] #  --------------------------------------------------------------
[09/12 09:13:46    178s] #  Total                   2080       4.61%        3024    19.91%
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #  11 nets (0.56%) with 1 preferred extra spacing.
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Global routing data preparation is done on Thu Sep 12 09:13:46 2019
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.21 (MB), peak = 1912.55 (MB)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.21 (MB), peak = 1912.55 (MB)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #start global routing iteration 1...
[09/12 09:13:46    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.14 (MB), peak = 1912.55 (MB)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
[09/12 09:13:46    178s] #Total number of routable nets = 1670.
[09/12 09:13:46    178s] #Total number of nets in the design = 1948.
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #2 routable nets have only global wires.
[09/12 09:13:46    178s] #1668 routable nets have only detail routed wires.
[09/12 09:13:46    178s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Routed nets constraints summary:
[09/12 09:13:46    178s] #-----------------------------
[09/12 09:13:46    178s] #        Rules   Unconstrained  
[09/12 09:13:46    178s] #-----------------------------
[09/12 09:13:46    178s] #      Default               2  
[09/12 09:13:46    178s] #-----------------------------
[09/12 09:13:46    178s] #        Total               2  
[09/12 09:13:46    178s] #-----------------------------
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Routing constraints summary of the whole design:
[09/12 09:13:46    178s] #------------------------------------------------
[09/12 09:13:46    178s] #        Rules   Pref Extra Space   Unconstrained  
[09/12 09:13:46    178s] #------------------------------------------------
[09/12 09:13:46    178s] #      Default                 11            1659  
[09/12 09:13:46    178s] #------------------------------------------------
[09/12 09:13:46    178s] #        Total                 11            1659  
[09/12 09:13:46    178s] #------------------------------------------------
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #                 OverCon          
[09/12 09:13:46    178s] #                  #Gcell    %Gcell
[09/12 09:13:46    178s] #     Layer           (1)   OverCon
[09/12 09:13:46    178s] #  --------------------------------
[09/12 09:13:46    178s] #  ME1           0(0.00%)   (0.00%)
[09/12 09:13:46    178s] #  ME2           0(0.00%)   (0.00%)
[09/12 09:13:46    178s] #  ME3           0(0.00%)   (0.00%)
[09/12 09:13:46    178s] #  --------------------------------
[09/12 09:13:46    178s] #     Total      0(0.00%)   (0.00%)
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/12 09:13:46    178s] #  Overflow after GR: 0.00% H + 0.00% V
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Complete Global Routing.
[09/12 09:13:46    178s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:46    178s] #Total wire length = 86833 um.
[09/12 09:13:46    178s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME2 = 45207 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME3 = 41420 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:46    178s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:46    178s] #Total number of vias = 10741
[09/12 09:13:46    178s] #Total number of multi-cut vias = 7557 ( 70.4%)
[09/12 09:13:46    178s] #Total number of single cut vias = 3184 ( 29.6%)
[09/12 09:13:46    178s] #Up-Via Summary (total 10741):
[09/12 09:13:46    178s] #                   single-cut          multi-cut      Total
[09/12 09:13:46    178s] #-----------------------------------------------------------
[09/12 09:13:46    178s] # ME1             2834 ( 88.1%)       382 ( 11.9%)       3216
[09/12 09:13:46    178s] # ME2              350 (  4.7%)      7175 ( 95.3%)       7525
[09/12 09:13:46    178s] #-----------------------------------------------------------
[09/12 09:13:46    178s] #                 3184 ( 29.6%)      7557 ( 70.4%)      10741 
[09/12 09:13:46    178s] #
[09/12 09:13:46    178s] #Max overcon = 0 track.
[09/12 09:13:46    178s] #Total overcon = 0.00%.
[09/12 09:13:46    178s] #Worst layer Gcell overcon rate = 0.00%.
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #Global routing statistics:
[09/12 09:13:47    178s] #Cpu time = 00:00:00
[09/12 09:13:47    178s] #Elapsed time = 00:00:00
[09/12 09:13:47    178s] #Increased memory = 1.35 (MB)
[09/12 09:13:47    178s] #Total memory = 953.56 (MB)
[09/12 09:13:47    178s] #Peak memory = 1912.55 (MB)
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #Finished global routing on Thu Sep 12 09:13:47 2019
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] ### route signature (80) = 1132407951
[09/12 09:13:47    178s] ### violation signature (75) = 1905142130
[09/12 09:13:47    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.21 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    178s] #Start Track Assignment.
[09/12 09:13:47    178s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[09/12 09:13:47    178s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[09/12 09:13:47    178s] #Complete Track Assignment.
[09/12 09:13:47    178s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:47    178s] #Total wire length = 86848 um.
[09/12 09:13:47    178s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME2 = 45216 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME3 = 41426 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:47    178s] #Total number of vias = 10741
[09/12 09:13:47    178s] #Total number of multi-cut vias = 7557 ( 70.4%)
[09/12 09:13:47    178s] #Total number of single cut vias = 3184 ( 29.6%)
[09/12 09:13:47    178s] #Up-Via Summary (total 10741):
[09/12 09:13:47    178s] #                   single-cut          multi-cut      Total
[09/12 09:13:47    178s] #-----------------------------------------------------------
[09/12 09:13:47    178s] # ME1             2834 ( 88.1%)       382 ( 11.9%)       3216
[09/12 09:13:47    178s] # ME2              350 (  4.7%)      7175 ( 95.3%)       7525
[09/12 09:13:47    178s] #-----------------------------------------------------------
[09/12 09:13:47    178s] #                 3184 ( 29.6%)      7557 ( 70.4%)      10741 
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] ### route signature (84) = 1052690403
[09/12 09:13:47    178s] ### violation signature (79) = 1905142130
[09/12 09:13:47    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.65 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #number of short segments in preferred routing layers
[09/12 09:13:47    178s] #	
[09/12 09:13:47    178s] #	
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/12 09:13:47    178s] #Cpu time = 00:00:00
[09/12 09:13:47    178s] #Elapsed time = 00:00:00
[09/12 09:13:47    178s] #Increased memory = 4.44 (MB)
[09/12 09:13:47    178s] #Total memory = 952.65 (MB)
[09/12 09:13:47    178s] #Peak memory = 1912.55 (MB)
[09/12 09:13:47    178s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #Start Detail Routing..
[09/12 09:13:47    178s] #start initial detail routing ...
[09/12 09:13:47    178s] ### For initial detail routing, marked 1668 dont-route nets (design has 0 dirty nets, 0 dirty-areas, (design-view-flag)has dirty nets, pro-iter=0,is-in-pro:0)
[09/12 09:13:47    178s] # ECO: 0.0% of the total area was rechecked for DRC, and 5.0% required routing.
[09/12 09:13:47    178s] #   number of violations = 0
[09/12 09:13:47    178s] #1 out of 4741 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/12 09:13:47    178s] #3.8% of the total area is being checked for drcs
[09/12 09:13:47    178s] #3.8% of the total area was checked
[09/12 09:13:47    178s] #   number of violations = 0
[09/12 09:13:47    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.11 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    178s] #start 1st optimization iteration ...
[09/12 09:13:47    178s] #   number of violations = 0
[09/12 09:13:47    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.11 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    178s] #Complete Detail Routing.
[09/12 09:13:47    178s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:47    178s] #Total wire length = 86844 um.
[09/12 09:13:47    178s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME2 = 45227 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME3 = 41412 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:47    178s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:47    178s] #Total number of vias = 10743
[09/12 09:13:47    178s] #Total number of multi-cut vias = 7557 ( 70.3%)
[09/12 09:13:47    178s] #Total number of single cut vias = 3186 ( 29.7%)
[09/12 09:13:47    178s] #Up-Via Summary (total 10743):
[09/12 09:13:47    178s] #                   single-cut          multi-cut      Total
[09/12 09:13:47    178s] #-----------------------------------------------------------
[09/12 09:13:47    178s] # ME1             2834 ( 88.1%)       382 ( 11.9%)       3216
[09/12 09:13:47    178s] # ME2              352 (  4.7%)      7175 ( 95.3%)       7527
[09/12 09:13:47    178s] #-----------------------------------------------------------
[09/12 09:13:47    178s] #                 3186 ( 29.7%)      7557 ( 70.3%)      10743 
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #Total number of DRC violations = 0
[09/12 09:13:47    178s] ### route signature (91) = 1095679509
[09/12 09:13:47    178s] ### violation signature (86) = 1905142130
[09/12 09:13:47    178s] #Cpu time = 00:00:00
[09/12 09:13:47    178s] #Elapsed time = 00:00:00
[09/12 09:13:47    178s] #Increased memory = 1.22 (MB)
[09/12 09:13:47    178s] #Total memory = 953.87 (MB)
[09/12 09:13:47    178s] #Peak memory = 1912.55 (MB)
[09/12 09:13:47    178s] #
[09/12 09:13:47    178s] #start routing for process antenna violation fix ...
[09/12 09:13:47    178s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:47    179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.83 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:47    179s] #Total wire length = 86844 um.
[09/12 09:13:47    179s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME2 = 45227 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME3 = 41412 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:47    179s] #Total number of vias = 10743
[09/12 09:13:47    179s] #Total number of multi-cut vias = 7557 ( 70.3%)
[09/12 09:13:47    179s] #Total number of single cut vias = 3186 ( 29.7%)
[09/12 09:13:47    179s] #Up-Via Summary (total 10743):
[09/12 09:13:47    179s] #                   single-cut          multi-cut      Total
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] # ME1             2834 ( 88.1%)       382 ( 11.9%)       3216
[09/12 09:13:47    179s] # ME2              352 (  4.7%)      7175 ( 95.3%)       7527
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] #                 3186 ( 29.7%)      7557 ( 70.3%)      10743 
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] #Total number of DRC violations = 0
[09/12 09:13:47    179s] #Total number of net violated process antenna rule = 0
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] ### route signature (94) = 1133416770
[09/12 09:13:47    179s] ### violation signature (89) = 1905142130
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:47    179s] #Total wire length = 86844 um.
[09/12 09:13:47    179s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME2 = 45227 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME3 = 41412 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:47    179s] #Total number of vias = 10743
[09/12 09:13:47    179s] #Total number of multi-cut vias = 7557 ( 70.3%)
[09/12 09:13:47    179s] #Total number of single cut vias = 3186 ( 29.7%)
[09/12 09:13:47    179s] #Up-Via Summary (total 10743):
[09/12 09:13:47    179s] #                   single-cut          multi-cut      Total
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] # ME1             2834 ( 88.1%)       382 ( 11.9%)       3216
[09/12 09:13:47    179s] # ME2              352 (  4.7%)      7175 ( 95.3%)       7527
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] #                 3186 ( 29.7%)      7557 ( 70.3%)      10743 
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] #Total number of DRC violations = 0
[09/12 09:13:47    179s] #Total number of net violated process antenna rule = 0
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] #Start Post Route via swapping...
[09/12 09:13:47    179s] #6.47% of area are rerouted by ECO routing.
[09/12 09:13:47    179s] #   number of violations = 0
[09/12 09:13:47    179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.87 (MB), peak = 1912.55 (MB)
[09/12 09:13:47    179s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:47    179s] #Total number of DRC violations = 0
[09/12 09:13:47    179s] #Total number of net violated process antenna rule = 0
[09/12 09:13:47    179s] #Post Route via swapping is done.
[09/12 09:13:47    179s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:47    179s] #Total wire length = 86844 um.
[09/12 09:13:47    179s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME2 = 45227 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME3 = 41412 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:47    179s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:47    179s] #Total number of vias = 10743
[09/12 09:13:47    179s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:13:47    179s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:13:47    179s] #Up-Via Summary (total 10743):
[09/12 09:13:47    179s] #                   single-cut          multi-cut      Total
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:13:47    179s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:13:47    179s] #-----------------------------------------------------------
[09/12 09:13:47    179s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:13:47    179s] #
[09/12 09:13:47    179s] ### route signature (99) = 1204394355
[09/12 09:13:47    179s] ### violation signature (94) = 1905142130
[09/12 09:13:47    179s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #Start Post Route wire spreading..
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #Start data preparation for wire spreading...
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #Data preparation is done on Thu Sep 12 09:13:48 2019
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #Start Post Route Wire Spread.
[09/12 09:13:48    179s] #Done with 106 horizontal wires in 1 hboxes and 52 vertical wires in 1 hboxes.
[09/12 09:13:48    179s] #Complete Post Route Wire Spread.
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:48    179s] #Total wire length = 86956 um.
[09/12 09:13:48    179s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:48    179s] #Total number of vias = 10743
[09/12 09:13:48    179s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:13:48    179s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:13:48    179s] #Up-Via Summary (total 10743):
[09/12 09:13:48    179s] #                   single-cut          multi-cut      Total
[09/12 09:13:48    179s] #-----------------------------------------------------------
[09/12 09:13:48    179s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:13:48    179s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:13:48    179s] #-----------------------------------------------------------
[09/12 09:13:48    179s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] ### route signature (103) = 1525351814
[09/12 09:13:48    179s] ### violation signature (98) = 1905142130
[09/12 09:13:48    179s] #   number of violations = 0
[09/12 09:13:48    179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 958.31 (MB), peak = 1912.55 (MB)
[09/12 09:13:48    179s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:13:48    179s] #Total number of DRC violations = 0
[09/12 09:13:48    179s] #Total number of net violated process antenna rule = 0
[09/12 09:13:48    179s] #Post Route wire spread is done.
[09/12 09:13:48    179s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:13:48    179s] #Total wire length = 86956 um.
[09/12 09:13:48    179s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:13:48    179s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:13:48    179s] #Total number of vias = 10743
[09/12 09:13:48    179s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:13:48    179s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:13:48    179s] #Up-Via Summary (total 10743):
[09/12 09:13:48    179s] #                   single-cut          multi-cut      Total
[09/12 09:13:48    179s] #-----------------------------------------------------------
[09/12 09:13:48    179s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:13:48    179s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:13:48    179s] #-----------------------------------------------------------
[09/12 09:13:48    179s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] ### route signature (105) = 1525351814
[09/12 09:13:48    179s] ### violation signature (100) = 1905142130
[09/12 09:13:48    179s] #route_detail Statistics:
[09/12 09:13:48    179s] #Cpu time = 00:00:01
[09/12 09:13:48    179s] #Elapsed time = 00:00:01
[09/12 09:13:48    179s] #Increased memory = 1.25 (MB)
[09/12 09:13:48    179s] #Total memory = 953.89 (MB)
[09/12 09:13:48    179s] #Peak memory = 1912.55 (MB)
[09/12 09:13:48    179s] #Updating routing design signature
[09/12 09:13:48    179s] #Created 59 library cell signatures
[09/12 09:13:48    179s] #Created 1948 NETS and 0 SPECIALNETS signatures
[09/12 09:13:48    179s] #Created 4741 instance signatures
[09/12 09:13:48    179s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.89 (MB), peak = 1912.55 (MB)
[09/12 09:13:48    179s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.91 (MB), peak = 1912.55 (MB)
[09/12 09:13:48    179s] ### export route signature (106) = 1525351814
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] #route_global_detail statistics:
[09/12 09:13:48    179s] #Cpu time = 00:00:02
[09/12 09:13:48    179s] #Elapsed time = 00:00:02
[09/12 09:13:48    179s] #Increased memory = -22.04 (MB)
[09/12 09:13:48    179s] #Total memory = 926.00 (MB)
[09/12 09:13:48    179s] #Peak memory = 1912.55 (MB)
[09/12 09:13:48    179s] #Number of warnings = 8
[09/12 09:13:48    179s] #Total number of warnings = 43
[09/12 09:13:48    179s] #Number of fails = 0
[09/12 09:13:48    179s] #Total number of fails = 0
[09/12 09:13:48    179s] #Complete route_global_detail on Thu Sep 12 09:13:48 2019
[09/12 09:13:48    179s] #
[09/12 09:13:48    179s] ### 
[09/12 09:13:48    179s] ###   Scalability Statistics
[09/12 09:13:48    179s] ### 
[09/12 09:13:48    179s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:48    179s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[09/12 09:13:48    179s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:48    179s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:13:48    179s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[09/12 09:13:48    179s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:13:48    179s] ### 
[09/12 09:13:48    179s] **opt_design ... cpu = 0:00:12, real = 0:00:13, mem = 907.9M, totSessionCpu=0:03:00 **
[09/12 09:13:48    179s] -routeWithEco false                       # bool, default=false
[09/12 09:13:48    179s] -routeSelectedNetOnly false               # bool, default=false
[09/12 09:13:48    179s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/12 09:13:48    179s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/12 09:13:48    179s] Initializing multi-corner resistance tables ...
[09/12 09:13:48    179s] ### Net info: total nets: 1948
[09/12 09:13:48    179s] ### Net info: dirty nets: 0
[09/12 09:13:48    179s] ### Net info: marked as disconnected nets: 0
[09/12 09:13:48    180s] ### Net info: fully routed nets: 1670
[09/12 09:13:48    180s] ### Net info: trivial (single pin) nets: 0
[09/12 09:13:48    180s] ### Net info: unrouted nets: 278
[09/12 09:13:48    180s] ### Net info: re-extraction nets: 0
[09/12 09:13:48    180s] ### Net info: ignored nets: 0
[09/12 09:13:48    180s] ### Net info: skip routing nets: 0
[09/12 09:13:48    180s] ### import route signature (107) = 1784650879
[09/12 09:13:48    180s] ### import violation signature (101) = 1905142130
[09/12 09:13:48    180s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:13:48    180s] **WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 09:13:48    180s] #Start routing data preparation on Thu Sep 12 09:13:48 2019
[09/12 09:13:48    180s] #
[09/12 09:13:48    180s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:48    180s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:48    180s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:48    180s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:13:48    180s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:13:48    180s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:48    180s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:48    180s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:48    180s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:13:48    180s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:13:48    180s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:13:48    180s] #Regenerating Ggrids automatically.
[09/12 09:13:48    180s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:48    180s] #Using automatically generated G-grids.
[09/12 09:13:48    180s] #Done routing data preparation.
[09/12 09:13:48    180s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.39 (MB), peak = 1912.55 (MB)
[09/12 09:13:48    180s] #Extract in post route mode
[09/12 09:13:48    180s] #
[09/12 09:13:48    180s] #Start tQuantus RC extraction...
[09/12 09:13:48    180s] #Start building rc corner(s)...
[09/12 09:13:48    180s] #Number of RC Corner = 2
[09/12 09:13:48    180s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:13:48    180s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:13:48    180s] #ME1_C -> ME1 (1)
[09/12 09:13:48    180s] #ME2_C -> ME2 (2)
[09/12 09:13:48    180s] #ME3_C -> ME3 (3)
[09/12 09:13:48    180s] #ME4_C -> ME4 (4)
[09/12 09:13:48    180s] #ME5_C -> ME5 (5)
[09/12 09:13:48    180s] #ME6_C -> ME6 (6)
[09/12 09:13:48    180s] #SADV_On
[09/12 09:13:48    180s] # Corner(s) : 
[09/12 09:13:48    180s] #WC_rc [80.00] 
[09/12 09:13:48    180s] #BC_rc [ 0.00]
[09/12 09:13:49    180s] # Corner id: 0
[09/12 09:13:49    180s] # Layout Scale: 1.000000
[09/12 09:13:49    180s] # Has Metal Fill model: yes
[09/12 09:13:49    180s] # Temperature was set
[09/12 09:13:49    180s] # Temperature : 80.000000
[09/12 09:13:49    180s] # Ref. Temp   : 25.000000
[09/12 09:13:49    180s] # Corner id: 1
[09/12 09:13:49    180s] # Layout Scale: 1.000000
[09/12 09:13:49    180s] # Has Metal Fill model: yes
[09/12 09:13:49    180s] # Temperature was set
[09/12 09:13:49    180s] # Temperature : 0.000000
[09/12 09:13:49    180s] # Ref. Temp   : 25.000000
[09/12 09:13:49    180s] #SADV_Off
[09/12 09:13:49    180s] #total pattern=56 [12, 147]
[09/12 09:13:49    180s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[09/12 09:13:49    180s] #found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
[09/12 09:13:49    180s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
[09/12 09:13:49    180s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
[09/12 09:13:49    180s] #number model r/c [2,1] [12,147] read
[09/12 09:13:49    180s] #0 rcmodel(s) requires rebuild
[09/12 09:13:49    180s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 926.33 (MB), peak = 1912.55 (MB)
[09/12 09:13:50    181s] #Start building rc corner(s)...
[09/12 09:13:50    181s] #Number of RC Corner = 2
[09/12 09:13:50    181s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:13:50    181s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:13:50    181s] #ME1_C -> ME1 (1)
[09/12 09:13:50    181s] #ME2_C -> ME2 (2)
[09/12 09:13:50    181s] #ME3_C -> ME3 (3)
[09/12 09:13:50    181s] #ME4_C -> ME4 (4)
[09/12 09:13:50    181s] #ME5_C -> ME5 (5)
[09/12 09:13:50    181s] #ME6_C -> ME6 (6)
[09/12 09:13:50    181s] #SADV_On
[09/12 09:13:50    181s] # Corner(s) : 
[09/12 09:13:50    181s] #WC_rc [80.00] 
[09/12 09:13:50    181s] #BC_rc [ 0.00]
[09/12 09:13:51    182s] # Corner id: 0
[09/12 09:13:51    182s] # Layout Scale: 1.000000
[09/12 09:13:51    182s] # Has Metal Fill model: yes
[09/12 09:13:51    182s] # Temperature was set
[09/12 09:13:51    182s] # Temperature : 80.000000
[09/12 09:13:51    182s] # Ref. Temp   : 25.000000
[09/12 09:13:51    182s] # Corner id: 1
[09/12 09:13:51    182s] # Layout Scale: 1.000000
[09/12 09:13:51    182s] # Has Metal Fill model: yes
[09/12 09:13:51    182s] # Temperature was set
[09/12 09:13:51    182s] # Temperature : 0.000000
[09/12 09:13:51    182s] # Ref. Temp   : 25.000000
[09/12 09:13:51    182s] #SADV_Off
[09/12 09:13:51    182s] #total pattern=56 [12, 147]
[09/12 09:13:51    182s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[09/12 09:13:51    182s] #found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
[09/12 09:13:51    182s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
[09/12 09:13:51    182s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
[09/12 09:13:51    182s] #number model r/c [2,1] [12,147] read
[09/12 09:13:51    182s] #0 rcmodel(s) requires rebuild
[09/12 09:13:51    182s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 935.24 (MB), peak = 1912.55 (MB)
[09/12 09:13:52    183s] #Length limit = 200 pitches
[09/12 09:13:52    183s] #opt mode = 2
[09/12 09:13:52    183s] #Start routing data preparation on Thu Sep 12 09:13:52 2019
[09/12 09:13:52    183s] #
[09/12 09:13:52    183s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:52    183s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:52    183s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:13:52    183s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:52    183s] #Regenerating Ggrids automatically.
[09/12 09:13:52    183s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:52    183s] #Using automatically generated G-grids.
[09/12 09:13:52    183s] #Done routing data preparation.
[09/12 09:13:52    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.92 (MB), peak = 1912.55 (MB)
[09/12 09:13:52    183s] #Start routing data preparation on Thu Sep 12 09:13:52 2019
[09/12 09:13:52    183s] #
[09/12 09:13:52    183s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:13:52    183s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:13:52    183s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:13:52    183s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:13:52    183s] #Regenerating Ggrids automatically.
[09/12 09:13:52    183s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:13:52    183s] #Using automatically generated G-grids.
[09/12 09:13:52    183s] #Done routing data preparation.
[09/12 09:13:52    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.92 (MB), peak = 1912.55 (MB)
[09/12 09:13:52    183s] #
[09/12 09:13:52    183s] #Extract using 30 x 30 Hboxes
[09/12 09:13:52    183s] #Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
[09/12 09:13:52    183s] #Process 0 special clock nets for rc extraction
[09/12 09:13:52    183s] #0 temporary NDR added
[09/12 09:13:52    183s] #Total 1670 nets were built. 18 nodes added to break long wires. 0 net(s) have incomplete routes.
[09/12 09:13:52    184s] #Run Statistics for Extraction:
[09/12 09:13:52    184s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[09/12 09:13:52    184s] #   Increased memory =    21.41 (MB), total memory =   950.32 (MB), peak memory =  1912.55 (MB)
[09/12 09:13:52    184s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.75 (MB), peak = 1912.55 (MB)
[09/12 09:13:52    184s] #RC Statistics: 8126 Res, 4095 Ground Cap, 3751 XCap (Edge to Edge)
[09/12 09:13:53    184s] #RC V/H edge ratio: 0.18, Avg V/H Edge Length: 4113.37 (3105), Avg L-Edge Length: 13185.12 (4496)
[09/12 09:13:53    184s] #Start writing rcdb into /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d
[09/12 09:13:53    184s] #Finish writing rcdb with 9817 nodes, 8147 edges, and 7502 xcaps
[09/12 09:13:53    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.82 (MB), peak = 1912.55 (MB)
[09/12 09:13:53    184s] Restoring parasitic data from file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d' ...
[09/12 09:13:53    184s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d' for reading.
[09/12 09:13:53    184s] Reading RCDB with compressed RC data.
[09/12 09:13:53    184s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d' for content verification.
[09/12 09:13:53    184s] Reading RCDB with compressed RC data.
[09/12 09:13:53    184s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1201.668M)
[09/12 09:13:53    184s] Following multi-corner parasitics specified:
[09/12 09:13:53    184s] 	/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d (rcdb)
[09/12 09:13:53    184s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d' for reading.
[09/12 09:13:53    184s] Reading RCDB with compressed RC data.
[09/12 09:13:53    184s] 		Cell mtm_Alu has rcdb /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d specified
[09/12 09:13:53    184s] Cell mtm_Alu, hinst 
[09/12 09:13:53    184s] processing rcdb (/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_oY6CK1.rcdb.d) for hinst (top) of cell (mtm_Alu);
[09/12 09:13:53    184s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1175.652M)
[09/12 09:13:53    184s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:53    184s] Reading RCDB with compressed RC data.
[09/12 09:13:53    184s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1182.707M)
[09/12 09:13:53    184s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1182.707M)
[09/12 09:13:53    184s] #
[09/12 09:13:53    184s] #Restore RCDB.
[09/12 09:13:53    184s] #
[09/12 09:13:53    184s] #Complete tQuantus RC extraction.
[09/12 09:13:53    184s] #Cpu time = 00:00:04
[09/12 09:13:53    184s] #Elapsed time = 00:00:05
[09/12 09:13:53    184s] #Increased memory = 24.75 (MB)
[09/12 09:13:53    184s] #Total memory = 937.14 (MB)
[09/12 09:13:53    184s] #Peak memory = 1912.55 (MB)
[09/12 09:13:53    184s] #
[09/12 09:13:53    184s] #18 inserted nodes are removed
[09/12 09:13:53    184s] ### export route signature (109) =  368907170
[09/12 09:13:53    184s] **opt_design ... cpu = 0:00:17, real = 0:00:18, mem = 921.4M, totSessionCpu=0:03:04 **
[09/12 09:13:53    184s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:13:53    184s] Begin IPO call back ...
[09/12 09:13:53    184s] End IPO call back ...
[09/12 09:13:53    184s] #################################################################################
[09/12 09:13:53    184s] # Design Stage: PostRoute
[09/12 09:13:53    184s] # Design Name: mtm_Alu
[09/12 09:13:53    184s] # Design Mode: 180nm
[09/12 09:13:53    184s] # Analysis Mode: MMMC OCV 
[09/12 09:13:53    184s] # Parasitics Mode: SPEF/RCDB
[09/12 09:13:53    184s] # Signoff Settings: SI On 
[09/12 09:13:53    184s] #################################################################################
[09/12 09:13:53    184s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:53    184s] Setting infinite Tws ...
[09/12 09:13:53    184s] First Iteration Infinite Tw... 
[09/12 09:13:53    184s] Calculate early delays in OCV mode...
[09/12 09:13:53    184s] Calculate late delays in OCV mode...
[09/12 09:13:53    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1195.3M, InitMEM = 1195.3M)
[09/12 09:13:53    184s] Start delay calculation (fullDC) (1 T). (MEM=1195.34)
[09/12 09:13:53    184s] End AAE Lib Interpolated Model. (MEM=1195.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:53    184s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:53    184s] Reading RCDB with compressed RC data.
[09/12 09:13:53    184s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1197.3M)
[09/12 09:13:53    184s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:54    185s] Total number of fetched objects 1939
[09/12 09:13:54    185s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:54    185s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:13:54    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:54    185s] End delay calculation. (MEM=1234.1 CPU=0:00:00.6 REAL=0:00:01.0)
[09/12 09:13:54    185s] End delay calculation (fullDC). (MEM=1234.1 CPU=0:00:00.8 REAL=0:00:01.0)
[09/12 09:13:54    185s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1234.1M) ***
[09/12 09:13:54    185s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.1M)
[09/12 09:13:54    185s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:13:54    185s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1234.1M)
[09/12 09:13:54    185s] Starting SI iteration 2
[09/12 09:13:54    185s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:54    185s] Calculate early delays in OCV mode...
[09/12 09:13:54    185s] Calculate late delays in OCV mode...
[09/12 09:13:54    185s] Start delay calculation (fullDC) (1 T). (MEM=1242.15)
[09/12 09:13:54    185s] End AAE Lib Interpolated Model. (MEM=1242.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:54    185s] Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 38. 
[09/12 09:13:54    185s] Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 1939. 
[09/12 09:13:54    185s] Total number of fetched objects 1939
[09/12 09:13:54    185s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:54    185s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:13:54    185s] End delay calculation. (MEM=1242.15 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:54    185s] End delay calculation (fullDC). (MEM=1242.15 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:54    185s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1242.1M) ***
[09/12 09:13:54    185s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:06 mem=1242.1M)
[09/12 09:13:54    185s] **opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 962.7M, totSessionCpu=0:03:06 **
[09/12 09:13:54    185s] Executing marking Critical Nets1
[09/12 09:13:54    185s] Latch borrow mode reset to max_borrow
[09/12 09:13:54    185s] Reported timing to dir ./timingReports
[09/12 09:13:54    185s] **opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 962.8M, totSessionCpu=0:03:06 **
[09/12 09:13:54    185s] End AAE Lib Interpolated Model. (MEM=1177.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:54    185s] Begin: glitch net info
[09/12 09:13:54    185s] glitch slack range: number of glitch nets
[09/12 09:13:54    185s] glitch slack < -0.32 : 0
[09/12 09:13:54    185s] -0.32 < glitch slack < -0.28 : 0
[09/12 09:13:54    185s] -0.28 < glitch slack < -0.24 : 0
[09/12 09:13:54    185s] -0.24 < glitch slack < -0.2 : 0
[09/12 09:13:54    185s] -0.2 < glitch slack < -0.16 : 0
[09/12 09:13:54    185s] -0.16 < glitch slack < -0.12 : 0
[09/12 09:13:54    185s] -0.12 < glitch slack < -0.08 : 0
[09/12 09:13:54    185s] -0.08 < glitch slack < -0.04 : 0
[09/12 09:13:54    185s] -0.04 < glitch slack : 0
[09/12 09:13:54    185s] End: glitch net info
[09/12 09:13:54    185s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1234.6M
[09/12 09:13:54    185s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1234.6M
[09/12 09:13:54    185s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1234.6M
[09/12 09:13:54    185s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1234.6M
[09/12 09:13:54    185s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.005, MEM:1234.6M
[09/12 09:13:54    185s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.005, MEM:1234.6M
[09/12 09:13:54    186s] 
[09/12 09:13:54    186s] ------------------------------------------------------------
[09/12 09:13:54    186s]      opt_design Final SI Timing Summary                             
[09/12 09:13:54    186s] ------------------------------------------------------------
[09/12 09:13:54    186s] 
[09/12 09:13:54    186s] Setup views included:
[09/12 09:13:54    186s]  WC_av 
[09/12 09:13:54    186s] 
[09/12 09:13:54    186s] +--------------------+---------+---------+---------+
[09/12 09:13:54    186s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:54    186s] +--------------------+---------+---------+---------+
[09/12 09:13:54    186s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:13:54    186s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:54    186s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:54    186s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:54    186s] +--------------------+---------+---------+---------+
[09/12 09:13:54    186s] 
[09/12 09:13:54    186s] +----------------+-------------------------------+------------------+
[09/12 09:13:54    186s] |                |              Real             |       Total      |
[09/12 09:13:54    186s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:54    186s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:54    186s] +----------------+------------------+------------+------------------+
[09/12 09:13:54    186s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:54    186s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:54    186s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:54    186s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:54    186s] +----------------+------------------+------------+------------------+
[09/12 09:13:54    186s] 
[09/12 09:13:54    186s] Density: 53.206%
[09/12 09:13:54    186s]        (100.000% with Fillers)
[09/12 09:13:54    186s] Total number of glitch violations: 0
[09/12 09:13:54    186s] ------------------------------------------------------------
[09/12 09:13:54    186s] **opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 962.8M, totSessionCpu=0:03:06 **
[09/12 09:13:54    186s]  ReSet Options after AAE Based Opt flow 
[09/12 09:13:54    186s] *** Finished opt_design ***
[09/12 09:13:55    186s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:55    186s] UM:                                       0.000 ns         46.784 ns  final
[09/12 09:13:55    186s] UM: Capturing floorplan image ...
[09/12 09:13:55    186s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:55    186s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:13:55    186s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:55    186s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:13:55    186s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:13:55    186s] [hotspot] +------------+---------------+---------------+
[09/12 09:13:55    186s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:13:55    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:55    186s] UM:         19.52             28          0.000 ns         46.784 ns  opt_design_drv_postroute
[09/12 09:13:55    186s] 
[09/12 09:13:55    186s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.8 real=0:00:19.5)
[09/12 09:13:55    186s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:55    186s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.3 real=0:00:12.0)
[09/12 09:13:55    186s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[09/12 09:13:55    186s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:55    186s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[09/12 09:13:55    186s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[09/12 09:13:55    186s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:55    186s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[09/12 09:13:55    186s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[09/12 09:13:55    186s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:55    186s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:13:55    186s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:55    186s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:13:55    186s] Deleting Lib Analyzer.
[09/12 09:13:55    186s] Info: Destroy the CCOpt slew target map.
[09/12 09:13:55    186s] @file(10_post_route_optimization.tcl) 18: opt_design -post_route -setup -hold -report_prefix 10b_opt_post_route_setup_hold -report_dir $reportDir
[09/12 09:13:55    186s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/12 09:13:55    186s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/12 09:13:55    186s] #spOpts: N=180 
[09/12 09:13:55    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1193.4M
[09/12 09:13:55    186s] Core basic site is CoreSite
[09/12 09:13:55    186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:13:55    186s] Mark StBox On SiteArr starts
[09/12 09:13:55    186s] Mark StBox On SiteArr ends
[09/12 09:13:55    186s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1193.4M
[09/12 09:13:55    186s] #spOpts: N=180 mergeVia=F 
[09/12 09:13:55    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s] Info: 1 threads available for lower-level modules during optimization.
[09/12 09:13:55    186s] GigaOpt running with 1 threads.
[09/12 09:13:55    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1193.4M
[09/12 09:13:55    186s] #spOpts: N=180 mergeVia=F 
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:       Starting CMU at level 4, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.003, MEM:1193.4M
[09/12 09:13:55    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1193.4MB).
[09/12 09:13:55    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1193.4M
[09/12 09:13:55    186s] 
[09/12 09:13:55    186s] Creating Lib Analyzer ...
[09/12 09:13:55    186s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:13:55    186s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:13:55    186s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:13:55    186s] 
[09/12 09:13:55    186s] Creating Lib Analyzer, finished. 
[09/12 09:13:55    186s] Effort level <high> specified for reg2reg path_group
[09/12 09:13:55    186s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 938.4M, totSessionCpu=0:03:07 **
[09/12 09:13:55    186s] #Created 59 library cell signatures
[09/12 09:13:55    186s] #Created 1948 NETS and 0 SPECIALNETS signatures
[09/12 09:13:55    186s] #Created 4741 instance signatures
[09/12 09:13:55    186s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.38 (MB), peak = 1912.55 (MB)
[09/12 09:13:55    186s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.39 (MB), peak = 1912.55 (MB)
[09/12 09:13:55    186s] #spOpts: N=180 
[09/12 09:13:55    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1174.6M
[09/12 09:13:55    186s] Begin checking placement ... (start mem=1174.6M, init mem=1174.6M)
[09/12 09:13:55    186s] *info: Placed = 4741           (Fixed = 10)
[09/12 09:13:55    186s] *info: Unplaced = 0           
[09/12 09:13:55    186s] Placement Density:100.00%(94954/94954)
[09/12 09:13:55    186s] Placement Density (including fixed std cells):100.00%(94954/94954)
[09/12 09:13:55    186s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1174.6M)
[09/12 09:13:55    186s]  Initial DC engine is -> aae
[09/12 09:13:55    186s]  
[09/12 09:13:55    186s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/12 09:13:55    186s]  
[09/12 09:13:55    186s]  
[09/12 09:13:55    186s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/12 09:13:55    186s]  
[09/12 09:13:55    186s] Reset EOS DB
[09/12 09:13:55    186s] Ignoring AAE DB Resetting ...
[09/12 09:13:55    186s]  Set Options for AAE Based Opt flow 
[09/12 09:13:55    186s] *** opt_design -post_route ***
[09/12 09:13:55    186s] DRC Margin: user margin 0.0; extra margin 0
[09/12 09:13:55    186s] Setup Target Slack: user slack 0
[09/12 09:13:55    186s] Hold Target Slack: user slack 0
[09/12 09:13:55    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.003, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.004, MEM:1174.6M
[09/12 09:13:55    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.004, MEM:1174.6M
[09/12 09:13:55    186s] Deleting Cell Server ...
[09/12 09:13:55    186s] Multi-VT timing optimization disabled based on library information.
[09/12 09:13:55    186s] Deleting Lib Analyzer.
[09/12 09:13:55    186s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:13:55    186s] Summary for sequential cells identification: 
[09/12 09:13:55    186s]   Identified SBFF number: 6
[09/12 09:13:55    186s]   Identified MBFF number: 0
[09/12 09:13:55    186s]   Identified SB Latch number: 0
[09/12 09:13:55    186s]   Identified MB Latch number: 0
[09/12 09:13:55    186s]   Not identified SBFF number: 0
[09/12 09:13:55    186s]   Not identified MBFF number: 0
[09/12 09:13:55    186s]   Not identified SB Latch number: 0
[09/12 09:13:55    186s]   Not identified MB Latch number: 0
[09/12 09:13:55    186s]   Number of sequential cells which are not FFs: 1
[09/12 09:13:55    186s] Creating Cell Server, finished. 
[09/12 09:13:55    186s] 
[09/12 09:13:55    186s]  Visiting view : WC_av
[09/12 09:13:55    186s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:13:55    186s]  Visiting view : BC_av
[09/12 09:13:55    186s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:13:55    186s]  Setting StdDelay to 75.30
[09/12 09:13:55    186s] Deleting Cell Server ...
[09/12 09:13:55    186s] ** INFO : this run is activating 'postRoute' automaton
[09/12 09:13:55    186s] Closing parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d'. 1670 times net's RC data read were performed.
[09/12 09:13:55    186s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:55    186s] The design is extracted. Skipping tQuantus.
[09/12 09:13:55    186s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:13:55    186s] Reading RCDB with compressed RC data.
[09/12 09:13:55    186s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1188.6M)
[09/12 09:13:55    186s] Unfixed 0 ViaPillar Nets
[09/12 09:13:55    186s] Deleted 523 physical insts (cell UCL_CAP9 / prefix FILLER).
[09/12 09:13:55    186s] Deleted 119 physical insts (cell UCL_CAP8 / prefix FILLER).
[09/12 09:13:55    186s] Deleted 158 physical insts (cell UCL_CAP7 / prefix FILLER).
[09/12 09:13:55    186s] Deleted 158 physical insts (cell UCL_CAP6 / prefix FILLER).
[09/12 09:13:55    186s] Deleted 206 physical insts (cell UCL_CAP5 / prefix FILLER).
[09/12 09:13:55    186s] Deleted 1971 physical insts (cell UCL_FILL / prefix FILLER).
[09/12 09:13:55    186s] Total physical insts deleted = 3135.
[09/12 09:13:55    186s] End AAE Lib Interpolated Model. (MEM=1188.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:55    186s]  
[09/12 09:13:55    186s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 09:13:55    186s]    ____________________________________________________________________
[09/12 09:13:55    186s] __/ message from Blocking QThread
[09/12 09:13:55    186s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[09/12 09:13:56    186s] #################################################################################
[09/12 09:13:56    186s] # Design Stage: PostRoute
[09/12 09:13:56    186s] # Design Name: mtm_Alu
[09/12 09:13:56    186s] # Design Mode: 180nm
[09/12 09:13:56    186s] # Analysis Mode: MMMC OCV 
[09/12 09:13:56    186s] # Parasitics Mode: SPEF/RCDB
[09/12 09:13:56    186s] # Signoff Settings: SI Off 
[09/12 09:13:56    186s] #################################################################################
[09/12 09:13:56    186s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:56    186s] Calculate late delays in OCV mode...
[09/12 09:13:56    186s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.6M, InitMEM = 0.6M)
[09/12 09:13:56    186s] Start delay calculation (fullDC) (1 T). (MEM=0.632812)
[09/12 09:13:56    186s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:13:55    186s] End AAE Lib Interpolated Model. (MEM=0.632812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:56    186s] Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
[09/12 09:13:56    186s] Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 1928. 
[09/12 09:13:56    186s] Total number of fetched objects 1939
[09/12 09:13:56    186s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:55    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:56    186s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[09/12 09:13:56    186s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[09/12 09:13:55    186s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[09/12 09:13:56    186s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M)
[09/12 09:13:56    186s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[09/12 09:13:56    186s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 19.9M
 
[09/12 09:13:56    186s] _______________________________________________________________________
End AAE Lib Interpolated Model. (MEM=1188.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:56    186s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1245.9M
[09/12 09:13:56    186s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1245.9M
[09/12 09:13:56    186s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1245.9M
[09/12 09:13:56    186s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1245.9M
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] ------------------------------------------------------------
[09/12 09:13:56    187s]      Initial SI Timing Summary                             
[09/12 09:13:56    187s] ------------------------------------------------------------
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] Setup views included:
[09/12 09:13:56    187s]  WC_av 
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] +--------------------+---------+---------+---------+
[09/12 09:13:56    187s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:56    187s] +--------------------+---------+---------+---------+
[09/12 09:13:56    187s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:13:56    187s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:56    187s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:56    187s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:56    187s] +--------------------+---------+---------+---------+
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] +----------------+-------------------------------+------------------+
[09/12 09:13:56    187s] |                |              Real             |       Total      |
[09/12 09:13:56    187s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:56    187s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:56    187s] +----------------+------------------+------------+------------------+
[09/12 09:13:56    187s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:56    187s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:56    187s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:56    187s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:56    187s] +----------------+------------------+------------+------------------+
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] Density: 53.206%
[09/12 09:13:56    187s] Total number of glitch violations: 0
[09/12 09:13:56    187s] ------------------------------------------------------------
[09/12 09:13:56    187s] **opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 930.7M, totSessionCpu=0:03:07 **
[09/12 09:13:56    187s] Setting latch borrow mode to budget during optimization.
[09/12 09:13:56    187s] Info: Done creating the CCOpt slew target map.
[09/12 09:13:56    187s] Glitch fixing enabled
[09/12 09:13:56    187s] Running CCOpt-PRO on entire clock network
[09/12 09:13:56    187s] Net route status summary:
[09/12 09:13:56    187s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:56    187s]   Non-clock:  1937 (unrouted=278, trialRouted=0, noStatus=0, routed=1659, fixed=0, [crossesIlmBoundary=0, tooFewTerms=278, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:56    187s] PRO...
[09/12 09:13:56    187s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/12 09:13:56    187s] Initializing clock structures...
[09/12 09:13:56    187s]   Creating own balancer
[09/12 09:13:56    187s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/12 09:13:56    187s]   Initializing legalizer
[09/12 09:13:56    187s]   Using cell based legalization.
[09/12 09:13:56    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1245.4M
[09/12 09:13:56    187s] #spOpts: N=180 
[09/12 09:13:56    187s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1245.4M
[09/12 09:13:56    187s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1245.4M
[09/12 09:13:56    187s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1245.4M
[09/12 09:13:56    187s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.002, MEM:1245.4M
[09/12 09:13:56    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1245.4MB).
[09/12 09:13:56    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1245.4M
[09/12 09:13:56    187s]   Validating CTS configuration...
[09/12 09:13:56    187s]   Non-default CCOpt properties:
[09/12 09:13:56    187s]   adjacent_rows_legal: 1 (default: false)
[09/12 09:13:56    187s]   allow_non_fterm_identical_swaps: 0 (default: true)
[09/12 09:13:56    187s]   buffer_cells is set for at least one key
[09/12 09:13:56    187s]   cell_density is set for at least one key
[09/12 09:13:56    187s]   clock_nets_detailed_routed: 1 (default: false)
[09/12 09:13:56    187s]   inverter_cells is set for at least one key
[09/12 09:13:56    187s]   long_path_removal_cutoff_id is set for at least one key
[09/12 09:13:56    187s]   preferred_extra_space is set for at least one key
[09/12 09:13:56    187s]   route_type is set for at least one key
[09/12 09:13:56    187s]   source_output_max_trans is set for at least one key
[09/12 09:13:56    187s]   target_insertion_delay is set for at least one key
[09/12 09:13:56    187s]   target_max_trans is set for at least one key
[09/12 09:13:56    187s]   target_skew is set for at least one key
[09/12 09:13:56    187s]   target_skew_wire is set for at least one key
[09/12 09:13:56    187s]   Route type trimming info:
[09/12 09:13:56    187s]     No route type modifications were made.
[09/12 09:13:56    187s]   Library Trimming...
[09/12 09:13:56    187s] Accumulated time to calculate placeable region: 0.01
[09/12 09:13:56    187s] (I)       Initializing Steiner engine. 
[09/12 09:13:56    187s] (I)       Reading DB...
[09/12 09:13:56    187s] (I)       Number of ignored instance 0
[09/12 09:13:56    187s] (I)       numMoveCells=1606, numMacros=0  numPads=4  numMultiRowHeightInsts=0
[09/12 09:13:56    187s] (I)       Identified Clock instances: Flop 269, Clock buffer/inverter 0, Gate 0
[09/12 09:13:56    187s] (I)       before initializing RouteDB syMemory usage = 1248.4 MB
[09/12 09:13:56    187s] (I)       congestionReportName   : 
[09/12 09:13:56    187s] (I)       layerRangeFor2DCongestion : 
[09/12 09:13:56    187s] (I)       buildTerm2TermWires    : 1
[09/12 09:13:56    187s] (I)       doTrackAssignment      : 0
[09/12 09:13:56    187s] (I)       dumpBookshelfFiles     : 0
[09/12 09:13:56    187s] (I)       numThreads             : 1
[09/12 09:13:56    187s] (I)       bufferingAwareRouting  : true
[09/12 09:13:56    187s] (I)       honorPin               : false
[09/12 09:13:56    187s] [NR-eGR] honorMsvRouteConstraint: false
[09/12 09:13:56    187s] (I)       honorPinGuide          : true
[09/12 09:13:56    187s] (I)       honorPartition         : false
[09/12 09:13:56    187s] (I)       allowPartitionCrossover: false
[09/12 09:13:56    187s] (I)       honorSingleEntry       : true
[09/12 09:13:56    187s] (I)       honorSingleEntryStrong : true
[09/12 09:13:56    187s] (I)       handleViaSpacingRule   : false
[09/12 09:13:56    187s] (I)       handleEolSpacingRule   : true
[09/12 09:13:56    187s] (I)       PDConstraint           : none
[09/12 09:13:56    187s] (I)       expBetterNDRHandling   : true
[09/12 09:13:56    187s] (I)       routingEffortLevel     : 3
[09/12 09:13:56    187s] [NR-eGR] honorClockSpecNDR      : 0
[09/12 09:13:56    187s] (I)       effortLevel            : standard
[09/12 09:13:56    187s] (I)       relaxedTopLayerCeiling : 127
[09/12 09:13:56    187s] [NR-eGR] minRouteLayer          : 2
[09/12 09:13:56    187s] [NR-eGR] maxRouteLayer          : 3
[09/12 09:13:56    187s] (I)       relaxedBottomLayerFloor: 2
[09/12 09:13:56    187s] (I)       numRowsPerGCell        : 1
[09/12 09:13:56    187s] (I)       speedUpLargeDesign     : 0
[09/12 09:13:56    187s] (I)       multiThreadingTA       : 1
[09/12 09:13:56    187s] (I)       blkAwareLayerSwitching : 1
[09/12 09:13:56    187s] (I)       optimizationMode       : false
[09/12 09:13:56    187s] (I)       routeSecondPG          : false
[09/12 09:13:56    187s] (I)       scenicRatioForLayerRelax: 0.00
[09/12 09:13:56    187s] (I)       detourLimitForLayerRelax: 0.00
[09/12 09:13:56    187s] (I)       punchThroughDistance   : 2147483647.00
[09/12 09:13:56    187s] (I)       scenicBound            : 1.15
[09/12 09:13:56    187s] (I)       maxScenicToAvoidBlk    : 100.00
[09/12 09:13:56    187s] (I)       source-to-sink ratio   : 0.30
[09/12 09:13:56    187s] (I)       targetCongestionRatioH : 1.00
[09/12 09:13:56    187s] (I)       targetCongestionRatioV : 1.00
[09/12 09:13:56    187s] (I)       layerCongestionRatio   : 1.00
[09/12 09:13:56    187s] (I)       m1CongestionRatio      : 0.10
[09/12 09:13:56    187s] (I)       m2m3CongestionRatio    : 0.70
[09/12 09:13:56    187s] (I)       localRouteEffort       : 1.00
[09/12 09:13:56    187s] (I)       numSitesBlockedByOneVia: 8.00
[09/12 09:13:56    187s] (I)       supplyScaleFactorH     : 1.00
[09/12 09:13:56    187s] (I)       supplyScaleFactorV     : 1.00
[09/12 09:13:56    187s] (I)       highlight3DOverflowFactor: 0.00
[09/12 09:13:56    187s] (I)       doubleCutViaModelingRatio: 0.00
[09/12 09:13:56    187s] (I)       routeVias              : 
[09/12 09:13:56    187s] (I)       readTROption           : true
[09/12 09:13:56    187s] (I)       extraSpacingFactor     : 1.00
[09/12 09:13:56    187s] (I)       routeSelectedNetsOnly  : false
[09/12 09:13:56    187s] [NR-eGR] numTracksPerClockWire  : 0
[09/12 09:13:56    187s] (I)       clkNetUseMaxDemand     : false
[09/12 09:13:56    187s] (I)       extraDemandForClocks   : 0
[09/12 09:13:56    187s] (I)       steinerRemoveLayers    : false
[09/12 09:13:56    187s] (I)       demoteLayerScenicScale : 1.00
[09/12 09:13:56    187s] (I)       nonpreferLayerCostScale : 100.00
[09/12 09:13:56    187s] (I)       similarTopologyRoutingFast : true
[09/12 09:13:56    187s] (I)       spanningTreeRefinement : false
[09/12 09:13:56    187s] (I)       spanningTreeRefinementAlpha : 0.50
[09/12 09:13:56    187s] (I)       starting read tracks
[09/12 09:13:56    187s] (I)       build grid graph
[09/12 09:13:56    187s] (I)       build grid graph start
[09/12 09:13:56    187s] (I)       [09/12 09:13:56    187s] [NR-eGR] Layer1 has no routable track
build grid graph end
[09/12 09:13:56    187s] (I)       [09/12 09:13:56    187s] [NR-eGR] Layer2 has single uniform track structure
[09/12 09:13:56    187s] [NR-eGR] Layer3 has single uniform track structure
numViaLayers=6
[09/12 09:13:56    187s] (I)       Reading via VIA12_HV for layer: 0 
[09/12 09:13:56    187s] (I)       Reading via VIA23_HV for layer: 1 
[09/12 09:13:56    187s] (I)       Reading via VIA34_HV for layer: 2 
[09/12 09:13:56    187s] (I)       Reading via VIA45_HH for layer: 3 
[09/12 09:13:56    187s] (I)       Reading via VIA56_HH for layer: 4 
[09/12 09:13:56    187s] (I)       end build via table
[09/12 09:13:56    187s] (I)       readDataFromPlaceDB
[09/12 09:13:56    187s] [NR-eGR] numRoutingBlks=0 numInstBlks=3177 numPGBlocks=1732 numBumpBlks=0 numBoundaryFakeBlks=0
[09/12 09:13:56    187s] (I)       Read net information..
[09/12 09:13:56    187s] (I)       [09/12 09:13:56    187s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
Read testcase time = 0.000 seconds
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] (I)       read default dcut vias
[09/12 09:13:56    187s] (I)       Reading via VIA12_HH_2CUT_ALT_N for layer: 0 
[09/12 09:13:56    187s] (I)       Reading via VIA23_HH_2CUT_E for layer: 1 
[09/12 09:13:56    187s] (I)       Reading via VIA34_HH_2CUT_E for layer: 2 
[09/12 09:13:56    187s] (I)       Reading via VIA45_HH_2CUT_E for layer: 3 
[09/12 09:13:56    187s] (I)       Reading via VIA56_HH_2CUT_E for layer: 4 
[09/12 09:13:56    187s] (I)       build grid graph start
[09/12 09:13:56    187s] (I)       build grid graph end
[09/12 09:13:56    187s] (I)       Model blockage into capacity
[09/12 09:13:56    187s] (I)       Read numBlocks=5582  numPreroutedWires=0  numCapScreens=0
[09/12 09:13:56    187s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/12 09:13:56    187s] (I)       blocked area on Layer2 : 38223976800  (31.89%)
[09/12 09:13:56    187s] (I)       blocked area on Layer3 : 17144806400  (14.30%)
[09/12 09:13:56    187s] (I)       Modeling time = 0.010 seconds
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] (I)       Moved 0 terms for better access 
[09/12 09:13:56    187s] (I)       Number of ignored nets = 0
[09/12 09:13:56    187s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of clock nets = 0.  Ignored: No
[09/12 09:13:56    187s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of special nets = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/12 09:13:56    187s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/12 09:13:56    187s] (I)       Constructing bin map
[09/12 09:13:56    187s] (I)       Initialize bin information with width=11520 height=11520
[09/12 09:13:56    187s] (I)       Done constructing bin map
[09/12 09:13:56    187s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1248.4 MB
[09/12 09:13:56    187s] (I)       Ndr track 0 does not exist
[09/12 09:13:56    187s] (I)       Layer1  viaCost=200.00
[09/12 09:13:56    187s] (I)       Layer2  viaCost=300.00
[09/12 09:13:56    187s] (I)       ---------------------Grid Graph Info--------------------
[09/12 09:13:56    187s] (I)       routing area        :  (3200, 3200) - (352640, 346240)
[09/12 09:13:56    187s] (I)       core area           :  (20480, 20480) - (331520, 325760)
[09/12 09:13:56    187s] (I)       Site Width          :   720  (dbu)
[09/12 09:13:56    187s] (I)       Row Height          :  5760  (dbu)
[09/12 09:13:56    187s] (I)       GCell Width         :  5760  (dbu)
[09/12 09:13:56    187s] (I)       GCell Height        :  5760  (dbu)
[09/12 09:13:56    187s] (I)       grid                :    61    60     3
[09/12 09:13:56    187s] (I)       vertical capacity   :     0  5760     0
[09/12 09:13:56    187s] (I)       horizontal capacity :     0     0  5760
[09/12 09:13:56    187s] (I)       Default wire width  :   240   280   280
[09/12 09:13:56    187s] (I)       Default wire space  :   240   280   280
[09/12 09:13:56    187s] (I)       Default pitch size  :   480   640   640
[09/12 09:13:56    187s] (I)       First Track Coord   :     0   640   640
[09/12 09:13:56    187s] (I)       Num tracks per GCell: 12.00  9.00  9.00
[09/12 09:13:56    187s] (I)       Total num of tracks :     0   550   540
[09/12 09:13:56    187s] (I)       Num of masks        :     1     1     1
[09/12 09:13:56    187s] (I)       Num of trim masks   :     0     0     0
[09/12 09:13:56    187s] (I)       --------------------------------------------------------
[09/12 09:13:56    187s] 
[09/12 09:13:56    187s] [NR-eGR] ============ Routing rule table ============
[09/12 09:13:56    187s] [NR-eGR] Rule id 0. Nets 0 
[09/12 09:13:56    187s] (I)       NumUsedTracks:  L1=1[09/12 09:13:56    187s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/12 09:13:56    187s] [NR-eGR] Pitch:  L1=480  L2=640  L3=640
  L2=1  L3=1
[09/12 09:13:56    187s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[09/12 09:13:56    187s] [NR-eGR] ========================================
[09/12 09:13:56    187s] [NR-eGR] 
[09/12 09:13:56    187s] (I)       After initializing earlyGlobalRoute syMemory usage = 1248.4 MB
[09/12 09:13:56    187s] (I)       Loading and dumping file time : 0.01 seconds
[09/12 09:13:56    187s] (I)       total 2D Cap : 52337 = (29223 H, 23114 V)
[09/12 09:13:56    187s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] End AAE Lib Interpolated Model. (MEM=1248.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
[09/12 09:13:56    187s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/12 09:13:56    187s] To increase the message display limit, refer to the product command reference manual.
[09/12 09:13:56    187s] Original list had 3 cells:
[09/12 09:13:56    187s]     Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
[09/12 09:13:56    187s] UCL_BUF8_2 UCL_BUF8 UCL_BUF4 
[09/12 09:13:56    187s] New trimmed list has 2 cells:
[09/12 09:13:56    187s] UCL_BUF8_2 UCL_BUF4 
[09/12 09:13:56    187s] Accumulated time to calculate placeable region: 0.01
[09/12 09:13:56    187s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[09/12 09:13:56    187s] Accumulated time to calculate placeable region: 0.01
[09/12 09:13:57    187s]   Library Trimming done.
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
[09/12 09:13:57    187s] Type 'man IMPCCOPT-1041' for more detail.
[09/12 09:13:57    187s]   Clock tree balancer configuration for clock_tree clk:
[09/12 09:13:57    187s]   Non-default CCOpt properties:
[09/12 09:13:57    187s]     cell_density: 1 (default: 0.75)
[09/12 09:13:57    187s]     route_type (leaf): default_route_type_leaf (default: default)
[09/12 09:13:57    187s]     route_type (trunk): default_route_type_nonleaf (default: default)
[09/12 09:13:57    187s]     route_type (top): default_route_type_nonleaf (default: default)
[09/12 09:13:57    187s]   For power domain auto-default:
[09/12 09:13:57    187s]     Buffers:     {UCL_BUF8_2 UCL_BUF4}
[09/12 09:13:57    187s]     Inverters:   UCL_INV4 
[09/12 09:13:57    187s]     Clock gates: 
[09/12 09:13:57    187s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 122098.074um^2
[09/12 09:13:57    187s]   Top Routing info:
[09/12 09:13:57    187s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:57    187s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:57    187s]   Trunk Routing info:
[09/12 09:13:57    187s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:57    187s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:57    187s]   Leaf Routing info:
[09/12 09:13:57    187s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
[09/12 09:13:57    187s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[09/12 09:13:57    187s]   For timing_corner WC_dc:setup, late:
[09/12 09:13:57    187s]     Slew time target (leaf):    0.300ns
[09/12 09:13:57    187s]     Slew time target (trunk):   0.300ns
[09/12 09:13:57    187s]     Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
[09/12 09:13:57    187s]     Buffer unit delay for power domain auto-default:   0.202ns
[09/12 09:13:57    187s]     Buffer max distance for power domain auto-default: 946.924um
[09/12 09:13:57    187s]   Fastest wire driving cells and distances for power domain auto-default:
[09/12 09:13:57    187s]     Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.924um, saturatedSlew=0.251ns, speed=3200.149um per ns, cellArea=96.352um^2 per 1000um}
[09/12 09:13:57    187s]     Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.746um, saturatedSlew=0.247ns, speed=2456.898um per ns, cellArea=77.564um^2 per 1000um}
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Logic Sizing Table:
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   ----------------------------------------------------------
[09/12 09:13:57    187s]   Cell    Instance count    Source    Eligible library cells
[09/12 09:13:57    187s]   ----------------------------------------------------------
[09/12 09:13:57    187s]     (empty table)
[09/12 09:13:57    187s]   ----------------------------------------------------------
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Clock tree balancer configuration for skew_group clk/standard_cm:
[09/12 09:13:57    187s]     Sources:                     pin clk
[09/12 09:13:57    187s]     Total number of sinks:       269
[09/12 09:13:57    187s]     Delay constrained sinks:     269
[09/12 09:13:57    187s]     Non-leaf sinks:              0
[09/12 09:13:57    187s]     Ignore pins:                 0
[09/12 09:13:57    187s]    Timing corner WC_dc:setup.late:
[09/12 09:13:57    187s]     Skew target:                 0.202ns
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s]   Primary reporting skew group is skew_group clk/standard_cm with 269 clock sinks.
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Via Selection for Estimated Routes (rule default):
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   ------------------------------------------------------------
[09/12 09:13:57    187s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/12 09:13:57    187s]   Range                (Ohm)    (fF)     (fs)     Only
[09/12 09:13:57    187s]   ------------------------------------------------------------
[09/12 09:13:57    187s]   M1-M2    VIA12_VH    6.500    0.039    0.253    false
[09/12 09:13:57    187s]   M2-M3    VIA23_VH    6.500    0.038    0.248    false
[09/12 09:13:57    187s]   M3-M4    VIA34_VH    6.500    0.038    0.245    false
[09/12 09:13:57    187s]   M4-M5    VIA45_VH    6.500    0.037    0.241    false
[09/12 09:13:57    187s]   M5-M6    VIA56_VH    6.500    0.103    0.667    false
[09/12 09:13:57    187s]   ------------------------------------------------------------
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   No ideal or dont_touch nets found in the clock tree
[09/12 09:13:57    187s]   Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/12 09:13:57    187s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:57    187s] UM:                                                                   Validating CTS configuration
[09/12 09:13:57    187s]   Reconstructing clock tree datastructures...
[09/12 09:13:57    187s]     Validating CTS configuration...
[09/12 09:13:57    187s]     Non-default CCOpt properties:
[09/12 09:13:57    187s]     adjacent_rows_legal: 1 (default: false)
[09/12 09:13:57    187s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/12 09:13:57    187s]     buffer_cells is set for at least one key
[09/12 09:13:57    187s]     cell_density is set for at least one key
[09/12 09:13:57    187s]     clock_nets_detailed_routed: 1 (default: false)
[09/12 09:13:57    187s]     inverter_cells is set for at least one key
[09/12 09:13:57    187s]     long_path_removal_cutoff_id is set for at least one key
[09/12 09:13:57    187s]     preferred_extra_space is set for at least one key
[09/12 09:13:57    187s]     route_type is set for at least one key
[09/12 09:13:57    187s]     source_output_max_trans is set for at least one key
[09/12 09:13:57    187s]     target_insertion_delay is set for at least one key
[09/12 09:13:57    187s]     target_max_trans is set for at least one key
[09/12 09:13:57    187s]     target_skew is set for at least one key
[09/12 09:13:57    187s]     target_skew_wire is set for at least one key
[09/12 09:13:57    187s]     Route type trimming info:
[09/12 09:13:57    187s]       No route type modifications were made.
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     Logic Sizing Table:
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     ----------------------------------------------------------
[09/12 09:13:57    187s]     Cell    Instance count    Source    Eligible library cells
[09/12 09:13:57    187s]     ----------------------------------------------------------
[09/12 09:13:57    187s]       (empty table)
[09/12 09:13:57    187s]     ----------------------------------------------------------
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     Clock tree balancer configuration for skew_group clk/standard_cm:
[09/12 09:13:57    187s]       Sources:                     pin clk
[09/12 09:13:57    187s]       Total number of sinks:       269
[09/12 09:13:57    187s]       Delay constrained sinks:     269
[09/12 09:13:57    187s]       Non-leaf sinks:              0
[09/12 09:13:57    187s]       Ignore pins:                 0
[09/12 09:13:57    187s]      Timing corner WC_dc:setup.late:
[09/12 09:13:57    187s]       Skew target:                 0.202ns
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/12 09:13:57    187s]     Primary reporting skew group is skew_group clk/standard_cm with 269 clock sinks.
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     Via Selection for Estimated Routes (rule default):
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     ------------------------------------------------------------
[09/12 09:13:57    187s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/12 09:13:57    187s]     Range                (Ohm)    (fF)     (fs)     Only
[09/12 09:13:57    187s]     ------------------------------------------------------------
[09/12 09:13:57    187s]     M1-M2    VIA12_VH    6.500    0.039    0.253    false
[09/12 09:13:57    187s]     M2-M3    VIA23_VH    6.500    0.038    0.248    false
[09/12 09:13:57    187s]     M3-M4    VIA34_VH    6.500    0.038    0.245    false
[09/12 09:13:57    187s]     M4-M5    VIA45_VH    6.500    0.037    0.241    false
[09/12 09:13:57    187s]     M5-M6    VIA56_VH    6.500    0.103    0.667    false
[09/12 09:13:57    187s]     ------------------------------------------------------------
[09/12 09:13:57    187s]     
[09/12 09:13:57    187s]     No ideal or dont_touch nets found in the clock tree
[09/12 09:13:57    187s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:57    187s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:57    187s] UM:                                                                   Validating CTS configuration
[09/12 09:13:57    187s]   Reconstructing clock tree datastructures done.
[09/12 09:13:57    187s] Initializing clock structures done.
[09/12 09:13:57    187s] PRO...
[09/12 09:13:57    187s]   PRO active optimizations:
[09/12 09:13:57    187s]    - DRV fixing with cell sizing
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Detected clock skew data from CTS
[09/12 09:13:57    187s]   Clock DAG stats PRO initial state:
[09/12 09:13:57    187s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:57    187s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:57    187s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:57    187s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:57    187s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.585pF, total=0.679pF
[09/12 09:13:57    187s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:57    187s]   Clock DAG net violations PRO initial state: none
[09/12 09:13:57    187s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/12 09:13:57    187s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:57    187s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:57    187s]   Clock DAG library cell distribution PRO initial state {count}:
[09/12 09:13:57    187s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:57    187s]   Primary reporting skew group PRO initial state:
[09/12 09:13:57    187s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:57    187s]   Skew group summary PRO initial state:
[09/12 09:13:57    187s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:57    187s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:57    187s]   Recomputing CTS skew targets...
[09/12 09:13:57    187s]   Resolving skew group constraints...
[09/12 09:13:57    187s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/12 09:13:57    187s]   Resolving skew group constraints done.
[09/12 09:13:57    187s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:57    187s]   Fixing DRVs...
[09/12 09:13:57    187s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/12 09:13:57    187s]   CCOpt-PRO: considered: 11, tested: 11, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   PRO Statistics: Fix DRVs (cell sizing):
[09/12 09:13:57    187s]   =======================================
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Cell changes by Net Type:
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:57    187s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/12 09:13:57    187s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:57    187s]   top                0            0           0            0                    0                  0
[09/12 09:13:57    187s]   trunk              0            0           0            0                    0                  0
[09/12 09:13:57    187s]   leaf               0            0           0            0                    0                  0
[09/12 09:13:57    187s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:57    187s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[09/12 09:13:57    187s]   ---------------------------------------------------------------------------------------------------------
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/12 09:13:57    187s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/12 09:13:57    187s]   
[09/12 09:13:57    187s]   Clock DAG stats PRO after DRV fixing:
[09/12 09:13:57    187s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:57    187s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:57    187s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:57    187s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:57    187s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.585pF, total=0.679pF
[09/12 09:13:57    187s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:57    187s]   Clock DAG net violations PRO after DRV fixing: none
[09/12 09:13:57    187s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[09/12 09:13:57    187s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:57    187s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:57    187s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[09/12 09:13:57    187s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:57    187s]   Primary reporting skew group PRO after DRV fixing:
[09/12 09:13:57    187s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:57    187s]   Skew group summary PRO after DRV fixing:
[09/12 09:13:57    187s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:57    187s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:57    187s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:57    187s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:57    187s] UM:                                                                   Fixing DRVs
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] Slew Diagnostics: After DRV fixing
[09/12 09:13:57    187s] ==================================
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] Global Causes:
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] -------------------------------------
[09/12 09:13:57    187s] Cause
[09/12 09:13:57    187s] -------------------------------------
[09/12 09:13:57    187s] DRV fixing with buffering is disabled
[09/12 09:13:57    187s] -------------------------------------
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] Top 5 overslews:
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] ---------------------------------
[09/12 09:13:57    187s] Overslew    Causes    Driving Pin
[09/12 09:13:57    187s] ---------------------------------
[09/12 09:13:57    187s]   (empty table)
[09/12 09:13:57    187s] ---------------------------------
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s] Cause    Occurences
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s]   (empty table)
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] Violation diagnostics counts from the 0 nodes that have violations:
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s] Cause    Occurences
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s]   (empty table)
[09/12 09:13:57    187s] -------------------
[09/12 09:13:57    187s] 
[09/12 09:13:57    187s]   Reconnecting optimized routes...
[09/12 09:13:57    187s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:13:57    187s]   Set dirty flag on 0 insts, 0 nets
[09/12 09:13:57    187s] End AAE Lib Interpolated Model. (MEM=1305.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:57    187s]   Clock DAG stats PRO final:
[09/12 09:13:57    187s]     cell counts      : b=10, i=0, icg=0, nicg=0, l=0, total=10
[09/12 09:13:57    187s]     cell areas       : b=912.384um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=912.384um^2
[09/12 09:13:57    187s]     cell capacitance : b=0.131pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.131pF
[09/12 09:13:57    187s]     sink capacitance : count=269, total=1.214pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
[09/12 09:13:57    187s]     wire capacitance : top=0.000pF, trunk=0.093pF, leaf=0.585pF, total=0.679pF
[09/12 09:13:57    187s]     wire lengths     : top=0.000um, trunk=731.460um, leaf=4337.780um, total=5069.240um
[09/12 09:13:57    187s]   Clock DAG net violations PRO final: none
[09/12 09:13:57    187s]   Clock DAG primary half-corner transition distribution PRO final:
[09/12 09:13:57    187s]     Trunk : target=0.300ns count=2 avg=0.237ns sd=0.053ns min=0.200ns max=0.274ns {1 <= 0.240ns, 1 <= 0.300ns}
[09/12 09:13:57    187s]     Leaf  : target=0.300ns count=9 avg=0.283ns sd=0.011ns min=0.270ns max=0.296ns {9 <= 0.300ns}
[09/12 09:13:57    187s]   Clock DAG library cell distribution PRO final {count}:
[09/12 09:13:57    187s]      Bufs: UCL_BUF8_2: 10 
[09/12 09:13:57    187s]   Primary reporting skew group PRO final:
[09/12 09:13:57    187s]     skew_group default.clk/standard_cm: unconstrained
[09/12 09:13:57    187s]   Skew group summary PRO final:
[09/12 09:13:57    187s]     skew_group clk/standard_cm: insertion delay [min=0.549, max=0.569, avg=0.561, sd=0.005], skew [0.021 vs 0.202], 100% {0.549, 0.569} (wid=0.024 ws=0.019) (gid=0.552 gs=0.009)
[09/12 09:13:57    187s]   Clock network insertion delays are now [0.549ns, 0.569ns] average 0.561ns std.dev 0.005ns
[09/12 09:13:57    187s] PRO done.
[09/12 09:13:57    187s] Net route status summary:
[09/12 09:13:57    187s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:57    187s]   Non-clock:  1937 (unrouted=278, trialRouted=0, noStatus=0, routed=1659, fixed=0, [crossesIlmBoundary=0, tooFewTerms=278, (crossesIlmBounday AND tooFewTerms=0)])
[09/12 09:13:57    187s] Updating delays...
[09/12 09:13:57    187s] Updating delays done.
[09/12 09:13:57    187s] PRO done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/12 09:13:57    187s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:13:57    187s] UM:                                                                   PRO
[09/12 09:13:57    187s] **INFO: Start fixing DRV (Mem = 1317.42M) ...
[09/12 09:13:57    187s] Begin: GigaOpt DRV Optimization
[09/12 09:13:57    187s] Glitch fixing enabled
[09/12 09:13:57    187s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:13:57    187s] End AAE Lib Interpolated Model. (MEM=1317.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:57    187s] PhyDesignGrid: maxLocalDensity 0.96
[09/12 09:13:57    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1307.9M
[09/12 09:13:57    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:1307.9M
[09/12 09:13:57    187s] #spOpts: N=180 
[09/12 09:13:57    187s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1307.9M
[09/12 09:13:57    187s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1307.9M
[09/12 09:13:57    187s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.002, MEM:1307.9M
[09/12 09:13:57    187s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.002, MEM:1307.9M
[09/12 09:13:57    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1307.9MB).
[09/12 09:13:57    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1307.9M
[09/12 09:13:57    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1307.9M
[09/12 09:13:57    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1307.9M
[09/12 09:13:57    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1303.9M
[09/12 09:13:57    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1303.9M
[09/12 09:13:57    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1303.9M
[09/12 09:13:57    188s] 
[09/12 09:13:57    188s] Creating Lib Analyzer ...
[09/12 09:13:57    188s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:13:57    188s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:13:57    188s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:13:57    188s] 
[09/12 09:13:58    188s] Creating Lib Analyzer, finished. 
[09/12 09:13:58    188s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/12 09:13:58    188s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:58    188s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/12 09:13:58    188s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:58    188s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/12 09:13:58    188s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:58    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:13:58    188s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    46.78|     0.00|       0|       0|       0|  53.21|          |         |
[09/12 09:13:58    188s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/12 09:13:58    188s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    46.78|     0.00|       0|       0|       0|  53.21| 0:00:00.0|  1418.3M|
[09/12 09:13:58    188s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1418.3M) ***
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] Begin: glitch net info
[09/12 09:13:58    188s] glitch slack range: number of glitch nets
[09/12 09:13:58    188s] glitch slack < -0.32 : 0
[09/12 09:13:58    188s] -0.32 < glitch slack < -0.28 : 0
[09/12 09:13:58    188s] -0.28 < glitch slack < -0.24 : 0
[09/12 09:13:58    188s] -0.24 < glitch slack < -0.2 : 0
[09/12 09:13:58    188s] -0.2 < glitch slack < -0.16 : 0
[09/12 09:13:58    188s] -0.16 < glitch slack < -0.12 : 0
[09/12 09:13:58    188s] -0.12 < glitch slack < -0.08 : 0
[09/12 09:13:58    188s] -0.08 < glitch slack < -0.04 : 0
[09/12 09:13:58    188s] -0.04 < glitch slack : 0
[09/12 09:13:58    188s] End: glitch net info
[09/12 09:13:58    188s] drv optimizer changes nothing and skips refinePlace
[09/12 09:13:58    188s] End: GigaOpt DRV Optimization
[09/12 09:13:58    188s] **opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 961.1M, totSessionCpu=0:03:09 **
[09/12 09:13:58    188s] *info:
[09/12 09:13:58    188s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1276.64M).
[09/12 09:13:58    188s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1276.6M
[09/12 09:13:58    188s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1276.6M
[09/12 09:13:58    188s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1276.6M
[09/12 09:13:58    188s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1276.6M
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] ------------------------------------------------------------
[09/12 09:13:58    188s]      SI Timing Summary (cpu=0.01min real=0.02min mem=1276.6M)                             
[09/12 09:13:58    188s] ------------------------------------------------------------
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] Setup views included:
[09/12 09:13:58    188s]  WC_av 
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] +--------------------+---------+---------+---------+
[09/12 09:13:58    188s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:13:58    188s] +--------------------+---------+---------+---------+
[09/12 09:13:58    188s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:13:58    188s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:13:58    188s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:13:58    188s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:13:58    188s] +--------------------+---------+---------+---------+
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] +----------------+-------------------------------+------------------+
[09/12 09:13:58    188s] |                |              Real             |       Total      |
[09/12 09:13:58    188s] |    DRVs        +------------------+------------+------------------|
[09/12 09:13:58    188s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:13:58    188s] +----------------+------------------+------------+------------------+
[09/12 09:13:58    188s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:58    188s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:13:58    188s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:58    188s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:13:58    188s] +----------------+------------------+------------+------------------+
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] Density: 53.206%
[09/12 09:13:58    188s] Total number of glitch violations: 0
[09/12 09:13:58    188s] ------------------------------------------------------------
[09/12 09:13:58    188s] **opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 961.1M, totSessionCpu=0:03:09 **
[09/12 09:13:58    188s]   DRV Snapshot: (REF)
[09/12 09:13:58    188s]          Tran DRV: 0
[09/12 09:13:58    188s]           Cap DRV: 0
[09/12 09:13:58    188s]        Fanout DRV: 0
[09/12 09:13:58    188s]            Glitch: 0
[09/12 09:13:58    188s] *** Timing Is met
[09/12 09:13:58    188s] *** Check timing (0:00:00.0)
[09/12 09:13:58    188s] *** Setup timing is met (target slack 0ns)
[09/12 09:13:58    188s]   Timing Snapshot: (REF)
[09/12 09:13:58    188s]      Weighted WNS: 0.000
[09/12 09:13:58    188s]       All  PG WNS: 0.000
[09/12 09:13:58    188s]       High PG WNS: 0.000
[09/12 09:13:58    188s]       All  PG TNS: 0.000
[09/12 09:13:58    188s]       High PG TNS: 0.000
[09/12 09:13:58    188s]    Category Slack: { [L, 46.784] [H, 80.907] }
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] *info: All cells identified as Buffer and Delay cells:
[09/12 09:13:58    188s] *info:   with footprint "UCL_BUF16" or "UCL_BUF": 
[09/12 09:13:58    188s] *info: ------------------------------------------------------------------
[09/12 09:13:58    188s] *info: (dly) UCL_BUF8             -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (dly) UCL_BUF16     dont_use  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (dly) UCL_BUF8             -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (dly) UCL_BUF16     dont_use  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF              -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF4             -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF8_2           -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF              -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF4             -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] *info: (buf) UCL_BUF8_2           -  SUSLIB_UCL_FF
[09/12 09:13:58    188s] Deleting Cell Server ...
[09/12 09:13:58    188s] Deleting Lib Analyzer.
[09/12 09:13:58    188s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:13:58    188s] Summary for sequential cells identification: 
[09/12 09:13:58    188s]   Identified SBFF number: 6
[09/12 09:13:58    188s]   Identified MBFF number: 0
[09/12 09:13:58    188s]   Identified SB Latch number: 0
[09/12 09:13:58    188s]   Identified MB Latch number: 0
[09/12 09:13:58    188s]   Not identified SBFF number: 0
[09/12 09:13:58    188s]   Not identified MBFF number: 0
[09/12 09:13:58    188s]   Not identified SB Latch number: 0
[09/12 09:13:58    188s]   Not identified MB Latch number: 0
[09/12 09:13:58    188s]   Number of sequential cells which are not FFs: 1
[09/12 09:13:58    188s] Creating Cell Server, finished. 
[09/12 09:13:58    188s] 
[09/12 09:13:58    188s] Deleting Cell Server ...
[09/12 09:13:58    188s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1267.1M
[09/12 09:13:58    188s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1267.1M
[09/12 09:13:58    188s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1267.1M
[09/12 09:13:58    188s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1267.1M
[09/12 09:13:58    188s] GigaOpt Hold Optimizer is used
[09/12 09:13:58    188s] End AAE Lib Interpolated Model. (MEM=1267.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:58    188s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:09 mem=1267.1M ***
[09/12 09:13:58    188s] End AAE Lib Interpolated Model. (MEM=1267.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:58    188s]  
[09/12 09:13:58    188s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 09:13:58    188s]    ____________________________________________________________________
[09/12 09:13:58    188s] __/ message from Blocking QThread
[09/12 09:13:58    188s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[09/12 09:13:58    188s] Latch borrow mode reset to max_borrow
[09/12 09:13:58    188s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:13:58    188s] Begin IPO call back ...
[09/12 09:13:58    188s] End IPO call back ...
[09/12 09:13:58    188s] #################################################################################
[09/12 09:13:58    188s] # Design Stage: PostRoute
[09/12 09:13:58    188s] # Design Name: mtm_Alu
[09/12 09:13:58    188s] # Design Mode: 180nm
[09/12 09:13:58    188s] # Analysis Mode: MMMC OCV 
[09/12 09:13:58    188s] # Parasitics Mode: SPEF/RCDB
[09/12 09:13:58    188s] # Signoff Settings: SI On 
[09/12 09:13:58    188s] #################################################################################
[09/12 09:13:58    188s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[09/12 09:13:58    188s] First Iteration Infinite Tw... 
[09/12 09:13:58    188s] Calculate late delays in OCV mode...
[09/12 09:13:58    188s] Calculate early delays in OCV mode...
[09/12 09:13:58    188s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/12 09:13:58    188s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/12 09:13:58    188s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:13:58    188s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:59    188s] Total number of fetched objects 1939
[09/12 09:13:59    188s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:59    188s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:13:58    188s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:59    188s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[09/12 09:13:59    188s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[09/12 09:13:58    188s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[09/12 09:13:59    188s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/12 09:13:59    188s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:13:59    188s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/12 09:13:59    188s] 
[09/12 09:13:59    188s] Executing IPO callback for view pruning ..
[09/12 09:13:59    188s] 
[09/12 09:13:59    188s] Active hold views:
[09/12 09:13:59    188s]  BC_av
[09/12 09:13:59    188s]   Dominating endpoints: 0
[09/12 09:13:59    188s]   Dominating TNS: -0.000
[09/12 09:13:59    188s] 
[09/12 09:13:59    188s] Starting SI iteration 2
[09/12 09:13:59    188s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:13:59    188s] Calculate late delays in OCV mode...
[09/12 09:13:59    188s] Calculate early delays in OCV mode...
[09/12 09:13:59    188s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/12 09:13:58    188s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:13:59    188s] Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
[09/12 09:13:59    188s] Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 24. 
[09/12 09:13:59    188s] Total number of fetched objects 1939
[09/12 09:13:59    188s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:13:59    188s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:13:59    188s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:59    188s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:13:58    188s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[09/12 09:13:59    188s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:01.5 mem=0.0M)
[09/12 09:13:59    188s] Done building cte hold timing graph (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:01.5 mem=0.0M ***
[09/12 09:14:00    188s] Timing Data dump into file /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/coe_eosdata_ucOXLF/BC_av.twf, for view: BC_av 
[09/12 09:14:00    188s] 	 Dumping view 1 BC_av 
[09/12 09:14:00    188s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:01.6 mem=0.0M ***
[09/12 09:14:00    188s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.6/0:00:02.0 (0.8), mem = 0.0M
 
[09/12 09:14:00    189s] _______________________________________________________________________
[09/12 09:14:00    189s] Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:03:10 mem=1267.1M ***
*info: category slack lower bound [L 0.0] default
[09/12 09:14:00    189s] *info: category slack lower bound [H 0.0] reg2reg 
[09/12 09:14:00    189s] --------------------------------------------------- 
[09/12 09:14:00    189s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/12 09:14:00    189s] --------------------------------------------------- 
[09/12 09:14:00    189s]          WNS    reg2regWNS
[09/12 09:14:00    189s]    46.784 ns     80.907 ns
[09/12 09:14:00    189s] --------------------------------------------------- 
[09/12 09:14:00    189s] Restoring autoHoldViews:  BC_av
[09/12 09:14:00    189s] Restoring activeHoldViews:  BC_av 
[09/12 09:14:00    189s] Restoring autoViewHoldTargetSlack: 0
[09/12 09:14:00    189s] Loading timing data from /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/coe_eosdata_ucOXLF/BC_av.twf 
[09/12 09:14:00    189s] 	 Loading view 1 BC_av 
[09/12 09:14:00    189s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1267.1M
[09/12 09:14:00    189s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1267.1M
[09/12 09:14:00    189s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1267.1M
[09/12 09:14:00    189s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1267.1M
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] ------------------------------------------------------------
[09/12 09:14:00    189s]              Initial Summary                             
[09/12 09:14:00    189s] ------------------------------------------------------------
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] Setup views included:
[09/12 09:14:00    189s]  WC_av
[09/12 09:14:00    189s] Hold  views included:
[09/12 09:14:00    189s]  BC_av
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:14:00    189s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:14:00    189s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:14:00    189s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] |     Hold mode      |   all   | reg2reg | default |
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] |           WNS (ns):|  0.198  |  0.198  | 49.956  |
[09/12 09:14:00    189s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:14:00    189s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:14:00    189s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:14:00    189s] +--------------------+---------+---------+---------+
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] +----------------+-------------------------------+------------------+
[09/12 09:14:00    189s] |                |              Real             |       Total      |
[09/12 09:14:00    189s] |    DRVs        +------------------+------------+------------------|
[09/12 09:14:00    189s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:14:00    189s] +----------------+------------------+------------+------------------+
[09/12 09:14:00    189s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:00    189s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:00    189s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:00    189s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:00    189s] +----------------+------------------+------------+------------------+
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] Density: 53.206%
[09/12 09:14:00    189s] Total number of glitch violations: 0
[09/12 09:14:00    189s] ------------------------------------------------------------
[09/12 09:14:00    189s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:14:00    189s] Summary for sequential cells identification: 
[09/12 09:14:00    189s]   Identified SBFF number: 6
[09/12 09:14:00    189s]   Identified MBFF number: 0
[09/12 09:14:00    189s]   Identified SB Latch number: 0
[09/12 09:14:00    189s]   Identified MB Latch number: 0
[09/12 09:14:00    189s]   Not identified SBFF number: 0
[09/12 09:14:00    189s]   Not identified MBFF number: 0
[09/12 09:14:00    189s]   Not identified SB Latch number: 0
[09/12 09:14:00    189s]   Not identified MB Latch number: 0
[09/12 09:14:00    189s]   Number of sequential cells which are not FFs: 1
[09/12 09:14:00    189s] Creating Cell Server, finished. 
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] Deleting Cell Server ...
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s] Creating Lib Analyzer ...
[09/12 09:14:00    189s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:14:00    189s] Summary for sequential cells identification: 
[09/12 09:14:00    189s]   Identified SBFF number: 6
[09/12 09:14:00    189s]   Identified MBFF number: 0
[09/12 09:14:00    189s]   Identified SB Latch number: 0
[09/12 09:14:00    189s]   Identified MB Latch number: 0
[09/12 09:14:00    189s]   Not identified SBFF number: 0
[09/12 09:14:00    189s]   Not identified MBFF number: 0
[09/12 09:14:00    189s]   Not identified SB Latch number: 0
[09/12 09:14:00    189s]   Not identified MB Latch number: 0
[09/12 09:14:00    189s]   Number of sequential cells which are not FFs: 1
[09/12 09:14:00    189s] Creating Cell Server, finished. 
[09/12 09:14:00    189s] 
[09/12 09:14:00    189s]  Visiting view : WC_av
[09/12 09:14:00    189s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:14:00    189s]  Visiting view : BC_av
[09/12 09:14:00    189s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:14:00    189s]  Setting StdDelay to 75.30
[09/12 09:14:00    189s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:14:00    189s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:14:00    189s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:14:00    189s] 
[09/12 09:14:00    190s] Creating Lib Analyzer, finished. 
[09/12 09:14:00    190s] Footprint list for hold buffering (delay unit: ps)
[09/12 09:14:00    190s] =================================================================
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] *Info: minBufDelay = 149.9 ps, libStdDelay = 75.3 ps, minBufSize = 24883200 (6.0)
[09/12 09:14:00    190s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/12 09:14:00    190s] ------------------------------------------------------------------
[09/12 09:14:00    190s] *Info:       80.1       1.87    6.0  21.23 UCL_BUF (EIN,AUS)
[09/12 09:14:00    190s] *Info: worst delay setup view: WC_av
[09/12 09:14:00    190s] *Info:       95.7       1.86   10.0  10.81 UCL_BUF4 (EIN,AUS)
[09/12 09:14:00    190s] *Info:       90.1       1.88   22.0   5.48 UCL_BUF8_2 (EIN,AUS)
[09/12 09:14:00    190s] *Info:      166.0       1.87   26.0   5.50 UCL_BUF8 (EIN,AUS)
[09/12 09:14:00    190s] =================================================================
[09/12 09:14:00    190s] **opt_design ... cpu = 0:00:03, real = 0:00:05, mem = 958.8M, totSessionCpu=0:03:10 **
[09/12 09:14:00    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1209.9M
[09/12 09:14:00    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1209.9M
[09/12 09:14:00    190s] gigaOpt Hold fixing search radius: 230.400000 Microns (40 stdCellHgt)
[09/12 09:14:00    190s] gigaOpt Hold fixing search radius on new term: 28.800000 Microns (5 stdCellHgt)
[09/12 09:14:00    190s] *info: Run opt_design holdfix with 1 thread.
[09/12 09:14:00    190s] Info: 11 clock nets excluded from IPO operation.
[09/12 09:14:00    190s] --------------------------------------------------- 
[09/12 09:14:00    190s]    Hold Timing Summary  - Initial 
[09/12 09:14:00    190s] --------------------------------------------------- 
[09/12 09:14:00    190s]  Target slack:       0.0000 ns
[09/12 09:14:00    190s]  View: BC_av 
[09/12 09:14:00    190s]    WNS:       0.1984
[09/12 09:14:00    190s]    TNS:       0.0000
[09/12 09:14:00    190s]    VP :            0
[09/12 09:14:00    190s]    Worst hold path end point: u_mtm_Alu_deserializer/packet_reg[9]/D 
[09/12 09:14:00    190s] --------------------------------------------------- 
[09/12 09:14:00    190s]    Setup Timing Summary  - Initial 
[09/12 09:14:00    190s] --------------------------------------------------- 
[09/12 09:14:00    190s]  Target slack: 0.000 ns
[09/12 09:14:00    190s]  View: WC_av 
[09/12 09:14:00    190s]    WNS:      46.7836
[09/12 09:14:00    190s]    TNS:       0.0000
[09/12 09:14:00    190s]    VP :            0
[09/12 09:14:00    190s]    Worst setup path end point:u_mtm_Alu_serializer/bit_counter_reg[5]/D 
[09/12 09:14:00    190s] --------------------------------------------------- 
[09/12 09:14:00    190s] *** Hold timing is met. Hold fixing is not needed 
[09/12 09:14:00    190s] **INFO: total 0 insts, 0 nets marked don't touch
[09/12 09:14:00    190s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[09/12 09:14:00    190s] **INFO: total 0 insts, 0 nets unmarked don't touch
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Deleting Cell Server ...
[09/12 09:14:00    190s] Deleting Lib Analyzer.
[09/12 09:14:00    190s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:14:00    190s] Summary for sequential cells identification: 
[09/12 09:14:00    190s]   Identified SBFF number: 6
[09/12 09:14:00    190s]   Identified MBFF number: 0
[09/12 09:14:00    190s]   Identified SB Latch number: 0
[09/12 09:14:00    190s]   Identified MB Latch number: 0
[09/12 09:14:00    190s]   Not identified SBFF number: 0
[09/12 09:14:00    190s]   Not identified MBFF number: 0
[09/12 09:14:00    190s]   Not identified SB Latch number: 0
[09/12 09:14:00    190s]   Not identified MB Latch number: 0
[09/12 09:14:00    190s]   Number of sequential cells which are not FFs: 1
[09/12 09:14:00    190s] Creating Cell Server, finished. 
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s]  Visiting view : WC_av
[09/12 09:14:00    190s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:14:00    190s]  Visiting view : BC_av
[09/12 09:14:00    190s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:14:00    190s]  Setting StdDelay to 75.30
[09/12 09:14:00    190s] Deleting Cell Server ...
[09/12 09:14:00    190s] UM: Capturing floorplan image ...
[09/12 09:14:00    190s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:00    190s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:14:00    190s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:00    190s] [hotspot] | normalized |[09/12 09:14:00    190s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
          6.00 |         24.00 |
[09/12 09:14:00    190s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:00    190s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:14:00    190s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:14:00    190s] UM:                                       0.000 ns         46.784 ns  postroute.hold
[09/12 09:14:00    190s] Running postRoute recovery in preEcoRoute mode
[09/12 09:14:00    190s] **opt_design ... cpu = 0:00:03, real = 0:00:05, mem = 953.0M, totSessionCpu=0:03:10 **
[09/12 09:14:00    190s]   DRV Snapshot: (TGT)
[09/12 09:14:00    190s]          Tran DRV: 0
[09/12 09:14:00    190s]           Cap DRV: 0
[09/12 09:14:00    190s]        Fanout DRV: 0
[09/12 09:14:00    190s]            Glitch: 0
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Creating Lib Analyzer ...
[09/12 09:14:00    190s] Creating Cell Server ...(0, 0, 0, 0)
[09/12 09:14:00    190s] Summary for sequential cells identification: 
[09/12 09:14:00    190s]   Identified SBFF number: 6
[09/12 09:14:00    190s]   Identified MBFF number: 0
[09/12 09:14:00    190s]   Identified SB Latch number: 0
[09/12 09:14:00    190s]   Identified MB Latch number: 0
[09/12 09:14:00    190s]   Not identified SBFF number: 0
[09/12 09:14:00    190s]   Not identified MBFF number: 0
[09/12 09:14:00    190s]   Not identified SB Latch number: 0
[09/12 09:14:00    190s]   Not identified MB Latch number: 0
[09/12 09:14:00    190s]   Number of sequential cells which are not FFs: 1
[09/12 09:14:00    190s] Creating Cell Server, finished. 
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s]  Visiting view : WC_av
[09/12 09:14:00    190s]    : PowerDomain = none : Weighted F : unweighted  = 75.30 (1.000)
[09/12 09:14:00    190s]  Visiting view : BC_av
[09/12 09:14:00    190s]    : PowerDomain = none : Weighted F : unweighted  = 39.20 (1.000)
[09/12 09:14:00    190s]  Setting StdDelay to 75.30
[09/12 09:14:00    190s] Total number of usable buffers from Lib Analyzer: 3 ( UCL_BUF UCL_BUF4 UCL_BUF8_2)
[09/12 09:14:00    190s] Total number of usable inverters from Lib Analyzer: 3 ( UCL_INV UCL_INV2 UCL_INV4)
[09/12 09:14:00    190s] Total number of usable delay cells from Lib Analyzer: 1 ( UCL_BUF8)
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Creating Lib Analyzer, finished. 
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Recovery Manager:
[09/12 09:14:00    190s] Checking DRV degradation...
[09/12 09:14:00    190s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:14:00    190s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:14:00    190s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:14:00    190s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/12 09:14:00    190s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1209.87M, totSessionCpu=0:03:10).
[09/12 09:14:00    190s] **opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 957.0M, totSessionCpu=0:03:10 **
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s]   Timing/DRV Snapshot: (REF)
[09/12 09:14:00    190s]      Weighted WNS: 0.000
[09/12 09:14:00    190s]       All  PG WNS: 0.000
[09/12 09:14:00    190s]       High PG WNS: 0.000
[09/12 09:14:00    190s]       All  PG TNS: 0.000
[09/12 09:14:00    190s]       High PG TNS: 0.000
[09/12 09:14:00    190s]          Tran DRV: 0
[09/12 09:14:00    190s]           Cap DRV: 0
[09/12 09:14:00    190s]        Fanout DRV: 0
[09/12 09:14:00    190s]            Glitch: 0
[09/12 09:14:00    190s]    Category Slack: { [L, 46.784] [H, 80.907] }
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[09/12 09:14:00    190s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[09/12 09:14:00    190s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1209.9M
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] ------------------------------------------------------------
[09/12 09:14:00    190s]         Pre-ecoRoute Summary                             
[09/12 09:14:00    190s] ------------------------------------------------------------
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Setup views included:
[09/12 09:14:00    190s]  WC_av 
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] +--------------------+---------+---------+---------+
[09/12 09:14:00    190s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:14:00    190s] +--------------------+---------+---------+---------+
[09/12 09:14:00    190s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:14:00    190s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:14:00    190s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:14:00    190s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:14:00    190s] +--------------------+---------+---------+---------+
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] +----------------+-------------------------------+------------------+
[09/12 09:14:00    190s] |                |              Real             |       Total      |
[09/12 09:14:00    190s] |    DRVs        +------------------+------------+------------------|
[09/12 09:14:00    190s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:14:00    190s] +----------------+------------------+------------+------------------+
[09/12 09:14:00    190s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:00    190s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:00    190s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:00    190s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:00    190s] +----------------+------------------+------------+------------------+
[09/12 09:14:00    190s] 
[09/12 09:14:00    190s] Density: 53.206%
[09/12 09:14:00    190s] Total number of glitch violations: 0
[09/12 09:14:00    190s] ------------------------------------------------------------
[09/12 09:14:00    190s] **opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 957.0M, totSessionCpu=0:03:11 **
[09/12 09:14:00    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1209.9M
[09/12 09:14:00    190s] #spOpts: N=180 
[09/12 09:14:00    190s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1209.9MB).
[09/12 09:14:00    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF: Starting RefinePlace at level 1, MEM:1209.9M
[09/12 09:14:00    190s] *** Starting place_detail (0:03:11 mem=1209.9M) ***
[09/12 09:14:00    190s] Total net bbox length = 6.391e+04 (3.106e+04 3.285e+04) (ext = 3.487e+02)
[09/12 09:14:00    190s] Starting refinePlace ...
[09/12 09:14:00    190s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:14:00    190s] Density distribution unevenness ratio = 8.882%
[09/12 09:14:00    190s]   Spread Effort: high, post-route mode, useDDP on.
[09/12 09:14:00    190s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1209.9MB) @(0:03:11 - 0:03:11).
[09/12 09:14:00    190s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:14:00    190s] wireLenOptFixPriorityInst 269 inst fixed
[09/12 09:14:00    190s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:14:00    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1209.9MB) @(0:03:11 - 0:03:11).
[09/12 09:14:00    190s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/12 09:14:00    190s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.9MB
[09/12 09:14:00    190s] Statistics of distance of Instance movement in refine placement:
[09/12 09:14:00    190s]   maximum (X+Y) =         0.00 um
[09/12 09:14:00    190s]   mean    (X+Y) =         0.00 um
[09/12 09:14:00    190s] Total instances moved : 0
[09/12 09:14:00    190s] Summary Report:
[09/12 09:14:00    190s] Instances move: 0 (out of 1596 movable)
[09/12 09:14:00    190s] Instances flipped: 0
[09/12 09:14:00    190s] Mean displacement: 0.00 um
[09/12 09:14:00    190s] Max displacement: 0.00 um 
[09/12 09:14:00    190s] Total net bbox length = 6.391e+04 (3.106e+04 3.285e+04) (ext = 3.487e+02)
[09/12 09:14:00    190s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.9MB
[09/12 09:14:00    190s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1209.9MB) @(0:03:11 - 0:03:11).
[09/12 09:14:00    190s] *** Finished place_detail (0:03:11 mem=1209.9M) ***
[09/12 09:14:00    190s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.026, MEM:1209.9M
[09/12 09:14:00    190s] #spOpts: N=180 
[09/12 09:14:00    190s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.002, MEM:1209.9M
[09/12 09:14:00    190s] default core: bins with density >  0.75 =    0 % ( 0 / 36 )
[09/12 09:14:00    190s] Density distribution unevenness ratio = 8.991%
[09/12 09:14:00    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1209.9M
[09/12 09:14:00    190s] #spOpts: N=180 
[09/12 09:14:00    190s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1209.9M
[09/12 09:14:00    190s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1209.9M
[09/12 09:14:00    190s] Core basic site is CoreSite
[09/12 09:14:00    190s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/12 09:14:00    190s] Mark StBox On SiteArr starts
[09/12 09:14:01    190s] Mark StBox On SiteArr ends
[09/12 09:14:01    190s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.020, REAL:0.015, MEM:1209.9M
[09/12 09:14:01    190s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.016, MEM:1209.9M
[09/12 09:14:01    190s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.017, MEM:1209.9M
[09/12 09:14:01    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1209.9MB).
[09/12 09:14:01    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1209.9M
[09/12 09:14:01    190s]   Signal wire search tree: 37111 elements. (cpu=0:00:00.0, mem=0.0M)
[09/12 09:14:01    190s] For 3135 new insts, 3135 new pwr-pin connections were made to global net 'vddd'.
[09/12 09:14:01    190s] 3135 new gnd-pin connections were made to global net 'gndd'.
[09/12 09:14:01    190s] 3135 new pwr-pin connections were made to global net 'vddb'.
[09/12 09:14:01    190s] 3135 new gnd-pin connections were made to global net 'gndb'.
[09/12 09:14:01    190s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[09/12 09:14:01    190s] *INFO: Adding fillers to top-module.
[09/12 09:14:01    190s] *INFO:   Added 523 filler insts (cell UCL_CAP9 / prefix FILLER).
[09/12 09:14:01    190s] *INFO:   Added 119 filler insts (cell UCL_CAP8 / prefix FILLER).
[09/12 09:14:01    190s] *INFO:   Added 158 filler insts (cell UCL_CAP7 / prefix FILLER).
[09/12 09:14:01    190s] *INFO:   Added 158 filler insts (cell UCL_CAP6 / prefix FILLER).
[09/12 09:14:01    190s] *INFO:   Added 206 filler insts (cell UCL_CAP5 / prefix FILLER).
[09/12 09:14:01    190s] *INFO:   Added 1971 filler insts (cell UCL_FILL / prefix FILLER).
[09/12 09:14:01    190s] *INFO: Total 3135 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/12 09:14:01    190s] For 0 new insts, *** Applied 0 GNC rules.
[09/12 09:14:01    190s] -routeWithEco false                       # bool, default=false
[09/12 09:14:01    190s] -routeWithEco true                        # bool, default=false, user setting
[09/12 09:14:01    190s] -routeSelectedNetOnly false               # bool, default=false
[09/12 09:14:01    190s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/12 09:14:01    190s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/12 09:14:01    190s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/12 09:14:01    190s] 
[09/12 09:14:01    190s] route_global_detail
[09/12 09:14:01    190s] 
[09/12 09:14:01    190s] #set_db route_design_detail_post_route_spread_wire "auto"
[09/12 09:14:01    190s] #set_db route_design_detail_post_route_swap_via "multiCut"
[09/12 09:14:01    190s] #set_db route_design_top_routing_layer 3
[09/12 09:14:01    190s] #set_db route_design_with_eco true
[09/12 09:14:01    190s] #set_db route_design_with_si_driven false
[09/12 09:14:01    190s] #set_db route_design_with_timing_driven false
[09/12 09:14:01    190s] #set_db route_design_with_via_in_pin "1:1"
[09/12 09:14:01    190s] #set_db route_design_with_via_only_for_lib_cell_pin "1:1"
[09/12 09:14:01    190s] #Start route_global_detail on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] Closing parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_kgNI9m.rcdb.d/mtm_Alu.rcdb.d'. 302 times net's RC data read were performed.
[09/12 09:14:01    190s] ### Net info: total nets: 1948
[09/12 09:14:01    190s] ### Net info: dirty nets: 0
[09/12 09:14:01    190s] ### Net info: marked as disconnected nets: 0
[09/12 09:14:01    190s] ### Net info: fully routed nets: 1670
[09/12 09:14:01    190s] ### Net info: trivial (single pin) nets: 0
[09/12 09:14:01    190s] ### Net info: unrouted nets: 278
[09/12 09:14:01    190s] ### Net info: re-extraction nets: 0
[09/12 09:14:01    190s] ### Net info: ignored nets: 0
[09/12 09:14:01    190s] ### Net info: skip routing nets: 0
[09/12 09:14:01    190s] ### import route signature (110) = 1425100397
[09/12 09:14:01    190s] ### import violation signature (103) = 1905142130
[09/12 09:14:01    190s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:14:01    190s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[09/12 09:14:01    190s] #RTESIG:78da8d935d4fc2301486bdf6579c0c2e3091ad675db7ce3b453424a848442f9b0185346c
[09/12 09:14:01    190s] #       edb2756afcf54e943b59e9d59b9cb7cff96a7bfdd7f11c3c4c7ca4c39aa45c203cce9113
[09/12 09:14:01    190s] #       c464883109034c441b5adc78e7bdfed3ec05490ae893fd81c1263799bd84a69615d4d25a
[09/12 09:14:01    190s] #       a5b717bfbe2866e0658d351e0c6a5bb58123b618bca2c9ad1a35d6614d29d8aa9130581a
[09/12 09:14:01    190s] #       93ff6b8913025eb5128559cbdc5f2add4d8c39854d96d75dc88451f0025b9481d2dabc37
[09/12 09:14:01    190s] #       b5b0b22805724e2911ab6c2df54a86188af24bc93663bd53e261f2f9fc761fe84c9bca34
[09/12 09:14:01    190s] #       568af6bae0ea6377ab03dfaaa2a58b4a96a6b2e8afbb4b4c398384f9d4396f2451ec6c06
[09/12 09:14:01    190s] #       6918b9668894c54e4f44dab5dd4da6d3f1bcbb7e8c68bb92c5682a46d7b314fe043f88e4
[09/12 09:14:01    190s] #       20e283607bf1837682d1dd2f430a14064a5bb995d5114fe87c57c8687842321a9d0062a7
[09/12 09:14:01    190s] #       8078fb25afd031011661b7edec1b96292e05
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Loading the last recorded routing design signature
[09/12 09:14:01    190s] #No placement changes detected since last routing
[09/12 09:14:01    190s] #RTESIG:78da8d935d4fc2301486bdf6579c0c2e3091ad675db7ce3b453424a848442f9b0185346c
[09/12 09:14:01    190s] #       edb2756afcf54e943b59e9d59b9cb7cff96a7bfdd7f11c3c4c7ca4c39aa45c203cce9113
[09/12 09:14:01    190s] #       c464883109034c441b5adc78e7bdfed3ec05490ae893fd81c1263799bd84a69615d4d25a
[09/12 09:14:01    190s] #       a5b717bfbe2866e0658d351e0c6a5bb58123b618bca2c9ad1a35d6614d29d8aa9130581a
[09/12 09:14:01    190s] #       93ff6b8913025eb5128559cbdc5f2add4d8c39854d96d75dc88451f0025b9481d2dabc37
[09/12 09:14:01    190s] #       b5b0b22805724e2911ab6c2df54a86188af24bc93663bd53e261f2f9fc761fe84c9bca34
[09/12 09:14:01    190s] #       568af6bae0ea6377ab03dfaaa2a58b4a96a6b2e8afbb4b4c398384f9d4396f2451ec6c06
[09/12 09:14:01    190s] #       6918b9668894c54e4f44dab5dd4da6d3f1bcbb7e8c68bb92c5682a46d7b314fe043f88e4
[09/12 09:14:01    190s] #       20e283607bf1837682d1dd2f430a14064a5bb995d5114fe87c57c8687842321a9d0062a7
[09/12 09:14:01    190s] #       8078fb25afd031011661b7edec1b96292e05
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Start routing data preparation on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:14:01    190s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:14:01    190s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:14:01    190s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:14:01    190s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:14:01    190s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    190s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    190s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    190s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    190s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:14:01    190s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:14:01    190s] #Regenerating Ggrids automatically.
[09/12 09:14:01    190s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:14:01    190s] #Using automatically generated G-grids.
[09/12 09:14:01    190s] #Done routing data preparation.
[09/12 09:14:01    190s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.65 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    190s] #Merging special wires...
[09/12 09:14:01    190s] #Found 0 nets for post-route si or timing fixing.
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Finished routing data preparation on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Cpu time = 00:00:00
[09/12 09:14:01    190s] #Elapsed time = 00:00:00
[09/12 09:14:01    190s] #Increased memory = 3.96 (MB)
[09/12 09:14:01    190s] #Total memory = 961.65 (MB)
[09/12 09:14:01    190s] #Peak memory = 1912.55 (MB)
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #Start global routing on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    190s] #
[09/12 09:14:01    190s] #WARNING (NRGR-22) Design is already detail routed.
[09/12 09:14:01    190s] ### route signature (113) = 1721984682
[09/12 09:14:01    190s] ### violation signature (106) = 1905142130
[09/12 09:14:01    190s] ### route signature (116) = 1038153665
[09/12 09:14:01    190s] ### violation signature (109) = 1905142130
[09/12 09:14:01    190s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/12 09:14:01    190s] #Cpu time = 00:00:00
[09/12 09:14:01    190s] #Elapsed time = 00:00:00
[09/12 09:14:01    190s] #Increased memory = 3.96 (MB)
[09/12 09:14:01    190s] #Total memory = 961.65 (MB)
[09/12 09:14:01    190s] #Peak memory = 1912.55 (MB)
[09/12 09:14:01    190s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Start Detail Routing..
[09/12 09:14:01    191s] #start initial detail routing ...
[09/12 09:14:01    191s] ### For initial detail routing, marked 1670 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[09/12 09:14:01    191s] #   number of violations = 0
[09/12 09:14:01    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.62 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] #start 1st optimization iteration ...
[09/12 09:14:01    191s] #   number of violations = 0
[09/12 09:14:01    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.62 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] #Complete Detail Routing.
[09/12 09:14:01    191s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:14:01    191s] #Total wire length = 86956 um.
[09/12 09:14:01    191s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:14:01    191s] #Total number of vias = 10743
[09/12 09:14:01    191s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:14:01    191s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:14:01    191s] #Up-Via Summary (total 10743):
[09/12 09:14:01    191s] #                   single-cut          multi-cut      Total
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:14:01    191s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Total number of DRC violations = 0
[09/12 09:14:01    191s] ### route signature (121) = 1038153665
[09/12 09:14:01    191s] ### violation signature (114) = 1905142130
[09/12 09:14:01    191s] #Cpu time = 00:00:00
[09/12 09:14:01    191s] #Elapsed time = 00:00:00
[09/12 09:14:01    191s] #Increased memory = 0.00 (MB)
[09/12 09:14:01    191s] #Total memory = 961.65 (MB)
[09/12 09:14:01    191s] #Peak memory = 1912.55 (MB)
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #start routing for process antenna violation fix ...
[09/12 09:14:01    191s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:14:01    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.62 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:14:01    191s] #Total wire length = 86956 um.
[09/12 09:14:01    191s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:14:01    191s] #Total number of vias = 10743
[09/12 09:14:01    191s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:14:01    191s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:14:01    191s] #Up-Via Summary (total 10743):
[09/12 09:14:01    191s] #                   single-cut          multi-cut      Total
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:14:01    191s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Total number of DRC violations = 0
[09/12 09:14:01    191s] #Total number of net violated process antenna rule = 0
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] ### route signature (124) = 1038153665
[09/12 09:14:01    191s] ### violation signature (117) = 1905142130
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:14:01    191s] #Total wire length = 86956 um.
[09/12 09:14:01    191s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:14:01    191s] #Total number of vias = 10743
[09/12 09:14:01    191s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:14:01    191s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:14:01    191s] #Up-Via Summary (total 10743):
[09/12 09:14:01    191s] #                   single-cut          multi-cut      Total
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:14:01    191s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Total number of DRC violations = 0
[09/12 09:14:01    191s] #Total number of net violated process antenna rule = 0
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] ### max drc and si pitch = 1880 (   1.880 um) MT-safe pitch = 1840 (   1.840 um) patch pitch = 4040 (   4.040 um)
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Start Post Route via swapping...
[09/12 09:14:01    191s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[09/12 09:14:01    191s] #   number of violations = 0
[09/12 09:14:01    191s] #cpu time = 00:03:10, elapsed time = 435631:14:02, memory = 961.65 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] #CELL_VIEW mtm_Alu,init has no DRC violation.
[09/12 09:14:01    191s] #Total number of DRC violations = 0
[09/12 09:14:01    191s] #Total number of net violated process antenna rule = 0
[09/12 09:14:01    191s] #No via is swapped.
[09/12 09:14:01    191s] #Post Route via swapping is done.
[09/12 09:14:01    191s] #Total number of nets with non-default rule or having extra spacing = 11
[09/12 09:14:01    191s] #Total wire length = 86956 um.
[09/12 09:14:01    191s] #Total half perimeter of net bounding box = 68923 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME1 = 205 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME2 = 45266 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME3 = 41485 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME4 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME5 = 0 um.
[09/12 09:14:01    191s] #Total wire length on LAYER ME6 = 0 um.
[09/12 09:14:01    191s] #Total number of vias = 10743
[09/12 09:14:01    191s] #Total number of multi-cut vias = 7563 ( 70.4%)
[09/12 09:14:01    191s] #Total number of single cut vias = 3180 ( 29.6%)
[09/12 09:14:01    191s] #Up-Via Summary (total 10743):
[09/12 09:14:01    191s] #                   single-cut          multi-cut      Total
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] # ME1             2833 ( 88.1%)       383 ( 11.9%)       3216
[09/12 09:14:01    191s] # ME2              347 (  4.6%)      7180 ( 95.4%)       7527
[09/12 09:14:01    191s] #-----------------------------------------------------------
[09/12 09:14:01    191s] #                 3180 ( 29.6%)      7563 ( 70.4%)      10743 
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] ### route signature (127) = 1038153665
[09/12 09:14:01    191s] ### violation signature (120) = 1905142130
[09/12 09:14:01    191s] #route_detail Statistics:
[09/12 09:14:01    191s] #Cpu time = 00:00:00
[09/12 09:14:01    191s] #Elapsed time = 00:00:00
[09/12 09:14:01    191s] #Increased memory = 0.00 (MB)
[09/12 09:14:01    191s] #Total memory = 961.65 (MB)
[09/12 09:14:01    191s] #Peak memory = 1912.55 (MB)
[09/12 09:14:01    191s] #Updating routing design signature
[09/12 09:14:01    191s] #Created 59 library cell signatures
[09/12 09:14:01    191s] #Created 1948 NETS and 0 SPECIALNETS signatures
[09/12 09:14:01    191s] #Created 4741 instance signatures
[09/12 09:14:01    191s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.65 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.66 (MB), peak = 1912.55 (MB)
[09/12 09:14:01    191s] ### export route signature (128) = 1038153665
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #route_global_detail statistics:
[09/12 09:14:01    191s] #Cpu time = 00:00:01
[09/12 09:14:01    191s] #Elapsed time = 00:00:01
[09/12 09:14:01    191s] #Increased memory = 3.70 (MB)
[09/12 09:14:01    191s] #Total memory = 961.15 (MB)
[09/12 09:14:01    191s] #Peak memory = 1912.55 (MB)
[09/12 09:14:01    191s] #Number of warnings = 3
[09/12 09:14:01    191s] #Total number of warnings = 48
[09/12 09:14:01    191s] #Number of fails = 0
[09/12 09:14:01    191s] #Total number of fails = 0
[09/12 09:14:01    191s] #Complete route_global_detail on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] ### 
[09/12 09:14:01    191s] ###   Scalability Statistics
[09/12 09:14:01    191s] ### 
[09/12 09:14:01    191s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:14:01    191s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[09/12 09:14:01    191s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:14:01    191s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/12 09:14:01    191s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[09/12 09:14:01    191s] ### --------------------------------+----------------+----------------+----------------+
[09/12 09:14:01    191s] ### 
[09/12 09:14:01    191s] **opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 961.1M, totSessionCpu=0:03:11 **
[09/12 09:14:01    191s] -routeWithEco false                       # bool, default=false
[09/12 09:14:01    191s] -routeSelectedNetOnly false               # bool, default=false
[09/12 09:14:01    191s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/12 09:14:01    191s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/12 09:14:01    191s] Initializing multi-corner resistance tables ...
[09/12 09:14:01    191s] ### Net info: total nets: 1948
[09/12 09:14:01    191s] ### Net info: dirty nets: 0
[09/12 09:14:01    191s] ### Net info: marked as disconnected nets: 0
[09/12 09:14:01    191s] ### Net info: fully routed nets: 1670
[09/12 09:14:01    191s] ### Net info: trivial (single pin) nets: 0
[09/12 09:14:01    191s] ### Net info: unrouted nets: 278
[09/12 09:14:01    191s] ### Net info: re-extraction nets: 0
[09/12 09:14:01    191s] ### Net info: ignored nets: 0
[09/12 09:14:01    191s] ### Net info: skip routing nets: 0
[09/12 09:14:01    191s] ### import route signature (129) = 1425100397
[09/12 09:14:01    191s] ### import violation signature (121) = 1905142130
[09/12 09:14:01    191s] #WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
[09/12 09:14:01    191s] **WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/12 09:14:01    191s] #Start routing data preparation on Thu Sep 12 09:14:01 2019
[09/12 09:14:01    191s] #
[09/12 09:14:01    191s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:14:01    191s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:14:01    191s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:14:01    191s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:14:01    191s] # ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
[09/12 09:14:01    191s] # ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    191s] # ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    191s] # ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    191s] # ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
[09/12 09:14:01    191s] # ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
[09/12 09:14:01    191s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/12 09:14:02    191s] #Regenerating Ggrids automatically.
[09/12 09:14:02    191s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:14:02    191s] #Using automatically generated G-grids.
[09/12 09:14:02    191s] #Done routing data preparation.
[09/12 09:14:02    191s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.42 (MB), peak = 1912.55 (MB)
[09/12 09:14:02    191s] #Extract in post route mode
[09/12 09:14:02    191s] #
[09/12 09:14:02    191s] #Start tQuantus RC extraction...
[09/12 09:14:02    191s] #Start building rc corner(s)...
[09/12 09:14:02    191s] #Number of RC Corner = 2
[09/12 09:14:02    191s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:14:02    191s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:14:02    191s] #ME1_C -> ME1 (1)
[09/12 09:14:02    191s] #ME2_C -> ME2 (2)
[09/12 09:14:02    191s] #ME3_C -> ME3 (3)
[09/12 09:14:02    191s] #ME4_C -> ME4 (4)
[09/12 09:14:02    191s] #ME5_C -> ME5 (5)
[09/12 09:14:02    191s] #ME6_C -> ME6 (6)
[09/12 09:14:02    191s] #SADV_On
[09/12 09:14:02    191s] # Corner(s) : 
[09/12 09:14:02    191s] #WC_rc [80.00] 
[09/12 09:14:02    191s] #BC_rc [ 0.00]
[09/12 09:14:02    192s] # Corner id: 0
[09/12 09:14:02    192s] # Layout Scale: 1.000000
[09/12 09:14:02    192s] # Has Metal Fill model: yes
[09/12 09:14:02    192s] # Temperature was set
[09/12 09:14:02    192s] # Temperature : 80.000000
[09/12 09:14:02    192s] # Ref. Temp   : 25.000000
[09/12 09:14:02    192s] # Corner id: 1
[09/12 09:14:02    192s] # Layout Scale: 1.000000
[09/12 09:14:02    192s] # Has Metal Fill model: yes
[09/12 09:14:02    192s] # Temperature was set
[09/12 09:14:02    192s] # Temperature : 0.000000
[09/12 09:14:02    192s] # Ref. Temp   : 25.000000
[09/12 09:14:02    192s] #SADV_Off
[09/12 09:14:02    192s] #total pattern=56 [12, 147]
[09/12 09:14:02    192s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[09/12 09:14:02    192s] #found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
[09/12 09:14:02    192s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
[09/12 09:14:02    192s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
[09/12 09:14:02    192s] #number model r/c [2,1] [12,147] read
[09/12 09:14:02    192s] #0 rcmodel(s) requires rebuild
[09/12 09:14:02    192s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 977.18 (MB), peak = 1912.55 (MB)
[09/12 09:14:03    193s] #Start building rc corner(s)...
[09/12 09:14:03    193s] #Number of RC Corner = 2
[09/12 09:14:03    193s] #Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
[09/12 09:14:03    193s] #Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
[09/12 09:14:03    193s] #ME1_C -> ME1 (1)
[09/12 09:14:03    193s] #ME2_C -> ME2 (2)
[09/12 09:14:03    193s] #ME3_C -> ME3 (3)
[09/12 09:14:03    193s] #ME4_C -> ME4 (4)
[09/12 09:14:03    193s] #ME5_C -> ME5 (5)
[09/12 09:14:03    193s] #ME6_C -> ME6 (6)
[09/12 09:14:03    193s] #SADV_On
[09/12 09:14:03    193s] # Corner(s) : 
[09/12 09:14:03    193s] #WC_rc [80.00] 
[09/12 09:14:03    193s] #BC_rc [ 0.00]
[09/12 09:14:04    193s] # Corner id: 0
[09/12 09:14:04    193s] # Layout Scale: 1.000000
[09/12 09:14:04    193s] # Has Metal Fill model: yes
[09/12 09:14:04    193s] # Temperature was set
[09/12 09:14:04    193s] # Temperature : 80.000000
[09/12 09:14:04    193s] # Ref. Temp   : 25.000000
[09/12 09:14:04    193s] # Corner id: 1
[09/12 09:14:04    193s] # Layout Scale: 1.000000
[09/12 09:14:04    193s] # Has Metal Fill model: yes
[09/12 09:14:04    193s] # Temperature was set
[09/12 09:14:04    193s] # Temperature : 0.000000
[09/12 09:14:04    193s] # Ref. Temp   : 25.000000
[09/12 09:14:04    193s] #SADV_Off
[09/12 09:14:04    193s] #total pattern=56 [12, 147]
[09/12 09:14:04    193s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[09/12 09:14:04    193s] #found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
[09/12 09:14:04    193s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
[09/12 09:14:04    193s] #found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
[09/12 09:14:04    193s] #number model r/c [2,1] [12,147] read
[09/12 09:14:04    193s] #0 rcmodel(s) requires rebuild
[09/12 09:14:04    193s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 985.27 (MB), peak = 1912.55 (MB)
[09/12 09:14:05    194s] #Length limit = 200 pitches
[09/12 09:14:05    194s] #opt mode = 2
[09/12 09:14:05    194s] #Start routing data preparation on Thu Sep 12 09:14:05 2019
[09/12 09:14:05    194s] #
[09/12 09:14:05    194s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:14:05    194s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:14:05    194s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:14:05    194s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:14:05    194s] #Regenerating Ggrids automatically.
[09/12 09:14:05    194s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:14:05    194s] #Using automatically generated G-grids.
[09/12 09:14:05    194s] #Done routing data preparation.
[09/12 09:14:05    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.88 (MB), peak = 1912.55 (MB)
[09/12 09:14:05    194s] #Start routing data preparation on Thu Sep 12 09:14:05 2019
[09/12 09:14:05    194s] #
[09/12 09:14:05    194s] #Minimum voltage of a net in the design = 0.000.
[09/12 09:14:05    194s] #Maximum voltage of a net in the design = 1.900.
[09/12 09:14:05    194s] #Voltage range [0.000 - 1.900] has 1946 nets.
[09/12 09:14:05    194s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/12 09:14:05    194s] #Regenerating Ggrids automatically.
[09/12 09:14:05    194s] #Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
[09/12 09:14:05    194s] #Using automatically generated G-grids.
[09/12 09:14:05    194s] #Done routing data preparation.
[09/12 09:14:05    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.88 (MB), peak = 1912.55 (MB)
[09/12 09:14:05    194s] #
[09/12 09:14:05    194s] #Extract using 30 x 30 Hboxes
[09/12 09:14:05    194s] #Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
[09/12 09:14:05    194s] #Process 0 special clock nets for rc extraction
[09/12 09:14:05    194s] #0 temporary NDR added
[09/12 09:14:05    194s] #Total 1670 nets were built. 18 nodes added to break long wires. 0 net(s) have incomplete routes.
[09/12 09:14:06    195s] #Run Statistics for Extraction:
[09/12 09:14:06    195s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[09/12 09:14:06    195s] #   Increased memory =    19.64 (MB), total memory =  1000.52 (MB), peak memory =  1912.55 (MB)
[09/12 09:14:06    195s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.71 (MB), peak = 1912.55 (MB)
[09/12 09:14:06    195s] #RC Statistics: 8128 Res, 4097 Ground Cap, 3754 XCap (Edge to Edge)
[09/12 09:14:06    195s] #RC V/H edge ratio: 0.18, Avg V/H Edge Length: 4128.23 (3104), Avg L-Edge Length: 13177.79 (4493)
[09/12 09:14:06    195s] #Start writing rcdb into /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d
[09/12 09:14:06    195s] #Finish writing rcdb with 9819 nodes, 8149 edges, and 7508 xcaps
[09/12 09:14:06    195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.08 (MB), peak = 1912.55 (MB)
[09/12 09:14:06    195s] Restoring parasitic data from file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d' ...
[09/12 09:14:06    195s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d' for reading.
[09/12 09:14:06    195s] Reading RCDB with compressed RC data.
[09/12 09:14:06    195s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d' for content verification.
[09/12 09:14:06    195s] Reading RCDB with compressed RC data.
[09/12 09:14:06    195s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1249.598M)
[09/12 09:14:06    195s] Following multi-corner parasitics specified:
[09/12 09:14:06    195s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d' for reading.
[09/12 09:14:06    195s] 	/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d (rcdb)
[09/12 09:14:06    195s] Reading RCDB with compressed RC data.
[09/12 09:14:06    195s] 		Cell mtm_Alu has rcdb /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d specified
[09/12 09:14:06    195s] Cell mtm_Alu, hinst 
[09/12 09:14:06    195s] processing rcdb (/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/nr188330_sxkwcv.rcdb.d) for hinst (top) of cell (mtm_Alu);
[09/12 09:14:06    195s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1222.574M)
[09/12 09:14:06    195s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_M9dV0k.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:14:06    195s] Reading RCDB with compressed RC data.
[09/12 09:14:06    195s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1230.637M)
[09/12 09:14:06    195s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1230.637M)
[09/12 09:14:06    195s] #
[09/12 09:14:06    195s] #Restore RCDB.
[09/12 09:14:06    195s] #
[09/12 09:14:06    195s] #Complete tQuantus RC extraction.
[09/12 09:14:06    195s] #Cpu time = 00:00:04
[09/12 09:14:06    195s] #Elapsed time = 00:00:04
[09/12 09:14:06    195s] #Increased memory = 23.47 (MB)
[09/12 09:14:06    195s] #Total memory = 988.89 (MB)
[09/12 09:14:06    195s] #Peak memory = 1912.55 (MB)
[09/12 09:14:06    195s] #
[09/12 09:14:06    195s] #18 inserted nodes are removed
[09/12 09:14:06    195s] ### export route signature (131) =  368907170
[09/12 09:14:06    195s] **opt_design ... cpu = 0:00:09, real = 0:00:11, mem = 932.1M, totSessionCpu=0:03:16 **
[09/12 09:14:06    195s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:14:06    195s] Begin IPO call back ...
[09/12 09:14:06    196s] End IPO call back ...
[09/12 09:14:06    196s] #################################################################################
[09/12 09:14:06    196s] # Design Stage: PostRoute
[09/12 09:14:06    196s] # Design Name: mtm_Alu
[09/12 09:14:06    196s] # Design Mode: 180nm
[09/12 09:14:06    196s] # Analysis Mode: MMMC OCV 
[09/12 09:14:06    196s] # Parasitics Mode: SPEF/RCDB
[09/12 09:14:06    196s] # Signoff Settings: SI On 
[09/12 09:14:06    196s] #################################################################################
[09/12 09:14:06    196s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:14:06    196s] Setting infinite Tws ...
[09/12 09:14:06    196s] First Iteration Infinite Tw... 
[09/12 09:14:06    196s] Calculate early delays in OCV mode...
[09/12 09:14:06    196s] Calculate late delays in OCV mode...
[09/12 09:14:06    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 1211.8M, InitMEM = 1211.8M)
[09/12 09:14:06    196s] Start delay calculation (fullDC) (1 T). (MEM=1211.77)
[09/12 09:14:07    196s] End AAE Lib Interpolated Model. (MEM=1211.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:07    196s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_M9dV0k.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:14:07    196s] Reading RCDB with compressed RC data.
[09/12 09:14:07    196s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1211.8M)
[09/12 09:14:07    196s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:14:07    196s] Total number of fetched objects 1939
[09/12 09:14:07    196s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:14:07    196s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:14:07    196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:07    196s] End delay calculation. (MEM=1248.53 CPU=0:00:00.7 REAL=0:00:00.0)
[09/12 09:14:07    196s] End delay calculation (fullDC). (MEM=1248.53 CPU=0:00:00.8 REAL=0:00:01.0)
[09/12 09:14:07    196s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1248.5M) ***
[09/12 09:14:07    197s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.5M)
[09/12 09:14:07    197s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:14:07    197s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1248.5M)
[09/12 09:14:07    197s] Starting SI iteration 2
[09/12 09:14:07    197s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:14:07    197s] Calculate early delays in OCV mode...
[09/12 09:14:07    197s] Calculate late delays in OCV mode...
[09/12 09:14:07    197s] Start delay calculation (fullDC) (1 T). (MEM=1256.58)
[09/12 09:14:07    197s] End AAE Lib Interpolated Model. (MEM=1256.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:07    197s] Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 38. 
[09/12 09:14:07    197s] Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 1939. 
[09/12 09:14:07    197s] Total number of fetched objects 1939
[09/12 09:14:07    197s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:14:07    197s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:14:07    197s] End delay calculation. (MEM=1256.58 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:14:07    197s] End delay calculation (fullDC). (MEM=1256.58 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:14:07    197s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1256.6M) ***
[09/12 09:14:08    197s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:03:17 mem=1256.6M)
[09/12 09:14:08    197s] **opt_design ... cpu = 0:00:10, real = 0:00:13, mem = 971.9M, totSessionCpu=0:03:17 **
[09/12 09:14:08    197s] Executing marking Critical Nets1
[09/12 09:14:08    197s] Running postRoute recovery in postEcoRoute mode
[09/12 09:14:08    197s] **opt_design ... cpu = 0:00:10, real = 0:00:13, mem = 971.9M, totSessionCpu=0:03:17 **
[09/12 09:14:08    197s]   Timing/DRV Snapshot: (TGT)
[09/12 09:14:08    197s]      Weighted WNS: 0.000
[09/12 09:14:08    197s]       All  PG WNS: 0.000
[09/12 09:14:08    197s]       High PG WNS: 0.000
[09/12 09:14:08    197s]       All  PG TNS: 0.000
[09/12 09:14:08    197s]       High PG TNS: 0.000
[09/12 09:14:08    197s]          Tran DRV: 0
[09/12 09:14:08    197s]           Cap DRV: 0
[09/12 09:14:08    197s]        Fanout DRV: 0
[09/12 09:14:08    197s]            Glitch: 0
[09/12 09:14:08    197s]    Category Slack: { [L, 46.784] [H, 80.907] }
[09/12 09:14:08    197s] 
[09/12 09:14:08    197s] 
[09/12 09:14:08    197s] Recovery Manager:
[09/12 09:14:08    197s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[09/12 09:14:08    197s] Checking setup slack degradation ...
[09/12 09:14:08    197s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[09/12 09:14:08    197s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[09/12 09:14:08    197s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[09/12 09:14:08    197s] 
[09/12 09:14:08    197s] **INFO: Skipping DRV recovery as there is no DRV
[09/12 09:14:08    197s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1191.80M, totSessionCpu=0:03:17).
[09/12 09:14:08    197s] **opt_design ... cpu = 0:00:11, real = 0:00:13, mem = 971.9M, totSessionCpu=0:03:17 **
[09/12 09:14:08    197s] 
[09/12 09:14:08    197s] UM: Capturing floorplan image ...
[09/12 09:14:08    197s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:08    197s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:14:08    197s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:08    197s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:14:08    197s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:14:08    197s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:08    197s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:14:08    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1207.8M
[09/12 09:14:08    197s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1207.8M
[09/12 09:14:08    197s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1207.8M
[09/12 09:14:08    197s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1207.8M
[09/12 09:14:08    197s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1207.8M
[09/12 09:14:08    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1207.8M
[09/12 09:14:08    197s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:14:08    197s] UM:                                                                   postroute.recovery
[09/12 09:14:08    197s] Latch borrow mode reset to max_borrow
[09/12 09:14:08    197s] Reported timing to dir ./timingReports
[09/12 09:14:08    197s] **opt_design ... cpu = 0:00:11, real = 0:00:13, mem = 972.5M, totSessionCpu=0:03:17 **
[09/12 09:14:08    197s] End AAE Lib Interpolated Model. (MEM=1207.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:08    197s] Begin: glitch net info
[09/12 09:14:08    197s] glitch slack range: number of glitch nets
[09/12 09:14:08    197s] glitch slack < -0.32 : 0
[09/12 09:14:08    197s] -0.32 < glitch slack < -0.28 : 0
[09/12 09:14:08    197s] -0.28 < glitch slack < -0.24 : 0
[09/12 09:14:08    197s] -0.24 < glitch slack < -0.2 : 0
[09/12 09:14:08    197s] -0.2 < glitch slack < -0.16 : 0
[09/12 09:14:08    197s] -0.16 < glitch slack < -0.12 : 0
[09/12 09:14:08    197s] -0.12 < glitch slack < -0.08 : 0
[09/12 09:14:08    197s] -0.08 < glitch slack < -0.04 : 0
[09/12 09:14:08    197s] -0.04 < glitch slack : 0
[09/12 09:14:08    197s] End: glitch net info
[09/12 09:14:08    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1265.1M
[09/12 09:14:08    197s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1265.1M
[09/12 09:14:08    197s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1265.1M
[09/12 09:14:08    197s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1265.1M
[09/12 09:14:08    197s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.004, MEM:1265.1M
[09/12 09:14:08    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1265.1M
[09/12 09:14:08    197s] End AAE Lib Interpolated Model. (MEM=1265.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:08    197s]  
[09/12 09:14:08    197s] **INFO: Starting Blocking QThread with 1 CPU
[09/12 09:14:08    197s]    ____________________________________________________________________
[09/12 09:14:08    197s] __/ message from Blocking QThread
[09/12 09:14:08    197s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[09/12 09:14:08    197s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:14:08    197s] Begin IPO call back ...
[09/12 09:14:08    197s] End IPO call back ...
[09/12 09:14:08    197s] #################################################################################
[09/12 09:14:08    197s] # Design Stage: PostRoute
[09/12 09:14:08    197s] # Design Name: mtm_Alu
[09/12 09:14:08    197s] # Design Mode: 180nm
[09/12 09:14:08    197s] # Analysis Mode: MMMC OCV 
[09/12 09:14:08    197s] # Parasitics Mode: SPEF/RCDB
[09/12 09:14:08    197s] # Signoff Settings: SI On 
[09/12 09:14:08    197s] #################################################################################
[09/12 09:14:08    197s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[09/12 09:14:08    197s] First Iteration Infinite Tw... 
[09/12 09:14:08    197s] Calculate late delays in OCV mode...
[09/12 09:14:08    197s] Calculate early delays in OCV mode...
[09/12 09:14:08    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/12 09:14:08    197s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/12 09:14:08    197s] *** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
[09/12 09:14:08    197s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:09    197s] Total number of fetched objects 1939
[09/12 09:14:09    197s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:14:09    197s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:14:08    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:09    197s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[09/12 09:14:09    197s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[09/12 09:14:08    197s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[09/12 09:14:09    197s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/12 09:14:09    197s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:14:09    197s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/12 09:14:09    197s] Starting SI iteration 2
[09/12 09:14:09    197s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:14:09    197s] Calculate late delays in OCV mode...
[09/12 09:14:09    197s] Calculate early delays in OCV mode...
[09/12 09:14:09    197s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/12 09:14:08    197s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:14:09    197s] Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
[09/12 09:14:09    197s] Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 25. 
[09/12 09:14:09    197s] Total number of fetched objects 1939
[09/12 09:14:09    197s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:14:09    197s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:14:09    197s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:14:09    197s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[09/12 09:14:08    197s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[09/12 09:14:09    197s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:02.5 mem=0.0M)
[09/12 09:14:09    197s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.6/0:00:01.0 (1.6), mem = 0.0M
 
[09/12 09:14:09    198s] _______________________________________________________________________
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] ------------------------------------------------------------
[09/12 09:14:10    198s]      opt_design Final SI Timing Summary                             
[09/12 09:14:10    198s] ------------------------------------------------------------
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] Setup views included:
[09/12 09:14:10    198s]  WC_av 
[09/12 09:14:10    198s] Hold  views included:
[09/12 09:14:10    198s]  BC_av
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] |     Setup mode     |   all   | reg2reg | default |
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] |           WNS (ns):| 46.784  | 80.907  | 46.784  |
[09/12 09:14:10    198s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:14:10    198s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:14:10    198s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] |     Hold mode      |   all   | reg2reg | default |
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] |           WNS (ns):|  0.198  |  0.198  | 49.956  |
[09/12 09:14:10    198s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[09/12 09:14:10    198s] |    Violating Paths:|    0    |    0    |    0    |
[09/12 09:14:10    198s] |          All Paths:|   270   |   269   |   270   |
[09/12 09:14:10    198s] +--------------------+---------+---------+---------+
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] +----------------+-------------------------------+------------------+
[09/12 09:14:10    198s] |                |              Real             |       Total      |
[09/12 09:14:10    198s] |    DRVs        +------------------+------------+------------------|
[09/12 09:14:10    198s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:14:10    198s] +----------------+------------------+------------+------------------+
[09/12 09:14:10    198s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:10    198s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[09/12 09:14:10    198s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:10    198s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[09/12 09:14:10    198s] +----------------+------------------+------------+------------------+
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] Density: 53.206%
[09/12 09:14:10    198s]        (100.000% with Fillers)
[09/12 09:14:10    198s] Total number of glitch violations: 0
[09/12 09:14:10    198s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.2, REAL=0:00:02.0, MEM=1209.8M
[09/12 09:14:10    198s] **opt_design ... cpu = 0:00:12, real = 0:00:15, mem = 972.5M, totSessionCpu=0:03:19 **
[09/12 09:14:10    198s]  ReSet Options after AAE Based Opt flow 
[09/12 09:14:10    198s] *** Finished opt_design ***
[09/12 09:14:10    198s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:14:10    198s] UM:                                       0.000 ns         46.784 ns  final
[09/12 09:14:10    198s] UM: Capturing floorplan image ...
[09/12 09:14:10    198s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:10    198s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:14:10    198s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:10    198s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:14:10    198s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:14:10    198s] [hotspot] +------------+---------------+---------------+
[09/12 09:14:10    198s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:14:10    198s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1207.8M
[09/12 09:14:10    198s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1207.8M
[09/12 09:14:10    198s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.003, MEM:1207.8M
[09/12 09:14:10    198s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.003, MEM:1207.8M
[09/12 09:14:10    198s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:14:10    198s] UM:         12.67             15          0.000 ns         46.784 ns  opt_design_postroute
[09/12 09:14:10    198s] 
[09/12 09:14:10    198s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.8 real=0:00:15.2)
[09/12 09:14:10    198s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:14:10    198s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:04.3 real=0:00:04.7)
[09/12 09:14:10    198s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.2 real=0:00:01.1)
[09/12 09:14:10    198s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:14:10    198s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[09/12 09:14:10    198s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[09/12 09:14:10    198s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:14:10    198s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:01.8 real=0:00:02.4)
[09/12 09:14:10    198s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/12 09:14:10    198s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[09/12 09:14:10    198s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[09/12 09:14:10    198s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:14:10    198s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[09/12 09:14:10    198s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[09/12 09:14:10    198s] Info: pop threads available for lower-level modules during optimization.
[09/12 09:14:10    198s] Deleting Lib Analyzer.
[09/12 09:14:10    198s] Info: Destroy the CCOpt slew target map.
[09/12 09:14:10    199s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/10_post_route_optimization.tcl
[09/12 09:14:10    199s] 0
[09/12 09:14:10    199s] @innovus 12> [13D             [13D@innovus 12> gui_fit
source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/11_signoff_extraction.tcl
[09/12 09:14:47    202s] #@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/11_signoff_extraction.tcl
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:14:47    202s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:14:47    202s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:14:47    202s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:14:47    202s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:14:47    202s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:14:47    202s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:14:47    202s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:14:47    202s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:14:47    202s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:14:47    202s] }
[09/12 09:14:47    202s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 9: set_db extract_rc_engine post_route
[09/12 09:14:47    202s] Closing parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_M9dV0k.rcdb.d/mtm_Alu.rcdb.d'. 1670 times net's RC data read were performed.
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 10: set_db extract_rc_effort_level signoff
[09/12 09:14:47    202s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/12 09:14:47    202s] Type 'man IMPEXT-3493' for more detail.
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 11: set_db extract_rc_coupled true
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 12: set_db extract_rc_lef_tech_file_map /cad/dk/umc180/SUS/lefdef.layermap
[09/12 09:14:47    202s] @file(11_signoff_extraction.tcl) 18: extract_rc
[09/12 09:14:47    202s] Extraction called for design 'mtm_Alu' of instances=4741 and nets=1948 using extraction engine 'postRoute' at effort level 'signoff' .
[09/12 09:14:47    202s] Writing DEF file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz', current time is Thu Sep 12 09:14:47 2019 ...
[09/12 09:14:47    202s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[09/12 09:14:47    202s] DEF file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz' is written, current time is Thu Sep 12 09:14:47 2019 ...
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s]   Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
[09/12 09:14:47    202s] 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
[09/12 09:14:47    202s] -------------------------------------------------------------------------------------------------------------------
[09/12 09:14:47    202s]                                     Copyright 2017 Cadence Design Systems,
[09/12 09:14:47    202s] Inc.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] extract \
[09/12 09:14:47    202s] 	 -selection "all" \
[09/12 09:14:47    202s] 	 -type "rc_coupled"
[09/12 09:14:47    202s] extraction_setup \
[09/12 09:14:47    202s] 	 -promote_pin_pad "LOGICAL" \
[09/12 09:14:47    202s] 	 -technology_layer_map \
[09/12 09:14:47    202s] 		"ME1  ME1_C  " \
[09/12 09:14:47    202s] 		"VI1  VIA1  " \
[09/12 09:14:47    202s] 		"ME2  ME2_C  " \
[09/12 09:14:47    202s] 		"VI2  VIA2  " \
[09/12 09:14:47    202s] 		"ME3  ME3_C  " \
[09/12 09:14:47    202s] 		"VI3  VIA3  " \
[09/12 09:14:47    202s] 		"ME4  ME4_C  " \
[09/12 09:14:47    202s] 		"VI4  VIA4  " \
[09/12 09:14:47    202s] 		"ME5  ME5_C  " \
[09/12 09:14:47    202s] 		"VI5  VIA5  " \
[09/12 09:14:47    202s] 		"ME6  ME6_C  "
[09/12 09:14:47    202s] filter_coupling_cap \
[09/12 09:14:47    202s] 	 -cap_filtering_mode "absolute_and_relative" \
[09/12 09:14:47    202s] 	 -coupling_cap_threshold_absolute 3.0 \
[09/12 09:14:47    202s] 	 -coupling_cap_threshold_relative 0.03 \
[09/12 09:14:47    202s] 	 -total_cap_threshold 5.0
[09/12 09:14:47    202s] input_db -type def \
[09/12 09:14:47    202s] 	 -lef_file_list_file "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.leflist"
[09/12 09:14:47    202s] log_file \
[09/12 09:14:47    202s] 	 -dump_options true \
[09/12 09:14:47    202s] 	 -file_name "qrc_188330_20190912_09:14:47.log"
[09/12 09:14:47    202s] output_db -type spef \
[09/12 09:14:47    202s] 	 -short_incomplete_net_pins true \
[09/12 09:14:47    202s] 	 -subtype "STANDARD"
[09/12 09:14:47    202s] output_setup \
[09/12 09:14:47    202s] 	 -compressed true \
[09/12 09:14:47    202s] 	 -directory_name "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T" \
[09/12 09:14:47    202s] 	 -file_name "mtm_Alu" \
[09/12 09:14:47    202s] 	 -temporary_directory_name "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T"
[09/12 09:14:47    202s] process_technology \
[09/12 09:14:47    202s] 	 -technology_corner \
[09/12 09:14:47    202s] 		"WC_rc" \
[09/12 09:14:47    202s] 		"WC_rc" \
[09/12 09:14:47    202s] 	 -technology_library_file "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/_qrc_techlib.defs" \
[09/12 09:14:47    202s] 	 -technology_name "_qrc_tech_" \
[09/12 09:14:47    202s] 	 -temperature \
[09/12 09:14:47    202s] 		80 \
[09/12 09:14:47    202s] 		0
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-102) : Starting at 2019-Sep-12 09:14:47 (2019-Sep-12 07:14:47 GMT) on host
[09/12 09:14:47    202s] cadence212 with pid 206464.
[09/12 09:14:47    202s] Running binary as: 
[09/12 09:14:47    202s]  /cad/EXT171/tools/extraction/bin/64bit/qrc -cmd
[09/12 09:14:47    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.cmd
[09/12 09:14:47    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz
[09/12 09:14:47    202s]  
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-142) : Command line arguments:
[09/12 09:14:47    202s] "-cmd"
[09/12 09:14:47    202s] "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.cmd"
[09/12 09:14:47    202s] "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option log_file = "qrc_188330_20190912_09:14:47.log"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option max_error_messages = "100"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option message_detail_level = "10"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option tech_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option library_name = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option gray_data = "obs"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option use_macro_density = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_directory_name =
[09/12 09:14:47    202s] "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option user_comment = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[09/12 09:14:47    202s] "/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/.qrctemp"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_file_name = "mtm_Alu"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option spef_define_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option reduce_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option debug_log = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option spef_output = "generic"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option dspf_output = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option net_cc_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option rcdb_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option hierarchy_char = "/"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option bus_chars = "[]"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option pin_char = ":"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
[09/12 09:14:47    202s] multiple_partitions floating_resistors"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option layout_scale = "1.0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option dump_options = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option treat_special_chars = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option compressed_output = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option total_c_threshold = "5"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option parallel_options = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option metal_fill_type = "floating"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option temperature = "80"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option timeout = "604800"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option num_of_trials = "0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_oa = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option report_details = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option report_shorts = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option compress_cache_files = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option disable_instances = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option disable_subnodes = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option dump_erosion_info = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option silicon_width_printing = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option add_explicit_vias = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option cap_ground_net = "0"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option top_cell = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option input_directory_name = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option binary_input = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option binary_output = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option bump_map_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_bump_instance = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option stitch_bump_model = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option eco_file = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option strict_error_reporting = "false"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option LEF files = "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef
[09/12 09:14:47    202s] /cad/dk/umc180/SUS/SUSLIB_UCL.lef"
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option GDSII files = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option SPICE files = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option ignored macros = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-143) : Option black macros = ""
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-156) : Layer mappings from the command file.
[09/12 09:14:47    202s] ME1 --> ME1_C
[09/12 09:14:47    202s] VI1 --> VIA1
[09/12 09:14:47    202s] ME2 --> ME2_C
[09/12 09:14:47    202s] VI2 --> VIA2
[09/12 09:14:47    202s] ME3 --> ME3_C
[09/12 09:14:47    202s] VI3 --> VIA3
[09/12 09:14:47    202s] ME4 --> ME4_C
[09/12 09:14:47    202s] VI4 --> VIA4
[09/12 09:14:47    202s] ME5 --> ME5_C
[09/12 09:14:47    202s] VI5 --> VIA5
[09/12 09:14:47    202s] ME6 --> ME6_C
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[09/12 09:14:47    202s] 
[09/12 09:14:47    202s] INFO (EXTHPY-232) : Preprocessing stage started at Thu Sep 12 09:14:47 2019.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-338) : /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version
[09/12 09:14:48    202s] 5.6 and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later. See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 3.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 397.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 406.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 415.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 424.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 433.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 442.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 451.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 460.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 469.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
[09/12 09:14:48    202s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
[09/12 09:14:48    202s] and later.
[09/12 09:14:48    202s] The LEF parser will ignore this statement.
[09/12 09:14:48    202s] To avoid this warning in the future, remove this statement from the LEF
[09/12 09:14:48    202s] file with version 5.6 or later See file
[09/12 09:14:48    202s] /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 478.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-338) : /cad/dk/umc180/SUS/SUSLIB_UCL.lef
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 20
[09/12 09:14:48    202s] macro definitions did not include any obstruction data. The first 10 were:
[09/12 09:14:48    202s]  UCL_ANT UCL_CAP5 UCL_CAP6 UCL_CAP7 UCL_CAP8 UCL_CAP9 UCL_FILL UCL_INV
[09/12 09:14:48    202s] UCL_INV2 UCL_INV_LP
[09/12 09:14:48    202s] Check the library inputs and log files from library setup to determine
[09/12 09:14:48    202s] whether there is a problem.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-205) : Reading DEF file:
[09/12 09:14:48    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 153: reading VIAS section. Expecting 89.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 153: reading VIAS section. Expecting 89.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 668: reading COMPONENTS section. Expecting 4741.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 668: reading COMPONENTS section. Expecting 4741.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 10153: reading PINS section. Expecting 20.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 10153: reading PINS section. Expecting 20.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 10224: reading SPECIALNETS section. Expecting 4.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 10224: reading SPECIALNETS section. Expecting 4.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 12043: reading NETS section. Expecting 1939.
[09/12 09:14:48    202s] 
[09/12 09:14:48    202s] INFO (EXTGRMP-195) : Line 12043: reading NETS section. Expecting 1939.
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[09/12 09:14:49    202s]   DEF/GDS/OASIS/LEF file 
[09/12 09:14:49    202s]     does NOT contain MetalFill data. 
[09/12 09:14:49    202s]   Techfile  
[09/12 09:14:49    202s]     does NOT contain WEE data.     
[09/12 09:14:49    202s]     does NOT contain Erosion data t=f( density ) 
[09/12 09:14:49    202s]     does NOT contain R(w) data.    
[09/12 09:14:49    202s]     does NOT contain R(w, s) data.  
[09/12 09:14:49    202s]     does NOT contain TC(w) data.    
[09/12 09:14:49    202s]     does     contain T/B enlargement data. 
[09/12 09:14:49    202s]     does     contain Floating Metal Fill models. 
[09/12 09:14:49    202s]     does NOT contain WBE data. 
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[09/12 09:14:49    202s] 
[09/12 09:14:49    202s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[09/12 09:14:49    202s]  MetalFill        : OFF 
[09/12 09:14:49    202s]  WEE Effects      : n/a 
[09/12 09:14:49    202s]  Erosion Effects  : n/a t=f(density) 
[09/12 09:14:49    202s]  T/B Enlargements : ON 
[09/12 09:14:49    202s]  R(w) Effects     : n/a 
[09/12 09:14:49    202s]  R(w,s) Effects   : n/a 
[09/12 09:14:49    202s]  TC(w) Effects    : n/a 
[09/12 09:14:49    202s] Some effects indicate n/a because of non-availability of relevant input
[09/12 09:14:49    202s] data (or) requested to be off.
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTGRMP-3841) : Preparations for RC computations started. 
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTGRMP-368) : The extracted temperature is 80, the reference temperature is 25 for the
[09/12 09:14:51    202s] process WC_rc!
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTGRMP-368) : The extracted temperature is 0, the reference temperature is 25 for the
[09/12 09:14:51    202s] process WC_rc!
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[09/12 09:14:51    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/qrc.def.gz
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 1%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 2%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 3%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 4%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 5%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 6%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 7%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 8%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 9%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 10%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 11%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 12%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 13%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 14%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 15%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 16%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 17%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 18%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 19%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 20%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 21%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 22%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 23%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 24%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 25%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 26%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 27%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 28%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 29%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 30%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 31%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 32%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 33%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 34%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 35%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 36%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 37%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 38%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 39%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 40%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 41%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 42%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 43%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 44%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 45%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 46%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 47%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 48%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 49%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 50%
[09/12 09:14:51    202s] 
[09/12 09:14:51    202s] INFO (EXTSNZ-133) : 51%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 52%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 53%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 54%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 55%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 56%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 57%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 58%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 59%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 60%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 61%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 62%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 63%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 64%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 65%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 66%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 67%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 68%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 69%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 70%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 71%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 72%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 73%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 74%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 75%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 76%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 77%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 78%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 79%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 80%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 81%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 82%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 83%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 84%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 85%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 86%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 87%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 88%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 89%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 90%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 91%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 92%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 93%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 94%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 95%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 96%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 97%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 98%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTSNZ-133) : 99%
[09/12 09:14:52    202s] 
[09/12 09:14:52    202s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 1%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 2%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 3%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 4%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 5%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 6%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 7%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 8%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 9%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 10%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 11%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 12%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 13%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 14%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 15%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 16%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 17%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 18%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 19%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 20%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 21%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 22%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 23%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 24%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 25%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 26%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 27%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 28%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 29%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 30%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 31%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 32%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 33%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 34%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 35%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 36%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 37%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 38%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 39%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 40%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 41%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 42%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 43%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 44%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 45%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 46%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 47%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 48%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 49%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 50%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 51%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 52%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 53%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 54%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 55%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 56%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 57%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 58%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 59%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 60%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 61%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 62%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 63%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 64%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 65%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 66%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 67%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 68%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 69%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 70%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 71%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 72%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 73%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 74%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 75%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 76%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 77%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 78%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 79%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 80%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 81%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 82%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 83%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 84%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 85%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 86%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 87%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 88%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 89%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 90%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 91%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 92%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 93%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 94%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 95%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 96%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 97%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 98%
[09/12 09:14:56    202s] 
[09/12 09:14:56    202s] INFO (EXTSNZ-133) : 99%
[09/12 09:14:57    202s] 
[09/12 09:14:57    202s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Thu Sep 12 09:14:57 2019.
[09/12 09:14:57    202s] 
[09/12 09:14:57    202s] INFO (EXTHPY-173) : Capacitance extraction started at Thu Sep 12 09:14:57 2019.
[09/12 09:14:58    202s] 
[09/12 09:14:58    202s] INFO (EXTHPY-103) : Extracting capacitance values.
[09/12 09:14:58    202s] 
[09/12 09:14:58    202s] INFO (EXTHPY-104) :    0%
[09/12 09:14:58    202s] 
[09/12 09:14:58    202s] INFO (EXTHPY-104) :    14%
[09/12 09:14:59    202s] 
[09/12 09:14:59    202s] INFO (EXTHPY-104) :    29%
[09/12 09:14:59    202s] 
[09/12 09:14:59    202s] INFO (EXTHPY-104) :    43%
[09/12 09:15:00    202s] 
[09/12 09:15:00    202s] INFO (EXTHPY-104) :    57%
[09/12 09:15:00    202s] 
[09/12 09:15:00    202s] INFO (EXTHPY-104) :    71%
[09/12 09:15:00    202s] 
[09/12 09:15:00    202s] INFO (EXTHPY-104) :    86%
[09/12 09:15:00    202s] 
[09/12 09:15:00    202s] INFO (EXTHPY-104) :    100%
[09/12 09:15:06    202s] 
[09/12 09:15:06    202s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Thu Sep 12 09:15:06 2019.
[09/12 09:15:06    202s] 
[09/12 09:15:06    202s] INFO (EXTHPY-175) : Output generation started at Thu Sep 12 09:15:06 2019.
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTGRMP-103) : Output Driver started at: Thu Sep 12 09:15:07 2019
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    0%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    10%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    20%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    30%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    40%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    50%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    60%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    70%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    80%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTSNZ-156) :    90%
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] INFO (EXTGRMP-103) : Output Driver ended at: Thu Sep 12 09:15:07 2019
[09/12 09:15:07    202s] 
[09/12 09:15:07    202s] WARNING (EXTGRMP-574) : There are 269 unrouted nets. 
[09/12 09:15:07    202s] Please check file *.incompletenets in your output directory for details. 
[09/12 09:15:10    202s] 
[09/12 09:15:10    202s] INFO (EXTHPY-176) : Output generation completed successfully at Thu Sep 12 09:15:10 2019.
[09/12 09:15:10    202s] 
[09/12 09:15:10    202s] Ending at 2019-Sep-12 09:15:10 (2019-Sep-12 07:15:10 GMT).
[09/12 09:15:10    202s] 
[09/12 09:15:10    202s]  Tool:                    Cadence Quantus QRC Extraction 64-bit
[09/12 09:15:10    202s]  Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
[09/12 09:15:10    202s]  IR Build No:             041 
[09/12 09:15:10    202s]  Techfile:                
[09/12 09:15:10    202s]     WC_rc
[09/12 09:15:10    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/_qrc_techdir/WC_rc/qrcTechFile
[09/12 09:15:10    202s] ; version: 8.1.3-p004
[09/12 09:15:10    202s]     WC_rc
[09/12 09:15:10    202s] /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/_qrc_techdir/WC_rc/qrcTechFile
[09/12 09:15:10    202s] ; version: 8.1.3-p004 
[09/12 09:15:10    202s]  License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
[09/12 09:15:10    202s] QRC_Advanced_Analysis 
[09/12 09:15:10    202s]  User Name:               pziebinski
[09/12 09:15:10    202s]  Host Name:               cadence212
[09/12 09:15:10    202s]  Host OS Release:         Linux 2.6.32-754.6.3.el6.x86_64
[09/12 09:15:10    202s]  Host OS Version:         #1 SMP Tue Oct 9 17:27:49 UTC 2018
[09/12 09:15:10    202s]  Run duration:            00:00:03 CPU time, 00:00:23 clock time
[09/12 09:15:10    202s]  Max (Total) memory used: 1563 MB
[09/12 09:15:10    202s]  Max (CPU) memory used:   1421 MB
[09/12 09:15:10    202s]  Max Temp-Directory used: 6 MB
[09/12 09:15:10    202s]  Nets/hour:               2326K nets/CPU-hr, 303K nets/clock-hr
[09/12 09:15:10    202s]  Design data:
[09/12 09:15:10    202s]     Components:           4741
[09/12 09:15:10    202s]     Phy components:       3135
[09/12 09:15:10    202s]     Nets:                 1939
[09/12 09:15:10    202s]     Unconnected pins:     269
[09/12 09:15:10    202s]  Warning messages:        26
[09/12 09:15:10    202s]  Error messages:          0
[09/12 09:15:10    202s] 
[09/12 09:15:10    202s] Exit code 0.
[09/12 09:15:10    202s] Cadence Quantus QRC Extraction completed successfully at 2019-Sep-12
[09/12 09:15:10    202s] 09:15:10 (2019-Sep-12 07:15:10 GMT).
[09/12 09:15:13    228s] *** qrc completed. ***
[09/12 09:15:13    228s] spefIn Option :  -starN -extended -rc_corner WC_rc /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_80.spef.gz 
[09/12 09:15:13    228s] Spef available for 1 corner(s) but not available for 1 corner(s). Spef reading will be triggered only after spef for all active RC Corners are available.
[09/12 09:15:13    228s] spefIn Option :  -starN -extended -rc_corner BC_rc /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_0.spef.gz 
[09/12 09:15:13    229s] Top-level spef file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_80.spef.gz'.
[09/12 09:15:13    229s] 
[09/12 09:15:13    229s] SPEF files for RC Corner WC_rc:
[09/12 09:15:13    229s] Top-level spef file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_0.spef.gz'.
[09/12 09:15:13    229s] 
[09/12 09:15:13    229s] SPEF files for RC Corner BC_rc:
[09/12 09:15:13    229s] Number of corners: 2
[09/12 09:15:13    229s] Start spef parsing (MEM=1405.59).
[09/12 09:15:13    229s] Number of parallel threads processing the nets is: 1
[09/12 09:15:13    229s] Maximum backlog used in parser: 50.
[09/12 09:15:13    229s] Reading multiple SPEF files in parallel.
[09/12 09:15:13    229s] RCDB /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_Qkbuwy.rcdb.d/mtm_Alu.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 1415.6M)
[09/12 09:15:13    229s] Creating parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_Qkbuwy.rcdb.d/mtm_Alu.rcdb.d' for storing RC.
[09/12 09:15:13    229s] SPEF file /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_0.spef.gz.
[09/12 09:15:13    229s] Number of Resistors     : 25578
[09/12 09:15:13    229s] Number of Ground Caps   : 19309
[09/12 09:15:13    229s] Number of Coupling Caps : 9582
[09/12 09:15:13    229s] 
[09/12 09:15:13    229s] SPEF file /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/tmp_qrc_07cL7T/mtm_Alu_WC_rc_80.spef.gz.
[09/12 09:15:13    229s] Number of Resistors     : 25578
[09/12 09:15:13    229s] Number of Ground Caps   : 19309
[09/12 09:15:13    229s] Number of Coupling Caps : 9582
[09/12 09:15:13    229s] 
[09/12 09:15:13    229s] RCDB /tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_Qkbuwy.rcdb.d/mtm_Alu.rcdb.d Creation Completed (CPU Time= 0:00:00.3  MEM= 1469.6M)
[09/12 09:15:13    229s] End spef parsing (MEM=1427.57 CPU=0:00:00.3 REAL=0:00:00.0).
[09/12 09:15:13    229s] Spef for RC Corner 'WC_rc' was previously specified. Dropping the previous specification.
[09/12 09:15:13    229s] Spef for RC Corner 'BC_rc' was previously specified. Dropping the previous specification.
[09/12 09:15:13    229s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1427.574M)
[09/12 09:15:13    229s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_Qkbuwy.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:15:13    229s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1427.574M)
[09/12 09:15:13    229s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/11_signoff_extraction.tcl
[09/12 09:15:13    229s] 0
[09/12 09:15:13    229s] @innovus 14> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/12_signoff_timing_check.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/12_signoff_timing_check.tcl
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:15:25    230s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:15:25    230s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:15:25    230s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:15:25    230s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:15:25    230s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:15:25    230s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:15:25    230s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:15:25    230s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:15:25    230s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:15:25    230s] }
[09/12 09:15:25    230s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 11: set_interactive_constraint_modes [all_constraint_modes -active]
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 12: set_propagated_clock [all_clocks]
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 14: set_db timing_analysis_async_checks async
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 17: set_distributed_hosts -local
[09/12 09:15:25    230s] The timeout for a remote job to respond is 30 seconds.
[09/12 09:15:25    230s] Submit command for task runs will be: local
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 20: set_multi_cpu_usage -local_cpu 1 -remote_host 1 -cpu_per_remote_host 1
[09/12 09:15:25    230s] @file(12_signoff_timing_check.tcl) 23: time_design_signoff \
[09/12 09:15:25    230s]     -report_dir $reportDir \
[09/12 09:15:25    230s]     -report_prefix 12_signoff_time \
[09/12 09:15:25    230s]     -report_only
[09/12 09:15:25    230s] *info: Tempus executable from /cad/SSV171/tools/bin
[09/12 09:15:25    230s] 
[09/12 09:15:25    230s] *info: Starting servers to calculate signoff timing ... : (mem=1427.6M)
[09/12 09:15:25    230s] 
[09/12 09:15:26    231s] Started resource monitoring for client processes; see ./host-monitor.log for details.
[09/12 09:15:26    231s] 1 more Tempus_Timing_Signoff_L 17.1 license (total 1 copies) checkout succeeded.
[09/12 09:15:26    231s] Using only 1 task. Distributed processing performance may be degraded.
[09/12 09:15:26    231s] /home/student/pziebinski/projekt/PPCU_ALU/pr
[09/12 09:15:35    232s] Connected to cadence212 41827 0 ( PID=209831 )
[09/12 09:15:37    232s] Refer to child logfile './timingReports/.seco.188330.091525.out/188330_0.log' for details.
[09/12 09:15:37    232s] ASYNC DV START ************************************
[09/12 09:15:39    232s] Batch mode processing for view/jobset 'WC_av' finished successfully. Number of views/jobsets remaining for further analysis is '1'.
[09/12 09:15:39    232s] Refer to child logfile './timingReports/.seco.188330.091525.out/188330_0.log' for details.
[09/12 09:15:42    233s] Batch mode processing for view/jobset 'BC_av' finished successfully. Number of views/jobsets remaining for further analysis is '0'.
[09/12 09:15:42    233s] Refer to child logfile './timingReports/.seco.188330.091525.out/188330_0.log' for details.
[09/12 09:15:43    233s] ASYNC DV END retVal = 0  ************************************
[09/12 09:15:43    233s] Distributed processing is complete.
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] *info: Finished calculating signoff timing: (totcpu=0:00:02.6, real=0:00:18.0, totCommandReal=0:00:18.0, mem=1437.5M) 
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] *info: 1 tpsl used during the creation of ecoTimingDB.
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] *info: Start generating timing report ... : (mem=1437.5M)
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] ----------------------------------------------------------------------------------
[09/12 09:15:43    233s]                       time_design_signoff Summary
[09/12 09:15:43    233s] ----------------------------------------------------------------------------------
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |     Setup mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |           WNS (ns):|    46.826 |    81.087 |    46.826 |    48.846 |       N/A |
[09/12 09:15:43    233s] |           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[09/12 09:15:43    233s] |    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |WC_av               |    46.826 |    81.087 |    46.826 |    48.846 |       N/A |
[09/12 09:15:43    233s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[09/12 09:15:43    233s] |                    |         0 |         0 |         0 |         0 |         0 |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] +----------------+-------------------------------+------------------+
[09/12 09:15:43    233s] |                |         Signal nets           |    Clock nets    |
[09/12 09:15:43    233s] |    DRVs        +------------------+------------+------------------+
[09/12 09:15:43    233s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[09/12 09:15:43    233s] +----------------+------------------+------------+------------------+
[09/12 09:15:43    233s] |   max_cap      |      0 (      0) |          0 |      0 (      0) |
[09/12 09:15:43    233s] |   max_tran     |      0 (      0) |          0 |      0 (      0) |
[09/12 09:15:43    233s] |   max_fanout   |      0 (      0) |          0 |      0 (      0) |
[09/12 09:15:43    233s] +----------------+------------------+------------+------------------+
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |      Hold mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |           WNS (ns):|     0.198 |     0.198 |    49.961 |    50.313 |       N/A |
[09/12 09:15:43    233s] |           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[09/12 09:15:43    233s] |    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] |BC_av               |     0.198 |     0.198 |    49.961 |    50.313 |       N/A |
[09/12 09:15:43    233s] |                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
[09/12 09:15:43    233s] |                    |         0 |         0 |         0 |         0 |         0 |
[09/12 09:15:43    233s] +--------------------+-----------+-----------+-----------+-----------+-----------+
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] *info: End generating timing report: (totcpu=0:00:00.0, real=0:00:00.0, totCommandReal=0:00:18.0, mem=1469.5M) 
[09/12 09:15:43    233s] 
[09/12 09:15:43    233s] Opening parasitic data file '/tmp/innovus_temp_188330_cadence212_pziebinski_MIxQWG/mtm_Alu_188330_Qkbuwy.rcdb.d/mtm_Alu.rcdb.d' for reading.
[09/12 09:15:43    233s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1489.5M)
[09/12 09:15:43    233s] UM: Capturing floorplan image ...
[09/12 09:15:43    233s] [hotspot] +------------+---------------+---------------+
[09/12 09:15:43    233s] [hotspot] |            |   max hotspot | total hotspot |
[09/12 09:15:43    233s] [hotspot] +------------+---------------+---------------+
[09/12 09:15:43    233s] [hotspot] max/total 6.00/24.00, big hotspot (>10) total 0.00
[09/12 09:15:43    233s] [hotspot] | normalized |          6.00 |         24.00 |
[09/12 09:15:43    233s] [hotspot] +------------+---------------+---------------+
[09/12 09:15:43    233s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 24.00 (area is in unit of 4 std-cell row bins)
[09/12 09:15:43    233s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1495.5M
[09/12 09:15:43    233s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1495.5M
[09/12 09:15:43    233s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1495.5M
[09/12 09:15:43    233s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.003, MEM:1495.5M
[09/12 09:15:43    233s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1495.5M
[09/12 09:15:43    233s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.004, MEM:1495.5M
[09/12 09:15:44    233s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[09/12 09:15:44    233s] UM:         34.49             93          0.000 ns         46.826 ns  signoff_time_design
[09/12 09:15:44    233s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/12_signoff_timing_check.tcl
[09/12 09:15:44    233s] @innovus 15> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/13_signoff_optimization.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/13_signoff_optimization.tcl
[09/12 09:15:49    234s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/13_signoff_optimization.tcl
[09/12 09:15:49    234s] @innovus 16> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/14_signoff_drc_lvs.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/14_signoff_drc_lvs.tcl
[09/12 09:15:57    234s] @file(14_signoff_drc_lvs.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:15:57    234s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:15:57    234s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:15:57    234s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:15:57    234s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:15:57    234s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:15:57    234s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:15:57    234s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:15:57    234s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:15:57    234s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:15:57    234s] }
[09/12 09:15:57    234s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:15:57    234s] @file(14_signoff_drc_lvs.tcl) 9: check_drc           -out_file $reportDir/14_check_drc.rpt
[09/12 09:15:57    234s] #-report ./timingReports/14_check_drc.rpt # string, default="", user setting
[09/12 09:15:57    234s]  *** Starting Verify DRC (MEM: 1495.5) ***
[09/12 09:15:57    234s] 
[09/12 09:15:57    234s]   VERIFY DRC ...... Starting Verification
[09/12 09:15:57    234s]   VERIFY DRC ...... Initializing
[09/12 09:15:57    234s]   VERIFY DRC ...... Deleting Existing Violations
[09/12 09:15:57    234s]   VERIFY DRC ...... Creating Sub-Areas
[09/12 09:15:57    234s]   VERIFY DRC ...... Using new threading
[09/12 09:15:57    234s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.640 176.640} 1 of 4
[09/12 09:15:58    234s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/12 09:15:58    234s]   VERIFY DRC ...... Sub-Area: {176.640 0.000 352.640 176.640} 2 of 4
[09/12 09:15:58    234s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/12 09:15:58    234s]   VERIFY DRC ...... Sub-Area: {0.000 176.640 176.640 346.240} 3 of 4
[09/12 09:15:58    235s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/12 09:15:58    235s]   VERIFY DRC ...... Sub-Area: {176.640 176.640 352.640 346.240} 4 of 4
[09/12 09:15:58    235s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s]   Verification Complete : 0 Viols.
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] @file(14_signoff_drc_lvs.tcl) 12: check_connectivity  -out_file $reportDir/14_check_connectivity.rpt
[09/12 09:15:58    235s] VERIFY_CONNECTIVITY use new engine.
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] ******** Start: VERIFY CONNECTIVITY ********
[09/12 09:15:58    235s] Start Time: Thu Sep 12 09:15:58 2019
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] Design Name: mtm_Alu
[09/12 09:15:58    235s] Database Units: 1000
[09/12 09:15:58    235s] Design Boundary: (0.0000, 0.0000) (352.6400, 346.2400)
[09/12 09:15:58    235s] Error Limit = 1000; Warning Limit = 50
[09/12 09:15:58    235s] Check all nets
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] Begin Summary 
[09/12 09:15:58    235s]   Found no problems or warnings.
[09/12 09:15:58    235s] End Summary
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] End Time: Thu Sep 12 09:15:58 2019
[09/12 09:15:58    235s] Time Elapsed: 0:00:00.0
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] ******** End: VERIFY CONNECTIVITY ********
[09/12 09:15:58    235s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/12 09:15:58    235s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[09/12 09:15:58    235s] 
[09/12 09:15:58    235s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/14_signoff_drc_lvs.tcl
[09/12 09:15:58    235s] @innovus 17> source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/15_final_data_save.tcl
#@ Begin verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/15_final_data_save.tcl
[09/12 09:16:03    235s] @file(15_final_data_save.tcl) 6: source tcl/00_common_settings.tcl
[09/12 09:16:03    235s] #@ Begin verbose source tcl/00_common_settings.tcl
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 10: set_db design_process_node 180
[09/12 09:16:03    235s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/12 09:16:03    235s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[09/12 09:16:03    235s] 	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
[09/12 09:16:03    235s] 	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
[09/12 09:16:03    235s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
[09/12 09:16:03    235s] Updating process node dependent CCOpt properties for the 180nm process node.
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 14: set reportDir ./timingReports
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
[09/12 09:16:03    235s] @file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
[09/12 09:16:03    235s]   if {[expr ! [file exists $dir]]} { file mkdir $dir }
[09/12 09:16:03    235s] }
[09/12 09:16:03    235s] #@ End verbose source tcl/00_common_settings.tcl
[09/12 09:16:03    235s] @file(15_final_data_save.tcl) 9: report_qor -format html -file $reportDir/15_qor.html
[09/12 09:16:03    235s] @file(15_final_data_save.tcl) 12: report_area -out_file $reportDir/15_area.rpt
[09/12 09:16:03    235s] @file(15_final_data_save.tcl) 20: write_db $resultDir/${DESIGN}_innovus
[09/12 09:16:03    236s] #% Begin write_db save design ... (date=09/12 09:16:03, mem=1050.2M)
[09/12 09:16:03    236s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:16:03    236s] The in-memory database contained RC information but was not saved. To save 
[09/12 09:16:03    236s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[09/12 09:16:03    236s] so it should only be saved when it is really desired.
[09/12 09:16:03    236s] % Begin Save netlist data ... (date=09/12 09:16:03, mem=1050.9M)
[09/12 09:16:03    236s] Writing Binary DB to ./RESULTS_PR/mtm_Alu_innovus/mtm_Alu.v.bin in single-threaded mode...
[09/12 09:16:03    236s] % End Save netlist data ... (date=09/12 09:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.0M, current mem=1051.0M)
[09/12 09:16:03    236s] % Begin Save AAE data ... (date=09/12 09:16:03, mem=1051.0M)
[09/12 09:16:03    236s] Saving AAE Data ...
[09/12 09:16:03    236s] % End Save AAE data ... (date=09/12 09:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.0M, current mem=1051.0M)
[09/12 09:16:03    236s] % Begin Save clock tree data ... (date=09/12 09:16:03, mem=1051.0M)
[09/12 09:16:03    236s] % End Save clock tree data ... (date=09/12 09:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.0M, current mem=1051.0M)
[09/12 09:16:03    236s] Saving preference file ./RESULTS_PR/mtm_Alu_innovus/gui.pref.tcl ...
[09/12 09:16:03    236s] Saving mode setting ...
[09/12 09:16:03    236s] Saving root attributes to be loaded post write_db ...
[09/12 09:16:03    236s] Saving global file ...
[09/12 09:16:03    236s] Saving root attributes to be loaded previous write_db ...
[09/12 09:16:03    236s] % Begin Save floorplan data ... (date=09/12 09:16:03, mem=1060.2M)
[09/12 09:16:03    236s] Saving floorplan file ...
[09/12 09:16:03    236s] % End Save floorplan data ... (date=09/12 09:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.2M, current mem=1060.2M)
[09/12 09:16:03    236s] Saving Drc markers ...
[09/12 09:16:03    236s] ... No Drc file written since there is no markers found.
[09/12 09:16:03    236s] % Begin Save placement data ... (date=09/12 09:16:03, mem=1060.2M)
[09/12 09:16:03    236s] ** Saving stdCellPlacement_binary (version# 1) ...
[09/12 09:16:03    236s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1497.5M) ***
[09/12 09:16:03    236s] % End Save placement data ... (date=09/12 09:16:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.2M, current mem=1060.2M)
[09/12 09:16:03    236s] % Begin Save routing data ... (date=09/12 09:16:03, mem=1060.2M)
[09/12 09:16:03    236s] Saving route file ...
[09/12 09:16:04    236s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1497.5M) ***
[09/12 09:16:04    236s] % End Save routing data ... (date=09/12 09:16:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=1060.2M, current mem=1060.2M)
[09/12 09:16:04    236s] Saving property file ./RESULTS_PR/mtm_Alu_innovus/mtm_Alu.prop
[09/12 09:16:04    236s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1497.5M) ***
[09/12 09:16:04    236s] #Saving pin access info...
[09/12 09:16:04    236s] #
[09/12 09:16:04    236s] % Begin Save power constraints data ... (date=09/12 09:16:04, mem=1060.2M)
[09/12 09:16:04    236s] % End Save power constraints data ... (date=09/12 09:16:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.2M, current mem=1060.2M)
[09/12 09:16:04    236s] Saving preRoute extracted patterns in file './RESULTS_PR/mtm_Alu_innovus/mtm_Alu.techData.gz' ...
[09/12 09:16:04    236s] Generated self-contained design mtm_Alu_innovus
[09/12 09:16:04    236s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/12 09:16:04    236s] #% End write_db save design ... (date=09/12 09:16:04, total cpu=0:00:00.9, real=0:00:01.0, peak res=1060.2M, current mem=1045.4M)
[09/12 09:16:04    236s] *** Message Summary: 0 warning(s), 0 error(s)
[09/12 09:16:04    236s] 
[09/12 09:16:04    236s] @file(15_final_data_save.tcl) 23: write_sdf \
[09/12 09:16:04    236s]     -edges noedge \
[09/12 09:16:04    236s]     -max_view WC_av \
[09/12 09:16:04    236s]     -min_view BC_av \
[09/12 09:16:04    236s]     $resultDir/${DESIGN}.sdf.gz
[09/12 09:16:04    236s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[09/12 09:16:04    236s] Starting SI iteration 1 using Infinite Timing Windows
[09/12 09:16:04    236s] Begin IPO call back ...
[09/12 09:16:04    237s] End IPO call back ...
[09/12 09:16:04    237s] #################################################################################
[09/12 09:16:04    237s] # Design Stage: PostRoute
[09/12 09:16:04    237s] # Design Name: mtm_Alu
[09/12 09:16:04    237s] # Design Mode: 180nm
[09/12 09:16:04    237s] # Analysis Mode: MMMC OCV 
[09/12 09:16:04    237s] # Parasitics Mode: SPEF/RCDB
[09/12 09:16:04    237s] # Signoff Settings: SI On 
[09/12 09:16:04    237s] #################################################################################
[09/12 09:16:04    237s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:16:04    237s] Setting infinite Tws ...
[09/12 09:16:04    237s] First Iteration Infinite Tw... 
[09/12 09:16:04    237s] Calculate early delays in OCV mode...
[09/12 09:16:04    237s] Calculate late delays in OCV mode...
[09/12 09:16:04    237s] Calculate late delays in OCV mode...
[09/12 09:16:04    237s] Calculate early delays in OCV mode...
[09/12 09:16:04    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 1555.8M, InitMEM = 1555.8M)
[09/12 09:16:04    237s] Start delay calculation (fullDC) (1 T). (MEM=1555.82)
[09/12 09:16:04    237s] End AAE Lib Interpolated Model. (MEM=1555.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:16:05    238s] Total number of fetched objects 1939
[09/12 09:16:05    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:16:05    238s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:16:06    238s] Total number of fetched objects 1939
[09/12 09:16:06    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:16:06    238s] AAE_INFO-618: Total number of nets in the design is 1948,  100.0 percent of the nets selected for SI analysis
[09/12 09:16:06    238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:16:06    238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:16:06    238s] End delay calculation. (MEM=1581.05 CPU=0:00:01.4 REAL=0:00:01.0)
[09/12 09:16:06    238s] End delay calculation (fullDC). (MEM=1581.05 CPU=0:00:01.5 REAL=0:00:02.0)
[09/12 09:16:06    238s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1581.1M) ***
[09/12 09:16:06    238s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1581.1M)
[09/12 09:16:06    238s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/12 09:16:06    238s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1581.1M)
[09/12 09:16:06    238s] Starting SI iteration 2
[09/12 09:16:06    238s] AAE_INFO: 1 threads acquired from CTE.
[09/12 09:16:06    238s] Calculate early delays in OCV mode...
[09/12 09:16:06    238s] Calculate late delays in OCV mode...
[09/12 09:16:06    238s] Calculate late delays in OCV mode...
[09/12 09:16:06    238s] Calculate early delays in OCV mode...
[09/12 09:16:06    238s] Start delay calculation (fullDC) (1 T). (MEM=1589.12)
[09/12 09:16:06    238s] End AAE Lib Interpolated Model. (MEM=1589.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/12 09:16:06    238s] Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 0. 
[09/12 09:16:06    238s] Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 0. 
[09/12 09:16:06    238s] Total number of fetched objects 1939
[09/12 09:16:06    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:16:06    238s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:16:06    238s] Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
[09/12 09:16:06    238s] Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 14. 
[09/12 09:16:06    238s] Total number of fetched objects 1939
[09/12 09:16:06    238s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[09/12 09:16:06    238s] AAE_INFO-618: Total number of nets in the design is 1948,  0.0 percent of the nets selected for SI analysis
[09/12 09:16:06    238s] End delay calculation. (MEM=1608.2 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:16:06    238s] End delay calculation (fullDC). (MEM=1608.2 CPU=0:00:00.0 REAL=0:00:00.0)
[09/12 09:16:06    238s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1608.2M) ***
[09/12 09:16:06    239s] @file(15_final_data_save.tcl) 46: write_netlist $resultDir/${DESIGN}.noPower.v.gz
[09/12 09:16:06    239s] Writing Netlist "./RESULTS_PR/mtm_Alu.noPower.v.gz" ...
[09/12 09:16:06    239s] @file(15_final_data_save.tcl) 58: set_db write_stream_label_all_pin_shape true
[09/12 09:16:06    239s] @file(15_final_data_save.tcl) 59: set_db write_stream_check_map_file true
[09/12 09:16:06    239s] @file(15_final_data_save.tcl) 60: write_stream $resultDir/${DESIGN}.gds.gz -map_file /cad/dk/umc180/SUS/UMC_18_CMOS.layermap
[09/12 09:16:06    239s] Parse map file...
[09/12 09:16:06    239s] **ERROR: (IMPOGDS-1556):	 Line 324: Incorrect map            
[09/12 09:16:06    239s] ....Check the number of fields on this line
[09/12 09:16:06    239s] Writing GDSII file ...
[09/12 09:16:06    239s] 	****** db unit per micron = 1000 ******
[09/12 09:16:06    239s] 	****** output gds2 file unit per micron = 1000 ******
[09/12 09:16:06    239s] 	****** unit scaling factor = 1 ******
[09/12 09:16:06    239s] Output for instance
[09/12 09:16:06    239s] Output for bump
[09/12 09:16:06    239s] Output for physical terminals
[09/12 09:16:06    239s] Output for logical terminals
[09/12 09:16:06    239s] Output for regular nets
[09/12 09:16:06    239s] Output for special nets and metal fills
[09/12 09:16:06    239s] Output for via structure generation
[09/12 09:16:06    239s] Statistics for GDS generated (version 3)
[09/12 09:16:06    239s] ----------------------------------------
[09/12 09:16:06    239s] Stream Out Layer Mapping Information:
[09/12 09:16:06    239s] GDS Layer Number          GDS Layer Name
[09/12 09:16:06    239s] ----------------------------------------
[09/12 09:16:06    239s]     46                        LEFOVERLAP
[09/12 09:16:06    239s]     46                               ME1
[09/12 09:16:06    239s]     101                              ME1
[09/12 09:16:06    239s]     47                               VI1
[09/12 09:16:06    239s]     48                               ME2
[09/12 09:16:06    239s]     102                              ME2
[09/12 09:16:06    239s]     49                               VI2
[09/12 09:16:06    239s]     50                               ME3
[09/12 09:16:06    239s]     103                              ME3
[09/12 09:16:06    239s]     51                               VI3
[09/12 09:16:06    239s]     52                               ME4
[09/12 09:16:06    239s]     104                              ME4
[09/12 09:16:06    239s]     53                               VI4
[09/12 09:16:06    239s]     54                               ME5
[09/12 09:16:06    239s]     105                              ME5
[09/12 09:16:06    239s]     55                               VI5
[09/12 09:16:06    239s]     56                               ME6
[09/12 09:16:06    239s]     106                              ME6
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Stream Out Information Processed for GDS version 3:
[09/12 09:16:06    239s] Units: 1000 DBU
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Object                             Count
[09/12 09:16:06    239s] ----------------------------------------
[09/12 09:16:06    239s] Instances                           4741
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Ports/Pins                            20
[09/12 09:16:06    239s]     metal layer ME3                    4
[09/12 09:16:06    239s]     metal layer ME4                   16
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Nets                               26368
[09/12 09:16:06    239s]     metal layer ME1                   31
[09/12 09:16:06    239s]     metal layer ME2                16139
[09/12 09:16:06    239s]     metal layer ME3                10198
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                  10743
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Special Nets                         500
[09/12 09:16:06    239s]     metal layer ME1                  480
[09/12 09:16:06    239s]     metal layer ME3                    8
[09/12 09:16:06    239s]     metal layer ME4                   10
[09/12 09:16:06    239s]     metal layer ME5                    2
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                   1304
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Metal Fills                            0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Metal FillOPCs                         0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Text                                   0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Blockages                              0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Custom Text                            0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Custom Box                             0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Trim Metal                             0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] ------------------------------------------------------------
[09/12 09:16:06    239s] The below objects exist in innovus database, but they are not 
[09/12 09:16:06    239s] mapped to gds file, please verify the layer map file to 
[09/12 09:16:06    239s] confirm it is expected.:
[09/12 09:16:06    239s] Lef Layer Name      Object Type                      Comment
[09/12 09:16:06    239s] ------------------------------------------------------------
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] ------------------------------------------------------------
[09/12 09:16:06    239s] The below objects exist in innovus database, but they are not 
[09/12 09:16:06    239s] streamed out to gds file.:
[09/12 09:16:06    239s] Object                             Count
[09/12 09:16:06    239s] ------------------------------------------------------------
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Ports/Pins                             0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Nets                                   0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Special Nets                           0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Metal Fills                            0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Metal FillOPCs                         0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s]     Via Instances                      0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Vias                                   0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Text                                   0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Blockages                              0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Custom                                 0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] Trim Metal                             0
[09/12 09:16:06    239s] 
[09/12 09:16:06    239s] ######Streamout is finished!
[09/12 09:16:06    239s] #@ End verbose source /student/pziebinski/projekt/PPCU_ALU/pr/tcl/15_final_data_save.tcl
[09/12 09:16:06    239s] 0
[09/12 09:16:06    239s] @innovus 18> exit

[09/12 09:16:17    240s] *** Memory Usage v#1 (Current mem = 1494.789M, initial mem = 242.371M) ***
[09/12 09:16:17    240s] 
[09/12 09:16:17    240s] *** Summary of all messages that are not suppressed in this session:
[09/12 09:16:17    240s] Severity  ID               Count  Summary                                  
[09/12 09:16:17    240s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/12 09:16:17    240s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[09/12 09:16:17    240s] WARNING   IMPLF-117            1  Layer %s wireExtension is less than 1/2 ...
[09/12 09:16:17    240s] ERROR     IMPOGDS-1556         1   Line %d: Incorrect map %s....Check the ...
[09/12 09:16:17    240s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[09/12 09:16:17    240s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/12 09:16:17    240s] WARNING   IMPVL-159          196  Pin '%s' of cell '%s' is defined in LEF ...
[09/12 09:16:17    240s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/12 09:16:17    240s] WARNING   IMPSR-4302           1  Cap-table is found in the design, so the...
[09/12 09:16:17    240s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[09/12 09:16:17    240s] WARNING   IMPSP-5123           1  Cell %s is not found.                    
[09/12 09:16:17    240s] WARNING   IMPSP-5237           1  Only %s cell is specified in this string...
[09/12 09:16:17    240s] WARNING   IMPSP-5239           1  Only %s cell is auto-selected from the s...
[09/12 09:16:17    240s] WARNING   IMPCCOPT-1041        3  The cts_source_output_max_transition_tim...
[09/12 09:16:17    240s] WARNING   IMPCCOPT-1361       15  Routing configuration for %s nets in clo...
[09/12 09:16:17    240s] WARNING   IMPCCOPT-1182        3  The cts_clock_gating_cells property has ...
[09/12 09:16:17    240s] WARNING   IMPCCOPT-5067     6499  Top layer net attribute %d is higher tha...
[09/12 09:16:17    240s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[09/12 09:16:17    240s] WARNING   IMPTCM-77           28  Option "%s" for command %s is obsolete a...
[09/12 09:16:17    240s] WARNING   SDF-808              1  The software is currently operating in a...
[09/12 09:16:17    240s] WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
[09/12 09:16:17    240s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[09/12 09:16:17    240s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[09/12 09:16:17    240s] *** Message Summary: 6782 warning(s), 1 error(s)
[09/12 09:16:17    240s] 
[09/12 09:16:17    240s] --- Ending "Innovus" (totcpu=0:04:00, real=0:07:29, mem=1494.8M) ---
