$date
	Sat Dec 31 22:58:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_detector_tb $end
$var wire 1 ! match $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 5 % S0 $end
$var parameter 5 & S1 $end
$var parameter 5 ' S2 $end
$var parameter 5 ( S3 $end
$var parameter 5 ) S4 $end
$var parameter 5 * S5 $end
$var parameter 5 + S6 $end
$var parameter 5 , S7 $end
$var parameter 5 - S8 $end
$var reg 1 ! match $end
$var reg 5 . next_state [4:0] $end
$var reg 5 / state [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10001 -
b1111 ,
b1100 +
b1010 *
b1000 )
b110 (
b100 '
b10 &
b0 %
$end
#0
$dumpvars
b0 /
b10 .
1$
1#
0"
0!
$end
#5
b10 .
b10 /
0$
1"
#10
b1000 .
0"
0#
#15
b1100 .
b1000 /
1"
#20
b110 .
0"
1#
#25
b1010 .
b110 /
1"
#30
b1000 .
0"
0#
#35
b1100 .
b1000 /
1"
#40
0"
#45
b100 .
b1100 /
1"
#50
b10001 .
0"
1#
#55
1!
b1010 .
b10001 /
1"
#60
1!
b1000 .
0"
0#
#65
0!
b1100 .
b1000 /
1"
#70
b110 .
0"
1#
#75
b1010 .
b110 /
1"
#80
0"
#85
b10 .
b1010 /
1"
#90
b1111 .
0"
0#
#95
1!
b1100 .
b1111 /
1"
#100
0"
#105
0!
b100 .
b1100 /
1"
#110
b10001 .
0"
1#
#115
1!
b1010 .
b10001 /
1"
#120
1!
b1000 .
0"
0#
#125
0!
b1100 .
b1000 /
1"
#130
0"
#135
b100 .
b1100 /
1"
#140
b10001 .
0"
1#
#145
1!
b1010 .
b10001 /
1"
#150
0"
#155
0!
b10 .
b1010 /
1"
#160
b1111 .
0"
0#
#165
1!
b1100 .
b1111 /
1"
#170
1!
b1000 .
0"
1#
#175
0!
b110 .
b1000 /
1"
#180
0"
#185
b1010 .
b110 /
1"
#190
0"
#195
b10 .
b1010 /
1"
#200
0"
