{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730710971272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730710971272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 16:02:51 2024 " "Processing started: Mon Nov 04 16:02:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730710971272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710971272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710971272 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1730710972019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_5lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_5lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_5lr " "Found entity 1: sram_IS61WV25616_controller_32b_5lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_5lr.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/sram_IS61WV25616_controller_32b_5lr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_3lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_3lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_3lr " "Found entity 1: sram_IS61WV25616_controller_32b_3lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_3lr.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/sram_IS61WV25616_controller_32b_3lr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier immgen.sv(17) " "Verilog HDL syntax error at immgen.sv(17) near text: \";\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../00_src/immgen.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/immgen.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "immgen immgen.sv(2) " "Ignored design unit \"immgen\" at immgen.sv(2) due to previous errors" {  } { { "../00_src/immgen.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/immgen.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/immgen.sv 0 0 " "Found 0 design units, including 0 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/immgen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/compare_32bit_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/compare_32bit_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_32bit_s " "Found entity 1: compare_32bit_s" {  } { { "../00_src/compare_32bit_s.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/compare_32bit_s.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../00_src/comparator.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../00_src/barrel_shifter.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/barrel_shifter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979379 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/SDRAM.sv " "Can't analyze file -- file ../00_src/SDRAM.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730710979379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_adder " "Found entity 1: ksa_adder" {  } { { "../00_src/ksa_adder.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ksa_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv 3 3 " "Found 3 design units, including 3 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pg_block " "Found entity 1: pg_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""} { "Info" "ISGN_ENTITY_NAME" "2 fco_block " "Found entity 2: fco_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum_block " "Found entity 3: sum_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../00_src/add_sub.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../00_src/PC.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../00_src/brc.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730710979399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979399 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730710979519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 04 16:02:59 2024 " "Processing ended: Mon Nov 04 16:02:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730710979519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730710979519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730710979519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730710979519 ""}
