Analysis & Elaboration report for entrega4
Wed Oct 30 08:42:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: registradorGenerico:PC
  5. Parameter Settings for User Entity Instance: somadorGenerico:ADDER
  6. Parameter Settings for User Entity Instance: ROM:ROM1
  7. Parameter Settings for User Entity Instance: bancoRegistradores:BR1
  8. Parameter Settings for User Entity Instance: ula:ULA1
  9. Parameter Settings for User Entity Instance: extensorSinal:EXTS
 10. Parameter Settings for User Entity Instance: mux2x1:MUX1
 11. Parameter Settings for User Entity Instance: RAM:RAM
 12. Parameter Settings for User Entity Instance: mux2x1:MUX2
 13. Analysis & Elaboration Settings
 14. Port Connectivity Checks: "ROM:ROM1"
 15. Port Connectivity Checks: "somadorGenerico:ADDER"
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Oct 30 08:42:48 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; entrega4                                    ;
; Top-level Entity Name              ; topLevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:ADDER ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:ROM1 ;
+-----------------+-------+-----------------------------+
; Parameter Name  ; Value ; Type                        ;
+-----------------+-------+-----------------------------+
; datawidth       ; 32    ; Signed Integer              ;
; addrwidth       ; 32    ; Signed Integer              ;
; memoryaddrwidth ; 6     ; Signed Integer              ;
+-----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores:BR1 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; larguradados        ; 32    ; Signed Integer                        ;
; larguraendbancoregs ; 5     ; Signed Integer                        ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula:ULA1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extensorSinal:EXTS ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:MUX1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; dataw          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; datawidth      ; 32    ; Signed Integer              ;
; addrwidth      ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:MUX2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; dataw          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; topLevel           ; entrega4           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM:ROM1"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dado[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "somadorGenerico:ADDER" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; entradaa[31..3] ; Input ; Info     ; Stuck at GND ;
; entradaa[1..0]  ; Input ; Info     ; Stuck at GND ;
; entradaa[2]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 30 08:42:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off entrega4 -c entrega4 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-arch_MUX File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/mux2x1.vhd Line: 29
    Info (12023): Found entity 1: mux2x1 File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/mux2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-ulaula File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/ULA.vhd Line: 21
    Info (12023): Found entity 1: ula File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-assincrona File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/ROM.vhd Line: 15
    Info (12023): Found entity 1: ROM File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/bancoRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: topLevel-arch File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 16
    Info (12023): Found entity 1: topLevel File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detectorborda.vhd
    Info (12022): Found design unit 1: detectorBorda-bordaSubida File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/detectorBorda.vhd Line: 10
    Info (12023): Found entity 1: detectorBorda File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/detectorBorda.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extensorsinal.vhd
    Info (12022): Found design unit 1: extensorSinal-arch_extensorSinal File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/extensorSinal.vhd Line: 17
    Info (12023): Found entity 1: extensorSinal File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/extensorSinal.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-rtl File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/RAM.vhd Line: 20
    Info (12023): Found entity 1: RAM File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/RAM.vhd Line: 5
Info (12127): Elaborating entity "topLevel" for the top level hierarchy
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 35
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:ADDER" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 44
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM1" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 51
Warning (10541): VHDL Signal Declaration warning at ROM.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/ROM.vhd Line: 18
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:BR1" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 58
Info (12128): Elaborating entity "ula" for hierarchy "ula:ULA1" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 70
Info (12128): Elaborating entity "detectorBorda" for hierarchy "detectorBorda:DB1" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 79
Info (12128): Elaborating entity "extensorSinal" for hierarchy "extensorSinal:EXTS" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 93
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:MUX1" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 102
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM" File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/topLevel.vhd Line: 113
Warning (10639): VHDL warning at RAM.vhd(23): constant value overflow File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/RAM.vhd Line: 23
Warning (10445): VHDL Subtype or Type Declaration warning at RAM.vhd(23): subtype or type has null range File: C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/descomp/Mips/Entrega Tipo I/RAM.vhd Line: 23
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Wed Oct 30 08:42:48 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


