$date
	Tue May 11 23:20:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jk_ff_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$var reg 1 ' set $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & reset $end
$var wire 1 ' set $end
$var reg 1 " q $end
$var reg 1 ! qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
1#
x"
x!
$end
#5
0!
1"
1&
1'
0%
1$
0#
#10
1#
#15
1!
0"
1%
0$
0#
#20
1#
#25
0%
0#
#30
1#
#35
0!
1"
1%
1$
0#
#40
1#
#45
0%
0$
0#
#50
1#
#55
1!
0"
0&
1%
1$
0#
#60
1#
#65
0!
1"
1&
0'
0#
#70
1#
#75
0&
0#
#80
1#
#85
1!
0"
1'
0#
#90
1#
#92
0!
1"
0'
#97
