###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-07.ucsd.edu)
#  Generated on:      Mon Feb 20 13:59:36 2023
#  Design:            add
#  Command:           defOut -netlist -routing add.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN add ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postRoute" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 30.8000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 28.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 81600 76000 ) ;

ROW CORE_ROW_0 core 20000 20000 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 20000 23600 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 20000 27200 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 20000 30800 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 20000 34400 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 core 20000 38000 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 core 20000 41600 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 core 20000 45200 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 core 20000 48800 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 core 20000 52400 N DO 104 BY 1 STEP 400 0
 ;

TRACKS Y 800 DO 47 STEP 1600 LAYER M8 ;
TRACKS X 1000 DO 51 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 204 STEP 400 LAYER M7 ;
TRACKS Y 800 DO 47 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M6 ;
TRACKS X 200 DO 204 STEP 400 LAYER M6 ;
TRACKS X 200 DO 204 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M4 ;
TRACKS X 200 DO 204 STEP 400 LAYER M4 ;
TRACKS X 200 DO 204 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M2 ;
TRACKS X 200 DO 204 STEP 400 LAYER M2 ;
TRACKS X 200 DO 204 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M1 ;

GCELLGRID Y 76010 DO 1 STEP 3810 ;
GCELLGRID Y 12200 DO 11 STEP 6000 ;
GCELLGRID Y -10 DO 2 STEP 6210 ;
GCELLGRID X 81610 DO 1 STEP 3610 ;
GCELLGRID X 12000 DO 12 STEP 6000 ;
GCELLGRID X -10 DO 2 STEP 6010 ;

VIAS 11 ;
- VIAGEN12_1
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 140 140 140
 + ROWCOL 13 13
 ;
- VIAGEN34_1
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN23_1
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN12_2
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN12_3
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
- VIAGEN23_2
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
- VIAGEN34_2
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
- VIAGEN12_4
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 0 140 0
 + ROWCOL 2 13
 ;
- VIAGEN12_5
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 150 0 150 0
 + ROWCOL 2 9
 ;
- VIAGEN23_3
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 150 0 150 0
 + ROWCOL 2 9
 ;
- VIAGEN34_3
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 265 0 265 0
 + ROWCOL 2 9
 + OFFSET -5 0 -5 0
 ;
END VIAS

COMPONENTS 83 ;
- z_q_reg_3_ DFQD1 + PLACED ( 30000 48800 ) FS + WEIGHT 1
 ;
- z_q_reg_2_ DFQD1 + PLACED ( 31200 52400 ) N + WEIGHT 1
 ;
- z_q_reg_1_ DFQD1 + PLACED ( 20800 48800 ) FS + WEIGHT 1
 ;
- z_q_reg_0_ DFQD1 + PLACED ( 20800 45200 ) N + WEIGHT 1
 ;
- x_q_reg_3_ DFQD1 + PLACED ( 41600 23600 ) N + WEIGHT 1
 ;
- x_q_reg_2_ DFQD1 + PLACED ( 20800 23600 ) N + WEIGHT 1
 ;
- x_q_reg_1_ DFQD1 + PLACED ( 20800 20000 ) FS + WEIGHT 1
 ;
- x_q_reg_0_ DFQD1 + PLACED ( 31200 23600 ) FN + WEIGHT 1
 ;
- y_q_reg_3_ DFQD1 + PLACED ( 29600 41600 ) FS + WEIGHT 1
 ;
- y_q_reg_2_ DFQD1 + PLACED ( 20800 41600 ) FS + WEIGHT 1
 ;
- y_q_reg_1_ DFQD1 + PLACED ( 20800 38000 ) N + WEIGHT 1
 ;
- y_q_reg_0_ DFQD1 + PLACED ( 20800 27200 ) FS + WEIGHT 1
 ;
- out_reg_0_ DFQD1 + PLACED ( 53200 45200 ) N + WEIGHT 1
 ;
- out_reg_2_ DFQD1 + PLACED ( 53200 38000 ) N + WEIGHT 1
 ;
- out_reg_3_ DFQD1 + PLACED ( 53200 34400 ) FS + WEIGHT 1
 ;
- out_reg_5_ DFQD1 + PLACED ( 50800 23600 ) N + WEIGHT 1
 ;
- out_reg_4_ DFQD1 + PLACED ( 53200 30800 ) N + WEIGHT 1
 ;
- out_reg_1_ DFQD1 + PLACED ( 53200 41600 ) FS + WEIGHT 1
 ;
- intadd_0_U4 FA1D0 + PLACED ( 22800 34400 ) FS
 ;
- intadd_0_U3 FA1D0 + PLACED ( 34400 34400 ) FS
 ;
- intadd_0_U2 FA1D0 + PLACED ( 42400 41600 ) FS
 ;
- U13 IAO21D0 + PLACED ( 48400 30800 ) N
 ;
- U14 CKAN2D0 + PLACED ( 48400 34400 ) FS
 ;
- U15 CKAN2D0 + PLACED ( 37200 30800 ) FN
 ;
- U16 IAO21D0 + PLACED ( 42400 30800 ) N
 ;
- U17 FA1D0 + PLACED ( 32400 27200 ) FS
 ;
- U18 FA1D0 + PLACED ( 30000 38000 ) N
 ;
- U19 FA1D0 + PLACED ( 40000 38000 ) N
 ;
- FILLER__1_1 DCAP32 + SOURCE DIST + PLACED ( 28400 20000 ) FS
 ;
- FILLER__1_2 DCAP32 + SOURCE DIST + PLACED ( 41200 20000 ) FS
 ;
- FILLER__1_3 DCAP16 + SOURCE DIST + PLACED ( 54000 20000 ) FS
 ;
- FILLER__1_4 DCAP + SOURCE DIST + PLACED ( 60400 20000 ) FS
 ;
- FILLER__1_5 DCAP4 + SOURCE DIST + PLACED ( 28400 23600 ) N
 ;
- FILLER__1_6 DCAP + SOURCE DIST + PLACED ( 30000 23600 ) N
 ;
- FILLER__1_7 DCAP4 + SOURCE DIST + PLACED ( 38800 23600 ) N
 ;
- FILLER__1_8 DCAP + SOURCE DIST + PLACED ( 40400 23600 ) N
 ;
- FILLER__1_9 DCAP4 + SOURCE DIST + PLACED ( 49200 23600 ) N
 ;
- FILLER__1_10 DCAP8 + SOURCE DIST + PLACED ( 58400 23600 ) N
 ;
- FILLER__1_11 DCAP4 + SOURCE DIST + PLACED ( 28400 27200 ) FS
 ;
- FILLER__1_12 DCAP + SOURCE DIST + PLACED ( 30000 27200 ) FS
 ;
- FILLER__1_13 DCAP + SOURCE DIST + PLACED ( 31200 27200 ) FS
 ;
- FILLER__1_14 DCAP32 + SOURCE DIST + PLACED ( 42400 27200 ) FS
 ;
- FILLER__1_15 DCAP16 + SOURCE DIST + PLACED ( 55200 27200 ) FS
 ;
- FILLER__1_16 DCAP32 + SOURCE DIST + PLACED ( 20000 30800 ) N
 ;
- FILLER__1_17 DCAP8 + SOURCE DIST + PLACED ( 32800 30800 ) N
 ;
- FILLER__1_18 DCAP + SOURCE DIST + PLACED ( 36000 30800 ) N
 ;
- FILLER__1_19 DCAP4 + SOURCE DIST + PLACED ( 39600 30800 ) N
 ;
- FILLER__1_20 DCAP + SOURCE DIST + PLACED ( 41200 30800 ) N
 ;
- FILLER__1_21 DCAP8 + SOURCE DIST + PLACED ( 45200 30800 ) N
 ;
- FILLER__1_22 DCAP + SOURCE DIST + PLACED ( 51200 30800 ) N
 ;
- FILLER__1_23 DCAP4 + SOURCE DIST + PLACED ( 20000 34400 ) FS
 ;
- FILLER__1_24 DCAP + SOURCE DIST + PLACED ( 21600 34400 ) FS
 ;
- FILLER__1_25 DCAP4 + SOURCE DIST + PLACED ( 32800 34400 ) FS
 ;
- FILLER__1_26 DCAP4 + SOURCE DIST + PLACED ( 44400 34400 ) FS
 ;
- FILLER__1_27 DCAP + SOURCE DIST + PLACED ( 46000 34400 ) FS
 ;
- FILLER__1_28 DCAP + SOURCE DIST + PLACED ( 47200 34400 ) FS
 ;
- FILLER__1_29 DCAP + SOURCE DIST + PLACED ( 50800 34400 ) FS
 ;
- FILLER__1_30 DCAP + SOURCE DIST + PLACED ( 52000 34400 ) FS
 ;
- FILLER__1_31 DCAP4 + SOURCE DIST + PLACED ( 28400 38000 ) N
 ;
- FILLER__1_32 DCAP8 + SOURCE DIST + PLACED ( 50000 38000 ) N
 ;
- FILLER__1_33 DCAP + SOURCE DIST + PLACED ( 28400 41600 ) FS
 ;
- FILLER__1_34 DCAP4 + SOURCE DIST + PLACED ( 37200 41600 ) FS
 ;
- FILLER__1_35 DCAP + SOURCE DIST + PLACED ( 38800 41600 ) FS
 ;
- FILLER__1_36 DCAP + SOURCE DIST + PLACED ( 40000 41600 ) FS
 ;
- FILLER__1_37 DCAP + SOURCE DIST + PLACED ( 41200 41600 ) FS
 ;
- FILLER__1_38 DCAP32 + SOURCE DIST + PLACED ( 28400 45200 ) N
 ;
- FILLER__1_39 DCAP16 + SOURCE DIST + PLACED ( 41200 45200 ) N
 ;
- FILLER__1_40 DCAP8 + SOURCE DIST + PLACED ( 47600 45200 ) N
 ;
- FILLER__1_41 DCAP + SOURCE DIST + PLACED ( 50800 45200 ) N
 ;
- FILLER__1_42 DCAP + SOURCE DIST + PLACED ( 52000 45200 ) N
 ;
- FILLER__1_43 DCAP4 + SOURCE DIST + PLACED ( 28400 48800 ) FS
 ;
- FILLER__1_44 DCAP32 + SOURCE DIST + PLACED ( 37600 48800 ) FS
 ;
- FILLER__1_45 DCAP16 + SOURCE DIST + PLACED ( 50400 48800 ) FS
 ;
- FILLER__1_46 DCAP8 + SOURCE DIST + PLACED ( 56800 48800 ) FS
 ;
- FILLER__1_47 DCAP4 + SOURCE DIST + PLACED ( 60000 48800 ) FS
 ;
- FILLER__1_48 DCAP16 + SOURCE DIST + PLACED ( 20000 52400 ) N
 ;
- FILLER__1_49 DCAP8 + SOURCE DIST + PLACED ( 26400 52400 ) N
 ;
- FILLER__1_50 DCAP4 + SOURCE DIST + PLACED ( 29600 52400 ) N
 ;
- FILLER__1_51 DCAP32 + SOURCE DIST + PLACED ( 38800 52400 ) N
 ;
- FILLER__1_52 DCAP16 + SOURCE DIST + PLACED ( 51600 52400 ) N
 ;
- FILLER__1_53 DCAP + SOURCE DIST + PLACED ( 58000 52400 ) N
 ;
- FILLER__1_54 DCAP + SOURCE DIST + PLACED ( 59200 52400 ) N
 ;
- FILLER__1_55 DCAP + SOURCE DIST + PLACED ( 60400 52400 ) N
 ;
END COMPONENTS

PINS 19 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 18400 ) E ;
- out[5] + NET out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 30400 ) W ;
- out[4] + NET out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 33600 ) W ;
- out[3] + NET out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 36800 ) W ;
- out[2] + NET out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 40000 ) W ;
- out[1] + NET out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 43200 ) W ;
- out[0] + NET out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 81600 46400 ) W ;
- x[3] + NET x[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 31200 ) E ;
- x[2] + NET x[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 28000 ) E ;
- x[1] + NET x[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 24800 ) E ;
- x[0] + NET x[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 21600 ) E ;
- y[3] + NET y[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 44000 ) E ;
- y[2] + NET y[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 40800 ) E ;
- y[1] + NET y[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 37600 ) E ;
- y[0] + NET y[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 34400 ) E ;
- z[3] + NET z[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 56800 ) E ;
- z[2] + NET z[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 53600 ) E ;
- z[1] + NET z[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 50400 ) E ;
- z[0] + NET z[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M1 ( -90 0 ) ( 90 940 )
  + PLACED ( 0 47200 ) E ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED M2 6000 + SHAPE RING ( 5000 2000 ) ( * 74000 )
    NEW M2 6000 + SHAPE RING ( 76600 2000 ) ( * 74000 )
    NEW M1 6000 + SHAPE RING ( 2000 5000 ) ( 79600 * )
    NEW M1 6000 + SHAPE RING ( 2000 71000 ) ( 79600 * )
    NEW M4 4000 + SHAPE STRIPE ( 38000 2000 ) ( * 74000 )
    NEW M4 4000 + SHAPE STRIPE ( 59600 2000 ) ( * 74000 )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 20000 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 27200 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 34400 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 41600 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 48800 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 56000 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 20000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 27200 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 34400 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 41600 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 48800 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 56000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 20000 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 27200 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 34400 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 41600 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 48800 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 56000 ) ( 79600 * )
    NEW M2 0 + SHAPE RING ( 5000 5000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 5000 71000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 76600 5000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 76600 71000 ) VIAGEN12_1
    NEW M4 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN12_2
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN12_3
    NEW M2 0 + SHAPE COREWIRE ( 5000 20000 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 5000 27200 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 5000 34400 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 5000 41600 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 5000 48800 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 5000 56000 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 76600 20000 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 20000 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 20000 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 20000 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 27200 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 27200 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 27200 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 27200 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 34400 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 34400 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 34400 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 34400 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 41600 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 41600 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 41600 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 41600 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 48800 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 48800 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 48800 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 48800 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 56000 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 59810 56000 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 59690 56000 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 59690 56000 ) VIAGEN12_5
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED M2 6000 + SHAPE RING ( 15000 12000 ) ( * 64000 )
    NEW M2 6000 + SHAPE RING ( 66600 12000 ) ( * 64000 )
    NEW M1 6000 + SHAPE RING ( 12000 15000 ) ( 69600 * )
    NEW M1 6000 + SHAPE RING ( 12000 61000 ) ( 69600 * )
    NEW M4 4000 + SHAPE STRIPE ( 22000 12000 ) ( * 64000 )
    NEW M4 4000 + SHAPE STRIPE ( 43600 12000 ) ( * 64000 )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 23600 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 30800 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 38000 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 45200 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 52400 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 52400 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 45200 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 38000 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 30800 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 23600 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 52400 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 45200 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 38000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 30800 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 23600 ) ( 20000 * )
    NEW M2 0 + SHAPE RING ( 15000 15000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 15000 61000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 66600 15000 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 66600 61000 ) VIAGEN12_1
    NEW M4 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN12_2
    NEW M4 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN34_1
    NEW M3 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN12_2
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN12_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN34_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN23_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN12_3
    NEW M2 0 + SHAPE COREWIRE ( 66600 52400 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 66600 45200 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 66600 38000 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 66600 30800 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 66600 23600 ) VIAGEN12_4
    NEW M2 0 + SHAPE COREWIRE ( 15000 52400 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 21800 52400 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 21910 52400 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 21910 52400 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 45200 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 21800 45200 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 21910 45200 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 21910 45200 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 38000 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 21800 38000 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 21910 38000 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 21910 38000 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 30800 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 21800 30800 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 21910 30800 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 21910 30800 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 23600 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 21800 23600 ) VIAGEN34_3
    NEW M3 0 + SHAPE COREWIRE ( 21910 23600 ) VIAGEN23_3
    NEW M2 0 + SHAPE COREWIRE ( 21910 23600 ) VIAGEN12_5
  + USE GROUND
 ;
END SPECIALNETS

NETS 47 ;
- clk
  ( PIN clk ) ( out_reg_1_ CP ) ( out_reg_4_ CP ) ( out_reg_5_ CP )
  ( out_reg_3_ CP ) ( out_reg_2_ CP ) ( out_reg_0_ CP ) ( y_q_reg_0_ CP )
  ( y_q_reg_1_ CP ) ( y_q_reg_2_ CP ) ( y_q_reg_3_ CP ) ( x_q_reg_0_ CP )
  ( x_q_reg_1_ CP ) ( x_q_reg_2_ CP ) ( x_q_reg_3_ CP ) ( z_q_reg_0_ CP )
  ( z_q_reg_1_ CP ) ( z_q_reg_2_ CP ) ( z_q_reg_3_ CP )
  + ROUTED M2 ( 53400 42000 ) ( * 43200 ) VIA12_2cut_HN
    NEW M4 ( 53400 25200 ) ( * 32400 ) VIA34_2cut_N
    NEW M4 ( 31400 50400 ) ( * 54000 ) VIA34_2cut_S
    NEW M3 ( 18600 50400 ) ( 21000 * ) VIA23_2cut_E
    NEW M3 ( 18600 46800 ) ( 21000 * ) VIA23_2cut_W
    NEW M3 ( 18600 43200 ) ( 21000 * ) VIA23_2cut_E
    NEW M3 ( 18600 39600 ) ( 21000 * ) VIA23_2cut_W
    NEW M6 ( 21000 22000 ) ( * 39200 ) VIA56_2cut_W
    NEW M3 ( 18600 28800 ) ( 21000 * ) VIA23_2cut_W
    NEW M3 ( 18600 25200 ) ( 21000 * ) VIA23_2cut_E
    NEW M3 ( 18600 22000 ) ( 21000 * ) VIA23_2cut_W
    NEW M4 ( 18600 39200 ) ( * 39600 ) VIA34_2cut_E
    NEW M4 ( 18600 22000 ) ( * 25200 ) VIA34_2cut_E
    NEW M5 ( 600 22000 ) ( 18600 * ) VIA45_2cut_E
    NEW M4 ( 600 18800 ) ( * 22000 ) VIA45_2cut_E
    NEW M2 ( 600 18800 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 600 18800 ) RECT ( 0 -100 860 100 )
    NEW M4 ( 18600 39200 ) RECT ( -100 -460 100 0 )
    NEW M2 ( 21000 22000 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 25200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 28800 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 39600 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 43200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 46800 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 21000 50400 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 29800 43200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 30200 50400 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 31400 54000 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 31400 54000 ) RECT ( -860 -100 0 100 )
    NEW M2 ( 38600 25200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 41800 25200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 51000 25200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 53400 32400 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 53400 32400 ) RECT ( -860 -100 0 100 )
    NEW M2 ( 53400 36000 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 53400 36000 ) RECT ( -860 -100 0 100 )
    NEW M2 ( 53400 39600 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 53400 39600 ) RECT ( -860 -100 0 100 )
    NEW M3 ( 53400 42000 ) RECT ( -860 -100 0 100 )
    NEW M2 ( 53400 46800 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 53400 46800 ) RECT ( -860 -100 0 100 )
    NEW M1 ( 600 18400 0 ) ( * 18800 ) VIA12_2cut_HS
    NEW M5 ( 18600 22000 ) ( 21000 * ) VIA56_2cut_W
    NEW M4 ( 18600 25200 ) ( * 28800 ) VIA34_2cut_E
    NEW M5 ( 18600 39200 ) ( 21000 * )
    NEW M4 ( 18600 39600 ) ( * 43200 ) VIA34_2cut_E
    NEW M4 ( 18600 43200 ) ( * 46800 ) VIA34_2cut_E
    NEW M4 ( 18600 46800 ) ( * 50400 ) VIA34_2cut_E
    NEW M3 ( 21000 25200 ) ( 38600 * ) VIA23_2cut_E
    NEW M3 ( 21000 43200 ) ( 29800 * ) VIA23_2cut_W
    NEW M3 ( 21000 50400 ) ( 30200 * ) VIA23_2cut_E
    NEW M3 ( 30200 50400 ) ( 31400 * ) VIA34_2cut_W
    NEW M3 ( 38600 25200 ) ( 41800 * ) VIA23_2cut_E
    NEW M3 ( 41800 25200 ) ( 51000 * ) VIA23_2cut_E
    NEW M3 ( 51000 25200 ) ( 53400 * ) VIA34_2cut_W
    NEW M4 ( 53400 32400 ) ( * 36000 ) VIA34_2cut_N
    NEW M4 ( 53400 36000 ) ( * 39600 ) VIA34_2cut_N
    NEW M4 ( 53400 39600 ) ( * 42000 ) VIA34_2cut_N
    NEW M4 ( 53400 42000 ) ( * 46800 ) VIA34_2cut_S
    NEW M3 ( 600 18800 ) VIA23_2cut_N
    NEW M4 ( 600 18800 ) VIA34_2cut_N
    NEW M4 ( 18600 22000 ) VIA34_2cut_E
    NEW M5 ( 18600 39200 ) VIA45_2cut_N
    NEW M2 ( 21000 22000 ) VIA12_1cut_V
    NEW M2 ( 21000 25200 ) VIA12_1cut_V
    NEW M2 ( 21000 28800 ) VIA12_2cut_HN
    NEW M2 ( 21000 39600 ) VIA12_1cut_V
    NEW M2 ( 21000 43200 ) VIA12_2cut_HN
    NEW M2 ( 21000 46800 ) VIA12_1cut_V
    NEW M2 ( 21000 50400 ) VIA12_2cut_HN
    NEW M2 ( 29800 43200 ) VIA12_2cut_HN
    NEW M2 ( 30200 50400 ) VIA12_2cut_HN
    NEW M2 ( 31400 54000 ) VIA12_1cut_V
    NEW M3 ( 31400 54000 ) VIA23_2cut_N
    NEW M2 ( 38600 25200 ) VIA12_1cut_V
    NEW M2 ( 41800 25200 ) VIA12_1cut_V
    NEW M2 ( 51000 25200 ) VIA12_1cut_V
    NEW M2 ( 53400 32400 ) VIA12_1cut_V
    NEW M3 ( 53400 32400 ) VIA23_2cut_N
    NEW M2 ( 53400 36000 ) VIA12_2cut_HN
    NEW M3 ( 53400 36000 ) VIA23_2cut_N
    NEW M2 ( 53400 39600 ) VIA12_1cut_V
    NEW M3 ( 53400 39600 ) VIA23_2cut_N
    NEW M3 ( 53400 42000 ) VIA23_2cut_N
    NEW M2 ( 53400 46800 ) VIA12_1cut_V
    NEW M3 ( 53400 46800 ) VIA23_2cut_N
  + USE CLOCK
  + WEIGHT 20
 ;
- out[5]
  ( PIN out[5] ) ( out_reg_5_ Q )
  + ROUTED M1 ( 71000 30400 ) ( 81000 * 0 )
    NEW M2 ( 71000 26000 ) ( * 30400 ) VIA12_2cut_E
    NEW M3 ( 58200 26000 ) ( 71000 * ) VIA23_2cut_W
    NEW M2 ( 58200 26000 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 58200 26000 ) VIA12_2cut_HS
    NEW M3 ( 58200 26000 ) VIA23_2cut_E
 ;
- out[4]
  ( PIN out[4] ) ( out_reg_4_ Q )
  + ROUTED M1 ( 62600 32800 ) ( 79800 * )
    NEW M1 ( 60600 33600 0 ) ( 62600 * )
    NEW M1 ( 62600 32800 ) ( * 33600 )
    NEW M1 ( 79800 32800 ) ( * 33600 )
    NEW M1 ( 79800 33600 ) ( 81000 * 0 )
 ;
- out[3]
  ( PIN out[3] ) ( out_reg_3_ Q )
  + ROUTED M1 ( 61800 36400 ) ( 70200 * )
    NEW M1 ( 60600 36800 0 ) ( 61800 * )
    NEW M1 ( 61800 36400 ) ( * 36800 )
    NEW M1 ( 70200 36400 ) ( * 36800 )
    NEW M1 ( 70200 36800 ) ( 81000 * 0 )
 ;
- out[2]
  ( PIN out[2] ) ( out_reg_2_ Q )
  + ROUTED M1 ( 60600 40000 0 ) ( 81000 * 0 )
 ;
- out[1]
  ( PIN out[1] ) ( out_reg_1_ Q )
  + ROUTED M1 ( 60600 43200 0 ) ( 81000 * 0 )
 ;
- out[0]
  ( PIN out[0] ) ( out_reg_0_ Q )
  + ROUTED M1 ( 70200 46400 ) ( 81000 * 0 )
    NEW M1 ( 60600 46400 0 ) ( 61800 * )
    NEW M1 ( 61800 46400 ) ( * 46800 )
    NEW M1 ( 61800 46800 ) ( 70200 * )
    NEW M1 ( 70200 46400 ) ( * 46800 )
 ;
- x[3]
  ( PIN x[3] ) ( x_q_reg_3_ D )
  + ROUTED M3 ( 43000 26000 ) ( 43800 * ) VIA23_2cut_W
    NEW M3 ( 23800 26400 ) ( 43000 * )
    NEW M3 ( 22600 26800 ) ( 23800 * )
    NEW M3 ( 9800 26800 ) ( 16600 * )
    NEW M2 ( 43800 25600 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 31200 0 ) ( 9800 * ) VIA12_2cut_W
    NEW M2 ( 9800 26800 ) ( * 31200 )
    NEW M3 ( 16600 26800 ) ( * 27200 )
    NEW M3 ( 16600 27200 ) ( 22600 * )
    NEW M3 ( 22600 26800 ) ( * 27200 )
    NEW M3 ( 23800 26400 ) ( * 26800 )
    NEW M3 ( 43000 26000 ) ( * 26400 )
    NEW M2 ( 43800 25600 ) ( * 26000 )
    NEW M3 ( 9800 26800 ) VIA23_2cut_E
    NEW M2 ( 43800 25600 ) VIA12_1cut_FAT_V
 ;
- x[2]
  ( PIN x[2] ) ( x_q_reg_2_ D )
  + ROUTED M3 ( 12200 25600 ) ( 17400 * )
    NEW M3 ( 10600 26000 ) ( 12200 * )
    NEW M1 ( 9000 28000 ) ( 10600 * ) VIA12_2cut_W
    NEW M2 ( 23000 25600 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 28000 0 ) ( 1800 * )
    NEW M1 ( 1800 28000 ) ( * 28800 )
    NEW M1 ( 1800 28800 ) ( 9000 * )
    NEW M1 ( 9000 28000 ) ( * 28800 )
    NEW M2 ( 10600 26000 ) ( * 28000 )
    NEW M3 ( 12200 25600 ) ( * 26000 )
    NEW M3 ( 17400 25600 ) ( * 26000 )
    NEW M3 ( 17400 26000 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 23000 25600 ) ( * 26000 )
    NEW M3 ( 10600 26000 ) VIA23_2cut_E
    NEW M2 ( 23000 25600 ) VIA12_1cut_FAT_V
 ;
- x[1]
  ( PIN x[1] ) ( x_q_reg_1_ D )
  + ROUTED M3 ( 21800 22400 ) ( 23000 * ) VIA23_2cut_W
    NEW M3 ( 10600 22800 ) ( 21800 * )
    NEW M2 ( 23000 22000 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 24800 0 ) ( 10600 * ) VIA12_2cut_W
    NEW M2 ( 10600 22800 ) ( * 24800 )
    NEW M3 ( 21800 22400 ) ( * 22800 )
    NEW M2 ( 23000 22000 ) ( * 22400 )
    NEW M3 ( 10600 22800 ) VIA23_2cut_E
    NEW M2 ( 23000 22000 ) VIA12_1cut_V
 ;
- x[0]
  ( PIN x[0] ) ( x_q_reg_0_ D )
  + ROUTED M2 ( 36600 21200 ) ( * 25200 ) VIA12_1cut_V
    NEW M3 ( 20200 21200 ) ( 36600 * ) VIA23_2cut_W
    NEW M2 ( 20200 21200 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 21600 0 ) ( 20200 * ) VIA12_2cut_W
    NEW M2 ( 20200 21200 ) ( * 21600 )
    NEW M3 ( 20200 21200 ) VIA23_2cut_E
 ;
- y[3]
  ( PIN y[3] ) ( y_q_reg_3_ D )
  + ROUTED M3 ( 30200 44000 ) ( 31800 * ) VIA23_2cut_W
    NEW M3 ( 20200 44000 ) ( 25000 * )
    NEW M1 ( 11400 43600 ) ( 18600 * )
    NEW M2 ( 20200 44000 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 31800 43600 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 44000 0 ) ( 11400 * )
    NEW M1 ( 11400 43600 ) ( * 44000 )
    NEW M1 ( 18600 43600 ) ( * 44000 )
    NEW M1 ( 18600 44000 ) ( 20200 * ) VIA12_2cut_W
    NEW M3 ( 25000 44000 ) ( * 44400 )
    NEW M3 ( 25000 44400 ) ( 30200 * )
    NEW M3 ( 30200 44000 ) ( * 44400 )
    NEW M2 ( 31800 43600 ) ( * 44000 )
    NEW M3 ( 20200 44000 ) VIA23_2cut_E
    NEW M2 ( 31800 43600 ) VIA12_1cut_V
 ;
- y[2]
  ( PIN y[2] ) ( y_q_reg_2_ D )
  + ROUTED M2 ( 23000 41600 ) ( * 43200 ) VIA12_1cut_FAT_V
    NEW M3 ( 20200 41600 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 20200 40800 ) ( * 41600 ) VIA23_2cut_E
    NEW M1 ( 1800 40000 ) ( 18600 * )
    NEW M1 ( 600 40800 0 ) ( 1800 * )
    NEW M1 ( 1800 40000 ) ( * 40800 )
    NEW M1 ( 18600 40000 ) ( * 40800 )
    NEW M1 ( 18600 40800 ) ( 20200 * ) VIA12_2cut_W
 ;
- y[1]
  ( PIN y[1] ) ( y_q_reg_1_ D )
  + ROUTED M3 ( 10600 40000 ) ( * 40400 )
    NEW M2 ( 10600 37600 ) ( * 40000 ) VIA23_2cut_N
    NEW M2 ( 23000 40000 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 37600 0 ) ( 10600 * ) VIA12_2cut_W
    NEW M3 ( 10600 40400 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 23000 40000 ) ( * 40400 )
    NEW M2 ( 23000 40000 ) VIA12_1cut_FAT_V
 ;
- y[0]
  ( PIN y[0] ) ( y_q_reg_0_ D )
  + ROUTED M3 ( 600 29600 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 23000 29200 ) RECT ( -100 -460 100 0 )
    NEW M3 ( 600 29600 ) ( * 30000 ) VIA23_2cut_N
    NEW M2 ( 600 30000 ) ( * 34000 ) VIA12_2cut_S
    NEW M1 ( 600 34000 ) ( * 34400 0 )
    NEW M2 ( 23000 29200 ) ( * 29600 )
    NEW M2 ( 23000 29200 ) VIA12_1cut_V
 ;
- z[3]
  ( PIN z[3] ) ( z_q_reg_3_ D )
  + ROUTED M1 ( 11000 56800 ) ( 32200 * ) VIA12_2cut_W
    NEW M1 ( 600 56800 0 ) ( 1800 * )
    NEW M1 ( 1800 56800 ) ( * 57600 )
    NEW M1 ( 1800 57600 ) ( 11000 * )
    NEW M1 ( 11000 56800 ) ( * 57600 )
    NEW M2 ( 32200 50800 ) ( * 56800 )
    NEW M2 ( 32200 50800 ) VIA12_1cut_V
 ;
- z[2]
  ( PIN z[2] ) ( z_q_reg_2_ D )
  + ROUTED M3 ( 9400 54800 ) ( 33400 * ) VIA23_2cut_W
    NEW M2 ( 9400 53600 ) ( * 54800 ) VIA23_2cut_E
    NEW M2 ( 33400 54400 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 53600 0 ) ( 9400 * ) VIA12_2cut_W
    NEW M2 ( 33400 54400 ) ( * 54800 )
    NEW M2 ( 33400 54400 ) VIA12_1cut_FAT_V
 ;
- z[1]
  ( PIN z[1] ) ( z_q_reg_1_ D )
  + ROUTED M3 ( 9400 51200 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 9400 50400 ) ( * 51200 ) VIA23_2cut_E
    NEW M2 ( 23000 50800 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 50400 0 ) ( 9400 * ) VIA12_2cut_W
    NEW M2 ( 23000 50800 ) ( * 51200 )
    NEW M2 ( 23000 50800 ) VIA12_1cut_V
 ;
- z[0]
  ( PIN z[0] ) ( z_q_reg_0_ D )
  + ROUTED M3 ( 20200 47600 ) ( 23000 * ) VIA23_2cut_W
    NEW M2 ( 20200 47200 ) ( * 47600 ) VIA23_2cut_E
    NEW M2 ( 20200 47200 ) RECT ( -100 -460 100 0 )
    NEW M2 ( 23000 47200 ) RECT ( -100 -460 100 0 )
    NEW M1 ( 600 47200 0 ) ( 20200 * ) VIA12_2cut_W
    NEW M2 ( 23000 47200 ) ( * 47600 )
    NEW M2 ( 23000 47200 ) VIA12_1cut_FAT_V
 ;
- intadd_0_A_2_
  ( U19 S ) ( intadd_0_U2 A )
  + ROUTED M2 ( 42600 40000 ) ( * 43200 ) VIA12_1cut_V
    NEW M2 ( 49000 40000 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 42600 40000 ) ( 49000 * ) VIA23_2cut_W
    NEW M3 ( 42600 40000 ) VIA23_2cut_E
    NEW M2 ( 49000 40000 ) VIA12_2cut_HS
 ;
- intadd_0_A_1_
  ( U16 B ) ( U15 Z ) ( intadd_0_U3 A )
  + ROUTED M3 ( 37400 32000 ) ( 43400 * )
    NEW M2 ( 34600 32000 ) ( * 36000 ) VIA12_1cut_V
    NEW M2 ( 37400 32000 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 44600 32400 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 34600 32000 ) ( 37400 * ) VIA23_2cut_E
    NEW M3 ( 43400 32000 ) ( * 32400 )
    NEW M3 ( 43400 32400 ) ( 44600 * ) VIA23_2cut_W
    NEW M3 ( 34600 32000 ) VIA23_2cut_E
    NEW M2 ( 37400 32000 ) VIA12_2cut_HN
    NEW M2 ( 44600 32400 ) VIA12_1cut_V
 ;
- intadd_0_B_2_
  ( U18 CO ) ( intadd_0_U2 B )
  + ROUTED M2 ( 45000 39200 ) ( * 42000 )
    NEW M3 ( 39800 39200 ) ( 45000 * ) VIA23_2cut_W
    NEW M2 ( 39800 39200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 45000 42000 ) ( 45800 * )
    NEW M2 ( 45800 42000 ) ( * 43200 ) VIA12_1cut_V
    NEW M2 ( 39800 39200 ) VIA12_2cut_HN
    NEW M3 ( 39800 39200 ) VIA23_2cut_E
 ;
- intadd_0_B_1_
  ( U18 S ) ( intadd_0_U3 B )
  + ROUTED M2 ( 37800 36400 ) ( * 38800 )
    NEW M2 ( 37800 38800 ) ( 39000 * )
    NEW M2 ( 39000 38800 ) ( * 39200 ) VIA12_2cut_HN
    NEW M2 ( 37800 36400 ) VIA12_2cut_HS
 ;
- intadd_0_SUM_0_
  ( U16 A2 ) ( U15 A2 ) ( intadd_0_U4 S )
  + ROUTED M3 ( 31800 33600 ) ( 38600 * ) VIA23_2cut_E
    NEW M2 ( 31800 33600 ) ( * 36000 ) VIA12_2cut_HN
    NEW M2 ( 38600 32400 ) ( * 33600 )
    NEW M3 ( 38600 33600 ) ( 42600 * )
    NEW M3 ( 42600 33600 ) ( * 34000 )
    NEW M3 ( 42600 34000 ) ( 43400 * ) VIA23_2cut_W
    NEW M2 ( 43400 32800 ) ( * 34000 )
    NEW M3 ( 31800 33600 ) VIA23_2cut_E
    NEW M2 ( 38600 32400 ) VIA12_1cut_V
    NEW M2 ( 43400 32800 ) VIA12_1cut_V
 ;
- intadd_0_n3
  ( intadd_0_U3 CI ) ( intadd_0_U4 CO )
  + ROUTED M3 ( 32600 36000 ) ( 33400 * )
    NEW M2 ( 32600 36000 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 42200 36400 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 33400 36000 ) ( * 36400 )
    NEW M3 ( 33400 36400 ) ( 42200 * ) VIA23_2cut_W
    NEW M2 ( 32600 36000 ) VIA12_2cut_HN
    NEW M3 ( 32600 36000 ) VIA23_2cut_E
    NEW M2 ( 42200 36400 ) VIA12_1cut_V
 ;
- intadd_0_n2
  ( intadd_0_U2 CI ) ( intadd_0_U3 CO )
  + ROUTED M2 ( 50200 36800 ) ( * 43600 ) VIA12_1cut_V
    NEW M3 ( 44200 36800 ) ( 50200 * ) VIA23_2cut_W
    NEW M2 ( 44200 36800 ) RECT ( -100 -460 100 580 )
    NEW M2 ( 44200 36800 ) VIA12_2cut_HS
    NEW M3 ( 44200 36800 ) VIA23_2cut_E
 ;
- intadd_0_n1
  ( U14 A1 ) ( U13 A1 ) ( intadd_0_U2 CO )
  + ROUTED M2 ( 48600 36400 ) ( 49000 * ) VIA12_1cut_V
    NEW M2 ( 48600 32800 ) ( * 36400 )
    NEW M2 ( 48600 36400 ) ( * 38400 ) VIA23_2cut_E
    NEW M3 ( 48600 38400 ) ( 52200 * ) VIA23_2cut_W
    NEW M2 ( 52200 38400 ) ( * 42800 ) VIA12_2cut_HS
    NEW M2 ( 48600 32800 ) VIA12_1cut_V
 ;
- n11
  ( U17 CO ) ( U16 A1 ) ( U15 A1 )
  + ROUTED M3 ( 41000 32800 ) ( 42600 * ) VIA23_2cut_W
    NEW M2 ( 41000 30000 ) ( * 32800 ) VIA23_2cut_E
    NEW M2 ( 39000 32800 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 42600 32800 ) RECT ( -100 -860 100 0 )
    NEW M3 ( 39000 32800 ) ( 41000 * )
    NEW M2 ( 41000 30000 ) ( 42200 * ) VIA12_2cut_HS
    NEW M2 ( 39000 32800 ) VIA12_1cut_V
    NEW M3 ( 39000 32800 ) VIA23_2cut_E
    NEW M2 ( 42600 32800 ) VIA12_1cut_V
 ;
- n12
  ( U19 CO ) ( U14 A2 ) ( U13 A2 )
  + ROUTED M2 ( 49400 32800 ) ( * 36000 ) VIA12_1cut_V
    NEW M2 ( 49400 36000 ) ( * 37600 )
    NEW M2 ( 49400 37600 ) ( 49800 * )
    NEW M2 ( 49800 37600 ) ( * 38800 ) VIA12_1cut_V
    NEW M2 ( 49400 32800 ) VIA12_1cut_V
 ;
- x_q[3]
  ( U19 CI ) ( x_q_reg_3_ Q )
  + ROUTED M2 ( 49000 26400 ) ( * 28800 )
    NEW M2 ( 47800 28800 ) ( * 39200 ) VIA12_1cut_V
    NEW M2 ( 47800 28800 ) ( 49000 * )
    NEW M2 ( 49000 26400 ) VIA12_2cut_HS
 ;
- x_q[2]
  ( U18 A ) ( x_q_reg_2_ Q )
  + ROUTED M2 ( 28200 26400 ) ( * 27600 )
    NEW M2 ( 28200 27600 ) ( 29000 * )
    NEW M2 ( 29000 27600 ) ( * 38800 )
    NEW M2 ( 29000 38800 ) ( 30200 * )
    NEW M2 ( 30200 38800 ) ( * 39600 ) VIA12_1cut_V
    NEW M2 ( 28200 26400 ) VIA12_2cut_HS
 ;
- x_q[1]
  ( intadd_0_U4 A ) ( x_q_reg_1_ Q )
  + ROUTED M2 ( 28200 22800 ) ( * 24800 )
    NEW M2 ( 27000 24800 ) ( * 30000 )
    NEW M2 ( 23000 32400 ) ( * 36000 ) VIA12_1cut_V
    NEW M3 ( 23000 32400 ) ( 27400 * ) VIA23_2cut_W
    NEW M2 ( 27000 24800 ) ( 28200 * )
    NEW M2 ( 27000 30000 ) ( 27400 * )
    NEW M2 ( 27400 30000 ) ( * 32400 )
    NEW M3 ( 23000 32400 ) VIA23_2cut_E
    NEW M2 ( 28200 22800 ) VIA12_2cut_HS
 ;
- x_q[0]
  ( U17 A ) ( x_q_reg_0_ Q )
  + ROUTED M2 ( 31400 26400 ) ( * 26800 )
    NEW M2 ( 31400 26800 ) ( 32600 * )
    NEW M2 ( 32600 26800 ) ( * 28800 ) VIA12_1cut_V
    NEW M2 ( 31400 26400 ) VIA12_2cut_HS
 ;
- y_q[3]
  ( U19 B ) ( y_q_reg_3_ Q )
  + ROUTED M3 ( 37000 42800 ) ( 43400 * ) VIA23_2cut_W
    NEW M2 ( 37000 42800 ) RECT ( -100 0 100 860 )
    NEW M2 ( 43400 40000 ) ( * 42800 )
    NEW M2 ( 37000 42800 ) VIA12_2cut_HN
    NEW M3 ( 37000 42800 ) VIA23_2cut_E
    NEW M2 ( 43400 40000 ) VIA12_1cut_V
 ;
- y_q[2]
  ( U18 CI ) ( y_q_reg_2_ Q )
  + ROUTED M3 ( 28200 40000 ) ( 37800 * ) VIA23_2cut_W
    NEW M2 ( 37800 40000 ) RECT ( -100 0 100 460 )
    NEW M2 ( 28200 40000 ) ( * 42400 ) VIA12_2cut_HN
    NEW M2 ( 37800 39600 ) ( * 40000 )
    NEW M3 ( 28200 40000 ) VIA23_2cut_E
    NEW M2 ( 37800 39600 ) VIA12_1cut_V
 ;
- y_q[1]
  ( intadd_0_U4 B ) ( y_q_reg_1_ Q )
  + ROUTED M2 ( 26200 36400 ) ( * 36800 )
    NEW M2 ( 26200 36800 ) ( 28200 * )
    NEW M2 ( 28200 36800 ) ( * 38800 ) VIA12_2cut_HN
    NEW M2 ( 26200 36400 ) VIA12_2cut_HS
 ;
- y_q[0]
  ( U17 B ) ( y_q_reg_0_ Q )
  + ROUTED M3 ( 28200 28800 ) ( 35800 * ) VIA23_2cut_W
    NEW M2 ( 28200 28800 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 35800 28800 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 28200 28800 ) VIA12_2cut_HN
    NEW M3 ( 28200 28800 ) VIA23_2cut_E
    NEW M2 ( 35800 28800 ) VIA12_1cut_V
 ;
- z_q[3]
  ( U19 A ) ( z_q_reg_3_ Q )
  + ROUTED M3 ( 37400 50000 ) ( 40600 * ) VIA23_2cut_W
    NEW M2 ( 37400 50000 ) RECT ( -100 0 100 860 )
    NEW M2 ( 40200 40000 ) ( * 40400 )
    NEW M2 ( 40200 40400 ) ( 40600 * )
    NEW M2 ( 40600 40400 ) ( * 50000 )
    NEW M2 ( 37400 50000 ) VIA12_2cut_HN
    NEW M3 ( 37400 50000 ) VIA23_2cut_E
    NEW M2 ( 40200 40000 ) VIA12_1cut_V
 ;
- z_q[2]
  ( U18 B ) ( z_q_reg_2_ Q )
  + ROUTED M2 ( 33400 40000 ) ( * 52400 ) VIA23_2cut_E
    NEW M3 ( 33400 52400 ) ( 38600 * ) VIA23_2cut_W
    NEW M2 ( 38600 52400 ) ( * 53200 ) VIA12_2cut_HN
    NEW M2 ( 33400 40000 ) VIA12_1cut_V
 ;
- z_q[1]
  ( intadd_0_U4 CI ) ( z_q_reg_1_ Q )
  + ROUTED M2 ( 28200 48000 ) ( 30600 * )
    NEW M2 ( 28200 48000 ) ( * 49600 ) VIA12_2cut_HN
    NEW M2 ( 30600 36800 ) ( * 48000 )
    NEW M2 ( 30600 36800 ) VIA12_1cut_V
 ;
- z_q[0]
  ( U17 CI ) ( z_q_reg_0_ Q )
  + ROUTED M3 ( 27400 37600 ) ( 40600 * ) VIA23_2cut_W
    NEW M2 ( 27000 38800 ) ( 27400 * )
    NEW M2 ( 27000 38800 ) ( * 44000 )
    NEW M2 ( 27000 44000 ) ( 28200 * )
    NEW M2 ( 27400 37600 ) ( * 38800 )
    NEW M2 ( 28200 44000 ) ( * 46000 ) VIA12_2cut_HN
    NEW M2 ( 40200 29600 ) ( * 33600 )
    NEW M2 ( 40200 33600 ) ( 40600 * )
    NEW M2 ( 40600 33600 ) ( * 37600 )
    NEW M3 ( 27400 37600 ) VIA23_2cut_E
    NEW M2 ( 40200 29600 ) VIA12_1cut_V
 ;
- out_wire[5]
  ( U14 Z ) ( U13 B ) ( out_reg_5_ D )
  + ROUTED M2 ( 50600 31200 ) ( 53000 * )
    NEW M2 ( 50600 31200 ) ( * 32800 ) VIA12_1cut_V
    NEW M2 ( 50600 32800 ) ( * 36000 ) VIA12_1cut_V
    NEW M2 ( 53000 25600 ) ( * 31200 )
    NEW M2 ( 53000 25600 ) VIA12_1cut_FAT_V
 ;
- out_wire[4]
  ( U13 ZN ) ( out_reg_4_ D )
  + ROUTED M3 ( 51000 33200 ) ( 55400 * ) VIA23_2cut_W
    NEW M2 ( 51000 33200 ) RECT ( -100 -860 100 0 )
    NEW M2 ( 55400 32800 ) RECT ( -100 -460 100 0 )
    NEW M2 ( 55400 32800 ) ( * 33200 )
    NEW M2 ( 51000 33200 ) VIA12_2cut_HN
    NEW M3 ( 51000 33200 ) VIA23_2cut_E
    NEW M2 ( 55400 32800 ) VIA12_1cut_FAT_V
 ;
- out_wire[3]
  ( intadd_0_U2 S ) ( out_reg_3_ D )
  + ROUTED M3 ( 51400 37600 ) ( 55400 * ) VIA23_2cut_W
    NEW M2 ( 51400 37600 ) ( * 43200 ) VIA12_2cut_HN
    NEW M2 ( 55400 36400 ) ( * 37600 )
    NEW M3 ( 51400 37600 ) VIA23_2cut_E
    NEW M2 ( 55400 36400 ) VIA12_1cut_V
 ;
- out_wire[2]
  ( intadd_0_U3 S ) ( out_reg_2_ D )
  + ROUTED M2 ( 56200 35200 ) ( * 39200 )
    NEW M3 ( 43400 35200 ) ( 56200 * ) VIA23_2cut_W
    NEW M2 ( 55400 39200 ) ( * 39600 ) VIA12_1cut_V
    NEW M2 ( 43400 35200 ) ( * 36000 ) VIA12_2cut_HN
    NEW M2 ( 55400 39200 ) ( 56200 * )
    NEW M3 ( 43400 35200 ) VIA23_2cut_E
 ;
- out_wire[1]
  ( U16 ZN ) ( out_reg_1_ D )
  + ROUTED M2 ( 55400 40800 ) ( * 43200 ) VIA12_1cut_FAT_V
    NEW M3 ( 46200 40800 ) ( 55400 * ) VIA23_2cut_W
    NEW M2 ( 45000 33600 ) ( * 37200 )
    NEW M2 ( 45000 37200 ) ( 46200 * )
    NEW M2 ( 46200 37200 ) ( * 40800 ) VIA23_2cut_E
    NEW M2 ( 45000 33600 ) VIA12_2cut_HS
 ;
- out_wire[0]
  ( U17 S ) ( out_reg_0_ D )
  + ROUTED M2 ( 55400 45600 ) ( * 46800 ) VIA12_1cut_V
    NEW M3 ( 47000 45600 ) ( 55400 * ) VIA23_2cut_W
    NEW M2 ( 47000 29600 ) ( * 45600 ) VIA23_2cut_E
    NEW M3 ( 41400 29200 ) ( 47000 * )
    NEW M2 ( 41400 28800 ) ( * 29200 ) VIA23_2cut_E
    NEW M2 ( 41400 28800 ) RECT ( -100 -460 100 0 )
    NEW M3 ( 47000 29200 ) ( * 29600 ) VIA23_2cut_N
    NEW M2 ( 41400 28800 ) VIA12_2cut_HN
 ;
END NETS

END DESIGN
