
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d30 <.init>:
  401d30:	stp	x29, x30, [sp, #-16]!
  401d34:	mov	x29, sp
  401d38:	bl	4028c4 <ferror@plt+0x574>
  401d3c:	ldp	x29, x30, [sp], #16
  401d40:	ret

Disassembly of section .plt:

0000000000401d50 <memcpy@plt-0x20>:
  401d50:	stp	x16, x30, [sp, #-16]!
  401d54:	adrp	x16, 426000 <ferror@plt+0x23cb0>
  401d58:	ldr	x17, [x16, #4088]
  401d5c:	add	x16, x16, #0xff8
  401d60:	br	x17
  401d64:	nop
  401d68:	nop
  401d6c:	nop

0000000000401d70 <memcpy@plt>:
  401d70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d74:	ldr	x17, [x16]
  401d78:	add	x16, x16, #0x0
  401d7c:	br	x17

0000000000401d80 <freopen64@plt>:
  401d80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d84:	ldr	x17, [x16, #8]
  401d88:	add	x16, x16, #0x8
  401d8c:	br	x17

0000000000401d90 <recvmsg@plt>:
  401d90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d94:	ldr	x17, [x16, #16]
  401d98:	add	x16, x16, #0x10
  401d9c:	br	x17

0000000000401da0 <strtoul@plt>:
  401da0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401da4:	ldr	x17, [x16, #24]
  401da8:	add	x16, x16, #0x18
  401dac:	br	x17

0000000000401db0 <strlen@plt>:
  401db0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401db4:	ldr	x17, [x16, #32]
  401db8:	add	x16, x16, #0x20
  401dbc:	br	x17

0000000000401dc0 <exit@plt>:
  401dc0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401dc4:	ldr	x17, [x16, #40]
  401dc8:	add	x16, x16, #0x28
  401dcc:	br	x17

0000000000401dd0 <mount@plt>:
  401dd0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401dd4:	ldr	x17, [x16, #48]
  401dd8:	add	x16, x16, #0x30
  401ddc:	br	x17

0000000000401de0 <perror@plt>:
  401de0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401de4:	ldr	x17, [x16, #56]
  401de8:	add	x16, x16, #0x38
  401dec:	br	x17

0000000000401df0 <strtoll@plt>:
  401df0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401df4:	ldr	x17, [x16, #64]
  401df8:	add	x16, x16, #0x40
  401dfc:	br	x17

0000000000401e00 <strtod@plt>:
  401e00:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e04:	ldr	x17, [x16, #72]
  401e08:	add	x16, x16, #0x48
  401e0c:	br	x17

0000000000401e10 <geteuid@plt>:
  401e10:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e14:	ldr	x17, [x16, #80]
  401e18:	add	x16, x16, #0x50
  401e1c:	br	x17

0000000000401e20 <sethostent@plt>:
  401e20:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e24:	ldr	x17, [x16, #88]
  401e28:	add	x16, x16, #0x58
  401e2c:	br	x17

0000000000401e30 <bind@plt>:
  401e30:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e34:	ldr	x17, [x16, #96]
  401e38:	add	x16, x16, #0x60
  401e3c:	br	x17

0000000000401e40 <ftell@plt>:
  401e40:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e44:	ldr	x17, [x16, #104]
  401e48:	add	x16, x16, #0x68
  401e4c:	br	x17

0000000000401e50 <sprintf@plt>:
  401e50:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e54:	ldr	x17, [x16, #112]
  401e58:	add	x16, x16, #0x70
  401e5c:	br	x17

0000000000401e60 <getuid@plt>:
  401e60:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e64:	ldr	x17, [x16, #120]
  401e68:	add	x16, x16, #0x78
  401e6c:	br	x17

0000000000401e70 <putc@plt>:
  401e70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e74:	ldr	x17, [x16, #128]
  401e78:	add	x16, x16, #0x80
  401e7c:	br	x17

0000000000401e80 <opendir@plt>:
  401e80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e84:	ldr	x17, [x16, #136]
  401e88:	add	x16, x16, #0x88
  401e8c:	br	x17

0000000000401e90 <strftime@plt>:
  401e90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e94:	ldr	x17, [x16, #144]
  401e98:	add	x16, x16, #0x90
  401e9c:	br	x17

0000000000401ea0 <fputc@plt>:
  401ea0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ea4:	ldr	x17, [x16, #152]
  401ea8:	add	x16, x16, #0x98
  401eac:	br	x17

0000000000401eb0 <unshare@plt>:
  401eb0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401eb4:	ldr	x17, [x16, #160]
  401eb8:	add	x16, x16, #0xa0
  401ebc:	br	x17

0000000000401ec0 <snprintf@plt>:
  401ec0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ec4:	ldr	x17, [x16, #168]
  401ec8:	add	x16, x16, #0xa8
  401ecc:	br	x17

0000000000401ed0 <umount2@plt>:
  401ed0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ed4:	ldr	x17, [x16, #176]
  401ed8:	add	x16, x16, #0xb0
  401edc:	br	x17

0000000000401ee0 <fileno@plt>:
  401ee0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ee4:	ldr	x17, [x16, #184]
  401ee8:	add	x16, x16, #0xb8
  401eec:	br	x17

0000000000401ef0 <localtime@plt>:
  401ef0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ef4:	ldr	x17, [x16, #192]
  401ef8:	add	x16, x16, #0xc0
  401efc:	br	x17

0000000000401f00 <fclose@plt>:
  401f00:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f04:	ldr	x17, [x16, #200]
  401f08:	add	x16, x16, #0xc8
  401f0c:	br	x17

0000000000401f10 <time@plt>:
  401f10:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f14:	ldr	x17, [x16, #208]
  401f18:	add	x16, x16, #0xd0
  401f1c:	br	x17

0000000000401f20 <malloc@plt>:
  401f20:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f24:	ldr	x17, [x16, #216]
  401f28:	add	x16, x16, #0xd8
  401f2c:	br	x17

0000000000401f30 <setsockopt@plt>:
  401f30:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f34:	ldr	x17, [x16, #224]
  401f38:	add	x16, x16, #0xe0
  401f3c:	br	x17

0000000000401f40 <__isoc99_fscanf@plt>:
  401f40:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f44:	ldr	x17, [x16, #232]
  401f48:	add	x16, x16, #0xe8
  401f4c:	br	x17

0000000000401f50 <__libc_start_main@plt>:
  401f50:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f54:	ldr	x17, [x16, #240]
  401f58:	add	x16, x16, #0xf0
  401f5c:	br	x17

0000000000401f60 <strcat@plt>:
  401f60:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f64:	ldr	x17, [x16, #248]
  401f68:	add	x16, x16, #0xf8
  401f6c:	br	x17

0000000000401f70 <if_indextoname@plt>:
  401f70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f74:	ldr	x17, [x16, #256]
  401f78:	add	x16, x16, #0x100
  401f7c:	br	x17

0000000000401f80 <memset@plt>:
  401f80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f84:	ldr	x17, [x16, #264]
  401f88:	add	x16, x16, #0x108
  401f8c:	br	x17

0000000000401f90 <gettimeofday@plt>:
  401f90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f94:	ldr	x17, [x16, #272]
  401f98:	add	x16, x16, #0x110
  401f9c:	br	x17

0000000000401fa0 <sendmsg@plt>:
  401fa0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fa4:	ldr	x17, [x16, #280]
  401fa8:	add	x16, x16, #0x118
  401fac:	br	x17

0000000000401fb0 <cap_get_flag@plt>:
  401fb0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fb4:	ldr	x17, [x16, #288]
  401fb8:	add	x16, x16, #0x120
  401fbc:	br	x17

0000000000401fc0 <strcasecmp@plt>:
  401fc0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fc4:	ldr	x17, [x16, #296]
  401fc8:	add	x16, x16, #0x128
  401fcc:	br	x17

0000000000401fd0 <realloc@plt>:
  401fd0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fd4:	ldr	x17, [x16, #304]
  401fd8:	add	x16, x16, #0x130
  401fdc:	br	x17

0000000000401fe0 <cap_set_proc@plt>:
  401fe0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fe4:	ldr	x17, [x16, #312]
  401fe8:	add	x16, x16, #0x138
  401fec:	br	x17

0000000000401ff0 <strdup@plt>:
  401ff0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ff4:	ldr	x17, [x16, #320]
  401ff8:	add	x16, x16, #0x140
  401ffc:	br	x17

0000000000402000 <closedir@plt>:
  402000:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402004:	ldr	x17, [x16, #328]
  402008:	add	x16, x16, #0x148
  40200c:	br	x17

0000000000402010 <strerror@plt>:
  402010:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402014:	ldr	x17, [x16, #336]
  402018:	add	x16, x16, #0x150
  40201c:	br	x17

0000000000402020 <close@plt>:
  402020:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402024:	ldr	x17, [x16, #344]
  402028:	add	x16, x16, #0x158
  40202c:	br	x17

0000000000402030 <strrchr@plt>:
  402030:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402034:	ldr	x17, [x16, #352]
  402038:	add	x16, x16, #0x160
  40203c:	br	x17

0000000000402040 <recv@plt>:
  402040:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402044:	ldr	x17, [x16, #360]
  402048:	add	x16, x16, #0x168
  40204c:	br	x17

0000000000402050 <__gmon_start__@plt>:
  402050:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402054:	ldr	x17, [x16, #368]
  402058:	add	x16, x16, #0x170
  40205c:	br	x17

0000000000402060 <abort@plt>:
  402060:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402064:	ldr	x17, [x16, #376]
  402068:	add	x16, x16, #0x178
  40206c:	br	x17

0000000000402070 <feof@plt>:
  402070:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402074:	ldr	x17, [x16, #384]
  402078:	add	x16, x16, #0x180
  40207c:	br	x17

0000000000402080 <puts@plt>:
  402080:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402084:	ldr	x17, [x16, #392]
  402088:	add	x16, x16, #0x188
  40208c:	br	x17

0000000000402090 <memcmp@plt>:
  402090:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402094:	ldr	x17, [x16, #400]
  402098:	add	x16, x16, #0x190
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020a4:	ldr	x17, [x16, #408]
  4020a8:	add	x16, x16, #0x198
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020b4:	ldr	x17, [x16, #416]
  4020b8:	add	x16, x16, #0x1a0
  4020bc:	br	x17

00000000004020c0 <strtol@plt>:
  4020c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020c4:	ldr	x17, [x16, #424]
  4020c8:	add	x16, x16, #0x1a8
  4020cc:	br	x17

00000000004020d0 <cap_get_proc@plt>:
  4020d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020d4:	ldr	x17, [x16, #432]
  4020d8:	add	x16, x16, #0x1b0
  4020dc:	br	x17

00000000004020e0 <fread@plt>:
  4020e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020e4:	ldr	x17, [x16, #440]
  4020e8:	add	x16, x16, #0x1b8
  4020ec:	br	x17

00000000004020f0 <gethostbyaddr@plt>:
  4020f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020f4:	ldr	x17, [x16, #448]
  4020f8:	add	x16, x16, #0x1c0
  4020fc:	br	x17

0000000000402100 <statvfs64@plt>:
  402100:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402104:	ldr	x17, [x16, #456]
  402108:	add	x16, x16, #0x1c8
  40210c:	br	x17

0000000000402110 <free@plt>:
  402110:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402114:	ldr	x17, [x16, #464]
  402118:	add	x16, x16, #0x1d0
  40211c:	br	x17

0000000000402120 <inet_pton@plt>:
  402120:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402124:	ldr	x17, [x16, #472]
  402128:	add	x16, x16, #0x1d8
  40212c:	br	x17

0000000000402130 <readdir64@plt>:
  402130:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402134:	ldr	x17, [x16, #480]
  402138:	add	x16, x16, #0x1e0
  40213c:	br	x17

0000000000402140 <send@plt>:
  402140:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402144:	ldr	x17, [x16, #488]
  402148:	add	x16, x16, #0x1e8
  40214c:	br	x17

0000000000402150 <strspn@plt>:
  402150:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402154:	ldr	x17, [x16, #496]
  402158:	add	x16, x16, #0x1f0
  40215c:	br	x17

0000000000402160 <strchr@plt>:
  402160:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402164:	ldr	x17, [x16, #504]
  402168:	add	x16, x16, #0x1f8
  40216c:	br	x17

0000000000402170 <strtoull@plt>:
  402170:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402174:	ldr	x17, [x16, #512]
  402178:	add	x16, x16, #0x200
  40217c:	br	x17

0000000000402180 <fwrite@plt>:
  402180:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402184:	ldr	x17, [x16, #520]
  402188:	add	x16, x16, #0x208
  40218c:	br	x17

0000000000402190 <socket@plt>:
  402190:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402194:	ldr	x17, [x16, #528]
  402198:	add	x16, x16, #0x210
  40219c:	br	x17

00000000004021a0 <fflush@plt>:
  4021a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021a4:	ldr	x17, [x16, #536]
  4021a8:	add	x16, x16, #0x218
  4021ac:	br	x17

00000000004021b0 <fopen64@plt>:
  4021b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021b4:	ldr	x17, [x16, #544]
  4021b8:	add	x16, x16, #0x220
  4021bc:	br	x17

00000000004021c0 <setns@plt>:
  4021c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021c4:	ldr	x17, [x16, #552]
  4021c8:	add	x16, x16, #0x228
  4021cc:	br	x17

00000000004021d0 <cap_clear@plt>:
  4021d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021d4:	ldr	x17, [x16, #560]
  4021d8:	add	x16, x16, #0x230
  4021dc:	br	x17

00000000004021e0 <isatty@plt>:
  4021e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021e4:	ldr	x17, [x16, #568]
  4021e8:	add	x16, x16, #0x238
  4021ec:	br	x17

00000000004021f0 <sysconf@plt>:
  4021f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021f4:	ldr	x17, [x16, #576]
  4021f8:	add	x16, x16, #0x240
  4021fc:	br	x17

0000000000402200 <open64@plt>:
  402200:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402204:	ldr	x17, [x16, #584]
  402208:	add	x16, x16, #0x248
  40220c:	br	x17

0000000000402210 <asctime@plt>:
  402210:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402214:	ldr	x17, [x16, #592]
  402218:	add	x16, x16, #0x250
  40221c:	br	x17

0000000000402220 <cap_free@plt>:
  402220:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402224:	ldr	x17, [x16, #600]
  402228:	add	x16, x16, #0x258
  40222c:	br	x17

0000000000402230 <if_nametoindex@plt>:
  402230:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402234:	ldr	x17, [x16, #608]
  402238:	add	x16, x16, #0x260
  40223c:	br	x17

0000000000402240 <strchrnul@plt>:
  402240:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402244:	ldr	x17, [x16, #616]
  402248:	add	x16, x16, #0x268
  40224c:	br	x17

0000000000402250 <strstr@plt>:
  402250:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402254:	ldr	x17, [x16, #624]
  402258:	add	x16, x16, #0x270
  40225c:	br	x17

0000000000402260 <__isoc99_sscanf@plt>:
  402260:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402264:	ldr	x17, [x16, #632]
  402268:	add	x16, x16, #0x278
  40226c:	br	x17

0000000000402270 <strncpy@plt>:
  402270:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402274:	ldr	x17, [x16, #640]
  402278:	add	x16, x16, #0x280
  40227c:	br	x17

0000000000402280 <strcspn@plt>:
  402280:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402284:	ldr	x17, [x16, #648]
  402288:	add	x16, x16, #0x288
  40228c:	br	x17

0000000000402290 <vfprintf@plt>:
  402290:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402294:	ldr	x17, [x16, #656]
  402298:	add	x16, x16, #0x290
  40229c:	br	x17

00000000004022a0 <printf@plt>:
  4022a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022a4:	ldr	x17, [x16, #664]
  4022a8:	add	x16, x16, #0x298
  4022ac:	br	x17

00000000004022b0 <__assert_fail@plt>:
  4022b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022b4:	ldr	x17, [x16, #672]
  4022b8:	add	x16, x16, #0x2a0
  4022bc:	br	x17

00000000004022c0 <__errno_location@plt>:
  4022c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022c4:	ldr	x17, [x16, #680]
  4022c8:	add	x16, x16, #0x2a8
  4022cc:	br	x17

00000000004022d0 <getenv@plt>:
  4022d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022d4:	ldr	x17, [x16, #688]
  4022d8:	add	x16, x16, #0x2b0
  4022dc:	br	x17

00000000004022e0 <putchar@plt>:
  4022e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022e4:	ldr	x17, [x16, #696]
  4022e8:	add	x16, x16, #0x2b8
  4022ec:	br	x17

00000000004022f0 <__getdelim@plt>:
  4022f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022f4:	ldr	x17, [x16, #704]
  4022f8:	add	x16, x16, #0x2c0
  4022fc:	br	x17

0000000000402300 <getsockname@plt>:
  402300:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402304:	ldr	x17, [x16, #712]
  402308:	add	x16, x16, #0x2c8
  40230c:	br	x17

0000000000402310 <getservbyname@plt>:
  402310:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402314:	ldr	x17, [x16, #720]
  402318:	add	x16, x16, #0x2d0
  40231c:	br	x17

0000000000402320 <fprintf@plt>:
  402320:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402324:	ldr	x17, [x16, #728]
  402328:	add	x16, x16, #0x2d8
  40232c:	br	x17

0000000000402330 <fgets@plt>:
  402330:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402334:	ldr	x17, [x16, #736]
  402338:	add	x16, x16, #0x2e0
  40233c:	br	x17

0000000000402340 <inet_ntop@plt>:
  402340:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402344:	ldr	x17, [x16, #744]
  402348:	add	x16, x16, #0x2e8
  40234c:	br	x17

0000000000402350 <ferror@plt>:
  402350:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402354:	ldr	x17, [x16, #752]
  402358:	add	x16, x16, #0x2f0
  40235c:	br	x17

Disassembly of section .text:

0000000000402360 <.text>:
  402360:	stp	x29, x30, [sp, #-80]!
  402364:	cmp	w0, #0x1
  402368:	mov	x29, sp
  40236c:	stp	x19, x20, [sp, #16]
  402370:	mov	w20, w0
  402374:	stp	x21, x22, [sp, #32]
  402378:	mov	x21, x1
  40237c:	b.le	402490 <ferror@plt+0x140>
  402380:	stp	x23, x24, [sp, #48]
  402384:	adrp	x23, 427000 <ferror@plt+0x24cb0>
  402388:	add	x23, x23, #0x370
  40238c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  402390:	add	x24, x23, #0x4
  402394:	add	x22, x22, #0xd10
  402398:	b	4023bc <ferror@plt+0x6c>
  40239c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4023a0:	ldr	w2, [x0, #3688]
  4023a4:	add	w2, w2, #0x1
  4023a8:	str	w2, [x0, #3688]
  4023ac:	sub	w20, w20, #0x1
  4023b0:	add	x21, x21, #0x8
  4023b4:	cmp	w20, #0x1
  4023b8:	b.le	40248c <ferror@plt+0x13c>
  4023bc:	ldr	x19, [x21, #8]
  4023c0:	ldrb	w0, [x19]
  4023c4:	cmp	w0, #0x2d
  4023c8:	b.ne	4023e0 <ferror@plt+0x90>  // b.any
  4023cc:	ldrb	w0, [x19, #1]
  4023d0:	cmp	w0, #0x2d
  4023d4:	b.ne	4023e0 <ferror@plt+0x90>  // b.any
  4023d8:	ldrb	w0, [x19, #2]
  4023dc:	cbz	w0, 40258c <ferror@plt+0x23c>
  4023e0:	ldrb	w0, [x19]
  4023e4:	cmp	w0, #0x2d
  4023e8:	b.ne	40248c <ferror@plt+0x13c>  // b.any
  4023ec:	ldrb	w0, [x19, #1]
  4023f0:	mov	x1, x22
  4023f4:	cmp	w0, #0x2d
  4023f8:	cinc	x19, x19, eq  // eq = none
  4023fc:	mov	x0, x19
  402400:	bl	409dd8 <ferror@plt+0x7a88>
  402404:	tst	w0, #0xff
  402408:	b.eq	4026cc <ferror@plt+0x37c>  // b.none
  40240c:	mov	x0, x19
  402410:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402414:	add	x1, x1, #0xd18
  402418:	bl	409dd8 <ferror@plt+0x7a88>
  40241c:	tst	w0, #0xff
  402420:	b.eq	40259c <ferror@plt+0x24c>  // b.none
  402424:	mov	x0, x19
  402428:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40242c:	add	x1, x1, #0xd40
  402430:	bl	409dd8 <ferror@plt+0x7a88>
  402434:	tst	w0, #0xff
  402438:	b.eq	40239c <ferror@plt+0x4c>  // b.none
  40243c:	mov	x0, x19
  402440:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402444:	add	x1, x1, #0xd48
  402448:	bl	409dd8 <ferror@plt+0x7a88>
  40244c:	tst	w0, #0xff
  402450:	b.eq	40239c <ferror@plt+0x4c>  // b.none
  402454:	mov	x0, x19
  402458:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40245c:	add	x1, x1, #0xd58
  402460:	bl	409dd8 <ferror@plt+0x7a88>
  402464:	tst	w0, #0xff
  402468:	b.ne	402560 <ferror@plt+0x210>  // b.any
  40246c:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402470:	sub	w20, w20, #0x1
  402474:	add	x21, x21, #0x8
  402478:	cmp	w20, #0x1
  40247c:	ldr	w0, [x1, #3672]
  402480:	add	w0, w0, #0x1
  402484:	str	w0, [x1, #3672]
  402488:	b.gt	4023bc <ferror@plt+0x6c>
  40248c:	ldp	x23, x24, [sp, #48]
  402490:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402494:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402498:	add	x19, x19, #0x370
  40249c:	ldr	w3, [x1, #3684]
  4024a0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4024a4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4024a8:	adrp	x4, 427000 <ferror@plt+0x24cb0>
  4024ac:	cmp	w3, #0x0
  4024b0:	ldr	w1, [x0, #3668]
  4024b4:	add	x3, x2, #0xd80
  4024b8:	ldr	w0, [x19, #4]
  4024bc:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4024c0:	add	x2, x2, #0xd08
  4024c4:	csel	x2, x2, x3, ne  // ne = any
  4024c8:	str	x2, [x4, #832]
  4024cc:	bl	40d3d0 <ferror@plt+0xb080>
  4024d0:	ldr	x0, [x19, #8]
  4024d4:	cbz	x0, 4024e8 <ferror@plt+0x198>
  4024d8:	ldp	x19, x20, [sp, #16]
  4024dc:	ldp	x21, x22, [sp, #32]
  4024e0:	ldp	x29, x30, [sp], #80
  4024e4:	b	4029c0 <ferror@plt+0x670>
  4024e8:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4024ec:	add	x19, x19, #0x308
  4024f0:	mov	x0, x19
  4024f4:	mov	w1, #0x0                   	// #0
  4024f8:	bl	40eaf8 <ferror@plt+0xc7a8>
  4024fc:	tbnz	w0, #31, 40278c <ferror@plt+0x43c>
  402500:	mov	x0, x19
  402504:	bl	40e880 <ferror@plt+0xc530>
  402508:	cmp	w20, #0x1
  40250c:	b.le	402738 <ferror@plt+0x3e8>
  402510:	adrp	x19, 410000 <ferror@plt+0xdcb0>
  402514:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402518:	add	x19, x19, #0xe58
  40251c:	add	x1, x1, #0xc70
  402520:	ldr	x22, [x21, #8]
  402524:	b	402530 <ferror@plt+0x1e0>
  402528:	ldr	x1, [x19, #16]!
  40252c:	cbz	x1, 4025b4 <ferror@plt+0x264>
  402530:	mov	x0, x22
  402534:	bl	409dd8 <ferror@plt+0x7a88>
  402538:	tst	w0, #0xff
  40253c:	b.ne	402528 <ferror@plt+0x1d8>  // b.any
  402540:	add	x1, x21, #0x10
  402544:	sub	w0, w20, #0x2
  402548:	ldr	x2, [x19, #8]
  40254c:	ldp	x19, x20, [sp, #16]
  402550:	mov	x16, x2
  402554:	ldp	x21, x22, [sp, #32]
  402558:	ldp	x29, x30, [sp], #80
  40255c:	br	x16
  402560:	mov	x0, x19
  402564:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402568:	add	x1, x1, #0xd68
  40256c:	bl	409dd8 <ferror@plt+0x7a88>
  402570:	tst	w0, #0xff
  402574:	b.ne	4025e0 <ferror@plt+0x290>  // b.any
  402578:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40257c:	ldr	w0, [x1, #3684]
  402580:	add	w0, w0, #0x1
  402584:	str	w0, [x1, #3684]
  402588:	b	4023ac <ferror@plt+0x5c>
  40258c:	sub	w20, w20, #0x1
  402590:	add	x21, x21, #0x8
  402594:	ldp	x23, x24, [sp, #48]
  402598:	b	402490 <ferror@plt+0x140>
  40259c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4025a0:	add	x0, x0, #0xd28
  4025a4:	str	x25, [sp, #64]
  4025a8:	bl	402080 <puts@plt>
  4025ac:	mov	w0, #0x0                   	// #0
  4025b0:	bl	401dc0 <exit@plt>
  4025b4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4025b8:	mov	x2, x22
  4025bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4025c0:	add	x1, x1, #0xcc0
  4025c4:	ldr	x0, [x0, #848]
  4025c8:	bl	402320 <fprintf@plt>
  4025cc:	mov	w0, #0xffffffff            	// #-1
  4025d0:	ldp	x19, x20, [sp, #16]
  4025d4:	ldp	x21, x22, [sp, #32]
  4025d8:	ldp	x29, x30, [sp], #80
  4025dc:	ret
  4025e0:	mov	x0, x19
  4025e4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4025e8:	add	x1, x1, #0xd78
  4025ec:	bl	409dd8 <ferror@plt+0x7a88>
  4025f0:	tst	w0, #0xff
  4025f4:	b.ne	40260c <ferror@plt+0x2bc>  // b.any
  4025f8:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4025fc:	ldr	w0, [x1, #3664]
  402600:	add	w0, w0, #0x1
  402604:	str	w0, [x1, #3664]
  402608:	b	4023ac <ferror@plt+0x5c>
  40260c:	mov	x0, x19
  402610:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402614:	add	x1, x1, #0xd88
  402618:	bl	409dd8 <ferror@plt+0x7a88>
  40261c:	tst	w0, #0xff
  402620:	b.ne	402664 <ferror@plt+0x314>  // b.any
  402624:	str	x25, [sp, #64]
  402628:	sub	w20, w20, #0x1
  40262c:	cmp	w20, #0x1
  402630:	add	x25, x21, #0x8
  402634:	b.eq	4026d0 <ferror@plt+0x380>  // b.none
  402638:	ldr	x19, [x21, #16]
  40263c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402640:	add	x1, x1, #0xd90
  402644:	mov	x0, x19
  402648:	bl	4020a0 <strcmp@plt>
  40264c:	cbnz	w0, 402684 <ferror@plt+0x334>
  402650:	mov	x21, x25
  402654:	mov	w0, #0x2                   	// #2
  402658:	str	w0, [x23]
  40265c:	ldr	x25, [sp, #64]
  402660:	b	4023ac <ferror@plt+0x5c>
  402664:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402668:	mov	x0, x19
  40266c:	add	x1, x1, #0xdc0
  402670:	bl	4020a0 <strcmp@plt>
  402674:	cbnz	w0, 4026ac <ferror@plt+0x35c>
  402678:	mov	w0, #0x2                   	// #2
  40267c:	str	w0, [x23]
  402680:	b	4023ac <ferror@plt+0x5c>
  402684:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402688:	mov	x0, x19
  40268c:	add	x1, x1, #0xd98
  402690:	bl	4020a0 <strcmp@plt>
  402694:	cbnz	w0, 40279c <ferror@plt+0x44c>
  402698:	mov	x21, x25
  40269c:	mov	w0, #0xa                   	// #10
  4026a0:	str	w0, [x23]
  4026a4:	ldr	x25, [sp, #64]
  4026a8:	b	4023ac <ferror@plt+0x5c>
  4026ac:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4026b0:	mov	x0, x19
  4026b4:	add	x1, x1, #0xdc8
  4026b8:	bl	4020a0 <strcmp@plt>
  4026bc:	cbnz	w0, 4026d4 <ferror@plt+0x384>
  4026c0:	mov	w0, #0xa                   	// #10
  4026c4:	str	w0, [x23]
  4026c8:	b	4023ac <ferror@plt+0x5c>
  4026cc:	str	x25, [sp, #64]
  4026d0:	bl	402980 <ferror@plt+0x630>
  4026d4:	mov	x0, x19
  4026d8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4026dc:	add	x1, x1, #0xdd0
  4026e0:	bl	409dd8 <ferror@plt+0x7a88>
  4026e4:	tst	w0, #0xff
  4026e8:	b.ne	40270c <ferror@plt+0x3bc>  // b.any
  4026ec:	ldr	x0, [x21, #16]
  4026f0:	sub	w20, w20, #0x1
  4026f4:	add	x21, x21, #0x8
  4026f8:	bl	40c580 <ferror@plt+0xa230>
  4026fc:	cbz	w0, 4023ac <ferror@plt+0x5c>
  402700:	mov	w0, #0xffffffff            	// #-1
  402704:	str	x25, [sp, #64]
  402708:	bl	401dc0 <exit@plt>
  40270c:	mov	x0, x19
  402710:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402714:	add	x1, x1, #0xdd8
  402718:	bl	409dd8 <ferror@plt+0x7a88>
  40271c:	tst	w0, #0xff
  402720:	b.ne	40274c <ferror@plt+0x3fc>  // b.any
  402724:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402728:	ldr	w0, [x1, #3676]
  40272c:	add	w0, w0, #0x1
  402730:	str	w0, [x1, #3676]
  402734:	b	4023ac <ferror@plt+0x5c>
  402738:	mov	x0, x19
  40273c:	stp	x23, x24, [sp, #48]
  402740:	str	x25, [sp, #64]
  402744:	bl	40e900 <ferror@plt+0xc5b0>
  402748:	bl	402980 <ferror@plt+0x630>
  40274c:	mov	x1, x24
  402750:	mov	x0, x19
  402754:	bl	40d4a0 <ferror@plt+0xb150>
  402758:	tst	w0, #0xff
  40275c:	b.ne	4023ac <ferror@plt+0x5c>  // b.any
  402760:	mov	x0, x19
  402764:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402768:	add	x1, x1, #0xde8
  40276c:	bl	409dd8 <ferror@plt+0x7a88>
  402770:	tst	w0, #0xff
  402774:	b.ne	4027c0 <ferror@plt+0x470>  // b.any
  402778:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40277c:	ldr	w0, [x1, #3680]
  402780:	add	w0, w0, #0x1
  402784:	str	w0, [x1, #3680]
  402788:	b	4023ac <ferror@plt+0x5c>
  40278c:	mov	w0, #0x1                   	// #1
  402790:	stp	x23, x24, [sp, #48]
  402794:	str	x25, [sp, #64]
  402798:	bl	401dc0 <exit@plt>
  40279c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4027a0:	mov	x0, x19
  4027a4:	add	x1, x1, #0xda0
  4027a8:	bl	4020a0 <strcmp@plt>
  4027ac:	cbz	w0, 4026d0 <ferror@plt+0x380>
  4027b0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4027b4:	mov	x1, x19
  4027b8:	add	x0, x0, #0xda8
  4027bc:	bl	409b70 <ferror@plt+0x7820>
  4027c0:	mov	x0, x19
  4027c4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4027c8:	add	x1, x1, #0xdf0
  4027cc:	bl	409dd8 <ferror@plt+0x7a88>
  4027d0:	tst	w0, #0xff
  4027d4:	b.ne	4027ec <ferror@plt+0x49c>  // b.any
  4027d8:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4027dc:	ldr	w0, [x1, #3668]
  4027e0:	add	w0, w0, #0x1
  4027e4:	str	w0, [x1, #3668]
  4027e8:	b	4023ac <ferror@plt+0x5c>
  4027ec:	mov	x0, x19
  4027f0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4027f4:	add	x1, x1, #0xdf8
  4027f8:	bl	409dd8 <ferror@plt+0x7a88>
  4027fc:	tst	w0, #0xff
  402800:	b.ne	402818 <ferror@plt+0x4c8>  // b.any
  402804:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402808:	ldr	w0, [x1, #3704]
  40280c:	add	w0, w0, #0x1
  402810:	str	w0, [x1, #3704]
  402814:	b	4023ac <ferror@plt+0x5c>
  402818:	mov	x0, x19
  40281c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402820:	add	x1, x1, #0xe00
  402824:	bl	409dd8 <ferror@plt+0x7a88>
  402828:	tst	w0, #0xff
  40282c:	b.ne	402850 <ferror@plt+0x500>  // b.any
  402830:	sub	w20, w20, #0x1
  402834:	add	x1, x21, #0x8
  402838:	cmp	w20, #0x1
  40283c:	b.eq	4026cc <ferror@plt+0x37c>  // b.none
  402840:	ldr	x0, [x21, #16]
  402844:	mov	x21, x1
  402848:	str	x0, [x23, #8]
  40284c:	b	4023ac <ferror@plt+0x5c>
  402850:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402854:	mov	x2, x19
  402858:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40285c:	add	x1, x1, #0xe08
  402860:	ldr	x0, [x0, #848]
  402864:	str	x25, [sp, #64]
  402868:	bl	402320 <fprintf@plt>
  40286c:	mov	w0, #0xffffffff            	// #-1
  402870:	bl	401dc0 <exit@plt>
  402874:	mov	x29, #0x0                   	// #0
  402878:	mov	x30, #0x0                   	// #0
  40287c:	mov	x5, x0
  402880:	ldr	x1, [sp]
  402884:	add	x2, sp, #0x8
  402888:	mov	x6, sp
  40288c:	movz	x0, #0x0, lsl #48
  402890:	movk	x0, #0x0, lsl #32
  402894:	movk	x0, #0x40, lsl #16
  402898:	movk	x0, #0x2360
  40289c:	movz	x3, #0x0, lsl #48
  4028a0:	movk	x3, #0x0, lsl #32
  4028a4:	movk	x3, #0x41, lsl #16
  4028a8:	movk	x3, #0xa88
  4028ac:	movz	x4, #0x0, lsl #48
  4028b0:	movk	x4, #0x0, lsl #32
  4028b4:	movk	x4, #0x41, lsl #16
  4028b8:	movk	x4, #0xb08
  4028bc:	bl	401f50 <__libc_start_main@plt>
  4028c0:	bl	402060 <abort@plt>
  4028c4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4028c8:	ldr	x0, [x0, #4040]
  4028cc:	cbz	x0, 4028d4 <ferror@plt+0x584>
  4028d0:	b	402050 <__gmon_start__@plt>
  4028d4:	ret
  4028d8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4028dc:	add	x0, x0, #0x350
  4028e0:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4028e4:	add	x1, x1, #0x350
  4028e8:	cmp	x1, x0
  4028ec:	b.eq	402904 <ferror@plt+0x5b4>  // b.none
  4028f0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4028f4:	ldr	x1, [x1, #2856]
  4028f8:	cbz	x1, 402904 <ferror@plt+0x5b4>
  4028fc:	mov	x16, x1
  402900:	br	x16
  402904:	ret
  402908:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40290c:	add	x0, x0, #0x350
  402910:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  402914:	add	x1, x1, #0x350
  402918:	sub	x1, x1, x0
  40291c:	lsr	x2, x1, #63
  402920:	add	x1, x2, x1, asr #3
  402924:	cmp	xzr, x1, asr #1
  402928:	asr	x1, x1, #1
  40292c:	b.eq	402944 <ferror@plt+0x5f4>  // b.none
  402930:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  402934:	ldr	x2, [x2, #2864]
  402938:	cbz	x2, 402944 <ferror@plt+0x5f4>
  40293c:	mov	x16, x2
  402940:	br	x16
  402944:	ret
  402948:	stp	x29, x30, [sp, #-32]!
  40294c:	mov	x29, sp
  402950:	str	x19, [sp, #16]
  402954:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402958:	ldrb	w0, [x19, #872]
  40295c:	cbnz	w0, 40296c <ferror@plt+0x61c>
  402960:	bl	4028d8 <ferror@plt+0x588>
  402964:	mov	w0, #0x1                   	// #1
  402968:	strb	w0, [x19, #872]
  40296c:	ldr	x19, [sp, #16]
  402970:	ldp	x29, x30, [sp], #32
  402974:	ret
  402978:	b	402908 <ferror@plt+0x5b8>
  40297c:	nop
  402980:	stp	x29, x30, [sp, #-16]!
  402984:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  402988:	mov	x2, #0x131                 	// #305
  40298c:	mov	x29, sp
  402990:	ldr	x3, [x3, #848]
  402994:	mov	x1, #0x1                   	// #1
  402998:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40299c:	add	x0, x0, #0xb38
  4029a0:	bl	402180 <fwrite@plt>
  4029a4:	mov	w0, #0xffffffff            	// #-1
  4029a8:	bl	401dc0 <exit@plt>
  4029ac:	nop
  4029b0:	stp	x29, x30, [sp, #-16]!
  4029b4:	mov	x29, sp
  4029b8:	bl	402980 <ferror@plt+0x630>
  4029bc:	nop
  4029c0:	sub	sp, sp, #0x390
  4029c4:	stp	x29, x30, [sp]
  4029c8:	mov	x29, sp
  4029cc:	stp	x23, x24, [sp, #48]
  4029d0:	mov	x23, x0
  4029d4:	stp	x25, x26, [sp, #64]
  4029d8:	stp	xzr, xzr, [sp, #96]
  4029dc:	cbz	x0, 402a10 <ferror@plt+0x6c0>
  4029e0:	ldrb	w0, [x0]
  4029e4:	cmp	w0, #0x2d
  4029e8:	b.eq	402b58 <ferror@plt+0x808>  // b.none
  4029ec:	stp	x21, x22, [sp, #32]
  4029f0:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  4029f4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4029f8:	ldr	x2, [x21, #864]
  4029fc:	mov	x0, x23
  402a00:	add	x1, x1, #0xc78
  402a04:	bl	401d80 <freopen64@plt>
  402a08:	cbz	x0, 402b88 <ferror@plt+0x838>
  402a0c:	ldp	x21, x22, [sp, #32]
  402a10:	adrp	x24, 427000 <ferror@plt+0x24cb0>
  402a14:	add	x24, x24, #0x308
  402a18:	mov	w1, #0x0                   	// #0
  402a1c:	mov	x0, x24
  402a20:	bl	40eaf8 <ferror@plt+0xc7a8>
  402a24:	tbnz	w0, #31, 402b64 <ferror@plt+0x814>
  402a28:	stp	x27, x28, [sp, #80]
  402a2c:	adrp	x27, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402a30:	add	x26, sp, #0x78
  402a34:	stp	x21, x22, [sp, #32]
  402a38:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  402a3c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  402a40:	add	x21, x21, #0x360
  402a44:	add	x22, x22, #0xc70
  402a48:	mov	x0, x24
  402a4c:	mov	w25, #0x0                   	// #0
  402a50:	stp	x19, x20, [sp, #16]
  402a54:	bl	40e880 <ferror@plt+0xc530>
  402a58:	str	wzr, [x27, #3692]
  402a5c:	nop
  402a60:	ldr	x2, [x21]
  402a64:	add	x1, sp, #0x68
  402a68:	add	x0, sp, #0x60
  402a6c:	bl	40abd0 <ferror@plt+0x8880>
  402a70:	cmn	x0, #0x1
  402a74:	b.eq	402b00 <ferror@plt+0x7b0>  // b.none
  402a78:	ldr	x0, [sp, #96]
  402a7c:	add	x1, sp, #0x70
  402a80:	mov	w2, #0x64                  	// #100
  402a84:	bl	40add0 <ferror@plt+0x8a80>
  402a88:	mov	w19, w0
  402a8c:	cbz	w0, 402a60 <ferror@plt+0x710>
  402a90:	adrp	x20, 410000 <ferror@plt+0xdcb0>
  402a94:	mov	x1, x22
  402a98:	add	x20, x20, #0xe58
  402a9c:	ldr	x28, [sp, #112]
  402aa0:	b	402aac <ferror@plt+0x75c>
  402aa4:	ldr	x1, [x20, #16]!
  402aa8:	cbz	x1, 402b38 <ferror@plt+0x7e8>
  402aac:	mov	x0, x28
  402ab0:	bl	409dd8 <ferror@plt+0x7a88>
  402ab4:	tst	w0, #0xff
  402ab8:	b.ne	402aa4 <ferror@plt+0x754>  // b.any
  402abc:	ldr	x2, [x20, #8]
  402ac0:	sub	w0, w19, #0x1
  402ac4:	mov	x1, x26
  402ac8:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402acc:	add	x19, x19, #0x350
  402ad0:	blr	x2
  402ad4:	cbz	w0, 402a60 <ferror@plt+0x710>
  402ad8:	ldr	w3, [x27, #3692]
  402adc:	mov	x2, x23
  402ae0:	ldr	x0, [x19]
  402ae4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402ae8:	add	x1, x1, #0xcf0
  402aec:	mov	w25, #0x1                   	// #1
  402af0:	bl	402320 <fprintf@plt>
  402af4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402af8:	ldr	w0, [x0, #3680]
  402afc:	cbnz	w0, 402a60 <ferror@plt+0x710>
  402b00:	ldr	x0, [sp, #96]
  402b04:	cbz	x0, 402b0c <ferror@plt+0x7bc>
  402b08:	bl	402110 <free@plt>
  402b0c:	mov	x0, x24
  402b10:	bl	40e900 <ferror@plt+0xc5b0>
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x21, x22, [sp, #32]
  402b1c:	ldp	x27, x28, [sp, #80]
  402b20:	mov	w0, w25
  402b24:	ldp	x29, x30, [sp]
  402b28:	ldp	x23, x24, [sp, #48]
  402b2c:	ldp	x25, x26, [sp, #64]
  402b30:	add	sp, sp, #0x390
  402b34:	ret
  402b38:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402b3c:	add	x19, x0, #0x350
  402b40:	mov	x2, x28
  402b44:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402b48:	ldr	x0, [x0, #848]
  402b4c:	add	x1, x1, #0xcc0
  402b50:	bl	402320 <fprintf@plt>
  402b54:	b	402ad8 <ferror@plt+0x788>
  402b58:	ldrb	w0, [x23, #1]
  402b5c:	cbz	w0, 402a10 <ferror@plt+0x6c0>
  402b60:	b	4029ec <ferror@plt+0x69c>
  402b64:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  402b68:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  402b6c:	mov	x2, #0x16                  	// #22
  402b70:	mov	w25, #0x1                   	// #1
  402b74:	ldr	x3, [x1, #848]
  402b78:	add	x0, x0, #0xca8
  402b7c:	mov	x1, #0x1                   	// #1
  402b80:	bl	402180 <fwrite@plt>
  402b84:	b	402b20 <ferror@plt+0x7d0>
  402b88:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402b8c:	stp	x19, x20, [sp, #16]
  402b90:	mov	w25, #0x1                   	// #1
  402b94:	ldr	x19, [x0, #848]
  402b98:	bl	4022c0 <__errno_location@plt>
  402b9c:	ldr	w0, [x0]
  402ba0:	bl	402010 <strerror@plt>
  402ba4:	mov	x3, x0
  402ba8:	mov	x2, x23
  402bac:	mov	x0, x19
  402bb0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402bb4:	add	x1, x1, #0xc80
  402bb8:	bl	402320 <fprintf@plt>
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	ldp	x21, x22, [sp, #32]
  402bc4:	b	402b20 <ferror@plt+0x7d0>
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  402bd0:	mov	x2, #0x1e1                 	// #481
  402bd4:	mov	x29, sp
  402bd8:	ldr	x3, [x3, #848]
  402bdc:	mov	x1, #0x1                   	// #1
  402be0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  402be4:	add	x0, x0, #0xec8
  402be8:	bl	402180 <fwrite@plt>
  402bec:	mov	w0, #0xffffffff            	// #-1
  402bf0:	bl	401dc0 <exit@plt>
  402bf4:	nop
  402bf8:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402bfc:	ldr	w3, [x2, #896]
  402c00:	cbz	w3, 402c08 <ferror@plt+0x8b8>
  402c04:	str	w3, [x0, #20]
  402c08:	add	x2, x2, #0x380
  402c0c:	ldr	w3, [x2, #4]
  402c10:	cbnz	w3, 402c1c <ferror@plt+0x8cc>
  402c14:	mov	w0, #0x0                   	// #0
  402c18:	ret
  402c1c:	mov	w2, #0xa                   	// #10
  402c20:	b	410448 <ferror@plt+0xe0f8>
  402c24:	nop
  402c28:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402c2c:	ldr	w3, [x2, #896]
  402c30:	cbz	w3, 402c38 <ferror@plt+0x8e8>
  402c34:	str	w3, [x0, #20]
  402c38:	add	x2, x2, #0x380
  402c3c:	ldr	w3, [x2, #4]
  402c40:	cbnz	w3, 402c4c <ferror@plt+0x8fc>
  402c44:	mov	w0, #0x0                   	// #0
  402c48:	ret
  402c4c:	mov	w2, #0x9                   	// #9
  402c50:	b	410448 <ferror@plt+0xe0f8>
  402c54:	nop
  402c58:	sub	sp, sp, #0x2c0
  402c5c:	stp	x29, x30, [sp]
  402c60:	mov	x29, sp
  402c64:	stp	x19, x20, [sp, #16]
  402c68:	mov	w19, w2
  402c6c:	mov	x20, x3
  402c70:	mov	x2, #0x11c                 	// #284
  402c74:	stp	x21, x22, [sp, #32]
  402c78:	mov	w21, w1
  402c7c:	mov	w22, w0
  402c80:	mov	w1, #0x0                   	// #0
  402c84:	add	x0, sp, #0x1a0
  402c88:	bl	401f80 <memset@plt>
  402c8c:	orr	w21, w21, #0x1
  402c90:	mov	w2, #0x1c                  	// #28
  402c94:	mov	w1, #0x7                   	// #7
  402c98:	mov	w0, #0x40                  	// #64
  402c9c:	str	w2, [sp, #416]
  402ca0:	strh	w22, [sp, #420]
  402ca4:	strh	w21, [sp, #422]
  402ca8:	strb	w1, [sp, #432]
  402cac:	strh	w0, [sp, #440]
  402cb0:	cbz	w19, 4031a4 <ferror@plt+0xe54>
  402cb4:	mov	x0, #0xffffffffffffffff    	// #-1
  402cb8:	adrp	x21, 411000 <ferror@plt+0xecb0>
  402cbc:	mov	x22, #0x0                   	// #0
  402cc0:	add	x21, x21, #0xe0
  402cc4:	stp	x23, x24, [sp, #48]
  402cc8:	adrp	x24, 411000 <ferror@plt+0xecb0>
  402ccc:	mov	x23, #0x0                   	// #0
  402cd0:	add	x24, x24, #0xe8
  402cd4:	stp	x25, x26, [sp, #64]
  402cd8:	adrp	x26, 411000 <ferror@plt+0xecb0>
  402cdc:	mov	w25, #0x0                   	// #0
  402ce0:	add	x26, x26, #0xf0
  402ce4:	stp	x27, x28, [sp, #80]
  402ce8:	mov	x27, x0
  402cec:	stp	x0, xzr, [sp, #104]
  402cf0:	stp	wzr, w0, [sp, #120]
  402cf4:	b	402d14 <ferror@plt+0x9c4>
  402cf8:	subs	w19, w19, #0x1
  402cfc:	add	x28, x20, #0x8
  402d00:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402d04:	ldr	x23, [x20, #8]
  402d08:	add	x20, x28, #0x8
  402d0c:	subs	w19, w19, #0x1
  402d10:	b.eq	402d6c <ferror@plt+0xa1c>  // b.none
  402d14:	ldr	x28, [x20]
  402d18:	mov	x1, x21
  402d1c:	mov	x0, x28
  402d20:	bl	4020a0 <strcmp@plt>
  402d24:	cbz	w0, 402cf8 <ferror@plt+0x9a8>
  402d28:	mov	x1, x24
  402d2c:	mov	x0, x28
  402d30:	bl	4020a0 <strcmp@plt>
  402d34:	cbnz	w0, 402e60 <ferror@plt+0xb10>
  402d38:	subs	w19, w19, #0x1
  402d3c:	add	x28, x20, #0x8
  402d40:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402d44:	ldr	x1, [x20, #8]
  402d48:	cbnz	w25, 40320c <ferror@plt+0xebc>
  402d4c:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402d50:	add	x0, sp, #0x98
  402d54:	add	x20, x28, #0x8
  402d58:	mov	w25, #0x1                   	// #1
  402d5c:	ldr	w2, [x2, #880]
  402d60:	bl	40a280 <ferror@plt+0x7f30>
  402d64:	subs	w19, w19, #0x1
  402d68:	b.ne	402d14 <ferror@plt+0x9c4>  // b.any
  402d6c:	ldr	x0, [sp, #112]
  402d70:	cmp	x23, #0x0
  402d74:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402d78:	b.eq	403198 <ferror@plt+0xe48>  // b.none
  402d7c:	ldrb	w0, [sp, #442]
  402d80:	tst	w0, #0x6
  402d84:	b.ne	402d90 <ferror@plt+0xa40>  // b.any
  402d88:	orr	w0, w0, #0x2
  402d8c:	strb	w0, [sp, #442]
  402d90:	ldrh	w0, [sp, #440]
  402d94:	mov	w1, #0x82                  	// #130
  402d98:	tst	w0, w1
  402d9c:	b.eq	403000 <ferror@plt+0xcb0>  // b.none
  402da0:	add	x0, sp, #0x88
  402da4:	add	x7, sp, #0x8d
  402da8:	add	x4, x0, #0x2
  402dac:	add	x6, x0, #0x4
  402db0:	add	x5, x0, #0x3
  402db4:	add	x3, x0, #0x1
  402db8:	mov	x2, x0
  402dbc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402dc0:	ldr	x0, [sp, #112]
  402dc4:	add	x1, x1, #0x1c0
  402dc8:	bl	402260 <__isoc99_sscanf@plt>
  402dcc:	mov	w4, w0
  402dd0:	cmp	w0, #0x6
  402dd4:	b.ne	403168 <ferror@plt+0xe18>  // b.any
  402dd8:	add	x3, sp, #0x88
  402ddc:	add	x0, sp, #0x1a0
  402de0:	mov	w2, #0x2                   	// #2
  402de4:	mov	w1, #0x11c                 	// #284
  402de8:	bl	410358 <ferror@plt+0xe008>
  402dec:	cbnz	w25, 4030f4 <ferror@plt+0xda4>
  402df0:	ldr	w0, [sp, #124]
  402df4:	tbz	w0, #31, 403098 <ferror@plt+0xd48>
  402df8:	cbnz	x22, 4030b0 <ferror@plt+0xd60>
  402dfc:	cmn	x27, #0x1
  402e00:	b.ne	403074 <ferror@plt+0xd24>  // b.any
  402e04:	ldr	x0, [sp, #104]
  402e08:	cmn	x0, #0x1
  402e0c:	b.ne	40300c <ferror@plt+0xcbc>  // b.any
  402e10:	ldr	w0, [sp, #120]
  402e14:	cbnz	w0, 403028 <ferror@plt+0xcd8>
  402e18:	mov	x0, x23
  402e1c:	bl	40c118 <ferror@plt+0x9dc8>
  402e20:	str	w0, [sp, #436]
  402e24:	cbz	w0, 40304c <ferror@plt+0xcfc>
  402e28:	add	x1, sp, #0x1a0
  402e2c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402e30:	mov	x2, #0x0                   	// #0
  402e34:	add	x0, x0, #0x308
  402e38:	bl	40f960 <ferror@plt+0xd610>
  402e3c:	asr	w0, w0, #31
  402e40:	ldp	x23, x24, [sp, #48]
  402e44:	ldp	x25, x26, [sp, #64]
  402e48:	ldp	x27, x28, [sp, #80]
  402e4c:	ldp	x29, x30, [sp]
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	add	sp, sp, #0x2c0
  402e5c:	ret
  402e60:	mov	x1, x26
  402e64:	mov	x0, x28
  402e68:	bl	4020a0 <strcmp@plt>
  402e6c:	cbnz	w0, 402ebc <ferror@plt+0xb6c>
  402e70:	subs	w19, w19, #0x1
  402e74:	add	x28, x20, #0x8
  402e78:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402e7c:	ldr	x0, [x20, #8]
  402e80:	add	x1, sp, #0x90
  402e84:	mov	w2, #0x0                   	// #0
  402e88:	bl	401da0 <strtoul@plt>
  402e8c:	mov	x22, x0
  402e90:	ldr	x1, [sp, #144]
  402e94:	cbz	x1, 402ea0 <ferror@plt+0xb50>
  402e98:	ldrb	w0, [x1]
  402e9c:	cbnz	w0, 402fb4 <ferror@plt+0xc64>
  402ea0:	mov	x0, #0xffff                	// #65535
  402ea4:	cmp	x22, x0
  402ea8:	b.ls	402d08 <ferror@plt+0x9b8>  // b.plast
  402eac:	ldr	x1, [x20, #8]
  402eb0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  402eb4:	add	x0, x0, #0x100
  402eb8:	bl	409b70 <ferror@plt+0x7820>
  402ebc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402ec0:	mov	x0, x28
  402ec4:	add	x1, x1, #0x110
  402ec8:	bl	4020a0 <strcmp@plt>
  402ecc:	cbnz	w0, 402f18 <ferror@plt+0xbc8>
  402ed0:	subs	w19, w19, #0x1
  402ed4:	add	x28, x20, #0x8
  402ed8:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402edc:	ldr	x0, [x20, #8]
  402ee0:	add	x1, sp, #0x90
  402ee4:	mov	w2, #0x0                   	// #0
  402ee8:	bl	401da0 <strtoul@plt>
  402eec:	mov	x27, x0
  402ef0:	ldr	x1, [sp, #144]
  402ef4:	cbz	x1, 402f00 <ferror@plt+0xbb0>
  402ef8:	ldrb	w0, [x1]
  402efc:	cbnz	w0, 402f08 <ferror@plt+0xbb8>
  402f00:	cmp	xzr, x27, lsr #24
  402f04:	b.eq	402d08 <ferror@plt+0x9b8>  // b.none
  402f08:	ldr	x1, [x20, #8]
  402f0c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  402f10:	add	x0, x0, #0x118
  402f14:	bl	409b70 <ferror@plt+0x7820>
  402f18:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402f1c:	mov	x0, x28
  402f20:	add	x1, x1, #0x128
  402f24:	bl	4020a0 <strcmp@plt>
  402f28:	cbnz	w0, 402f78 <ferror@plt+0xc28>
  402f2c:	subs	w19, w19, #0x1
  402f30:	add	x28, x20, #0x8
  402f34:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402f38:	ldr	x0, [x20, #8]
  402f3c:	add	x1, sp, #0x90
  402f40:	mov	w2, #0x0                   	// #0
  402f44:	bl	401da0 <strtoul@plt>
  402f48:	str	x0, [sp, #104]
  402f4c:	ldr	x1, [sp, #144]
  402f50:	cbz	x1, 402f5c <ferror@plt+0xc0c>
  402f54:	ldrb	w0, [x1]
  402f58:	cbnz	w0, 402f68 <ferror@plt+0xc18>
  402f5c:	ldr	x0, [sp, #104]
  402f60:	cmp	xzr, x0, lsr #24
  402f64:	b.eq	402d08 <ferror@plt+0x9b8>  // b.none
  402f68:	ldr	x1, [x20, #8]
  402f6c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  402f70:	add	x0, x0, #0x130
  402f74:	bl	409b70 <ferror@plt+0x7820>
  402f78:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402f7c:	mov	x0, x28
  402f80:	add	x1, x1, #0x148
  402f84:	bl	4020a0 <strcmp@plt>
  402f88:	cbnz	w0, 402fd8 <ferror@plt+0xc88>
  402f8c:	subs	w19, w19, #0x1
  402f90:	add	x28, x20, #0x8
  402f94:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  402f98:	ldr	x0, [x20, #8]
  402f9c:	bl	40c118 <ferror@plt+0x9dc8>
  402fa0:	str	w0, [sp, #120]
  402fa4:	cbnz	w0, 402d08 <ferror@plt+0x9b8>
  402fa8:	ldr	x0, [x20, #8]
  402fac:	bl	409c00 <ferror@plt+0x78b0>
  402fb0:	bl	401dc0 <exit@plt>
  402fb4:	ldr	x0, [x20, #8]
  402fb8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402fbc:	add	x1, x1, #0xf8
  402fc0:	bl	402310 <getservbyname@plt>
  402fc4:	cbz	x0, 402eac <ferror@plt+0xb5c>
  402fc8:	ldr	w22, [x0, #16]
  402fcc:	rev16	w22, w22
  402fd0:	and	x22, x22, #0xffff
  402fd4:	b	402d08 <ferror@plt+0x9b8>
  402fd8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  402fdc:	mov	x0, x28
  402fe0:	add	x1, x1, #0x150
  402fe4:	bl	4020a0 <strcmp@plt>
  402fe8:	cbnz	w0, 4030c8 <ferror@plt+0xd78>
  402fec:	ldrb	w0, [sp, #442]
  402ff0:	mov	x28, x20
  402ff4:	orr	w0, w0, #0x2
  402ff8:	strb	w0, [sp, #442]
  402ffc:	b	402d08 <ferror@plt+0x9b8>
  403000:	orr	w0, w0, #0x80
  403004:	strh	w0, [sp, #440]
  403008:	b	402da0 <ferror@plt+0xa50>
  40300c:	mov	w3, w0
  403010:	mov	w2, #0xb                   	// #11
  403014:	add	x0, sp, #0x1a0
  403018:	mov	w1, #0x11c                 	// #284
  40301c:	bl	410448 <ferror@plt+0xe0f8>
  403020:	ldr	w0, [sp, #120]
  403024:	cbz	w0, 402e18 <ferror@plt+0xac8>
  403028:	mov	x3, x0
  40302c:	mov	w2, #0x8                   	// #8
  403030:	mov	w1, #0x11c                 	// #284
  403034:	add	x0, sp, #0x1a0
  403038:	bl	410448 <ferror@plt+0xe0f8>
  40303c:	mov	x0, x23
  403040:	bl	40c118 <ferror@plt+0x9dc8>
  403044:	str	w0, [sp, #436]
  403048:	cbnz	w0, 402e28 <ferror@plt+0xad8>
  40304c:	mov	x0, x23
  403050:	bl	409c00 <ferror@plt+0x78b0>
  403054:	ldp	x29, x30, [sp]
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x23, x24, [sp, #48]
  403064:	ldp	x25, x26, [sp, #64]
  403068:	ldp	x27, x28, [sp, #80]
  40306c:	add	sp, sp, #0x2c0
  403070:	ret
  403074:	mov	w3, w27
  403078:	add	x0, sp, #0x1a0
  40307c:	mov	w2, #0x7                   	// #7
  403080:	mov	w1, #0x11c                 	// #284
  403084:	bl	410448 <ferror@plt+0xe0f8>
  403088:	ldr	x0, [sp, #104]
  40308c:	cmn	x0, #0x1
  403090:	b.eq	402e10 <ferror@plt+0xac0>  // b.none
  403094:	b	40300c <ferror@plt+0xcbc>
  403098:	mov	w3, w0
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	add	x0, sp, #0x1a0
  4030a4:	mov	w1, #0x11c                 	// #284
  4030a8:	bl	410428 <ferror@plt+0xe0d8>
  4030ac:	cbz	x22, 402dfc <ferror@plt+0xaac>
  4030b0:	rev16	w3, w22
  4030b4:	add	x0, sp, #0x1a0
  4030b8:	mov	w2, #0x6                   	// #6
  4030bc:	mov	w1, #0x11c                 	// #284
  4030c0:	bl	410428 <ferror@plt+0xe0d8>
  4030c4:	b	402dfc <ferror@plt+0xaac>
  4030c8:	mov	x0, x28
  4030cc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4030d0:	add	x1, x1, #0x158
  4030d4:	bl	409dd8 <ferror@plt+0x7a88>
  4030d8:	tst	w0, #0xff
  4030dc:	b.ne	403110 <ferror@plt+0xdc0>  // b.any
  4030e0:	ldrb	w0, [sp, #442]
  4030e4:	mov	x28, x20
  4030e8:	orr	w0, w0, #0x4
  4030ec:	strb	w0, [sp, #442]
  4030f0:	b	402d08 <ferror@plt+0x9b8>
  4030f4:	ldrh	w4, [sp, #154]
  4030f8:	add	x3, sp, #0xa0
  4030fc:	add	x0, sp, #0x1a0
  403100:	mov	w2, #0x1                   	// #1
  403104:	mov	w1, #0x11c                 	// #284
  403108:	bl	410358 <ferror@plt+0xe008>
  40310c:	b	402df0 <ferror@plt+0xaa0>
  403110:	ldr	x0, [x20]
  403114:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403118:	add	x1, x1, #0x160
  40311c:	bl	409dd8 <ferror@plt+0x7a88>
  403120:	tst	w0, #0xff
  403124:	b.ne	40313c <ferror@plt+0xdec>  // b.any
  403128:	ldrb	w0, [sp, #442]
  40312c:	mov	x28, x20
  403130:	orr	w0, w0, #0xffffff80
  403134:	strb	w0, [sp, #442]
  403138:	b	402d08 <ferror@plt+0x9b8>
  40313c:	ldr	x0, [x20]
  403140:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403144:	add	x1, x1, #0x168
  403148:	bl	409dd8 <ferror@plt+0x7a88>
  40314c:	tst	w0, #0xff
  403150:	b.ne	4031c8 <ferror@plt+0xe78>  // b.any
  403154:	ldrh	w0, [sp, #440]
  403158:	mov	x28, x20
  40315c:	orr	w0, w0, #0x80
  403160:	strh	w0, [sp, #440]
  403164:	b	402d08 <ferror@plt+0x9b8>
  403168:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40316c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403170:	ldr	x2, [sp, #112]
  403174:	add	x1, x1, #0x1e0
  403178:	ldr	x0, [x0, #848]
  40317c:	bl	402320 <fprintf@plt>
  403180:	mov	w0, #0xffffffff            	// #-1
  403184:	ldp	x23, x24, [sp, #48]
  403188:	ldp	x25, x26, [sp, #64]
  40318c:	ldp	x27, x28, [sp, #80]
  403190:	b	402e4c <ferror@plt+0xafc>
  403194:	bl	409b10 <ferror@plt+0x77c0>
  403198:	ldp	x23, x24, [sp, #48]
  40319c:	ldp	x25, x26, [sp, #64]
  4031a0:	ldp	x27, x28, [sp, #80]
  4031a4:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4031a8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4031ac:	mov	x2, #0x2b                  	// #43
  4031b0:	ldr	x3, [x1, #848]
  4031b4:	add	x0, x0, #0xb0
  4031b8:	mov	x1, #0x1                   	// #1
  4031bc:	bl	402180 <fwrite@plt>
  4031c0:	mov	w0, #0xffffffff            	// #-1
  4031c4:	b	402e4c <ferror@plt+0xafc>
  4031c8:	ldr	x0, [x20]
  4031cc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4031d0:	add	x1, x1, #0x170
  4031d4:	bl	409dd8 <ferror@plt+0x7a88>
  4031d8:	tst	w0, #0xff
  4031dc:	b.eq	403154 <ferror@plt+0xe04>  // b.none
  4031e0:	ldr	x0, [x20]
  4031e4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4031e8:	add	x1, x1, #0x180
  4031ec:	bl	409dd8 <ferror@plt+0x7a88>
  4031f0:	tst	w0, #0xff
  4031f4:	b.ne	403214 <ferror@plt+0xec4>  // b.any
  4031f8:	ldrh	w0, [sp, #440]
  4031fc:	mov	x28, x20
  403200:	orr	w0, w0, #0x2
  403204:	strh	w0, [sp, #440]
  403208:	b	402d08 <ferror@plt+0x9b8>
  40320c:	mov	x0, x24
  403210:	bl	409bd0 <ferror@plt+0x7880>
  403214:	ldr	x0, [x20]
  403218:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40321c:	add	x1, x1, #0x188
  403220:	bl	409dd8 <ferror@plt+0x7a88>
  403224:	tst	w0, #0xff
  403228:	b.eq	4031f8 <ferror@plt+0xea8>  // b.none
  40322c:	ldr	x0, [x20]
  403230:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403234:	add	x1, x1, #0x190
  403238:	bl	409dd8 <ferror@plt+0x7a88>
  40323c:	tst	w0, #0xff
  403240:	b.ne	40325c <ferror@plt+0xf0c>  // b.any
  403244:	ldrh	w0, [sp, #440]
  403248:	mov	x28, x20
  40324c:	and	w0, w0, #0xffffffbf
  403250:	orr	w0, w0, #0x2
  403254:	strh	w0, [sp, #440]
  403258:	b	402d08 <ferror@plt+0x9b8>
  40325c:	ldr	x0, [x20]
  403260:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403264:	add	x2, x2, #0xe48
  403268:	mov	x1, x2
  40326c:	bl	409dd8 <ferror@plt+0x7a88>
  403270:	tst	w0, #0xff
  403274:	b.ne	4032b0 <ferror@plt+0xf60>  // b.any
  403278:	ldr	w0, [sp, #124]
  40327c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403280:	add	x2, x1, #0xe48
  403284:	tbz	w0, #31, 4032dc <ferror@plt+0xf8c>
  403288:	subs	w19, w19, #0x1
  40328c:	add	x28, x20, #0x8
  403290:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  403294:	ldr	x0, [x20, #8]
  403298:	mov	w2, #0xa                   	// #10
  40329c:	mov	x1, #0x0                   	// #0
  4032a0:	bl	4020c0 <strtol@plt>
  4032a4:	sxth	w0, w0
  4032a8:	str	w0, [sp, #124]
  4032ac:	b	402d08 <ferror@plt+0x9b8>
  4032b0:	ldr	x0, [x20]
  4032b4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4032b8:	add	x1, x1, #0x198
  4032bc:	bl	409dd8 <ferror@plt+0x7a88>
  4032c0:	tst	w0, #0xff
  4032c4:	b.ne	4032e8 <ferror@plt+0xf98>  // b.any
  4032c8:	ldrb	w0, [sp, #442]
  4032cc:	mov	x28, x20
  4032d0:	orr	w0, w0, #0x1
  4032d4:	strb	w0, [sp, #442]
  4032d8:	b	402d08 <ferror@plt+0x9b8>
  4032dc:	ldr	x1, [x20]
  4032e0:	mov	x0, x2
  4032e4:	bl	409bd0 <ferror@plt+0x7880>
  4032e8:	ldr	x0, [x20]
  4032ec:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4032f0:	add	x1, x1, #0x1a0
  4032f4:	bl	409dd8 <ferror@plt+0x7a88>
  4032f8:	tst	w0, #0xff
  4032fc:	b.ne	403314 <ferror@plt+0xfc4>  // b.any
  403300:	ldrb	w0, [sp, #442]
  403304:	mov	x28, x20
  403308:	orr	w0, w0, #0x10
  40330c:	strb	w0, [sp, #442]
  403310:	b	402d08 <ferror@plt+0x9b8>
  403314:	ldr	x0, [x20]
  403318:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40331c:	add	x1, x1, #0x1b0
  403320:	bl	409dd8 <ferror@plt+0x7a88>
  403324:	tst	w0, #0xff
  403328:	b.ne	403340 <ferror@plt+0xff0>  // b.any
  40332c:	ldrb	w0, [sp, #442]
  403330:	mov	x28, x20
  403334:	orr	w0, w0, #0x40
  403338:	strb	w0, [sp, #442]
  40333c:	b	402d08 <ferror@plt+0x9b8>
  403340:	ldr	x0, [x20]
  403344:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403348:	add	x2, x2, #0x1b8
  40334c:	mov	x1, x2
  403350:	bl	4020a0 <strcmp@plt>
  403354:	cbnz	w0, 403398 <ferror@plt+0x1048>
  403358:	add	x28, x20, #0x8
  40335c:	subs	w19, w19, #0x1
  403360:	b.eq	403194 <ferror@plt+0xe44>  // b.none
  403364:	ldr	x0, [x28]
  403368:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40336c:	add	x1, x1, #0xda0
  403370:	bl	409dd8 <ferror@plt+0x7a88>
  403374:	tst	w0, #0xff
  403378:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40337c:	add	x2, x0, #0x1b8
  403380:	b.eq	4033a8 <ferror@plt+0x1058>  // b.none
  403384:	ldr	x0, [sp, #112]
  403388:	ldr	x1, [x28]
  40338c:	cbnz	x0, 4033a0 <ferror@plt+0x1050>
  403390:	str	x1, [sp, #112]
  403394:	b	402d08 <ferror@plt+0x9b8>
  403398:	mov	x28, x20
  40339c:	b	403364 <ferror@plt+0x1014>
  4033a0:	mov	x0, x2
  4033a4:	bl	409bd0 <ferror@plt+0x7880>
  4033a8:	bl	402bc8 <ferror@plt+0x878>
  4033ac:	nop
  4033b0:	stp	x29, x30, [sp, #-112]!
  4033b4:	mov	x29, sp
  4033b8:	stp	x19, x20, [sp, #16]
  4033bc:	cbz	w0, 4034b8 <ferror@plt+0x1168>
  4033c0:	mov	w19, w0
  4033c4:	mov	x20, x1
  4033c8:	stp	x21, x22, [sp, #32]
  4033cc:	adrp	x22, 411000 <ferror@plt+0xecb0>
  4033d0:	add	x22, x22, #0x1f8
  4033d4:	stp	x23, x24, [sp, #48]
  4033d8:	adrp	x24, 411000 <ferror@plt+0xecb0>
  4033dc:	mov	x23, #0x0                   	// #0
  4033e0:	add	x24, x24, #0xe0
  4033e4:	stp	x25, x26, [sp, #64]
  4033e8:	adrp	x25, 410000 <ferror@plt+0xdcb0>
  4033ec:	mov	x26, #0x0                   	// #0
  4033f0:	add	x25, x25, #0xe48
  4033f4:	str	x27, [sp, #80]
  4033f8:	b	403448 <ferror@plt+0x10f8>
  4033fc:	mov	x1, x24
  403400:	mov	x0, x21
  403404:	bl	4020a0 <strcmp@plt>
  403408:	cbz	w0, 40345c <ferror@plt+0x110c>
  40340c:	ldrb	w0, [x21]
  403410:	cmp	w0, #0x62
  403414:	b.ne	403528 <ferror@plt+0x11d8>  // b.any
  403418:	ldrb	w0, [x21, #1]
  40341c:	cmp	w0, #0x72
  403420:	b.ne	403528 <ferror@plt+0x11d8>  // b.any
  403424:	ldrb	w0, [x21, #2]
  403428:	cbnz	w0, 403528 <ferror@plt+0x11d8>
  40342c:	subs	w19, w19, #0x1
  403430:	add	x21, x20, #0x8
  403434:	b.eq	4036dc <ferror@plt+0x138c>  // b.none
  403438:	ldr	x26, [x20, #8]
  40343c:	add	x20, x21, #0x8
  403440:	subs	w19, w19, #0x1
  403444:	b.eq	403478 <ferror@plt+0x1128>  // b.none
  403448:	ldr	x21, [x20]
  40344c:	mov	x1, x22
  403450:	mov	x0, x21
  403454:	bl	4020a0 <strcmp@plt>
  403458:	cbnz	w0, 4033fc <ferror@plt+0x10ac>
  40345c:	subs	w19, w19, #0x1
  403460:	add	x21, x20, #0x8
  403464:	b.eq	4036dc <ferror@plt+0x138c>  // b.none
  403468:	subs	w19, w19, #0x1
  40346c:	ldr	x23, [x20, #8]
  403470:	add	x20, x21, #0x8
  403474:	b.ne	403448 <ferror@plt+0x10f8>  // b.any
  403478:	cbz	x26, 403490 <ferror@plt+0x1140>
  40347c:	mov	x0, x26
  403480:	bl	40c118 <ferror@plt+0x9dc8>
  403484:	cbz	w0, 4036e0 <ferror@plt+0x1390>
  403488:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40348c:	str	w0, [x1, #900]
  403490:	cbz	x23, 4034a8 <ferror@plt+0x1158>
  403494:	mov	x0, x23
  403498:	bl	40c118 <ferror@plt+0x9dc8>
  40349c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4034a0:	str	w0, [x1, #896]
  4034a4:	cbz	w0, 40366c <ferror@plt+0x131c>
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldr	x27, [sp, #80]
  4034b8:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4034bc:	add	x19, x19, #0x308
  4034c0:	ldr	w0, [x19, #48]
  4034c4:	tbz	w0, #2, 403604 <ferror@plt+0x12b4>
  4034c8:	adrp	x2, 402000 <closedir@plt>
  4034cc:	mov	x0, x19
  4034d0:	add	x2, x2, #0xc28
  4034d4:	mov	w1, #0x7                   	// #7
  4034d8:	bl	40ed88 <ferror@plt+0xca38>
  4034dc:	tbnz	w0, #31, 403730 <ferror@plt+0x13e0>
  4034e0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4034e4:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4034e8:	ldr	w0, [x0, #3668]
  4034ec:	bl	40ca48 <ferror@plt+0xa6f8>
  4034f0:	ldr	x2, [x20, #856]
  4034f4:	adrp	x1, 403000 <ferror@plt+0xcb0>
  4034f8:	mov	x0, x19
  4034fc:	add	x1, x1, #0x788
  403500:	mov	w3, #0x0                   	// #0
  403504:	bl	40f580 <ferror@plt+0xd230>
  403508:	tbnz	w0, #31, 403754 <ferror@plt+0x1404>
  40350c:	bl	40cad0 <ferror@plt+0xa780>
  403510:	ldr	x0, [x20, #856]
  403514:	bl	4021a0 <fflush@plt>
  403518:	mov	w0, #0x0                   	// #0
  40351c:	ldp	x19, x20, [sp, #16]
  403520:	ldp	x29, x30, [sp], #112
  403524:	ret
  403528:	mov	x1, x25
  40352c:	mov	x0, x21
  403530:	bl	4020a0 <strcmp@plt>
  403534:	cbnz	w0, 40356c <ferror@plt+0x121c>
  403538:	subs	w19, w19, #0x1
  40353c:	add	x21, x20, #0x8
  403540:	b.eq	4036dc <ferror@plt+0x138c>  // b.none
  403544:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  403548:	add	x27, x27, #0x380
  40354c:	ldr	x0, [x20, #8]
  403550:	ldr	w1, [x27, #8]
  403554:	cbnz	w1, 403724 <ferror@plt+0x13d4>
  403558:	mov	w2, #0xa                   	// #10
  40355c:	mov	x1, #0x0                   	// #0
  403560:	bl	4020c0 <strtol@plt>
  403564:	str	w0, [x27, #8]
  403568:	b	40343c <ferror@plt+0x10ec>
  40356c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403570:	mov	x0, x21
  403574:	add	x1, x1, #0x228
  403578:	bl	4020a0 <strcmp@plt>
  40357c:	cbnz	w0, 4035c4 <ferror@plt+0x1274>
  403580:	subs	w19, w19, #0x1
  403584:	add	x21, x20, #0x8
  403588:	b.eq	4036dc <ferror@plt+0x138c>  // b.none
  40358c:	ldr	x27, [x20, #8]
  403590:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403594:	add	x1, x1, #0x170
  403598:	mov	x0, x27
  40359c:	bl	409dd8 <ferror@plt+0x7a88>
  4035a0:	mov	w2, #0x80                  	// #128
  4035a4:	tst	w0, #0xff
  4035a8:	b.ne	4035e4 <ferror@plt+0x1294>  // b.any
  4035ac:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4035b0:	add	x0, x0, #0x380
  4035b4:	ldr	w1, [x0, #12]
  4035b8:	orr	w1, w1, w2
  4035bc:	str	w1, [x0, #12]
  4035c0:	b	40343c <ferror@plt+0x10ec>
  4035c4:	mov	x0, x21
  4035c8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4035cc:	add	x1, x1, #0xda0
  4035d0:	bl	409dd8 <ferror@plt+0x7a88>
  4035d4:	tst	w0, #0xff
  4035d8:	b.eq	403720 <ferror@plt+0x13d0>  // b.none
  4035dc:	mov	x21, x20
  4035e0:	b	40343c <ferror@plt+0x10ec>
  4035e4:	mov	x0, x27
  4035e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4035ec:	add	x1, x1, #0x188
  4035f0:	bl	409dd8 <ferror@plt+0x7a88>
  4035f4:	tst	w0, #0xff
  4035f8:	b.ne	403618 <ferror@plt+0x12c8>  // b.any
  4035fc:	mov	w2, #0x40                  	// #64
  403600:	b	4035ac <ferror@plt+0x125c>
  403604:	mov	x0, x19
  403608:	adrp	x1, 402000 <closedir@plt>
  40360c:	add	x1, x1, #0xbf8
  403610:	bl	40f218 <ferror@plt+0xcec8>
  403614:	b	4034dc <ferror@plt+0x118c>
  403618:	mov	x0, x27
  40361c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403620:	add	x1, x1, #0x180
  403624:	bl	409dd8 <ferror@plt+0x7a88>
  403628:	tst	w0, #0xff
  40362c:	b.eq	4035fc <ferror@plt+0x12ac>  // b.none
  403630:	mov	x0, x27
  403634:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403638:	add	x1, x1, #0x200
  40363c:	bl	409dd8 <ferror@plt+0x7a88>
  403640:	mov	w2, #0x4                   	// #4
  403644:	tst	w0, #0xff
  403648:	b.eq	4035ac <ferror@plt+0x125c>  // b.none
  40364c:	mov	x0, x27
  403650:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403654:	add	x1, x1, #0x208
  403658:	bl	409dd8 <ferror@plt+0x7a88>
  40365c:	tst	w0, #0xff
  403660:	b.ne	403690 <ferror@plt+0x1340>  // b.any
  403664:	mov	w2, #0x2                   	// #2
  403668:	b	4035ac <ferror@plt+0x125c>
  40366c:	mov	x0, x23
  403670:	bl	409c00 <ferror@plt+0x78b0>
  403674:	ldp	x19, x20, [sp, #16]
  403678:	ldp	x21, x22, [sp, #32]
  40367c:	ldp	x23, x24, [sp, #48]
  403680:	ldp	x25, x26, [sp, #64]
  403684:	ldr	x27, [sp, #80]
  403688:	ldp	x29, x30, [sp], #112
  40368c:	ret
  403690:	mov	x0, x27
  403694:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403698:	add	x1, x1, #0x190
  40369c:	bl	409dd8 <ferror@plt+0x7a88>
  4036a0:	tst	w0, #0xff
  4036a4:	b.eq	403664 <ferror@plt+0x1314>  // b.none
  4036a8:	mov	x0, x27
  4036ac:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4036b0:	add	x1, x1, #0x218
  4036b4:	bl	4020a0 <strcmp@plt>
  4036b8:	mov	w2, #0xffffffff            	// #-1
  4036bc:	cbz	w0, 4035ac <ferror@plt+0x125c>
  4036c0:	mov	x1, x27
  4036c4:	add	x0, sp, #0x6c
  4036c8:	mov	w2, #0x0                   	// #0
  4036cc:	bl	408d48 <ferror@plt+0x69f8>
  4036d0:	cbnz	w0, 403710 <ferror@plt+0x13c0>
  4036d4:	ldr	w2, [sp, #108]
  4036d8:	b	4035ac <ferror@plt+0x125c>
  4036dc:	bl	409b10 <ferror@plt+0x77c0>
  4036e0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4036e4:	mov	x2, x26
  4036e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4036ec:	add	x1, x1, #0x230
  4036f0:	ldr	x0, [x0, #848]
  4036f4:	bl	402320 <fprintf@plt>
  4036f8:	mov	w0, #0xffffffff            	// #-1
  4036fc:	ldp	x21, x22, [sp, #32]
  403700:	ldp	x23, x24, [sp, #48]
  403704:	ldp	x25, x26, [sp, #64]
  403708:	ldr	x27, [sp, #80]
  40370c:	b	40351c <ferror@plt+0x11cc>
  403710:	ldr	x1, [x20, #8]
  403714:	adrp	x0, 411000 <ferror@plt+0xecb0>
  403718:	add	x0, x0, #0x220
  40371c:	bl	409b70 <ferror@plt+0x7820>
  403720:	bl	402bc8 <ferror@plt+0x878>
  403724:	mov	x1, x0
  403728:	mov	x0, x25
  40372c:	bl	409ba0 <ferror@plt+0x7850>
  403730:	adrp	x0, 411000 <ferror@plt+0xecb0>
  403734:	add	x0, x0, #0x250
  403738:	stp	x21, x22, [sp, #32]
  40373c:	stp	x23, x24, [sp, #48]
  403740:	stp	x25, x26, [sp, #64]
  403744:	str	x27, [sp, #80]
  403748:	bl	401de0 <perror@plt>
  40374c:	mov	w0, #0x1                   	// #1
  403750:	bl	401dc0 <exit@plt>
  403754:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  403758:	mov	x2, #0x10                  	// #16
  40375c:	mov	x1, #0x1                   	// #1
  403760:	adrp	x0, 411000 <ferror@plt+0xecb0>
  403764:	ldr	x3, [x3, #848]
  403768:	add	x0, x0, #0x270
  40376c:	stp	x21, x22, [sp, #32]
  403770:	stp	x23, x24, [sp, #48]
  403774:	stp	x25, x26, [sp, #64]
  403778:	str	x27, [sp, #80]
  40377c:	bl	402180 <fwrite@plt>
  403780:	mov	w0, #0x1                   	// #1
  403784:	bl	401dc0 <exit@plt>
  403788:	stp	x29, x30, [sp, #-256]!
  40378c:	mov	x29, sp
  403790:	ldrh	w3, [x0, #4]
  403794:	ldr	w2, [x0]
  403798:	stp	x19, x20, [sp, #16]
  40379c:	mov	x19, x0
  4037a0:	sub	w0, w3, #0x1c
  4037a4:	and	w0, w0, #0xffff
  4037a8:	cmp	w0, #0x1
  4037ac:	b.hi	403b70 <ferror@plt+0x1820>  // b.pmore
  4037b0:	subs	w3, w2, #0x1c
  4037b4:	b.mi	403d94 <ferror@plt+0x1a44>  // b.first
  4037b8:	stp	x21, x22, [sp, #32]
  4037bc:	add	x21, x19, #0x10
  4037c0:	ldrb	w0, [x19, #16]
  4037c4:	cmp	w0, #0x7
  4037c8:	b.eq	4037e0 <ferror@plt+0x1490>  // b.none
  4037cc:	ldp	x21, x22, [sp, #32]
  4037d0:	mov	w0, #0x0                   	// #0
  4037d4:	ldp	x19, x20, [sp, #16]
  4037d8:	ldp	x29, x30, [sp], #256
  4037dc:	ret
  4037e0:	stp	x23, x24, [sp, #48]
  4037e4:	adrp	x23, 427000 <ferror@plt+0x24cb0>
  4037e8:	mov	x20, x1
  4037ec:	ldr	w0, [x23, #896]
  4037f0:	cbz	w0, 403808 <ferror@plt+0x14b8>
  4037f4:	ldr	w1, [x21, #4]
  4037f8:	cmp	w0, w1
  4037fc:	b.eq	403808 <ferror@plt+0x14b8>  // b.none
  403800:	ldp	x23, x24, [sp, #48]
  403804:	b	4037cc <ferror@plt+0x147c>
  403808:	add	x22, x23, #0x380
  40380c:	ldr	w0, [x22, #12]
  403810:	cbz	w0, 403820 <ferror@plt+0x14d0>
  403814:	ldrh	w1, [x21, #8]
  403818:	tst	w1, w0
  40381c:	b.eq	403800 <ferror@plt+0x14b0>  // b.none
  403820:	add	x2, x19, #0x1c
  403824:	add	x0, sp, #0x98
  403828:	mov	w1, #0xc                   	// #12
  40382c:	bl	410990 <ferror@plt+0xe640>
  403830:	ldr	x0, [sp, #192]
  403834:	cbz	x0, 403b98 <ferror@plt+0x1848>
  403838:	ldr	w1, [x22, #8]
  40383c:	ldrh	w24, [x0, #4]
  403840:	cbz	w1, 40384c <ferror@plt+0x14fc>
  403844:	cmp	w1, w24
  403848:	b.ne	403800 <ferror@plt+0x14b0>  // b.any
  40384c:	mov	x0, #0x0                   	// #0
  403850:	bl	40cbb8 <ferror@plt+0xa868>
  403854:	ldrh	w0, [x19, #4]
  403858:	cmp	w0, #0x1d
  40385c:	b.eq	403d40 <ferror@plt+0x19f0>  // b.none
  403860:	ldr	x0, [sp, #168]
  403864:	cbz	x0, 4038bc <ferror@plt+0x156c>
  403868:	mov	x19, x0
  40386c:	ldr	w0, [x21, #4]
  403870:	str	x25, [sp, #64]
  403874:	ldrh	w25, [x19], #4
  403878:	bl	40c090 <ferror@plt+0x9d40>
  40387c:	mov	w2, w0
  403880:	sub	w25, w25, #0x4
  403884:	add	x3, sp, #0x58
  403888:	mov	w1, w25
  40388c:	mov	w4, #0x40                  	// #64
  403890:	mov	x0, x19
  403894:	bl	40c2c0 <ferror@plt+0x9f70>
  403898:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40389c:	mov	x4, x0
  4038a0:	add	x3, x3, #0x2f0
  4038a4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4038a8:	mov	w1, #0x1                   	// #1
  4038ac:	add	x2, x2, #0x2f8
  4038b0:	mov	w0, #0x4                   	// #4
  4038b4:	bl	40d090 <ferror@plt+0xad40>
  4038b8:	ldr	x25, [sp, #64]
  4038bc:	ldr	w0, [x23, #896]
  4038c0:	cbnz	w0, 4038cc <ferror@plt+0x157c>
  4038c4:	ldr	w0, [x21, #4]
  4038c8:	cbnz	w0, 403c70 <ferror@plt+0x1920>
  4038cc:	ldr	x2, [sp, #160]
  4038d0:	cbz	x2, 403928 <ferror@plt+0x15d8>
  4038d4:	ldrh	w1, [x2]
  4038d8:	mov	w23, #0x2                   	// #2
  4038dc:	mov	w0, w23
  4038e0:	cmp	w1, #0x14
  4038e4:	b.ne	4038f0 <ferror@plt+0x15a0>  // b.any
  4038e8:	mov	w23, #0xa                   	// #10
  4038ec:	mov	w0, w23
  4038f0:	add	x2, x2, #0x4
  4038f4:	sub	w1, w1, #0x4
  4038f8:	bl	40a5b0 <ferror@plt+0x8260>
  4038fc:	mov	x19, x0
  403900:	mov	w0, w23
  403904:	bl	40d6f0 <ferror@plt+0xb3a0>
  403908:	mov	w1, w0
  40390c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403910:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403914:	mov	x4, x19
  403918:	add	x3, x3, #0x310
  40391c:	add	x2, x2, #0xe8
  403920:	mov	w0, #0x4                   	// #4
  403924:	bl	40d090 <ferror@plt+0xad40>
  403928:	cbnz	w24, 403ce0 <ferror@plt+0x1990>
  40392c:	ldr	x0, [sp, #200]
  403930:	cbz	x0, 40395c <ferror@plt+0x160c>
  403934:	ldrh	w4, [x0, #4]
  403938:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40393c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403940:	add	x3, x3, #0x328
  403944:	rev16	w4, w4
  403948:	add	x2, x2, #0xf0
  40394c:	and	w4, w4, #0xffff
  403950:	mov	w1, #0x6                   	// #6
  403954:	mov	w0, #0x4                   	// #4
  403958:	bl	40ce58 <ferror@plt+0xab08>
  40395c:	ldr	x0, [sp, #208]
  403960:	cbz	x0, 403984 <ferror@plt+0x1634>
  403964:	ldr	w4, [x0, #4]
  403968:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40396c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403970:	add	x3, x3, #0x338
  403974:	add	x2, x2, #0x110
  403978:	mov	w1, #0x6                   	// #6
  40397c:	mov	w0, #0x4                   	// #4
  403980:	bl	40ce58 <ferror@plt+0xab08>
  403984:	ldr	x0, [sp, #240]
  403988:	cbz	x0, 4039ac <ferror@plt+0x165c>
  40398c:	ldr	w4, [x0, #4]
  403990:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403994:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403998:	add	x3, x3, #0x340
  40399c:	add	x2, x2, #0x128
  4039a0:	mov	w1, #0x6                   	// #6
  4039a4:	mov	w0, #0x4                   	// #4
  4039a8:	bl	40ce58 <ferror@plt+0xab08>
  4039ac:	ldr	x0, [sp, #216]
  4039b0:	ldr	x1, [sp, #232]
  4039b4:	cbz	x0, 4039e0 <ferror@plt+0x1690>
  4039b8:	ldr	w4, [x0, #4]
  4039bc:	cbz	x1, 403d10 <ferror@plt+0x19c0>
  4039c0:	mov	w1, #0x6                   	// #6
  4039c4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4039c8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4039cc:	add	x3, x3, #0x350
  4039d0:	add	x2, x2, #0x360
  4039d4:	mov	w0, #0x4                   	// #4
  4039d8:	bl	40ce58 <ferror@plt+0xab08>
  4039dc:	ldr	x1, [sp, #232]
  4039e0:	cbz	x1, 403a04 <ferror@plt+0x16b4>
  4039e4:	ldr	w4, [x1, #4]
  4039e8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4039ec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4039f0:	add	x3, x3, #0x380
  4039f4:	add	x2, x2, #0x398
  4039f8:	mov	w0, #0x4                   	// #4
  4039fc:	mov	w1, #0x6                   	// #6
  403a00:	bl	40ce58 <ferror@plt+0xab08>
  403a04:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  403a08:	ldr	w0, [x0, #3688]
  403a0c:	cbz	w0, 403a88 <ferror@plt+0x1738>
  403a10:	ldr	x19, [sp, #176]
  403a14:	cbz	x19, 403a88 <ferror@plt+0x1738>
  403a18:	ldr	w0, [x22, #48]
  403a1c:	cbnz	w0, 403a30 <ferror@plt+0x16e0>
  403a20:	adrp	x23, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  403a24:	ldr	w0, [x23, #3712]
  403a28:	cbz	w0, 403ca4 <ferror@plt+0x1954>
  403a2c:	str	w0, [x22, #48]
  403a30:	bl	40cb90 <ferror@plt+0xa840>
  403a34:	tst	w0, #0xff
  403a38:	b.eq	403d70 <ferror@plt+0x1a20>  // b.none
  403a3c:	ldr	w5, [x19, #8]
  403a40:	mov	x3, #0x0                   	// #0
  403a44:	ldr	w4, [x22, #48]
  403a48:	mov	w1, #0x6                   	// #6
  403a4c:	mov	w0, #0x2                   	// #2
  403a50:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403a54:	add	x2, x2, #0x3a8
  403a58:	udiv	w4, w5, w4
  403a5c:	bl	40ce58 <ferror@plt+0xab08>
  403a60:	ldr	w5, [x19, #12]
  403a64:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403a68:	ldr	w4, [x22, #48]
  403a6c:	add	x2, x2, #0x3b0
  403a70:	mov	x3, #0x0                   	// #0
  403a74:	mov	w1, #0x6                   	// #6
  403a78:	mov	w0, #0x2                   	// #2
  403a7c:	udiv	w4, w5, w4
  403a80:	bl	40ce58 <ferror@plt+0xab08>
  403a84:	nop
  403a88:	ldrb	w19, [x21, #10]
  403a8c:	bl	40cb90 <ferror@plt+0xa840>
  403a90:	tst	w0, #0xff
  403a94:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  403a98:	adrp	x0, 411000 <ferror@plt+0xecb0>
  403a9c:	add	x1, x1, #0x588
  403aa0:	add	x0, x0, #0x288
  403aa4:	csel	x1, x0, x1, ne  // ne = any
  403aa8:	mov	w0, #0x2                   	// #2
  403aac:	bl	40cc10 <ferror@plt+0xa8c0>
  403ab0:	tbnz	w19, #1, 403c48 <ferror@plt+0x18f8>
  403ab4:	tbnz	w19, #7, 403c20 <ferror@plt+0x18d0>
  403ab8:	tbnz	w19, #4, 403bf8 <ferror@plt+0x18a8>
  403abc:	tbnz	w19, #5, 403bd0 <ferror@plt+0x1880>
  403ac0:	tbnz	w19, #2, 403bac <ferror@plt+0x185c>
  403ac4:	tbnz	w19, #6, 403cbc <ferror@plt+0x196c>
  403ac8:	mov	w0, #0x2                   	// #2
  403acc:	mov	x1, #0x0                   	// #0
  403ad0:	bl	40cc88 <ferror@plt+0xa938>
  403ad4:	ldr	x0, [sp, #224]
  403ad8:	cbz	x0, 403b04 <ferror@plt+0x17b4>
  403adc:	ldr	w0, [x0, #4]
  403ae0:	bl	40bf90 <ferror@plt+0x9c40>
  403ae4:	mov	x4, x0
  403ae8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403aec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403af0:	add	x3, x3, #0x3d0
  403af4:	add	x2, x2, #0x158
  403af8:	mov	w1, #0x6                   	// #6
  403afc:	mov	w0, #0x4                   	// #4
  403b00:	bl	40d090 <ferror@plt+0xad40>
  403b04:	ldrh	w2, [x21, #8]
  403b08:	tbnz	w2, #7, 403cb0 <ferror@plt+0x1960>
  403b0c:	tbnz	w2, #6, 403d04 <ferror@plt+0x19b4>
  403b10:	tbnz	w2, #2, 403c98 <ferror@plt+0x1948>
  403b14:	tbnz	w2, #1, 403d64 <ferror@plt+0x1a14>
  403b18:	add	x22, x22, #0x10
  403b1c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403b20:	mov	x0, x22
  403b24:	add	x1, x1, #0x3e0
  403b28:	bl	401e50 <sprintf@plt>
  403b2c:	mov	x4, x22
  403b30:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  403b34:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403b38:	add	x3, x3, #0xaa8
  403b3c:	add	x2, x2, #0x228
  403b40:	mov	w1, #0x6                   	// #6
  403b44:	mov	w0, #0x4                   	// #4
  403b48:	bl	40d090 <ferror@plt+0xad40>
  403b4c:	bl	40cbf8 <ferror@plt+0xa8a8>
  403b50:	mov	x0, x20
  403b54:	bl	4021a0 <fflush@plt>
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	ldp	x19, x20, [sp, #16]
  403b60:	ldp	x21, x22, [sp, #32]
  403b64:	ldp	x23, x24, [sp, #48]
  403b68:	ldp	x29, x30, [sp], #256
  403b6c:	ret
  403b70:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403b74:	ldrh	w4, [x19, #6]
  403b78:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403b7c:	add	x1, x1, #0x290
  403b80:	ldr	x0, [x0, #848]
  403b84:	bl	402320 <fprintf@plt>
  403b88:	mov	w0, #0x0                   	// #0
  403b8c:	ldp	x19, x20, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #256
  403b94:	ret
  403b98:	ldr	w0, [x22, #8]
  403b9c:	mov	w24, #0x0                   	// #0
  403ba0:	cbz	w0, 40384c <ferror@plt+0x14fc>
  403ba4:	ldp	x23, x24, [sp, #48]
  403ba8:	b	4037cc <ferror@plt+0x147c>
  403bac:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403bb0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403bb4:	add	x4, x4, #0x158
  403bb8:	add	x3, x3, #0x2f0
  403bbc:	mov	x2, #0x0                   	// #0
  403bc0:	mov	w1, #0x6                   	// #6
  403bc4:	mov	w0, #0x4                   	// #4
  403bc8:	bl	40d090 <ferror@plt+0xad40>
  403bcc:	b	403ac4 <ferror@plt+0x1774>
  403bd0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403bd4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403bd8:	add	x4, x4, #0x3c8
  403bdc:	add	x3, x3, #0x2f0
  403be0:	mov	x2, #0x0                   	// #0
  403be4:	mov	w1, #0x6                   	// #6
  403be8:	mov	w0, #0x4                   	// #4
  403bec:	bl	40d090 <ferror@plt+0xad40>
  403bf0:	tbz	w19, #2, 403ac4 <ferror@plt+0x1774>
  403bf4:	b	403bac <ferror@plt+0x185c>
  403bf8:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403bfc:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403c00:	add	x4, x4, #0x1a0
  403c04:	add	x3, x3, #0x2f0
  403c08:	mov	x2, #0x0                   	// #0
  403c0c:	mov	w1, #0x6                   	// #6
  403c10:	mov	w0, #0x4                   	// #4
  403c14:	bl	40d090 <ferror@plt+0xad40>
  403c18:	tbz	w19, #5, 403ac0 <ferror@plt+0x1770>
  403c1c:	b	403bd0 <ferror@plt+0x1880>
  403c20:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403c24:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403c28:	add	x4, x4, #0x160
  403c2c:	add	x3, x3, #0x2f0
  403c30:	mov	x2, #0x0                   	// #0
  403c34:	mov	w1, #0x6                   	// #6
  403c38:	mov	w0, #0x4                   	// #4
  403c3c:	bl	40d090 <ferror@plt+0xad40>
  403c40:	tbz	w19, #4, 403abc <ferror@plt+0x176c>
  403c44:	b	403bf8 <ferror@plt+0x18a8>
  403c48:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403c4c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403c50:	add	x4, x4, #0x150
  403c54:	add	x3, x3, #0x2f0
  403c58:	mov	x2, #0x0                   	// #0
  403c5c:	mov	w1, #0x6                   	// #6
  403c60:	mov	w0, #0x4                   	// #4
  403c64:	bl	40d090 <ferror@plt+0xad40>
  403c68:	tbz	w19, #7, 403ab8 <ferror@plt+0x1768>
  403c6c:	b	403c20 <ferror@plt+0x18d0>
  403c70:	bl	40bf90 <ferror@plt+0x9c40>
  403c74:	mov	x4, x0
  403c78:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403c7c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403c80:	add	x3, x3, #0x300
  403c84:	add	x2, x2, #0x308
  403c88:	mov	w1, #0x0                   	// #0
  403c8c:	mov	w0, #0x4                   	// #4
  403c90:	bl	40d090 <ferror@plt+0xad40>
  403c94:	b	4038cc <ferror@plt+0x157c>
  403c98:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403c9c:	add	x4, x4, #0x200
  403ca0:	b	403b30 <ferror@plt+0x17e0>
  403ca4:	bl	40a098 <ferror@plt+0x7d48>
  403ca8:	str	w0, [x23, #3712]
  403cac:	b	403a2c <ferror@plt+0x16dc>
  403cb0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403cb4:	add	x4, x4, #0x170
  403cb8:	b	403b30 <ferror@plt+0x17e0>
  403cbc:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403cc0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403cc4:	add	x4, x4, #0x1b0
  403cc8:	add	x3, x3, #0x2f0
  403ccc:	mov	x2, #0x0                   	// #0
  403cd0:	mov	w1, #0x6                   	// #6
  403cd4:	mov	w0, #0x4                   	// #4
  403cd8:	bl	40d090 <ferror@plt+0xad40>
  403cdc:	b	403ac8 <ferror@plt+0x1778>
  403ce0:	mov	w4, w24
  403ce4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403ce8:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403cec:	add	x3, x3, #0x318
  403cf0:	add	x2, x2, #0xe48
  403cf4:	mov	w1, #0x6                   	// #6
  403cf8:	mov	w0, #0x4                   	// #4
  403cfc:	bl	40ce58 <ferror@plt+0xab08>
  403d00:	b	40392c <ferror@plt+0x15dc>
  403d04:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403d08:	add	x4, x4, #0x188
  403d0c:	b	403b30 <ferror@plt+0x17e0>
  403d10:	mov	w0, w4
  403d14:	bl	40bf90 <ferror@plt+0x9c40>
  403d18:	mov	w1, #0x6                   	// #6
  403d1c:	mov	x4, x0
  403d20:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403d24:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403d28:	add	x3, x3, #0x370
  403d2c:	add	x2, x2, #0x378
  403d30:	mov	w0, #0x4                   	// #4
  403d34:	bl	40d090 <ferror@plt+0xad40>
  403d38:	ldr	x1, [sp, #232]
  403d3c:	b	4039e0 <ferror@plt+0x1690>
  403d40:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403d44:	adrp	x2, 411000 <ferror@plt+0xecb0>
  403d48:	add	x3, x3, #0x2d8
  403d4c:	add	x2, x2, #0x2e8
  403d50:	mov	w4, #0x1                   	// #1
  403d54:	mov	w1, #0x6                   	// #6
  403d58:	mov	w0, #0x4                   	// #4
  403d5c:	bl	40d170 <ferror@plt+0xae20>
  403d60:	b	403860 <ferror@plt+0x1510>
  403d64:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  403d68:	add	x4, x4, #0x588
  403d6c:	b	403b30 <ferror@plt+0x17e0>
  403d70:	ldp	w4, w3, [x19, #8]
  403d74:	mov	x0, x20
  403d78:	ldr	w2, [x22, #48]
  403d7c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403d80:	add	x1, x1, #0x3b8
  403d84:	udiv	w3, w3, w2
  403d88:	udiv	w2, w4, w2
  403d8c:	bl	402320 <fprintf@plt>
  403d90:	b	403a88 <ferror@plt+0x1738>
  403d94:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403d98:	mov	w2, w3
  403d9c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403da0:	add	x1, x1, #0x2b8
  403da4:	ldr	x0, [x0, #848]
  403da8:	bl	402320 <fprintf@plt>
  403dac:	mov	w0, #0xffffffff            	// #-1
  403db0:	b	4037d4 <ferror@plt+0x1484>
  403db4:	nop
  403db8:	sub	sp, sp, #0x4b0
  403dbc:	mov	x2, #0x41c                 	// #1052
  403dc0:	stp	x29, x30, [sp]
  403dc4:	mov	x29, sp
  403dc8:	stp	x19, x20, [sp, #16]
  403dcc:	mov	w19, w0
  403dd0:	mov	x20, x1
  403dd4:	add	x0, sp, #0x90
  403dd8:	mov	w1, #0x0                   	// #0
  403ddc:	bl	401f80 <memset@plt>
  403de0:	mov	x1, #0x1c                  	// #28
  403de4:	mov	w0, #0x7                   	// #7
  403de8:	movk	x1, #0x1e, lsl #32
  403dec:	strb	w0, [sp, #160]
  403df0:	movk	x1, #0x1, lsl #48
  403df4:	str	x1, [sp, #144]
  403df8:	cbz	w19, 40419c <ferror@plt+0x1e4c>
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	stp	x21, x22, [sp, #32]
  403e04:	adrp	x21, 411000 <ferror@plt+0xecb0>
  403e08:	mov	x22, #0x0                   	// #0
  403e0c:	add	x21, x21, #0x1f8
  403e10:	stp	x23, x24, [sp, #48]
  403e14:	adrp	x23, 411000 <ferror@plt+0xecb0>
  403e18:	mov	x24, #0xffffffffffffffff    	// #-1
  403e1c:	add	x23, x23, #0xe0
  403e20:	stp	x25, x26, [sp, #64]
  403e24:	adrp	x26, 411000 <ferror@plt+0xecb0>
  403e28:	mov	x25, #0x0                   	// #0
  403e2c:	add	x26, x26, #0x110
  403e30:	stp	x27, x28, [sp, #80]
  403e34:	mov	x28, #0x0                   	// #0
  403e38:	str	w0, [sp, #108]
  403e3c:	b	403e8c <ferror@plt+0x1b3c>
  403e40:	mov	x1, x23
  403e44:	mov	x0, x27
  403e48:	bl	4020a0 <strcmp@plt>
  403e4c:	cbz	w0, 403ea0 <ferror@plt+0x1b50>
  403e50:	ldrb	w0, [x27]
  403e54:	cmp	w0, #0x62
  403e58:	b.ne	403fc4 <ferror@plt+0x1c74>  // b.any
  403e5c:	ldrb	w0, [x27, #1]
  403e60:	cmp	w0, #0x72
  403e64:	b.ne	403fc4 <ferror@plt+0x1c74>  // b.any
  403e68:	ldrb	w0, [x27, #2]
  403e6c:	cbnz	w0, 403fc4 <ferror@plt+0x1c74>
  403e70:	subs	w19, w19, #0x1
  403e74:	add	x27, x20, #0x8
  403e78:	b.eq	404188 <ferror@plt+0x1e38>  // b.none
  403e7c:	ldr	x25, [x20, #8]
  403e80:	add	x20, x27, #0x8
  403e84:	subs	w19, w19, #0x1
  403e88:	b.eq	403ebc <ferror@plt+0x1b6c>  // b.none
  403e8c:	ldr	x27, [x20]
  403e90:	mov	x1, x21
  403e94:	mov	x0, x27
  403e98:	bl	4020a0 <strcmp@plt>
  403e9c:	cbnz	w0, 403e40 <ferror@plt+0x1af0>
  403ea0:	subs	w19, w19, #0x1
  403ea4:	add	x27, x20, #0x8
  403ea8:	b.eq	404188 <ferror@plt+0x1e38>  // b.none
  403eac:	subs	w19, w19, #0x1
  403eb0:	ldr	x22, [x20, #8]
  403eb4:	add	x20, x27, #0x8
  403eb8:	b.ne	403e8c <ferror@plt+0x1b3c>  // b.any
  403ebc:	orr	x0, x22, x25
  403ec0:	cmp	x0, #0x0
  403ec4:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  403ec8:	b.eq	40418c <ferror@plt+0x1e3c>  // b.none
  403ecc:	add	x0, sp, #0x78
  403ed0:	add	x7, sp, #0x7d
  403ed4:	add	x4, x0, #0x2
  403ed8:	add	x6, x0, #0x4
  403edc:	add	x5, x0, #0x3
  403ee0:	add	x3, x0, #0x1
  403ee4:	mov	x2, x0
  403ee8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403eec:	mov	x0, x28
  403ef0:	add	x1, x1, #0x1c0
  403ef4:	bl	402260 <__isoc99_sscanf@plt>
  403ef8:	mov	w4, w0
  403efc:	cmp	w0, #0x6
  403f00:	b.ne	40416c <ferror@plt+0x1e1c>  // b.any
  403f04:	add	x3, sp, #0x78
  403f08:	add	x0, sp, #0x90
  403f0c:	mov	w2, #0x2                   	// #2
  403f10:	mov	w1, #0x41c                 	// #1052
  403f14:	bl	410358 <ferror@plt+0xe008>
  403f18:	ldr	w0, [sp, #108]
  403f1c:	tbnz	w0, #31, 403f34 <ferror@plt+0x1be4>
  403f20:	mov	w3, w0
  403f24:	mov	w2, #0x5                   	// #5
  403f28:	add	x0, sp, #0x90
  403f2c:	mov	w1, #0x41c                 	// #1052
  403f30:	bl	410428 <ferror@plt+0xe0d8>
  403f34:	cmn	x24, #0x1
  403f38:	b.ne	404070 <ferror@plt+0x1d20>  // b.any
  403f3c:	cbz	x22, 403f50 <ferror@plt+0x1c00>
  403f40:	mov	x0, x22
  403f44:	bl	40c118 <ferror@plt+0x9dc8>
  403f48:	str	w0, [sp, #164]
  403f4c:	cbz	w0, 40413c <ferror@plt+0x1dec>
  403f50:	cbz	x25, 403f74 <ferror@plt+0x1c24>
  403f54:	mov	x0, x25
  403f58:	bl	40c118 <ferror@plt+0x9dc8>
  403f5c:	mov	w3, w0
  403f60:	cbz	w0, 4041d8 <ferror@plt+0x1e88>
  403f64:	add	x0, sp, #0x90
  403f68:	mov	w2, #0x9                   	// #9
  403f6c:	mov	w1, #0x41c                 	// #1052
  403f70:	bl	410448 <ferror@plt+0xe0f8>
  403f74:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403f78:	add	x1, sp, #0x90
  403f7c:	add	x2, sp, #0x80
  403f80:	add	x0, x0, #0x308
  403f84:	bl	40f960 <ferror@plt+0xd610>
  403f88:	tbnz	w0, #31, 4041c0 <ferror@plt+0x1e70>
  403f8c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  403f90:	ldr	x0, [sp, #128]
  403f94:	ldr	x1, [x1, #856]
  403f98:	bl	403788 <ferror@plt+0x1438>
  403f9c:	tbnz	w0, #31, 4041f4 <ferror@plt+0x1ea4>
  403fa0:	ldp	x21, x22, [sp, #32]
  403fa4:	ldp	x23, x24, [sp, #48]
  403fa8:	ldp	x25, x26, [sp, #64]
  403fac:	ldp	x27, x28, [sp, #80]
  403fb0:	mov	w0, w19
  403fb4:	ldp	x29, x30, [sp]
  403fb8:	ldp	x19, x20, [sp, #16]
  403fbc:	add	sp, sp, #0x4b0
  403fc0:	ret
  403fc4:	mov	x1, x26
  403fc8:	mov	x0, x27
  403fcc:	bl	4020a0 <strcmp@plt>
  403fd0:	cbnz	w0, 40401c <ferror@plt+0x1ccc>
  403fd4:	subs	w19, w19, #0x1
  403fd8:	add	x27, x20, #0x8
  403fdc:	b.eq	404188 <ferror@plt+0x1e38>  // b.none
  403fe0:	ldr	x0, [x20, #8]
  403fe4:	add	x1, sp, #0x88
  403fe8:	mov	w2, #0x0                   	// #0
  403fec:	bl	401da0 <strtoul@plt>
  403ff0:	mov	x24, x0
  403ff4:	ldr	x1, [sp, #136]
  403ff8:	cbz	x1, 404004 <ferror@plt+0x1cb4>
  403ffc:	ldrb	w0, [x1]
  404000:	cbnz	w0, 40400c <ferror@plt+0x1cbc>
  404004:	cmp	xzr, x24, lsr #24
  404008:	b.eq	403e80 <ferror@plt+0x1b30>  // b.none
  40400c:	ldr	x1, [x20, #8]
  404010:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404014:	add	x0, x0, #0x118
  404018:	bl	409b70 <ferror@plt+0x7820>
  40401c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404020:	mov	x0, x27
  404024:	add	x1, x1, #0x150
  404028:	bl	4020a0 <strcmp@plt>
  40402c:	cbnz	w0, 404044 <ferror@plt+0x1cf4>
  404030:	ldrb	w0, [sp, #170]
  404034:	mov	x27, x20
  404038:	orr	w0, w0, #0x2
  40403c:	strb	w0, [sp, #170]
  404040:	b	403e80 <ferror@plt+0x1b30>
  404044:	mov	x0, x27
  404048:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40404c:	add	x1, x1, #0x158
  404050:	bl	409dd8 <ferror@plt+0x7a88>
  404054:	tst	w0, #0xff
  404058:	b.ne	404088 <ferror@plt+0x1d38>  // b.any
  40405c:	ldrb	w0, [sp, #170]
  404060:	mov	x27, x20
  404064:	orr	w0, w0, #0x4
  404068:	strb	w0, [sp, #170]
  40406c:	b	403e80 <ferror@plt+0x1b30>
  404070:	mov	w3, w24
  404074:	add	x0, sp, #0x90
  404078:	mov	w2, #0x7                   	// #7
  40407c:	mov	w1, #0x41c                 	// #1052
  404080:	bl	410448 <ferror@plt+0xe0f8>
  404084:	b	403f3c <ferror@plt+0x1bec>
  404088:	ldr	x0, [x20]
  40408c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404090:	add	x2, x2, #0xe48
  404094:	mov	x1, x2
  404098:	bl	409dd8 <ferror@plt+0x7a88>
  40409c:	tst	w0, #0xff
  4040a0:	b.ne	4040dc <ferror@plt+0x1d8c>  // b.any
  4040a4:	ldr	w0, [sp, #108]
  4040a8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4040ac:	add	x2, x1, #0xe48
  4040b0:	tbz	w0, #31, 404238 <ferror@plt+0x1ee8>
  4040b4:	subs	w19, w19, #0x1
  4040b8:	add	x27, x20, #0x8
  4040bc:	b.eq	404188 <ferror@plt+0x1e38>  // b.none
  4040c0:	ldr	x0, [x20, #8]
  4040c4:	mov	w2, #0xa                   	// #10
  4040c8:	mov	x1, #0x0                   	// #0
  4040cc:	bl	4020c0 <strtol@plt>
  4040d0:	sxth	w0, w0
  4040d4:	str	w0, [sp, #108]
  4040d8:	b	403e80 <ferror@plt+0x1b30>
  4040dc:	ldr	x0, [x20]
  4040e0:	ldrb	w1, [x0]
  4040e4:	cmp	w1, #0x74
  4040e8:	b.eq	404114 <ferror@plt+0x1dc4>  // b.none
  4040ec:	mov	x27, x20
  4040f0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4040f4:	add	x1, x1, #0xda0
  4040f8:	bl	409dd8 <ferror@plt+0x7a88>
  4040fc:	tst	w0, #0xff
  404100:	b.eq	404234 <ferror@plt+0x1ee4>  // b.none
  404104:	ldr	x1, [x27]
  404108:	cbnz	x28, 404228 <ferror@plt+0x1ed8>
  40410c:	mov	x28, x1
  404110:	b	403e80 <ferror@plt+0x1b30>
  404114:	ldrb	w1, [x0, #1]
  404118:	cmp	w1, #0x6f
  40411c:	b.ne	4040ec <ferror@plt+0x1d9c>  // b.any
  404120:	ldrb	w1, [x0, #2]
  404124:	cbnz	w1, 4040ec <ferror@plt+0x1d9c>
  404128:	subs	w19, w19, #0x1
  40412c:	add	x27, x20, #0x8
  404130:	b.eq	404188 <ferror@plt+0x1e38>  // b.none
  404134:	ldr	x0, [x20, #8]
  404138:	b	4040f0 <ferror@plt+0x1da0>
  40413c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404140:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404144:	mov	x2, x22
  404148:	add	x1, x1, #0x428
  40414c:	ldr	x0, [x0, #848]
  404150:	mov	w19, #0xffffffff            	// #-1
  404154:	bl	402320 <fprintf@plt>
  404158:	ldp	x21, x22, [sp, #32]
  40415c:	ldp	x23, x24, [sp, #48]
  404160:	ldp	x25, x26, [sp, #64]
  404164:	ldp	x27, x28, [sp, #80]
  404168:	b	403fb0 <ferror@plt+0x1c60>
  40416c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404170:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404174:	mov	x2, x28
  404178:	add	x1, x1, #0x1e0
  40417c:	ldr	x0, [x0, #848]
  404180:	mov	w19, #0xffffffff            	// #-1
  404184:	b	404154 <ferror@plt+0x1e04>
  404188:	bl	409b10 <ferror@plt+0x77c0>
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldp	x23, x24, [sp, #48]
  404194:	ldp	x25, x26, [sp, #64]
  404198:	ldp	x27, x28, [sp, #80]
  40419c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4041a0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4041a4:	mov	x2, #0x35                  	// #53
  4041a8:	ldr	x3, [x1, #848]
  4041ac:	mov	w19, #0xffffffff            	// #-1
  4041b0:	mov	x1, #0x1                   	// #1
  4041b4:	add	x0, x0, #0x3f0
  4041b8:	bl	402180 <fwrite@plt>
  4041bc:	b	403fb0 <ferror@plt+0x1c60>
  4041c0:	mov	w19, #0xfffffffe            	// #-2
  4041c4:	ldp	x21, x22, [sp, #32]
  4041c8:	ldp	x23, x24, [sp, #48]
  4041cc:	ldp	x25, x26, [sp, #64]
  4041d0:	ldp	x27, x28, [sp, #80]
  4041d4:	b	403fb0 <ferror@plt+0x1c60>
  4041d8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4041dc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4041e0:	mov	x2, x25
  4041e4:	add	x1, x1, #0x230
  4041e8:	ldr	x0, [x0, #848]
  4041ec:	mov	w19, #0xffffffff            	// #-1
  4041f0:	b	404154 <ferror@plt+0x1e04>
  4041f4:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4041f8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4041fc:	mov	x2, #0xd                   	// #13
  404200:	add	x0, x0, #0x448
  404204:	ldr	x3, [x1, #848]
  404208:	mov	w19, #0xffffffff            	// #-1
  40420c:	mov	x1, #0x1                   	// #1
  404210:	bl	402180 <fwrite@plt>
  404214:	ldp	x21, x22, [sp, #32]
  404218:	ldp	x23, x24, [sp, #48]
  40421c:	ldp	x25, x26, [sp, #64]
  404220:	ldp	x27, x28, [sp, #80]
  404224:	b	403fb0 <ferror@plt+0x1c60>
  404228:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40422c:	add	x0, x0, #0x1b8
  404230:	bl	409bd0 <ferror@plt+0x7880>
  404234:	bl	402bc8 <ferror@plt+0x878>
  404238:	ldr	x1, [x20]
  40423c:	mov	x0, x2
  404240:	bl	409bd0 <ferror@plt+0x7880>
  404244:	nop
  404248:	stp	x29, x30, [sp, #-32]!
  40424c:	mov	x29, sp
  404250:	stp	x19, x20, [sp, #16]
  404254:	mov	w20, w0
  404258:	mov	x19, x1
  40425c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404260:	add	x0, x0, #0x308
  404264:	bl	40c220 <ferror@plt+0x9ed0>
  404268:	cmp	w20, #0x0
  40426c:	b.le	404348 <ferror@plt+0x1ff8>
  404270:	ldr	x0, [x19]
  404274:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404278:	add	x1, x1, #0x458
  40427c:	bl	409dd8 <ferror@plt+0x7a88>
  404280:	tst	w0, #0xff
  404284:	b.eq	40432c <ferror@plt+0x1fdc>  // b.none
  404288:	ldr	x0, [x19]
  40428c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404290:	add	x1, x1, #0x460
  404294:	bl	409dd8 <ferror@plt+0x7a88>
  404298:	tst	w0, #0xff
  40429c:	b.eq	404378 <ferror@plt+0x2028>  // b.none
  4042a0:	ldr	x0, [x19]
  4042a4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4042a8:	add	x1, x1, #0x468
  4042ac:	bl	409dd8 <ferror@plt+0x7a88>
  4042b0:	tst	w0, #0xff
  4042b4:	b.eq	404394 <ferror@plt+0x2044>  // b.none
  4042b8:	ldr	x0, [x19]
  4042bc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4042c0:	add	x1, x1, #0x470
  4042c4:	bl	409dd8 <ferror@plt+0x7a88>
  4042c8:	tst	w0, #0xff
  4042cc:	b.eq	40435c <ferror@plt+0x200c>  // b.none
  4042d0:	ldr	x0, [x19]
  4042d4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4042d8:	add	x1, x1, #0x478
  4042dc:	bl	409dd8 <ferror@plt+0x7a88>
  4042e0:	tst	w0, #0xff
  4042e4:	b.eq	4043e4 <ferror@plt+0x2094>  // b.none
  4042e8:	ldr	x0, [x19]
  4042ec:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4042f0:	add	x1, x1, #0x480
  4042f4:	bl	409dd8 <ferror@plt+0x7a88>
  4042f8:	tst	w0, #0xff
  4042fc:	b.eq	404318 <ferror@plt+0x1fc8>  // b.none
  404300:	ldr	x0, [x19]
  404304:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404308:	add	x1, x1, #0x488
  40430c:	bl	409dd8 <ferror@plt+0x7a88>
  404310:	tst	w0, #0xff
  404314:	b.ne	4043b0 <ferror@plt+0x2060>  // b.any
  404318:	add	x1, x19, #0x8
  40431c:	sub	w0, w20, #0x1
  404320:	ldp	x19, x20, [sp, #16]
  404324:	ldp	x29, x30, [sp], #32
  404328:	b	4033b0 <ferror@plt+0x1060>
  40432c:	add	x3, x19, #0x8
  404330:	sub	w2, w20, #0x1
  404334:	ldp	x19, x20, [sp, #16]
  404338:	mov	w1, #0x600                 	// #1536
  40433c:	ldp	x29, x30, [sp], #32
  404340:	mov	w0, #0x1c                  	// #28
  404344:	b	402c58 <ferror@plt+0x908>
  404348:	ldp	x19, x20, [sp, #16]
  40434c:	mov	x1, #0x0                   	// #0
  404350:	ldp	x29, x30, [sp], #32
  404354:	mov	w0, #0x0                   	// #0
  404358:	b	4033b0 <ferror@plt+0x1060>
  40435c:	add	x3, x19, #0x8
  404360:	sub	w2, w20, #0x1
  404364:	ldp	x19, x20, [sp, #16]
  404368:	mov	w1, #0x0                   	// #0
  40436c:	ldp	x29, x30, [sp], #32
  404370:	mov	w0, #0x1d                  	// #29
  404374:	b	402c58 <ferror@plt+0x908>
  404378:	add	x3, x19, #0x8
  40437c:	sub	w2, w20, #0x1
  404380:	ldp	x19, x20, [sp, #16]
  404384:	mov	w1, #0xc00                 	// #3072
  404388:	ldp	x29, x30, [sp], #32
  40438c:	mov	w0, #0x1c                  	// #28
  404390:	b	402c58 <ferror@plt+0x908>
  404394:	add	x3, x19, #0x8
  404398:	sub	w2, w20, #0x1
  40439c:	ldp	x19, x20, [sp, #16]
  4043a0:	mov	w1, #0x500                 	// #1280
  4043a4:	ldp	x29, x30, [sp], #32
  4043a8:	mov	w0, #0x1c                  	// #28
  4043ac:	b	402c58 <ferror@plt+0x908>
  4043b0:	ldr	x0, [x19]
  4043b4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4043b8:	add	x1, x1, #0x490
  4043bc:	bl	409dd8 <ferror@plt+0x7a88>
  4043c0:	tst	w0, #0xff
  4043c4:	b.eq	404318 <ferror@plt+0x1fc8>  // b.none
  4043c8:	ldr	x0, [x19]
  4043cc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4043d0:	add	x1, x1, #0xda0
  4043d4:	bl	409dd8 <ferror@plt+0x7a88>
  4043d8:	tst	w0, #0xff
  4043dc:	b.ne	4043f8 <ferror@plt+0x20a8>  // b.any
  4043e0:	bl	402bc8 <ferror@plt+0x878>
  4043e4:	add	x1, x19, #0x8
  4043e8:	sub	w0, w20, #0x1
  4043ec:	ldp	x19, x20, [sp, #16]
  4043f0:	ldp	x29, x30, [sp], #32
  4043f4:	b	403db8 <ferror@plt+0x1a68>
  4043f8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4043fc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404400:	ldr	x2, [x19]
  404404:	add	x1, x1, #0x498
  404408:	ldr	x0, [x0, #848]
  40440c:	bl	402320 <fprintf@plt>
  404410:	mov	w0, #0xffffffff            	// #-1
  404414:	bl	401dc0 <exit@plt>
  404418:	stp	x29, x30, [sp, #-32]!
  40441c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  404420:	mov	x29, sp
  404424:	ldr	w0, [x0, #3664]
  404428:	stp	x19, x20, [sp, #16]
  40442c:	mov	x19, x1
  404430:	mov	x20, x2
  404434:	cbnz	w0, 4044c4 <ferror@plt+0x2174>
  404438:	ldrh	w0, [x19, #4]
  40443c:	cmp	w0, #0x1d
  404440:	b.hi	404474 <ferror@plt+0x2124>  // b.pmore
  404444:	cmp	w0, #0x1b
  404448:	b.hi	4044ec <ferror@plt+0x219c>  // b.pmore
  40444c:	cmp	w0, #0xf
  404450:	b.eq	40450c <ferror@plt+0x21bc>  // b.none
  404454:	sub	w0, w0, #0x10
  404458:	and	w0, w0, #0xffff
  40445c:	cmp	w0, #0x1
  404460:	b.ls	4044a4 <ferror@plt+0x2154>  // b.plast
  404464:	mov	w0, #0x0                   	// #0
  404468:	ldp	x19, x20, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #32
  404470:	ret
  404474:	sub	w0, w0, #0x54
  404478:	and	w0, w0, #0xffff
  40447c:	cmp	w0, #0x1
  404480:	b.hi	404464 <ferror@plt+0x2114>  // b.pmore
  404484:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404488:	ldr	w0, [x0, #948]
  40448c:	cbnz	w0, 4044d0 <ferror@plt+0x2180>
  404490:	mov	x1, x20
  404494:	mov	x0, x19
  404498:	ldp	x19, x20, [sp, #16]
  40449c:	ldp	x29, x30, [sp], #32
  4044a0:	b	407328 <ferror@plt+0x4fd8>
  4044a4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4044a8:	ldr	w0, [x0, #948]
  4044ac:	cbnz	w0, 404528 <ferror@plt+0x21d8>
  4044b0:	mov	x1, x20
  4044b4:	mov	x0, x19
  4044b8:	ldp	x19, x20, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #32
  4044c0:	b	404a58 <ferror@plt+0x2708>
  4044c4:	mov	x0, x2
  4044c8:	bl	40a9b0 <ferror@plt+0x8660>
  4044cc:	b	404438 <ferror@plt+0x20e8>
  4044d0:	mov	x3, x20
  4044d4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4044d8:	mov	x2, #0x5                   	// #5
  4044dc:	mov	x1, #0x1                   	// #1
  4044e0:	add	x0, x0, #0x4e0
  4044e4:	bl	402180 <fwrite@plt>
  4044e8:	b	404490 <ferror@plt+0x2140>
  4044ec:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4044f0:	ldr	w0, [x0, #948]
  4044f4:	cbnz	w0, 404544 <ferror@plt+0x21f4>
  4044f8:	mov	x1, x20
  4044fc:	mov	x0, x19
  404500:	ldp	x19, x20, [sp, #16]
  404504:	ldp	x29, x30, [sp], #32
  404508:	b	403788 <ferror@plt+0x1438>
  40450c:	mov	x1, x19
  404510:	mov	x0, x20
  404514:	bl	40af10 <ferror@plt+0x8bc0>
  404518:	mov	w0, #0x0                   	// #0
  40451c:	ldp	x19, x20, [sp, #16]
  404520:	ldp	x29, x30, [sp], #32
  404524:	ret
  404528:	mov	x3, x20
  40452c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404530:	mov	x2, #0x6                   	// #6
  404534:	mov	x1, #0x1                   	// #1
  404538:	add	x0, x0, #0x4d0
  40453c:	bl	402180 <fwrite@plt>
  404540:	b	4044b0 <ferror@plt+0x2160>
  404544:	mov	x3, x20
  404548:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40454c:	mov	x2, #0x7                   	// #7
  404550:	mov	x1, #0x1                   	// #1
  404554:	add	x0, x0, #0x4d8
  404558:	bl	402180 <fwrite@plt>
  40455c:	b	4044f8 <ferror@plt+0x21a8>
  404560:	stp	x29, x30, [sp, #-112]!
  404564:	mov	x29, sp
  404568:	stp	x25, x26, [sp, #64]
  40456c:	adrp	x25, 427000 <ferror@plt+0x24cb0>
  404570:	add	x25, x25, #0x308
  404574:	stp	x19, x20, [sp, #16]
  404578:	stp	x21, x22, [sp, #32]
  40457c:	stp	x27, x28, [sp, #80]
  404580:	mov	w27, w0
  404584:	mov	x28, x1
  404588:	mov	x0, x25
  40458c:	bl	40e900 <ferror@plt+0xc5b0>
  404590:	cmp	w27, #0x0
  404594:	b.le	40475c <ferror@plt+0x240c>
  404598:	adrp	x19, 411000 <ferror@plt+0xecb0>
  40459c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  4045a0:	add	x19, x19, #0x4e8
  4045a4:	add	x22, x22, #0xc70
  4045a8:	mov	w26, #0x0                   	// #0
  4045ac:	mov	w21, #0xfffffff7            	// #-9
  4045b0:	mov	x20, #0x0                   	// #0
  4045b4:	stp	x23, x24, [sp, #48]
  4045b8:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  4045bc:	mov	w23, #0x0                   	// #0
  4045c0:	add	x24, x24, #0xe38
  4045c4:	str	wzr, [sp, #108]
  4045c8:	b	4045e8 <ferror@plt+0x2298>
  4045cc:	subs	w27, w27, #0x1
  4045d0:	add	x0, x28, #0x8
  4045d4:	b.eq	4047a0 <ferror@plt+0x2450>  // b.none
  4045d8:	ldr	x20, [x28, #8]
  4045dc:	add	x28, x0, #0x8
  4045e0:	subs	w27, w27, #0x1
  4045e4:	b.eq	404628 <ferror@plt+0x22d8>  // b.none
  4045e8:	ldr	x0, [x28]
  4045ec:	mov	x1, x19
  4045f0:	bl	409dd8 <ferror@plt+0x7a88>
  4045f4:	tst	w0, #0xff
  4045f8:	b.eq	4045cc <ferror@plt+0x227c>  // b.none
  4045fc:	ldr	x0, [x28]
  404600:	mov	x1, x22
  404604:	bl	409dd8 <ferror@plt+0x7a88>
  404608:	tst	w0, #0xff
  40460c:	b.ne	404694 <ferror@plt+0x2344>  // b.any
  404610:	mov	x0, x28
  404614:	subs	w27, w27, #0x1
  404618:	add	x28, x0, #0x8
  40461c:	mov	w23, #0x1                   	// #1
  404620:	mov	w21, #0x0                   	// #0
  404624:	b.ne	4045e8 <ferror@plt+0x2298>  // b.any
  404628:	ldr	w0, [sp, #108]
  40462c:	orr	w21, w21, w23
  404630:	orr	w21, w21, w26, lsl #2
  404634:	orr	w21, w21, w0, lsl #25
  404638:	cbz	x20, 404714 <ferror@plt+0x23c4>
  40463c:	mov	x0, x20
  404640:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404644:	add	x1, x1, #0xc78
  404648:	bl	4021b0 <fopen64@plt>
  40464c:	mov	x19, x0
  404650:	cbz	x0, 4047d0 <ferror@plt+0x2480>
  404654:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  404658:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  40465c:	add	x1, x1, #0x418
  404660:	ldr	x2, [x2, #856]
  404664:	bl	4101d0 <ferror@plt+0xde80>
  404668:	mov	w20, w0
  40466c:	mov	x0, x19
  404670:	bl	401f00 <fclose@plt>
  404674:	ldp	x23, x24, [sp, #48]
  404678:	mov	w0, w20
  40467c:	ldp	x19, x20, [sp, #16]
  404680:	ldp	x21, x22, [sp, #32]
  404684:	ldp	x25, x26, [sp, #64]
  404688:	ldp	x27, x28, [sp, #80]
  40468c:	ldp	x29, x30, [sp], #112
  404690:	ret
  404694:	ldr	x0, [x28]
  404698:	mov	x1, x24
  40469c:	bl	409dd8 <ferror@plt+0x7a88>
  4046a0:	tst	w0, #0xff
  4046a4:	b.ne	4046b8 <ferror@plt+0x2368>  // b.any
  4046a8:	mov	x0, x28
  4046ac:	mov	w26, #0x1                   	// #1
  4046b0:	mov	w21, #0x0                   	// #0
  4046b4:	b	4045dc <ferror@plt+0x228c>
  4046b8:	ldr	x0, [x28]
  4046bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4046c0:	add	x1, x1, #0xe40
  4046c4:	bl	409dd8 <ferror@plt+0x7a88>
  4046c8:	tst	w0, #0xff
  4046cc:	b.eq	404700 <ferror@plt+0x23b0>  // b.none
  4046d0:	ldr	x21, [x28]
  4046d4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4046d8:	add	x1, x1, #0x218
  4046dc:	mov	x0, x21
  4046e0:	bl	4020a0 <strcmp@plt>
  4046e4:	cbnz	w0, 404764 <ferror@plt+0x2414>
  4046e8:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4046ec:	mov	w2, #0x1                   	// #1
  4046f0:	mov	x0, x28
  4046f4:	mov	w21, #0xfffffff7            	// #-9
  4046f8:	str	w2, [x1, #948]
  4046fc:	b	4045dc <ferror@plt+0x228c>
  404700:	mov	w1, #0x1                   	// #1
  404704:	mov	x0, x28
  404708:	mov	w21, #0x0                   	// #0
  40470c:	str	w1, [sp, #108]
  404710:	b	4045dc <ferror@plt+0x228c>
  404714:	ldp	x23, x24, [sp, #48]
  404718:	mov	w1, w21
  40471c:	mov	x0, x25
  404720:	bl	40eaf8 <ferror@plt+0xc7a8>
  404724:	tbnz	w0, #31, 4047c4 <ferror@plt+0x2474>
  404728:	mov	x0, x25
  40472c:	bl	40c220 <ferror@plt+0x9ed0>
  404730:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  404734:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  404738:	mov	x0, x25
  40473c:	add	x1, x1, #0x418
  404740:	ldr	x2, [x2, #856]
  404744:	mov	w20, #0x0                   	// #0
  404748:	bl	40feb0 <ferror@plt+0xdb60>
  40474c:	tbz	w0, #31, 404678 <ferror@plt+0x2328>
  404750:	mov	w0, #0x2                   	// #2
  404754:	stp	x23, x24, [sp, #48]
  404758:	bl	401dc0 <exit@plt>
  40475c:	mov	w21, #0xfffffff7            	// #-9
  404760:	b	404718 <ferror@plt+0x23c8>
  404764:	mov	x0, x21
  404768:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40476c:	add	x1, x1, #0xda0
  404770:	bl	409dd8 <ferror@plt+0x7a88>
  404774:	tst	w0, #0xff
  404778:	b.ne	4047a4 <ferror@plt+0x2454>  // b.any
  40477c:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  404780:	mov	x2, #0x36                  	// #54
  404784:	mov	x1, #0x1                   	// #1
  404788:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40478c:	ldr	x3, [x3, #848]
  404790:	add	x0, x0, #0x4f0
  404794:	bl	402180 <fwrite@plt>
  404798:	mov	w0, #0xffffffff            	// #-1
  40479c:	bl	401dc0 <exit@plt>
  4047a0:	bl	409b10 <ferror@plt+0x77c0>
  4047a4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4047a8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4047ac:	ldr	x2, [x28]
  4047b0:	add	x1, x1, #0x528
  4047b4:	ldr	x0, [x0, #848]
  4047b8:	bl	402320 <fprintf@plt>
  4047bc:	mov	w0, #0xffffffff            	// #-1
  4047c0:	bl	401dc0 <exit@plt>
  4047c4:	mov	w0, #0x1                   	// #1
  4047c8:	stp	x23, x24, [sp, #48]
  4047cc:	bl	401dc0 <exit@plt>
  4047d0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4047d4:	add	x0, x0, #0x560
  4047d8:	bl	401de0 <perror@plt>
  4047dc:	mov	w0, #0xffffffff            	// #-1
  4047e0:	bl	401dc0 <exit@plt>
  4047e4:	nop
  4047e8:	stp	x29, x30, [sp, #-16]!
  4047ec:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  4047f0:	mov	x2, #0x3cc                 	// #972
  4047f4:	mov	x29, sp
  4047f8:	ldr	x3, [x3, #848]
  4047fc:	mov	x1, #0x1                   	// #1
  404800:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404804:	add	x0, x0, #0x570
  404808:	bl	402180 <fwrite@plt>
  40480c:	mov	w0, #0xffffffff            	// #-1
  404810:	bl	401dc0 <exit@plt>
  404814:	nop
  404818:	stp	x29, x30, [sp, #-64]!
  40481c:	mov	x29, sp
  404820:	stp	x19, x20, [sp, #16]
  404824:	cbz	w0, 40489c <ferror@plt+0x254c>
  404828:	mov	w19, w0
  40482c:	stp	x21, x22, [sp, #32]
  404830:	adrp	x22, 411000 <ferror@plt+0xecb0>
  404834:	mov	x21, x1
  404838:	add	x22, x22, #0xe0
  40483c:	str	x23, [sp, #48]
  404840:	mov	x23, #0x0                   	// #0
  404844:	nop
  404848:	mov	x20, x21
  40484c:	mov	x1, x22
  404850:	ldr	x0, [x20], #8
  404854:	bl	4020a0 <strcmp@plt>
  404858:	sub	w1, w19, #0x1
  40485c:	cbnz	w0, 404920 <ferror@plt+0x25d0>
  404860:	cbz	w1, 40497c <ferror@plt+0x262c>
  404864:	ldr	x1, [x21, #8]
  404868:	cbnz	x23, 404980 <ferror@plt+0x2630>
  40486c:	sub	w19, w19, #0x2
  404870:	add	x21, x21, #0x10
  404874:	mov	x23, x1
  404878:	cbnz	w19, 404848 <ferror@plt+0x24f8>
  40487c:	cbz	x23, 404894 <ferror@plt+0x2544>
  404880:	mov	x0, x23
  404884:	bl	40c118 <ferror@plt+0x9dc8>
  404888:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40488c:	str	w0, [x1, #952]
  404890:	cbz	w0, 404964 <ferror@plt+0x2614>
  404894:	ldp	x21, x22, [sp, #32]
  404898:	ldr	x23, [sp, #48]
  40489c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4048a0:	ldr	w0, [x0, #3672]
  4048a4:	cbz	w0, 404930 <ferror@plt+0x25e0>
  4048a8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4048ac:	mov	w3, #0x4                   	// #4
  4048b0:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4048b4:	add	x19, x19, #0x308
  4048b8:	ldr	w4, [x0, #3676]
  4048bc:	mov	w2, #0x2                   	// #2
  4048c0:	mov	x0, x19
  4048c4:	mov	w1, #0x7                   	// #7
  4048c8:	cmp	w4, #0x0
  4048cc:	csel	w2, w3, w2, ne  // ne = any
  4048d0:	bl	40efc0 <ferror@plt+0xcc70>
  4048d4:	tbnz	w0, #31, 404948 <ferror@plt+0x25f8>
  4048d8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4048dc:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4048e0:	ldr	w0, [x0, #3668]
  4048e4:	bl	40ca48 <ferror@plt+0xa6f8>
  4048e8:	ldr	x2, [x20, #856]
  4048ec:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  4048f0:	mov	x0, x19
  4048f4:	add	x1, x1, #0xa58
  4048f8:	mov	w3, #0x0                   	// #0
  4048fc:	bl	40f580 <ferror@plt+0xd230>
  404900:	tbnz	w0, #31, 404988 <ferror@plt+0x2638>
  404904:	bl	40cad0 <ferror@plt+0xa780>
  404908:	ldr	x0, [x20, #856]
  40490c:	bl	4021a0 <fflush@plt>
  404910:	mov	w0, #0x0                   	// #0
  404914:	ldp	x19, x20, [sp, #16]
  404918:	ldp	x29, x30, [sp], #64
  40491c:	ret
  404920:	mov	x21, x20
  404924:	mov	w19, w1
  404928:	cbnz	w19, 404848 <ferror@plt+0x24f8>
  40492c:	b	40487c <ferror@plt+0x252c>
  404930:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  404934:	add	x19, x19, #0x308
  404938:	mov	x0, x19
  40493c:	mov	w1, #0x7                   	// #7
  404940:	bl	40f078 <ferror@plt+0xcd28>
  404944:	tbz	w0, #31, 4048d8 <ferror@plt+0x2588>
  404948:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40494c:	add	x0, x0, #0x940
  404950:	stp	x21, x22, [sp, #32]
  404954:	str	x23, [sp, #48]
  404958:	bl	401de0 <perror@plt>
  40495c:	mov	w0, #0x1                   	// #1
  404960:	bl	401dc0 <exit@plt>
  404964:	mov	x0, x23
  404968:	ldp	x19, x20, [sp, #16]
  40496c:	ldp	x21, x22, [sp, #32]
  404970:	ldr	x23, [sp, #48]
  404974:	ldp	x29, x30, [sp], #64
  404978:	b	409c00 <ferror@plt+0x78b0>
  40497c:	bl	409b10 <ferror@plt+0x77c0>
  404980:	mov	x0, x22
  404984:	bl	409ba0 <ferror@plt+0x7850>
  404988:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40498c:	mov	x2, #0x10                  	// #16
  404990:	mov	x1, #0x1                   	// #1
  404994:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404998:	ldr	x3, [x3, #848]
  40499c:	add	x0, x0, #0x270
  4049a0:	stp	x21, x22, [sp, #32]
  4049a4:	str	x23, [sp, #48]
  4049a8:	bl	402180 <fwrite@plt>
  4049ac:	mov	w0, #0x1                   	// #1
  4049b0:	bl	401dc0 <exit@plt>
  4049b4:	nop
  4049b8:	stp	x29, x30, [sp, #-32]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	mov	x20, x0
  4049c8:	mov	x19, x1
  4049cc:	ldrb	w0, [x2]
  4049d0:	cmp	w0, #0x6f
  4049d4:	b.ne	404a04 <ferror@plt+0x26b4>  // b.any
  4049d8:	ldrb	w0, [x2, #1]
  4049dc:	cmp	w0, #0x6e
  4049e0:	b.ne	404a04 <ferror@plt+0x26b4>  // b.any
  4049e4:	ldrb	w0, [x2, #2]
  4049e8:	cbnz	w0, 404a04 <ferror@plt+0x26b4>
  4049ec:	mov	w1, #0x1                   	// #1
  4049f0:	strb	w1, [x19]
  4049f4:	mov	w0, #0x1                   	// #1
  4049f8:	ldp	x19, x20, [sp, #16]
  4049fc:	ldp	x29, x30, [sp], #32
  404a00:	ret
  404a04:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404a08:	mov	x0, x2
  404a0c:	add	x1, x1, #0x960
  404a10:	bl	4020a0 <strcmp@plt>
  404a14:	cbnz	w0, 404a2c <ferror@plt+0x26dc>
  404a18:	strb	wzr, [x19]
  404a1c:	mov	w0, #0x1                   	// #1
  404a20:	ldp	x19, x20, [sp, #16]
  404a24:	ldp	x29, x30, [sp], #32
  404a28:	ret
  404a2c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404a30:	mov	x2, x20
  404a34:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404a38:	add	x1, x1, #0x968
  404a3c:	ldr	x0, [x0, #848]
  404a40:	bl	402320 <fprintf@plt>
  404a44:	mov	w0, #0x0                   	// #0
  404a48:	ldp	x19, x20, [sp, #16]
  404a4c:	ldp	x29, x30, [sp], #32
  404a50:	ret
  404a54:	nop
  404a58:	sub	sp, sp, #0x310
  404a5c:	stp	x29, x30, [sp]
  404a60:	mov	x29, sp
  404a64:	ldr	w3, [x0]
  404a68:	subs	w3, w3, #0x20
  404a6c:	b.mi	405744 <ferror@plt+0x33f4>  // b.first
  404a70:	stp	x19, x20, [sp, #16]
  404a74:	mov	x20, x0
  404a78:	stp	x21, x22, [sp, #32]
  404a7c:	mov	x21, x1
  404a80:	ldrb	w1, [x0, #16]
  404a84:	mov	w0, #0x0                   	// #0
  404a88:	cmp	w1, #0x0
  404a8c:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  404a90:	b.ne	404fc4 <ferror@plt+0x2c74>  // b.any
  404a94:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  404a98:	ldr	w1, [x1, #952]
  404a9c:	cbz	w1, 404aac <ferror@plt+0x275c>
  404aa0:	ldr	w2, [x20, #20]
  404aa4:	cmp	w1, w2
  404aa8:	b.ne	404fc4 <ferror@plt+0x2c74>  // b.any
  404aac:	add	x2, x20, #0x20
  404ab0:	mov	w4, #0xffff8000            	// #-32768
  404ab4:	mov	w1, #0x35                  	// #53
  404ab8:	add	x0, sp, #0x160
  404abc:	bl	410890 <ferror@plt+0xe540>
  404ac0:	ldr	w0, [x20, #20]
  404ac4:	ldr	x1, [sp, #376]
  404ac8:	bl	409d60 <ferror@plt+0x7a10>
  404acc:	mov	x19, x0
  404ad0:	cbz	x0, 405734 <ferror@plt+0x33e4>
  404ad4:	mov	x0, #0x0                   	// #0
  404ad8:	str	x23, [sp, #48]
  404adc:	bl	40cbb8 <ferror@plt+0xa868>
  404ae0:	ldrh	w0, [x20, #4]
  404ae4:	cmp	w0, #0x11
  404ae8:	b.eq	4054d4 <ferror@plt+0x3184>  // b.none
  404aec:	ldr	w4, [x20, #20]
  404af0:	mov	w1, #0x6                   	// #6
  404af4:	mov	w0, #0x4                   	// #4
  404af8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404afc:	adrp	x2, 411000 <ferror@plt+0xecb0>
  404b00:	add	x3, x3, #0x9d0
  404b04:	add	x2, x2, #0x9d8
  404b08:	bl	40ccc8 <ferror@plt+0xa978>
  404b0c:	mov	x1, x19
  404b10:	add	x2, sp, #0x160
  404b14:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404b18:	add	x0, x0, #0xf10
  404b1c:	bl	40aa68 <ferror@plt+0x8718>
  404b20:	ldr	w19, [x20, #24]
  404b24:	mov	w23, w0
  404b28:	bl	40cb90 <ferror@plt+0xa840>
  404b2c:	tst	w0, #0xff
  404b30:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404b34:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404b38:	add	x1, x1, #0x998
  404b3c:	add	x0, x0, #0x288
  404b40:	csel	x1, x0, x1, ne  // ne = any
  404b44:	mov	w0, #0x4                   	// #4
  404b48:	bl	40cc10 <ferror@plt+0xa8c0>
  404b4c:	mov	w0, #0x41                  	// #65
  404b50:	and	w0, w19, w0
  404b54:	cmp	w0, #0x1
  404b58:	b.eq	4054b0 <ferror@plt+0x3160>  // b.none
  404b5c:	tbnz	w19, #3, 404fd8 <ferror@plt+0x2c88>
  404b60:	adrp	x22, 411000 <ferror@plt+0xecb0>
  404b64:	and	w19, w19, #0xffffffbf
  404b68:	add	x22, x22, #0x9a8
  404b6c:	tbz	w19, #1, 404b98 <ferror@plt+0x2848>
  404b70:	ands	w19, w19, #0xfffffffd
  404b74:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404b78:	add	x3, x3, #0x9a0
  404b7c:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404b80:	csel	x3, x3, x22, ne  // ne = any
  404b84:	add	x4, x4, #0xa00
  404b88:	mov	x2, #0x0                   	// #0
  404b8c:	mov	w1, #0x6                   	// #6
  404b90:	mov	w0, #0x4                   	// #4
  404b94:	bl	40d090 <ferror@plt+0xad40>
  404b98:	tbz	w19, #4, 404bc4 <ferror@plt+0x2874>
  404b9c:	ands	w19, w19, #0xffffffef
  404ba0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404ba4:	add	x3, x3, #0x9a0
  404ba8:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404bac:	csel	x3, x3, x22, ne  // ne = any
  404bb0:	add	x4, x4, #0xa10
  404bb4:	mov	x2, #0x0                   	// #0
  404bb8:	mov	w1, #0x6                   	// #6
  404bbc:	mov	w0, #0x4                   	// #4
  404bc0:	bl	40d090 <ferror@plt+0xad40>
  404bc4:	tbz	w19, #12, 404bf0 <ferror@plt+0x28a0>
  404bc8:	ands	w19, w19, #0xffffefff
  404bcc:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404bd0:	add	x3, x3, #0x9a0
  404bd4:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404bd8:	csel	x3, x3, x22, ne  // ne = any
  404bdc:	add	x4, x4, #0xa20
  404be0:	mov	x2, #0x0                   	// #0
  404be4:	mov	w1, #0x6                   	// #6
  404be8:	mov	w0, #0x4                   	// #4
  404bec:	bl	40d090 <ferror@plt+0xad40>
  404bf0:	tbz	w19, #7, 404c1c <ferror@plt+0x28cc>
  404bf4:	ands	w19, w19, #0xffffff7f
  404bf8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404bfc:	add	x3, x3, #0x9a0
  404c00:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404c04:	csel	x3, x3, x22, ne  // ne = any
  404c08:	add	x4, x4, #0xa30
  404c0c:	mov	x2, #0x0                   	// #0
  404c10:	mov	w1, #0x6                   	// #6
  404c14:	mov	w0, #0x4                   	// #4
  404c18:	bl	40d090 <ferror@plt+0xad40>
  404c1c:	tbz	w19, #9, 404c48 <ferror@plt+0x28f8>
  404c20:	ands	w19, w19, #0xfffffdff
  404c24:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404c28:	add	x3, x3, #0x9a0
  404c2c:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404c30:	csel	x3, x3, x22, ne  // ne = any
  404c34:	add	x4, x4, #0xa38
  404c38:	mov	x2, #0x0                   	// #0
  404c3c:	mov	w1, #0x6                   	// #6
  404c40:	mov	w0, #0x4                   	// #4
  404c44:	bl	40d090 <ferror@plt+0xad40>
  404c48:	tbz	w19, #8, 404c74 <ferror@plt+0x2924>
  404c4c:	ands	w19, w19, #0xfffffeff
  404c50:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404c54:	add	x3, x3, #0x9a0
  404c58:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404c5c:	csel	x3, x3, x22, ne  // ne = any
  404c60:	add	x4, x4, #0xa48
  404c64:	mov	x2, #0x0                   	// #0
  404c68:	mov	w1, #0x6                   	// #6
  404c6c:	mov	w0, #0x4                   	// #4
  404c70:	bl	40d090 <ferror@plt+0xad40>
  404c74:	tbz	w19, #10, 404ca0 <ferror@plt+0x2950>
  404c78:	ands	w19, w19, #0xfffffbff
  404c7c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404c80:	add	x3, x3, #0x9a0
  404c84:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404c88:	csel	x3, x3, x22, ne  // ne = any
  404c8c:	add	x4, x4, #0xa50
  404c90:	mov	x2, #0x0                   	// #0
  404c94:	mov	w1, #0x6                   	// #6
  404c98:	mov	w0, #0x4                   	// #4
  404c9c:	bl	40d090 <ferror@plt+0xad40>
  404ca0:	tbz	w19, #11, 404ccc <ferror@plt+0x297c>
  404ca4:	ands	w19, w19, #0xfffff7ff
  404ca8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404cac:	add	x3, x3, #0x9a0
  404cb0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404cb4:	csel	x3, x3, x22, ne  // ne = any
  404cb8:	add	x4, x4, #0xa58
  404cbc:	mov	x2, #0x0                   	// #0
  404cc0:	mov	w1, #0x6                   	// #6
  404cc4:	mov	w0, #0x4                   	// #4
  404cc8:	bl	40d090 <ferror@plt+0xad40>
  404ccc:	tbz	w19, #2, 404cf8 <ferror@plt+0x29a8>
  404cd0:	ands	w19, w19, #0xfffffffb
  404cd4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404cd8:	add	x3, x3, #0x9a0
  404cdc:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404ce0:	csel	x3, x3, x22, ne  // ne = any
  404ce4:	add	x4, x4, #0xa60
  404ce8:	mov	x2, #0x0                   	// #0
  404cec:	mov	w1, #0x6                   	// #6
  404cf0:	mov	w0, #0x4                   	// #4
  404cf4:	bl	40d090 <ferror@plt+0xad40>
  404cf8:	tbz	w19, #15, 404d24 <ferror@plt+0x29d4>
  404cfc:	ands	w19, w19, #0xffff7fff
  404d00:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404d04:	add	x3, x3, #0x9a0
  404d08:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404d0c:	csel	x3, x3, x22, ne  // ne = any
  404d10:	add	x4, x4, #0xa68
  404d14:	mov	x2, #0x0                   	// #0
  404d18:	mov	w1, #0x6                   	// #6
  404d1c:	mov	w0, #0x4                   	// #4
  404d20:	bl	40d090 <ferror@plt+0xad40>
  404d24:	tbz	w19, #14, 404d50 <ferror@plt+0x2a00>
  404d28:	ands	w19, w19, #0xffffbfff
  404d2c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404d30:	add	x3, x3, #0x9a0
  404d34:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404d38:	csel	x3, x3, x22, ne  // ne = any
  404d3c:	add	x4, x4, #0xa70
  404d40:	mov	x2, #0x0                   	// #0
  404d44:	mov	w1, #0x6                   	// #6
  404d48:	mov	w0, #0x4                   	// #4
  404d4c:	bl	40d090 <ferror@plt+0xad40>
  404d50:	tbz	w19, #13, 404d7c <ferror@plt+0x2a2c>
  404d54:	ands	w19, w19, #0xffffdfff
  404d58:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404d5c:	add	x3, x3, #0x9a0
  404d60:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404d64:	csel	x3, x3, x22, ne  // ne = any
  404d68:	add	x4, x4, #0xa80
  404d6c:	mov	x2, #0x0                   	// #0
  404d70:	mov	w1, #0x6                   	// #6
  404d74:	mov	w0, #0x4                   	// #4
  404d78:	bl	40d090 <ferror@plt+0xad40>
  404d7c:	tbz	w19, #5, 404da8 <ferror@plt+0x2a58>
  404d80:	ands	w19, w19, #0xffffffdf
  404d84:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404d88:	add	x3, x3, #0x9a0
  404d8c:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404d90:	csel	x3, x3, x22, ne  // ne = any
  404d94:	add	x4, x4, #0xa88
  404d98:	mov	x2, #0x0                   	// #0
  404d9c:	mov	w1, #0x6                   	// #6
  404da0:	mov	w0, #0x4                   	// #4
  404da4:	bl	40d090 <ferror@plt+0xad40>
  404da8:	tbz	w19, #0, 404dd4 <ferror@plt+0x2a84>
  404dac:	ands	w19, w19, #0xfffffffe
  404db0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404db4:	add	x3, x3, #0x9a0
  404db8:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404dbc:	csel	x3, x3, x22, ne  // ne = any
  404dc0:	add	x4, x4, #0xa98
  404dc4:	mov	x2, #0x0                   	// #0
  404dc8:	mov	w1, #0x6                   	// #6
  404dcc:	mov	w0, #0x4                   	// #4
  404dd0:	bl	40d090 <ferror@plt+0xad40>
  404dd4:	tbz	w19, #16, 404e00 <ferror@plt+0x2ab0>
  404dd8:	ands	w19, w19, #0xfffeffff
  404ddc:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404de0:	add	x3, x3, #0x9a0
  404de4:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404de8:	csel	x3, x3, x22, ne  // ne = any
  404dec:	add	x4, x4, #0xaa0
  404df0:	mov	x2, #0x0                   	// #0
  404df4:	mov	w1, #0x6                   	// #6
  404df8:	mov	w0, #0x4                   	// #4
  404dfc:	bl	40d090 <ferror@plt+0xad40>
  404e00:	tbz	w19, #17, 404e2c <ferror@plt+0x2adc>
  404e04:	ands	w19, w19, #0xfffdffff
  404e08:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404e0c:	add	x3, x3, #0x9a0
  404e10:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404e14:	csel	x3, x3, x22, ne  // ne = any
  404e18:	add	x4, x4, #0xab0
  404e1c:	mov	x2, #0x0                   	// #0
  404e20:	mov	w1, #0x6                   	// #6
  404e24:	mov	w0, #0x4                   	// #4
  404e28:	bl	40d090 <ferror@plt+0xad40>
  404e2c:	tbz	w19, #18, 404e58 <ferror@plt+0x2b08>
  404e30:	ands	w19, w19, #0xfffbffff
  404e34:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404e38:	add	x3, x3, #0x9a0
  404e3c:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404e40:	csel	x3, x3, x22, ne  // ne = any
  404e44:	add	x4, x4, #0xab8
  404e48:	mov	x2, #0x0                   	// #0
  404e4c:	mov	w1, #0x6                   	// #6
  404e50:	mov	w0, #0x4                   	// #4
  404e54:	bl	40d090 <ferror@plt+0xad40>
  404e58:	cbnz	w19, 40500c <ferror@plt+0x2cbc>
  404e5c:	cbnz	w23, 40502c <ferror@plt+0x2cdc>
  404e60:	mov	w0, #0x4                   	// #4
  404e64:	adrp	x1, 411000 <ferror@plt+0xecb0>
  404e68:	add	x1, x1, #0xad8
  404e6c:	bl	40cc88 <ferror@plt+0xa938>
  404e70:	ldr	x0, [sp, #384]
  404e74:	cbz	x0, 404e98 <ferror@plt+0x2b48>
  404e78:	ldr	w4, [x0, #4]
  404e7c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404e80:	adrp	x2, 411000 <ferror@plt+0xecb0>
  404e84:	add	x3, x3, #0xae0
  404e88:	add	x2, x2, #0xae8
  404e8c:	mov	w1, #0x6                   	// #6
  404e90:	mov	w0, #0x4                   	// #4
  404e94:	bl	40ccc8 <ferror@plt+0xa978>
  404e98:	ldr	x0, [sp, #432]
  404e9c:	cbz	x0, 404ec8 <ferror@plt+0x2b78>
  404ea0:	ldr	w0, [x0, #4]
  404ea4:	bl	40bf90 <ferror@plt+0x9c40>
  404ea8:	mov	x4, x0
  404eac:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404eb0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  404eb4:	add	x3, x3, #0x3d0
  404eb8:	add	x2, x2, #0x158
  404ebc:	mov	w1, #0x6                   	// #6
  404ec0:	mov	w0, #0x4                   	// #4
  404ec4:	bl	40d090 <ferror@plt+0xad40>
  404ec8:	ldr	x2, [sp, #448]
  404ecc:	cbz	x2, 404f10 <ferror@plt+0x2bc0>
  404ed0:	ldrsh	w0, [x2, #2]
  404ed4:	tbnz	w0, #31, 405064 <ferror@plt+0x2d14>
  404ed8:	ldrb	w4, [x2, #4]
  404edc:	cmp	w4, #0x4
  404ee0:	b.hi	4054f8 <ferror@plt+0x31a8>  // b.pmore
  404ee4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  404ee8:	add	x0, x0, #0xda0
  404eec:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404ef0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  404ef4:	add	x3, x3, #0xaf0
  404ef8:	add	x2, x2, #0x228
  404efc:	ldr	x4, [x0, w4, sxtw #3]
  404f00:	mov	w1, #0x6                   	// #6
  404f04:	mov	w0, #0x4                   	// #4
  404f08:	bl	40d090 <ferror@plt+0xad40>
  404f0c:	nop
  404f10:	ldr	x2, [sp, #560]
  404f14:	cbz	x2, 404f80 <ferror@plt+0x2c30>
  404f18:	ldrh	w3, [x2], #4
  404f1c:	add	x0, sp, #0x48
  404f20:	ldr	w19, [x20, #20]
  404f24:	mov	w1, #0x3                   	// #3
  404f28:	sub	w3, w3, #0x4
  404f2c:	bl	410990 <ferror@plt+0xe640>
  404f30:	ldr	x0, [sp, #80]
  404f34:	cbz	x0, 404f64 <ferror@plt+0x2c14>
  404f38:	ldrh	w4, [x0, #4]
  404f3c:	cmp	w4, #0x1
  404f40:	b.ls	405518 <ferror@plt+0x31c8>  // b.plast
  404f44:	adrp	x3, 411000 <ferror@plt+0xecb0>
  404f48:	adrp	x2, 411000 <ferror@plt+0xecb0>
  404f4c:	and	x4, x4, #0xffff
  404f50:	add	x3, x3, #0xc28
  404f54:	add	x2, x2, #0xc38
  404f58:	mov	w1, #0x6                   	// #6
  404f5c:	mov	w0, #0x4                   	// #4
  404f60:	bl	40d200 <ferror@plt+0xaeb0>
  404f64:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  404f68:	ldr	w0, [x0, #3672]
  404f6c:	cbz	w0, 404f80 <ferror@plt+0x2c30>
  404f70:	ldr	x0, [sp, #88]
  404f74:	cbz	x0, 404f80 <ferror@plt+0x2c30>
  404f78:	mov	w1, w19
  404f7c:	bl	408268 <ferror@plt+0x5f18>
  404f80:	mov	x3, x22
  404f84:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404f88:	add	x4, x4, #0xd80
  404f8c:	mov	x2, #0x0                   	// #0
  404f90:	mov	w1, #0x6                   	// #6
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	bl	40d090 <ferror@plt+0xad40>
  404f9c:	bl	40cbf8 <ferror@plt+0xa8a8>
  404fa0:	mov	x0, x21
  404fa4:	bl	4021a0 <fflush@plt>
  404fa8:	mov	w0, #0x0                   	// #0
  404fac:	ldp	x29, x30, [sp]
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldr	x23, [sp, #48]
  404fbc:	add	sp, sp, #0x310
  404fc0:	ret
  404fc4:	ldp	x19, x20, [sp, #16]
  404fc8:	ldp	x21, x22, [sp, #32]
  404fcc:	ldp	x29, x30, [sp]
  404fd0:	add	sp, sp, #0x310
  404fd4:	ret
  404fd8:	mov	w0, #0xffffffb7            	// #-73
  404fdc:	ands	w19, w19, w0
  404fe0:	b.ne	405050 <ferror@plt+0x2d00>  // b.any
  404fe4:	adrp	x22, 411000 <ferror@plt+0xecb0>
  404fe8:	add	x22, x22, #0x9a8
  404fec:	mov	x3, x22
  404ff0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  404ff4:	mov	x2, #0x0                   	// #0
  404ff8:	add	x4, x4, #0x9f0
  404ffc:	mov	w1, #0x6                   	// #6
  405000:	mov	w0, #0x4                   	// #4
  405004:	bl	40d090 <ferror@plt+0xad40>
  405008:	b	404b6c <ferror@plt+0x281c>
  40500c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405010:	mov	w4, w19
  405014:	add	x3, x3, #0xac0
  405018:	mov	x2, #0x0                   	// #0
  40501c:	mov	w1, #0x6                   	// #6
  405020:	mov	w0, #0x4                   	// #4
  405024:	bl	40d2a0 <ferror@plt+0xaf50>
  405028:	cbz	w23, 404e60 <ferror@plt+0x2b10>
  40502c:	adrp	x4, 411000 <ferror@plt+0xecb0>
  405030:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405034:	add	x4, x4, #0xac8
  405038:	add	x3, x3, #0xad0
  40503c:	mov	x2, #0x0                   	// #0
  405040:	mov	w1, #0x6                   	// #6
  405044:	mov	w0, #0x4                   	// #4
  405048:	bl	40d090 <ferror@plt+0xad40>
  40504c:	b	404e60 <ferror@plt+0x2b10>
  405050:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405054:	adrp	x22, 411000 <ferror@plt+0xecb0>
  405058:	add	x3, x3, #0x9a0
  40505c:	add	x22, x22, #0x9a8
  405060:	b	404ff0 <ferror@plt+0x2ca0>
  405064:	ldrh	w3, [x2], #4
  405068:	add	x0, sp, #0x48
  40506c:	mov	w1, #0x22                  	// #34
  405070:	sub	w3, w3, #0x4
  405074:	bl	410990 <ferror@plt+0xe640>
  405078:	ldr	x0, [sp, #80]
  40507c:	cbz	x0, 4050b4 <ferror@plt+0x2d64>
  405080:	ldrb	w4, [x0, #4]
  405084:	cmp	w4, #0x4
  405088:	b.hi	405548 <ferror@plt+0x31f8>  // b.pmore
  40508c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405090:	add	x0, x0, #0xda0
  405094:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405098:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40509c:	add	x3, x3, #0xaf0
  4050a0:	add	x2, x2, #0x228
  4050a4:	ldr	x4, [x0, w4, sxtw #3]
  4050a8:	mov	w1, #0x6                   	// #6
  4050ac:	mov	w0, #0x4                   	// #4
  4050b0:	bl	40d090 <ferror@plt+0xad40>
  4050b4:	ldr	x0, [sp, #88]
  4050b8:	cbz	x0, 4050dc <ferror@plt+0x2d8c>
  4050bc:	ldrh	w4, [x0, #4]
  4050c0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4050c4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4050c8:	add	x3, x3, #0xb10
  4050cc:	add	x2, x2, #0xb20
  4050d0:	mov	w1, #0x6                   	// #6
  4050d4:	mov	w0, #0x4                   	// #4
  4050d8:	bl	40ce58 <ferror@plt+0xab08>
  4050dc:	ldr	x0, [sp, #96]
  4050e0:	cbz	x0, 405104 <ferror@plt+0x2db4>
  4050e4:	ldr	w4, [x0, #4]
  4050e8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4050ec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4050f0:	add	x3, x3, #0xb30
  4050f4:	add	x2, x2, #0xb40
  4050f8:	mov	w1, #0x6                   	// #6
  4050fc:	mov	w0, #0x4                   	// #4
  405100:	bl	40ce58 <ferror@plt+0xab08>
  405104:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  405108:	ldr	w0, [x0, #3672]
  40510c:	cbz	w0, 404f10 <ferror@plt+0x2bc0>
  405110:	bl	40cb90 <ferror@plt+0xa840>
  405114:	tst	w0, #0xff
  405118:	b.eq	405568 <ferror@plt+0x3218>  // b.none
  40511c:	ldr	x0, [sp, #104]
  405120:	cbz	x0, 405164 <ferror@plt+0x2e14>
  405124:	ldrb	w19, [x0, #4]
  405128:	bl	40cb90 <ferror@plt+0xa840>
  40512c:	tst	w0, #0xff
  405130:	b.ne	4055a8 <ferror@plt+0x3258>  // b.any
  405134:	cmp	w19, #0x0
  405138:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40513c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405140:	add	x0, x0, #0x960
  405144:	add	x3, x3, #0x9b0
  405148:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40514c:	csel	x3, x3, x0, ne  // ne = any
  405150:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405154:	add	x2, x2, #0xb50
  405158:	mov	x0, x21
  40515c:	add	x1, x1, #0xb58
  405160:	bl	402320 <fprintf@plt>
  405164:	ldr	x0, [sp, #112]
  405168:	cbz	x0, 4051ac <ferror@plt+0x2e5c>
  40516c:	ldrb	w19, [x0, #4]
  405170:	bl	40cb90 <ferror@plt+0xa840>
  405174:	tst	w0, #0xff
  405178:	b.ne	4055cc <ferror@plt+0x327c>  // b.any
  40517c:	cmp	w19, #0x0
  405180:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405184:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405188:	add	x0, x0, #0x960
  40518c:	add	x3, x3, #0x9b0
  405190:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405194:	csel	x3, x3, x0, ne  // ne = any
  405198:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40519c:	add	x2, x2, #0xb60
  4051a0:	mov	x0, x21
  4051a4:	add	x1, x1, #0xb58
  4051a8:	bl	402320 <fprintf@plt>
  4051ac:	ldr	x0, [sp, #120]
  4051b0:	cbz	x0, 4051f4 <ferror@plt+0x2ea4>
  4051b4:	ldrb	w19, [x0, #4]
  4051b8:	bl	40cb90 <ferror@plt+0xa840>
  4051bc:	tst	w0, #0xff
  4051c0:	b.ne	4055f0 <ferror@plt+0x32a0>  // b.any
  4051c4:	cmp	w19, #0x0
  4051c8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4051cc:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4051d0:	add	x0, x0, #0x960
  4051d4:	add	x3, x3, #0x9b0
  4051d8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4051dc:	csel	x3, x3, x0, ne  // ne = any
  4051e0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4051e4:	add	x2, x2, #0xb68
  4051e8:	mov	x0, x21
  4051ec:	add	x1, x1, #0xb58
  4051f0:	bl	402320 <fprintf@plt>
  4051f4:	ldr	x0, [sp, #128]
  4051f8:	cbz	x0, 40523c <ferror@plt+0x2eec>
  4051fc:	ldrb	w19, [x0, #4]
  405200:	bl	40cb90 <ferror@plt+0xa840>
  405204:	tst	w0, #0xff
  405208:	b.ne	405614 <ferror@plt+0x32c4>  // b.any
  40520c:	cmp	w19, #0x0
  405210:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405214:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405218:	add	x0, x0, #0x960
  40521c:	add	x3, x3, #0x9b0
  405220:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405224:	csel	x3, x3, x0, ne  // ne = any
  405228:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40522c:	add	x2, x2, #0xb78
  405230:	mov	x0, x21
  405234:	add	x1, x1, #0xb58
  405238:	bl	402320 <fprintf@plt>
  40523c:	ldr	x0, [sp, #136]
  405240:	cbz	x0, 405284 <ferror@plt+0x2f34>
  405244:	ldrb	w19, [x0, #4]
  405248:	bl	40cb90 <ferror@plt+0xa840>
  40524c:	tst	w0, #0xff
  405250:	b.ne	405638 <ferror@plt+0x32e8>  // b.any
  405254:	cmp	w19, #0x0
  405258:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40525c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405260:	add	x0, x0, #0x960
  405264:	add	x3, x3, #0x9b0
  405268:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40526c:	csel	x3, x3, x0, ne  // ne = any
  405270:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405274:	add	x2, x2, #0xb88
  405278:	mov	x0, x21
  40527c:	add	x1, x1, #0xb58
  405280:	bl	402320 <fprintf@plt>
  405284:	ldr	x0, [sp, #160]
  405288:	cbz	x0, 4052cc <ferror@plt+0x2f7c>
  40528c:	ldrb	w19, [x0, #4]
  405290:	bl	40cb90 <ferror@plt+0xa840>
  405294:	tst	w0, #0xff
  405298:	b.ne	40565c <ferror@plt+0x330c>  // b.any
  40529c:	cmp	w19, #0x0
  4052a0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4052a4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4052a8:	add	x0, x0, #0x960
  4052ac:	add	x3, x3, #0x9b0
  4052b0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4052b4:	csel	x3, x3, x0, ne  // ne = any
  4052b8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4052bc:	add	x2, x2, #0xb98
  4052c0:	mov	x0, x21
  4052c4:	add	x1, x1, #0xb58
  4052c8:	bl	402320 <fprintf@plt>
  4052cc:	ldr	x0, [sp, #144]
  4052d0:	cbz	x0, 405314 <ferror@plt+0x2fc4>
  4052d4:	ldrb	w19, [x0, #4]
  4052d8:	bl	40cb90 <ferror@plt+0xa840>
  4052dc:	tst	w0, #0xff
  4052e0:	b.ne	405680 <ferror@plt+0x3330>  // b.any
  4052e4:	cmp	w19, #0x0
  4052e8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4052ec:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4052f0:	add	x0, x0, #0x960
  4052f4:	add	x3, x3, #0x9b0
  4052f8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4052fc:	csel	x3, x3, x0, ne  // ne = any
  405300:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405304:	add	x2, x2, #0xba8
  405308:	mov	x0, x21
  40530c:	add	x1, x1, #0xb58
  405310:	bl	402320 <fprintf@plt>
  405314:	ldr	x0, [sp, #288]
  405318:	cbz	x0, 40535c <ferror@plt+0x300c>
  40531c:	ldrb	w19, [x0, #4]
  405320:	bl	40cb90 <ferror@plt+0xa840>
  405324:	tst	w0, #0xff
  405328:	b.ne	4056a4 <ferror@plt+0x3354>  // b.any
  40532c:	cmp	w19, #0x0
  405330:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405334:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405338:	add	x0, x0, #0x960
  40533c:	add	x3, x3, #0x9b0
  405340:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405344:	csel	x3, x3, x0, ne  // ne = any
  405348:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40534c:	add	x2, x2, #0xbb0
  405350:	mov	x0, x21
  405354:	add	x1, x1, #0xb58
  405358:	bl	402320 <fprintf@plt>
  40535c:	ldr	x0, [sp, #296]
  405360:	cbz	x0, 4053a4 <ferror@plt+0x3054>
  405364:	ldrb	w19, [x0, #4]
  405368:	bl	40cb90 <ferror@plt+0xa840>
  40536c:	tst	w0, #0xff
  405370:	b.ne	4056c8 <ferror@plt+0x3378>  // b.any
  405374:	cmp	w19, #0x0
  405378:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40537c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405380:	add	x0, x0, #0x960
  405384:	add	x3, x3, #0x9b0
  405388:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40538c:	csel	x3, x3, x0, ne  // ne = any
  405390:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405394:	add	x2, x2, #0xbc0
  405398:	mov	x0, x21
  40539c:	add	x1, x1, #0xb58
  4053a0:	bl	402320 <fprintf@plt>
  4053a4:	ldr	x0, [sp, #328]
  4053a8:	cbz	x0, 4053ec <ferror@plt+0x309c>
  4053ac:	ldrb	w19, [x0, #4]
  4053b0:	bl	40cb90 <ferror@plt+0xa840>
  4053b4:	tst	w0, #0xff
  4053b8:	b.ne	4056ec <ferror@plt+0x339c>  // b.any
  4053bc:	cmp	w19, #0x0
  4053c0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4053c4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4053c8:	add	x0, x0, #0x960
  4053cc:	add	x3, x3, #0x9b0
  4053d0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4053d4:	csel	x3, x3, x0, ne  // ne = any
  4053d8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4053dc:	add	x2, x2, #0xbd8
  4053e0:	mov	x0, x21
  4053e4:	add	x1, x1, #0xb58
  4053e8:	bl	402320 <fprintf@plt>
  4053ec:	ldr	x0, [sp, #304]
  4053f0:	cbz	x0, 405434 <ferror@plt+0x30e4>
  4053f4:	ldrb	w19, [x0, #4]
  4053f8:	bl	40cb90 <ferror@plt+0xa840>
  4053fc:	tst	w0, #0xff
  405400:	b.ne	405710 <ferror@plt+0x33c0>  // b.any
  405404:	cmp	w19, #0x0
  405408:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40540c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405410:	add	x0, x0, #0x960
  405414:	add	x3, x3, #0x9b0
  405418:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40541c:	csel	x3, x3, x0, ne  // ne = any
  405420:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405424:	add	x2, x2, #0xbe8
  405428:	mov	x0, x21
  40542c:	add	x1, x1, #0xb58
  405430:	bl	402320 <fprintf@plt>
  405434:	ldr	x0, [sp, #344]
  405438:	cbz	x0, 405464 <ferror@plt+0x3114>
  40543c:	ldr	w0, [x0, #4]
  405440:	bl	40bf90 <ferror@plt+0x9c40>
  405444:	mov	x4, x0
  405448:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40544c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405450:	add	x3, x3, #0xbf8
  405454:	add	x2, x2, #0xc08
  405458:	mov	w1, #0x6                   	// #6
  40545c:	mov	w0, #0x4                   	// #4
  405460:	bl	40d090 <ferror@plt+0xad40>
  405464:	ldr	x0, [sp, #336]
  405468:	cbz	x0, 404f10 <ferror@plt+0x2bc0>
  40546c:	ldrb	w19, [x0, #4]
  405470:	bl	40cb90 <ferror@plt+0xa840>
  405474:	tst	w0, #0xff
  405478:	b.ne	405584 <ferror@plt+0x3234>  // b.any
  40547c:	cmp	w19, #0x0
  405480:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405484:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405488:	add	x0, x0, #0x960
  40548c:	add	x3, x3, #0x9b0
  405490:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405494:	csel	x3, x3, x0, ne  // ne = any
  405498:	add	x2, x2, #0xc18
  40549c:	mov	x0, x21
  4054a0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4054a4:	add	x1, x1, #0xb58
  4054a8:	bl	402320 <fprintf@plt>
  4054ac:	b	404f10 <ferror@plt+0x2bc0>
  4054b0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  4054b4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4054b8:	add	x4, x4, #0x9e0
  4054bc:	add	x3, x3, #0x9a0
  4054c0:	mov	x2, #0x0                   	// #0
  4054c4:	mov	w1, #0x6                   	// #6
  4054c8:	mov	w0, #0x4                   	// #4
  4054cc:	bl	40d090 <ferror@plt+0xad40>
  4054d0:	b	404b5c <ferror@plt+0x280c>
  4054d4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4054d8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4054dc:	add	x3, x3, #0x2d8
  4054e0:	add	x2, x2, #0x2e8
  4054e4:	mov	w4, #0x1                   	// #1
  4054e8:	mov	w1, #0x6                   	// #6
  4054ec:	mov	w0, #0x4                   	// #4
  4054f0:	bl	40d170 <ferror@plt+0xae20>
  4054f4:	b	404aec <ferror@plt+0x279c>
  4054f8:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4054fc:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405500:	add	x3, x3, #0xb00
  405504:	add	x2, x2, #0x228
  405508:	mov	w1, #0x6                   	// #6
  40550c:	mov	w0, #0x4                   	// #4
  405510:	bl	40ce58 <ferror@plt+0xab08>
  405514:	b	404f10 <ferror@plt+0x2bc0>
  405518:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40551c:	add	x0, x0, #0xda0
  405520:	add	x4, x0, w4, sxtw #3
  405524:	adrp	x3, 411000 <ferror@plt+0xecb0>
  405528:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40552c:	add	x3, x3, #0xc40
  405530:	add	x2, x2, #0xc38
  405534:	mov	w1, #0x6                   	// #6
  405538:	ldr	x4, [x4, #48]
  40553c:	mov	w0, #0x4                   	// #4
  405540:	bl	40d090 <ferror@plt+0xad40>
  405544:	b	404f64 <ferror@plt+0x2c14>
  405548:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40554c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405550:	add	x3, x3, #0xb00
  405554:	add	x2, x2, #0x228
  405558:	mov	w1, #0x6                   	// #6
  40555c:	mov	w0, #0x4                   	// #4
  405560:	bl	40ce58 <ferror@plt+0xab08>
  405564:	b	4050b4 <ferror@plt+0x2d64>
  405568:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  40556c:	mov	x0, x21
  405570:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405574:	add	x1, x1, #0xb48
  405578:	ldr	x2, [x2, #832]
  40557c:	bl	402320 <fprintf@plt>
  405580:	b	40511c <ferror@plt+0x2dcc>
  405584:	cmp	w19, #0x0
  405588:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40558c:	cset	w4, ne  // ne = any
  405590:	add	x2, x2, #0xc18
  405594:	mov	x3, #0x0                   	// #0
  405598:	mov	w1, #0x6                   	// #6
  40559c:	mov	w0, #0x2                   	// #2
  4055a0:	bl	40d170 <ferror@plt+0xae20>
  4055a4:	b	404f10 <ferror@plt+0x2bc0>
  4055a8:	cmp	w19, #0x0
  4055ac:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4055b0:	cset	w4, ne  // ne = any
  4055b4:	add	x2, x2, #0xb50
  4055b8:	mov	x3, #0x0                   	// #0
  4055bc:	mov	w1, #0x6                   	// #6
  4055c0:	mov	w0, #0x2                   	// #2
  4055c4:	bl	40d170 <ferror@plt+0xae20>
  4055c8:	b	405164 <ferror@plt+0x2e14>
  4055cc:	cmp	w19, #0x0
  4055d0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4055d4:	cset	w4, ne  // ne = any
  4055d8:	add	x2, x2, #0xb60
  4055dc:	mov	x3, #0x0                   	// #0
  4055e0:	mov	w1, #0x6                   	// #6
  4055e4:	mov	w0, #0x2                   	// #2
  4055e8:	bl	40d170 <ferror@plt+0xae20>
  4055ec:	b	4051ac <ferror@plt+0x2e5c>
  4055f0:	cmp	w19, #0x0
  4055f4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4055f8:	cset	w4, ne  // ne = any
  4055fc:	add	x2, x2, #0xb68
  405600:	mov	x3, #0x0                   	// #0
  405604:	mov	w1, #0x6                   	// #6
  405608:	mov	w0, #0x2                   	// #2
  40560c:	bl	40d170 <ferror@plt+0xae20>
  405610:	b	4051f4 <ferror@plt+0x2ea4>
  405614:	cmp	w19, #0x0
  405618:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40561c:	cset	w4, ne  // ne = any
  405620:	add	x2, x2, #0xb78
  405624:	mov	x3, #0x0                   	// #0
  405628:	mov	w1, #0x6                   	// #6
  40562c:	mov	w0, #0x2                   	// #2
  405630:	bl	40d170 <ferror@plt+0xae20>
  405634:	b	40523c <ferror@plt+0x2eec>
  405638:	cmp	w19, #0x0
  40563c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405640:	cset	w4, ne  // ne = any
  405644:	add	x2, x2, #0xb88
  405648:	mov	x3, #0x0                   	// #0
  40564c:	mov	w1, #0x6                   	// #6
  405650:	mov	w0, #0x2                   	// #2
  405654:	bl	40d170 <ferror@plt+0xae20>
  405658:	b	405284 <ferror@plt+0x2f34>
  40565c:	cmp	w19, #0x0
  405660:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405664:	cset	w4, ne  // ne = any
  405668:	add	x2, x2, #0xb98
  40566c:	mov	x3, #0x0                   	// #0
  405670:	mov	w1, #0x6                   	// #6
  405674:	mov	w0, #0x2                   	// #2
  405678:	bl	40d170 <ferror@plt+0xae20>
  40567c:	b	4052cc <ferror@plt+0x2f7c>
  405680:	cmp	w19, #0x0
  405684:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405688:	cset	w4, ne  // ne = any
  40568c:	add	x2, x2, #0xba8
  405690:	mov	x3, #0x0                   	// #0
  405694:	mov	w1, #0x6                   	// #6
  405698:	mov	w0, #0x2                   	// #2
  40569c:	bl	40d170 <ferror@plt+0xae20>
  4056a0:	b	405314 <ferror@plt+0x2fc4>
  4056a4:	cmp	w19, #0x0
  4056a8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4056ac:	cset	w4, ne  // ne = any
  4056b0:	add	x2, x2, #0xbb0
  4056b4:	mov	x3, #0x0                   	// #0
  4056b8:	mov	w1, #0x6                   	// #6
  4056bc:	mov	w0, #0x2                   	// #2
  4056c0:	bl	40d170 <ferror@plt+0xae20>
  4056c4:	b	40535c <ferror@plt+0x300c>
  4056c8:	cmp	w19, #0x0
  4056cc:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4056d0:	cset	w4, ne  // ne = any
  4056d4:	add	x2, x2, #0xbc0
  4056d8:	mov	x3, #0x0                   	// #0
  4056dc:	mov	w1, #0x6                   	// #6
  4056e0:	mov	w0, #0x2                   	// #2
  4056e4:	bl	40d170 <ferror@plt+0xae20>
  4056e8:	b	4053a4 <ferror@plt+0x3054>
  4056ec:	cmp	w19, #0x0
  4056f0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4056f4:	cset	w4, ne  // ne = any
  4056f8:	add	x2, x2, #0xbd8
  4056fc:	mov	x3, #0x0                   	// #0
  405700:	mov	w1, #0x6                   	// #6
  405704:	mov	w0, #0x2                   	// #2
  405708:	bl	40d170 <ferror@plt+0xae20>
  40570c:	b	4053ec <ferror@plt+0x309c>
  405710:	cmp	w19, #0x0
  405714:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405718:	cset	w4, ne  // ne = any
  40571c:	add	x2, x2, #0xbe8
  405720:	mov	x3, #0x0                   	// #0
  405724:	mov	w1, #0x6                   	// #6
  405728:	mov	w0, #0x2                   	// #2
  40572c:	bl	40d170 <ferror@plt+0xae20>
  405730:	b	405434 <ferror@plt+0x30e4>
  405734:	mov	w0, #0xffffffff            	// #-1
  405738:	ldp	x19, x20, [sp, #16]
  40573c:	ldp	x21, x22, [sp, #32]
  405740:	b	404fcc <ferror@plt+0x2c7c>
  405744:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  405748:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40574c:	mov	x2, #0x13                  	// #19
  405750:	add	x0, x0, #0x9b8
  405754:	ldr	x3, [x1, #848]
  405758:	mov	x1, #0x1                   	// #1
  40575c:	bl	402180 <fwrite@plt>
  405760:	mov	w0, #0xffffffff            	// #-1
  405764:	b	404fcc <ferror@plt+0x2c7c>
  405768:	sub	sp, sp, #0x2d0
  40576c:	mov	x2, #0x220                 	// #544
  405770:	stp	x29, x30, [sp]
  405774:	mov	x29, sp
  405778:	stp	x19, x20, [sp, #16]
  40577c:	mov	w19, w0
  405780:	mov	x20, x1
  405784:	add	x0, sp, #0xb0
  405788:	mov	w1, #0x0                   	// #0
  40578c:	bl	401f80 <memset@plt>
  405790:	mov	x2, #0x20                  	// #32
  405794:	mov	w0, #0xffffffff            	// #-1
  405798:	movk	x2, #0x13, lsl #32
  40579c:	mov	w1, #0x7                   	// #7
  4057a0:	movk	x2, #0x1, lsl #48
  4057a4:	strb	w0, [sp, #165]
  4057a8:	strb	w0, [sp, #166]
  4057ac:	strb	w0, [sp, #167]
  4057b0:	str	x2, [sp, #176]
  4057b4:	strb	w1, [sp, #192]
  4057b8:	cbz	w19, 40609c <ferror@plt+0x3d4c>
  4057bc:	stp	x21, x22, [sp, #32]
  4057c0:	adrp	x21, 411000 <ferror@plt+0xecb0>
  4057c4:	adrp	x22, 411000 <ferror@plt+0xecb0>
  4057c8:	add	x21, x21, #0xe0
  4057cc:	add	x22, x22, #0xb60
  4057d0:	stp	x23, x24, [sp, #48]
  4057d4:	mov	w24, #0xffffffff            	// #-1
  4057d8:	mov	x23, #0x0                   	// #0
  4057dc:	stp	x25, x26, [sp, #64]
  4057e0:	adrp	x25, 411000 <ferror@plt+0xecb0>
  4057e4:	mov	w26, w24
  4057e8:	add	x25, x25, #0xb50
  4057ec:	stp	x27, x28, [sp, #80]
  4057f0:	stp	w24, w24, [sp, #108]
  4057f4:	stp	wzr, w24, [sp, #116]
  4057f8:	stp	w24, wzr, [sp, #124]
  4057fc:	stp	w24, w24, [sp, #132]
  405800:	stp	w24, w24, [sp, #140]
  405804:	stp	w24, w24, [sp, #148]
  405808:	str	w24, [sp, #156]
  40580c:	b	40582c <ferror@plt+0x34dc>
  405810:	subs	w19, w19, #0x1
  405814:	add	x27, x20, #0x8
  405818:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  40581c:	ldr	x23, [x20, #8]
  405820:	add	x20, x27, #0x8
  405824:	subs	w19, w19, #0x1
  405828:	b.eq	4058a8 <ferror@plt+0x3558>  // b.none
  40582c:	ldr	x27, [x20]
  405830:	mov	x1, x21
  405834:	mov	x0, x27
  405838:	bl	4020a0 <strcmp@plt>
  40583c:	cbz	w0, 405810 <ferror@plt+0x34c0>
  405840:	mov	x1, x22
  405844:	mov	x0, x27
  405848:	bl	4020a0 <strcmp@plt>
  40584c:	cbnz	w0, 4059d4 <ferror@plt+0x3684>
  405850:	subs	w19, w19, #0x1
  405854:	add	x27, x20, #0x8
  405858:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  40585c:	ldr	x0, [x20, #8]
  405860:	ldrb	w1, [x0]
  405864:	cmp	w1, #0x6f
  405868:	b.ne	405888 <ferror@plt+0x3538>  // b.any
  40586c:	ldrb	w1, [x0, #1]
  405870:	cmp	w1, #0x6e
  405874:	b.ne	405888 <ferror@plt+0x3538>  // b.any
  405878:	ldrb	w1, [x0, #2]
  40587c:	mov	w26, #0x1                   	// #1
  405880:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405884:	nop
  405888:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40588c:	add	x1, x1, #0x960
  405890:	bl	4020a0 <strcmp@plt>
  405894:	cbnz	w0, 405b48 <ferror@plt+0x37f8>
  405898:	add	x20, x27, #0x8
  40589c:	subs	w19, w19, #0x1
  4058a0:	mov	w26, #0x0                   	// #0
  4058a4:	b.ne	40582c <ferror@plt+0x34dc>  // b.any
  4058a8:	cbz	x23, 40608c <ferror@plt+0x3d3c>
  4058ac:	mov	x0, x23
  4058b0:	bl	40c118 <ferror@plt+0x9dc8>
  4058b4:	str	w0, [sp, #196]
  4058b8:	cbz	w0, 406154 <ferror@plt+0x3e04>
  4058bc:	add	x0, sp, #0xb0
  4058c0:	mov	w2, #0x800c                	// #32780
  4058c4:	mov	w1, #0x220                 	// #544
  4058c8:	bl	410598 <ferror@plt+0xe248>
  4058cc:	cmn	w26, #0x1
  4058d0:	mov	x19, x0
  4058d4:	b.ne	405dcc <ferror@plt+0x3a7c>  // b.any
  4058d8:	ldr	w0, [sp, #108]
  4058dc:	cmn	w0, #0x1
  4058e0:	b.ne	405da8 <ferror@plt+0x3a58>  // b.any
  4058e4:	ldr	w0, [sp, #112]
  4058e8:	cmn	w0, #0x1
  4058ec:	b.ne	405d88 <ferror@plt+0x3a38>  // b.any
  4058f0:	cmn	w24, #0x1
  4058f4:	b.ne	405d64 <ferror@plt+0x3a14>  // b.any
  4058f8:	ldr	w0, [sp, #148]
  4058fc:	cmn	w0, #0x1
  405900:	b.ne	405d40 <ferror@plt+0x39f0>  // b.any
  405904:	ldr	w0, [sp, #152]
  405908:	cmn	w0, #0x1
  40590c:	b.ne	405d1c <ferror@plt+0x39cc>  // b.any
  405910:	ldr	w0, [sp, #144]
  405914:	cmn	w0, #0x1
  405918:	b.ne	405cf8 <ferror@plt+0x39a8>  // b.any
  40591c:	ldr	w0, [sp, #120]
  405920:	cmn	w0, #0x1
  405924:	b.ne	405cd4 <ferror@plt+0x3984>  // b.any
  405928:	ldr	w0, [sp, #136]
  40592c:	cmn	w0, #0x1
  405930:	b.ne	405cb4 <ferror@plt+0x3964>  // b.any
  405934:	ldr	w0, [sp, #128]
  405938:	cbnz	w0, 405eb8 <ferror@plt+0x3b68>
  40593c:	ldr	w0, [sp, #156]
  405940:	tbz	w0, #31, 405c94 <ferror@plt+0x3944>
  405944:	ldr	w0, [sp, #132]
  405948:	tbz	w0, #31, 405c70 <ferror@plt+0x3920>
  40594c:	ldrsb	w3, [sp, #165]
  405950:	cmn	w3, #0x1
  405954:	b.ne	405c50 <ferror@plt+0x3900>  // b.any
  405958:	ldrsb	w3, [sp, #166]
  40595c:	cmn	w3, #0x1
  405960:	b.ne	405c30 <ferror@plt+0x38e0>  // b.any
  405964:	ldrsb	w3, [sp, #167]
  405968:	cmn	w3, #0x1
  40596c:	b.ne	405c10 <ferror@plt+0x38c0>  // b.any
  405970:	ldr	w0, [sp, #140]
  405974:	cmn	w0, #0x1
  405978:	b.ne	405bd8 <ferror@plt+0x3888>  // b.any
  40597c:	mov	x1, x19
  405980:	add	x0, sp, #0xb0
  405984:	bl	4105d0 <ferror@plt+0xe280>
  405988:	ldr	w0, [sp, #124]
  40598c:	cmp	w0, #0x0
  405990:	ldr	w0, [sp, #116]
  405994:	ccmp	w0, #0x0, #0x0, lt  // lt = tstop
  405998:	b.ne	405e80 <ferror@plt+0x3b30>  // b.any
  40599c:	add	x1, sp, #0xb0
  4059a0:	mov	x2, #0x0                   	// #0
  4059a4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4059a8:	add	x0, x0, #0x308
  4059ac:	bl	40f960 <ferror@plt+0xd610>
  4059b0:	asr	w0, w0, #31
  4059b4:	ldp	x29, x30, [sp]
  4059b8:	ldp	x19, x20, [sp, #16]
  4059bc:	ldp	x21, x22, [sp, #32]
  4059c0:	ldp	x23, x24, [sp, #48]
  4059c4:	ldp	x25, x26, [sp, #64]
  4059c8:	ldp	x27, x28, [sp, #80]
  4059cc:	add	sp, sp, #0x2d0
  4059d0:	ret
  4059d4:	mov	x1, x25
  4059d8:	mov	x0, x27
  4059dc:	bl	4020a0 <strcmp@plt>
  4059e0:	cbnz	w0, 405a38 <ferror@plt+0x36e8>
  4059e4:	subs	w19, w19, #0x1
  4059e8:	add	x27, x20, #0x8
  4059ec:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  4059f0:	ldr	x0, [x20, #8]
  4059f4:	ldrb	w1, [x0]
  4059f8:	cmp	w1, #0x6f
  4059fc:	b.ne	405a20 <ferror@plt+0x36d0>  // b.any
  405a00:	ldrb	w1, [x0, #1]
  405a04:	cmp	w1, #0x6e
  405a08:	b.ne	405a20 <ferror@plt+0x36d0>  // b.any
  405a0c:	ldrb	w1, [x0, #2]
  405a10:	mov	w2, #0x1                   	// #1
  405a14:	str	w2, [sp, #108]
  405a18:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405a1c:	nop
  405a20:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405a24:	add	x1, x1, #0x960
  405a28:	bl	4020a0 <strcmp@plt>
  405a2c:	cbnz	w0, 405eec <ferror@plt+0x3b9c>
  405a30:	str	wzr, [sp, #108]
  405a34:	b	405820 <ferror@plt+0x34d0>
  405a38:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405a3c:	add	x28, x2, #0xb78
  405a40:	mov	x1, x28
  405a44:	mov	x0, x27
  405a48:	bl	4020a0 <strcmp@plt>
  405a4c:	cbnz	w0, 405aa0 <ferror@plt+0x3750>
  405a50:	subs	w19, w19, #0x1
  405a54:	add	x27, x20, #0x8
  405a58:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405a5c:	ldr	x0, [x20, #8]
  405a60:	ldrb	w1, [x0]
  405a64:	cmp	w1, #0x6f
  405a68:	b.ne	405a88 <ferror@plt+0x3738>  // b.any
  405a6c:	ldrb	w1, [x0, #1]
  405a70:	cmp	w1, #0x6e
  405a74:	b.ne	405a88 <ferror@plt+0x3738>  // b.any
  405a78:	ldrb	w1, [x0, #2]
  405a7c:	mov	w2, #0x1                   	// #1
  405a80:	str	w2, [sp, #112]
  405a84:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405a88:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405a8c:	add	x1, x1, #0x960
  405a90:	bl	4020a0 <strcmp@plt>
  405a94:	cbnz	w0, 405ed8 <ferror@plt+0x3b88>
  405a98:	str	wzr, [sp, #112]
  405a9c:	b	405820 <ferror@plt+0x34d0>
  405aa0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405aa4:	add	x28, x2, #0xb68
  405aa8:	mov	x1, x28
  405aac:	mov	x0, x27
  405ab0:	bl	4020a0 <strcmp@plt>
  405ab4:	cbnz	w0, 405af8 <ferror@plt+0x37a8>
  405ab8:	subs	w19, w19, #0x1
  405abc:	add	x27, x20, #0x8
  405ac0:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405ac4:	ldr	x0, [x20, #8]
  405ac8:	ldrb	w1, [x0]
  405acc:	cmp	w1, #0x6f
  405ad0:	b.ne	405ae0 <ferror@plt+0x3790>  // b.any
  405ad4:	ldrb	w1, [x0, #1]
  405ad8:	cmp	w1, #0x6e
  405adc:	b.eq	405e10 <ferror@plt+0x3ac0>  // b.none
  405ae0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405ae4:	add	x1, x1, #0x960
  405ae8:	bl	4020a0 <strcmp@plt>
  405aec:	cbnz	w0, 405ed8 <ferror@plt+0x3b88>
  405af0:	mov	w24, #0x0                   	// #0
  405af4:	b	405820 <ferror@plt+0x34d0>
  405af8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  405afc:	add	x0, x0, #0xb88
  405b00:	mov	x28, x0
  405b04:	mov	x1, x0
  405b08:	mov	x0, x27
  405b0c:	bl	4020a0 <strcmp@plt>
  405b10:	cbnz	w0, 405b84 <ferror@plt+0x3834>
  405b14:	subs	w19, w19, #0x1
  405b18:	add	x27, x20, #0x8
  405b1c:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405b20:	ldr	x0, [x20, #8]
  405b24:	ldrb	w1, [x0]
  405b28:	cmp	w1, #0x6f
  405b2c:	b.eq	405df0 <ferror@plt+0x3aa0>  // b.none
  405b30:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405b34:	add	x1, x1, #0x960
  405b38:	bl	4020a0 <strcmp@plt>
  405b3c:	cbnz	w0, 405ed8 <ferror@plt+0x3b88>
  405b40:	str	wzr, [sp, #120]
  405b44:	b	405820 <ferror@plt+0x34d0>
  405b48:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405b4c:	mov	x2, x22
  405b50:	add	x1, x1, #0x968
  405b54:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405b58:	ldr	x0, [x0, #848]
  405b5c:	bl	402320 <fprintf@plt>
  405b60:	ldp	x21, x22, [sp, #32]
  405b64:	mov	w0, #0xffffffff            	// #-1
  405b68:	ldp	x23, x24, [sp, #48]
  405b6c:	ldp	x25, x26, [sp, #64]
  405b70:	ldp	x27, x28, [sp, #80]
  405b74:	ldp	x29, x30, [sp]
  405b78:	ldp	x19, x20, [sp, #16]
  405b7c:	add	sp, sp, #0x2d0
  405b80:	ret
  405b84:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405b88:	add	x2, x2, #0xb98
  405b8c:	mov	x1, x2
  405b90:	mov	x0, x27
  405b94:	bl	4020a0 <strcmp@plt>
  405b98:	cbnz	w0, 405e20 <ferror@plt+0x3ad0>
  405b9c:	subs	w19, w19, #0x1
  405ba0:	add	x27, x20, #0x8
  405ba4:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405ba8:	ldr	x0, [x20, #8]
  405bac:	ldrb	w1, [x0]
  405bb0:	cmp	w1, #0x6f
  405bb4:	b.eq	405f00 <ferror@plt+0x3bb0>  // b.none
  405bb8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405bbc:	add	x1, x1, #0x960
  405bc0:	bl	4020a0 <strcmp@plt>
  405bc4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405bc8:	add	x2, x1, #0xb98
  405bcc:	cbnz	w0, 40607c <ferror@plt+0x3d2c>
  405bd0:	str	wzr, [sp, #136]
  405bd4:	b	405820 <ferror@plt+0x34d0>
  405bd8:	mov	w3, w0
  405bdc:	mov	w2, #0x22                  	// #34
  405be0:	mov	w1, #0x220                 	// #544
  405be4:	add	x0, sp, #0xb0
  405be8:	bl	410448 <ferror@plt+0xe0f8>
  405bec:	mov	x1, x19
  405bf0:	add	x0, sp, #0xb0
  405bf4:	bl	4105d0 <ferror@plt+0xe280>
  405bf8:	ldr	w0, [sp, #124]
  405bfc:	cmp	w0, #0x0
  405c00:	ldr	w0, [sp, #116]
  405c04:	ccmp	w0, #0x0, #0x0, lt  // lt = tstop
  405c08:	b.eq	40599c <ferror@plt+0x364c>  // b.none
  405c0c:	b	405e80 <ferror@plt+0x3b30>
  405c10:	add	x0, sp, #0xb0
  405c14:	mov	w2, #0x21                  	// #33
  405c18:	mov	w1, #0x220                 	// #544
  405c1c:	bl	410408 <ferror@plt+0xe0b8>
  405c20:	ldr	w0, [sp, #140]
  405c24:	cmn	w0, #0x1
  405c28:	b.eq	40597c <ferror@plt+0x362c>  // b.none
  405c2c:	b	405bd8 <ferror@plt+0x3888>
  405c30:	add	x0, sp, #0xb0
  405c34:	mov	w2, #0x1d                  	// #29
  405c38:	mov	w1, #0x220                 	// #544
  405c3c:	bl	410408 <ferror@plt+0xe0b8>
  405c40:	ldrsb	w3, [sp, #167]
  405c44:	cmn	w3, #0x1
  405c48:	b.eq	405970 <ferror@plt+0x3620>  // b.none
  405c4c:	b	405c10 <ferror@plt+0x38c0>
  405c50:	add	x0, sp, #0xb0
  405c54:	mov	w2, #0x20                  	// #32
  405c58:	mov	w1, #0x220                 	// #544
  405c5c:	bl	410408 <ferror@plt+0xe0b8>
  405c60:	ldrsb	w3, [sp, #166]
  405c64:	cmn	w3, #0x1
  405c68:	b.eq	405964 <ferror@plt+0x3614>  // b.none
  405c6c:	b	405c30 <ferror@plt+0x38e0>
  405c70:	mov	w3, w0
  405c74:	mov	w2, #0x1                   	// #1
  405c78:	add	x0, sp, #0xb0
  405c7c:	mov	w1, #0x220                 	// #544
  405c80:	bl	410408 <ferror@plt+0xe0b8>
  405c84:	ldrsb	w3, [sp, #165]
  405c88:	cmn	w3, #0x1
  405c8c:	b.eq	405958 <ferror@plt+0x3608>  // b.none
  405c90:	b	405c50 <ferror@plt+0x3900>
  405c94:	mov	w3, w0
  405c98:	mov	w2, #0x2                   	// #2
  405c9c:	add	x0, sp, #0xb0
  405ca0:	mov	w1, #0x220                 	// #544
  405ca4:	bl	410428 <ferror@plt+0xe0d8>
  405ca8:	ldr	w0, [sp, #132]
  405cac:	tbnz	w0, #31, 40594c <ferror@plt+0x35fc>
  405cb0:	b	405c70 <ferror@plt+0x3920>
  405cb4:	mov	w3, w0
  405cb8:	mov	w2, #0xb                   	// #11
  405cbc:	add	x0, sp, #0xb0
  405cc0:	mov	w1, #0x220                 	// #544
  405cc4:	bl	410408 <ferror@plt+0xe0b8>
  405cc8:	ldr	w0, [sp, #128]
  405ccc:	cbz	w0, 40593c <ferror@plt+0x35ec>
  405cd0:	b	405eb8 <ferror@plt+0x3b68>
  405cd4:	mov	w3, w0
  405cd8:	mov	w2, #0x8                   	// #8
  405cdc:	add	x0, sp, #0xb0
  405ce0:	mov	w1, #0x220                 	// #544
  405ce4:	bl	410408 <ferror@plt+0xe0b8>
  405ce8:	ldr	w0, [sp, #136]
  405cec:	cmn	w0, #0x1
  405cf0:	b.eq	405934 <ferror@plt+0x35e4>  // b.none
  405cf4:	b	405cb4 <ferror@plt+0x3964>
  405cf8:	mov	w3, w0
  405cfc:	mov	w2, #0x1c                  	// #28
  405d00:	add	x0, sp, #0xb0
  405d04:	mov	w1, #0x220                 	// #544
  405d08:	bl	410408 <ferror@plt+0xe0b8>
  405d0c:	ldr	w0, [sp, #120]
  405d10:	cmn	w0, #0x1
  405d14:	b.eq	405928 <ferror@plt+0x35d8>  // b.none
  405d18:	b	405cd4 <ferror@plt+0x3984>
  405d1c:	mov	w3, w0
  405d20:	mov	w2, #0x1b                  	// #27
  405d24:	add	x0, sp, #0xb0
  405d28:	mov	w1, #0x220                 	// #544
  405d2c:	bl	410408 <ferror@plt+0xe0b8>
  405d30:	ldr	w0, [sp, #144]
  405d34:	cmn	w0, #0x1
  405d38:	b.eq	40591c <ferror@plt+0x35cc>  // b.none
  405d3c:	b	405cf8 <ferror@plt+0x39a8>
  405d40:	mov	w3, w0
  405d44:	mov	w2, #0x9                   	// #9
  405d48:	add	x0, sp, #0xb0
  405d4c:	mov	w1, #0x220                 	// #544
  405d50:	bl	410408 <ferror@plt+0xe0b8>
  405d54:	ldr	w0, [sp, #152]
  405d58:	cmn	w0, #0x1
  405d5c:	b.eq	405910 <ferror@plt+0x35c0>  // b.none
  405d60:	b	405d1c <ferror@plt+0x39cc>
  405d64:	mov	w3, w24
  405d68:	add	x0, sp, #0xb0
  405d6c:	mov	w2, #0x6                   	// #6
  405d70:	mov	w1, #0x220                 	// #544
  405d74:	bl	410408 <ferror@plt+0xe0b8>
  405d78:	ldr	w0, [sp, #148]
  405d7c:	cmn	w0, #0x1
  405d80:	b.eq	405904 <ferror@plt+0x35b4>  // b.none
  405d84:	b	405d40 <ferror@plt+0x39f0>
  405d88:	mov	w3, w0
  405d8c:	mov	w2, #0x7                   	// #7
  405d90:	add	x0, sp, #0xb0
  405d94:	mov	w1, #0x220                 	// #544
  405d98:	bl	410408 <ferror@plt+0xe0b8>
  405d9c:	cmn	w24, #0x1
  405da0:	b.eq	4058f8 <ferror@plt+0x35a8>  // b.none
  405da4:	b	405d64 <ferror@plt+0x3a14>
  405da8:	mov	w3, w0
  405dac:	mov	w2, #0x4                   	// #4
  405db0:	add	x0, sp, #0xb0
  405db4:	mov	w1, #0x220                 	// #544
  405db8:	bl	410408 <ferror@plt+0xe0b8>
  405dbc:	ldr	w0, [sp, #112]
  405dc0:	cmn	w0, #0x1
  405dc4:	b.eq	4058f0 <ferror@plt+0x35a0>  // b.none
  405dc8:	b	405d88 <ferror@plt+0x3a38>
  405dcc:	mov	w3, w26
  405dd0:	add	x0, sp, #0xb0
  405dd4:	mov	w2, #0x5                   	// #5
  405dd8:	mov	w1, #0x220                 	// #544
  405ddc:	bl	410408 <ferror@plt+0xe0b8>
  405de0:	ldr	w0, [sp, #108]
  405de4:	cmn	w0, #0x1
  405de8:	b.eq	4058e4 <ferror@plt+0x3594>  // b.none
  405dec:	b	405da8 <ferror@plt+0x3a58>
  405df0:	ldrb	w1, [x0, #1]
  405df4:	cmp	w1, #0x6e
  405df8:	b.ne	405b30 <ferror@plt+0x37e0>  // b.any
  405dfc:	ldrb	w1, [x0, #2]
  405e00:	mov	w2, #0x1                   	// #1
  405e04:	str	w2, [sp, #120]
  405e08:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405e0c:	b	405b30 <ferror@plt+0x37e0>
  405e10:	ldrb	w1, [x0, #2]
  405e14:	mov	w24, #0x1                   	// #1
  405e18:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405e1c:	b	405ae0 <ferror@plt+0x3790>
  405e20:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405e24:	add	x2, x2, #0xba8
  405e28:	mov	x1, x2
  405e2c:	mov	x0, x27
  405e30:	bl	4020a0 <strcmp@plt>
  405e34:	cbnz	w0, 405f20 <ferror@plt+0x3bd0>
  405e38:	subs	w19, w19, #0x1
  405e3c:	add	x27, x20, #0x8
  405e40:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405e44:	ldr	x0, [x20, #8]
  405e48:	ldrb	w1, [x0]
  405e4c:	cmp	w1, #0x6f
  405e50:	b.ne	405e60 <ferror@plt+0x3b10>  // b.any
  405e54:	ldrb	w1, [x0, #1]
  405e58:	cmp	w1, #0x6e
  405e5c:	b.eq	406068 <ferror@plt+0x3d18>  // b.none
  405e60:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405e64:	add	x1, x1, #0x960
  405e68:	bl	4020a0 <strcmp@plt>
  405e6c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405e70:	add	x2, x1, #0xba8
  405e74:	cbnz	w0, 40607c <ferror@plt+0x3d2c>
  405e78:	str	wzr, [sp, #148]
  405e7c:	b	405820 <ferror@plt+0x34d0>
  405e80:	add	x0, sp, #0xb0
  405e84:	mov	w2, #0x1a                  	// #26
  405e88:	mov	w1, #0x220                 	// #544
  405e8c:	bl	410598 <ferror@plt+0xe248>
  405e90:	mov	x19, x0
  405e94:	ldr	w0, [sp, #116]
  405e98:	cbnz	w0, 405fa8 <ferror@plt+0x3c58>
  405e9c:	ldr	w0, [sp, #124]
  405ea0:	cmn	w0, #0x1
  405ea4:	b.ne	405f90 <ferror@plt+0x3c40>  // b.any
  405ea8:	mov	x1, x19
  405eac:	add	x0, sp, #0xb0
  405eb0:	bl	4105d0 <ferror@plt+0xe280>
  405eb4:	b	40599c <ferror@plt+0x364c>
  405eb8:	mov	x3, x0
  405ebc:	mov	w2, #0x3                   	// #3
  405ec0:	add	x0, sp, #0xb0
  405ec4:	mov	w1, #0x220                 	// #544
  405ec8:	bl	410448 <ferror@plt+0xe0f8>
  405ecc:	ldr	w0, [sp, #156]
  405ed0:	tbnz	w0, #31, 405944 <ferror@plt+0x35f4>
  405ed4:	b	405c94 <ferror@plt+0x3944>
  405ed8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405edc:	mov	x2, x28
  405ee0:	add	x1, x1, #0x968
  405ee4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405ee8:	b	405b58 <ferror@plt+0x3808>
  405eec:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405ef0:	mov	x2, x25
  405ef4:	add	x1, x1, #0x968
  405ef8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405efc:	b	405b58 <ferror@plt+0x3808>
  405f00:	ldrb	w1, [x0, #1]
  405f04:	cmp	w1, #0x6e
  405f08:	b.ne	405bb8 <ferror@plt+0x3868>  // b.any
  405f0c:	ldrb	w1, [x0, #2]
  405f10:	mov	w3, #0x1                   	// #1
  405f14:	str	w3, [sp, #136]
  405f18:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405f1c:	b	405bb8 <ferror@plt+0x3868>
  405f20:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405f24:	add	x2, x2, #0xbb0
  405f28:	mov	x1, x2
  405f2c:	mov	x0, x27
  405f30:	bl	4020a0 <strcmp@plt>
  405f34:	cbnz	w0, 405fc0 <ferror@plt+0x3c70>
  405f38:	subs	w19, w19, #0x1
  405f3c:	add	x27, x20, #0x8
  405f40:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405f44:	ldr	x0, [x20, #8]
  405f48:	ldrb	w1, [x0]
  405f4c:	cmp	w1, #0x6f
  405f50:	b.ne	405f70 <ferror@plt+0x3c20>  // b.any
  405f54:	ldrb	w1, [x0, #1]
  405f58:	cmp	w1, #0x6e
  405f5c:	b.ne	405f70 <ferror@plt+0x3c20>  // b.any
  405f60:	ldrb	w1, [x0, #2]
  405f64:	mov	w3, #0x1                   	// #1
  405f68:	str	w3, [sp, #152]
  405f6c:	cbz	w1, 405820 <ferror@plt+0x34d0>
  405f70:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405f74:	add	x1, x1, #0x960
  405f78:	bl	4020a0 <strcmp@plt>
  405f7c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  405f80:	add	x2, x1, #0xbb0
  405f84:	cbnz	w0, 40607c <ferror@plt+0x3d2c>
  405f88:	str	wzr, [sp, #152]
  405f8c:	b	405820 <ferror@plt+0x34d0>
  405f90:	mov	w3, w0
  405f94:	mov	w2, #0x1                   	// #1
  405f98:	add	x0, sp, #0xb0
  405f9c:	mov	w1, #0x220                 	// #544
  405fa0:	bl	410428 <ferror@plt+0xe0d8>
  405fa4:	b	405ea8 <ferror@plt+0x3b58>
  405fa8:	ldrh	w3, [sp, #116]
  405fac:	add	x0, sp, #0xb0
  405fb0:	mov	w2, #0x0                   	// #0
  405fb4:	mov	w1, #0x220                 	// #544
  405fb8:	bl	410428 <ferror@plt+0xe0d8>
  405fbc:	b	405e9c <ferror@plt+0x3b4c>
  405fc0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  405fc4:	add	x2, x2, #0xbc0
  405fc8:	mov	x1, x2
  405fcc:	mov	x0, x27
  405fd0:	bl	4020a0 <strcmp@plt>
  405fd4:	cbnz	w0, 406030 <ferror@plt+0x3ce0>
  405fd8:	subs	w19, w19, #0x1
  405fdc:	add	x27, x20, #0x8
  405fe0:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  405fe4:	ldr	x0, [x20, #8]
  405fe8:	ldrb	w1, [x0]
  405fec:	cmp	w1, #0x6f
  405ff0:	b.ne	406010 <ferror@plt+0x3cc0>  // b.any
  405ff4:	ldrb	w1, [x0, #1]
  405ff8:	cmp	w1, #0x6e
  405ffc:	b.ne	406010 <ferror@plt+0x3cc0>  // b.any
  406000:	ldrb	w1, [x0, #2]
  406004:	mov	w3, #0x1                   	// #1
  406008:	str	w3, [sp, #144]
  40600c:	cbz	w1, 405820 <ferror@plt+0x34d0>
  406010:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406014:	add	x1, x1, #0x960
  406018:	bl	4020a0 <strcmp@plt>
  40601c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406020:	add	x2, x1, #0xbc0
  406024:	cbnz	w0, 40607c <ferror@plt+0x3d2c>
  406028:	str	wzr, [sp, #144]
  40602c:	b	405820 <ferror@plt+0x34d0>
  406030:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406034:	mov	x0, x27
  406038:	add	x1, x1, #0xb40
  40603c:	bl	4020a0 <strcmp@plt>
  406040:	cbnz	w0, 4060c0 <ferror@plt+0x3d70>
  406044:	subs	w19, w19, #0x1
  406048:	add	x27, x20, #0x8
  40604c:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  406050:	ldr	x0, [x20, #8]
  406054:	mov	w2, #0xa                   	// #10
  406058:	mov	x1, #0x0                   	// #0
  40605c:	bl	4020c0 <strtol@plt>
  406060:	str	w0, [sp, #128]
  406064:	b	405820 <ferror@plt+0x34d0>
  406068:	ldrb	w1, [x0, #2]
  40606c:	mov	w3, #0x1                   	// #1
  406070:	str	w3, [sp, #148]
  406074:	cbz	w1, 405820 <ferror@plt+0x34d0>
  406078:	b	405e60 <ferror@plt+0x3b10>
  40607c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406080:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406084:	add	x1, x1, #0x968
  406088:	b	405b58 <ferror@plt+0x3808>
  40608c:	ldp	x21, x22, [sp, #32]
  406090:	ldp	x23, x24, [sp, #48]
  406094:	ldp	x25, x26, [sp, #64]
  406098:	ldp	x27, x28, [sp, #80]
  40609c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4060a0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4060a4:	mov	x2, #0x1f                  	// #31
  4060a8:	ldr	x3, [x1, #848]
  4060ac:	add	x0, x0, #0xc50
  4060b0:	mov	x1, #0x1                   	// #1
  4060b4:	bl	402180 <fwrite@plt>
  4060b8:	mov	w0, #0xffffffff            	// #-1
  4060bc:	b	405b74 <ferror@plt+0x3824>
  4060c0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4060c4:	mov	x0, x27
  4060c8:	add	x1, x1, #0xb20
  4060cc:	bl	4020a0 <strcmp@plt>
  4060d0:	cbnz	w0, 406100 <ferror@plt+0x3db0>
  4060d4:	subs	w19, w19, #0x1
  4060d8:	add	x27, x20, #0x8
  4060dc:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  4060e0:	ldr	x0, [x20, #8]
  4060e4:	mov	w2, #0xa                   	// #10
  4060e8:	mov	x1, #0x0                   	// #0
  4060ec:	bl	4020c0 <strtol@plt>
  4060f0:	sxth	w0, w0
  4060f4:	str	w0, [sp, #156]
  4060f8:	b	405820 <ferror@plt+0x34d0>
  4060fc:	bl	409b10 <ferror@plt+0x77c0>
  406100:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406104:	mov	x0, x27
  406108:	add	x1, x1, #0x228
  40610c:	bl	4020a0 <strcmp@plt>
  406110:	cbnz	w0, 4061e8 <ferror@plt+0x3e98>
  406114:	subs	w19, w19, #0x1
  406118:	add	x27, x20, #0x8
  40611c:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  406120:	ldr	x0, [x20, #8]
  406124:	add	x1, sp, #0xa8
  406128:	mov	w2, #0xa                   	// #10
  40612c:	bl	4020c0 <strtol@plt>
  406130:	ldr	x20, [x20, #8]
  406134:	ldrb	w1, [x20]
  406138:	cbz	w1, 406168 <ferror@plt+0x3e18>
  40613c:	ldr	x1, [sp, #168]
  406140:	ldrb	w1, [x1]
  406144:	cbnz	w1, 406168 <ferror@plt+0x3e18>
  406148:	sxtb	w0, w0
  40614c:	str	w0, [sp, #132]
  406150:	b	405820 <ferror@plt+0x34d0>
  406154:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406158:	mov	x2, x23
  40615c:	add	x1, x1, #0x230
  406160:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406164:	b	405b58 <ferror@plt+0x3808>
  406168:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40616c:	mov	x1, x20
  406170:	add	x0, x0, #0xc70
  406174:	bl	4020a0 <strcmp@plt>
  406178:	cbz	w0, 4062c4 <ferror@plt+0x3f74>
  40617c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  406180:	mov	x1, x20
  406184:	add	x0, x0, #0xc80
  406188:	bl	4020a0 <strcmp@plt>
  40618c:	cbz	w0, 4062b8 <ferror@plt+0x3f68>
  406190:	mov	x0, x28
  406194:	mov	x1, x20
  406198:	bl	4020a0 <strcmp@plt>
  40619c:	cbz	w0, 4062cc <ferror@plt+0x3f7c>
  4061a0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4061a4:	mov	x1, x20
  4061a8:	add	x0, x0, #0xc90
  4061ac:	bl	4020a0 <strcmp@plt>
  4061b0:	cbz	w0, 40626c <ferror@plt+0x3f1c>
  4061b4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4061b8:	mov	x1, x20
  4061bc:	add	x0, x0, #0xca0
  4061c0:	bl	4020a0 <strcmp@plt>
  4061c4:	cbz	w0, 406278 <ferror@plt+0x3f28>
  4061c8:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4061cc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4061d0:	mov	x2, #0x1e                  	// #30
  4061d4:	add	x0, x0, #0xcb0
  4061d8:	ldr	x3, [x1, #848]
  4061dc:	mov	x1, #0x1                   	// #1
  4061e0:	bl	402180 <fwrite@plt>
  4061e4:	b	405b60 <ferror@plt+0x3810>
  4061e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4061ec:	mov	x0, x27
  4061f0:	add	x1, x1, #0xc38
  4061f4:	bl	4020a0 <strcmp@plt>
  4061f8:	cbnz	w0, 406244 <ferror@plt+0x3ef4>
  4061fc:	subs	w19, w19, #0x1
  406200:	add	x27, x20, #0x8
  406204:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  406208:	ldr	x20, [x20, #8]
  40620c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406210:	add	x1, x1, #0xcd0
  406214:	mov	x0, x20
  406218:	bl	4020a0 <strcmp@plt>
  40621c:	cbz	w0, 4062a4 <ferror@plt+0x3f54>
  406220:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406224:	mov	x0, x20
  406228:	add	x1, x1, #0xcd8
  40622c:	bl	4020a0 <strcmp@plt>
  406230:	cbnz	w0, 406284 <ferror@plt+0x3f34>
  406234:	mov	w0, #0x2                   	// #2
  406238:	str	w0, [sp, #116]
  40623c:	str	wzr, [sp, #124]
  406240:	b	405820 <ferror@plt+0x34d0>
  406244:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406248:	mov	x0, x27
  40624c:	add	x1, x1, #0x150
  406250:	bl	4020a0 <strcmp@plt>
  406254:	cbnz	w0, 4062d8 <ferror@plt+0x3f88>
  406258:	ldr	w0, [sp, #116]
  40625c:	mov	x27, x20
  406260:	orr	w0, w0, #0x2
  406264:	str	w0, [sp, #116]
  406268:	b	405820 <ferror@plt+0x34d0>
  40626c:	mov	w0, #0x3                   	// #3
  406270:	str	w0, [sp, #132]
  406274:	b	405820 <ferror@plt+0x34d0>
  406278:	mov	w0, #0x4                   	// #4
  40627c:	str	w0, [sp, #132]
  406280:	b	405820 <ferror@plt+0x34d0>
  406284:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406288:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40628c:	mov	x2, #0x27                  	// #39
  406290:	add	x0, x0, #0xce0
  406294:	ldr	x3, [x1, #848]
  406298:	mov	x1, #0x1                   	// #1
  40629c:	bl	402180 <fwrite@plt>
  4062a0:	b	405b60 <ferror@plt+0x3810>
  4062a4:	mov	w0, #0x2                   	// #2
  4062a8:	str	w0, [sp, #116]
  4062ac:	mov	w0, #0x1                   	// #1
  4062b0:	str	w0, [sp, #124]
  4062b4:	b	405820 <ferror@plt+0x34d0>
  4062b8:	mov	w0, #0x1                   	// #1
  4062bc:	str	w0, [sp, #132]
  4062c0:	b	405820 <ferror@plt+0x34d0>
  4062c4:	str	wzr, [sp, #132]
  4062c8:	b	405820 <ferror@plt+0x34d0>
  4062cc:	mov	w0, #0x2                   	// #2
  4062d0:	str	w0, [sp, #132]
  4062d4:	b	405820 <ferror@plt+0x34d0>
  4062d8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4062dc:	mov	x0, x27
  4062e0:	add	x1, x1, #0x158
  4062e4:	bl	4020a0 <strcmp@plt>
  4062e8:	cbnz	w0, 406300 <ferror@plt+0x3fb0>
  4062ec:	ldr	w0, [sp, #116]
  4062f0:	mov	x27, x20
  4062f4:	orr	w0, w0, #0x1
  4062f8:	str	w0, [sp, #116]
  4062fc:	b	405820 <ferror@plt+0x34d0>
  406300:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406304:	add	x28, x1, #0xbd8
  406308:	mov	x1, x28
  40630c:	mov	x0, x27
  406310:	bl	4020a0 <strcmp@plt>
  406314:	cbnz	w0, 406340 <ferror@plt+0x3ff0>
  406318:	subs	w19, w19, #0x1
  40631c:	add	x27, x20, #0x8
  406320:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  406324:	ldr	x2, [x20, #8]
  406328:	mov	x0, x28
  40632c:	add	x1, sp, #0xa5
  406330:	bl	4049b8 <ferror@plt+0x2668>
  406334:	tst	w0, #0xff
  406338:	b.ne	405820 <ferror@plt+0x34d0>  // b.any
  40633c:	b	405b60 <ferror@plt+0x3810>
  406340:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406344:	add	x28, x1, #0xbe8
  406348:	mov	x1, x28
  40634c:	mov	x0, x27
  406350:	bl	4020a0 <strcmp@plt>
  406354:	cbnz	w0, 406380 <ferror@plt+0x4030>
  406358:	subs	w19, w19, #0x1
  40635c:	add	x27, x20, #0x8
  406360:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  406364:	ldr	x2, [x20, #8]
  406368:	mov	x0, x28
  40636c:	add	x1, sp, #0xa6
  406370:	bl	4049b8 <ferror@plt+0x2668>
  406374:	tst	w0, #0xff
  406378:	b.ne	405820 <ferror@plt+0x34d0>  // b.any
  40637c:	b	405b60 <ferror@plt+0x3810>
  406380:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406384:	add	x28, x1, #0xc18
  406388:	mov	x1, x28
  40638c:	mov	x0, x27
  406390:	bl	4020a0 <strcmp@plt>
  406394:	cbnz	w0, 4063c0 <ferror@plt+0x4070>
  406398:	subs	w19, w19, #0x1
  40639c:	add	x27, x20, #0x8
  4063a0:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  4063a4:	ldr	x2, [x20, #8]
  4063a8:	mov	x0, x28
  4063ac:	add	x1, sp, #0xa7
  4063b0:	bl	4049b8 <ferror@plt+0x2668>
  4063b4:	tst	w0, #0xff
  4063b8:	b.ne	405820 <ferror@plt+0x34d0>  // b.any
  4063bc:	b	405b60 <ferror@plt+0x3810>
  4063c0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4063c4:	mov	x0, x27
  4063c8:	add	x1, x1, #0xc08
  4063cc:	bl	4020a0 <strcmp@plt>
  4063d0:	cbnz	w0, 406404 <ferror@plt+0x40b4>
  4063d4:	subs	w19, w19, #0x1
  4063d8:	add	x27, x20, #0x8
  4063dc:	b.eq	4060fc <ferror@plt+0x3dac>  // b.none
  4063e0:	ldr	x0, [x20, #8]
  4063e4:	bl	40c118 <ferror@plt+0x9dc8>
  4063e8:	str	w0, [sp, #140]
  4063ec:	cbnz	w0, 405820 <ferror@plt+0x34d0>
  4063f0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4063f4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4063f8:	add	x1, x1, #0xd08
  4063fc:	ldr	x2, [x20, #8]
  406400:	b	405b58 <ferror@plt+0x3808>
  406404:	mov	x0, x27
  406408:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40640c:	add	x1, x1, #0xd30
  406410:	bl	4020a0 <strcmp@plt>
  406414:	str	w0, [sp, #140]
  406418:	cbnz	w0, 406424 <ferror@plt+0x40d4>
  40641c:	mov	x27, x20
  406420:	b	405820 <ferror@plt+0x34d0>
  406424:	bl	4047e8 <ferror@plt+0x2498>
  406428:	stp	x29, x30, [sp, #-32]!
  40642c:	mov	x29, sp
  406430:	stp	x19, x20, [sp, #16]
  406434:	mov	w20, w0
  406438:	mov	x19, x1
  40643c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406440:	add	x0, x0, #0x308
  406444:	bl	40c220 <ferror@plt+0x9ed0>
  406448:	cmp	w20, #0x0
  40644c:	b.le	4064f0 <ferror@plt+0x41a0>
  406450:	ldr	x0, [x19]
  406454:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406458:	add	x1, x1, #0xd40
  40645c:	bl	409dd8 <ferror@plt+0x7a88>
  406460:	tst	w0, #0xff
  406464:	b.eq	4064dc <ferror@plt+0x418c>  // b.none
  406468:	ldr	x0, [x19]
  40646c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406470:	add	x1, x1, #0xd48
  406474:	bl	409dd8 <ferror@plt+0x7a88>
  406478:	tst	w0, #0xff
  40647c:	b.eq	4064dc <ferror@plt+0x418c>  // b.none
  406480:	ldr	x0, [x19]
  406484:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406488:	add	x1, x1, #0x480
  40648c:	bl	409dd8 <ferror@plt+0x7a88>
  406490:	tst	w0, #0xff
  406494:	b.eq	4064c8 <ferror@plt+0x4178>  // b.none
  406498:	ldr	x0, [x19]
  40649c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4064a0:	add	x1, x1, #0x488
  4064a4:	bl	409dd8 <ferror@plt+0x7a88>
  4064a8:	tst	w0, #0xff
  4064ac:	b.eq	4064c8 <ferror@plt+0x4178>  // b.none
  4064b0:	ldr	x0, [x19]
  4064b4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4064b8:	add	x1, x1, #0x490
  4064bc:	bl	409dd8 <ferror@plt+0x7a88>
  4064c0:	tst	w0, #0xff
  4064c4:	b.ne	406504 <ferror@plt+0x41b4>  // b.any
  4064c8:	add	x1, x19, #0x8
  4064cc:	sub	w0, w20, #0x1
  4064d0:	ldp	x19, x20, [sp, #16]
  4064d4:	ldp	x29, x30, [sp], #32
  4064d8:	b	404818 <ferror@plt+0x24c8>
  4064dc:	add	x1, x19, #0x8
  4064e0:	sub	w0, w20, #0x1
  4064e4:	ldp	x19, x20, [sp, #16]
  4064e8:	ldp	x29, x30, [sp], #32
  4064ec:	b	405768 <ferror@plt+0x3418>
  4064f0:	ldp	x19, x20, [sp, #16]
  4064f4:	mov	x1, #0x0                   	// #0
  4064f8:	ldp	x29, x30, [sp], #32
  4064fc:	mov	w0, #0x0                   	// #0
  406500:	b	404818 <ferror@plt+0x24c8>
  406504:	ldr	x0, [x19]
  406508:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40650c:	add	x1, x1, #0xda0
  406510:	bl	409dd8 <ferror@plt+0x7a88>
  406514:	tst	w0, #0xff
  406518:	b.ne	406520 <ferror@plt+0x41d0>  // b.any
  40651c:	bl	4047e8 <ferror@plt+0x2498>
  406520:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406524:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406528:	ldr	x2, [x19]
  40652c:	add	x1, x1, #0xd50
  406530:	ldr	x0, [x0, #848]
  406534:	bl	402320 <fprintf@plt>
  406538:	mov	w0, #0xffffffff            	// #-1
  40653c:	bl	401dc0 <exit@plt>
  406540:	stp	x29, x30, [sp, #-16]!
  406544:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  406548:	mov	x2, #0x8a                  	// #138
  40654c:	mov	x29, sp
  406550:	ldr	x3, [x3, #848]
  406554:	mov	x1, #0x1                   	// #1
  406558:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40655c:	add	x0, x0, #0xde0
  406560:	bl	402180 <fwrite@plt>
  406564:	mov	w0, #0xffffffff            	// #-1
  406568:	bl	401dc0 <exit@plt>
  40656c:	nop
  406570:	sub	sp, sp, #0x4b0
  406574:	stp	x29, x30, [sp]
  406578:	mov	x29, sp
  40657c:	stp	x19, x20, [sp, #16]
  406580:	mov	w19, w2
  406584:	mov	x20, x3
  406588:	mov	x2, #0x418                 	// #1048
  40658c:	stp	x21, x22, [sp, #32]
  406590:	mov	w21, w1
  406594:	mov	w22, w0
  406598:	mov	w1, #0x0                   	// #0
  40659c:	str	w0, [sp, #96]
  4065a0:	add	x0, sp, #0x98
  4065a4:	bl	401f80 <memset@plt>
  4065a8:	orr	w21, w21, #0x1
  4065ac:	mov	w1, #0x18                  	// #24
  4065b0:	mov	w0, #0x7                   	// #7
  4065b4:	stp	xzr, xzr, [sp, #120]
  4065b8:	str	xzr, [sp, #136]
  4065bc:	str	wzr, [sp, #144]
  4065c0:	str	w1, [sp, #152]
  4065c4:	strh	w22, [sp, #156]
  4065c8:	strh	w21, [sp, #158]
  4065cc:	strb	w0, [sp, #168]
  4065d0:	cbz	w19, 40685c <ferror@plt+0x450c>
  4065d4:	adrp	x21, 411000 <ferror@plt+0xecb0>
  4065d8:	mov	x22, #0x0                   	// #0
  4065dc:	add	x21, x21, #0xe0
  4065e0:	stp	x23, x24, [sp, #48]
  4065e4:	adrp	x23, 411000 <ferror@plt+0xecb0>
  4065e8:	adrp	x24, 411000 <ferror@plt+0xecb0>
  4065ec:	add	x23, x23, #0xeb0
  4065f0:	add	x24, x24, #0xf0
  4065f4:	stp	x25, x26, [sp, #64]
  4065f8:	mov	x25, #0x0                   	// #0
  4065fc:	mov	x26, #0x0                   	// #0
  406600:	stp	x27, x28, [sp, #80]
  406604:	adrp	x27, 411000 <ferror@plt+0xecb0>
  406608:	str	wzr, [sp, #100]
  40660c:	b	40662c <ferror@plt+0x42dc>
  406610:	subs	w19, w19, #0x1
  406614:	add	x3, x20, #0x8
  406618:	b.eq	406880 <ferror@plt+0x4530>  // b.none
  40661c:	ldr	x22, [x20, #8]
  406620:	add	x20, x3, #0x8
  406624:	subs	w19, w19, #0x1
  406628:	b.eq	40666c <ferror@plt+0x431c>  // b.none
  40662c:	ldr	x28, [x20]
  406630:	mov	x1, x21
  406634:	mov	x0, x28
  406638:	bl	4020a0 <strcmp@plt>
  40663c:	cbz	w0, 406610 <ferror@plt+0x42c0>
  406640:	mov	x1, x23
  406644:	mov	x0, x28
  406648:	bl	4020a0 <strcmp@plt>
  40664c:	cbnz	w0, 406714 <ferror@plt+0x43c4>
  406650:	subs	w19, w19, #0x1
  406654:	add	x3, x20, #0x8
  406658:	b.eq	406880 <ferror@plt+0x4530>  // b.none
  40665c:	subs	w19, w19, #0x1
  406660:	ldr	x25, [x20, #8]
  406664:	add	x20, x3, #0x8
  406668:	b.ne	40662c <ferror@plt+0x42dc>  // b.any
  40666c:	cmp	x22, #0x0
  406670:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  406674:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  406678:	b.eq	406850 <ferror@plt+0x4500>  // b.none
  40667c:	mov	x0, x22
  406680:	bl	40c118 <ferror@plt+0x9dc8>
  406684:	str	w0, [sp, #172]
  406688:	cbz	w0, 406808 <ferror@plt+0x44b8>
  40668c:	mov	x0, x26
  406690:	bl	40c118 <ferror@plt+0x9dc8>
  406694:	str	w0, [sp, #120]
  406698:	cbz	w0, 4067e0 <ferror@plt+0x4490>
  40669c:	add	x19, sp, #0x80
  4066a0:	mov	x1, x25
  4066a4:	mov	x2, x19
  4066a8:	mov	w0, #0x2                   	// #2
  4066ac:	bl	402120 <inet_pton@plt>
  4066b0:	cbz	w0, 406830 <ferror@plt+0x44e0>
  4066b4:	mov	w0, #0x8                   	// #8
  4066b8:	strh	w0, [sp, #144]
  4066bc:	ldrh	w5, [sp, #100]
  4066c0:	add	x3, sp, #0x78
  4066c4:	mov	w4, #0x1c                  	// #28
  4066c8:	mov	w2, #0x1                   	// #1
  4066cc:	mov	w1, #0x418                 	// #1048
  4066d0:	add	x0, sp, #0x98
  4066d4:	strh	w5, [sp, #126]
  4066d8:	bl	410358 <ferror@plt+0xe008>
  4066dc:	add	x1, sp, #0x98
  4066e0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4066e4:	mov	x2, #0x0                   	// #0
  4066e8:	add	x0, x0, #0x308
  4066ec:	bl	40f960 <ferror@plt+0xd610>
  4066f0:	asr	w0, w0, #31
  4066f4:	ldp	x23, x24, [sp, #48]
  4066f8:	ldp	x25, x26, [sp, #64]
  4066fc:	ldp	x27, x28, [sp, #80]
  406700:	ldp	x29, x30, [sp]
  406704:	ldp	x19, x20, [sp, #16]
  406708:	ldp	x21, x22, [sp, #32]
  40670c:	add	sp, sp, #0x4b0
  406710:	ret
  406714:	mov	x1, x24
  406718:	mov	x0, x28
  40671c:	bl	4020a0 <strcmp@plt>
  406720:	cbnz	w0, 406738 <ferror@plt+0x43e8>
  406724:	subs	w19, w19, #0x1
  406728:	add	x3, x20, #0x8
  40672c:	b.eq	406880 <ferror@plt+0x4530>  // b.none
  406730:	ldr	x26, [x20, #8]
  406734:	b	406620 <ferror@plt+0x42d0>
  406738:	add	x1, x27, #0x170
  40673c:	mov	x0, x28
  406740:	bl	4020a0 <strcmp@plt>
  406744:	cbnz	w0, 406768 <ferror@plt+0x4418>
  406748:	ldr	w0, [sp, #96]
  40674c:	mov	x3, x20
  406750:	cmp	w0, #0x54
  406754:	b.ne	406620 <ferror@plt+0x42d0>  // b.any
  406758:	ldrb	w0, [sp, #124]
  40675c:	orr	w0, w0, #0x1
  406760:	strb	w0, [sp, #124]
  406764:	b	406620 <ferror@plt+0x42d0>
  406768:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40676c:	mov	x0, x28
  406770:	add	x1, x1, #0x180
  406774:	bl	4020a0 <strcmp@plt>
  406778:	cbz	w0, 4067d8 <ferror@plt+0x4488>
  40677c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406780:	mov	x0, x28
  406784:	add	x1, x1, #0xeb8
  406788:	bl	4020a0 <strcmp@plt>
  40678c:	cbnz	w0, 4067c0 <ferror@plt+0x4470>
  406790:	add	x3, x20, #0x8
  406794:	str	x3, [sp, #104]
  406798:	subs	w19, w19, #0x1
  40679c:	b.eq	406880 <ferror@plt+0x4530>  // b.none
  4067a0:	ldr	x0, [x20, #8]
  4067a4:	mov	w2, #0xa                   	// #10
  4067a8:	mov	x1, #0x0                   	// #0
  4067ac:	bl	4020c0 <strtol@plt>
  4067b0:	sxth	w0, w0
  4067b4:	str	w0, [sp, #100]
  4067b8:	ldr	x3, [sp, #104]
  4067bc:	b	406620 <ferror@plt+0x42d0>
  4067c0:	mov	x0, x28
  4067c4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4067c8:	add	x1, x1, #0xda0
  4067cc:	bl	409dd8 <ferror@plt+0x7a88>
  4067d0:	tst	w0, #0xff
  4067d4:	b.eq	4068b0 <ferror@plt+0x4560>  // b.none
  4067d8:	mov	x3, x20
  4067dc:	b	406620 <ferror@plt+0x42d0>
  4067e0:	mov	x0, x26
  4067e4:	bl	409c00 <ferror@plt+0x78b0>
  4067e8:	ldp	x29, x30, [sp]
  4067ec:	ldp	x19, x20, [sp, #16]
  4067f0:	ldp	x21, x22, [sp, #32]
  4067f4:	ldp	x23, x24, [sp, #48]
  4067f8:	ldp	x25, x26, [sp, #64]
  4067fc:	ldp	x27, x28, [sp, #80]
  406800:	add	sp, sp, #0x4b0
  406804:	ret
  406808:	mov	x0, x22
  40680c:	bl	409c00 <ferror@plt+0x78b0>
  406810:	ldp	x29, x30, [sp]
  406814:	ldp	x19, x20, [sp, #16]
  406818:	ldp	x21, x22, [sp, #32]
  40681c:	ldp	x23, x24, [sp, #48]
  406820:	ldp	x25, x26, [sp, #64]
  406824:	ldp	x27, x28, [sp, #80]
  406828:	add	sp, sp, #0x4b0
  40682c:	ret
  406830:	mov	x2, x19
  406834:	mov	x1, x25
  406838:	mov	w0, #0xa                   	// #10
  40683c:	bl	402120 <inet_pton@plt>
  406840:	cbz	w0, 406884 <ferror@plt+0x4534>
  406844:	mov	w0, #0xffffdd86            	// #-8826
  406848:	strh	w0, [sp, #144]
  40684c:	b	4066bc <ferror@plt+0x436c>
  406850:	ldp	x23, x24, [sp, #48]
  406854:	ldp	x25, x26, [sp, #64]
  406858:	ldp	x27, x28, [sp, #80]
  40685c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406860:	adrp	x0, 411000 <ferror@plt+0xecb0>
  406864:	mov	x2, #0x3c                  	// #60
  406868:	ldr	x3, [x1, #848]
  40686c:	add	x0, x0, #0xe70
  406870:	mov	x1, #0x1                   	// #1
  406874:	bl	402180 <fwrite@plt>
  406878:	mov	w0, #0xffffffff            	// #-1
  40687c:	b	406700 <ferror@plt+0x43b0>
  406880:	bl	409b10 <ferror@plt+0x77c0>
  406884:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406888:	mov	x2, x25
  40688c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406890:	add	x1, x1, #0xec0
  406894:	ldr	x0, [x0, #848]
  406898:	bl	402320 <fprintf@plt>
  40689c:	mov	w0, #0xffffffff            	// #-1
  4068a0:	ldp	x23, x24, [sp, #48]
  4068a4:	ldp	x25, x26, [sp, #64]
  4068a8:	ldp	x27, x28, [sp, #80]
  4068ac:	b	406700 <ferror@plt+0x43b0>
  4068b0:	bl	406540 <ferror@plt+0x41f0>
  4068b4:	nop
  4068b8:	stp	x29, x30, [sp, #-96]!
  4068bc:	mov	x29, sp
  4068c0:	stp	x19, x20, [sp, #16]
  4068c4:	cbz	w0, 406960 <ferror@plt+0x4610>
  4068c8:	mov	w19, w0
  4068cc:	mov	x20, x1
  4068d0:	stp	x23, x24, [sp, #48]
  4068d4:	adrp	x24, 411000 <ferror@plt+0xecb0>
  4068d8:	add	x24, x24, #0xe0
  4068dc:	stp	x25, x26, [sp, #64]
  4068e0:	adrp	x26, 411000 <ferror@plt+0xecb0>
  4068e4:	add	x26, x26, #0xeb8
  4068e8:	str	x27, [sp, #80]
  4068ec:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  4068f0:	add	x27, x27, #0x3c0
  4068f4:	mov	x25, #0x0                   	// #0
  4068f8:	stp	x21, x22, [sp, #32]
  4068fc:	nop
  406900:	mov	x21, x20
  406904:	mov	x1, x24
  406908:	sub	w23, w19, #0x1
  40690c:	ldr	x22, [x21], #8
  406910:	mov	x0, x22
  406914:	bl	4020a0 <strcmp@plt>
  406918:	cbnz	w0, 406a24 <ferror@plt+0x46d4>
  40691c:	cbz	w23, 406aa8 <ferror@plt+0x4758>
  406920:	ldr	x1, [x20, #8]
  406924:	cbnz	x25, 406ad0 <ferror@plt+0x4780>
  406928:	sub	w19, w19, #0x2
  40692c:	add	x20, x20, #0x10
  406930:	mov	x25, x1
  406934:	cbnz	w19, 406900 <ferror@plt+0x45b0>
  406938:	cbz	x25, 406950 <ferror@plt+0x4600>
  40693c:	mov	x0, x25
  406940:	bl	40c118 <ferror@plt+0x9dc8>
  406944:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406948:	str	w0, [x1, #964]
  40694c:	cbz	w0, 406a74 <ferror@plt+0x4724>
  406950:	ldp	x21, x22, [sp, #32]
  406954:	ldp	x23, x24, [sp, #48]
  406958:	ldp	x25, x26, [sp, #64]
  40695c:	ldr	x27, [sp, #80]
  406960:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406964:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  406968:	add	x19, x19, #0x308
  40696c:	ldr	w0, [x0, #3668]
  406970:	bl	40ca48 <ferror@plt+0xa6f8>
  406974:	mov	x0, #0x0                   	// #0
  406978:	bl	40cbb8 <ferror@plt+0xa868>
  40697c:	mov	x0, x19
  406980:	mov	w1, #0x7                   	// #7
  406984:	bl	40ee70 <ferror@plt+0xcb20>
  406988:	tbnz	w0, #31, 406a94 <ferror@plt+0x4744>
  40698c:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  406990:	mov	w0, #0x2                   	// #2
  406994:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406998:	add	x1, x1, #0xe40
  40699c:	bl	40cc10 <ferror@plt+0xa8c0>
  4069a0:	ldr	x2, [x20, #856]
  4069a4:	adrp	x1, 407000 <ferror@plt+0x4cb0>
  4069a8:	mov	x0, x19
  4069ac:	add	x1, x1, #0x180
  4069b0:	mov	w3, #0x0                   	// #0
  4069b4:	bl	40f580 <ferror@plt+0xd230>
  4069b8:	tbnz	w0, #31, 406aac <ferror@plt+0x475c>
  4069bc:	mov	x1, #0x0                   	// #0
  4069c0:	mov	w0, #0x2                   	// #2
  4069c4:	bl	40cc88 <ferror@plt+0xa938>
  4069c8:	mov	x0, x19
  4069cc:	mov	w1, #0x7                   	// #7
  4069d0:	bl	40ee70 <ferror@plt+0xcb20>
  4069d4:	tbnz	w0, #31, 406a94 <ferror@plt+0x4744>
  4069d8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4069dc:	add	x0, x0, #0x160
  4069e0:	bl	40cbb8 <ferror@plt+0xa868>
  4069e4:	ldr	x2, [x20, #856]
  4069e8:	adrp	x1, 407000 <ferror@plt+0x4cb0>
  4069ec:	mov	x0, x19
  4069f0:	add	x1, x1, #0x250
  4069f4:	mov	w3, #0x0                   	// #0
  4069f8:	bl	40f580 <ferror@plt+0xd230>
  4069fc:	tbnz	w0, #31, 406aac <ferror@plt+0x475c>
  406a00:	bl	40cbf8 <ferror@plt+0xa8a8>
  406a04:	bl	40cbf8 <ferror@plt+0xa8a8>
  406a08:	bl	40cad0 <ferror@plt+0xa780>
  406a0c:	ldr	x0, [x20, #856]
  406a10:	bl	4021a0 <fflush@plt>
  406a14:	mov	w0, #0x0                   	// #0
  406a18:	ldp	x19, x20, [sp, #16]
  406a1c:	ldp	x29, x30, [sp], #96
  406a20:	ret
  406a24:	mov	x0, x22
  406a28:	mov	x1, x26
  406a2c:	bl	4020a0 <strcmp@plt>
  406a30:	cbnz	w0, 406a64 <ferror@plt+0x4714>
  406a34:	cbz	w23, 406aa8 <ferror@plt+0x4758>
  406a38:	ldr	w1, [x27]
  406a3c:	ldr	x0, [x20, #8]
  406a40:	cbnz	w1, 406ad8 <ferror@plt+0x4788>
  406a44:	mov	w2, #0xa                   	// #10
  406a48:	mov	x1, #0x0                   	// #0
  406a4c:	bl	4020c0 <strtol@plt>
  406a50:	str	w0, [x27]
  406a54:	sub	w19, w19, #0x2
  406a58:	add	x20, x20, #0x10
  406a5c:	cbnz	w19, 406900 <ferror@plt+0x45b0>
  406a60:	b	406938 <ferror@plt+0x45e8>
  406a64:	mov	x20, x21
  406a68:	mov	w19, w23
  406a6c:	cbnz	w19, 406900 <ferror@plt+0x45b0>
  406a70:	b	406938 <ferror@plt+0x45e8>
  406a74:	mov	x0, x25
  406a78:	ldp	x19, x20, [sp, #16]
  406a7c:	ldp	x21, x22, [sp, #32]
  406a80:	ldp	x23, x24, [sp, #48]
  406a84:	ldp	x25, x26, [sp, #64]
  406a88:	ldr	x27, [sp, #80]
  406a8c:	ldp	x29, x30, [sp], #96
  406a90:	b	409c00 <ferror@plt+0x78b0>
  406a94:	adrp	x0, 411000 <ferror@plt+0xecb0>
  406a98:	add	x0, x0, #0x250
  406a9c:	bl	401de0 <perror@plt>
  406aa0:	mov	w0, #0xffffffff            	// #-1
  406aa4:	b	406a18 <ferror@plt+0x46c8>
  406aa8:	bl	409b10 <ferror@plt+0x77c0>
  406aac:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406ab0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  406ab4:	mov	x2, #0x10                  	// #16
  406ab8:	add	x0, x0, #0x270
  406abc:	ldr	x3, [x1, #848]
  406ac0:	mov	x1, #0x1                   	// #1
  406ac4:	bl	402180 <fwrite@plt>
  406ac8:	mov	w0, #0xffffffff            	// #-1
  406acc:	b	406a18 <ferror@plt+0x46c8>
  406ad0:	mov	x0, x24
  406ad4:	bl	409ba0 <ferror@plt+0x7850>
  406ad8:	mov	x1, x0
  406adc:	mov	x0, x26
  406ae0:	bl	409ba0 <ferror@plt+0x7850>
  406ae4:	nop
  406ae8:	mov	x2, x0
  406aec:	stp	x29, x30, [sp, #-64]!
  406af0:	mov	w1, #0x2                   	// #2
  406af4:	mov	x29, sp
  406af8:	ldrh	w3, [x2], #8
  406afc:	add	x0, sp, #0x28
  406b00:	sub	w3, w3, #0x8
  406b04:	bl	410990 <ferror@plt+0xe640>
  406b08:	ldr	x0, [sp, #48]
  406b0c:	cbz	x0, 406ba0 <ferror@plt+0x4850>
  406b10:	ldr	w4, [x0, #4]
  406b14:	mov	w0, #0x2710                	// #10000
  406b18:	mov	x3, #0x34db                	// #13531
  406b1c:	mov	x6, #0x4240                	// #16960
  406b20:	movk	x3, #0xd7b6, lsl #16
  406b24:	movk	x6, #0xf, lsl #16
  406b28:	movk	x3, #0xde82, lsl #32
  406b2c:	mov	x5, #0x594b                	// #22859
  406b30:	umull	x4, w4, w0
  406b34:	movk	x3, #0x431b, lsl #48
  406b38:	movk	x5, #0x3886, lsl #16
  406b3c:	str	x19, [sp, #16]
  406b40:	movk	x5, #0xc5d6, lsl #32
  406b44:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  406b48:	movk	x5, #0x346d, lsl #48
  406b4c:	add	x19, x19, #0x3c0
  406b50:	umulh	x3, x4, x3
  406b54:	add	x19, x19, #0x10
  406b58:	mov	x0, x19
  406b5c:	mov	x1, #0x20                  	// #32
  406b60:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406b64:	add	x2, x2, #0xed8
  406b68:	lsr	x3, x3, #18
  406b6c:	msub	x4, x3, x6, x4
  406b70:	umulh	x4, x4, x5
  406b74:	lsr	x4, x4, #11
  406b78:	bl	401ec0 <snprintf@plt>
  406b7c:	mov	x4, x19
  406b80:	adrp	x3, 411000 <ferror@plt+0xecb0>
  406b84:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406b88:	add	x3, x3, #0xee8
  406b8c:	add	x2, x2, #0xef0
  406b90:	mov	w1, #0x6                   	// #6
  406b94:	mov	w0, #0x4                   	// #4
  406b98:	bl	40d090 <ferror@plt+0xad40>
  406b9c:	ldr	x19, [sp, #16]
  406ba0:	ldr	x0, [sp, #56]
  406ba4:	cbz	x0, 406be8 <ferror@plt+0x4898>
  406ba8:	ldrb	w0, [x0, #4]
  406bac:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406bb0:	adrp	x4, 411000 <ferror@plt+0xecb0>
  406bb4:	add	x1, x1, #0x170
  406bb8:	and	w0, w0, #0xfffffffd
  406bbc:	add	x4, x4, #0x180
  406bc0:	and	w0, w0, #0xff
  406bc4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  406bc8:	cmp	w0, #0x1
  406bcc:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406bd0:	csel	x4, x4, x1, eq  // eq = none
  406bd4:	add	x3, x3, #0xee8
  406bd8:	add	x2, x2, #0xef8
  406bdc:	mov	w1, #0x6                   	// #6
  406be0:	mov	w0, #0x4                   	// #4
  406be4:	bl	40d090 <ferror@plt+0xad40>
  406be8:	ldp	x29, x30, [sp], #64
  406bec:	ret
  406bf0:	stp	x29, x30, [sp, #-96]!
  406bf4:	mov	x29, sp
  406bf8:	stp	x21, x22, [sp, #32]
  406bfc:	mov	x21, x1
  406c00:	stp	x19, x20, [sp, #16]
  406c04:	mov	x20, x0
  406c08:	mov	x19, x3
  406c0c:	mov	w0, w2
  406c10:	bl	40bf90 <ferror@plt+0x9c40>
  406c14:	ldrh	w1, [x21]
  406c18:	mov	x22, x0
  406c1c:	cmp	w1, #0x56
  406c20:	b.ne	406c40 <ferror@plt+0x48f0>  // b.any
  406c24:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406c28:	ldr	w0, [x0, #3672]
  406c2c:	cbnz	w0, 406cc8 <ferror@plt+0x4978>
  406c30:	ldp	x19, x20, [sp, #16]
  406c34:	ldp	x21, x22, [sp, #32]
  406c38:	ldp	x29, x30, [sp], #96
  406c3c:	ret
  406c40:	ldr	w0, [x19, #8]
  406c44:	bl	40bf90 <ferror@plt+0x9c40>
  406c48:	mov	x19, x0
  406c4c:	bl	40cb90 <ferror@plt+0xa840>
  406c50:	tst	w0, #0xff
  406c54:	b.eq	406ca4 <ferror@plt+0x4954>  // b.none
  406c58:	mov	x1, x22
  406c5c:	mov	w0, #0x2                   	// #2
  406c60:	bl	40cc10 <ferror@plt+0xa8c0>
  406c64:	mov	x0, #0x0                   	// #0
  406c68:	bl	40cbb8 <ferror@plt+0xa868>
  406c6c:	mov	x4, x19
  406c70:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406c74:	add	x2, x2, #0xf0
  406c78:	mov	x3, #0x0                   	// #0
  406c7c:	mov	w1, #0x6                   	// #6
  406c80:	mov	w0, #0x2                   	// #2
  406c84:	bl	40d090 <ferror@plt+0xad40>
  406c88:	bl	40cbf8 <ferror@plt+0xa8a8>
  406c8c:	ldp	x19, x20, [sp, #16]
  406c90:	mov	x1, #0x0                   	// #0
  406c94:	ldp	x21, x22, [sp, #32]
  406c98:	mov	w0, #0x2                   	// #2
  406c9c:	ldp	x29, x30, [sp], #96
  406ca0:	b	40cc88 <ferror@plt+0xa938>
  406ca4:	mov	x3, x22
  406ca8:	mov	x2, x19
  406cac:	mov	x0, x20
  406cb0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406cb4:	ldp	x19, x20, [sp, #16]
  406cb8:	add	x1, x1, #0xf30
  406cbc:	ldp	x21, x22, [sp, #32]
  406cc0:	ldp	x29, x30, [sp], #96
  406cc4:	b	402320 <fprintf@plt>
  406cc8:	ldrh	w21, [x19], #4
  406ccc:	stp	x25, x26, [sp, #64]
  406cd0:	bl	40cb90 <ferror@plt+0xa840>
  406cd4:	sub	w21, w21, #0x4
  406cd8:	tst	w0, #0xff
  406cdc:	b.ne	406e10 <ferror@plt+0x4ac0>  // b.any
  406ce0:	adrp	x26, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406ce4:	ldr	w0, [x26, #3688]
  406ce8:	cbz	w0, 406e2c <ferror@plt+0x4adc>
  406cec:	cmp	w21, #0x3
  406cf0:	b.le	406df4 <ferror@plt+0x4aa4>
  406cf4:	adrp	x25, 411000 <ferror@plt+0xecb0>
  406cf8:	add	x25, x25, #0x2f0
  406cfc:	stp	x23, x24, [sp, #48]
  406d00:	adrp	x24, 411000 <ferror@plt+0xecb0>
  406d04:	add	x23, x26, #0xe68
  406d08:	add	x24, x24, #0xf18
  406d0c:	str	x27, [sp, #80]
  406d10:	b	406d48 <ferror@plt+0x49f8>
  406d14:	bl	402320 <fprintf@plt>
  406d18:	mov	x0, x19
  406d1c:	bl	406ae8 <ferror@plt+0x4798>
  406d20:	mov	x1, x20
  406d24:	mov	w0, #0xa                   	// #10
  406d28:	bl	401ea0 <fputc@plt>
  406d2c:	ldrh	w1, [x19]
  406d30:	add	w1, w1, #0x3
  406d34:	and	w1, w1, #0xfffffffc
  406d38:	sub	w21, w21, w1
  406d3c:	cmp	w21, #0x3
  406d40:	add	x19, x19, w1, uxtw
  406d44:	b.le	406de0 <ferror@plt+0x4a90>
  406d48:	ldrh	w0, [x19]
  406d4c:	cmp	w0, #0x3
  406d50:	b.ls	406de0 <ferror@plt+0x4a90>  // b.plast
  406d54:	cmp	w0, w21
  406d58:	b.gt	406de0 <ferror@plt+0x4a90>
  406d5c:	ldr	w0, [x19, #4]
  406d60:	bl	40bf90 <ferror@plt+0x9c40>
  406d64:	mov	x27, x0
  406d68:	bl	40cb90 <ferror@plt+0xa840>
  406d6c:	tst	w0, #0xff
  406d70:	b.ne	406d9c <ferror@plt+0x4a4c>  // b.any
  406d74:	ldr	w4, [x23]
  406d78:	mov	x3, x27
  406d7c:	mov	x2, x22
  406d80:	mov	x1, x24
  406d84:	mov	x0, x20
  406d88:	cbnz	w4, 406d14 <ferror@plt+0x49c4>
  406d8c:	mov	x2, x27
  406d90:	mov	x1, x25
  406d94:	bl	402320 <fprintf@plt>
  406d98:	b	406d2c <ferror@plt+0x49dc>
  406d9c:	mov	x0, #0x0                   	// #0
  406da0:	bl	40cbb8 <ferror@plt+0xa868>
  406da4:	mov	w0, #0x2                   	// #2
  406da8:	mov	x4, x27
  406dac:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406db0:	mov	x3, #0x0                   	// #0
  406db4:	add	x2, x2, #0xf0
  406db8:	mov	w1, #0x6                   	// #6
  406dbc:	bl	40d090 <ferror@plt+0xad40>
  406dc0:	ldr	w0, [x23]
  406dc4:	cbnz	w0, 406dd0 <ferror@plt+0x4a80>
  406dc8:	bl	40cbf8 <ferror@plt+0xa8a8>
  406dcc:	b	406d2c <ferror@plt+0x49dc>
  406dd0:	mov	x0, x19
  406dd4:	bl	406ae8 <ferror@plt+0x4798>
  406dd8:	bl	40cbf8 <ferror@plt+0xa8a8>
  406ddc:	b	406d2c <ferror@plt+0x49dc>
  406de0:	ldp	x23, x24, [sp, #48]
  406de4:	ldr	x27, [sp, #80]
  406de8:	ldr	w0, [x26, #3688]
  406dec:	cbnz	w0, 406df4 <ferror@plt+0x4aa4>
  406df0:	bl	40d3a8 <ferror@plt+0xb058>
  406df4:	ldp	x19, x20, [sp, #16]
  406df8:	mov	x1, #0x0                   	// #0
  406dfc:	ldp	x21, x22, [sp, #32]
  406e00:	mov	w0, #0x2                   	// #2
  406e04:	ldp	x25, x26, [sp, #64]
  406e08:	ldp	x29, x30, [sp], #96
  406e0c:	b	40cc88 <ferror@plt+0xa938>
  406e10:	mov	x1, x22
  406e14:	mov	w0, #0x2                   	// #2
  406e18:	adrp	x26, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406e1c:	bl	40cc10 <ferror@plt+0xa8c0>
  406e20:	cmp	w21, #0x3
  406e24:	b.gt	406cf4 <ferror@plt+0x49a4>
  406e28:	b	406de8 <ferror@plt+0x4a98>
  406e2c:	mov	x2, x22
  406e30:	mov	x0, x20
  406e34:	adrp	x1, 411000 <ferror@plt+0xecb0>
  406e38:	add	x1, x1, #0xf00
  406e3c:	bl	402320 <fprintf@plt>
  406e40:	b	406e20 <ferror@plt+0x4ad0>
  406e44:	nop
  406e48:	stp	x29, x30, [sp, #-192]!
  406e4c:	mov	x29, sp
  406e50:	stp	x23, x24, [sp, #48]
  406e54:	mov	x23, x1
  406e58:	stp	x25, x26, [sp, #64]
  406e5c:	ldrh	w25, [x23], #4
  406e60:	sub	w25, w25, #0x4
  406e64:	cmp	w25, #0x3
  406e68:	b.le	407170 <ferror@plt+0x4e20>
  406e6c:	stp	x27, x28, [sp, #80]
  406e70:	mov	w27, w0
  406e74:	stp	x19, x20, [sp, #16]
  406e78:	stp	x21, x22, [sp, #32]
  406e7c:	nop
  406e80:	ldrh	w0, [x23]
  406e84:	cmp	w0, #0x3
  406e88:	b.ls	407164 <ferror@plt+0x4e14>  // b.plast
  406e8c:	cmp	w0, w25
  406e90:	b.gt	407164 <ferror@plt+0x4e14>
  406e94:	sub	w22, w0, #0x4
  406e98:	adrp	x24, 427000 <ferror@plt+0x24cb0>
  406e9c:	add	x24, x24, #0x3c0
  406ea0:	cmp	w22, #0x3
  406ea4:	add	x26, x24, #0x10
  406ea8:	add	x19, x23, #0x4
  406eac:	b.hi	406f78 <ferror@plt+0x4c28>  // b.pmore
  406eb0:	b	40714c <ferror@plt+0x4dfc>
  406eb4:	mov	x1, #0x0                   	// #0
  406eb8:	mov	w0, #0x2                   	// #2
  406ebc:	bl	40cc88 <ferror@plt+0xa938>
  406ec0:	ldrh	w4, [x20, #6]
  406ec4:	cbnz	w4, 407128 <ferror@plt+0x4dd8>
  406ec8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406ecc:	ldr	w0, [x0, #3688]
  406ed0:	cbz	w0, 406f54 <ferror@plt+0x4c04>
  406ed4:	ldr	x0, [sp, #120]
  406ed8:	cbz	x0, 406f54 <ferror@plt+0x4c04>
  406edc:	ldr	w4, [x0, #4]
  406ee0:	mov	w3, #0x2710                	// #10000
  406ee4:	mov	x5, #0x4240                	// #16960
  406ee8:	mov	x1, #0x20                  	// #32
  406eec:	movk	x5, #0xf, lsl #16
  406ef0:	mov	x0, x26
  406ef4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406ef8:	add	x2, x2, #0xed8
  406efc:	umull	x4, w4, w3
  406f00:	mov	x3, #0x34db                	// #13531
  406f04:	movk	x3, #0xd7b6, lsl #16
  406f08:	movk	x3, #0xde82, lsl #32
  406f0c:	movk	x3, #0x431b, lsl #48
  406f10:	umulh	x3, x4, x3
  406f14:	lsr	x3, x3, #18
  406f18:	msub	x4, x3, x5, x4
  406f1c:	mov	x5, #0x594b                	// #22859
  406f20:	movk	x5, #0x3886, lsl #16
  406f24:	movk	x5, #0xc5d6, lsl #32
  406f28:	movk	x5, #0x346d, lsl #48
  406f2c:	umulh	x4, x4, x5
  406f30:	lsr	x4, x4, #11
  406f34:	bl	401ec0 <snprintf@plt>
  406f38:	adrp	x2, 411000 <ferror@plt+0xecb0>
  406f3c:	mov	x3, x21
  406f40:	mov	x4, x26
  406f44:	add	x2, x2, #0xef0
  406f48:	mov	w1, #0x6                   	// #6
  406f4c:	mov	w0, #0x4                   	// #4
  406f50:	bl	40d090 <ferror@plt+0xad40>
  406f54:	bl	40d3a8 <ferror@plt+0xb058>
  406f58:	bl	40cbf8 <ferror@plt+0xa8a8>
  406f5c:	ldrh	w0, [x19]
  406f60:	add	w0, w0, #0x3
  406f64:	and	w0, w0, #0xfffffffc
  406f68:	sub	w22, w22, w0
  406f6c:	cmp	w22, #0x3
  406f70:	add	x19, x19, w0, uxtw
  406f74:	b.le	407148 <ferror@plt+0x4df8>
  406f78:	ldrh	w3, [x19]
  406f7c:	cmp	w3, #0x3
  406f80:	b.ls	407148 <ferror@plt+0x4df8>  // b.plast
  406f84:	cmp	w3, w22
  406f88:	b.gt	407148 <ferror@plt+0x4df8>
  406f8c:	sub	w3, w3, #0x20
  406f90:	add	x2, x19, #0x20
  406f94:	add	x0, sp, #0x70
  406f98:	mov	w1, #0x1                   	// #1
  406f9c:	bl	410990 <ferror@plt+0xe640>
  406fa0:	add	x20, x19, #0x4
  406fa4:	ldr	w0, [x24]
  406fa8:	cbz	w0, 406fbc <ferror@plt+0x4c6c>
  406fac:	ldrh	w1, [x19, #10]
  406fb0:	add	x20, x19, #0x4
  406fb4:	cmp	w0, w1
  406fb8:	b.ne	406f5c <ferror@plt+0x4c0c>  // b.any
  406fbc:	ldrh	w0, [x20, #24]
  406fc0:	mov	w21, #0xa                   	// #10
  406fc4:	add	x7, x19, #0xc
  406fc8:	mov	w28, w21
  406fcc:	cmp	w0, #0x8
  406fd0:	b.ne	406fdc <ferror@plt+0x4c8c>  // b.any
  406fd4:	mov	w21, #0x2                   	// #2
  406fd8:	mov	w28, w21
  406fdc:	mov	w0, w27
  406fe0:	str	x7, [sp, #104]
  406fe4:	bl	40bf90 <ferror@plt+0x9c40>
  406fe8:	mov	x5, x0
  406fec:	mov	x0, #0x0                   	// #0
  406ff0:	str	x5, [sp, #96]
  406ff4:	bl	40cbb8 <ferror@plt+0xa868>
  406ff8:	mov	w4, w27
  406ffc:	mov	x3, #0x0                   	// #0
  407000:	mov	w1, #0x6                   	// #6
  407004:	mov	w0, #0x2                   	// #2
  407008:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40700c:	add	x2, x2, #0xf50
  407010:	bl	40ccc8 <ferror@plt+0xa978>
  407014:	ldr	x5, [sp, #96]
  407018:	mov	w1, #0x0                   	// #0
  40701c:	mov	w0, #0x4                   	// #4
  407020:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407024:	mov	x4, x5
  407028:	add	x3, x3, #0xf58
  40702c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407030:	add	x2, x2, #0xe0
  407034:	bl	40d090 <ferror@plt+0xad40>
  407038:	ldr	w0, [x20]
  40703c:	bl	40bf90 <ferror@plt+0x9c40>
  407040:	mov	x4, x0
  407044:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407048:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40704c:	add	x3, x3, #0xf60
  407050:	add	x2, x2, #0xf0
  407054:	mov	w1, #0x6                   	// #6
  407058:	mov	w0, #0x4                   	// #4
  40705c:	bl	40d090 <ferror@plt+0xad40>
  407060:	mov	w0, w21
  407064:	bl	40d6f0 <ferror@plt+0xb3a0>
  407068:	ldr	x7, [sp, #104]
  40706c:	mov	w21, w0
  407070:	add	x2, sp, #0x80
  407074:	mov	w3, #0x40                  	// #64
  407078:	mov	x1, x7
  40707c:	mov	w0, w28
  407080:	bl	402340 <inet_ntop@plt>
  407084:	mov	x4, x0
  407088:	mov	w1, w21
  40708c:	mov	w0, #0x4                   	// #4
  407090:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407094:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407098:	add	x3, x3, #0xf70
  40709c:	add	x2, x2, #0xeb0
  4070a0:	bl	40d090 <ferror@plt+0xad40>
  4070a4:	adrp	x21, 411000 <ferror@plt+0xecb0>
  4070a8:	ldrb	w1, [x20, #4]
  4070ac:	add	x21, x21, #0xee8
  4070b0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4070b4:	adrp	x4, 411000 <ferror@plt+0xecb0>
  4070b8:	add	x0, x0, #0x180
  4070bc:	add	x4, x4, #0x170
  4070c0:	tst	x1, #0x1
  4070c4:	mov	x3, x21
  4070c8:	csel	x4, x4, x0, ne  // ne = any
  4070cc:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4070d0:	add	x2, x2, #0x228
  4070d4:	mov	w1, #0x6                   	// #6
  4070d8:	mov	w0, #0x4                   	// #4
  4070dc:	bl	40d090 <ferror@plt+0xad40>
  4070e0:	mov	w0, #0x2                   	// #2
  4070e4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4070e8:	add	x1, x1, #0x288
  4070ec:	bl	40cc10 <ferror@plt+0xa8c0>
  4070f0:	ldrb	w0, [x20, #5]
  4070f4:	tbz	w0, #0, 406eb4 <ferror@plt+0x4b64>
  4070f8:	mov	x3, x21
  4070fc:	adrp	x4, 411000 <ferror@plt+0xecb0>
  407100:	add	x4, x4, #0x3c8
  407104:	mov	x2, #0x0                   	// #0
  407108:	mov	w1, #0x6                   	// #6
  40710c:	mov	w0, #0x4                   	// #4
  407110:	bl	40d090 <ferror@plt+0xad40>
  407114:	mov	x1, #0x0                   	// #0
  407118:	mov	w0, #0x2                   	// #2
  40711c:	bl	40cc88 <ferror@plt+0xa938>
  407120:	ldrh	w4, [x20, #6]
  407124:	cbz	w4, 406ec8 <ferror@plt+0x4b78>
  407128:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40712c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407130:	add	x3, x3, #0xf78
  407134:	add	x2, x2, #0xeb8
  407138:	mov	w1, #0x6                   	// #6
  40713c:	mov	w0, #0x4                   	// #4
  407140:	bl	40ce58 <ferror@plt+0xab08>
  407144:	b	406ec8 <ferror@plt+0x4b78>
  407148:	ldrh	w0, [x23]
  40714c:	add	w0, w0, #0x3
  407150:	and	w0, w0, #0xfffffffc
  407154:	sub	w25, w25, w0
  407158:	cmp	w25, #0x3
  40715c:	add	x23, x23, w0, uxtw
  407160:	b.gt	406e80 <ferror@plt+0x4b30>
  407164:	ldp	x19, x20, [sp, #16]
  407168:	ldp	x21, x22, [sp, #32]
  40716c:	ldp	x27, x28, [sp, #80]
  407170:	ldp	x23, x24, [sp, #48]
  407174:	ldp	x25, x26, [sp, #64]
  407178:	ldp	x29, x30, [sp], #192
  40717c:	ret
  407180:	stp	x29, x30, [sp, #-64]!
  407184:	mov	x29, sp
  407188:	ldrh	w3, [x0, #4]
  40718c:	ldr	w2, [x0]
  407190:	str	x19, [sp, #16]
  407194:	mov	x19, x0
  407198:	sub	w0, w3, #0x54
  40719c:	and	w0, w0, #0xffff
  4071a0:	cmp	w0, #0x2
  4071a4:	b.hi	4071fc <ferror@plt+0x4eac>  // b.pmore
  4071a8:	subs	w3, w2, #0x18
  4071ac:	b.mi	407224 <ferror@plt+0x4ed4>  // b.first
  4071b0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4071b4:	ldr	w0, [x0, #964]
  4071b8:	cbz	w0, 4071d8 <ferror@plt+0x4e88>
  4071bc:	ldr	w1, [x19, #20]
  4071c0:	cmp	w0, w1
  4071c4:	b.eq	4071d8 <ferror@plt+0x4e88>  // b.none
  4071c8:	mov	w0, #0x0                   	// #0
  4071cc:	ldr	x19, [sp, #16]
  4071d0:	ldp	x29, x30, [sp], #64
  4071d4:	ret
  4071d8:	mov	w1, #0x2                   	// #2
  4071dc:	add	x2, x19, #0x18
  4071e0:	add	x0, sp, #0x28
  4071e4:	bl	410990 <ferror@plt+0xe640>
  4071e8:	ldr	x1, [sp, #48]
  4071ec:	cbz	x1, 4071c8 <ferror@plt+0x4e78>
  4071f0:	ldr	w0, [x19, #20]
  4071f4:	bl	406e48 <ferror@plt+0x4af8>
  4071f8:	b	4071c8 <ferror@plt+0x4e78>
  4071fc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407200:	ldrh	w4, [x19, #6]
  407204:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407208:	add	x1, x1, #0xf80
  40720c:	ldr	x0, [x0, #848]
  407210:	bl	402320 <fprintf@plt>
  407214:	mov	w0, #0x0                   	// #0
  407218:	ldr	x19, [sp, #16]
  40721c:	ldp	x29, x30, [sp], #64
  407220:	ret
  407224:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407228:	mov	w2, w3
  40722c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407230:	add	x1, x1, #0x2b8
  407234:	ldr	x0, [x0, #848]
  407238:	bl	402320 <fprintf@plt>
  40723c:	mov	w0, #0xffffffff            	// #-1
  407240:	ldr	x19, [sp, #16]
  407244:	ldp	x29, x30, [sp], #64
  407248:	ret
  40724c:	nop
  407250:	stp	x29, x30, [sp, #-64]!
  407254:	mov	x29, sp
  407258:	ldrh	w3, [x0, #4]
  40725c:	ldr	w2, [x0]
  407260:	stp	x19, x20, [sp, #16]
  407264:	mov	x19, x0
  407268:	sub	w0, w3, #0x54
  40726c:	and	w0, w0, #0xffff
  407270:	cmp	w0, #0x2
  407274:	b.hi	4072d8 <ferror@plt+0x4f88>  // b.pmore
  407278:	subs	w3, w2, #0x18
  40727c:	b.mi	407300 <ferror@plt+0x4fb0>  // b.first
  407280:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407284:	mov	x20, x1
  407288:	ldr	w0, [x0, #964]
  40728c:	cbz	w0, 4072ac <ferror@plt+0x4f5c>
  407290:	ldr	w1, [x19, #20]
  407294:	cmp	w0, w1
  407298:	b.eq	4072ac <ferror@plt+0x4f5c>  // b.none
  40729c:	mov	w0, #0x0                   	// #0
  4072a0:	ldp	x19, x20, [sp, #16]
  4072a4:	ldp	x29, x30, [sp], #64
  4072a8:	ret
  4072ac:	add	x2, x19, #0x18
  4072b0:	add	x0, sp, #0x28
  4072b4:	mov	w1, #0x2                   	// #2
  4072b8:	bl	410990 <ferror@plt+0xe640>
  4072bc:	ldr	x3, [sp, #56]
  4072c0:	cbz	x3, 40729c <ferror@plt+0x4f4c>
  4072c4:	ldr	w2, [x19, #20]
  4072c8:	mov	x0, x20
  4072cc:	add	x1, x19, #0x4
  4072d0:	bl	406bf0 <ferror@plt+0x48a0>
  4072d4:	b	40729c <ferror@plt+0x4f4c>
  4072d8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4072dc:	ldrh	w4, [x19, #6]
  4072e0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4072e4:	add	x1, x1, #0xf80
  4072e8:	ldr	x0, [x0, #848]
  4072ec:	bl	402320 <fprintf@plt>
  4072f0:	mov	w0, #0x0                   	// #0
  4072f4:	ldp	x19, x20, [sp, #16]
  4072f8:	ldp	x29, x30, [sp], #64
  4072fc:	ret
  407300:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407304:	mov	w2, w3
  407308:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40730c:	add	x1, x1, #0x2b8
  407310:	ldr	x0, [x0, #848]
  407314:	bl	402320 <fprintf@plt>
  407318:	mov	w0, #0xffffffff            	// #-1
  40731c:	ldp	x19, x20, [sp, #16]
  407320:	ldp	x29, x30, [sp], #64
  407324:	ret
  407328:	stp	x29, x30, [sp, #-64]!
  40732c:	mov	x29, sp
  407330:	ldrh	w3, [x0, #4]
  407334:	ldr	w2, [x0]
  407338:	stp	x19, x20, [sp, #16]
  40733c:	mov	x19, x0
  407340:	sub	w0, w3, #0x54
  407344:	and	w0, w0, #0xffff
  407348:	cmp	w0, #0x2
  40734c:	b.hi	4073f8 <ferror@plt+0x50a8>  // b.pmore
  407350:	subs	w3, w2, #0x18
  407354:	b.mi	407420 <ferror@plt+0x50d0>  // b.first
  407358:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40735c:	mov	x20, x1
  407360:	ldr	w0, [x0, #964]
  407364:	cbz	w0, 407384 <ferror@plt+0x5034>
  407368:	ldr	w1, [x19, #20]
  40736c:	cmp	w0, w1
  407370:	b.eq	407384 <ferror@plt+0x5034>  // b.none
  407374:	mov	w0, #0x0                   	// #0
  407378:	ldp	x19, x20, [sp, #16]
  40737c:	ldp	x29, x30, [sp], #64
  407380:	ret
  407384:	add	x2, x19, #0x18
  407388:	add	x0, sp, #0x28
  40738c:	mov	w1, #0x2                   	// #2
  407390:	bl	410990 <ferror@plt+0xe640>
  407394:	ldrh	w0, [x19, #4]
  407398:	cmp	w0, #0x55
  40739c:	b.eq	4073cc <ferror@plt+0x507c>  // b.none
  4073a0:	ldr	x1, [sp, #48]
  4073a4:	cbz	x1, 4073b0 <ferror@plt+0x5060>
  4073a8:	ldr	w0, [x19, #20]
  4073ac:	bl	406e48 <ferror@plt+0x4af8>
  4073b0:	ldr	x3, [sp, #56]
  4073b4:	cbz	x3, 407374 <ferror@plt+0x5024>
  4073b8:	ldr	w2, [x19, #20]
  4073bc:	mov	x0, x20
  4073c0:	add	x1, x19, #0x4
  4073c4:	bl	406bf0 <ferror@plt+0x48a0>
  4073c8:	b	407374 <ferror@plt+0x5024>
  4073cc:	mov	w1, #0x6                   	// #6
  4073d0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  4073d4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4073d8:	add	x3, x3, #0x2d8
  4073dc:	add	x2, x2, #0x2e8
  4073e0:	mov	w4, #0x1                   	// #1
  4073e4:	mov	w0, #0x4                   	// #4
  4073e8:	bl	40d170 <ferror@plt+0xae20>
  4073ec:	ldr	x1, [sp, #48]
  4073f0:	cbnz	x1, 4073a8 <ferror@plt+0x5058>
  4073f4:	b	4073b0 <ferror@plt+0x5060>
  4073f8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4073fc:	ldrh	w4, [x19, #6]
  407400:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407404:	add	x1, x1, #0xf80
  407408:	ldr	x0, [x0, #848]
  40740c:	bl	402320 <fprintf@plt>
  407410:	mov	w0, #0x0                   	// #0
  407414:	ldp	x19, x20, [sp, #16]
  407418:	ldp	x29, x30, [sp], #64
  40741c:	ret
  407420:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407424:	mov	w2, w3
  407428:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40742c:	add	x1, x1, #0x2b8
  407430:	ldr	x0, [x0, #848]
  407434:	bl	402320 <fprintf@plt>
  407438:	mov	w0, #0xffffffff            	// #-1
  40743c:	ldp	x19, x20, [sp, #16]
  407440:	ldp	x29, x30, [sp], #64
  407444:	ret
  407448:	stp	x29, x30, [sp, #-32]!
  40744c:	mov	x29, sp
  407450:	stp	x19, x20, [sp, #16]
  407454:	mov	w20, w0
  407458:	mov	x19, x1
  40745c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407460:	add	x0, x0, #0x308
  407464:	bl	40c220 <ferror@plt+0x9ed0>
  407468:	cmp	w20, #0x0
  40746c:	b.le	407500 <ferror@plt+0x51b0>
  407470:	ldr	x0, [x19]
  407474:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407478:	add	x1, x1, #0x458
  40747c:	bl	409dd8 <ferror@plt+0x7a88>
  407480:	tst	w0, #0xff
  407484:	b.eq	4074e4 <ferror@plt+0x5194>  // b.none
  407488:	ldr	x0, [x19]
  40748c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407490:	add	x1, x1, #0x470
  407494:	bl	409dd8 <ferror@plt+0x7a88>
  407498:	tst	w0, #0xff
  40749c:	b.eq	407548 <ferror@plt+0x51f8>  // b.none
  4074a0:	ldr	x0, [x19]
  4074a4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4074a8:	add	x1, x1, #0x480
  4074ac:	bl	409dd8 <ferror@plt+0x7a88>
  4074b0:	tst	w0, #0xff
  4074b4:	b.eq	4074d0 <ferror@plt+0x5180>  // b.none
  4074b8:	ldr	x0, [x19]
  4074bc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4074c0:	add	x1, x1, #0x488
  4074c4:	bl	409dd8 <ferror@plt+0x7a88>
  4074c8:	tst	w0, #0xff
  4074cc:	b.ne	407514 <ferror@plt+0x51c4>  // b.any
  4074d0:	add	x1, x19, #0x8
  4074d4:	sub	w0, w20, #0x1
  4074d8:	ldp	x19, x20, [sp, #16]
  4074dc:	ldp	x29, x30, [sp], #32
  4074e0:	b	4068b8 <ferror@plt+0x4568>
  4074e4:	add	x3, x19, #0x8
  4074e8:	sub	w2, w20, #0x1
  4074ec:	ldp	x19, x20, [sp, #16]
  4074f0:	mov	w1, #0x600                 	// #1536
  4074f4:	ldp	x29, x30, [sp], #32
  4074f8:	mov	w0, #0x54                  	// #84
  4074fc:	b	406570 <ferror@plt+0x4220>
  407500:	ldp	x19, x20, [sp, #16]
  407504:	mov	x1, #0x0                   	// #0
  407508:	ldp	x29, x30, [sp], #32
  40750c:	mov	w0, #0x0                   	// #0
  407510:	b	4068b8 <ferror@plt+0x4568>
  407514:	ldr	x0, [x19]
  407518:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40751c:	add	x1, x1, #0x490
  407520:	bl	409dd8 <ferror@plt+0x7a88>
  407524:	tst	w0, #0xff
  407528:	b.eq	4074d0 <ferror@plt+0x5180>  // b.none
  40752c:	ldr	x0, [x19]
  407530:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  407534:	add	x1, x1, #0xda0
  407538:	bl	409dd8 <ferror@plt+0x7a88>
  40753c:	tst	w0, #0xff
  407540:	b.ne	407564 <ferror@plt+0x5214>  // b.any
  407544:	bl	406540 <ferror@plt+0x41f0>
  407548:	add	x3, x19, #0x8
  40754c:	sub	w2, w20, #0x1
  407550:	ldp	x19, x20, [sp, #16]
  407554:	mov	w1, #0x0                   	// #0
  407558:	ldp	x29, x30, [sp], #32
  40755c:	mov	w0, #0x55                  	// #85
  407560:	b	406570 <ferror@plt+0x4220>
  407564:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407568:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40756c:	ldr	x2, [x19]
  407570:	add	x1, x1, #0xfc0
  407574:	ldr	x0, [x0, #848]
  407578:	bl	402320 <fprintf@plt>
  40757c:	mov	w0, #0xffffffff            	// #-1
  407580:	bl	401dc0 <exit@plt>
  407584:	nop
  407588:	stp	x29, x30, [sp, #-112]!
  40758c:	mov	x29, sp
  407590:	stp	x19, x20, [sp, #16]
  407594:	stp	x21, x22, [sp, #32]
  407598:	str	w2, [sp, #108]
  40759c:	cbz	w0, 40762c <ferror@plt+0x52dc>
  4075a0:	mov	w19, w0
  4075a4:	mov	x20, x1
  4075a8:	stp	x23, x24, [sp, #48]
  4075ac:	adrp	x24, 411000 <ferror@plt+0xecb0>
  4075b0:	add	x24, x24, #0xe0
  4075b4:	stp	x25, x26, [sp, #64]
  4075b8:	adrp	x26, 411000 <ferror@plt+0xecb0>
  4075bc:	add	x26, x26, #0xeb8
  4075c0:	str	x27, [sp, #80]
  4075c4:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  4075c8:	add	x27, x27, #0x3f0
  4075cc:	mov	x25, #0x0                   	// #0
  4075d0:	mov	x21, x20
  4075d4:	mov	x1, x24
  4075d8:	sub	w23, w19, #0x1
  4075dc:	ldr	x22, [x21], #8
  4075e0:	mov	x0, x22
  4075e4:	bl	4020a0 <strcmp@plt>
  4075e8:	cbnz	w0, 4076c0 <ferror@plt+0x5370>
  4075ec:	cbz	w23, 407828 <ferror@plt+0x54d8>
  4075f0:	ldr	x1, [x20, #8]
  4075f4:	cbnz	x25, 40782c <ferror@plt+0x54dc>
  4075f8:	sub	w19, w19, #0x2
  4075fc:	add	x20, x20, #0x10
  407600:	mov	x25, x1
  407604:	cbnz	w19, 4075d0 <ferror@plt+0x5280>
  407608:	cbz	x25, 407620 <ferror@plt+0x52d0>
  40760c:	mov	x0, x25
  407610:	bl	40c118 <ferror@plt+0x9dc8>
  407614:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  407618:	str	w0, [x1, #1012]
  40761c:	cbz	w0, 4077f4 <ferror@plt+0x54a4>
  407620:	ldp	x23, x24, [sp, #48]
  407624:	ldp	x25, x26, [sp, #64]
  407628:	ldr	x27, [sp, #80]
  40762c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  407630:	ldr	w0, [x0, #3668]
  407634:	bl	40ca48 <ferror@plt+0xa6f8>
  407638:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40763c:	ldr	w0, [x0, #3688]
  407640:	cbnz	w0, 407710 <ferror@plt+0x53c0>
  407644:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  407648:	mov	w3, #0x4                   	// #4
  40764c:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  407650:	add	x19, x19, #0x308
  407654:	ldr	w4, [x0, #3676]
  407658:	mov	w2, #0x2                   	// #2
  40765c:	mov	x0, x19
  407660:	mov	w1, #0x7                   	// #7
  407664:	cmp	w4, #0x0
  407668:	csel	w2, w3, w2, ne  // ne = any
  40766c:	bl	40efc0 <ferror@plt+0xcc70>
  407670:	tbnz	w0, #31, 407890 <ferror@plt+0x5540>
  407674:	bl	40cb90 <ferror@plt+0xa840>
  407678:	tst	w0, #0xff
  40767c:	b.eq	4077b8 <ferror@plt+0x5468>  // b.none
  407680:	adrp	x1, 408000 <ferror@plt+0x5cb0>
  407684:	mov	x0, x19
  407688:	add	x1, x1, #0x490
  40768c:	add	x2, sp, #0x6c
  407690:	mov	w3, #0x0                   	// #0
  407694:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  407698:	bl	40f580 <ferror@plt+0xd230>
  40769c:	tbnz	w0, #31, 407860 <ferror@plt+0x5510>
  4076a0:	bl	40cad0 <ferror@plt+0xa780>
  4076a4:	ldr	x0, [x20, #856]
  4076a8:	bl	4021a0 <fflush@plt>
  4076ac:	mov	w0, #0x0                   	// #0
  4076b0:	ldp	x19, x20, [sp, #16]
  4076b4:	ldp	x21, x22, [sp, #32]
  4076b8:	ldp	x29, x30, [sp], #112
  4076bc:	ret
  4076c0:	mov	x0, x22
  4076c4:	mov	x1, x26
  4076c8:	bl	4020a0 <strcmp@plt>
  4076cc:	cbnz	w0, 407700 <ferror@plt+0x53b0>
  4076d0:	cbz	w23, 407828 <ferror@plt+0x54d8>
  4076d4:	ldr	w1, [x27]
  4076d8:	ldr	x0, [x20, #8]
  4076dc:	cbnz	w1, 407834 <ferror@plt+0x54e4>
  4076e0:	mov	w2, #0xa                   	// #10
  4076e4:	mov	x1, #0x0                   	// #0
  4076e8:	bl	4020c0 <strtol@plt>
  4076ec:	str	w0, [x27]
  4076f0:	sub	w19, w19, #0x2
  4076f4:	add	x20, x20, #0x10
  4076f8:	cbnz	w19, 4075d0 <ferror@plt+0x5280>
  4076fc:	b	407608 <ferror@plt+0x52b8>
  407700:	mov	x20, x21
  407704:	mov	w19, w23
  407708:	cbnz	w19, 4075d0 <ferror@plt+0x5280>
  40770c:	b	407608 <ferror@plt+0x52b8>
  407710:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  407714:	add	x19, x19, #0x308
  407718:	mov	x0, x19
  40771c:	mov	w2, #0x2                   	// #2
  407720:	mov	w1, #0x0                   	// #0
  407724:	bl	40f2b8 <ferror@plt+0xcf68>
  407728:	tbnz	w0, #31, 407890 <ferror@plt+0x5540>
  40772c:	bl	40cb90 <ferror@plt+0xa840>
  407730:	tst	w0, #0xff
  407734:	b.eq	4077dc <ferror@plt+0x548c>  // b.none
  407738:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  40773c:	adrp	x21, 407000 <ferror@plt+0x4cb0>
  407740:	add	x21, x21, #0xb50
  407744:	mov	x0, x19
  407748:	ldr	x2, [x20, #856]
  40774c:	mov	x1, x21
  407750:	mov	w3, #0x0                   	// #0
  407754:	bl	40f580 <ferror@plt+0xd230>
  407758:	tbnz	w0, #31, 407788 <ferror@plt+0x5438>
  40775c:	mov	x0, x19
  407760:	mov	w2, #0x4                   	// #4
  407764:	mov	w1, #0x0                   	// #0
  407768:	bl	40f2b8 <ferror@plt+0xcf68>
  40776c:	tbnz	w0, #31, 407840 <ferror@plt+0x54f0>
  407770:	ldr	x2, [x20, #856]
  407774:	mov	x1, x21
  407778:	mov	x0, x19
  40777c:	mov	w3, #0x0                   	// #0
  407780:	bl	40f580 <ferror@plt+0xd230>
  407784:	tbz	w0, #31, 4076a0 <ferror@plt+0x5350>
  407788:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40778c:	mov	x2, #0x10                  	// #16
  407790:	mov	x1, #0x1                   	// #1
  407794:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407798:	ldr	x3, [x3, #848]
  40779c:	add	x0, x0, #0x270
  4077a0:	stp	x23, x24, [sp, #48]
  4077a4:	stp	x25, x26, [sp, #64]
  4077a8:	str	x27, [sp, #80]
  4077ac:	bl	402180 <fwrite@plt>
  4077b0:	mov	w0, #0x1                   	// #1
  4077b4:	bl	401dc0 <exit@plt>
  4077b8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4077bc:	add	x0, x0, #0xff8
  4077c0:	bl	4022a0 <printf@plt>
  4077c4:	ldr	w0, [sp, #108]
  4077c8:	cmp	w0, #0x1
  4077cc:	b.eq	407818 <ferror@plt+0x54c8>  // b.none
  4077d0:	mov	w0, #0xa                   	// #10
  4077d4:	bl	4022e0 <putchar@plt>
  4077d8:	b	407680 <ferror@plt+0x5330>
  4077dc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4077e0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  4077e4:	add	x1, x1, #0xf0
  4077e8:	add	x0, x0, #0x30
  4077ec:	bl	4022a0 <printf@plt>
  4077f0:	b	407738 <ferror@plt+0x53e8>
  4077f4:	mov	x0, x25
  4077f8:	bl	409c00 <ferror@plt+0x78b0>
  4077fc:	ldp	x19, x20, [sp, #16]
  407800:	ldp	x21, x22, [sp, #32]
  407804:	ldp	x23, x24, [sp, #48]
  407808:	ldp	x25, x26, [sp, #64]
  40780c:	ldr	x27, [sp, #80]
  407810:	ldp	x29, x30, [sp], #112
  407814:	ret
  407818:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40781c:	add	x0, x0, #0x8
  407820:	bl	4022a0 <printf@plt>
  407824:	b	4077d0 <ferror@plt+0x5480>
  407828:	bl	409b10 <ferror@plt+0x77c0>
  40782c:	mov	x0, x24
  407830:	bl	409ba0 <ferror@plt+0x7850>
  407834:	mov	x1, x0
  407838:	mov	x0, x26
  40783c:	bl	409ba0 <ferror@plt+0x7850>
  407840:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  407844:	add	x0, x0, #0x40
  407848:	stp	x23, x24, [sp, #48]
  40784c:	stp	x25, x26, [sp, #64]
  407850:	str	x27, [sp, #80]
  407854:	bl	401de0 <perror@plt>
  407858:	mov	w0, #0x1                   	// #1
  40785c:	bl	401dc0 <exit@plt>
  407860:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  407864:	mov	x2, #0x11                  	// #17
  407868:	mov	x1, #0x1                   	// #1
  40786c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  407870:	ldr	x3, [x3, #848]
  407874:	add	x0, x0, #0x18
  407878:	stp	x23, x24, [sp, #48]
  40787c:	stp	x25, x26, [sp, #64]
  407880:	str	x27, [sp, #80]
  407884:	bl	402180 <fwrite@plt>
  407888:	mov	w0, #0x1                   	// #1
  40788c:	bl	401dc0 <exit@plt>
  407890:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407894:	add	x0, x0, #0x250
  407898:	stp	x23, x24, [sp, #48]
  40789c:	stp	x25, x26, [sp, #64]
  4078a0:	str	x27, [sp, #80]
  4078a4:	bl	401de0 <perror@plt>
  4078a8:	mov	w0, #0x1                   	// #1
  4078ac:	bl	401dc0 <exit@plt>
  4078b0:	mov	x2, x0
  4078b4:	stp	x29, x30, [sp, #-112]!
  4078b8:	mov	x29, sp
  4078bc:	ldrh	w3, [x2], #4
  4078c0:	add	x0, sp, #0x58
  4078c4:	stp	x19, x20, [sp, #16]
  4078c8:	sub	w3, w3, #0x4
  4078cc:	stp	x23, x24, [sp, #48]
  4078d0:	mov	w24, w1
  4078d4:	mov	w1, #0x2                   	// #2
  4078d8:	bl	410990 <ferror@plt+0xe640>
  4078dc:	ldr	x19, [sp, #96]
  4078e0:	cbz	x19, 407aa8 <ferror@plt+0x5758>
  4078e4:	ldrh	w20, [x19], #4
  4078e8:	mov	w2, #0x0                   	// #0
  4078ec:	sub	w20, w20, #0x4
  4078f0:	cmp	w20, #0x3
  4078f4:	b.le	407aa8 <ferror@plt+0x5758>
  4078f8:	adrp	x23, 412000 <ferror@plt+0xfcb0>
  4078fc:	add	x23, x23, #0x70
  407900:	stp	x21, x22, [sp, #32]
  407904:	adrp	x22, 427000 <ferror@plt+0x24cb0>
  407908:	add	x22, x22, #0x3f0
  40790c:	stp	x25, x26, [sp, #64]
  407910:	mov	w25, #0x21                  	// #33
  407914:	nop
  407918:	ldrh	w0, [x19]
  40791c:	cmp	w0, #0x3
  407920:	b.ls	407a9c <ferror@plt+0x574c>  // b.plast
  407924:	cmp	w0, w20
  407928:	b.gt	407a9c <ferror@plt+0x574c>
  40792c:	ldrh	w1, [x19, #2]
  407930:	cmp	w1, #0x1
  407934:	b.ne	407a84 <ferror@plt+0x5734>  // b.any
  407938:	ldr	w1, [x22]
  40793c:	add	x21, x19, #0x4
  407940:	cbz	w1, 407954 <ferror@plt+0x5604>
  407944:	ldrh	w3, [x19, #36]
  407948:	add	x21, x19, #0x4
  40794c:	cmp	w1, w3
  407950:	b.ne	407a84 <ferror@plt+0x5734>  // b.any
  407954:	ldrh	w1, [x21, #34]
  407958:	and	w1, w25, w1
  40795c:	cmp	w1, #0x1
  407960:	b.eq	407a84 <ferror@plt+0x5734>  // b.none
  407964:	cbnz	w2, 407ab8 <ferror@plt+0x5768>
  407968:	mov	x0, #0x0                   	// #0
  40796c:	bl	40cbb8 <ferror@plt+0xa868>
  407970:	mov	w0, w24
  407974:	bl	40bf90 <ferror@plt+0x9c40>
  407978:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40797c:	mov	x4, x0
  407980:	add	x3, x3, #0x60
  407984:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407988:	add	x2, x2, #0x308
  40798c:	mov	w1, #0x0                   	// #0
  407990:	mov	w0, #0x4                   	// #4
  407994:	bl	40d090 <ferror@plt+0xad40>
  407998:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40799c:	mov	w0, #0x2                   	// #2
  4079a0:	add	x1, x1, #0x68
  4079a4:	bl	40cc10 <ferror@plt+0xa8c0>
  4079a8:	mov	x0, #0x0                   	// #0
  4079ac:	bl	40cbb8 <ferror@plt+0xa868>
  4079b0:	ldrh	w4, [x21, #32]
  4079b4:	mov	x3, x23
  4079b8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4079bc:	mov	w1, #0x6                   	// #6
  4079c0:	add	x2, x2, #0xeb8
  4079c4:	mov	w0, #0x4                   	// #4
  4079c8:	bl	40cdf0 <ferror@plt+0xaaa0>
  4079cc:	ldrh	w26, [x21, #34]
  4079d0:	cbz	w26, 4079f8 <ferror@plt+0x56a8>
  4079d4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4079d8:	mov	w0, #0x2                   	// #2
  4079dc:	add	x1, x1, #0x288
  4079e0:	bl	40cc10 <ferror@plt+0xa8c0>
  4079e4:	tbnz	w26, #1, 407adc <ferror@plt+0x578c>
  4079e8:	tbnz	w26, #2, 407b00 <ferror@plt+0x57b0>
  4079ec:	mov	x1, #0x0                   	// #0
  4079f0:	mov	w0, #0x2                   	// #2
  4079f4:	bl	40cc88 <ferror@plt+0xa938>
  4079f8:	ldr	x4, [x21]
  4079fc:	mov	w1, #0x6                   	// #6
  407a00:	mov	w0, #0x4                   	// #4
  407a04:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  407a08:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  407a0c:	add	x3, x3, #0x90
  407a10:	add	x2, x2, #0xb8
  407a14:	bl	40cf78 <ferror@plt+0xac28>
  407a18:	ldr	x4, [x21, #8]
  407a1c:	adrp	x26, 412000 <ferror@plt+0xfcb0>
  407a20:	add	x26, x26, #0xc8
  407a24:	mov	w1, #0x6                   	// #6
  407a28:	mov	x3, x26
  407a2c:	mov	w0, #0x4                   	// #4
  407a30:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  407a34:	add	x2, x2, #0xd8
  407a38:	bl	40cf78 <ferror@plt+0xac28>
  407a3c:	ldr	x4, [x21, #16]
  407a40:	mov	w1, #0x6                   	// #6
  407a44:	mov	w0, #0x4                   	// #4
  407a48:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  407a4c:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  407a50:	add	x3, x3, #0xe8
  407a54:	add	x2, x2, #0x110
  407a58:	bl	40cf78 <ferror@plt+0xac28>
  407a5c:	ldr	x4, [x21, #24]
  407a60:	mov	x3, x26
  407a64:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  407a68:	add	x2, x2, #0x120
  407a6c:	mov	w0, #0x4                   	// #4
  407a70:	mov	w1, #0x6                   	// #6
  407a74:	bl	40cf78 <ferror@plt+0xac28>
  407a78:	bl	40cbf8 <ferror@plt+0xa8a8>
  407a7c:	ldrh	w0, [x19]
  407a80:	mov	w2, #0x1                   	// #1
  407a84:	add	w0, w0, #0x3
  407a88:	and	w0, w0, #0xfffffffc
  407a8c:	sub	w20, w20, w0
  407a90:	cmp	w20, #0x3
  407a94:	add	x19, x19, w0, uxtw
  407a98:	b.gt	407918 <ferror@plt+0x55c8>
  407a9c:	cbnz	w2, 407b24 <ferror@plt+0x57d4>
  407aa0:	ldp	x21, x22, [sp, #32]
  407aa4:	ldp	x25, x26, [sp, #64]
  407aa8:	ldp	x19, x20, [sp, #16]
  407aac:	ldp	x23, x24, [sp, #48]
  407ab0:	ldp	x29, x30, [sp], #112
  407ab4:	ret
  407ab8:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  407abc:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  407ac0:	add	x4, x4, #0x588
  407ac4:	add	x3, x3, #0x60
  407ac8:	mov	x2, #0x0                   	// #0
  407acc:	mov	w1, #0x6                   	// #6
  407ad0:	mov	w0, #0x1                   	// #1
  407ad4:	bl	40d090 <ferror@plt+0xad40>
  407ad8:	b	4079a8 <ferror@plt+0x5658>
  407adc:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  407ae0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407ae4:	add	x4, x4, #0x78
  407ae8:	add	x3, x3, #0xee8
  407aec:	mov	x2, #0x0                   	// #0
  407af0:	mov	w1, #0x6                   	// #6
  407af4:	mov	w0, #0x4                   	// #4
  407af8:	bl	40d090 <ferror@plt+0xad40>
  407afc:	tbz	w26, #2, 4079ec <ferror@plt+0x569c>
  407b00:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  407b04:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407b08:	add	x4, x4, #0x80
  407b0c:	add	x3, x3, #0xee8
  407b10:	mov	x2, #0x0                   	// #0
  407b14:	mov	w1, #0x6                   	// #6
  407b18:	mov	w0, #0x4                   	// #4
  407b1c:	bl	40d090 <ferror@plt+0xad40>
  407b20:	b	4079ec <ferror@plt+0x569c>
  407b24:	mov	x1, #0x0                   	// #0
  407b28:	mov	w0, #0x2                   	// #2
  407b2c:	bl	40cc88 <ferror@plt+0xa938>
  407b30:	bl	40cbf8 <ferror@plt+0xa8a8>
  407b34:	ldp	x19, x20, [sp, #16]
  407b38:	ldp	x21, x22, [sp, #32]
  407b3c:	ldp	x23, x24, [sp, #48]
  407b40:	ldp	x25, x26, [sp, #64]
  407b44:	ldp	x29, x30, [sp], #112
  407b48:	ret
  407b4c:	nop
  407b50:	stp	x29, x30, [sp, #-80]!
  407b54:	mov	x29, sp
  407b58:	ldr	w3, [x0]
  407b5c:	subs	w3, w3, #0x1c
  407b60:	b.mi	407be0 <ferror@plt+0x5890>  // b.first
  407b64:	stp	x19, x20, [sp, #16]
  407b68:	mov	x19, x0
  407b6c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407b70:	mov	x20, x1
  407b74:	ldr	w1, [x0, #1012]
  407b78:	cbz	w1, 407b98 <ferror@plt+0x5848>
  407b7c:	ldr	w2, [x19, #20]
  407b80:	mov	w0, #0x0                   	// #0
  407b84:	cmp	w1, w2
  407b88:	b.eq	407b98 <ferror@plt+0x5848>  // b.none
  407b8c:	ldp	x19, x20, [sp, #16]
  407b90:	ldp	x29, x30, [sp], #80
  407b94:	ret
  407b98:	add	x2, x19, #0x1c
  407b9c:	add	x0, sp, #0x20
  407ba0:	mov	w1, #0x5                   	// #5
  407ba4:	bl	410990 <ferror@plt+0xe640>
  407ba8:	ldr	x0, [sp, #48]
  407bac:	cbz	x0, 407bb8 <ferror@plt+0x5868>
  407bb0:	ldr	w1, [x19, #20]
  407bb4:	bl	4078b0 <ferror@plt+0x5560>
  407bb8:	ldr	x0, [sp, #56]
  407bbc:	cbz	x0, 407bc8 <ferror@plt+0x5878>
  407bc0:	ldr	w1, [x19, #20]
  407bc4:	bl	4078b0 <ferror@plt+0x5560>
  407bc8:	mov	x0, x20
  407bcc:	bl	4021a0 <fflush@plt>
  407bd0:	ldp	x19, x20, [sp, #16]
  407bd4:	mov	w0, #0x0                   	// #0
  407bd8:	ldp	x29, x30, [sp], #80
  407bdc:	ret
  407be0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407be4:	mov	w2, w3
  407be8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407bec:	add	x1, x1, #0x2b8
  407bf0:	ldr	x0, [x0, #848]
  407bf4:	bl	402320 <fprintf@plt>
  407bf8:	mov	w0, #0xffffffff            	// #-1
  407bfc:	b	407bd8 <ferror@plt+0x5888>
  407c00:	sub	sp, sp, #0x4a0
  407c04:	stp	x29, x30, [sp]
  407c08:	mov	x29, sp
  407c0c:	stp	x19, x20, [sp, #16]
  407c10:	mov	w20, w1
  407c14:	mov	x19, x2
  407c18:	mov	w1, #0x0                   	// #0
  407c1c:	mov	x2, #0x420                 	// #1056
  407c20:	stp	x21, x22, [sp, #32]
  407c24:	mov	w21, w0
  407c28:	add	x0, sp, #0x80
  407c2c:	bl	401f80 <memset@plt>
  407c30:	stp	wzr, wzr, [sp, #120]
  407c34:	mov	w2, #0x20                  	// #32
  407c38:	mov	w1, #0x1                   	// #1
  407c3c:	mov	w0, #0x7                   	// #7
  407c40:	str	w2, [sp, #128]
  407c44:	strh	w21, [sp, #132]
  407c48:	cmp	w20, #0x0
  407c4c:	strh	w1, [sp, #134]
  407c50:	strb	w0, [sp, #144]
  407c54:	b.le	408174 <ferror@plt+0x5e24>
  407c58:	mov	w0, #0xffffffff            	// #-1
  407c5c:	adrp	x22, 411000 <ferror@plt+0xecb0>
  407c60:	mov	w21, w0
  407c64:	add	x22, x22, #0xe0
  407c68:	stp	x23, x24, [sp, #48]
  407c6c:	adrp	x24, 411000 <ferror@plt+0xecb0>
  407c70:	add	x24, x24, #0xeb8
  407c74:	stp	x27, x28, [sp, #80]
  407c78:	adrp	x28, 411000 <ferror@plt+0xecb0>
  407c7c:	add	x28, x28, #0x150
  407c80:	mov	w27, #0x0                   	// #0
  407c84:	stp	x25, x26, [sp, #64]
  407c88:	mov	w26, #0x0                   	// #0
  407c8c:	mov	x25, #0x0                   	// #0
  407c90:	stp	w0, wzr, [sp, #100]
  407c94:	nop
  407c98:	ldr	x23, [x19]
  407c9c:	mov	x1, x22
  407ca0:	mov	x0, x23
  407ca4:	bl	4020a0 <strcmp@plt>
  407ca8:	cbnz	w0, 407da4 <ferror@plt+0x5a54>
  407cac:	cmp	w20, #0x1
  407cb0:	b.eq	408198 <ferror@plt+0x5e48>  // b.none
  407cb4:	sub	w20, w20, #0x2
  407cb8:	add	x19, x19, #0x10
  407cbc:	ldur	x25, [x19, #-8]
  407cc0:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407cc4:	cmp	x25, #0x0
  407cc8:	ccmn	w21, #0x1, #0x4, ne  // ne = any
  407ccc:	b.eq	408168 <ferror@plt+0x5e18>  // b.none
  407cd0:	mov	x0, x25
  407cd4:	bl	40c118 <ferror@plt+0x9dc8>
  407cd8:	str	w0, [sp, #148]
  407cdc:	cbz	w0, 408228 <ferror@plt+0x5ed8>
  407ce0:	cmp	w21, #0xfff
  407ce4:	b.gt	4081fc <ferror@plt+0x5eac>
  407ce8:	tbz	w26, #3, 407d04 <ferror@plt+0x59b4>
  407cec:	ldr	w0, [sp, #100]
  407cf0:	cmp	w0, #0xfff
  407cf4:	ccmn	w0, #0x1, #0x4, le
  407cf8:	ccmp	w21, w0, #0x0, ne  // ne = any
  407cfc:	b.ge	40819c <ferror@plt+0x5e4c>  // b.tcont
  407d00:	tbnz	w26, #1, 4081cc <ferror@plt+0x5e7c>
  407d04:	add	x0, sp, #0x80
  407d08:	mov	w2, #0x1a                  	// #26
  407d0c:	mov	w1, #0x420                 	// #1056
  407d10:	bl	410598 <ferror@plt+0xe248>
  407d14:	mov	x19, x0
  407d18:	cbnz	w27, 408068 <ferror@plt+0x5d18>
  407d1c:	ldr	w0, [sp, #104]
  407d20:	and	w21, w21, #0xffff
  407d24:	cbz	w0, 407f98 <ferror@plt+0x5c48>
  407d28:	ldr	w23, [sp, #100]
  407d2c:	mov	w2, #0x3                   	// #3
  407d30:	ldr	w20, [sp, #120]
  407d34:	mov	w1, #0x420                 	// #1056
  407d38:	cmn	w23, #0x1
  407d3c:	b.eq	407d4c <ferror@plt+0x59fc>  // b.none
  407d40:	sub	w0, w23, w21
  407d44:	cmp	w0, #0x0
  407d48:	b.gt	408098 <ferror@plt+0x5d48>
  407d4c:	add	x0, sp, #0x80
  407d50:	bl	410598 <ferror@plt+0xe248>
  407d54:	mov	w3, w20
  407d58:	mov	w2, #0x1                   	// #1
  407d5c:	mov	w1, #0x420                 	// #1056
  407d60:	mov	x20, x0
  407d64:	add	x0, sp, #0x80
  407d68:	bl	410448 <ferror@plt+0xe0f8>
  407d6c:	mov	w3, w21
  407d70:	add	x0, sp, #0x80
  407d74:	mov	w2, #0x2                   	// #2
  407d78:	mov	w1, #0x420                 	// #1056
  407d7c:	bl	410428 <ferror@plt+0xe0d8>
  407d80:	mov	w3, #0x0                   	// #0
  407d84:	mov	w2, #0x3                   	// #3
  407d88:	add	x0, sp, #0x80
  407d8c:	mov	w1, #0x420                 	// #1056
  407d90:	bl	410428 <ferror@plt+0xe0d8>
  407d94:	mov	x1, x20
  407d98:	add	x0, sp, #0x80
  407d9c:	bl	4105d0 <ferror@plt+0xe280>
  407da0:	b	407ff0 <ferror@plt+0x5ca0>
  407da4:	mov	x1, x24
  407da8:	mov	x0, x23
  407dac:	bl	4020a0 <strcmp@plt>
  407db0:	cbnz	w0, 407e20 <ferror@plt+0x5ad0>
  407db4:	cmp	w20, #0x1
  407db8:	b.eq	408198 <ferror@plt+0x5e48>  // b.none
  407dbc:	ldr	x23, [x19, #8]
  407dc0:	sub	w20, w20, #0x2
  407dc4:	add	x21, x19, #0x10
  407dc8:	mov	w1, #0x2d                  	// #45
  407dcc:	mov	x0, x23
  407dd0:	bl	402160 <strchr@plt>
  407dd4:	cbz	x0, 407e6c <ferror@plt+0x5b1c>
  407dd8:	mov	x23, x0
  407ddc:	mov	w2, #0xa                   	// #10
  407de0:	mov	x1, #0x0                   	// #0
  407de4:	orr	w26, w26, #0x8
  407de8:	strb	wzr, [x23], #1
  407dec:	ldr	x0, [x19, #8]
  407df0:	mov	x19, x21
  407df4:	bl	4020c0 <strtol@plt>
  407df8:	mov	x21, x0
  407dfc:	mov	w2, #0xa                   	// #10
  407e00:	mov	x0, x23
  407e04:	mov	x1, #0x0                   	// #0
  407e08:	bl	4020c0 <strtol@plt>
  407e0c:	sxth	w0, w0
  407e10:	str	w0, [sp, #100]
  407e14:	sxth	w21, w21
  407e18:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407e1c:	b	407cc4 <ferror@plt+0x5974>
  407e20:	mov	x1, x28
  407e24:	mov	x0, x23
  407e28:	bl	4020a0 <strcmp@plt>
  407e2c:	cbnz	w0, 407e44 <ferror@plt+0x5af4>
  407e30:	orr	w27, w27, #0x2
  407e34:	sub	w20, w20, #0x1
  407e38:	add	x19, x19, #0x8
  407e3c:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407e40:	b	407cc4 <ferror@plt+0x5974>
  407e44:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407e48:	mov	x0, x23
  407e4c:	add	x1, x1, #0x158
  407e50:	bl	4020a0 <strcmp@plt>
  407e54:	cbnz	w0, 407e8c <ferror@plt+0x5b3c>
  407e58:	orr	w27, w27, #0x1
  407e5c:	sub	w20, w20, #0x1
  407e60:	add	x19, x19, #0x8
  407e64:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407e68:	b	407cc4 <ferror@plt+0x5974>
  407e6c:	mov	x0, x23
  407e70:	mov	x19, x21
  407e74:	mov	w2, #0xa                   	// #10
  407e78:	mov	x1, #0x0                   	// #0
  407e7c:	bl	4020c0 <strtol@plt>
  407e80:	sxth	w21, w0
  407e84:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407e88:	b	407cc4 <ferror@plt+0x5974>
  407e8c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  407e90:	mov	x0, x23
  407e94:	add	x1, x1, #0x160
  407e98:	bl	4020a0 <strcmp@plt>
  407e9c:	cbnz	w0, 407eb4 <ferror@plt+0x5b64>
  407ea0:	orr	w26, w26, #0x2
  407ea4:	sub	w20, w20, #0x1
  407ea8:	add	x19, x19, #0x8
  407eac:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407eb0:	b	407cc4 <ferror@plt+0x5974>
  407eb4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  407eb8:	mov	x0, x23
  407ebc:	add	x1, x1, #0x168
  407ec0:	bl	4020a0 <strcmp@plt>
  407ec4:	cbnz	w0, 407edc <ferror@plt+0x5b8c>
  407ec8:	orr	w26, w26, #0x4
  407ecc:	sub	w20, w20, #0x1
  407ed0:	add	x19, x19, #0x8
  407ed4:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407ed8:	b	407cc4 <ferror@plt+0x5974>
  407edc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  407ee0:	mov	x0, x23
  407ee4:	add	x1, x1, #0x178
  407ee8:	bl	4020a0 <strcmp@plt>
  407eec:	cbnz	w0, 408034 <ferror@plt+0x5ce4>
  407ef0:	cmp	w20, #0x1
  407ef4:	b.eq	408198 <ferror@plt+0x5e48>  // b.none
  407ef8:	ldr	x0, [x19, #8]
  407efc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  407f00:	add	x1, x1, #0x10
  407f04:	bl	409dd8 <ferror@plt+0x7a88>
  407f08:	tst	w0, #0xff
  407f0c:	b.ne	408254 <ferror@plt+0x5f04>  // b.any
  407f10:	cmp	w20, #0x2
  407f14:	b.eq	408198 <ferror@plt+0x5e48>  // b.none
  407f18:	ldr	x23, [x19, #16]
  407f1c:	mov	w1, #0x2d                  	// #45
  407f20:	mov	x0, x23
  407f24:	bl	402160 <strchr@plt>
  407f28:	mov	x3, x0
  407f2c:	cbz	x0, 408134 <ferror@plt+0x5de4>
  407f30:	strb	wzr, [x0]
  407f34:	mov	w2, #0x0                   	// #0
  407f38:	add	x0, sp, #0x78
  407f3c:	str	x3, [sp, #104]
  407f40:	ldr	x1, [x19, #16]
  407f44:	bl	409038 <ferror@plt+0x6ce8>
  407f48:	cbnz	w0, 408158 <ferror@plt+0x5e08>
  407f4c:	ldr	w0, [sp, #120]
  407f50:	mov	w23, #0xffffff              	// #16777215
  407f54:	ldr	x3, [sp, #104]
  407f58:	cmp	w0, w23
  407f5c:	b.hi	408158 <ferror@plt+0x5e08>  // b.pmore
  407f60:	add	x1, x3, #0x1
  407f64:	add	x0, sp, #0x7c
  407f68:	mov	w2, #0x0                   	// #0
  407f6c:	bl	409038 <ferror@plt+0x6ce8>
  407f70:	cbnz	w0, 408158 <ferror@plt+0x5e08>
  407f74:	ldr	w0, [sp, #124]
  407f78:	cmp	w0, w23
  407f7c:	b.hi	408158 <ferror@plt+0x5e08>  // b.pmore
  407f80:	mov	w0, #0x1                   	// #1
  407f84:	str	w0, [sp, #104]
  407f88:	sub	w20, w20, #0x3
  407f8c:	add	x19, x19, #0x18
  407f90:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  407f94:	b	407cc4 <ferror@plt+0x5974>
  407f98:	ldr	w20, [sp, #100]
  407f9c:	add	x3, sp, #0x70
  407fa0:	strh	w26, [sp, #112]
  407fa4:	add	x0, sp, #0x80
  407fa8:	strh	w21, [sp, #114]
  407fac:	cmn	w20, #0x1
  407fb0:	mov	w4, #0x4                   	// #4
  407fb4:	mov	w2, #0x2                   	// #2
  407fb8:	mov	w1, #0x420                 	// #1056
  407fbc:	b.eq	408090 <ferror@plt+0x5d40>  // b.none
  407fc0:	bl	410358 <ferror@plt+0xe008>
  407fc4:	strh	w20, [sp, #114]
  407fc8:	ldrh	w5, [sp, #112]
  407fcc:	add	x3, sp, #0x70
  407fd0:	add	x0, sp, #0x80
  407fd4:	mov	w4, #0x4                   	// #4
  407fd8:	and	w5, w5, #0xfffffff7
  407fdc:	mov	w2, #0x2                   	// #2
  407fe0:	orr	w5, w5, #0x10
  407fe4:	mov	w1, #0x420                 	// #1056
  407fe8:	strh	w5, [sp, #112]
  407fec:	bl	410358 <ferror@plt+0xe008>
  407ff0:	mov	x1, x19
  407ff4:	add	x0, sp, #0x80
  407ff8:	bl	4105d0 <ferror@plt+0xe280>
  407ffc:	add	x1, sp, #0x80
  408000:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408004:	mov	x2, #0x0                   	// #0
  408008:	add	x0, x0, #0x308
  40800c:	bl	40f960 <ferror@plt+0xd610>
  408010:	asr	w0, w0, #31
  408014:	ldp	x23, x24, [sp, #48]
  408018:	ldp	x25, x26, [sp, #64]
  40801c:	ldp	x27, x28, [sp, #80]
  408020:	ldp	x29, x30, [sp]
  408024:	ldp	x19, x20, [sp, #16]
  408028:	ldp	x21, x22, [sp, #32]
  40802c:	add	sp, sp, #0x4a0
  408030:	ret
  408034:	mov	x0, x23
  408038:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40803c:	add	x1, x1, #0xda0
  408040:	bl	409dd8 <ferror@plt+0x7a88>
  408044:	add	x1, x19, #0x8
  408048:	tst	w0, #0xff
  40804c:	sub	w0, w20, #0x1
  408050:	b.ne	408080 <ferror@plt+0x5d30>  // b.any
  408054:	cbz	w0, 408198 <ferror@plt+0x5e48>
  408058:	sub	w20, w20, #0x2
  40805c:	add	x19, x19, #0x10
  408060:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  408064:	b	407cc4 <ferror@plt+0x5974>
  408068:	mov	w3, w27
  40806c:	add	x0, sp, #0x80
  408070:	mov	w2, #0x0                   	// #0
  408074:	mov	w1, #0x420                 	// #1056
  408078:	bl	410428 <ferror@plt+0xe0d8>
  40807c:	b	407d1c <ferror@plt+0x59cc>
  408080:	mov	x19, x1
  408084:	mov	w20, w0
  408088:	cbnz	w20, 407c98 <ferror@plt+0x5948>
  40808c:	b	407cc4 <ferror@plt+0x5974>
  408090:	bl	410358 <ferror@plt+0xe008>
  408094:	b	407ff0 <ferror@plt+0x5ca0>
  408098:	ldr	w24, [sp, #124]
  40809c:	add	x0, sp, #0x80
  4080a0:	bl	410598 <ferror@plt+0xe248>
  4080a4:	mov	x22, x0
  4080a8:	mov	w3, w20
  4080ac:	mov	w2, #0x1                   	// #1
  4080b0:	mov	w1, #0x420                 	// #1056
  4080b4:	add	x0, sp, #0x80
  4080b8:	bl	410448 <ferror@plt+0xe0f8>
  4080bc:	mov	w3, w21
  4080c0:	mov	w2, #0x2                   	// #2
  4080c4:	mov	w1, #0x420                 	// #1056
  4080c8:	add	x0, sp, #0x80
  4080cc:	bl	410428 <ferror@plt+0xe0d8>
  4080d0:	mov	w3, #0x8                   	// #8
  4080d4:	mov	w2, #0x3                   	// #3
  4080d8:	mov	w1, #0x420                 	// #1056
  4080dc:	add	x0, sp, #0x80
  4080e0:	bl	410428 <ferror@plt+0xe0d8>
  4080e4:	mov	x1, x22
  4080e8:	add	x0, sp, #0x80
  4080ec:	bl	4105d0 <ferror@plt+0xe280>
  4080f0:	mov	w2, #0x3                   	// #3
  4080f4:	mov	w1, #0x420                 	// #1056
  4080f8:	add	x0, sp, #0x80
  4080fc:	bl	410598 <ferror@plt+0xe248>
  408100:	mov	w3, w24
  408104:	mov	w2, #0x1                   	// #1
  408108:	mov	w1, #0x420                 	// #1056
  40810c:	mov	x20, x0
  408110:	add	x0, sp, #0x80
  408114:	bl	410448 <ferror@plt+0xe0f8>
  408118:	mov	w3, w23
  40811c:	add	x0, sp, #0x80
  408120:	mov	w2, #0x2                   	// #2
  408124:	mov	w1, #0x420                 	// #1056
  408128:	bl	410428 <ferror@plt+0xe0d8>
  40812c:	mov	w3, #0x10                  	// #16
  408130:	b	407d84 <ferror@plt+0x5a34>
  408134:	mov	x1, x23
  408138:	add	x0, sp, #0x78
  40813c:	mov	w2, #0x0                   	// #0
  408140:	bl	409038 <ferror@plt+0x6ce8>
  408144:	cbnz	w0, 408158 <ferror@plt+0x5e08>
  408148:	ldr	w1, [sp, #120]
  40814c:	mov	w0, #0xffffff              	// #16777215
  408150:	cmp	w1, w0
  408154:	b.ls	407f80 <ferror@plt+0x5c30>  // b.plast
  408158:	ldr	x1, [x19, #16]
  40815c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  408160:	add	x0, x0, #0x188
  408164:	bl	409b70 <ferror@plt+0x7820>
  408168:	ldp	x23, x24, [sp, #48]
  40816c:	ldp	x25, x26, [sp, #64]
  408170:	ldp	x27, x28, [sp, #80]
  408174:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  408178:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40817c:	mov	x2, #0x2b                  	// #43
  408180:	ldr	x3, [x1, #848]
  408184:	add	x0, x0, #0x130
  408188:	mov	x1, #0x1                   	// #1
  40818c:	bl	402180 <fwrite@plt>
  408190:	mov	w0, #0xffffffff            	// #-1
  408194:	b	408020 <ferror@plt+0x5cd0>
  408198:	bl	409b10 <ferror@plt+0x77c0>
  40819c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4081a0:	ldr	w3, [sp, #100]
  4081a4:	mov	w2, w21
  4081a8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4081ac:	ldr	x0, [x0, #848]
  4081b0:	add	x1, x1, #0x1c8
  4081b4:	bl	402320 <fprintf@plt>
  4081b8:	mov	w0, #0xffffffff            	// #-1
  4081bc:	ldp	x23, x24, [sp, #48]
  4081c0:	ldp	x25, x26, [sp, #64]
  4081c4:	ldp	x27, x28, [sp, #80]
  4081c8:	b	408020 <ferror@plt+0x5cd0>
  4081cc:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4081d0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  4081d4:	mov	x2, #0x2b                  	// #43
  4081d8:	add	x0, x0, #0x1e8
  4081dc:	ldr	x3, [x1, #848]
  4081e0:	mov	x1, #0x1                   	// #1
  4081e4:	bl	402180 <fwrite@plt>
  4081e8:	mov	w0, #0xffffffff            	// #-1
  4081ec:	ldp	x23, x24, [sp, #48]
  4081f0:	ldp	x25, x26, [sp, #64]
  4081f4:	ldp	x27, x28, [sp, #80]
  4081f8:	b	408020 <ferror@plt+0x5cd0>
  4081fc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408200:	mov	w2, w21
  408204:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408208:	add	x1, x1, #0x1b0
  40820c:	ldr	x0, [x0, #848]
  408210:	bl	402320 <fprintf@plt>
  408214:	mov	w0, #0xffffffff            	// #-1
  408218:	ldp	x23, x24, [sp, #48]
  40821c:	ldp	x25, x26, [sp, #64]
  408220:	ldp	x27, x28, [sp, #80]
  408224:	b	408020 <ferror@plt+0x5cd0>
  408228:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40822c:	mov	x2, x25
  408230:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408234:	add	x1, x1, #0x230
  408238:	ldr	x0, [x0, #848]
  40823c:	bl	402320 <fprintf@plt>
  408240:	mov	w0, #0xffffffff            	// #-1
  408244:	ldp	x23, x24, [sp, #48]
  408248:	ldp	x25, x26, [sp, #64]
  40824c:	ldp	x27, x28, [sp, #80]
  408250:	b	408020 <ferror@plt+0x5cd0>
  408254:	ldr	x1, [x19, #8]
  408258:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40825c:	add	x0, x0, #0x198
  408260:	bl	409b70 <ferror@plt+0x7820>
  408264:	nop
  408268:	stp	x29, x30, [sp, #-144]!
  40826c:	mov	x29, sp
  408270:	stp	x19, x20, [sp, #16]
  408274:	mov	x19, x0
  408278:	mov	x0, #0x0                   	// #0
  40827c:	stp	x21, x22, [sp, #32]
  408280:	mov	w21, w1
  408284:	ldrh	w20, [x19], #4
  408288:	stp	x23, x24, [sp, #48]
  40828c:	bl	40cbb8 <ferror@plt+0xa868>
  408290:	mov	w0, w21
  408294:	adrp	x24, 411000 <ferror@plt+0xecb0>
  408298:	bl	40bf90 <ferror@plt+0x9c40>
  40829c:	add	x24, x24, #0x9a8
  4082a0:	mov	x4, x0
  4082a4:	mov	x3, x24
  4082a8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4082ac:	add	x2, x2, #0x308
  4082b0:	mov	w1, #0x0                   	// #0
  4082b4:	mov	w0, #0x4                   	// #4
  4082b8:	bl	40d090 <ferror@plt+0xad40>
  4082bc:	sub	w20, w20, #0x4
  4082c0:	mov	w0, #0x2                   	// #2
  4082c4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4082c8:	add	x1, x1, #0x68
  4082cc:	bl	40cc10 <ferror@plt+0xa8c0>
  4082d0:	cmp	w20, #0x3
  4082d4:	b.le	40835c <ferror@plt+0x600c>
  4082d8:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  4082dc:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  4082e0:	add	x21, x21, #0x3f0
  4082e4:	add	x22, x22, #0xe48
  4082e8:	mov	w23, #0x0                   	// #0
  4082ec:	str	x25, [sp, #64]
  4082f0:	ldrh	w1, [x19]
  4082f4:	cmp	w1, #0x3
  4082f8:	b.ls	408358 <ferror@plt+0x6008>  // b.plast
  4082fc:	cmp	w1, w20
  408300:	b.gt	408358 <ferror@plt+0x6008>
  408304:	ldrh	w0, [x19, #2]
  408308:	cmp	w0, #0x2
  40830c:	b.ne	408340 <ferror@plt+0x5ff0>  // b.any
  408310:	ldrh	w0, [x19, #4]
  408314:	ldrh	w3, [x19, #6]
  408318:	ldr	w2, [x21]
  40831c:	tbnz	w0, #4, 408380 <ferror@plt+0x6030>
  408320:	cbz	w2, 408440 <ferror@plt+0x60f0>
  408324:	cmp	w3, w2
  408328:	b.hi	408358 <ferror@plt+0x6008>  // b.pmore
  40832c:	mov	w23, w3
  408330:	tbnz	w0, #3, 408340 <ferror@plt+0x5ff0>
  408334:	cmp	w3, w2
  408338:	b.cs	408388 <ferror@plt+0x6038>  // b.hs, b.nlast
  40833c:	nop
  408340:	add	w1, w1, #0x3
  408344:	and	w1, w1, #0xfffffffc
  408348:	sub	w20, w20, w1
  40834c:	cmp	w20, #0x3
  408350:	add	x19, x19, w1, uxtw
  408354:	b.gt	4082f0 <ferror@plt+0x5fa0>
  408358:	ldr	x25, [sp, #64]
  40835c:	mov	x1, #0x0                   	// #0
  408360:	mov	w0, #0x2                   	// #2
  408364:	bl	40cc88 <ferror@plt+0xa938>
  408368:	bl	40cbf8 <ferror@plt+0xa8a8>
  40836c:	ldp	x19, x20, [sp, #16]
  408370:	ldp	x21, x22, [sp, #32]
  408374:	ldp	x23, x24, [sp, #48]
  408378:	ldp	x29, x30, [sp], #144
  40837c:	ret
  408380:	cbnz	w2, 408330 <ferror@plt+0x5fe0>
  408384:	tbnz	w0, #3, 408340 <ferror@plt+0x5ff0>
  408388:	mov	x0, #0x0                   	// #0
  40838c:	bl	40cbb8 <ferror@plt+0xa868>
  408390:	mov	x3, x22
  408394:	ldrh	w25, [x19, #6]
  408398:	mov	x1, #0x40                  	// #64
  40839c:	add	x0, sp, #0x50
  4083a0:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  4083a4:	add	x2, x2, #0x218
  4083a8:	bl	401ec0 <snprintf@plt>
  4083ac:	mov	w4, w23
  4083b0:	mov	x2, x22
  4083b4:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  4083b8:	mov	w1, #0x6                   	// #6
  4083bc:	add	x3, x3, #0x220
  4083c0:	mov	w0, #0x4                   	// #4
  4083c4:	bl	40ce58 <ferror@plt+0xab08>
  4083c8:	cmp	w23, w25
  4083cc:	b.eq	4083ec <ferror@plt+0x609c>  // b.none
  4083d0:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  4083d4:	mov	w4, w25
  4083d8:	add	x2, sp, #0x50
  4083dc:	add	x3, x3, #0x228
  4083e0:	mov	w1, #0x6                   	// #6
  4083e4:	mov	w0, #0x4                   	// #4
  4083e8:	bl	40ce58 <ferror@plt+0xab08>
  4083ec:	ldrh	w25, [x19, #4]
  4083f0:	cbz	w25, 408418 <ferror@plt+0x60c8>
  4083f4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4083f8:	mov	w0, #0x2                   	// #2
  4083fc:	add	x1, x1, #0x288
  408400:	bl	40cc10 <ferror@plt+0xa8c0>
  408404:	tbnz	w25, #1, 408448 <ferror@plt+0x60f8>
  408408:	tbnz	w25, #2, 40846c <ferror@plt+0x611c>
  40840c:	mov	x1, #0x0                   	// #0
  408410:	mov	w0, #0x2                   	// #2
  408414:	bl	40cc88 <ferror@plt+0xa938>
  408418:	bl	40cbf8 <ferror@plt+0xa8a8>
  40841c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408420:	mov	w1, #0x6                   	// #6
  408424:	mov	x3, x24
  408428:	mov	x2, #0x0                   	// #0
  40842c:	ldr	x4, [x0, #832]
  408430:	mov	w0, #0x1                   	// #1
  408434:	bl	40d090 <ferror@plt+0xad40>
  408438:	ldrh	w1, [x19]
  40843c:	b	408340 <ferror@plt+0x5ff0>
  408440:	mov	w23, w3
  408444:	b	408384 <ferror@plt+0x6034>
  408448:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  40844c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  408450:	add	x4, x4, #0x78
  408454:	add	x3, x3, #0xee8
  408458:	mov	x2, #0x0                   	// #0
  40845c:	mov	w1, #0x6                   	// #6
  408460:	mov	w0, #0x4                   	// #4
  408464:	bl	40d090 <ferror@plt+0xad40>
  408468:	tbz	w25, #2, 40840c <ferror@plt+0x60bc>
  40846c:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  408470:	adrp	x3, 411000 <ferror@plt+0xecb0>
  408474:	add	x4, x4, #0x80
  408478:	add	x3, x3, #0xee8
  40847c:	mov	x2, #0x0                   	// #0
  408480:	mov	w1, #0x6                   	// #6
  408484:	mov	w0, #0x4                   	// #4
  408488:	bl	40d090 <ferror@plt+0xad40>
  40848c:	b	40840c <ferror@plt+0x60bc>
  408490:	sub	sp, sp, #0x280
  408494:	stp	x29, x30, [sp]
  408498:	mov	x29, sp
  40849c:	ldrh	w3, [x0, #4]
  4084a0:	stp	x19, x20, [sp, #16]
  4084a4:	mov	x19, x0
  4084a8:	ldr	w2, [x0]
  4084ac:	cmp	w3, #0x10
  4084b0:	b.ne	40864c <ferror@plt+0x62fc>  // b.any
  4084b4:	subs	w3, w2, #0x20
  4084b8:	b.mi	408888 <ferror@plt+0x6538>  // b.first
  4084bc:	ldrb	w0, [x0, #16]
  4084c0:	cmp	w0, #0x7
  4084c4:	b.eq	4084dc <ferror@plt+0x618c>  // b.none
  4084c8:	mov	w0, #0x0                   	// #0
  4084cc:	ldp	x29, x30, [sp]
  4084d0:	ldp	x19, x20, [sp, #16]
  4084d4:	add	sp, sp, #0x280
  4084d8:	ret
  4084dc:	stp	x21, x22, [sp, #32]
  4084e0:	adrp	x22, 427000 <ferror@plt+0x24cb0>
  4084e4:	add	x20, x22, #0x3f0
  4084e8:	mov	x21, x1
  4084ec:	ldr	w0, [x20, #4]
  4084f0:	cbz	w0, 408508 <ferror@plt+0x61b8>
  4084f4:	ldr	w1, [x19, #20]
  4084f8:	cmp	w0, w1
  4084fc:	b.eq	408508 <ferror@plt+0x61b8>  // b.none
  408500:	ldp	x21, x22, [sp, #32]
  408504:	b	4084c8 <ferror@plt+0x6178>
  408508:	add	x2, x19, #0x20
  40850c:	add	x0, sp, #0xd0
  408510:	mov	w1, #0x35                  	// #53
  408514:	bl	410990 <ferror@plt+0xe640>
  408518:	ldr	x0, [sp, #416]
  40851c:	cbz	x0, 4087bc <ferror@plt+0x646c>
  408520:	ldr	w1, [x21]
  408524:	cbz	w1, 4087a4 <ferror@plt+0x6454>
  408528:	cmp	w1, #0x1
  40852c:	b.ne	40873c <ferror@plt+0x63ec>  // b.any
  408530:	stp	x25, x26, [sp, #64]
  408534:	mov	x26, x0
  408538:	ldr	w19, [x19, #20]
  40853c:	mov	x0, #0x0                   	// #0
  408540:	stp	x23, x24, [sp, #48]
  408544:	mov	w25, #0x0                   	// #0
  408548:	stp	x27, x28, [sp, #80]
  40854c:	mov	w24, #0x0                   	// #0
  408550:	ldrh	w27, [x26], #4
  408554:	bl	40cbb8 <ferror@plt+0xa868>
  408558:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  40855c:	mov	w0, w19
  408560:	adrp	x19, 411000 <ferror@plt+0xecb0>
  408564:	bl	40bf90 <ferror@plt+0x9c40>
  408568:	add	x19, x19, #0x9a8
  40856c:	mov	x4, x0
  408570:	mov	x3, x19
  408574:	adrp	x2, 411000 <ferror@plt+0xecb0>
  408578:	add	x2, x2, #0x308
  40857c:	mov	w1, #0x0                   	// #0
  408580:	mov	w0, #0x4                   	// #4
  408584:	bl	40d090 <ferror@plt+0xad40>
  408588:	sub	w27, w27, #0x4
  40858c:	mov	w0, #0x2                   	// #2
  408590:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408594:	add	x1, x1, #0x260
  408598:	bl	40cc10 <ferror@plt+0xa8c0>
  40859c:	cmp	w27, #0x3
  4085a0:	b.le	408784 <ferror@plt+0x6434>
  4085a4:	adrp	x23, 410000 <ferror@plt+0xdcb0>
  4085a8:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  4085ac:	add	x23, x23, #0xe48
  4085b0:	add	x0, x22, #0x218
  4085b4:	str	x0, [sp, #96]
  4085b8:	b	4085d4 <ferror@plt+0x6284>
  4085bc:	add	w3, w3, #0x3
  4085c0:	and	w3, w3, #0xfffffffc
  4085c4:	sub	w27, w27, w3
  4085c8:	cmp	w27, #0x3
  4085cc:	add	x26, x26, w3, uxtw
  4085d0:	b.le	408784 <ferror@plt+0x6434>
  4085d4:	ldrh	w3, [x26]
  4085d8:	cmp	w3, #0x3
  4085dc:	b.ls	408784 <ferror@plt+0x6434>  // b.plast
  4085e0:	cmp	w3, w27
  4085e4:	b.gt	408784 <ferror@plt+0x6434>
  4085e8:	ldrh	w1, [x26, #2]
  4085ec:	cmp	w1, #0x3
  4085f0:	b.ne	4085bc <ferror@plt+0x626c>  // b.any
  4085f4:	sub	w3, w3, #0x4
  4085f8:	add	x2, x26, #0x4
  4085fc:	add	x0, sp, #0x70
  408600:	bl	410990 <ferror@plt+0xe640>
  408604:	ldr	x0, [sp, #128]
  408608:	cbz	x0, 408644 <ferror@plt+0x62f4>
  40860c:	ldr	x1, [sp, #120]
  408610:	mov	w22, #0x0                   	// #0
  408614:	ldrh	w6, [x0, #4]
  408618:	cbz	x1, 408620 <ferror@plt+0x62d0>
  40861c:	ldr	w22, [x1, #4]
  408620:	ldr	x0, [sp, #136]
  408624:	ldr	w1, [x20]
  408628:	cbz	x0, 40885c <ferror@plt+0x650c>
  40862c:	ldrh	w0, [x0, #4]
  408630:	tbz	w0, #4, 408678 <ferror@plt+0x6328>
  408634:	cbz	w1, 408684 <ferror@plt+0x6334>
  408638:	tbnz	w0, #3, 408644 <ferror@plt+0x62f4>
  40863c:	cmp	w6, w1
  408640:	b.cs	408688 <ferror@plt+0x6338>  // b.hs, b.nlast
  408644:	ldrh	w3, [x26]
  408648:	b	4085bc <ferror@plt+0x626c>
  40864c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408650:	ldrh	w4, [x19, #6]
  408654:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408658:	add	x1, x1, #0x230
  40865c:	ldr	x0, [x0, #848]
  408660:	bl	402320 <fprintf@plt>
  408664:	mov	w0, #0x0                   	// #0
  408668:	ldp	x29, x30, [sp]
  40866c:	ldp	x19, x20, [sp, #16]
  408670:	add	sp, sp, #0x280
  408674:	ret
  408678:	cbnz	w1, 408870 <ferror@plt+0x6520>
  40867c:	mov	w25, w22
  408680:	mov	w24, w6
  408684:	tbnz	w0, #3, 408644 <ferror@plt+0x62f4>
  408688:	mov	x0, #0x0                   	// #0
  40868c:	str	w6, [sp, #108]
  408690:	bl	40cbb8 <ferror@plt+0xa868>
  408694:	adrp	x28, 412000 <ferror@plt+0xfcb0>
  408698:	ldr	x2, [sp, #96]
  40869c:	mov	x3, x23
  4086a0:	mov	x1, #0x40                  	// #64
  4086a4:	add	x28, x28, #0x220
  4086a8:	add	x0, sp, #0x90
  4086ac:	bl	401ec0 <snprintf@plt>
  4086b0:	mov	w4, w24
  4086b4:	mov	x3, x28
  4086b8:	mov	x2, x23
  4086bc:	mov	w1, #0x6                   	// #6
  4086c0:	mov	w0, #0x4                   	// #4
  4086c4:	bl	40ce58 <ferror@plt+0xab08>
  4086c8:	ldr	w6, [sp, #108]
  4086cc:	cmp	w24, w6
  4086d0:	b.ne	40883c <ferror@plt+0x64ec>  // b.any
  4086d4:	ldr	x2, [sp, #96]
  4086d8:	adrp	x6, 412000 <ferror@plt+0xfcb0>
  4086dc:	add	x6, x6, #0x268
  4086e0:	mov	x1, #0x40                  	// #64
  4086e4:	mov	x3, x6
  4086e8:	add	x0, sp, #0x90
  4086ec:	bl	401ec0 <snprintf@plt>
  4086f0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  4086f4:	add	x6, x0, #0x268
  4086f8:	mov	w4, w25
  4086fc:	mov	x3, x28
  408700:	mov	x2, x6
  408704:	mov	w1, #0x6                   	// #6
  408708:	mov	w0, #0x4                   	// #4
  40870c:	bl	40ce58 <ferror@plt+0xab08>
  408710:	cmp	w22, w25
  408714:	b.ne	40881c <ferror@plt+0x64cc>  // b.any
  408718:	bl	40cbf8 <ferror@plt+0xa8a8>
  40871c:	ldr	x4, [x21, #832]
  408720:	mov	x3, x19
  408724:	mov	x2, #0x0                   	// #0
  408728:	mov	w1, #0x6                   	// #6
  40872c:	mov	w0, #0x1                   	// #1
  408730:	bl	40d090 <ferror@plt+0xad40>
  408734:	ldrh	w3, [x26]
  408738:	b	4085bc <ferror@plt+0x626c>
  40873c:	adrp	x19, 411000 <ferror@plt+0xecb0>
  408740:	add	x19, x19, #0x9a8
  408744:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  408748:	ldr	x4, [x21, #832]
  40874c:	mov	x3, x19
  408750:	mov	x2, #0x0                   	// #0
  408754:	mov	w1, #0x6                   	// #6
  408758:	mov	w0, #0x1                   	// #1
  40875c:	bl	40d090 <ferror@plt+0xad40>
  408760:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408764:	ldr	x0, [x0, #856]
  408768:	bl	4021a0 <fflush@plt>
  40876c:	mov	w0, #0x0                   	// #0
  408770:	ldp	x29, x30, [sp]
  408774:	ldp	x19, x20, [sp, #16]
  408778:	ldp	x21, x22, [sp, #32]
  40877c:	add	sp, sp, #0x280
  408780:	ret
  408784:	mov	x1, #0x0                   	// #0
  408788:	mov	w0, #0x2                   	// #2
  40878c:	bl	40cc88 <ferror@plt+0xa938>
  408790:	bl	40cbf8 <ferror@plt+0xa8a8>
  408794:	ldp	x23, x24, [sp, #48]
  408798:	ldp	x25, x26, [sp, #64]
  40879c:	ldp	x27, x28, [sp, #80]
  4087a0:	b	408748 <ferror@plt+0x63f8>
  4087a4:	ldr	w1, [x19, #20]
  4087a8:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  4087ac:	adrp	x19, 411000 <ferror@plt+0xecb0>
  4087b0:	add	x19, x19, #0x9a8
  4087b4:	bl	408268 <ferror@plt+0x5f18>
  4087b8:	b	408748 <ferror@plt+0x63f8>
  4087bc:	ldr	w0, [x22, #1008]
  4087c0:	cbnz	w0, 408500 <ferror@plt+0x61b0>
  4087c4:	bl	40cb90 <ferror@plt+0xa840>
  4087c8:	tst	w0, #0xff
  4087cc:	b.ne	408500 <ferror@plt+0x61b0>  // b.any
  4087d0:	ldr	w0, [x19, #20]
  4087d4:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4087d8:	ldr	x19, [x20, #856]
  4087dc:	bl	40bf90 <ferror@plt+0x9c40>
  4087e0:	mov	x3, x0
  4087e4:	mov	w1, #0x0                   	// #0
  4087e8:	mov	x0, x19
  4087ec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4087f0:	add	x2, x2, #0x9a8
  4087f4:	bl	40d5b8 <ferror@plt+0xb268>
  4087f8:	ldr	x3, [x20, #856]
  4087fc:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  408800:	mov	x2, #0x6                   	// #6
  408804:	add	x0, x0, #0x258
  408808:	mov	x1, #0x1                   	// #1
  40880c:	bl	402180 <fwrite@plt>
  408810:	mov	w0, #0x0                   	// #0
  408814:	ldp	x21, x22, [sp, #32]
  408818:	b	4084cc <ferror@plt+0x617c>
  40881c:	mov	w4, w22
  408820:	add	x2, sp, #0x90
  408824:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  408828:	mov	w1, #0x6                   	// #6
  40882c:	add	x3, x3, #0x228
  408830:	mov	w0, #0x4                   	// #4
  408834:	bl	40ce58 <ferror@plt+0xab08>
  408838:	b	408718 <ferror@plt+0x63c8>
  40883c:	mov	w4, w6
  408840:	add	x2, sp, #0x90
  408844:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  408848:	mov	w1, #0x6                   	// #6
  40884c:	add	x3, x3, #0x228
  408850:	mov	w0, #0x4                   	// #4
  408854:	bl	40ce58 <ferror@plt+0xab08>
  408858:	b	4086d4 <ferror@plt+0x6384>
  40885c:	cbnz	w1, 40886c <ferror@plt+0x651c>
  408860:	mov	w25, w22
  408864:	mov	w24, w6
  408868:	b	408688 <ferror@plt+0x6338>
  40886c:	mov	w0, #0x0                   	// #0
  408870:	cmp	w6, w1
  408874:	b.hi	408784 <ferror@plt+0x6434>  // b.pmore
  408878:	mov	w25, w22
  40887c:	mov	w24, w6
  408880:	tbz	w0, #3, 40863c <ferror@plt+0x62ec>
  408884:	b	408644 <ferror@plt+0x62f4>
  408888:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40888c:	mov	w2, w3
  408890:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408894:	add	x1, x1, #0x2b8
  408898:	ldr	x0, [x0, #848]
  40889c:	bl	402320 <fprintf@plt>
  4088a0:	mov	w0, #0xffffffff            	// #-1
  4088a4:	b	4084cc <ferror@plt+0x617c>
  4088a8:	stp	x29, x30, [sp, #-32]!
  4088ac:	mov	x29, sp
  4088b0:	stp	x19, x20, [sp, #16]
  4088b4:	mov	w20, w0
  4088b8:	mov	x19, x1
  4088bc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4088c0:	add	x0, x0, #0x308
  4088c4:	bl	40c220 <ferror@plt+0x9ed0>
  4088c8:	cmp	w20, #0x0
  4088cc:	b.le	408960 <ferror@plt+0x6610>
  4088d0:	ldr	x0, [x19]
  4088d4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4088d8:	add	x1, x1, #0x458
  4088dc:	bl	409dd8 <ferror@plt+0x7a88>
  4088e0:	tst	w0, #0xff
  4088e4:	b.eq	408948 <ferror@plt+0x65f8>  // b.none
  4088e8:	ldr	x0, [x19]
  4088ec:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4088f0:	add	x1, x1, #0x470
  4088f4:	bl	409dd8 <ferror@plt+0x7a88>
  4088f8:	tst	w0, #0xff
  4088fc:	b.eq	4089e4 <ferror@plt+0x6694>  // b.none
  408900:	ldr	x0, [x19]
  408904:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408908:	add	x1, x1, #0x480
  40890c:	bl	409dd8 <ferror@plt+0x7a88>
  408910:	tst	w0, #0xff
  408914:	b.eq	408930 <ferror@plt+0x65e0>  // b.none
  408918:	ldr	x0, [x19]
  40891c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408920:	add	x1, x1, #0x488
  408924:	bl	409dd8 <ferror@plt+0x7a88>
  408928:	tst	w0, #0xff
  40892c:	b.ne	408978 <ferror@plt+0x6628>  // b.any
  408930:	add	x1, x19, #0x8
  408934:	sub	w0, w20, #0x1
  408938:	ldp	x19, x20, [sp, #16]
  40893c:	mov	w2, #0x0                   	// #0
  408940:	ldp	x29, x30, [sp], #32
  408944:	b	407588 <ferror@plt+0x5238>
  408948:	add	x2, x19, #0x8
  40894c:	sub	w1, w20, #0x1
  408950:	ldp	x19, x20, [sp, #16]
  408954:	mov	w0, #0x13                  	// #19
  408958:	ldp	x29, x30, [sp], #32
  40895c:	b	407c00 <ferror@plt+0x58b0>
  408960:	ldp	x19, x20, [sp, #16]
  408964:	mov	w2, #0x0                   	// #0
  408968:	ldp	x29, x30, [sp], #32
  40896c:	mov	x1, #0x0                   	// #0
  408970:	mov	w0, #0x0                   	// #0
  408974:	b	407588 <ferror@plt+0x5238>
  408978:	ldr	x0, [x19]
  40897c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408980:	add	x1, x1, #0x490
  408984:	bl	409dd8 <ferror@plt+0x7a88>
  408988:	tst	w0, #0xff
  40898c:	b.eq	408930 <ferror@plt+0x65e0>  // b.none
  408990:	ldr	x0, [x19]
  408994:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408998:	add	x1, x1, #0x270
  40899c:	bl	409dd8 <ferror@plt+0x7a88>
  4089a0:	tst	w0, #0xff
  4089a4:	b.eq	4089fc <ferror@plt+0x66ac>  // b.none
  4089a8:	ldr	x0, [x19]
  4089ac:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4089b0:	add	x1, x1, #0xda0
  4089b4:	bl	409dd8 <ferror@plt+0x7a88>
  4089b8:	tst	w0, #0xff
  4089bc:	b.ne	408a14 <ferror@plt+0x66c4>  // b.any
  4089c0:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  4089c4:	mov	x2, #0x15c                 	// #348
  4089c8:	mov	x1, #0x1                   	// #1
  4089cc:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  4089d0:	ldr	x3, [x3, #848]
  4089d4:	add	x0, x0, #0x280
  4089d8:	bl	402180 <fwrite@plt>
  4089dc:	mov	w0, #0xffffffff            	// #-1
  4089e0:	bl	401dc0 <exit@plt>
  4089e4:	add	x2, x19, #0x8
  4089e8:	sub	w1, w20, #0x1
  4089ec:	ldp	x19, x20, [sp, #16]
  4089f0:	mov	w0, #0x11                  	// #17
  4089f4:	ldp	x29, x30, [sp], #32
  4089f8:	b	407c00 <ferror@plt+0x58b0>
  4089fc:	add	x1, x19, #0x8
  408a00:	sub	w0, w20, #0x1
  408a04:	ldp	x19, x20, [sp, #16]
  408a08:	mov	w2, #0x1                   	// #1
  408a0c:	ldp	x29, x30, [sp], #32
  408a10:	b	407588 <ferror@plt+0x5238>
  408a14:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408a18:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408a1c:	ldr	x2, [x19]
  408a20:	add	x1, x1, #0x3e0
  408a24:	ldr	x0, [x0, #848]
  408a28:	bl	402320 <fprintf@plt>
  408a2c:	mov	w0, #0xffffffff            	// #-1
  408a30:	bl	401dc0 <exit@plt>
  408a34:	nop
  408a38:	stp	x29, x30, [sp, #-288]!
  408a3c:	mov	x3, x0
  408a40:	mov	x4, x1
  408a44:	mov	x29, sp
  408a48:	str	x23, [sp, #48]
  408a4c:	add	x23, sp, #0xa0
  408a50:	mov	x0, x23
  408a54:	stp	x21, x22, [sp, #32]
  408a58:	mov	x21, x1
  408a5c:	mov	x22, x2
  408a60:	mov	x1, #0x80                  	// #128
  408a64:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  408a68:	add	x2, x2, #0x418
  408a6c:	bl	401ec0 <snprintf@plt>
  408a70:	sub	w0, w0, #0x1
  408a74:	cmp	w0, #0x7e
  408a78:	b.hi	408b7c <ferror@plt+0x682c>  // b.pmore
  408a7c:	mov	x0, x23
  408a80:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  408a84:	add	x1, x1, #0xc78
  408a88:	stp	x19, x20, [sp, #16]
  408a8c:	bl	4021b0 <fopen64@plt>
  408a90:	mov	x19, x0
  408a94:	cbz	x0, 408bc8 <ferror@plt+0x6878>
  408a98:	add	x20, sp, #0x50
  408a9c:	mov	x2, x0
  408aa0:	mov	w1, #0x50                  	// #80
  408aa4:	mov	x0, x20
  408aa8:	bl	402330 <fgets@plt>
  408aac:	cbz	x0, 408c04 <ferror@plt+0x68b4>
  408ab0:	mov	x0, x20
  408ab4:	mov	w1, #0xa                   	// #10
  408ab8:	bl	402160 <strchr@plt>
  408abc:	cbz	x0, 408ac4 <ferror@plt+0x6774>
  408ac0:	strb	wzr, [x0]
  408ac4:	mov	x0, x19
  408ac8:	bl	401f00 <fclose@plt>
  408acc:	add	x1, sp, #0x48
  408ad0:	mov	x0, x20
  408ad4:	mov	w2, #0x0                   	// #0
  408ad8:	bl	4020c0 <strtol@plt>
  408adc:	ldr	x1, [sp, #72]
  408ae0:	mov	x19, x0
  408ae4:	ldrb	w0, [x1]
  408ae8:	cmp	w0, #0x0
  408aec:	ccmp	x20, x1, #0x4, eq  // eq = none
  408af0:	b.eq	408ba4 <ferror@plt+0x6854>  // b.none
  408af4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408af8:	add	x0, x19, x0
  408afc:	cmn	x0, #0x3
  408b00:	b.hi	408b20 <ferror@plt+0x67d0>  // b.pmore
  408b04:	str	x19, [x22]
  408b08:	mov	w0, #0x0                   	// #0
  408b0c:	ldp	x19, x20, [sp, #16]
  408b10:	ldp	x21, x22, [sp, #32]
  408b14:	ldr	x23, [sp, #48]
  408b18:	ldp	x29, x30, [sp], #288
  408b1c:	ret
  408b20:	bl	4022c0 <__errno_location@plt>
  408b24:	ldr	w0, [x0]
  408b28:	cmp	w0, #0x22
  408b2c:	b.ne	408b04 <ferror@plt+0x67b4>  // b.any
  408b30:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  408b34:	ldr	x1, [x22, #3992]
  408b38:	ldr	x19, [x1]
  408b3c:	bl	402010 <strerror@plt>
  408b40:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408b44:	mov	x3, x0
  408b48:	add	x1, x1, #0x4c0
  408b4c:	mov	x0, x19
  408b50:	mov	x2, x23
  408b54:	bl	402320 <fprintf@plt>
  408b58:	ldr	x22, [x22, #3992]
  408b5c:	mov	x2, x23
  408b60:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408b64:	add	x1, x1, #0x4d0
  408b68:	ldr	x0, [x22]
  408b6c:	bl	402320 <fprintf@plt>
  408b70:	mov	w0, #0xffffffff            	// #-1
  408b74:	ldp	x19, x20, [sp, #16]
  408b78:	b	408b10 <ferror@plt+0x67c0>
  408b7c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  408b80:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  408b84:	mov	x2, #0x26                  	// #38
  408b88:	add	x0, x0, #0x430
  408b8c:	ldr	x3, [x3, #3992]
  408b90:	mov	x1, #0x1                   	// #1
  408b94:	ldr	x3, [x3]
  408b98:	bl	402180 <fwrite@plt>
  408b9c:	mov	w0, #0xffffffff            	// #-1
  408ba0:	b	408b10 <ferror@plt+0x67c0>
  408ba4:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  408ba8:	mov	x2, x20
  408bac:	mov	x3, x23
  408bb0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408bb4:	ldr	x0, [x22, #3992]
  408bb8:	add	x1, x1, #0x498
  408bbc:	ldr	x0, [x0]
  408bc0:	bl	402320 <fprintf@plt>
  408bc4:	b	408b58 <ferror@plt+0x6808>
  408bc8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  408bcc:	ldr	x0, [x0, #3992]
  408bd0:	ldr	x19, [x0]
  408bd4:	bl	4022c0 <__errno_location@plt>
  408bd8:	ldr	w0, [x0]
  408bdc:	bl	402010 <strerror@plt>
  408be0:	mov	x3, x0
  408be4:	mov	x2, x23
  408be8:	mov	x0, x19
  408bec:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408bf0:	add	x1, x1, #0x458
  408bf4:	bl	402320 <fprintf@plt>
  408bf8:	mov	w0, #0xffffffff            	// #-1
  408bfc:	ldp	x19, x20, [sp, #16]
  408c00:	b	408b10 <ferror@plt+0x67c0>
  408c04:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  408c08:	mov	x2, x21
  408c0c:	mov	x3, x23
  408c10:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408c14:	ldr	x0, [x22, #3992]
  408c18:	add	x1, x1, #0x468
  408c1c:	ldr	x0, [x0]
  408c20:	bl	402320 <fprintf@plt>
  408c24:	mov	x0, x19
  408c28:	bl	401f00 <fclose@plt>
  408c2c:	b	408b58 <ferror@plt+0x6808>
  408c30:	and	w0, w0, #0xff
  408c34:	sub	w1, w0, #0x41
  408c38:	and	w1, w1, #0xff
  408c3c:	cmp	w1, #0x5
  408c40:	b.ls	408c70 <ferror@plt+0x6920>  // b.plast
  408c44:	sub	w1, w0, #0x61
  408c48:	and	w1, w1, #0xff
  408c4c:	cmp	w1, #0x5
  408c50:	b.ls	408c68 <ferror@plt+0x6918>  // b.plast
  408c54:	sub	w0, w0, #0x30
  408c58:	and	w1, w0, #0xff
  408c5c:	cmp	w1, #0x9
  408c60:	csinv	w0, w0, wzr, ls  // ls = plast
  408c64:	ret
  408c68:	sub	w0, w0, #0x57
  408c6c:	ret
  408c70:	sub	w0, w0, #0x37
  408c74:	ret
  408c78:	cbz	x1, 408d04 <ferror@plt+0x69b4>
  408c7c:	stp	x29, x30, [sp, #-48]!
  408c80:	mov	x29, sp
  408c84:	stp	x19, x20, [sp, #16]
  408c88:	mov	x20, x0
  408c8c:	mov	x19, x1
  408c90:	ldrb	w0, [x1]
  408c94:	cbz	w0, 408cfc <ferror@plt+0x69ac>
  408c98:	add	x1, sp, #0x28
  408c9c:	mov	x0, x19
  408ca0:	bl	4020c0 <strtol@plt>
  408ca4:	mov	x1, x0
  408ca8:	ldr	x2, [sp, #40]
  408cac:	cmp	x2, #0x0
  408cb0:	ccmp	x2, x19, #0x4, ne  // ne = any
  408cb4:	b.eq	408cfc <ferror@plt+0x69ac>  // b.none
  408cb8:	ldrb	w0, [x2]
  408cbc:	cbnz	w0, 408cfc <ferror@plt+0x69ac>
  408cc0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408cc4:	add	x0, x1, x0
  408cc8:	cmn	x0, #0x3
  408ccc:	mov	w0, #0xffffffff            	// #-1
  408cd0:	b.hi	408cf0 <ferror@plt+0x69a0>  // b.pmore
  408cd4:	mov	x0, #0x80000000            	// #2147483648
  408cd8:	add	x0, x1, x0
  408cdc:	mov	x2, #0xffffffff            	// #4294967295
  408ce0:	cmp	x0, x2
  408ce4:	b.hi	408cfc <ferror@plt+0x69ac>  // b.pmore
  408ce8:	mov	w0, #0x0                   	// #0
  408cec:	str	w1, [x20]
  408cf0:	ldp	x19, x20, [sp, #16]
  408cf4:	ldp	x29, x30, [sp], #48
  408cf8:	ret
  408cfc:	mov	w0, #0xffffffff            	// #-1
  408d00:	b	408cf0 <ferror@plt+0x69a0>
  408d04:	mov	w0, #0xffffffff            	// #-1
  408d08:	ret
  408d0c:	nop
  408d10:	rev	w1, w0
  408d14:	neg	w0, w1
  408d18:	bics	w0, w0, w1
  408d1c:	b.ne	408d40 <ferror@plt+0x69f0>  // b.any
  408d20:	cbz	w1, 408d38 <ferror@plt+0x69e8>
  408d24:	nop
  408d28:	add	w0, w0, #0x1
  408d2c:	lsl	w1, w1, #1
  408d30:	cbnz	w1, 408d28 <ferror@plt+0x69d8>
  408d34:	ret
  408d38:	mov	w0, #0x0                   	// #0
  408d3c:	ret
  408d40:	mov	w0, #0xffffffff            	// #-1
  408d44:	ret
  408d48:	cbz	x1, 408dc8 <ferror@plt+0x6a78>
  408d4c:	stp	x29, x30, [sp, #-48]!
  408d50:	mov	x29, sp
  408d54:	stp	x19, x20, [sp, #16]
  408d58:	mov	x20, x0
  408d5c:	mov	x19, x1
  408d60:	ldrb	w0, [x1]
  408d64:	cbz	w0, 408db8 <ferror@plt+0x6a68>
  408d68:	add	x1, sp, #0x28
  408d6c:	mov	x0, x19
  408d70:	bl	401da0 <strtoul@plt>
  408d74:	mov	x1, x0
  408d78:	ldr	x2, [sp, #40]
  408d7c:	mov	x0, #0xffffffff            	// #4294967295
  408d80:	cmp	x1, x0
  408d84:	cset	w0, hi  // hi = pmore
  408d88:	cmp	x2, #0x0
  408d8c:	ccmp	x2, x19, #0x4, ne  // ne = any
  408d90:	b.eq	408db8 <ferror@plt+0x6a68>  // b.none
  408d94:	ldrb	w2, [x2]
  408d98:	cmp	w2, #0x0
  408d9c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408da0:	b.ne	408db8 <ferror@plt+0x6a68>  // b.any
  408da4:	str	w1, [x20]
  408da8:	mov	w0, #0x0                   	// #0
  408dac:	ldp	x19, x20, [sp, #16]
  408db0:	ldp	x29, x30, [sp], #48
  408db4:	ret
  408db8:	mov	w0, #0xffffffff            	// #-1
  408dbc:	ldp	x19, x20, [sp, #16]
  408dc0:	ldp	x29, x30, [sp], #48
  408dc4:	ret
  408dc8:	mov	w0, #0xffffffff            	// #-1
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-80]!
  408dd4:	mov	x29, sp
  408dd8:	stp	x19, x20, [sp, #16]
  408ddc:	mov	x20, x1
  408de0:	stp	x21, x22, [sp, #32]
  408de4:	mov	x22, x2
  408de8:	str	x23, [sp, #48]
  408dec:	mov	x23, x0
  408df0:	mov	x0, x1
  408df4:	mov	w1, #0x2e                  	// #46
  408df8:	str	d8, [sp, #56]
  408dfc:	bl	402160 <strchr@plt>
  408e00:	cbz	x0, 408f10 <ferror@plt+0x6bc0>
  408e04:	add	x1, sp, #0x48
  408e08:	mov	x0, x20
  408e0c:	bl	401e00 <strtod@plt>
  408e10:	fcmpe	d0, #0.0
  408e14:	fmov	d8, d0
  408e18:	b.mi	408fa0 <ferror@plt+0x6c50>  // b.first
  408e1c:	ldr	x21, [sp, #72]
  408e20:	cmp	x21, #0x0
  408e24:	ccmp	x21, x20, #0x4, ne  // ne = any
  408e28:	b.eq	408fa0 <ferror@plt+0x6c50>  // b.none
  408e2c:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  408e30:	fmov	d0, x0
  408e34:	fcmp	d8, d0
  408e38:	b.ne	408f50 <ferror@plt+0x6c00>  // b.any
  408e3c:	bl	4022c0 <__errno_location@plt>
  408e40:	ldr	w0, [x0]
  408e44:	cmp	w0, #0x22
  408e48:	b.eq	408fa0 <ferror@plt+0x6c50>  // b.none
  408e4c:	mov	w0, #0x1                   	// #1
  408e50:	str	w0, [x22]
  408e54:	mov	w1, #0xffffffff            	// #-1
  408e58:	ldrb	w0, [x21]
  408e5c:	cbz	w0, 408f98 <ferror@plt+0x6c48>
  408e60:	str	wzr, [x22]
  408e64:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408e68:	mov	x0, x21
  408e6c:	add	x1, x1, #0x108
  408e70:	bl	401fc0 <strcasecmp@plt>
  408e74:	cbz	w0, 408f78 <ferror@plt+0x6c28>
  408e78:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408e7c:	mov	x0, x21
  408e80:	add	x1, x1, #0x4e8
  408e84:	bl	401fc0 <strcasecmp@plt>
  408e88:	cbz	w0, 408f78 <ferror@plt+0x6c28>
  408e8c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408e90:	mov	x0, x21
  408e94:	add	x1, x1, #0x4f0
  408e98:	bl	401fc0 <strcasecmp@plt>
  408e9c:	cbz	w0, 408f78 <ferror@plt+0x6c28>
  408ea0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408ea4:	mov	x0, x21
  408ea8:	add	x1, x1, #0x4f8
  408eac:	bl	401fc0 <strcasecmp@plt>
  408eb0:	cbz	w0, 408ee0 <ferror@plt+0x6b90>
  408eb4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408eb8:	mov	x0, x21
  408ebc:	add	x1, x1, #0x500
  408ec0:	bl	401fc0 <strcasecmp@plt>
  408ec4:	cbz	w0, 408ee0 <ferror@plt+0x6b90>
  408ec8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408ecc:	mov	x0, x21
  408ed0:	add	x1, x1, #0x508
  408ed4:	bl	401fc0 <strcasecmp@plt>
  408ed8:	cbnz	w0, 408fa0 <ferror@plt+0x6c50>
  408edc:	nop
  408ee0:	fcvtzu	w1, d8
  408ee4:	ucvtf	d0, w1
  408ee8:	fcmpe	d0, d8
  408eec:	b.mi	408f98 <ferror@plt+0x6c48>  // b.first
  408ef0:	mov	w0, #0x0                   	// #0
  408ef4:	str	w1, [x23]
  408ef8:	ldp	x19, x20, [sp, #16]
  408efc:	ldp	x21, x22, [sp, #32]
  408f00:	ldr	x23, [sp, #48]
  408f04:	ldr	d8, [sp, #56]
  408f08:	ldp	x29, x30, [sp], #80
  408f0c:	ret
  408f10:	add	x1, sp, #0x48
  408f14:	mov	x0, x20
  408f18:	mov	w2, #0x0                   	// #0
  408f1c:	bl	401da0 <strtoul@plt>
  408f20:	ldr	x21, [sp, #72]
  408f24:	mov	x19, x0
  408f28:	cmp	x21, #0x0
  408f2c:	ccmp	x21, x20, #0x4, ne  // ne = any
  408f30:	b.eq	408fa0 <ferror@plt+0x6c50>  // b.none
  408f34:	cmn	x0, #0x1
  408f38:	b.ne	408f4c <ferror@plt+0x6bfc>  // b.any
  408f3c:	bl	4022c0 <__errno_location@plt>
  408f40:	ldr	w0, [x0]
  408f44:	cmp	w0, #0x22
  408f48:	b.eq	408fa0 <ferror@plt+0x6c50>  // b.none
  408f4c:	ucvtf	d8, x19
  408f50:	mov	w0, #0x1                   	// #1
  408f54:	str	w0, [x22]
  408f58:	ldrb	w0, [x21]
  408f5c:	cbz	w0, 408ee0 <ferror@plt+0x6b90>
  408f60:	str	wzr, [x22]
  408f64:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  408f68:	mov	x0, x21
  408f6c:	add	x1, x1, #0x108
  408f70:	bl	401fc0 <strcasecmp@plt>
  408f74:	cbnz	w0, 408e78 <ferror@plt+0x6b28>
  408f78:	mov	x0, #0x400000000000        	// #70368744177664
  408f7c:	movk	x0, #0x408f, lsl #48
  408f80:	fmov	d0, x0
  408f84:	fmul	d8, d8, d0
  408f88:	fcvtzu	w1, d8
  408f8c:	ucvtf	d0, w1
  408f90:	fcmpe	d0, d8
  408f94:	b.pl	408ef0 <ferror@plt+0x6ba0>  // b.nfrst
  408f98:	add	w1, w1, #0x1
  408f9c:	b	408ef0 <ferror@plt+0x6ba0>
  408fa0:	mov	w0, #0xffffffff            	// #-1
  408fa4:	b	408ef8 <ferror@plt+0x6ba8>
  408fa8:	cbz	x1, 409030 <ferror@plt+0x6ce0>
  408fac:	stp	x29, x30, [sp, #-64]!
  408fb0:	mov	x29, sp
  408fb4:	stp	x19, x20, [sp, #16]
  408fb8:	mov	x19, x1
  408fbc:	str	x21, [sp, #32]
  408fc0:	mov	x21, x0
  408fc4:	ldrb	w0, [x1]
  408fc8:	cbz	w0, 409028 <ferror@plt+0x6cd8>
  408fcc:	add	x1, sp, #0x38
  408fd0:	mov	x0, x19
  408fd4:	bl	402170 <strtoull@plt>
  408fd8:	mov	x20, x0
  408fdc:	ldr	x1, [sp, #56]
  408fe0:	cmp	x1, #0x0
  408fe4:	ccmp	x1, x19, #0x4, ne  // ne = any
  408fe8:	b.eq	409028 <ferror@plt+0x6cd8>  // b.none
  408fec:	ldrb	w0, [x1]
  408ff0:	cbnz	w0, 409028 <ferror@plt+0x6cd8>
  408ff4:	cmn	x20, #0x1
  408ff8:	b.eq	409014 <ferror@plt+0x6cc4>  // b.none
  408ffc:	mov	w0, #0x0                   	// #0
  409000:	str	x20, [x21]
  409004:	ldp	x19, x20, [sp, #16]
  409008:	ldr	x21, [sp, #32]
  40900c:	ldp	x29, x30, [sp], #64
  409010:	ret
  409014:	bl	4022c0 <__errno_location@plt>
  409018:	ldr	w0, [x0]
  40901c:	cmp	w0, #0x22
  409020:	b.ne	408ffc <ferror@plt+0x6cac>  // b.any
  409024:	nop
  409028:	mov	w0, #0xffffffff            	// #-1
  40902c:	b	409004 <ferror@plt+0x6cb4>
  409030:	mov	w0, #0xffffffff            	// #-1
  409034:	ret
  409038:	cbz	x1, 4090b8 <ferror@plt+0x6d68>
  40903c:	stp	x29, x30, [sp, #-48]!
  409040:	mov	x29, sp
  409044:	stp	x19, x20, [sp, #16]
  409048:	mov	x20, x0
  40904c:	mov	x19, x1
  409050:	ldrb	w0, [x1]
  409054:	cbz	w0, 4090a8 <ferror@plt+0x6d58>
  409058:	add	x1, sp, #0x28
  40905c:	mov	x0, x19
  409060:	bl	401da0 <strtoul@plt>
  409064:	mov	x1, x0
  409068:	ldr	x2, [sp, #40]
  40906c:	mov	x0, #0xffffffff            	// #4294967295
  409070:	cmp	x1, x0
  409074:	cset	w0, hi  // hi = pmore
  409078:	cmp	x2, #0x0
  40907c:	ccmp	x19, x2, #0x4, ne  // ne = any
  409080:	b.eq	4090a8 <ferror@plt+0x6d58>  // b.none
  409084:	ldrb	w2, [x2]
  409088:	cmp	w2, #0x0
  40908c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  409090:	b.ne	4090a8 <ferror@plt+0x6d58>  // b.any
  409094:	str	w1, [x20]
  409098:	mov	w0, #0x0                   	// #0
  40909c:	ldp	x19, x20, [sp, #16]
  4090a0:	ldp	x29, x30, [sp], #48
  4090a4:	ret
  4090a8:	mov	w0, #0xffffffff            	// #-1
  4090ac:	ldp	x19, x20, [sp, #16]
  4090b0:	ldp	x29, x30, [sp], #48
  4090b4:	ret
  4090b8:	mov	w0, #0xffffffff            	// #-1
  4090bc:	ret
  4090c0:	cbz	x1, 409140 <ferror@plt+0x6df0>
  4090c4:	stp	x29, x30, [sp, #-48]!
  4090c8:	mov	x29, sp
  4090cc:	stp	x19, x20, [sp, #16]
  4090d0:	mov	x20, x0
  4090d4:	mov	x19, x1
  4090d8:	ldrb	w0, [x1]
  4090dc:	cbz	w0, 409130 <ferror@plt+0x6de0>
  4090e0:	add	x1, sp, #0x28
  4090e4:	mov	x0, x19
  4090e8:	bl	401da0 <strtoul@plt>
  4090ec:	mov	x1, x0
  4090f0:	ldr	x2, [sp, #40]
  4090f4:	mov	x0, #0xffff                	// #65535
  4090f8:	cmp	x1, x0
  4090fc:	cset	w0, hi  // hi = pmore
  409100:	cmp	x2, #0x0
  409104:	ccmp	x2, x19, #0x4, ne  // ne = any
  409108:	b.eq	409130 <ferror@plt+0x6de0>  // b.none
  40910c:	ldrb	w2, [x2]
  409110:	cmp	w2, #0x0
  409114:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  409118:	b.ne	409130 <ferror@plt+0x6de0>  // b.any
  40911c:	strh	w1, [x20]
  409120:	mov	w0, #0x0                   	// #0
  409124:	ldp	x19, x20, [sp, #16]
  409128:	ldp	x29, x30, [sp], #48
  40912c:	ret
  409130:	mov	w0, #0xffffffff            	// #-1
  409134:	ldp	x19, x20, [sp, #16]
  409138:	ldp	x29, x30, [sp], #48
  40913c:	ret
  409140:	mov	w0, #0xffffffff            	// #-1
  409144:	ret
  409148:	cbz	x1, 4091c4 <ferror@plt+0x6e74>
  40914c:	stp	x29, x30, [sp, #-48]!
  409150:	mov	x29, sp
  409154:	stp	x19, x20, [sp, #16]
  409158:	mov	x20, x0
  40915c:	mov	x19, x1
  409160:	ldrb	w0, [x1]
  409164:	cbz	w0, 4091b4 <ferror@plt+0x6e64>
  409168:	add	x1, sp, #0x28
  40916c:	mov	x0, x19
  409170:	bl	401da0 <strtoul@plt>
  409174:	cmp	x0, #0xff
  409178:	ldr	x2, [sp, #40]
  40917c:	mov	x1, x0
  409180:	cset	w0, hi  // hi = pmore
  409184:	cmp	x2, #0x0
  409188:	ccmp	x2, x19, #0x4, ne  // ne = any
  40918c:	b.eq	4091b4 <ferror@plt+0x6e64>  // b.none
  409190:	ldrb	w2, [x2]
  409194:	cmp	w2, #0x0
  409198:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40919c:	b.ne	4091b4 <ferror@plt+0x6e64>  // b.any
  4091a0:	strb	w1, [x20]
  4091a4:	mov	w0, #0x0                   	// #0
  4091a8:	ldp	x19, x20, [sp, #16]
  4091ac:	ldp	x29, x30, [sp], #48
  4091b0:	ret
  4091b4:	mov	w0, #0xffffffff            	// #-1
  4091b8:	ldp	x19, x20, [sp, #16]
  4091bc:	ldp	x29, x30, [sp], #48
  4091c0:	ret
  4091c4:	mov	w0, #0xffffffff            	// #-1
  4091c8:	ret
  4091cc:	nop
  4091d0:	stp	x29, x30, [sp, #-64]!
  4091d4:	mov	x29, sp
  4091d8:	stp	x19, x20, [sp, #16]
  4091dc:	mov	x19, x1
  4091e0:	stp	x21, x22, [sp, #32]
  4091e4:	mov	x22, x0
  4091e8:	mov	w21, w2
  4091ec:	bl	4022c0 <__errno_location@plt>
  4091f0:	str	wzr, [x0]
  4091f4:	cbz	x19, 409268 <ferror@plt+0x6f18>
  4091f8:	mov	x20, x0
  4091fc:	ldrb	w0, [x19]
  409200:	cbz	w0, 409268 <ferror@plt+0x6f18>
  409204:	mov	w2, w21
  409208:	add	x1, sp, #0x38
  40920c:	mov	x0, x19
  409210:	bl	401df0 <strtoll@plt>
  409214:	ldr	x2, [sp, #56]
  409218:	mov	x1, x0
  40921c:	cmp	x2, #0x0
  409220:	ccmp	x2, x19, #0x4, ne  // ne = any
  409224:	b.eq	409268 <ferror@plt+0x6f18>  // b.none
  409228:	ldrb	w0, [x2]
  40922c:	cbnz	w0, 409268 <ferror@plt+0x6f18>
  409230:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  409234:	add	x0, x1, x0
  409238:	cmn	x0, #0x3
  40923c:	b.hi	409258 <ferror@plt+0x6f08>  // b.pmore
  409240:	mov	w0, #0x0                   	// #0
  409244:	str	x1, [x22]
  409248:	ldp	x19, x20, [sp, #16]
  40924c:	ldp	x21, x22, [sp, #32]
  409250:	ldp	x29, x30, [sp], #64
  409254:	ret
  409258:	ldr	w0, [x20]
  40925c:	cmp	w0, #0x22
  409260:	b.ne	409240 <ferror@plt+0x6ef0>  // b.any
  409264:	nop
  409268:	mov	w0, #0xffffffff            	// #-1
  40926c:	b	409248 <ferror@plt+0x6ef8>
  409270:	stp	x29, x30, [sp, #-64]!
  409274:	mov	x29, sp
  409278:	stp	x19, x20, [sp, #16]
  40927c:	mov	x19, x1
  409280:	mov	w20, w2
  409284:	str	x21, [sp, #32]
  409288:	mov	x21, x0
  40928c:	bl	4022c0 <__errno_location@plt>
  409290:	str	wzr, [x0]
  409294:	cbz	x19, 40930c <ferror@plt+0x6fbc>
  409298:	ldrb	w0, [x19]
  40929c:	cbz	w0, 40930c <ferror@plt+0x6fbc>
  4092a0:	mov	w2, w20
  4092a4:	add	x1, sp, #0x38
  4092a8:	mov	x0, x19
  4092ac:	bl	4020c0 <strtol@plt>
  4092b0:	ldr	x2, [sp, #56]
  4092b4:	mov	x1, x0
  4092b8:	cmp	x2, #0x0
  4092bc:	ccmp	x2, x19, #0x4, ne  // ne = any
  4092c0:	b.eq	40930c <ferror@plt+0x6fbc>  // b.none
  4092c4:	ldrb	w0, [x2]
  4092c8:	cbnz	w0, 40930c <ferror@plt+0x6fbc>
  4092cc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4092d0:	add	x0, x1, x0
  4092d4:	cmn	x0, #0x3
  4092d8:	mov	w0, #0xffffffff            	// #-1
  4092dc:	b.hi	4092fc <ferror@plt+0x6fac>  // b.pmore
  4092e0:	mov	x0, #0x80000000            	// #2147483648
  4092e4:	add	x0, x1, x0
  4092e8:	mov	x2, #0xffffffff            	// #4294967295
  4092ec:	cmp	x0, x2
  4092f0:	b.hi	40930c <ferror@plt+0x6fbc>  // b.pmore
  4092f4:	mov	w0, #0x0                   	// #0
  4092f8:	str	w1, [x21]
  4092fc:	ldp	x19, x20, [sp, #16]
  409300:	ldr	x21, [sp, #32]
  409304:	ldp	x29, x30, [sp], #64
  409308:	ret
  40930c:	mov	w0, #0xffffffff            	// #-1
  409310:	b	4092fc <ferror@plt+0x6fac>
  409314:	nop
  409318:	stp	x29, x30, [sp, #-48]!
  40931c:	mov	x29, sp
  409320:	str	x19, [sp, #16]
  409324:	mov	x19, x0
  409328:	add	x0, sp, #0x28
  40932c:	bl	408fa8 <ferror@plt+0x6c58>
  409330:	cbnz	w0, 40934c <ferror@plt+0x6ffc>
  409334:	ldr	x1, [sp, #40]
  409338:	rev	w2, w1
  40933c:	lsr	x1, x1, #32
  409340:	rev	w1, w1
  409344:	orr	x1, x1, x2, lsl #32
  409348:	str	x1, [x19]
  40934c:	ldr	x19, [sp, #16]
  409350:	ldp	x29, x30, [sp], #48
  409354:	ret
  409358:	stp	x29, x30, [sp, #-48]!
  40935c:	mov	x29, sp
  409360:	str	x19, [sp, #16]
  409364:	mov	x19, x0
  409368:	add	x0, sp, #0x2c
  40936c:	bl	409038 <ferror@plt+0x6ce8>
  409370:	cbnz	w0, 409380 <ferror@plt+0x7030>
  409374:	ldr	w1, [sp, #44]
  409378:	rev	w1, w1
  40937c:	str	w1, [x19]
  409380:	ldr	x19, [sp, #16]
  409384:	ldp	x29, x30, [sp], #48
  409388:	ret
  40938c:	nop
  409390:	stp	x29, x30, [sp, #-48]!
  409394:	mov	x29, sp
  409398:	str	x19, [sp, #16]
  40939c:	mov	x19, x0
  4093a0:	add	x0, sp, #0x2e
  4093a4:	bl	4090c0 <ferror@plt+0x6d70>
  4093a8:	cbnz	w0, 4093b8 <ferror@plt+0x7068>
  4093ac:	ldrh	w1, [sp, #46]
  4093b0:	rev16	w1, w1
  4093b4:	strh	w1, [x19]
  4093b8:	ldr	x19, [sp, #16]
  4093bc:	ldp	x29, x30, [sp], #48
  4093c0:	ret
  4093c4:	nop
  4093c8:	stp	x29, x30, [sp, #-80]!
  4093cc:	mov	x29, sp
  4093d0:	stp	x19, x20, [sp, #16]
  4093d4:	mov	x19, x1
  4093d8:	mov	w20, #0x0                   	// #0
  4093dc:	stp	x21, x22, [sp, #32]
  4093e0:	mov	x22, x0
  4093e4:	add	x21, sp, #0x40
  4093e8:	stp	x23, x24, [sp, #48]
  4093ec:	add	x24, sp, #0x48
  4093f0:	mov	x23, #0xffff                	// #65535
  4093f4:	mov	x1, x24
  4093f8:	mov	x0, x19
  4093fc:	mov	w2, #0x10                  	// #16
  409400:	bl	401da0 <strtoul@plt>
  409404:	rev16	w4, w0
  409408:	cmp	x0, x23
  40940c:	b.hi	409440 <ferror@plt+0x70f0>  // b.pmore
  409410:	ldr	x2, [sp, #72]
  409414:	cmp	x2, x19
  409418:	b.eq	409440 <ferror@plt+0x70f0>  // b.none
  40941c:	ldrb	w3, [x2]
  409420:	add	x19, x2, #0x1
  409424:	strh	w4, [x21]
  409428:	add	x21, x21, #0x2
  40942c:	cmp	w3, #0x3a
  409430:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  409434:	add	w20, w20, #0x1
  409438:	cbz	w3, 409458 <ferror@plt+0x7108>
  40943c:	b.ne	4093f4 <ferror@plt+0x70a4>  // b.any
  409440:	mov	w0, #0xffffffff            	// #-1
  409444:	ldp	x19, x20, [sp, #16]
  409448:	ldp	x21, x22, [sp, #32]
  40944c:	ldp	x23, x24, [sp, #48]
  409450:	ldp	x29, x30, [sp], #80
  409454:	ret
  409458:	ldr	x1, [sp, #64]
  40945c:	mov	w0, #0x1                   	// #1
  409460:	str	x1, [x22]
  409464:	b	409444 <ferror@plt+0x70f4>
  409468:	sub	w0, w0, #0x2
  40946c:	cmp	w0, #0x1a
  409470:	b.hi	409484 <ferror@plt+0x7134>  // b.pmore
  409474:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409478:	add	x1, x1, #0x940
  40947c:	ldr	w0, [x1, w0, uxtw #2]
  409480:	ret
  409484:	mov	w0, #0x0                   	// #0
  409488:	ret
  40948c:	nop
  409490:	stp	x29, x30, [sp, #-80]!
  409494:	mov	x29, sp
  409498:	stp	x21, x22, [sp, #32]
  40949c:	mov	w21, w2
  4094a0:	mov	x2, #0x108                 	// #264
  4094a4:	stp	x19, x20, [sp, #16]
  4094a8:	mov	x20, x1
  4094ac:	mov	x19, x0
  4094b0:	mov	w1, #0x0                   	// #0
  4094b4:	bl	401f80 <memset@plt>
  4094b8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4094bc:	mov	x0, x20
  4094c0:	add	x1, x1, #0x510
  4094c4:	bl	4020a0 <strcmp@plt>
  4094c8:	cbnz	w0, 409554 <ferror@plt+0x7204>
  4094cc:	and	w0, w21, #0xffffffef
  4094d0:	cmp	w0, #0xc
  4094d4:	b.eq	40965c <ferror@plt+0x730c>  // b.none
  4094d8:	strh	w21, [x19, #6]
  4094dc:	and	w0, w21, #0xffff
  4094e0:	bl	409468 <ferror@plt+0x7118>
  4094e4:	cmp	w0, #0x0
  4094e8:	add	w1, w0, #0x7
  4094ec:	ldrh	w2, [x19]
  4094f0:	csel	w1, w1, w0, lt  // lt = tstop
  4094f4:	ldrh	w0, [x19, #6]
  4094f8:	orr	w2, w2, #0x1
  4094fc:	mov	w3, #0xfffffffe            	// #-2
  409500:	asr	w1, w1, #3
  409504:	strh	w2, [x19]
  409508:	strh	w1, [x19, #2]
  40950c:	strh	w3, [x19, #4]
  409510:	cmp	w0, #0x2
  409514:	b.eq	40958c <ferror@plt+0x723c>  // b.none
  409518:	cmp	w0, #0xa
  40951c:	b.ne	409620 <ferror@plt+0x72d0>  // b.any
  409520:	ldr	w0, [x19, #8]
  409524:	ldrh	w1, [x19]
  409528:	cbz	w0, 409634 <ferror@plt+0x72e4>
  40952c:	ldrb	w0, [x19, #8]
  409530:	cmp	w0, #0xff
  409534:	b.eq	4095a4 <ferror@plt+0x7254>  // b.none
  409538:	orr	w1, w1, #0x2
  40953c:	strh	w1, [x19]
  409540:	mov	w0, #0x0                   	// #0
  409544:	ldp	x19, x20, [sp, #16]
  409548:	ldp	x21, x22, [sp, #32]
  40954c:	ldp	x29, x30, [sp], #80
  409550:	ret
  409554:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409558:	mov	x0, x20
  40955c:	add	x1, x1, #0x218
  409560:	bl	4020a0 <strcmp@plt>
  409564:	cbnz	w0, 4095b8 <ferror@plt+0x7268>
  409568:	and	w0, w21, #0xffffffef
  40956c:	cmp	w0, #0xc
  409570:	b.eq	40965c <ferror@plt+0x730c>  // b.none
  409574:	and	w0, w21, #0xffff
  409578:	mov	w1, #0xfffffffe            	// #-2
  40957c:	strh	w1, [x19, #4]
  409580:	cmp	w0, #0x2
  409584:	strh	w0, [x19, #6]
  409588:	b.ne	409518 <ferror@plt+0x71c8>  // b.any
  40958c:	ldr	w0, [x19, #8]
  409590:	ldrh	w1, [x19]
  409594:	cbz	w0, 409650 <ferror@plt+0x7300>
  409598:	and	w0, w0, #0xf0
  40959c:	cmp	w0, #0xe0
  4095a0:	b.ne	409538 <ferror@plt+0x71e8>  // b.any
  4095a4:	mov	w2, #0xa                   	// #10
  4095a8:	mov	w0, #0x0                   	// #0
  4095ac:	orr	w1, w1, w2
  4095b0:	strh	w1, [x19]
  4095b4:	b	409624 <ferror@plt+0x72d4>
  4095b8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4095bc:	mov	x0, x20
  4095c0:	add	x1, x1, #0x518
  4095c4:	bl	4020a0 <strcmp@plt>
  4095c8:	cbz	w0, 409568 <ferror@plt+0x7218>
  4095cc:	cmp	w21, #0x11
  4095d0:	b.eq	4096e4 <ferror@plt+0x7394>  // b.none
  4095d4:	mov	x0, x20
  4095d8:	mov	w1, #0x3a                  	// #58
  4095dc:	bl	402160 <strchr@plt>
  4095e0:	cbz	x0, 409664 <ferror@plt+0x7314>
  4095e4:	mov	w0, #0xa                   	// #10
  4095e8:	strh	w0, [x19, #6]
  4095ec:	cmp	w21, #0x0
  4095f0:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  4095f4:	b.ne	40965c <ferror@plt+0x730c>  // b.any
  4095f8:	mov	x1, x20
  4095fc:	add	x2, x19, #0x8
  409600:	mov	w0, #0xa                   	// #10
  409604:	bl	402120 <inet_pton@plt>
  409608:	cmp	w0, #0x0
  40960c:	b.le	40965c <ferror@plt+0x730c>
  409610:	mov	w1, #0xffff0010            	// #-65520
  409614:	ldrh	w0, [x19, #6]
  409618:	stur	w1, [x19, #2]
  40961c:	b	409510 <ferror@plt+0x71c0>
  409620:	mov	w0, #0x0                   	// #0
  409624:	ldp	x19, x20, [sp, #16]
  409628:	ldp	x21, x22, [sp, #32]
  40962c:	ldp	x29, x30, [sp], #80
  409630:	ret
  409634:	ldr	w0, [x19, #12]
  409638:	cbnz	w0, 40952c <ferror@plt+0x71dc>
  40963c:	ldr	w0, [x19, #16]
  409640:	cbnz	w0, 40952c <ferror@plt+0x71dc>
  409644:	ldr	w0, [x19, #20]
  409648:	cbnz	w0, 40952c <ferror@plt+0x71dc>
  40964c:	nop
  409650:	orr	w1, w1, #0x6
  409654:	strh	w1, [x19]
  409658:	b	409624 <ferror@plt+0x72d4>
  40965c:	mov	w0, #0xffffffff            	// #-1
  409660:	b	409624 <ferror@plt+0x72d4>
  409664:	cmp	w21, #0x1c
  409668:	b.eq	409728 <ferror@plt+0x73d8>  // b.none
  40966c:	mov	w0, #0x2                   	// #2
  409670:	strh	w0, [x19, #6]
  409674:	tst	w21, #0xfffffffd
  409678:	b.ne	40965c <ferror@plt+0x730c>  // b.any
  40967c:	add	x22, x19, #0x8
  409680:	str	x23, [sp, #48]
  409684:	add	x23, sp, #0x48
  409688:	mov	x21, #0x0                   	// #0
  40968c:	mov	x1, x23
  409690:	mov	x0, x20
  409694:	mov	w2, #0x0                   	// #0
  409698:	bl	401da0 <strtoul@plt>
  40969c:	cmp	x0, #0xff
  4096a0:	b.hi	4096d8 <ferror@plt+0x7388>  // b.pmore
  4096a4:	ldr	x2, [sp, #72]
  4096a8:	cmp	x2, x20
  4096ac:	b.eq	4096d8 <ferror@plt+0x7388>  // b.none
  4096b0:	strb	w0, [x22, x21]
  4096b4:	add	x20, x2, #0x1
  4096b8:	ldrb	w2, [x2]
  4096bc:	cmp	w2, #0x2e
  4096c0:	cset	w0, ne  // ne = any
  4096c4:	cmp	w21, #0x3
  4096c8:	cbz	w2, 409714 <ferror@plt+0x73c4>
  4096cc:	csinc	w0, w0, wzr, ne  // ne = any
  4096d0:	add	x21, x21, #0x1
  4096d4:	cbz	w0, 40968c <ferror@plt+0x733c>
  4096d8:	mov	w0, #0xffffffff            	// #-1
  4096dc:	ldr	x23, [sp, #48]
  4096e0:	b	409624 <ferror@plt+0x72d4>
  4096e4:	mov	x2, x20
  4096e8:	add	x0, x19, #0x8
  4096ec:	mov	w1, #0x100                 	// #256
  4096f0:	bl	40c3f0 <ferror@plt+0xa0a0>
  4096f4:	tbnz	w0, #31, 40965c <ferror@plt+0x730c>
  4096f8:	and	w1, w0, #0xffff
  4096fc:	mov	w0, #0x0                   	// #0
  409700:	strh	w1, [x19, #2]
  409704:	ubfiz	w1, w1, #3, #13
  409708:	strh	w1, [x19, #4]
  40970c:	strh	w21, [x19, #6]
  409710:	b	409624 <ferror@plt+0x72d4>
  409714:	mov	w1, #0xffff0004            	// #-65532
  409718:	stur	w1, [x19, #2]
  40971c:	ldrh	w0, [x19, #6]
  409720:	ldr	x23, [sp, #48]
  409724:	b	409510 <ferror@plt+0x71c0>
  409728:	strh	w21, [x19, #6]
  40972c:	mov	x1, x20
  409730:	mov	w0, w21
  409734:	add	x2, x19, #0x8
  409738:	mov	x3, #0x100                 	// #256
  40973c:	bl	40d830 <ferror@plt+0xb4e0>
  409740:	cmp	w0, #0x0
  409744:	b.le	40965c <ferror@plt+0x730c>
  409748:	mov	w1, #0x4                   	// #4
  40974c:	add	x2, x19, #0x4
  409750:	movk	w1, #0x14, lsl #16
  409754:	mov	x0, #0x1                   	// #1
  409758:	stur	w1, [x19, #2]
  40975c:	b	40976c <ferror@plt+0x741c>
  409760:	add	x0, x0, #0x1
  409764:	cmp	x0, #0x41
  409768:	b.eq	409788 <ferror@plt+0x7438>  // b.none
  40976c:	ldr	w1, [x2, x0, lsl #2]
  409770:	rev	w1, w1
  409774:	tbz	w1, #8, 409760 <ferror@plt+0x7410>
  409778:	ubfiz	w1, w0, #2, #14
  40977c:	ldrh	w0, [x19, #6]
  409780:	strh	w1, [x19, #2]
  409784:	b	409510 <ferror@plt+0x71c0>
  409788:	ldrh	w0, [x19, #6]
  40978c:	b	409510 <ferror@plt+0x71c0>
  409790:	stp	x29, x30, [sp, #-320]!
  409794:	mov	w2, #0x0                   	// #0
  409798:	mov	x29, sp
  40979c:	stp	x19, x20, [sp, #16]
  4097a0:	mov	x20, x1
  4097a4:	str	x21, [sp, #32]
  4097a8:	mov	x21, x0
  4097ac:	bl	408d48 <ferror@plt+0x69f8>
  4097b0:	mov	w19, w0
  4097b4:	cbnz	w0, 4097cc <ferror@plt+0x747c>
  4097b8:	mov	w0, w19
  4097bc:	ldp	x19, x20, [sp, #16]
  4097c0:	ldr	x21, [sp, #32]
  4097c4:	ldp	x29, x30, [sp], #320
  4097c8:	ret
  4097cc:	mov	x1, x20
  4097d0:	add	x0, sp, #0x38
  4097d4:	mov	w2, #0x2                   	// #2
  4097d8:	bl	409490 <ferror@plt+0x7140>
  4097dc:	mov	w19, w0
  4097e0:	cbnz	w0, 409814 <ferror@plt+0x74c4>
  4097e4:	ldrh	w0, [sp, #62]
  4097e8:	cmp	w0, #0x2
  4097ec:	b.ne	409814 <ferror@plt+0x74c4>  // b.any
  4097f0:	ldr	w0, [sp, #64]
  4097f4:	bl	408d10 <ferror@plt+0x69c0>
  4097f8:	tbnz	w0, #31, 409814 <ferror@plt+0x74c4>
  4097fc:	str	w0, [x21]
  409800:	mov	w0, w19
  409804:	ldp	x19, x20, [sp, #16]
  409808:	ldr	x21, [sp, #32]
  40980c:	ldp	x29, x30, [sp], #320
  409810:	ret
  409814:	mov	w19, #0xffffffff            	// #-1
  409818:	b	4097b8 <ferror@plt+0x7468>
  40981c:	nop
  409820:	stp	x29, x30, [sp, #-64]!
  409824:	mov	x29, sp
  409828:	stp	x19, x20, [sp, #16]
  40982c:	mov	x19, x0
  409830:	mov	x0, x1
  409834:	stp	x21, x22, [sp, #32]
  409838:	mov	x21, x1
  40983c:	mov	w22, w2
  409840:	mov	w1, #0x2f                  	// #47
  409844:	bl	402160 <strchr@plt>
  409848:	cbz	x0, 4098e0 <ferror@plt+0x7590>
  40984c:	mov	x20, x0
  409850:	strb	wzr, [x0]
  409854:	mov	x1, x21
  409858:	mov	w2, w22
  40985c:	mov	x0, x19
  409860:	bl	409490 <ferror@plt+0x7140>
  409864:	mov	w1, #0x2f                  	// #47
  409868:	strb	w1, [x20]
  40986c:	cbz	w0, 409880 <ferror@plt+0x7530>
  409870:	ldp	x19, x20, [sp, #16]
  409874:	ldp	x21, x22, [sp, #32]
  409878:	ldp	x29, x30, [sp], #64
  40987c:	ret
  409880:	ldrh	w0, [x19, #6]
  409884:	bl	409468 <ferror@plt+0x7118>
  409888:	mov	w21, w0
  40988c:	ldrsh	w1, [x19, #4]
  409890:	cmn	w1, #0x2
  409894:	b.eq	409920 <ferror@plt+0x75d0>  // b.none
  409898:	add	x1, x20, #0x1
  40989c:	add	x0, sp, #0x3c
  4098a0:	bl	409790 <ferror@plt+0x7440>
  4098a4:	cbnz	w0, 409920 <ferror@plt+0x75d0>
  4098a8:	ldr	w1, [sp, #60]
  4098ac:	cmp	w1, w21
  4098b0:	b.hi	409920 <ferror@plt+0x75d0>  // b.pmore
  4098b4:	sxth	w1, w1
  4098b8:	mov	w2, #0x1                   	// #1
  4098bc:	ldrh	w3, [x19]
  4098c0:	mov	w0, #0x0                   	// #0
  4098c4:	strh	w1, [x19, #4]
  4098c8:	orr	w1, w2, w3
  4098cc:	strh	w1, [x19]
  4098d0:	ldp	x19, x20, [sp, #16]
  4098d4:	ldp	x21, x22, [sp, #32]
  4098d8:	ldp	x29, x30, [sp], #64
  4098dc:	ret
  4098e0:	mov	w2, w22
  4098e4:	mov	x1, x21
  4098e8:	mov	x0, x19
  4098ec:	bl	409490 <ferror@plt+0x7140>
  4098f0:	cbnz	w0, 409870 <ferror@plt+0x7520>
  4098f4:	ldrh	w0, [x19, #6]
  4098f8:	bl	409468 <ferror@plt+0x7118>
  4098fc:	ldrsh	w1, [x19, #4]
  409900:	cmn	w1, #0x2
  409904:	b.eq	409914 <ferror@plt+0x75c4>  // b.none
  409908:	sxth	w1, w0
  40990c:	mov	w2, #0x0                   	// #0
  409910:	b	4098bc <ferror@plt+0x756c>
  409914:	mov	w1, #0x0                   	// #0
  409918:	mov	w2, #0x0                   	// #0
  40991c:	b	4098bc <ferror@plt+0x756c>
  409920:	mov	w0, #0xffffffff            	// #-1
  409924:	b	409870 <ferror@plt+0x7520>
  409928:	mov	x3, x0
  40992c:	ldrh	w0, [x1]
  409930:	sub	w0, w0, #0x4
  409934:	cmp	w0, #0xa
  409938:	b.eq	409a10 <ferror@plt+0x76c0>  // b.none
  40993c:	b.hi	4099a0 <ferror@plt+0x7650>  // b.pmore
  409940:	cmp	w0, #0x2
  409944:	b.eq	409a7c <ferror@plt+0x772c>  // b.none
  409948:	cmp	w0, #0x4
  40994c:	b.ne	409a08 <ferror@plt+0x76b8>  // b.any
  409950:	mov	w4, #0x2                   	// #2
  409954:	strh	w0, [x3, #2]
  409958:	strh	w4, [x3, #6]
  40995c:	ldr	w0, [x1, #4]
  409960:	str	w0, [x3, #8]
  409964:	cbz	w2, 409970 <ferror@plt+0x7620>
  409968:	cmp	w2, #0x2
  40996c:	b.ne	409ab0 <ferror@plt+0x7760>  // b.any
  409970:	mov	w0, #0xffffffff            	// #-1
  409974:	strh	w0, [x3, #4]
  409978:	ldr	w0, [x3, #8]
  40997c:	strh	wzr, [x3]
  409980:	cbz	w0, 4099f8 <ferror@plt+0x76a8>
  409984:	and	w0, w0, #0xf0
  409988:	cmp	w0, #0xe0
  40998c:	b.eq	409a6c <ferror@plt+0x771c>  // b.none
  409990:	mov	w1, #0x2                   	// #2
  409994:	mov	w0, #0x0                   	// #0
  409998:	strh	w1, [x3]
  40999c:	ret
  4099a0:	cmp	w0, #0x10
  4099a4:	b.ne	409a08 <ferror@plt+0x76b8>  // b.any
  4099a8:	add	x1, x1, #0x4
  4099ac:	mov	w4, #0xa                   	// #10
  4099b0:	strh	w0, [x3, #2]
  4099b4:	strh	w4, [x3, #6]
  4099b8:	ldp	x0, x1, [x1]
  4099bc:	stp	x0, x1, [x3, #8]
  4099c0:	cbz	w2, 4099cc <ferror@plt+0x767c>
  4099c4:	cmp	w2, #0xa
  4099c8:	b.ne	409ab0 <ferror@plt+0x7760>  // b.any
  4099cc:	mov	w0, #0xffffffff            	// #-1
  4099d0:	strh	w0, [x3, #4]
  4099d4:	ldr	w0, [x3, #8]
  4099d8:	strh	wzr, [x3]
  4099dc:	cbnz	w0, 409a60 <ferror@plt+0x7710>
  4099e0:	ldr	w0, [x3, #12]
  4099e4:	cbnz	w0, 409a60 <ferror@plt+0x7710>
  4099e8:	ldr	w0, [x3, #16]
  4099ec:	cbnz	w0, 409a60 <ferror@plt+0x7710>
  4099f0:	ldr	w0, [x3, #20]
  4099f4:	cbnz	w0, 409a60 <ferror@plt+0x7710>
  4099f8:	mov	w1, #0x6                   	// #6
  4099fc:	mov	w0, #0x0                   	// #0
  409a00:	strh	w1, [x3]
  409a04:	ret
  409a08:	mov	w0, #0xffffffff            	// #-1
  409a0c:	ret
  409a10:	mov	w4, #0x4                   	// #4
  409a14:	strh	w0, [x3, #2]
  409a18:	strh	w4, [x3, #6]
  409a1c:	mov	w0, #0x4                   	// #4
  409a20:	mov	w4, w0
  409a24:	ldur	x5, [x1, #4]
  409a28:	str	x5, [x3, #8]
  409a2c:	ldrh	w1, [x1, #12]
  409a30:	strh	w1, [x3, #16]
  409a34:	cbz	w2, 409a9c <ferror@plt+0x774c>
  409a38:	cmp	w2, w0
  409a3c:	b.ne	409ab0 <ferror@plt+0x7760>  // b.any
  409a40:	mov	w0, #0xffffffff            	// #-1
  409a44:	strh	wzr, [x3]
  409a48:	strh	w0, [x3, #4]
  409a4c:	cmp	w4, #0xa
  409a50:	mov	w0, #0x0                   	// #0
  409a54:	b.ne	40999c <ferror@plt+0x764c>  // b.any
  409a58:	ldr	w0, [x3, #8]
  409a5c:	cbz	w0, 4099e0 <ferror@plt+0x7690>
  409a60:	ldrb	w0, [x3, #8]
  409a64:	cmp	w0, #0xff
  409a68:	b.ne	409990 <ferror@plt+0x7640>  // b.any
  409a6c:	mov	w1, #0xa                   	// #10
  409a70:	mov	w0, #0x0                   	// #0
  409a74:	strh	w1, [x3]
  409a78:	ret
  409a7c:	mov	w4, #0xc                   	// #12
  409a80:	strh	w0, [x3, #2]
  409a84:	strh	w4, [x3, #6]
  409a88:	mov	w0, #0xc                   	// #12
  409a8c:	mov	w4, w0
  409a90:	ldrh	w1, [x1, #4]
  409a94:	strh	w1, [x3, #8]
  409a98:	cbnz	w2, 409a38 <ferror@plt+0x76e8>
  409a9c:	mov	w1, #0xffffffff            	// #-1
  409aa0:	mov	w0, #0x0                   	// #0
  409aa4:	strh	wzr, [x3]
  409aa8:	strh	w1, [x3, #4]
  409aac:	ret
  409ab0:	mov	w0, #0xfffffffe            	// #-2
  409ab4:	ret
  409ab8:	stp	x29, x30, [sp, #-304]!
  409abc:	mov	w2, #0x2                   	// #2
  409ac0:	mov	x29, sp
  409ac4:	str	x19, [sp, #16]
  409ac8:	mov	x19, x0
  409acc:	mov	x1, x19
  409ad0:	add	x0, sp, #0x28
  409ad4:	bl	409490 <ferror@plt+0x7140>
  409ad8:	cbnz	w0, 409aec <ferror@plt+0x779c>
  409adc:	ldr	w0, [sp, #48]
  409ae0:	ldr	x19, [sp, #16]
  409ae4:	ldp	x29, x30, [sp], #304
  409ae8:	ret
  409aec:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  409af0:	mov	x2, x19
  409af4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409af8:	add	x1, x1, #0x520
  409afc:	ldr	x0, [x0, #3992]
  409b00:	ldr	x0, [x0]
  409b04:	bl	402320 <fprintf@plt>
  409b08:	mov	w0, #0x1                   	// #1
  409b0c:	bl	401dc0 <exit@plt>
  409b10:	stp	x29, x30, [sp, #-16]!
  409b14:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  409b18:	mov	x2, #0x30                  	// #48
  409b1c:	mov	x29, sp
  409b20:	ldr	x3, [x3, #3992]
  409b24:	mov	x1, #0x1                   	// #1
  409b28:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  409b2c:	add	x0, x0, #0x558
  409b30:	ldr	x3, [x3]
  409b34:	bl	402180 <fwrite@plt>
  409b38:	mov	w0, #0xffffffff            	// #-1
  409b3c:	bl	401dc0 <exit@plt>
  409b40:	stp	x29, x30, [sp, #-16]!
  409b44:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  409b48:	mov	x2, x0
  409b4c:	mov	x29, sp
  409b50:	ldr	x3, [x3, #3992]
  409b54:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409b58:	add	x1, x1, #0x590
  409b5c:	ldr	x0, [x3]
  409b60:	bl	402320 <fprintf@plt>
  409b64:	mov	w0, #0xffffffff            	// #-1
  409b68:	bl	401dc0 <exit@plt>
  409b6c:	nop
  409b70:	stp	x29, x30, [sp, #-16]!
  409b74:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  409b78:	mov	x3, x0
  409b7c:	mov	x29, sp
  409b80:	ldr	x4, [x4, #3992]
  409b84:	mov	x2, x1
  409b88:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409b8c:	add	x1, x1, #0x5b8
  409b90:	ldr	x0, [x4]
  409b94:	bl	402320 <fprintf@plt>
  409b98:	mov	w0, #0xffffffff            	// #-1
  409b9c:	bl	401dc0 <exit@plt>
  409ba0:	stp	x29, x30, [sp, #-16]!
  409ba4:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  409ba8:	mov	x2, x0
  409bac:	mov	x29, sp
  409bb0:	ldr	x4, [x4, #3992]
  409bb4:	mov	x3, x1
  409bb8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409bbc:	add	x1, x1, #0x5e0
  409bc0:	ldr	x0, [x4]
  409bc4:	bl	402320 <fprintf@plt>
  409bc8:	mov	w0, #0xffffffff            	// #-1
  409bcc:	bl	401dc0 <exit@plt>
  409bd0:	stp	x29, x30, [sp, #-16]!
  409bd4:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  409bd8:	mov	x2, x0
  409bdc:	mov	x29, sp
  409be0:	ldr	x4, [x4, #3992]
  409be4:	mov	x3, x1
  409be8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409bec:	add	x1, x1, #0x618
  409bf0:	ldr	x0, [x4]
  409bf4:	bl	402320 <fprintf@plt>
  409bf8:	mov	w0, #0xffffffff            	// #-1
  409bfc:	bl	401dc0 <exit@plt>
  409c00:	stp	x29, x30, [sp, #-16]!
  409c04:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  409c08:	mov	x2, x0
  409c0c:	mov	x29, sp
  409c10:	ldr	x3, [x3, #3992]
  409c14:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409c18:	add	x1, x1, #0x428
  409c1c:	ldr	x0, [x3]
  409c20:	bl	402320 <fprintf@plt>
  409c24:	mov	w0, #0xffffffff            	// #-1
  409c28:	ldp	x29, x30, [sp], #16
  409c2c:	ret
  409c30:	stp	x29, x30, [sp, #-32]!
  409c34:	mov	x29, sp
  409c38:	stp	x19, x20, [sp, #16]
  409c3c:	mov	x20, x0
  409c40:	bl	401db0 <strlen@plt>
  409c44:	cmp	x0, #0xf
  409c48:	b.hi	409c7c <ferror@plt+0x792c>  // b.pmore
  409c4c:	ldrb	w19, [x20]
  409c50:	cbnz	w19, 409c74 <ferror@plt+0x7924>
  409c54:	b	409c7c <ferror@plt+0x792c>
  409c58:	bl	4020b0 <__ctype_b_loc@plt>
  409c5c:	ubfiz	x19, x19, #1, #8
  409c60:	ldr	x0, [x0]
  409c64:	ldrh	w0, [x0, x19]
  409c68:	tbnz	w0, #13, 409c7c <ferror@plt+0x792c>
  409c6c:	ldrb	w19, [x20, #1]!
  409c70:	cbz	w19, 409c8c <ferror@plt+0x793c>
  409c74:	cmp	w19, #0x2f
  409c78:	b.ne	409c58 <ferror@plt+0x7908>  // b.any
  409c7c:	mov	w0, #0xffffffff            	// #-1
  409c80:	ldp	x19, x20, [sp, #16]
  409c84:	ldp	x29, x30, [sp], #32
  409c88:	ret
  409c8c:	mov	w0, #0x0                   	// #0
  409c90:	ldp	x19, x20, [sp, #16]
  409c94:	ldp	x29, x30, [sp], #32
  409c98:	ret
  409c9c:	nop
  409ca0:	stp	x29, x30, [sp, #-32]!
  409ca4:	mov	x29, sp
  409ca8:	stp	x19, x20, [sp, #16]
  409cac:	ldrb	w19, [x0]
  409cb0:	cbz	w19, 409ce0 <ferror@plt+0x7990>
  409cb4:	mov	x20, x0
  409cb8:	b	409cd8 <ferror@plt+0x7988>
  409cbc:	bl	4020b0 <__ctype_b_loc@plt>
  409cc0:	ubfiz	x19, x19, #1, #8
  409cc4:	ldr	x0, [x0]
  409cc8:	ldrh	w0, [x0, x19]
  409ccc:	tbnz	w0, #13, 409ce0 <ferror@plt+0x7990>
  409cd0:	ldrb	w19, [x20, #1]!
  409cd4:	cbz	w19, 409cf0 <ferror@plt+0x79a0>
  409cd8:	cmp	w19, #0x2f
  409cdc:	b.ne	409cbc <ferror@plt+0x796c>  // b.any
  409ce0:	mov	w0, #0xffffffff            	// #-1
  409ce4:	ldp	x19, x20, [sp, #16]
  409ce8:	ldp	x29, x30, [sp], #32
  409cec:	ret
  409cf0:	mov	w0, #0x0                   	// #0
  409cf4:	ldp	x19, x20, [sp, #16]
  409cf8:	ldp	x29, x30, [sp], #32
  409cfc:	ret
  409d00:	stp	x29, x30, [sp, #-48]!
  409d04:	mov	x29, sp
  409d08:	stp	x19, x20, [sp, #16]
  409d0c:	mov	x20, x1
  409d10:	str	x21, [sp, #32]
  409d14:	mov	x21, x0
  409d18:	mov	x0, x1
  409d1c:	bl	409c30 <ferror@plt+0x78e0>
  409d20:	mov	w19, w0
  409d24:	cbz	w0, 409d3c <ferror@plt+0x79ec>
  409d28:	mov	w0, w19
  409d2c:	ldp	x19, x20, [sp, #16]
  409d30:	ldr	x21, [sp, #32]
  409d34:	ldp	x29, x30, [sp], #48
  409d38:	ret
  409d3c:	mov	x1, x20
  409d40:	mov	x0, x21
  409d44:	mov	x2, #0x10                  	// #16
  409d48:	bl	402270 <strncpy@plt>
  409d4c:	mov	w0, w19
  409d50:	ldp	x19, x20, [sp, #16]
  409d54:	ldr	x21, [sp, #32]
  409d58:	ldp	x29, x30, [sp], #48
  409d5c:	ret
  409d60:	stp	x29, x30, [sp, #-32]!
  409d64:	mov	x29, sp
  409d68:	str	x19, [sp, #16]
  409d6c:	cbz	x1, 409d90 <ferror@plt+0x7a40>
  409d70:	add	x19, x1, #0x4
  409d74:	mov	x0, x19
  409d78:	bl	409c30 <ferror@plt+0x78e0>
  409d7c:	cmp	w0, #0x0
  409d80:	csel	x0, x19, xzr, eq  // eq = none
  409d84:	ldr	x19, [sp, #16]
  409d88:	ldp	x29, x30, [sp], #32
  409d8c:	ret
  409d90:	mov	w19, w0
  409d94:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  409d98:	mov	w2, w19
  409d9c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  409da0:	ldr	x0, [x0, #3992]
  409da4:	add	x1, x1, #0x650
  409da8:	ldr	x0, [x0]
  409dac:	bl	402320 <fprintf@plt>
  409db0:	mov	w0, w19
  409db4:	bl	40bf50 <ferror@plt+0x9c00>
  409db8:	mov	x19, x0
  409dbc:	mov	x0, x19
  409dc0:	bl	409c30 <ferror@plt+0x78e0>
  409dc4:	cmp	w0, #0x0
  409dc8:	csel	x0, x19, xzr, eq  // eq = none
  409dcc:	ldr	x19, [sp, #16]
  409dd0:	ldp	x29, x30, [sp], #32
  409dd4:	ret
  409dd8:	ldrb	w3, [x0]
  409ddc:	cbz	w3, 409e18 <ferror@plt+0x7ac8>
  409de0:	ldrb	w2, [x1]
  409de4:	sub	x4, x0, #0x1
  409de8:	mov	x0, #0x1                   	// #1
  409dec:	cbnz	w2, 409e04 <ferror@plt+0x7ab4>
  409df0:	b	409e0c <ferror@plt+0x7abc>
  409df4:	ldrb	w2, [x1, x0]
  409df8:	add	x0, x0, #0x1
  409dfc:	ldrb	w3, [x4, x0]
  409e00:	cbz	w2, 409e0c <ferror@plt+0x7abc>
  409e04:	cmp	w3, w2
  409e08:	b.eq	409df4 <ferror@plt+0x7aa4>  // b.none
  409e0c:	cmp	w3, #0x0
  409e10:	cset	w0, ne  // ne = any
  409e14:	ret
  409e18:	mov	w0, #0x1                   	// #1
  409e1c:	ret
  409e20:	stp	x29, x30, [sp, #-48]!
  409e24:	cmp	wzr, w2, asr #5
  409e28:	mov	x29, sp
  409e2c:	stp	x19, x20, [sp, #16]
  409e30:	add	x20, x1, #0x8
  409e34:	and	w19, w2, #0x1f
  409e38:	stp	x21, x22, [sp, #32]
  409e3c:	add	x21, x0, #0x8
  409e40:	asr	w22, w2, #5
  409e44:	b.eq	409e60 <ferror@plt+0x7b10>  // b.none
  409e48:	lsl	w2, w22, #2
  409e4c:	mov	x1, x20
  409e50:	mov	x0, x21
  409e54:	sxtw	x2, w2
  409e58:	bl	402090 <memcmp@plt>
  409e5c:	cbnz	w0, 409ea0 <ferror@plt+0x7b50>
  409e60:	cbz	w19, 409e8c <ferror@plt+0x7b3c>
  409e64:	sxtw	x22, w22
  409e68:	neg	w2, w19
  409e6c:	mov	w19, #0xffffffff            	// #-1
  409e70:	lsl	w2, w19, w2
  409e74:	rev	w2, w2
  409e78:	ldr	w0, [x21, x22, lsl #2]
  409e7c:	ldr	w1, [x20, x22, lsl #2]
  409e80:	eor	w0, w0, w1
  409e84:	tst	w0, w2
  409e88:	cset	w19, ne  // ne = any
  409e8c:	mov	w0, w19
  409e90:	ldp	x19, x20, [sp, #16]
  409e94:	ldp	x21, x22, [sp, #32]
  409e98:	ldp	x29, x30, [sp], #48
  409e9c:	ret
  409ea0:	mov	w19, #0xffffffff            	// #-1
  409ea4:	mov	w0, w19
  409ea8:	ldp	x19, x20, [sp, #16]
  409eac:	ldp	x21, x22, [sp, #32]
  409eb0:	ldp	x29, x30, [sp], #48
  409eb4:	ret
  409eb8:	cbz	x1, 409f10 <ferror@plt+0x7bc0>
  409ebc:	stp	x29, x30, [sp, #-304]!
  409ec0:	mov	x29, sp
  409ec4:	ldrh	w2, [x0, #6]
  409ec8:	stp	x19, x20, [sp, #16]
  409ecc:	mov	x19, x0
  409ed0:	mov	w0, #0x0                   	// #0
  409ed4:	cbz	w2, 409f04 <ferror@plt+0x7bb4>
  409ed8:	ldrsh	w3, [x19, #4]
  409edc:	cmp	w3, #0x0
  409ee0:	b.le	409f04 <ferror@plt+0x7bb4>
  409ee4:	add	x20, sp, #0x28
  409ee8:	mov	x0, x20
  409eec:	bl	409928 <ferror@plt+0x75d8>
  409ef0:	cbnz	w0, 409f18 <ferror@plt+0x7bc8>
  409ef4:	ldrsh	w2, [x19, #4]
  409ef8:	mov	x0, x20
  409efc:	mov	x1, x19
  409f00:	bl	409e20 <ferror@plt+0x7ad0>
  409f04:	ldp	x19, x20, [sp, #16]
  409f08:	ldp	x29, x30, [sp], #304
  409f0c:	ret
  409f10:	mov	w0, #0x0                   	// #0
  409f14:	ret
  409f18:	mov	w0, #0xffffffff            	// #-1
  409f1c:	b	409f04 <ferror@plt+0x7bb4>
  409f20:	sub	sp, sp, #0x430
  409f24:	stp	x29, x30, [sp]
  409f28:	mov	x29, sp
  409f2c:	stp	x19, x20, [sp, #16]
  409f30:	adrp	x19, 412000 <ferror@plt+0xfcb0>
  409f34:	add	x19, x19, #0x680
  409f38:	mov	x0, x19
  409f3c:	bl	4022d0 <getenv@plt>
  409f40:	cbz	x0, 409fb0 <ferror@plt+0x7c60>
  409f44:	mov	x0, x19
  409f48:	bl	4022d0 <getenv@plt>
  409f4c:	mov	w2, #0xa                   	// #10
  409f50:	mov	x1, #0x0                   	// #0
  409f54:	bl	4020c0 <strtol@plt>
  409f58:	mov	w19, w0
  409f5c:	cbz	w0, 409f98 <ferror@plt+0x7c48>
  409f60:	mov	w0, w19
  409f64:	ldp	x29, x30, [sp]
  409f68:	ldp	x19, x20, [sp, #16]
  409f6c:	add	sp, sp, #0x430
  409f70:	ret
  409f74:	ldr	w1, [sp, #40]
  409f78:	mov	w0, #0x4240                	// #16960
  409f7c:	movk	w0, #0xf, lsl #16
  409f80:	cmp	w1, w0
  409f84:	b.ne	40a01c <ferror@plt+0x7ccc>  // b.any
  409f88:	ldr	w19, [sp, #44]
  409f8c:	mov	x0, x20
  409f90:	bl	401f00 <fclose@plt>
  409f94:	cbnz	w19, 409f60 <ferror@plt+0x7c10>
  409f98:	mov	w19, #0x64                  	// #100
  409f9c:	mov	w0, w19
  409fa0:	ldp	x29, x30, [sp]
  409fa4:	ldp	x19, x20, [sp, #16]
  409fa8:	add	sp, sp, #0x430
  409fac:	ret
  409fb0:	adrp	x19, 412000 <ferror@plt+0xfcb0>
  409fb4:	add	x19, x19, #0x688
  409fb8:	mov	x0, x19
  409fbc:	bl	4022d0 <getenv@plt>
  409fc0:	cbz	x0, 40a03c <ferror@plt+0x7cec>
  409fc4:	mov	x0, x19
  409fc8:	add	x19, sp, #0x30
  409fcc:	bl	4022d0 <getenv@plt>
  409fd0:	mov	x3, x0
  409fd4:	adrp	x2, 411000 <ferror@plt+0xecb0>
  409fd8:	mov	x0, x19
  409fdc:	add	x2, x2, #0x9a8
  409fe0:	mov	x1, #0x3ff                 	// #1023
  409fe4:	bl	401ec0 <snprintf@plt>
  409fe8:	mov	x0, x19
  409fec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  409ff0:	add	x1, x1, #0xc78
  409ff4:	bl	4021b0 <fopen64@plt>
  409ff8:	mov	x20, x0
  409ffc:	cbz	x0, 409f98 <ferror@plt+0x7c48>
  40a000:	add	x3, sp, #0x2c
  40a004:	add	x2, sp, #0x28
  40a008:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a00c:	add	x1, x1, #0x6d0
  40a010:	bl	401f40 <__isoc99_fscanf@plt>
  40a014:	cmp	w0, #0x2
  40a018:	b.eq	409f74 <ferror@plt+0x7c24>  // b.none
  40a01c:	mov	x0, x20
  40a020:	mov	w19, #0x64                  	// #100
  40a024:	bl	401f00 <fclose@plt>
  40a028:	mov	w0, w19
  40a02c:	ldp	x29, x30, [sp]
  40a030:	ldp	x19, x20, [sp, #16]
  40a034:	add	sp, sp, #0x430
  40a038:	ret
  40a03c:	adrp	x19, 412000 <ferror@plt+0xfcb0>
  40a040:	add	x19, x19, #0x698
  40a044:	mov	x0, x19
  40a048:	bl	4022d0 <getenv@plt>
  40a04c:	cbz	x0, 40a078 <ferror@plt+0x7d28>
  40a050:	mov	x0, x19
  40a054:	add	x19, sp, #0x30
  40a058:	bl	4022d0 <getenv@plt>
  40a05c:	mov	x3, x0
  40a060:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40a064:	mov	x0, x19
  40a068:	add	x2, x2, #0x6a8
  40a06c:	mov	x1, #0x3ff                 	// #1023
  40a070:	bl	401ec0 <snprintf@plt>
  40a074:	b	409fe8 <ferror@plt+0x7c98>
  40a078:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40a07c:	add	x0, x0, #0x6b8
  40a080:	add	x19, sp, #0x30
  40a084:	ldp	x2, x3, [x0]
  40a088:	stp	x2, x3, [sp, #48]
  40a08c:	ldrb	w0, [x0, #16]
  40a090:	strb	w0, [sp, #64]
  40a094:	b	409fe8 <ferror@plt+0x7c98>
  40a098:	stp	x29, x30, [sp, #-16]!
  40a09c:	mov	w0, #0x2                   	// #2
  40a0a0:	mov	x29, sp
  40a0a4:	bl	4021f0 <sysconf@plt>
  40a0a8:	ldp	x29, x30, [sp], #16
  40a0ac:	ret
  40a0b0:	mov	x6, x2
  40a0b4:	cmp	w0, #0x11
  40a0b8:	mov	x2, x3
  40a0bc:	b.eq	40a118 <ferror@plt+0x7dc8>  // b.none
  40a0c0:	b.gt	40a0e4 <ferror@plt+0x7d94>
  40a0c4:	cmp	w0, #0x7
  40a0c8:	b.eq	40a0f8 <ferror@plt+0x7da8>  // b.none
  40a0cc:	and	w5, w0, #0xfffffff7
  40a0d0:	cmp	w5, #0x2
  40a0d4:	b.ne	40a10c <ferror@plt+0x7dbc>  // b.any
  40a0d8:	mov	w3, w4
  40a0dc:	mov	x1, x6
  40a0e0:	b	402340 <inet_ntop@plt>
  40a0e4:	cmp	w0, #0x1c
  40a0e8:	b.ne	40a10c <ferror@plt+0x7dbc>  // b.any
  40a0ec:	sxtw	x3, w4
  40a0f0:	mov	x1, x6
  40a0f4:	b	40d738 <ferror@plt+0xb3e8>
  40a0f8:	ldrh	w0, [x6]
  40a0fc:	cmp	w0, #0x2
  40a100:	b.eq	40a130 <ferror@plt+0x7de0>  // b.none
  40a104:	cmp	w0, #0xa
  40a108:	b.eq	40a124 <ferror@plt+0x7dd4>  // b.none
  40a10c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40a110:	add	x0, x0, #0x6e8
  40a114:	ret
  40a118:	mov	x0, x6
  40a11c:	mov	w2, #0xffff                	// #65535
  40a120:	b	40c2c0 <ferror@plt+0x9f70>
  40a124:	mov	w3, w4
  40a128:	add	x1, x6, #0x8
  40a12c:	b	402340 <inet_ntop@plt>
  40a130:	mov	w3, w4
  40a134:	add	x1, x6, #0x4
  40a138:	b	402340 <inet_ntop@plt>
  40a13c:	nop
  40a140:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40a144:	mov	w4, #0x100                 	// #256
  40a148:	add	x3, x3, #0x400
  40a14c:	b	40a0b0 <ferror@plt+0x7d60>
  40a150:	stp	x29, x30, [sp, #-32]!
  40a154:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40a158:	add	x1, x1, #0xd90
  40a15c:	mov	x29, sp
  40a160:	str	x19, [sp, #16]
  40a164:	mov	x19, x0
  40a168:	bl	4020a0 <strcmp@plt>
  40a16c:	mov	w1, #0x2                   	// #2
  40a170:	cbz	w0, 40a1f0 <ferror@plt+0x7ea0>
  40a174:	mov	x0, x19
  40a178:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40a17c:	add	x1, x1, #0xd98
  40a180:	bl	4020a0 <strcmp@plt>
  40a184:	mov	w1, #0xa                   	// #10
  40a188:	cbz	w0, 40a1f0 <ferror@plt+0x7ea0>
  40a18c:	mov	x0, x19
  40a190:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40a194:	add	x1, x1, #0xc70
  40a198:	bl	4020a0 <strcmp@plt>
  40a19c:	mov	w1, #0x11                  	// #17
  40a1a0:	cbz	w0, 40a1f0 <ferror@plt+0x7ea0>
  40a1a4:	mov	x0, x19
  40a1a8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a1ac:	add	x1, x1, #0x6f0
  40a1b0:	bl	4020a0 <strcmp@plt>
  40a1b4:	mov	w1, #0x4                   	// #4
  40a1b8:	cbz	w0, 40a1f0 <ferror@plt+0x7ea0>
  40a1bc:	mov	x0, x19
  40a1c0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a1c4:	add	x1, x1, #0x6f8
  40a1c8:	bl	4020a0 <strcmp@plt>
  40a1cc:	mov	w1, #0x1c                  	// #28
  40a1d0:	cbz	w0, 40a1f0 <ferror@plt+0x7ea0>
  40a1d4:	mov	x0, x19
  40a1d8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a1dc:	add	x1, x1, #0x700
  40a1e0:	bl	4020a0 <strcmp@plt>
  40a1e4:	cmp	w0, #0x0
  40a1e8:	mov	w1, #0x7                   	// #7
  40a1ec:	csel	w1, wzr, w1, ne  // ne = any
  40a1f0:	mov	w0, w1
  40a1f4:	ldr	x19, [sp, #16]
  40a1f8:	ldp	x29, x30, [sp], #32
  40a1fc:	ret
  40a200:	cmp	w0, #0x2
  40a204:	b.eq	40a244 <ferror@plt+0x7ef4>  // b.none
  40a208:	cmp	w0, #0xa
  40a20c:	b.eq	40a25c <ferror@plt+0x7f0c>  // b.none
  40a210:	cmp	w0, #0x11
  40a214:	b.eq	40a250 <ferror@plt+0x7f00>  // b.none
  40a218:	cmp	w0, #0x4
  40a21c:	b.eq	40a268 <ferror@plt+0x7f18>  // b.none
  40a220:	cmp	w0, #0x1c
  40a224:	b.eq	40a274 <ferror@plt+0x7f24>  // b.none
  40a228:	cmp	w0, #0x7
  40a22c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a230:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40a234:	add	x1, x1, #0x700
  40a238:	add	x0, x0, #0x6e8
  40a23c:	csel	x0, x0, x1, ne  // ne = any
  40a240:	ret
  40a244:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40a248:	add	x0, x0, #0xd90
  40a24c:	ret
  40a250:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40a254:	add	x0, x0, #0xc70
  40a258:	ret
  40a25c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40a260:	add	x0, x0, #0xd98
  40a264:	ret
  40a268:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40a26c:	add	x0, x0, #0x6f0
  40a270:	ret
  40a274:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40a278:	add	x0, x0, #0x6f8
  40a27c:	ret
  40a280:	stp	x29, x30, [sp, #-48]!
  40a284:	mov	x29, sp
  40a288:	stp	x19, x20, [sp, #16]
  40a28c:	mov	x20, x1
  40a290:	mov	w19, w2
  40a294:	bl	409490 <ferror@plt+0x7140>
  40a298:	cbnz	w0, 40a2a8 <ferror@plt+0x7f58>
  40a29c:	ldp	x19, x20, [sp, #16]
  40a2a0:	ldp	x29, x30, [sp], #48
  40a2a4:	ret
  40a2a8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40a2ac:	str	x21, [sp, #32]
  40a2b0:	ldr	x0, [x0, #3992]
  40a2b4:	ldr	x21, [x0]
  40a2b8:	cbz	w19, 40a2e4 <ferror@plt+0x7f94>
  40a2bc:	mov	w0, w19
  40a2c0:	bl	40a200 <ferror@plt+0x7eb0>
  40a2c4:	mov	x2, x0
  40a2c8:	mov	x3, x20
  40a2cc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a2d0:	add	x1, x1, #0x718
  40a2d4:	mov	x0, x21
  40a2d8:	bl	402320 <fprintf@plt>
  40a2dc:	mov	w0, #0x1                   	// #1
  40a2e0:	bl	401dc0 <exit@plt>
  40a2e4:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40a2e8:	add	x2, x2, #0x708
  40a2ec:	b	40a2c8 <ferror@plt+0x7f78>
  40a2f0:	stp	x29, x30, [sp, #-48]!
  40a2f4:	cmp	w2, #0x11
  40a2f8:	mov	x29, sp
  40a2fc:	stp	x19, x20, [sp, #16]
  40a300:	mov	x20, x1
  40a304:	b.eq	40a320 <ferror@plt+0x7fd0>  // b.none
  40a308:	mov	w19, w2
  40a30c:	bl	409820 <ferror@plt+0x74d0>
  40a310:	cbnz	w0, 40a348 <ferror@plt+0x7ff8>
  40a314:	ldp	x19, x20, [sp, #16]
  40a318:	ldp	x29, x30, [sp], #48
  40a31c:	ret
  40a320:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40a324:	mov	x2, x1
  40a328:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a32c:	add	x1, x1, #0x750
  40a330:	ldr	x0, [x0, #3992]
  40a334:	ldr	x0, [x0]
  40a338:	str	x21, [sp, #32]
  40a33c:	bl	402320 <fprintf@plt>
  40a340:	mov	w0, #0x1                   	// #1
  40a344:	bl	401dc0 <exit@plt>
  40a348:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40a34c:	str	x21, [sp, #32]
  40a350:	ldr	x0, [x0, #3992]
  40a354:	ldr	x21, [x0]
  40a358:	cbz	w19, 40a384 <ferror@plt+0x8034>
  40a35c:	mov	w0, w19
  40a360:	bl	40a200 <ferror@plt+0x7eb0>
  40a364:	mov	x2, x0
  40a368:	mov	x3, x20
  40a36c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40a370:	add	x1, x1, #0x798
  40a374:	mov	x0, x21
  40a378:	bl	402320 <fprintf@plt>
  40a37c:	mov	w0, #0x1                   	// #1
  40a380:	bl	401dc0 <exit@plt>
  40a384:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40a388:	add	x2, x2, #0x708
  40a38c:	b	40a368 <ferror@plt+0x8018>
  40a390:	stp	x29, x30, [sp, #-112]!
  40a394:	adrp	x6, 426000 <ferror@plt+0x23cb0>
  40a398:	mov	x29, sp
  40a39c:	ldr	x6, [x6, #4064]
  40a3a0:	stp	x27, x28, [sp, #80]
  40a3a4:	mov	w28, w1
  40a3a8:	stp	x19, x20, [sp, #16]
  40a3ac:	mov	x19, x2
  40a3b0:	ldr	w1, [x6]
  40a3b4:	stp	x21, x22, [sp, #32]
  40a3b8:	mov	w20, w0
  40a3bc:	mov	x21, x3
  40a3c0:	mov	w22, w4
  40a3c4:	cbz	w1, 40a49c <ferror@plt+0x814c>
  40a3c8:	cmp	w28, #0x0
  40a3cc:	b.le	40a4c4 <ferror@plt+0x8174>
  40a3d0:	stp	x23, x24, [sp, #48]
  40a3d4:	cmp	w20, #0xa
  40a3d8:	stp	x25, x26, [sp, #64]
  40a3dc:	b.eq	40a570 <ferror@plt+0x8220>  // b.none
  40a3e0:	sxtw	x23, w28
  40a3e4:	mov	w25, w20
  40a3e8:	sub	x0, x23, #0x4
  40a3ec:	mov	w24, w28
  40a3f0:	add	x0, x19, x0
  40a3f4:	mov	x27, x19
  40a3f8:	ldr	w26, [x0]
  40a3fc:	mov	w0, #0xff01                	// #65281
  40a400:	movk	w0, #0xff00, lsl #16
  40a404:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40a408:	add	x1, x1, #0x400
  40a40c:	add	x1, x1, #0x100
  40a410:	umull	x0, w26, w0
  40a414:	lsr	x0, x0, #40
  40a418:	add	w0, w0, w0, lsl #8
  40a41c:	sub	w0, w26, w0
  40a420:	str	x0, [sp, #104]
  40a424:	ldr	x0, [x1, x0, lsl #3]
  40a428:	str	x0, [sp, #96]
  40a42c:	cbz	x0, 40a4e4 <ferror@plt+0x8194>
  40a430:	mov	x26, x0
  40a434:	b	40a440 <ferror@plt+0x80f0>
  40a438:	ldr	x26, [x26]
  40a43c:	cbz	x26, 40a4e4 <ferror@plt+0x8194>
  40a440:	ldrh	w0, [x26, #22]
  40a444:	cmp	w0, w25
  40a448:	b.ne	40a438 <ferror@plt+0x80e8>  // b.any
  40a44c:	ldrh	w0, [x26, #18]
  40a450:	cmp	w24, w0
  40a454:	b.ne	40a438 <ferror@plt+0x80e8>  // b.any
  40a458:	mov	x2, x23
  40a45c:	mov	x1, x27
  40a460:	add	x0, x26, #0x18
  40a464:	bl	402090 <memcmp@plt>
  40a468:	cbnz	w0, 40a438 <ferror@plt+0x80e8>
  40a46c:	nop
  40a470:	ldr	x0, [x26, #8]
  40a474:	cbz	x0, 40a494 <ferror@plt+0x8144>
  40a478:	ldp	x19, x20, [sp, #16]
  40a47c:	ldp	x21, x22, [sp, #32]
  40a480:	ldp	x23, x24, [sp, #48]
  40a484:	ldp	x25, x26, [sp, #64]
  40a488:	ldp	x27, x28, [sp, #80]
  40a48c:	ldp	x29, x30, [sp], #112
  40a490:	ret
  40a494:	ldp	x23, x24, [sp, #48]
  40a498:	ldp	x25, x26, [sp, #64]
  40a49c:	mov	w4, w22
  40a4a0:	mov	x3, x21
  40a4a4:	mov	x2, x19
  40a4a8:	mov	w1, w28
  40a4ac:	mov	w0, w20
  40a4b0:	ldp	x19, x20, [sp, #16]
  40a4b4:	ldp	x21, x22, [sp, #32]
  40a4b8:	ldp	x27, x28, [sp, #80]
  40a4bc:	ldp	x29, x30, [sp], #112
  40a4c0:	b	40a0b0 <ferror@plt+0x7d60>
  40a4c4:	bl	409468 <ferror@plt+0x7118>
  40a4c8:	cmp	w0, #0x0
  40a4cc:	add	w5, w0, #0x7
  40a4d0:	csel	w5, w5, w0, lt  // lt = tstop
  40a4d4:	cmp	w0, #0x7
  40a4d8:	asr	w28, w5, #3
  40a4dc:	b.le	40a49c <ferror@plt+0x814c>
  40a4e0:	b	40a3d0 <ferror@plt+0x8080>
  40a4e4:	mov	x0, #0x118                 	// #280
  40a4e8:	bl	401f20 <malloc@plt>
  40a4ec:	mov	x26, x0
  40a4f0:	cbz	x0, 40a494 <ferror@plt+0x8144>
  40a4f4:	str	xzr, [x26, #8]
  40a4f8:	mov	x2, x23
  40a4fc:	strh	w24, [x26, #18]
  40a500:	mov	x1, x27
  40a504:	strh	w25, [x26, #22]
  40a508:	add	x0, x0, #0x18
  40a50c:	bl	401d70 <memcpy@plt>
  40a510:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40a514:	add	x23, x0, #0x400
  40a518:	ldp	x0, x2, [sp, #96]
  40a51c:	add	x1, x23, #0x100
  40a520:	str	x0, [x26]
  40a524:	ldr	w0, [x23, #2312]
  40a528:	add	w0, w0, #0x1
  40a52c:	str	w0, [x23, #2312]
  40a530:	str	x26, [x1, x2, lsl #3]
  40a534:	cmp	w0, #0x1
  40a538:	b.eq	40a5a4 <ferror@plt+0x8254>  // b.none
  40a53c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40a540:	ldr	x0, [x0, #4016]
  40a544:	ldr	x0, [x0]
  40a548:	bl	4021a0 <fflush@plt>
  40a54c:	mov	w2, w25
  40a550:	mov	w1, w24
  40a554:	mov	x0, x27
  40a558:	bl	4020f0 <gethostbyaddr@plt>
  40a55c:	cbz	x0, 40a470 <ferror@plt+0x8120>
  40a560:	ldr	x0, [x0]
  40a564:	bl	401ff0 <strdup@plt>
  40a568:	str	x0, [x26, #8]
  40a56c:	b	40a474 <ferror@plt+0x8124>
  40a570:	ldr	w0, [x19]
  40a574:	cbnz	w0, 40a3e0 <ferror@plt+0x8090>
  40a578:	ldr	w0, [x19, #4]
  40a57c:	cbnz	w0, 40a3e0 <ferror@plt+0x8090>
  40a580:	ldr	w0, [x19, #8]
  40a584:	cmn	w0, #0x10, lsl #12
  40a588:	b.ne	40a3e0 <ferror@plt+0x8090>  // b.any
  40a58c:	add	x27, x19, #0xc
  40a590:	mov	x23, #0x4                   	// #4
  40a594:	mov	x0, x27
  40a598:	mov	w24, w23
  40a59c:	mov	w25, #0x2                   	// #2
  40a5a0:	b	40a3f8 <ferror@plt+0x80a8>
  40a5a4:	bl	401e20 <sethostent@plt>
  40a5a8:	b	40a53c <ferror@plt+0x81ec>
  40a5ac:	nop
  40a5b0:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40a5b4:	add	x3, x3, #0x400
  40a5b8:	add	x3, x3, #0x910
  40a5bc:	mov	w4, #0x100                 	// #256
  40a5c0:	b	40a390 <ferror@plt+0x8040>
  40a5c4:	nop
  40a5c8:	stp	x29, x30, [sp, #-80]!
  40a5cc:	cmp	w1, #0x0
  40a5d0:	ccmp	w3, #0x2, #0x4, gt
  40a5d4:	mov	x29, sp
  40a5d8:	stp	x23, x24, [sp, #48]
  40a5dc:	mov	x24, x2
  40a5e0:	b.le	40a650 <ferror@plt+0x8300>
  40a5e4:	mov	w23, w1
  40a5e8:	stp	x19, x20, [sp, #16]
  40a5ec:	mov	x20, x2
  40a5f0:	stp	x21, x22, [sp, #32]
  40a5f4:	sub	x22, x0, #0x1
  40a5f8:	add	w21, w3, w2
  40a5fc:	str	x25, [sp, #64]
  40a600:	adrp	x25, 412000 <ferror@plt+0xfcb0>
  40a604:	add	x25, x25, #0x7c8
  40a608:	mov	x19, #0x1                   	// #1
  40a60c:	nop
  40a610:	ldrb	w2, [x22, x19]
  40a614:	mov	x0, x20
  40a618:	mov	x1, x25
  40a61c:	add	x20, x20, #0x2
  40a620:	bl	401e50 <sprintf@plt>
  40a624:	cmp	w23, w19
  40a628:	sub	w3, w21, w20
  40a62c:	cset	w0, le
  40a630:	cmp	w3, #0x2
  40a634:	cset	w3, le
  40a638:	add	x19, x19, #0x1
  40a63c:	orr	w0, w0, w3
  40a640:	cbz	w0, 40a610 <ferror@plt+0x82c0>
  40a644:	ldp	x19, x20, [sp, #16]
  40a648:	ldp	x21, x22, [sp, #32]
  40a64c:	ldr	x25, [sp, #64]
  40a650:	mov	x0, x24
  40a654:	ldp	x23, x24, [sp, #48]
  40a658:	ldp	x29, x30, [sp], #80
  40a65c:	ret
  40a660:	stp	x29, x30, [sp, #-112]!
  40a664:	mov	x29, sp
  40a668:	stp	x21, x22, [sp, #32]
  40a66c:	mov	x22, x1
  40a670:	stp	x23, x24, [sp, #48]
  40a674:	mov	w23, w2
  40a678:	stp	x25, x26, [sp, #64]
  40a67c:	mov	x25, x3
  40a680:	mov	x26, x0
  40a684:	bl	401db0 <strlen@plt>
  40a688:	tbnz	w0, #0, 40a774 <ferror@plt+0x8424>
  40a68c:	str	x27, [sp, #80]
  40a690:	cbz	w23, 40a7a4 <ferror@plt+0x8454>
  40a694:	mov	x3, x0
  40a698:	add	x21, sp, #0x60
  40a69c:	add	x24, sp, #0x68
  40a6a0:	stp	x19, x20, [sp, #16]
  40a6a4:	and	x20, x0, #0x1
  40a6a8:	b	40a6d0 <ferror@plt+0x8380>
  40a6ac:	ldr	x1, [sp, #104]
  40a6b0:	ldrb	w1, [x1]
  40a6b4:	cbnz	w1, 40a72c <ferror@plt+0x83dc>
  40a6b8:	strb	w4, [x22, x20]
  40a6bc:	add	x20, x20, #0x1
  40a6c0:	cmp	w23, w20
  40a6c4:	b.ls	40a74c <ferror@plt+0x83fc>  // b.plast
  40a6c8:	bl	401db0 <strlen@plt>
  40a6cc:	mov	x3, x0
  40a6d0:	mov	x1, x26
  40a6d4:	mov	x0, x21
  40a6d8:	cmp	x3, #0x1
  40a6dc:	mov	w27, w20
  40a6e0:	mov	x2, #0x2                   	// #2
  40a6e4:	b.ls	40a74c <ferror@plt+0x83fc>  // b.plast
  40a6e8:	bl	402270 <strncpy@plt>
  40a6ec:	strb	wzr, [sp, #98]
  40a6f0:	bl	4022c0 <__errno_location@plt>
  40a6f4:	mov	x19, x0
  40a6f8:	mov	x1, x24
  40a6fc:	mov	x0, x21
  40a700:	mov	w2, #0x10                  	// #16
  40a704:	add	x26, x26, #0x2
  40a708:	str	wzr, [x19]
  40a70c:	add	w27, w27, #0x1
  40a710:	bl	401da0 <strtoul@plt>
  40a714:	mov	x4, x0
  40a718:	ldr	w1, [x19]
  40a71c:	cmp	w4, #0xff
  40a720:	mov	x0, x26
  40a724:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40a728:	b.eq	40a6ac <ferror@plt+0x835c>  // b.none
  40a72c:	mov	x0, #0x0                   	// #0
  40a730:	ldp	x19, x20, [sp, #16]
  40a734:	ldp	x21, x22, [sp, #32]
  40a738:	ldp	x23, x24, [sp, #48]
  40a73c:	ldp	x25, x26, [sp, #64]
  40a740:	ldr	x27, [sp, #80]
  40a744:	ldp	x29, x30, [sp], #112
  40a748:	ret
  40a74c:	ldp	x19, x20, [sp, #16]
  40a750:	mov	x0, x22
  40a754:	cbz	x25, 40a78c <ferror@plt+0x843c>
  40a758:	str	w27, [x25]
  40a75c:	ldp	x21, x22, [sp, #32]
  40a760:	ldp	x23, x24, [sp, #48]
  40a764:	ldp	x25, x26, [sp, #64]
  40a768:	ldr	x27, [sp, #80]
  40a76c:	ldp	x29, x30, [sp], #112
  40a770:	ret
  40a774:	mov	x0, #0x0                   	// #0
  40a778:	ldp	x21, x22, [sp, #32]
  40a77c:	ldp	x23, x24, [sp, #48]
  40a780:	ldp	x25, x26, [sp, #64]
  40a784:	ldp	x29, x30, [sp], #112
  40a788:	ret
  40a78c:	ldp	x21, x22, [sp, #32]
  40a790:	ldp	x23, x24, [sp, #48]
  40a794:	ldp	x25, x26, [sp, #64]
  40a798:	ldr	x27, [sp, #80]
  40a79c:	ldp	x29, x30, [sp], #112
  40a7a0:	ret
  40a7a4:	mov	w27, #0x0                   	// #0
  40a7a8:	b	40a750 <ferror@plt+0x8400>
  40a7ac:	nop
  40a7b0:	cmp	w2, #0x0
  40a7b4:	b.le	40a840 <ferror@plt+0x84f0>
  40a7b8:	stp	x29, x30, [sp, #-48]!
  40a7bc:	sub	w2, w2, #0x1
  40a7c0:	mov	x29, sp
  40a7c4:	str	x21, [sp, #32]
  40a7c8:	add	x21, x1, #0x1
  40a7cc:	add	x21, x21, x2
  40a7d0:	stp	x19, x20, [sp, #16]
  40a7d4:	mov	x19, x1
  40a7d8:	add	x20, x0, #0x1
  40a7dc:	b	40a80c <ferror@plt+0x84bc>
  40a7e0:	ubfiz	w0, w0, #4, #4
  40a7e4:	strb	w0, [x19]
  40a7e8:	add	x20, x20, #0x2
  40a7ec:	ldurb	w0, [x20, #-2]
  40a7f0:	bl	408c30 <ferror@plt+0x68e0>
  40a7f4:	tbnz	w0, #31, 40a818 <ferror@plt+0x84c8>
  40a7f8:	ldrb	w1, [x19]
  40a7fc:	orr	w0, w0, w1
  40a800:	strb	w0, [x19], #1
  40a804:	cmp	x19, x21
  40a808:	b.eq	40a82c <ferror@plt+0x84dc>  // b.none
  40a80c:	ldurb	w0, [x20, #-1]
  40a810:	bl	408c30 <ferror@plt+0x68e0>
  40a814:	tbz	w0, #31, 40a7e0 <ferror@plt+0x8490>
  40a818:	mov	w0, #0xffffffff            	// #-1
  40a81c:	ldp	x19, x20, [sp, #16]
  40a820:	ldr	x21, [sp, #32]
  40a824:	ldp	x29, x30, [sp], #48
  40a828:	ret
  40a82c:	mov	w0, #0x0                   	// #0
  40a830:	ldp	x19, x20, [sp, #16]
  40a834:	ldr	x21, [sp, #32]
  40a838:	ldp	x29, x30, [sp], #48
  40a83c:	ret
  40a840:	mov	w0, #0x0                   	// #0
  40a844:	ret
  40a848:	stp	x29, x30, [sp, #-96]!
  40a84c:	rev16	w3, w0
  40a850:	and	w3, w3, #0xffff
  40a854:	mov	x29, sp
  40a858:	stp	x19, x20, [sp, #16]
  40a85c:	add	x20, sp, #0x58
  40a860:	mov	x19, #0x0                   	// #0
  40a864:	stp	x21, x22, [sp, #32]
  40a868:	mov	x21, x1
  40a86c:	mov	x22, x2
  40a870:	stp	x23, x24, [sp, #48]
  40a874:	adrp	x24, 412000 <ferror@plt+0xfcb0>
  40a878:	add	x23, x20, #0x6
  40a87c:	add	x24, x24, #0x7d8
  40a880:	str	x25, [sp, #64]
  40a884:	adrp	x25, 412000 <ferror@plt+0xfcb0>
  40a888:	add	x25, x25, #0x7d0
  40a88c:	str	x0, [sp, #88]
  40a890:	mov	x4, x25
  40a894:	mov	x2, x24
  40a898:	sub	x1, x22, x19
  40a89c:	add	x0, x21, x19
  40a8a0:	bl	401ec0 <snprintf@plt>
  40a8a4:	tbnz	w0, #31, 40a8e4 <ferror@plt+0x8594>
  40a8a8:	ldrh	w3, [x20, #2]!
  40a8ac:	add	x19, x19, w0, sxtw
  40a8b0:	rev16	w3, w3
  40a8b4:	cmp	x23, x20
  40a8b8:	and	w3, w3, #0xffff
  40a8bc:	b.ne	40a890 <ferror@plt+0x8540>  // b.any
  40a8c0:	sub	x1, x22, x19
  40a8c4:	add	x0, x21, x19
  40a8c8:	mov	x2, x24
  40a8cc:	adrp	x4, 412000 <ferror@plt+0xfcb0>
  40a8d0:	add	x4, x4, #0x588
  40a8d4:	bl	401ec0 <snprintf@plt>
  40a8d8:	cmp	w0, #0x0
  40a8dc:	add	x19, x19, w0, sxtw
  40a8e0:	csel	w0, w0, w19, lt  // lt = tstop
  40a8e4:	ldp	x19, x20, [sp, #16]
  40a8e8:	ldp	x21, x22, [sp, #32]
  40a8ec:	ldp	x23, x24, [sp, #48]
  40a8f0:	ldr	x25, [sp, #64]
  40a8f4:	ldp	x29, x30, [sp], #96
  40a8f8:	ret
  40a8fc:	nop
  40a900:	cbz	x1, 40a9ac <ferror@plt+0x865c>
  40a904:	stp	x29, x30, [sp, #-64]!
  40a908:	mov	x29, sp
  40a90c:	stp	x19, x20, [sp, #16]
  40a910:	mov	x20, x0
  40a914:	stp	x21, x22, [sp, #32]
  40a918:	mov	x21, x1
  40a91c:	mov	x22, x2
  40a920:	add	x21, x20, x21
  40a924:	stp	x23, x24, [sp, #48]
  40a928:	adrp	x24, 412000 <ferror@plt+0xfcb0>
  40a92c:	bl	4020b0 <__ctype_b_loc@plt>
  40a930:	add	x24, x24, #0x7e0
  40a934:	mov	x23, x0
  40a938:	b	40a954 <ferror@plt+0x8604>
  40a93c:	mov	w1, w19
  40a940:	mov	x0, x24
  40a944:	add	x20, x20, #0x1
  40a948:	bl	4022a0 <printf@plt>
  40a94c:	cmp	x21, x20
  40a950:	b.eq	40a998 <ferror@plt+0x8648>  // b.none
  40a954:	ldrb	w19, [x20]
  40a958:	mov	x0, x22
  40a95c:	ldr	x4, [x23]
  40a960:	cmp	w19, #0x5c
  40a964:	ubfiz	x3, x19, #1, #8
  40a968:	mov	w1, w19
  40a96c:	ldrh	w3, [x4, x3]
  40a970:	and	w3, w3, #0x4000
  40a974:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40a978:	b.eq	40a93c <ferror@plt+0x85ec>  // b.none
  40a97c:	bl	402160 <strchr@plt>
  40a980:	cbnz	x0, 40a93c <ferror@plt+0x85ec>
  40a984:	mov	w0, w19
  40a988:	add	x20, x20, #0x1
  40a98c:	bl	4022e0 <putchar@plt>
  40a990:	cmp	x21, x20
  40a994:	b.ne	40a954 <ferror@plt+0x8604>  // b.any
  40a998:	ldp	x19, x20, [sp, #16]
  40a99c:	ldp	x21, x22, [sp, #32]
  40a9a0:	ldp	x23, x24, [sp, #48]
  40a9a4:	ldp	x29, x30, [sp], #64
  40a9a8:	ret
  40a9ac:	ret
  40a9b0:	stp	x29, x30, [sp, #-96]!
  40a9b4:	mov	x1, #0x0                   	// #0
  40a9b8:	mov	x29, sp
  40a9bc:	stp	x19, x20, [sp, #16]
  40a9c0:	add	x19, sp, #0x28
  40a9c4:	mov	x20, x0
  40a9c8:	mov	x0, x19
  40a9cc:	bl	401f90 <gettimeofday@plt>
  40a9d0:	mov	x0, x19
  40a9d4:	bl	401ef0 <localtime@plt>
  40a9d8:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40a9dc:	ldr	x1, [x1, #4032]
  40a9e0:	ldr	w1, [x1]
  40a9e4:	cbz	w1, 40aa2c <ferror@plt+0x86dc>
  40a9e8:	add	x19, sp, #0x38
  40a9ec:	mov	x3, x0
  40a9f0:	mov	x1, #0x28                  	// #40
  40a9f4:	mov	x0, x19
  40a9f8:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40a9fc:	add	x2, x2, #0x7e8
  40aa00:	bl	401e90 <strftime@plt>
  40aa04:	ldr	x3, [sp, #48]
  40aa08:	mov	x2, x19
  40aa0c:	mov	x0, x20
  40aa10:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40aa14:	add	x1, x1, #0x800
  40aa18:	bl	402320 <fprintf@plt>
  40aa1c:	mov	w0, #0x0                   	// #0
  40aa20:	ldp	x19, x20, [sp, #16]
  40aa24:	ldp	x29, x30, [sp], #96
  40aa28:	ret
  40aa2c:	bl	402210 <asctime@plt>
  40aa30:	mov	x19, x0
  40aa34:	bl	401db0 <strlen@plt>
  40aa38:	mov	x2, x19
  40aa3c:	add	x19, x19, x0
  40aa40:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40aa44:	mov	x0, x20
  40aa48:	add	x1, x1, #0x810
  40aa4c:	sturb	wzr, [x19, #-1]
  40aa50:	ldr	x3, [sp, #48]
  40aa54:	bl	402320 <fprintf@plt>
  40aa58:	mov	w0, #0x0                   	// #0
  40aa5c:	ldp	x19, x20, [sp, #16]
  40aa60:	ldp	x29, x30, [sp], #96
  40aa64:	ret
  40aa68:	stp	x29, x30, [sp, #-112]!
  40aa6c:	mov	x29, sp
  40aa70:	stp	x19, x20, [sp, #16]
  40aa74:	mov	x20, x0
  40aa78:	mov	x19, x1
  40aa7c:	ldr	x0, [x2, #40]
  40aa80:	stp	x21, x22, [sp, #32]
  40aa84:	mov	w21, #0x0                   	// #0
  40aa88:	cbz	x0, 40aac8 <ferror@plt+0x8778>
  40aa8c:	ldr	w21, [x0, #4]
  40aa90:	cbz	w21, 40aaf8 <ferror@plt+0x87a8>
  40aa94:	ldr	x0, [x2, #296]
  40aa98:	cbz	x0, 40ab70 <ferror@plt+0x8820>
  40aa9c:	bl	40cb90 <ferror@plt+0xa840>
  40aaa0:	tst	w0, #0xff
  40aaa4:	b.eq	40ab14 <ferror@plt+0x87c4>  // b.none
  40aaa8:	mov	w4, w21
  40aaac:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40aab0:	mov	x3, #0x0                   	// #0
  40aab4:	add	x2, x2, #0x830
  40aab8:	mov	w1, #0x6                   	// #6
  40aabc:	mov	w0, #0x2                   	// #2
  40aac0:	mov	w21, #0x0                   	// #0
  40aac4:	bl	40ccc8 <ferror@plt+0xa978>
  40aac8:	mov	x4, x19
  40aacc:	mov	x3, x20
  40aad0:	mov	w1, #0x0                   	// #0
  40aad4:	mov	w0, #0x4                   	// #4
  40aad8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40aadc:	add	x2, x2, #0x308
  40aae0:	bl	40d090 <ferror@plt+0xad40>
  40aae4:	mov	w0, w21
  40aae8:	ldp	x19, x20, [sp, #16]
  40aaec:	ldp	x21, x22, [sp, #32]
  40aaf0:	ldp	x29, x30, [sp], #112
  40aaf4:	ret
  40aaf8:	bl	40cb90 <ferror@plt+0xa840>
  40aafc:	tst	w0, #0xff
  40ab00:	b.ne	40ab4c <ferror@plt+0x87fc>  // b.any
  40ab04:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40ab08:	mov	w21, #0x0                   	// #0
  40ab0c:	add	x22, x22, #0x828
  40ab10:	b	40ab28 <ferror@plt+0x87d8>
  40ab14:	mov	w0, w21
  40ab18:	bl	40bf50 <ferror@plt+0x9c00>
  40ab1c:	mov	x22, x0
  40ab20:	mov	w21, #0x0                   	// #0
  40ab24:	cbz	x22, 40aac8 <ferror@plt+0x8778>
  40ab28:	add	x0, sp, #0x30
  40ab2c:	mov	x3, x19
  40ab30:	mov	x4, x22
  40ab34:	mov	x19, x0
  40ab38:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40ab3c:	mov	x1, #0x40                  	// #64
  40ab40:	add	x2, x2, #0x840
  40ab44:	bl	401ec0 <snprintf@plt>
  40ab48:	b	40aac8 <ferror@plt+0x8778>
  40ab4c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40ab50:	mov	x4, #0x0                   	// #0
  40ab54:	add	x2, x2, #0xc70
  40ab58:	mov	x3, #0x0                   	// #0
  40ab5c:	mov	w1, #0x6                   	// #6
  40ab60:	mov	w0, #0x2                   	// #2
  40ab64:	mov	w21, #0x0                   	// #0
  40ab68:	bl	40d350 <ferror@plt+0xb000>
  40ab6c:	b	40aac8 <ferror@plt+0x8778>
  40ab70:	mov	w0, w21
  40ab74:	bl	40bf90 <ferror@plt+0x9c40>
  40ab78:	mov	x22, x0
  40ab7c:	bl	40cb90 <ferror@plt+0xa840>
  40ab80:	tst	w0, #0xff
  40ab84:	b.ne	40ab9c <ferror@plt+0x884c>  // b.any
  40ab88:	mov	w0, w21
  40ab8c:	bl	40c0d0 <ferror@plt+0x9d80>
  40ab90:	mvn	w21, w0
  40ab94:	and	w21, w21, #0x1
  40ab98:	b	40ab24 <ferror@plt+0x87d4>
  40ab9c:	mov	x4, x22
  40aba0:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40aba4:	add	x2, x2, #0xc70
  40aba8:	mov	x3, #0x0                   	// #0
  40abac:	mov	w1, #0x6                   	// #6
  40abb0:	mov	w0, #0x2                   	// #2
  40abb4:	bl	40d090 <ferror@plt+0xad40>
  40abb8:	mov	w0, w21
  40abbc:	bl	40c0d0 <ferror@plt+0x9d80>
  40abc0:	mvn	w21, w0
  40abc4:	and	w21, w21, #0x1
  40abc8:	b	40aac8 <ferror@plt+0x8778>
  40abcc:	nop
  40abd0:	stp	x29, x30, [sp, #-128]!
  40abd4:	mov	x3, x2
  40abd8:	mov	x29, sp
  40abdc:	stp	x19, x20, [sp, #16]
  40abe0:	mov	x20, x0
  40abe4:	stp	x21, x22, [sp, #32]
  40abe8:	stp	x23, x24, [sp, #48]
  40abec:	mov	x23, x2
  40abf0:	mov	w2, #0xa                   	// #10
  40abf4:	str	x1, [sp, #96]
  40abf8:	bl	4022f0 <__getdelim@plt>
  40abfc:	mov	x21, x0
  40ac00:	tbnz	x0, #63, 40ad3c <ferror@plt+0x89ec>
  40ac04:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  40ac08:	stp	x25, x26, [sp, #64]
  40ac0c:	mov	w1, #0x23                  	// #35
  40ac10:	ldr	x3, [x22, #4000]
  40ac14:	stp	x27, x28, [sp, #80]
  40ac18:	ldr	x19, [x20]
  40ac1c:	ldr	w2, [x3]
  40ac20:	mov	x0, x19
  40ac24:	add	w2, w2, #0x1
  40ac28:	str	w2, [x3]
  40ac2c:	bl	402160 <strchr@plt>
  40ac30:	cbz	x0, 40ac3c <ferror@plt+0x88ec>
  40ac34:	strb	wzr, [x0]
  40ac38:	ldr	x19, [x20]
  40ac3c:	adrp	x25, 412000 <ferror@plt+0xfcb0>
  40ac40:	ldr	x22, [x22, #4000]
  40ac44:	add	x25, x25, #0x878
  40ac48:	add	x27, sp, #0x78
  40ac4c:	add	x26, sp, #0x70
  40ac50:	b	40acac <ferror@plt+0x895c>
  40ac54:	strb	wzr, [x0]
  40ac58:	ldr	x24, [x20]
  40ac5c:	mov	x0, x24
  40ac60:	bl	401db0 <strlen@plt>
  40ac64:	mov	x28, x0
  40ac68:	ldr	x0, [sp, #112]
  40ac6c:	bl	401db0 <strlen@plt>
  40ac70:	add	x1, x0, x28
  40ac74:	mov	x0, x24
  40ac78:	ldr	x2, [sp, #96]
  40ac7c:	add	x1, x1, #0x1
  40ac80:	str	x1, [x2]
  40ac84:	bl	401fd0 <realloc@plt>
  40ac88:	str	x0, [x20]
  40ac8c:	cbz	x0, 40ad98 <ferror@plt+0x8a48>
  40ac90:	ldr	x1, [sp, #112]
  40ac94:	sub	x19, x19, #0x2
  40ac98:	add	x21, x21, x19
  40ac9c:	bl	401f60 <strcat@plt>
  40aca0:	ldr	x0, [sp, #112]
  40aca4:	bl	402110 <free@plt>
  40aca8:	ldr	x19, [x20]
  40acac:	mov	x1, x25
  40acb0:	mov	x0, x19
  40acb4:	bl	402250 <strstr@plt>
  40acb8:	mov	x3, x23
  40acbc:	mov	x28, x0
  40acc0:	mov	x1, x27
  40acc4:	mov	x0, x26
  40acc8:	mov	w2, #0xa                   	// #10
  40accc:	cbz	x28, 40ad34 <ferror@plt+0x89e4>
  40acd0:	stp	xzr, xzr, [sp, #112]
  40acd4:	bl	4022f0 <__getdelim@plt>
  40acd8:	mov	w1, #0x23                  	// #35
  40acdc:	mov	x19, x0
  40ace0:	tbnz	x0, #63, 40ad54 <ferror@plt+0x8a04>
  40ace4:	ldr	w0, [x22]
  40ace8:	add	w0, w0, #0x1
  40acec:	str	w0, [x22]
  40acf0:	strb	wzr, [x28]
  40acf4:	ldr	x28, [sp, #112]
  40acf8:	mov	x0, x28
  40acfc:	bl	402160 <strchr@plt>
  40ad00:	cbnz	x0, 40ac54 <ferror@plt+0x8904>
  40ad04:	ldr	x3, [x20]
  40ad08:	str	x3, [sp, #104]
  40ad0c:	mov	x0, x3
  40ad10:	bl	401db0 <strlen@plt>
  40ad14:	mov	x1, x0
  40ad18:	mov	x0, x28
  40ad1c:	mov	x28, x1
  40ad20:	bl	401db0 <strlen@plt>
  40ad24:	add	x1, x28, x0
  40ad28:	ldr	x3, [sp, #104]
  40ad2c:	mov	x0, x3
  40ad30:	b	40ac78 <ferror@plt+0x8928>
  40ad34:	ldp	x25, x26, [sp, #64]
  40ad38:	ldp	x27, x28, [sp, #80]
  40ad3c:	mov	x0, x21
  40ad40:	ldp	x19, x20, [sp, #16]
  40ad44:	ldp	x21, x22, [sp, #32]
  40ad48:	ldp	x23, x24, [sp, #48]
  40ad4c:	ldp	x29, x30, [sp], #128
  40ad50:	ret
  40ad54:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ad58:	mov	x21, x0
  40ad5c:	mov	x2, #0x1a                  	// #26
  40ad60:	mov	x1, #0x1                   	// #1
  40ad64:	ldr	x3, [x3, #3992]
  40ad68:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40ad6c:	add	x0, x0, #0x848
  40ad70:	ldr	x3, [x3]
  40ad74:	bl	402180 <fwrite@plt>
  40ad78:	mov	x0, x21
  40ad7c:	ldp	x19, x20, [sp, #16]
  40ad80:	ldp	x21, x22, [sp, #32]
  40ad84:	ldp	x23, x24, [sp, #48]
  40ad88:	ldp	x25, x26, [sp, #64]
  40ad8c:	ldp	x27, x28, [sp, #80]
  40ad90:	ldp	x29, x30, [sp], #128
  40ad94:	ret
  40ad98:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ad9c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40ada0:	mov	x2, #0xe                   	// #14
  40ada4:	add	x0, x0, #0x868
  40ada8:	ldr	x3, [x3, #3992]
  40adac:	mov	x1, #0x1                   	// #1
  40adb0:	mov	x21, #0xffffffffffffffff    	// #-1
  40adb4:	ldr	x3, [x3]
  40adb8:	bl	402180 <fwrite@plt>
  40adbc:	ldr	x0, [sp, #96]
  40adc0:	ldp	x25, x26, [sp, #64]
  40adc4:	ldp	x27, x28, [sp, #80]
  40adc8:	str	xzr, [x0]
  40adcc:	b	40ad3c <ferror@plt+0x89ec>
  40add0:	stp	x29, x30, [sp, #-80]!
  40add4:	mov	x29, sp
  40add8:	stp	x19, x20, [sp, #16]
  40addc:	mov	x19, x0
  40ade0:	stp	x23, x24, [sp, #48]
  40ade4:	mov	x23, x1
  40ade8:	stp	x25, x26, [sp, #64]
  40adec:	ldrb	w0, [x0]
  40adf0:	cbz	w0, 40aeb4 <ferror@plt+0x8b64>
  40adf4:	stp	x21, x22, [sp, #32]
  40adf8:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40adfc:	add	x22, x22, #0x940
  40ae00:	sub	w24, w2, #0x1
  40ae04:	add	x22, x22, #0x70
  40ae08:	mov	x20, #0x0                   	// #0
  40ae0c:	mov	w25, #0x22                  	// #34
  40ae10:	b	40ae38 <ferror@plt+0x8ae8>
  40ae14:	add	x0, x21, #0x1
  40ae18:	str	x0, [x23, x20, lsl #3]
  40ae1c:	bl	402160 <strchr@plt>
  40ae20:	cbz	x0, 40aee4 <ferror@plt+0x8b94>
  40ae24:	mov	x19, x0
  40ae28:	add	x20, x20, #0x1
  40ae2c:	strb	wzr, [x19], #1
  40ae30:	ldrb	w0, [x0, #1]
  40ae34:	cbz	w0, 40ae90 <ferror@plt+0x8b40>
  40ae38:	mov	x1, x22
  40ae3c:	mov	x0, x19
  40ae40:	bl	402150 <strspn@plt>
  40ae44:	ldrb	w1, [x19, x0]
  40ae48:	add	x21, x19, x0
  40ae4c:	mov	w26, w20
  40ae50:	cbz	w1, 40ae90 <ferror@plt+0x8b40>
  40ae54:	cmp	w24, w20
  40ae58:	b.le	40aebc <ferror@plt+0x8b6c>
  40ae5c:	cmp	w1, #0x27
  40ae60:	add	w26, w20, #0x1
  40ae64:	ccmp	w1, w25, #0x4, ne  // ne = any
  40ae68:	b.eq	40ae14 <ferror@plt+0x8ac4>  // b.none
  40ae6c:	str	x21, [x23, x20, lsl #3]
  40ae70:	mov	x1, x22
  40ae74:	mov	x0, x21
  40ae78:	bl	402280 <strcspn@plt>
  40ae7c:	mov	x1, x0
  40ae80:	add	x0, x21, x0
  40ae84:	ldrb	w1, [x21, x1]
  40ae88:	cbnz	w1, 40ae24 <ferror@plt+0x8ad4>
  40ae8c:	nop
  40ae90:	ldp	x21, x22, [sp, #32]
  40ae94:	add	x23, x23, w26, sxtw #3
  40ae98:	mov	w0, w26
  40ae9c:	ldp	x19, x20, [sp, #16]
  40aea0:	ldp	x25, x26, [sp, #64]
  40aea4:	str	xzr, [x23]
  40aea8:	ldp	x23, x24, [sp, #48]
  40aeac:	ldp	x29, x30, [sp], #80
  40aeb0:	ret
  40aeb4:	mov	w26, #0x0                   	// #0
  40aeb8:	b	40ae98 <ferror@plt+0x8b48>
  40aebc:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40aec0:	mov	x2, #0x1e                  	// #30
  40aec4:	mov	x1, #0x1                   	// #1
  40aec8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40aecc:	ldr	x3, [x3, #3992]
  40aed0:	add	x0, x0, #0x880
  40aed4:	ldr	x3, [x3]
  40aed8:	bl	402180 <fwrite@plt>
  40aedc:	mov	w0, #0x1                   	// #1
  40aee0:	bl	401dc0 <exit@plt>
  40aee4:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40aee8:	mov	x2, #0x1b                  	// #27
  40aeec:	mov	x1, #0x1                   	// #1
  40aef0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40aef4:	ldr	x3, [x3, #3992]
  40aef8:	add	x0, x0, #0x8a0
  40aefc:	ldr	x3, [x3]
  40af00:	bl	402180 <fwrite@plt>
  40af04:	mov	w0, #0x1                   	// #1
  40af08:	bl	401dc0 <exit@plt>
  40af0c:	nop
  40af10:	stp	x29, x30, [sp, #-64]!
  40af14:	mov	x29, sp
  40af18:	ldr	w2, [x1, #16]
  40af1c:	stp	x19, x20, [sp, #16]
  40af20:	mov	x20, x0
  40af24:	add	x0, sp, #0x38
  40af28:	str	x21, [sp, #32]
  40af2c:	ldr	w21, [x1, #20]
  40af30:	str	x2, [sp, #56]
  40af34:	bl	401ef0 <localtime@plt>
  40af38:	bl	402210 <asctime@plt>
  40af3c:	mov	x19, x0
  40af40:	bl	401db0 <strlen@plt>
  40af44:	add	x4, x19, x0
  40af48:	mov	x3, x21
  40af4c:	mov	x2, x19
  40af50:	mov	x0, x20
  40af54:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40af58:	sturb	wzr, [x4, #-1]
  40af5c:	add	x1, x1, #0x8c0
  40af60:	bl	402320 <fprintf@plt>
  40af64:	ldp	x19, x20, [sp, #16]
  40af68:	ldr	x21, [sp, #32]
  40af6c:	ldp	x29, x30, [sp], #64
  40af70:	ret
  40af74:	nop
  40af78:	stp	x29, x30, [sp, #-32]!
  40af7c:	mov	w2, w0
  40af80:	mov	x0, x1
  40af84:	mov	x29, sp
  40af88:	str	x19, [sp, #16]
  40af8c:	mov	x19, x1
  40af90:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40af94:	add	x1, x1, #0x8d8
  40af98:	bl	401e50 <sprintf@plt>
  40af9c:	mov	x0, x19
  40afa0:	ldr	x19, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #32
  40afa8:	ret
  40afac:	nop
  40afb0:	stp	x29, x30, [sp, #-64]!
  40afb4:	mov	x29, sp
  40afb8:	stp	x19, x20, [sp, #16]
  40afbc:	mov	x20, x1
  40afc0:	stp	x21, x22, [sp, #32]
  40afc4:	mov	x21, x0
  40afc8:	mov	x0, x1
  40afcc:	bl	401db0 <strlen@plt>
  40afd0:	cmp	x0, #0x17
  40afd4:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40afd8:	ldrb	w0, [x20, #2]
  40afdc:	add	x19, x20, #0x2
  40afe0:	cmp	w0, #0x3a
  40afe4:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40afe8:	ldrb	w0, [x20, #5]
  40afec:	cmp	w0, #0x3a
  40aff0:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40aff4:	ldrb	w0, [x20, #8]
  40aff8:	cmp	w0, #0x3a
  40affc:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b000:	ldrb	w0, [x20, #11]
  40b004:	cmp	w0, #0x3a
  40b008:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b00c:	ldrb	w0, [x20, #14]
  40b010:	cmp	w0, #0x3a
  40b014:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b018:	ldrb	w0, [x20, #17]
  40b01c:	cmp	w0, #0x3a
  40b020:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b024:	ldrb	w0, [x20, #20]
  40b028:	cmp	w0, #0x3a
  40b02c:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b030:	add	x22, sp, #0x38
  40b034:	mov	w20, #0x38                  	// #56
  40b038:	str	xzr, [x21]
  40b03c:	nop
  40b040:	mov	w2, #0x10                  	// #16
  40b044:	mov	x1, x22
  40b048:	sub	x0, x19, #0x2
  40b04c:	bl	401da0 <strtoul@plt>
  40b050:	ldr	x2, [sp, #56]
  40b054:	cmp	x0, #0xff
  40b058:	lsl	x0, x0, x20
  40b05c:	sub	w20, w20, #0x8
  40b060:	ccmp	x2, x19, #0x0, ls  // ls = plast
  40b064:	b.ne	40b094 <ferror@plt+0x8d44>  // b.any
  40b068:	ldr	x2, [x21]
  40b06c:	add	x19, x19, #0x3
  40b070:	cmn	w20, #0x8
  40b074:	orr	x0, x2, x0
  40b078:	str	x0, [x21]
  40b07c:	b.ne	40b040 <ferror@plt+0x8cf0>  // b.any
  40b080:	mov	w0, #0x0                   	// #0
  40b084:	ldp	x19, x20, [sp, #16]
  40b088:	ldp	x21, x22, [sp, #32]
  40b08c:	ldp	x29, x30, [sp], #64
  40b090:	ret
  40b094:	mov	w0, #0xffffffff            	// #-1
  40b098:	ldp	x19, x20, [sp, #16]
  40b09c:	ldp	x21, x22, [sp, #32]
  40b0a0:	ldp	x29, x30, [sp], #64
  40b0a4:	ret
  40b0a8:	cmp	w0, #0x5
  40b0ac:	mov	w0, w1
  40b0b0:	b.ne	40b0c8 <ferror@plt+0x8d78>  // b.any
  40b0b4:	cmp	w1, #0x80
  40b0b8:	b.eq	40b0cc <ferror@plt+0x8d7c>  // b.none
  40b0bc:	cmp	w1, #0x81
  40b0c0:	mov	w1, #0xa                   	// #10
  40b0c4:	csel	w0, w0, w1, ne  // ne = any
  40b0c8:	ret
  40b0cc:	mov	w0, #0x2                   	// #2
  40b0d0:	ret
  40b0d4:	nop
  40b0d8:	sub	sp, sp, #0x990
  40b0dc:	stp	x29, x30, [sp]
  40b0e0:	mov	x29, sp
  40b0e4:	stp	x21, x22, [sp, #32]
  40b0e8:	ldr	x21, [x1, #184]
  40b0ec:	stp	x19, x20, [sp, #16]
  40b0f0:	mov	x19, x0
  40b0f4:	str	x23, [sp, #48]
  40b0f8:	cbz	x21, 40b1bc <ferror@plt+0x8e6c>
  40b0fc:	mov	x22, #0xc0                  	// #192
  40b100:	mov	x20, x0
  40b104:	mov	w23, w22
  40b108:	ldrh	w0, [x21]
  40b10c:	sub	w0, w0, #0x4
  40b110:	cmp	w23, w0
  40b114:	b.gt	40b1a0 <ferror@plt+0x8e50>
  40b118:	mov	x2, x22
  40b11c:	add	x1, x21, #0x4
  40b120:	mov	x0, x20
  40b124:	bl	401d70 <memcpy@plt>
  40b128:	cmp	x20, x19
  40b12c:	b.eq	40b184 <ferror@plt+0x8e34>  // b.none
  40b130:	ldp	q5, q4, [x20]
  40b134:	ldp	q3, q2, [x20, #32]
  40b138:	uxtl	v16.2d, v5.2s
  40b13c:	uxtl	v7.2d, v4.2s
  40b140:	uxtl2	v5.2d, v5.4s
  40b144:	uxtl2	v4.2d, v4.4s
  40b148:	uxtl	v6.2d, v3.2s
  40b14c:	uxtl2	v3.2d, v3.4s
  40b150:	ldp	q1, q0, [x20, #64]
  40b154:	stp	q16, q5, [x19]
  40b158:	uxtl	v5.2d, v2.2s
  40b15c:	stp	q7, q4, [x19, #32]
  40b160:	uxtl2	v2.2d, v2.4s
  40b164:	stp	q6, q3, [x19, #64]
  40b168:	uxtl	v4.2d, v1.2s
  40b16c:	uxtl	v3.2d, v0.2s
  40b170:	uxtl2	v1.2d, v1.4s
  40b174:	stp	q5, q2, [x19, #96]
  40b178:	uxtl2	v0.2d, v0.4s
  40b17c:	stp	q4, q1, [x19, #128]
  40b180:	stp	q3, q0, [x19, #160]
  40b184:	mov	w0, w23
  40b188:	ldp	x29, x30, [sp]
  40b18c:	ldp	x19, x20, [sp, #16]
  40b190:	ldp	x21, x22, [sp, #32]
  40b194:	ldr	x23, [sp, #48]
  40b198:	add	sp, sp, #0x990
  40b19c:	ret
  40b1a0:	sub	w2, w23, w0
  40b1a4:	sxtw	x22, w0
  40b1a8:	add	x0, x20, x22
  40b1ac:	mov	w1, #0x0                   	// #0
  40b1b0:	sxtw	x2, w2
  40b1b4:	bl	401f80 <memset@plt>
  40b1b8:	b	40b118 <ferror@plt+0x8dc8>
  40b1bc:	ldr	x21, [x1, #56]
  40b1c0:	cbz	x21, 40b1d4 <ferror@plt+0x8e84>
  40b1c4:	mov	x22, #0x60                  	// #96
  40b1c8:	add	x20, sp, #0x48
  40b1cc:	mov	w23, w22
  40b1d0:	b	40b108 <ferror@plt+0x8db8>
  40b1d4:	ldr	x2, [x1, #96]
  40b1d8:	cbz	x2, 40b270 <ferror@plt+0x8f20>
  40b1dc:	ldrh	w3, [x2], #4
  40b1e0:	add	x0, sp, #0x48
  40b1e4:	mov	w1, #0x128                 	// #296
  40b1e8:	sub	w3, w3, #0x4
  40b1ec:	bl	410990 <ferror@plt+0xe640>
  40b1f0:	ldr	x0, [sp, #96]
  40b1f4:	cbz	x0, 40b268 <ferror@plt+0x8f18>
  40b1f8:	stp	xzr, xzr, [x19]
  40b1fc:	stp	xzr, xzr, [x19, #16]
  40b200:	stp	xzr, xzr, [x19, #32]
  40b204:	stp	xzr, xzr, [x19, #48]
  40b208:	stp	xzr, xzr, [x19, #64]
  40b20c:	stp	xzr, xzr, [x19, #80]
  40b210:	stp	xzr, xzr, [x19, #96]
  40b214:	stp	xzr, xzr, [x19, #112]
  40b218:	stp	xzr, xzr, [x19, #128]
  40b21c:	stp	xzr, xzr, [x19, #144]
  40b220:	stp	xzr, xzr, [x19, #160]
  40b224:	stp	xzr, xzr, [x19, #176]
  40b228:	ldur	x1, [x0, #12]
  40b22c:	str	x1, [x19]
  40b230:	ldur	x1, [x0, #20]
  40b234:	str	x1, [x19, #16]
  40b238:	ldur	x1, [x0, #44]
  40b23c:	str	x1, [x19, #8]
  40b240:	ldur	x1, [x0, #52]
  40b244:	str	x1, [x19, #24]
  40b248:	ldur	x1, [x0, #108]
  40b24c:	str	x1, [x19, #32]
  40b250:	ldur	x1, [x0, #116]
  40b254:	str	x1, [x19, #40]
  40b258:	ldur	x1, [x0, #188]
  40b25c:	str	x1, [x19, #64]
  40b260:	ldur	x0, [x0, #252]
  40b264:	str	x0, [x19, #104]
  40b268:	mov	w23, #0xc0                  	// #192
  40b26c:	b	40b184 <ferror@plt+0x8e34>
  40b270:	mov	w23, #0xffffffff            	// #-1
  40b274:	b	40b184 <ferror@plt+0x8e34>
  40b278:	stp	x29, x30, [sp, #-48]!
  40b27c:	mov	x29, sp
  40b280:	stp	x19, x20, [sp, #16]
  40b284:	mov	x19, x2
  40b288:	stp	x21, x22, [sp, #32]
  40b28c:	mov	x21, x1
  40b290:	mov	x22, x0
  40b294:	mov	x0, x1
  40b298:	bl	401db0 <strlen@plt>
  40b29c:	mov	x20, x0
  40b2a0:	cbnz	x19, 40b2b8 <ferror@plt+0x8f68>
  40b2a4:	mov	x0, x20
  40b2a8:	ldp	x19, x20, [sp, #16]
  40b2ac:	ldp	x21, x22, [sp, #32]
  40b2b0:	ldp	x29, x30, [sp], #48
  40b2b4:	ret
  40b2b8:	sub	x19, x19, #0x1
  40b2bc:	mov	x1, x21
  40b2c0:	cmp	x19, x0
  40b2c4:	mov	x0, x22
  40b2c8:	csel	x19, x19, x20, ls  // ls = plast
  40b2cc:	mov	x2, x19
  40b2d0:	bl	401d70 <memcpy@plt>
  40b2d4:	strb	wzr, [x22, x19]
  40b2d8:	mov	x0, x20
  40b2dc:	ldp	x19, x20, [sp, #16]
  40b2e0:	ldp	x21, x22, [sp, #32]
  40b2e4:	ldp	x29, x30, [sp], #48
  40b2e8:	ret
  40b2ec:	nop
  40b2f0:	stp	x29, x30, [sp, #-48]!
  40b2f4:	mov	x29, sp
  40b2f8:	stp	x19, x20, [sp, #16]
  40b2fc:	mov	x20, x2
  40b300:	stp	x21, x22, [sp, #32]
  40b304:	mov	x21, x1
  40b308:	mov	x22, x0
  40b30c:	bl	401db0 <strlen@plt>
  40b310:	mov	x19, x0
  40b314:	cmp	x0, x20
  40b318:	b.cc	40b338 <ferror@plt+0x8fe8>  // b.lo, b.ul, b.last
  40b31c:	mov	x0, x21
  40b320:	bl	401db0 <strlen@plt>
  40b324:	add	x0, x0, x19
  40b328:	ldp	x19, x20, [sp, #16]
  40b32c:	ldp	x21, x22, [sp, #32]
  40b330:	ldp	x29, x30, [sp], #48
  40b334:	ret
  40b338:	sub	x2, x20, x0
  40b33c:	mov	x1, x21
  40b340:	add	x0, x22, x0
  40b344:	bl	40b278 <ferror@plt+0x8f28>
  40b348:	add	x0, x0, x19
  40b34c:	ldp	x19, x20, [sp, #16]
  40b350:	ldp	x21, x22, [sp, #32]
  40b354:	ldp	x29, x30, [sp], #48
  40b358:	ret
  40b35c:	nop
  40b360:	stp	x29, x30, [sp, #-48]!
  40b364:	mov	x29, sp
  40b368:	bl	401e60 <getuid@plt>
  40b36c:	cbnz	w0, 40b378 <ferror@plt+0x9028>
  40b370:	ldp	x29, x30, [sp], #48
  40b374:	ret
  40b378:	bl	401e10 <geteuid@plt>
  40b37c:	cbz	w0, 40b370 <ferror@plt+0x9020>
  40b380:	str	x19, [sp, #16]
  40b384:	bl	4020d0 <cap_get_proc@plt>
  40b388:	mov	x19, x0
  40b38c:	cbz	x0, 40b3d8 <ferror@plt+0x9088>
  40b390:	add	x3, sp, #0x2c
  40b394:	mov	w2, #0x2                   	// #2
  40b398:	mov	w1, #0xc                   	// #12
  40b39c:	bl	401fb0 <cap_get_flag@plt>
  40b3a0:	cbnz	w0, 40b3d8 <ferror@plt+0x9088>
  40b3a4:	ldr	w0, [sp, #44]
  40b3a8:	cbnz	w0, 40b3c4 <ferror@plt+0x9074>
  40b3ac:	mov	x0, x19
  40b3b0:	bl	4021d0 <cap_clear@plt>
  40b3b4:	cbnz	w0, 40b3d8 <ferror@plt+0x9088>
  40b3b8:	mov	x0, x19
  40b3bc:	bl	401fe0 <cap_set_proc@plt>
  40b3c0:	cbnz	w0, 40b3d8 <ferror@plt+0x9088>
  40b3c4:	mov	x0, x19
  40b3c8:	bl	402220 <cap_free@plt>
  40b3cc:	ldr	x19, [sp, #16]
  40b3d0:	ldp	x29, x30, [sp], #48
  40b3d4:	ret
  40b3d8:	mov	w0, #0x1                   	// #1
  40b3dc:	bl	401dc0 <exit@plt>
  40b3e0:	stp	x29, x30, [sp, #-64]!
  40b3e4:	mov	x29, sp
  40b3e8:	stp	x19, x20, [sp, #16]
  40b3ec:	mov	x19, x1
  40b3f0:	str	x21, [sp, #32]
  40b3f4:	mov	x21, x0
  40b3f8:	mov	x0, x1
  40b3fc:	add	x1, sp, #0x38
  40b400:	bl	401e00 <strtod@plt>
  40b404:	ldr	x20, [sp, #56]
  40b408:	cmp	x20, x19
  40b40c:	b.eq	40b524 <ferror@plt+0x91d4>  // b.none
  40b410:	str	d8, [sp, #40]
  40b414:	fmov	d8, d0
  40b418:	ldrb	w0, [x20]
  40b41c:	cbz	w0, 40b4f0 <ferror@plt+0x91a0>
  40b420:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b424:	mov	x0, x20
  40b428:	add	x1, x1, #0x108
  40b42c:	bl	401fc0 <strcasecmp@plt>
  40b430:	cbz	w0, 40b4e0 <ferror@plt+0x9190>
  40b434:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b438:	mov	x0, x20
  40b43c:	add	x1, x1, #0x4e8
  40b440:	bl	401fc0 <strcasecmp@plt>
  40b444:	cbz	w0, 40b4e0 <ferror@plt+0x9190>
  40b448:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b44c:	mov	x0, x20
  40b450:	add	x1, x1, #0x4f0
  40b454:	bl	401fc0 <strcasecmp@plt>
  40b458:	cbz	w0, 40b4e0 <ferror@plt+0x9190>
  40b45c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b460:	mov	x0, x20
  40b464:	add	x1, x1, #0x4f8
  40b468:	bl	401fc0 <strcasecmp@plt>
  40b46c:	cbz	w0, 40b510 <ferror@plt+0x91c0>
  40b470:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b474:	mov	x0, x20
  40b478:	add	x1, x1, #0x500
  40b47c:	bl	401fc0 <strcasecmp@plt>
  40b480:	cbz	w0, 40b510 <ferror@plt+0x91c0>
  40b484:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b488:	mov	x0, x20
  40b48c:	add	x1, x1, #0x508
  40b490:	bl	401fc0 <strcasecmp@plt>
  40b494:	cbz	w0, 40b510 <ferror@plt+0x91c0>
  40b498:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b49c:	mov	x0, x20
  40b4a0:	add	x1, x1, #0x8e0
  40b4a4:	bl	401fc0 <strcasecmp@plt>
  40b4a8:	cbz	w0, 40b4f0 <ferror@plt+0x91a0>
  40b4ac:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b4b0:	mov	x0, x20
  40b4b4:	add	x1, x1, #0x8e8
  40b4b8:	bl	401fc0 <strcasecmp@plt>
  40b4bc:	cbz	w0, 40b4f0 <ferror@plt+0x91a0>
  40b4c0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b4c4:	mov	x0, x20
  40b4c8:	add	x1, x1, #0x8f0
  40b4cc:	bl	401fc0 <strcasecmp@plt>
  40b4d0:	cbz	w0, 40b4f0 <ferror@plt+0x91a0>
  40b4d4:	mov	w0, #0xffffffff            	// #-1
  40b4d8:	ldr	d8, [sp, #40]
  40b4dc:	b	40b500 <ferror@plt+0x91b0>
  40b4e0:	mov	x0, #0x848000000000        	// #145685290680320
  40b4e4:	movk	x0, #0x412e, lsl #48
  40b4e8:	fmov	d0, x0
  40b4ec:	fmul	d8, d8, d0
  40b4f0:	fcvtzu	w1, d8
  40b4f4:	mov	w0, #0x0                   	// #0
  40b4f8:	ldr	d8, [sp, #40]
  40b4fc:	str	w1, [x21]
  40b500:	ldp	x19, x20, [sp, #16]
  40b504:	ldr	x21, [sp, #32]
  40b508:	ldp	x29, x30, [sp], #64
  40b50c:	ret
  40b510:	mov	x0, #0x400000000000        	// #70368744177664
  40b514:	movk	x0, #0x408f, lsl #48
  40b518:	fmov	d0, x0
  40b51c:	fmul	d8, d8, d0
  40b520:	b	40b4f0 <ferror@plt+0x91a0>
  40b524:	mov	w0, #0xffffffff            	// #-1
  40b528:	b	40b500 <ferror@plt+0x91b0>
  40b52c:	nop
  40b530:	stp	x29, x30, [sp, #-32]!
  40b534:	mov	w3, w0
  40b538:	mov	w0, #0x423f                	// #16959
  40b53c:	mov	x29, sp
  40b540:	str	x19, [sp, #16]
  40b544:	movk	w0, #0xf, lsl #16
  40b548:	ucvtf	d0, w3
  40b54c:	cmp	w3, w0
  40b550:	mov	x19, x1
  40b554:	b.hi	40b5b8 <ferror@plt+0x9268>  // b.pmore
  40b558:	cmp	w3, #0x3e7
  40b55c:	b.hi	40b584 <ferror@plt+0x9234>  // b.pmore
  40b560:	mov	x0, x19
  40b564:	mov	x1, #0x3f                  	// #63
  40b568:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b56c:	add	x2, x2, #0x908
  40b570:	bl	401ec0 <snprintf@plt>
  40b574:	mov	x0, x19
  40b578:	ldr	x19, [sp, #16]
  40b57c:	ldp	x29, x30, [sp], #32
  40b580:	ret
  40b584:	mov	x0, #0x400000000000        	// #70368744177664
  40b588:	mov	x1, #0x3f                  	// #63
  40b58c:	movk	x0, #0x408f, lsl #48
  40b590:	fmov	d1, x0
  40b594:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b598:	mov	x0, x19
  40b59c:	fdiv	d0, d0, d1
  40b5a0:	add	x2, x2, #0x900
  40b5a4:	bl	401ec0 <snprintf@plt>
  40b5a8:	mov	x0, x19
  40b5ac:	ldr	x19, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	ret
  40b5b8:	mov	x0, #0x848000000000        	// #145685290680320
  40b5bc:	mov	x1, #0x3f                  	// #63
  40b5c0:	movk	x0, #0x412e, lsl #48
  40b5c4:	fmov	d1, x0
  40b5c8:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b5cc:	mov	x0, x19
  40b5d0:	fdiv	d0, d0, d1
  40b5d4:	add	x2, x2, #0x8f8
  40b5d8:	bl	401ec0 <snprintf@plt>
  40b5dc:	mov	x0, x19
  40b5e0:	ldr	x19, [sp, #16]
  40b5e4:	ldp	x29, x30, [sp], #32
  40b5e8:	ret
  40b5ec:	nop
  40b5f0:	stp	x29, x30, [sp, #-64]!
  40b5f4:	mov	x29, sp
  40b5f8:	stp	x19, x20, [sp, #16]
  40b5fc:	mov	x19, x1
  40b600:	str	x21, [sp, #32]
  40b604:	mov	x21, x0
  40b608:	mov	x0, x1
  40b60c:	add	x1, sp, #0x38
  40b610:	bl	401e00 <strtod@plt>
  40b614:	ldr	x20, [sp, #56]
  40b618:	cmp	x20, x19
  40b61c:	b.eq	40b784 <ferror@plt+0x9434>  // b.none
  40b620:	str	d8, [sp, #40]
  40b624:	fmov	d8, d0
  40b628:	ldrb	w0, [x20]
  40b62c:	cbz	w0, 40b73c <ferror@plt+0x93ec>
  40b630:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b634:	mov	x0, x20
  40b638:	add	x1, x1, #0x108
  40b63c:	bl	401fc0 <strcasecmp@plt>
  40b640:	cbz	w0, 40b72c <ferror@plt+0x93dc>
  40b644:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b648:	mov	x0, x20
  40b64c:	add	x1, x1, #0x4e8
  40b650:	bl	401fc0 <strcasecmp@plt>
  40b654:	cbz	w0, 40b72c <ferror@plt+0x93dc>
  40b658:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b65c:	mov	x0, x20
  40b660:	add	x1, x1, #0x4f0
  40b664:	bl	401fc0 <strcasecmp@plt>
  40b668:	cbz	w0, 40b72c <ferror@plt+0x93dc>
  40b66c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b670:	mov	x0, x20
  40b674:	add	x1, x1, #0x4f8
  40b678:	bl	401fc0 <strcasecmp@plt>
  40b67c:	cbz	w0, 40b75c <ferror@plt+0x940c>
  40b680:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b684:	mov	x0, x20
  40b688:	add	x1, x1, #0x500
  40b68c:	bl	401fc0 <strcasecmp@plt>
  40b690:	cbz	w0, 40b75c <ferror@plt+0x940c>
  40b694:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b698:	mov	x0, x20
  40b69c:	add	x1, x1, #0x508
  40b6a0:	bl	401fc0 <strcasecmp@plt>
  40b6a4:	cbz	w0, 40b75c <ferror@plt+0x940c>
  40b6a8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b6ac:	mov	x0, x20
  40b6b0:	add	x1, x1, #0x8e0
  40b6b4:	bl	401fc0 <strcasecmp@plt>
  40b6b8:	cbz	w0, 40b770 <ferror@plt+0x9420>
  40b6bc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b6c0:	mov	x0, x20
  40b6c4:	add	x1, x1, #0x8e8
  40b6c8:	bl	401fc0 <strcasecmp@plt>
  40b6cc:	cbz	w0, 40b770 <ferror@plt+0x9420>
  40b6d0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b6d4:	mov	x0, x20
  40b6d8:	add	x1, x1, #0x8f0
  40b6dc:	bl	401fc0 <strcasecmp@plt>
  40b6e0:	cbz	w0, 40b770 <ferror@plt+0x9420>
  40b6e4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b6e8:	mov	x0, x20
  40b6ec:	add	x1, x1, #0xae8
  40b6f0:	bl	401fc0 <strcasecmp@plt>
  40b6f4:	cbz	w0, 40b73c <ferror@plt+0x93ec>
  40b6f8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b6fc:	mov	x0, x20
  40b700:	add	x1, x1, #0x910
  40b704:	bl	401fc0 <strcasecmp@plt>
  40b708:	cbz	w0, 40b73c <ferror@plt+0x93ec>
  40b70c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40b710:	mov	x0, x20
  40b714:	add	x1, x1, #0x918
  40b718:	bl	401fc0 <strcasecmp@plt>
  40b71c:	cbz	w0, 40b73c <ferror@plt+0x93ec>
  40b720:	mov	w0, #0xffffffff            	// #-1
  40b724:	ldr	d8, [sp, #40]
  40b728:	b	40b74c <ferror@plt+0x93fc>
  40b72c:	mov	x0, #0xcd6500000000        	// #225833675390976
  40b730:	movk	x0, #0x41cd, lsl #48
  40b734:	fmov	d0, x0
  40b738:	fmul	d8, d8, d0
  40b73c:	fcvtzs	d8, d8
  40b740:	mov	w0, #0x0                   	// #0
  40b744:	str	d8, [x21]
  40b748:	ldr	d8, [sp, #40]
  40b74c:	ldp	x19, x20, [sp, #16]
  40b750:	ldr	x21, [sp, #32]
  40b754:	ldp	x29, x30, [sp], #64
  40b758:	ret
  40b75c:	mov	x0, #0x848000000000        	// #145685290680320
  40b760:	movk	x0, #0x412e, lsl #48
  40b764:	fmov	d0, x0
  40b768:	fmul	d8, d8, d0
  40b76c:	b	40b73c <ferror@plt+0x93ec>
  40b770:	mov	x0, #0x400000000000        	// #70368744177664
  40b774:	movk	x0, #0x408f, lsl #48
  40b778:	fmov	d0, x0
  40b77c:	fmul	d8, d8, d0
  40b780:	b	40b73c <ferror@plt+0x93ec>
  40b784:	mov	w0, #0xffffffff            	// #-1
  40b788:	b	40b74c <ferror@plt+0x93fc>
  40b78c:	nop
  40b790:	stp	x29, x30, [sp, #-32]!
  40b794:	mov	x3, x0
  40b798:	mov	x0, #0xc9ff                	// #51711
  40b79c:	mov	x29, sp
  40b7a0:	str	x19, [sp, #16]
  40b7a4:	movk	x0, #0x3b9a, lsl #16
  40b7a8:	scvtf	d0, x3
  40b7ac:	cmp	x3, x0
  40b7b0:	mov	x19, x1
  40b7b4:	b.gt	40b838 <ferror@plt+0x94e8>
  40b7b8:	mov	x0, #0x423f                	// #16959
  40b7bc:	movk	x0, #0xf, lsl #16
  40b7c0:	cmp	x3, x0
  40b7c4:	b.gt	40b804 <ferror@plt+0x94b4>
  40b7c8:	cmp	x3, #0x3e7
  40b7cc:	b.le	40b86c <ferror@plt+0x951c>
  40b7d0:	mov	x0, #0x400000000000        	// #70368744177664
  40b7d4:	mov	x1, #0x3f                  	// #63
  40b7d8:	movk	x0, #0x408f, lsl #48
  40b7dc:	fmov	d1, x0
  40b7e0:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b7e4:	mov	x0, x19
  40b7e8:	fdiv	d0, d0, d1
  40b7ec:	add	x2, x2, #0x930
  40b7f0:	bl	401ec0 <snprintf@plt>
  40b7f4:	mov	x0, x19
  40b7f8:	ldr	x19, [sp, #16]
  40b7fc:	ldp	x29, x30, [sp], #32
  40b800:	ret
  40b804:	mov	x0, #0x848000000000        	// #145685290680320
  40b808:	mov	x1, #0x3f                  	// #63
  40b80c:	movk	x0, #0x412e, lsl #48
  40b810:	fmov	d1, x0
  40b814:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b818:	mov	x0, x19
  40b81c:	fdiv	d0, d0, d1
  40b820:	add	x2, x2, #0x928
  40b824:	bl	401ec0 <snprintf@plt>
  40b828:	mov	x0, x19
  40b82c:	ldr	x19, [sp, #16]
  40b830:	ldp	x29, x30, [sp], #32
  40b834:	ret
  40b838:	mov	x0, #0xcd6500000000        	// #225833675390976
  40b83c:	mov	x1, #0x3f                  	// #63
  40b840:	movk	x0, #0x41cd, lsl #48
  40b844:	fmov	d1, x0
  40b848:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b84c:	mov	x0, x19
  40b850:	fdiv	d0, d0, d1
  40b854:	add	x2, x2, #0x920
  40b858:	bl	401ec0 <snprintf@plt>
  40b85c:	mov	x0, x19
  40b860:	ldr	x19, [sp, #16]
  40b864:	ldp	x29, x30, [sp], #32
  40b868:	ret
  40b86c:	mov	x0, x19
  40b870:	mov	x1, #0x3f                  	// #63
  40b874:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40b878:	add	x2, x2, #0x938
  40b87c:	bl	401ec0 <snprintf@plt>
  40b880:	mov	x0, x19
  40b884:	ldr	x19, [sp, #16]
  40b888:	ldp	x29, x30, [sp], #32
  40b88c:	ret
  40b890:	ldrb	w1, [x0]
  40b894:	mov	x2, x0
  40b898:	mov	w0, #0x1505                	// #5381
  40b89c:	cbz	w1, 40b8b0 <ferror@plt+0x9560>
  40b8a0:	add	w3, w1, w0, lsl #5
  40b8a4:	ldrb	w1, [x2, #1]!
  40b8a8:	add	w0, w0, w3
  40b8ac:	cbnz	w1, 40b8a0 <ferror@plt+0x9550>
  40b8b0:	ret
  40b8b4:	nop
  40b8b8:	stp	x29, x30, [sp, #-64]!
  40b8bc:	mov	x29, sp
  40b8c0:	stp	x19, x20, [sp, #16]
  40b8c4:	mov	x20, x2
  40b8c8:	stp	x21, x22, [sp, #32]
  40b8cc:	mov	x21, x1
  40b8d0:	mov	x22, x0
  40b8d4:	mov	x0, x1
  40b8d8:	stp	x23, x24, [sp, #48]
  40b8dc:	bl	401db0 <strlen@plt>
  40b8e0:	mov	x23, x0
  40b8e4:	add	x0, x0, #0x41
  40b8e8:	bl	401f20 <malloc@plt>
  40b8ec:	mov	x19, x0
  40b8f0:	cbz	x0, 40b970 <ferror@plt+0x9620>
  40b8f4:	ldr	w24, [x22, #4]
  40b8f8:	add	x2, x23, #0x1
  40b8fc:	mov	x1, x21
  40b900:	add	x0, x0, #0x40
  40b904:	str	w24, [x19, #36]
  40b908:	bl	401d70 <memcpy@plt>
  40b90c:	ldrh	w1, [x22, #2]
  40b910:	add	x0, x19, #0x30
  40b914:	ldr	w2, [x22, #8]
  40b918:	str	w2, [x19, #32]
  40b91c:	strh	w1, [x19, #40]
  40b920:	cbz	x20, 40b988 <ferror@plt+0x9638>
  40b924:	ldr	x1, [x20, #56]
  40b928:	add	x2, x20, #0x30
  40b92c:	stp	x2, x1, [x19, #48]
  40b930:	str	x0, [x20, #56]
  40b934:	str	x0, [x1]
  40b938:	mov	x0, x21
  40b93c:	bl	40b890 <ferror@plt+0x9540>
  40b940:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40b944:	and	x0, x0, #0x3ff
  40b948:	add	x2, x1, #0xe40
  40b94c:	add	x3, x19, #0x10
  40b950:	ldr	x2, [x2, x0, lsl #3]
  40b954:	str	x2, [x19, #16]
  40b958:	cbz	x2, 40b960 <ferror@plt+0x9610>
  40b95c:	str	x3, [x2, #8]
  40b960:	add	x1, x1, #0xe40
  40b964:	add	x2, x1, x0, lsl #3
  40b968:	str	x2, [x19, #24]
  40b96c:	str	x3, [x1, x0, lsl #3]
  40b970:	mov	x0, x19
  40b974:	ldp	x19, x20, [sp, #16]
  40b978:	ldp	x21, x22, [sp, #32]
  40b97c:	ldp	x23, x24, [sp, #48]
  40b980:	ldp	x29, x30, [sp], #64
  40b984:	ret
  40b988:	and	x24, x24, #0x3ff
  40b98c:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b990:	add	x2, x1, #0xe40
  40b994:	ldr	x2, [x2, x24, lsl #3]
  40b998:	str	x2, [x19]
  40b99c:	cbz	x2, 40b9a4 <ferror@plt+0x9654>
  40b9a0:	str	x19, [x2, #8]
  40b9a4:	dup	v0.2d, x0
  40b9a8:	add	x1, x1, #0xe40
  40b9ac:	add	x0, x1, x24, lsl #3
  40b9b0:	str	x0, [x19, #8]
  40b9b4:	str	x19, [x1, x24, lsl #3]
  40b9b8:	str	q0, [x19, #48]
  40b9bc:	b	40b938 <ferror@plt+0x95e8>
  40b9c0:	sub	sp, sp, #0x220
  40b9c4:	stp	x29, x30, [sp]
  40b9c8:	mov	x29, sp
  40b9cc:	ldrh	w2, [x0, #4]
  40b9d0:	stp	x19, x20, [sp, #16]
  40b9d4:	mov	x20, x0
  40b9d8:	sub	w0, w2, #0x10
  40b9dc:	and	w0, w0, #0xffff
  40b9e0:	cmp	w0, #0x1
  40b9e4:	b.hi	40bc18 <ferror@plt+0x98c8>  // b.pmore
  40b9e8:	ldr	w3, [x20]
  40b9ec:	cmp	w3, #0x1f
  40b9f0:	b.ls	40be14 <ferror@plt+0x9ac4>  // b.plast
  40b9f4:	ldr	w0, [x20, #20]
  40b9f8:	add	x4, x20, #0x10
  40b9fc:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40ba00:	add	x1, x1, #0xe40
  40ba04:	str	x4, [sp, #104]
  40ba08:	and	x4, x0, #0x3ff
  40ba0c:	ldr	x19, [x1, x4, lsl #3]
  40ba10:	cbnz	x19, 40ba20 <ferror@plt+0x96d0>
  40ba14:	b	40bc2c <ferror@plt+0x98dc>
  40ba18:	ldr	x19, [x19]
  40ba1c:	cbz	x19, 40bc2c <ferror@plt+0x98dc>
  40ba20:	ldr	w1, [x19, #36]
  40ba24:	cmp	w0, w1
  40ba28:	b.ne	40ba18 <ferror@plt+0x96c8>  // b.any
  40ba2c:	cmp	w2, #0x11
  40ba30:	b.eq	40bcc8 <ferror@plt+0x9978>  // b.none
  40ba34:	sub	w3, w3, #0x20
  40ba38:	add	x2, x20, #0x20
  40ba3c:	add	x0, sp, #0x70
  40ba40:	mov	w4, #0xffff8000            	// #-32768
  40ba44:	mov	w1, #0x35                  	// #53
  40ba48:	stp	x21, x22, [sp, #32]
  40ba4c:	stp	x23, x24, [sp, #48]
  40ba50:	stp	x25, x26, [sp, #64]
  40ba54:	stp	x27, x28, [sp, #80]
  40ba58:	bl	410890 <ferror@plt+0xe540>
  40ba5c:	ldr	x0, [sp, #136]
  40ba60:	cbz	x0, 40bac8 <ferror@plt+0x9778>
  40ba64:	ldr	w1, [x20, #24]
  40ba68:	add	x20, x0, #0x4
  40ba6c:	str	w1, [x19, #32]
  40ba70:	add	x0, x19, #0x40
  40ba74:	mov	x1, x20
  40ba78:	bl	4020a0 <strcmp@plt>
  40ba7c:	cbz	w0, 40bac8 <ferror@plt+0x9778>
  40ba80:	ldp	x0, x1, [x19, #16]
  40ba84:	str	x0, [x1]
  40ba88:	cbz	x0, 40ba90 <ferror@plt+0x9740>
  40ba8c:	str	x1, [x0, #8]
  40ba90:	mov	x0, x20
  40ba94:	bl	40b890 <ferror@plt+0x9540>
  40ba98:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40ba9c:	and	x0, x0, #0x3ff
  40baa0:	add	x2, x1, #0xe40
  40baa4:	add	x3, x19, #0x10
  40baa8:	ldr	x2, [x2, x0, lsl #3]
  40baac:	str	x2, [x19, #16]
  40bab0:	cbz	x2, 40bab8 <ferror@plt+0x9768>
  40bab4:	str	x3, [x2, #8]
  40bab8:	add	x1, x1, #0xe40
  40babc:	add	x2, x1, x0, lsl #3
  40bac0:	str	x3, [x1, x0, lsl #3]
  40bac4:	str	x2, [x19, #24]
  40bac8:	ldr	x22, [x19, #48]
  40bacc:	ldr	x23, [sp, #528]
  40bad0:	ldr	x26, [x22], #-48
  40bad4:	sub	x28, x26, #0x30
  40bad8:	cbz	x23, 40bdbc <ferror@plt+0x9a6c>
  40badc:	ldrh	w27, [x23], #4
  40bae0:	mov	x25, x22
  40bae4:	sub	w27, w27, #0x4
  40bae8:	mov	x21, x23
  40baec:	cmp	w27, #0x3
  40baf0:	mov	w24, w27
  40baf4:	b.gt	40bb38 <ferror@plt+0x97e8>
  40baf8:	b	40be1c <ferror@plt+0x9acc>
  40bafc:	cmp	w20, w24
  40bb00:	b.gt	40bb4c <ferror@plt+0x97fc>
  40bb04:	ldrh	w3, [x21, #2]
  40bb08:	cmp	w3, #0x35
  40bb0c:	b.ne	40bb20 <ferror@plt+0x97d0>  // b.any
  40bb10:	bl	4020a0 <strcmp@plt>
  40bb14:	cbnz	w0, 40bb4c <ferror@plt+0x97fc>
  40bb18:	ldr	x2, [x25, #48]
  40bb1c:	sub	x25, x2, #0x30
  40bb20:	add	w20, w20, #0x3
  40bb24:	and	w20, w20, #0xfffffffc
  40bb28:	sub	w24, w24, w20
  40bb2c:	cmp	w24, #0x3
  40bb30:	add	x21, x21, w20, uxtw
  40bb34:	b.le	40bb4c <ferror@plt+0x97fc>
  40bb38:	ldrh	w20, [x21]
  40bb3c:	add	x1, x25, #0x40
  40bb40:	add	x0, x21, #0x4
  40bb44:	cmp	w20, #0x3
  40bb48:	b.hi	40bafc <ferror@plt+0x97ac>  // b.pmore
  40bb4c:	cmp	x22, x19
  40bb50:	b.ne	40bb84 <ferror@plt+0x9834>  // b.any
  40bb54:	b	40bbd0 <ferror@plt+0x9880>
  40bb58:	ldr	x3, [x22, #56]
  40bb5c:	str	x2, [x1, #8]
  40bb60:	str	x3, [x26, #8]
  40bb64:	str	x26, [x3]
  40bb68:	bl	402110 <free@plt>
  40bb6c:	ldr	x26, [x28, #48]
  40bb70:	cmp	x28, x19
  40bb74:	sub	x0, x26, #0x30
  40bb78:	b.eq	40bbb4 <ferror@plt+0x9864>  // b.none
  40bb7c:	mov	x22, x28
  40bb80:	mov	x28, x0
  40bb84:	ldp	x1, x2, [x22, #16]
  40bb88:	mov	x0, x22
  40bb8c:	str	x1, [x2]
  40bb90:	cbnz	x1, 40bb58 <ferror@plt+0x9808>
  40bb94:	ldr	x1, [x22, #56]
  40bb98:	str	x1, [x26, #8]
  40bb9c:	str	x26, [x1]
  40bba0:	bl	402110 <free@plt>
  40bba4:	ldr	x26, [x28, #48]
  40bba8:	cmp	x28, x19
  40bbac:	sub	x0, x26, #0x30
  40bbb0:	b.ne	40bb7c <ferror@plt+0x982c>  // b.any
  40bbb4:	ldr	x23, [sp, #528]
  40bbb8:	cbz	x23, 40bc08 <ferror@plt+0x98b8>
  40bbbc:	ldrh	w27, [x23], #4
  40bbc0:	sub	w27, w27, #0x4
  40bbc4:	cmp	w27, #0x3
  40bbc8:	b.le	40bc08 <ferror@plt+0x98b8>
  40bbcc:	nop
  40bbd0:	ldrh	w1, [x23]
  40bbd4:	add	w0, w1, #0x3
  40bbd8:	cmp	w1, #0x3
  40bbdc:	and	w0, w0, #0xfffffffc
  40bbe0:	b.ls	40bc08 <ferror@plt+0x98b8>  // b.plast
  40bbe4:	cmp	w1, w27
  40bbe8:	b.gt	40bc08 <ferror@plt+0x98b8>
  40bbec:	ldrh	w1, [x23, #2]
  40bbf0:	cmp	w1, #0x35
  40bbf4:	b.eq	40bd2c <ferror@plt+0x99dc>  // b.none
  40bbf8:	sub	w27, w27, w0
  40bbfc:	add	x23, x23, w0, uxtw
  40bc00:	cmp	w27, #0x3
  40bc04:	b.gt	40bbd0 <ferror@plt+0x9880>
  40bc08:	ldp	x21, x22, [sp, #32]
  40bc0c:	ldp	x23, x24, [sp, #48]
  40bc10:	ldp	x25, x26, [sp, #64]
  40bc14:	ldp	x27, x28, [sp, #80]
  40bc18:	mov	w0, #0x0                   	// #0
  40bc1c:	ldp	x29, x30, [sp]
  40bc20:	ldp	x19, x20, [sp, #16]
  40bc24:	add	sp, sp, #0x220
  40bc28:	ret
  40bc2c:	cmp	w2, #0x11
  40bc30:	b.eq	40bc18 <ferror@plt+0x98c8>  // b.none
  40bc34:	mov	w1, #0x35                  	// #53
  40bc38:	sub	w3, w3, #0x20
  40bc3c:	add	x2, x20, #0x20
  40bc40:	add	x0, sp, #0x70
  40bc44:	mov	w4, #0xffff8000            	// #-32768
  40bc48:	bl	410890 <ferror@plt+0xe540>
  40bc4c:	ldr	x1, [sp, #136]
  40bc50:	cbz	x1, 40bc18 <ferror@plt+0x98c8>
  40bc54:	ldr	x0, [sp, #104]
  40bc58:	add	x1, x1, #0x4
  40bc5c:	mov	x2, #0x0                   	// #0
  40bc60:	stp	x21, x22, [sp, #32]
  40bc64:	bl	40b8b8 <ferror@plt+0x9568>
  40bc68:	mov	x21, x0
  40bc6c:	cbz	x0, 40bcc0 <ferror@plt+0x9970>
  40bc70:	ldr	x19, [sp, #528]
  40bc74:	cbz	x19, 40bcc0 <ferror@plt+0x9970>
  40bc78:	ldrh	w20, [x19], #4
  40bc7c:	sub	w20, w20, #0x4
  40bc80:	cmp	w20, #0x3
  40bc84:	b.le	40bcc0 <ferror@plt+0x9970>
  40bc88:	ldrh	w3, [x19]
  40bc8c:	add	w1, w3, #0x3
  40bc90:	cmp	w3, #0x3
  40bc94:	and	w1, w1, #0xfffffffc
  40bc98:	b.ls	40bcc0 <ferror@plt+0x9970>  // b.plast
  40bc9c:	cmp	w3, w20
  40bca0:	b.gt	40bcc0 <ferror@plt+0x9970>
  40bca4:	ldrh	w3, [x19, #2]
  40bca8:	cmp	w3, #0x35
  40bcac:	b.eq	40bd88 <ferror@plt+0x9a38>  // b.none
  40bcb0:	sub	w20, w20, w1
  40bcb4:	add	x19, x19, w1, uxtw
  40bcb8:	cmp	w20, #0x3
  40bcbc:	b.gt	40bc88 <ferror@plt+0x9938>
  40bcc0:	ldp	x21, x22, [sp, #32]
  40bcc4:	b	40bc18 <ferror@plt+0x98c8>
  40bcc8:	ldr	x1, [x19, #48]
  40bccc:	ldr	x2, [x1], #-48
  40bcd0:	cmp	x1, x19
  40bcd4:	sub	x20, x2, #0x30
  40bcd8:	b.ne	40bd0c <ferror@plt+0x99bc>  // b.any
  40bcdc:	b	40bd5c <ferror@plt+0x9a0c>
  40bce0:	ldr	x1, [x1, #56]
  40bce4:	str	x4, [x3, #8]
  40bce8:	str	x1, [x2, #8]
  40bcec:	str	x2, [x1]
  40bcf0:	bl	402110 <free@plt>
  40bcf4:	ldr	x2, [x20, #48]
  40bcf8:	cmp	x20, x19
  40bcfc:	sub	x0, x2, #0x30
  40bd00:	b.eq	40bd5c <ferror@plt+0x9a0c>  // b.none
  40bd04:	mov	x1, x20
  40bd08:	mov	x20, x0
  40bd0c:	ldp	x3, x4, [x1, #16]
  40bd10:	mov	x0, x1
  40bd14:	str	x3, [x4]
  40bd18:	cbnz	x3, 40bce0 <ferror@plt+0x9990>
  40bd1c:	ldr	x3, [x1, #56]
  40bd20:	str	x3, [x2, #8]
  40bd24:	str	x2, [x3]
  40bd28:	b	40bcf0 <ferror@plt+0x99a0>
  40bd2c:	ldr	x0, [sp, #104]
  40bd30:	add	x1, x23, #0x4
  40bd34:	mov	x2, x19
  40bd38:	bl	40b8b8 <ferror@plt+0x9568>
  40bd3c:	ldrh	w0, [x23]
  40bd40:	add	w0, w0, #0x3
  40bd44:	and	w0, w0, #0xfffffffc
  40bd48:	sub	w27, w27, w0
  40bd4c:	cmp	w27, #0x3
  40bd50:	add	x23, x23, w0, uxtw
  40bd54:	b.gt	40bbd0 <ferror@plt+0x9880>
  40bd58:	b	40bc08 <ferror@plt+0x98b8>
  40bd5c:	ldp	x0, x1, [x19, #16]
  40bd60:	str	x0, [x1]
  40bd64:	cbz	x0, 40bd6c <ferror@plt+0x9a1c>
  40bd68:	str	x1, [x0, #8]
  40bd6c:	ldp	x0, x1, [x19]
  40bd70:	str	x0, [x1]
  40bd74:	cbz	x0, 40bd7c <ferror@plt+0x9a2c>
  40bd78:	str	x1, [x0, #8]
  40bd7c:	mov	x0, x19
  40bd80:	bl	402110 <free@plt>
  40bd84:	b	40bc18 <ferror@plt+0x98c8>
  40bd88:	ldr	x0, [sp, #104]
  40bd8c:	add	x1, x19, #0x4
  40bd90:	mov	x2, x21
  40bd94:	bl	40b8b8 <ferror@plt+0x9568>
  40bd98:	ldrh	w1, [x19]
  40bd9c:	add	w1, w1, #0x3
  40bda0:	and	w1, w1, #0xfffffffc
  40bda4:	sub	w20, w20, w1
  40bda8:	cmp	w20, #0x3
  40bdac:	add	x19, x19, w1, uxtw
  40bdb0:	b.gt	40bc88 <ferror@plt+0x9938>
  40bdb4:	ldp	x21, x22, [sp, #32]
  40bdb8:	b	40bc18 <ferror@plt+0x98c8>
  40bdbc:	cmp	x22, x19
  40bdc0:	b.ne	40bdf4 <ferror@plt+0x9aa4>  // b.any
  40bdc4:	b	40bc08 <ferror@plt+0x98b8>
  40bdc8:	ldr	x3, [x22, #56]
  40bdcc:	str	x2, [x1, #8]
  40bdd0:	str	x3, [x26, #8]
  40bdd4:	str	x26, [x3]
  40bdd8:	bl	402110 <free@plt>
  40bddc:	ldr	x26, [x28, #48]
  40bde0:	cmp	x28, x19
  40bde4:	sub	x0, x26, #0x30
  40bde8:	b.eq	40bc08 <ferror@plt+0x98b8>  // b.none
  40bdec:	mov	x22, x28
  40bdf0:	mov	x28, x0
  40bdf4:	ldp	x1, x2, [x22, #16]
  40bdf8:	mov	x0, x22
  40bdfc:	str	x1, [x2]
  40be00:	cbnz	x1, 40bdc8 <ferror@plt+0x9a78>
  40be04:	ldr	x1, [x22, #56]
  40be08:	str	x1, [x26, #8]
  40be0c:	str	x26, [x1]
  40be10:	b	40bdd8 <ferror@plt+0x9a88>
  40be14:	mov	w0, #0xffffffff            	// #-1
  40be18:	b	40bc1c <ferror@plt+0x98cc>
  40be1c:	cmp	x22, x19
  40be20:	b.ne	40bb84 <ferror@plt+0x9834>  // b.any
  40be24:	b	40bc08 <ferror@plt+0x98b8>
  40be28:	sub	sp, sp, #0x490
  40be2c:	mov	x2, #0x420                 	// #1056
  40be30:	stp	x29, x30, [sp]
  40be34:	mov	x29, sp
  40be38:	stp	x21, x22, [sp, #32]
  40be3c:	add	x21, sp, #0x70
  40be40:	add	x22, sp, #0x38
  40be44:	stp	x19, x20, [sp, #16]
  40be48:	mov	w20, w1
  40be4c:	mov	x19, x0
  40be50:	mov	w1, #0x0                   	// #0
  40be54:	mov	x0, x21
  40be58:	bl	401f80 <memset@plt>
  40be5c:	stp	xzr, xzr, [sp, #56]
  40be60:	mov	x2, #0x20                  	// #32
  40be64:	movk	x2, #0x12, lsl #32
  40be68:	mov	x0, x22
  40be6c:	movk	x2, #0x1, lsl #48
  40be70:	mov	w1, #0x0                   	// #0
  40be74:	stp	xzr, xzr, [sp, #72]
  40be78:	stp	xzr, xzr, [sp, #88]
  40be7c:	stp	xzr, x2, [sp, #104]
  40be80:	str	w20, [sp, #132]
  40be84:	bl	40eaf8 <ferror@plt+0xc7a8>
  40be88:	tbnz	w0, #31, 40bf34 <ferror@plt+0x9be4>
  40be8c:	mov	x0, x21
  40be90:	mov	w3, #0x9                   	// #9
  40be94:	mov	w2, #0x1d                  	// #29
  40be98:	mov	w1, #0x420                 	// #1056
  40be9c:	bl	410448 <ferror@plt+0xe0f8>
  40bea0:	cbz	x19, 40bedc <ferror@plt+0x9b8c>
  40bea4:	mov	x0, x19
  40bea8:	bl	409c30 <ferror@plt+0x78e0>
  40beac:	cmp	w0, #0x0
  40beb0:	mov	w2, #0x35                  	// #53
  40beb4:	mov	x0, x19
  40beb8:	mov	w20, #0x3                   	// #3
  40bebc:	csel	w20, w20, w2, eq  // eq = none
  40bec0:	bl	401db0 <strlen@plt>
  40bec4:	add	w4, w0, #0x1
  40bec8:	mov	w2, w20
  40becc:	mov	x3, x19
  40bed0:	mov	x0, x21
  40bed4:	mov	w1, #0x420                 	// #1056
  40bed8:	bl	410358 <ferror@plt+0xe008>
  40bedc:	mov	x1, x21
  40bee0:	add	x2, sp, #0x30
  40bee4:	mov	x0, x22
  40bee8:	mov	w19, #0x0                   	// #0
  40beec:	bl	40fe18 <ferror@plt+0xdac8>
  40bef0:	tbnz	w0, #31, 40bf14 <ferror@plt+0x9bc4>
  40bef4:	ldr	x0, [sp, #48]
  40bef8:	mov	x1, #0x0                   	// #0
  40befc:	bl	40b9c0 <ferror@plt+0x9670>
  40bf00:	mov	w19, w0
  40bf04:	ldr	x0, [sp, #48]
  40bf08:	cbnz	w19, 40bf10 <ferror@plt+0x9bc0>
  40bf0c:	ldr	w19, [x0, #20]
  40bf10:	bl	402110 <free@plt>
  40bf14:	mov	x0, x22
  40bf18:	bl	40e900 <ferror@plt+0xc5b0>
  40bf1c:	mov	w0, w19
  40bf20:	ldp	x29, x30, [sp]
  40bf24:	ldp	x19, x20, [sp, #16]
  40bf28:	ldp	x21, x22, [sp, #32]
  40bf2c:	add	sp, sp, #0x490
  40bf30:	ret
  40bf34:	mov	w19, #0x0                   	// #0
  40bf38:	mov	w0, w19
  40bf3c:	ldp	x29, x30, [sp]
  40bf40:	ldp	x19, x20, [sp, #16]
  40bf44:	ldp	x21, x22, [sp, #32]
  40bf48:	add	sp, sp, #0x490
  40bf4c:	ret
  40bf50:	stp	x29, x30, [sp, #-32]!
  40bf54:	mov	w3, w0
  40bf58:	mov	x1, #0x10                  	// #16
  40bf5c:	mov	x29, sp
  40bf60:	str	x19, [sp, #16]
  40bf64:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40bf68:	add	x19, x19, #0xe10
  40bf6c:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40bf70:	mov	x0, x19
  40bf74:	add	x2, x2, #0x9b8
  40bf78:	bl	401ec0 <snprintf@plt>
  40bf7c:	mov	x0, x19
  40bf80:	ldr	x19, [sp, #16]
  40bf84:	ldp	x29, x30, [sp], #32
  40bf88:	ret
  40bf8c:	nop
  40bf90:	stp	x29, x30, [sp, #-48]!
  40bf94:	mov	x29, sp
  40bf98:	stp	x19, x20, [sp, #16]
  40bf9c:	cbz	w0, 40bfec <ferror@plt+0x9c9c>
  40bfa0:	mov	w20, w0
  40bfa4:	adrp	x19, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40bfa8:	add	x0, x19, #0xe40
  40bfac:	str	x21, [sp, #32]
  40bfb0:	and	x21, x20, #0x3ff
  40bfb4:	ldr	x1, [x0, x21, lsl #3]
  40bfb8:	cbnz	x1, 40bfc8 <ferror@plt+0x9c78>
  40bfbc:	b	40c004 <ferror@plt+0x9cb4>
  40bfc0:	ldr	x1, [x1]
  40bfc4:	cbz	x1, 40c004 <ferror@plt+0x9cb4>
  40bfc8:	ldr	w0, [x1, #36]
  40bfcc:	cmp	w20, w0
  40bfd0:	b.ne	40bfc0 <ferror@plt+0x9c70>  // b.any
  40bfd4:	ldr	x21, [sp, #32]
  40bfd8:	add	x19, x1, #0x40
  40bfdc:	mov	x0, x19
  40bfe0:	ldp	x19, x20, [sp, #16]
  40bfe4:	ldp	x29, x30, [sp], #48
  40bfe8:	ret
  40bfec:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40bff0:	add	x19, x1, #0x9c0
  40bff4:	mov	x0, x19
  40bff8:	ldp	x19, x20, [sp, #16]
  40bffc:	ldp	x29, x30, [sp], #48
  40c000:	ret
  40c004:	mov	w1, w20
  40c008:	mov	x0, #0x0                   	// #0
  40c00c:	bl	40be28 <ferror@plt+0x9ad8>
  40c010:	cmp	w0, w20
  40c014:	b.ne	40c040 <ferror@plt+0x9cf0>  // b.any
  40c018:	add	x19, x19, #0xe40
  40c01c:	ldr	x1, [x19, x21, lsl #3]
  40c020:	cbnz	x1, 40c030 <ferror@plt+0x9ce0>
  40c024:	b	40c040 <ferror@plt+0x9cf0>
  40c028:	ldr	x1, [x1]
  40c02c:	cbz	x1, 40c040 <ferror@plt+0x9cf0>
  40c030:	ldr	w0, [x1, #36]
  40c034:	cmp	w20, w0
  40c038:	b.ne	40c028 <ferror@plt+0x9cd8>  // b.any
  40c03c:	b	40bfd4 <ferror@plt+0x9c84>
  40c040:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40c044:	add	x1, x1, #0xe10
  40c048:	add	x1, x1, #0x10
  40c04c:	mov	w0, w20
  40c050:	mov	x19, x1
  40c054:	bl	401f70 <if_indextoname@plt>
  40c058:	cbz	x0, 40c070 <ferror@plt+0x9d20>
  40c05c:	mov	x0, x19
  40c060:	ldp	x19, x20, [sp, #16]
  40c064:	ldr	x21, [sp, #32]
  40c068:	ldp	x29, x30, [sp], #48
  40c06c:	ret
  40c070:	mov	w3, w20
  40c074:	mov	x0, x19
  40c078:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40c07c:	mov	x1, #0x10                  	// #16
  40c080:	add	x2, x2, #0x9b8
  40c084:	bl	401ec0 <snprintf@plt>
  40c088:	ldr	x21, [sp, #32]
  40c08c:	b	40bfdc <ferror@plt+0x9c8c>
  40c090:	cbz	w0, 40c0c8 <ferror@plt+0x9d78>
  40c094:	and	x2, x0, #0x3ff
  40c098:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40c09c:	add	x1, x1, #0xe40
  40c0a0:	ldr	x1, [x1, x2, lsl #3]
  40c0a4:	cbnz	x1, 40c0b4 <ferror@plt+0x9d64>
  40c0a8:	b	40c0c8 <ferror@plt+0x9d78>
  40c0ac:	ldr	x1, [x1]
  40c0b0:	cbz	x1, 40c0c8 <ferror@plt+0x9d78>
  40c0b4:	ldr	w2, [x1, #36]
  40c0b8:	cmp	w0, w2
  40c0bc:	b.ne	40c0ac <ferror@plt+0x9d5c>  // b.any
  40c0c0:	ldrh	w0, [x1, #40]
  40c0c4:	ret
  40c0c8:	mov	w0, #0xffffffff            	// #-1
  40c0cc:	ret
  40c0d0:	cbz	w0, 40c108 <ferror@plt+0x9db8>
  40c0d4:	and	x2, x0, #0x3ff
  40c0d8:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40c0dc:	add	x1, x1, #0xe40
  40c0e0:	ldr	x1, [x1, x2, lsl #3]
  40c0e4:	cbnz	x1, 40c0f4 <ferror@plt+0x9da4>
  40c0e8:	b	40c110 <ferror@plt+0x9dc0>
  40c0ec:	ldr	x1, [x1]
  40c0f0:	cbz	x1, 40c110 <ferror@plt+0x9dc0>
  40c0f4:	ldr	w2, [x1, #36]
  40c0f8:	cmp	w0, w2
  40c0fc:	b.ne	40c0ec <ferror@plt+0x9d9c>  // b.any
  40c100:	ldr	w0, [x1, #32]
  40c104:	ret
  40c108:	mov	w0, #0x0                   	// #0
  40c10c:	ret
  40c110:	mov	w0, #0xffffffff            	// #-1
  40c114:	ret
  40c118:	cbz	x0, 40c1c0 <ferror@plt+0x9e70>
  40c11c:	stp	x29, x30, [sp, #-64]!
  40c120:	mov	x29, sp
  40c124:	stp	x19, x20, [sp, #16]
  40c128:	mov	x20, x0
  40c12c:	bl	40b890 <ferror@plt+0x9540>
  40c130:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40c134:	and	x0, x0, #0x3ff
  40c138:	add	x1, x1, #0xe40
  40c13c:	ldr	x19, [x1, x0, lsl #3]
  40c140:	cbz	x19, 40c180 <ferror@plt+0x9e30>
  40c144:	str	x21, [sp, #32]
  40c148:	b	40c154 <ferror@plt+0x9e04>
  40c14c:	ldr	x19, [x19]
  40c150:	cbz	x19, 40c17c <ferror@plt+0x9e2c>
  40c154:	mov	x1, x20
  40c158:	add	x0, x19, #0x30
  40c15c:	sub	x21, x19, #0x10
  40c160:	bl	4020a0 <strcmp@plt>
  40c164:	cbnz	w0, 40c14c <ferror@plt+0x9dfc>
  40c168:	ldr	w0, [x21, #36]
  40c16c:	ldr	x21, [sp, #32]
  40c170:	ldp	x19, x20, [sp, #16]
  40c174:	ldp	x29, x30, [sp], #64
  40c178:	ret
  40c17c:	ldr	x21, [sp, #32]
  40c180:	mov	x0, x20
  40c184:	mov	w1, #0x0                   	// #0
  40c188:	bl	40be28 <ferror@plt+0x9ad8>
  40c18c:	cbnz	w0, 40c170 <ferror@plt+0x9e20>
  40c190:	mov	x0, x20
  40c194:	bl	402230 <if_nametoindex@plt>
  40c198:	cbnz	w0, 40c170 <ferror@plt+0x9e20>
  40c19c:	mov	x0, x20
  40c1a0:	add	x2, sp, #0x3c
  40c1a4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c1a8:	add	x1, x1, #0x9b8
  40c1ac:	bl	402260 <__isoc99_sscanf@plt>
  40c1b0:	cmp	w0, #0x1
  40c1b4:	ldr	w1, [sp, #60]
  40c1b8:	csel	w0, w1, wzr, eq  // eq = none
  40c1bc:	b	40c170 <ferror@plt+0x9e20>
  40c1c0:	mov	w0, #0x0                   	// #0
  40c1c4:	ret
  40c1c8:	mov	w3, w0
  40c1cc:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40c1d0:	and	x0, x3, #0x3ff
  40c1d4:	add	x1, x1, #0xe40
  40c1d8:	ldr	x1, [x1, x0, lsl #3]
  40c1dc:	nop
  40c1e0:	cbz	x1, 40c21c <ferror@plt+0x9ecc>
  40c1e4:	ldr	w2, [x1, #36]
  40c1e8:	mov	x0, x1
  40c1ec:	ldr	x1, [x1]
  40c1f0:	cmp	w3, w2
  40c1f4:	b.ne	40c1e0 <ferror@plt+0x9e90>  // b.any
  40c1f8:	ldr	x2, [x0, #8]
  40c1fc:	str	x1, [x2]
  40c200:	cbz	x1, 40c208 <ferror@plt+0x9eb8>
  40c204:	str	x2, [x1, #8]
  40c208:	ldp	x1, x2, [x0, #16]
  40c20c:	str	x1, [x2]
  40c210:	cbz	x1, 40c218 <ferror@plt+0x9ec8>
  40c214:	str	x2, [x1, #8]
  40c218:	b	402110 <free@plt>
  40c21c:	ret
  40c220:	stp	x29, x30, [sp, #-32]!
  40c224:	mov	x29, sp
  40c228:	stp	x19, x20, [sp, #16]
  40c22c:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40c230:	add	x19, x19, #0xe10
  40c234:	ldr	w1, [x19, #32]
  40c238:	cbz	w1, 40c248 <ferror@plt+0x9ef8>
  40c23c:	ldp	x19, x20, [sp, #16]
  40c240:	ldp	x29, x30, [sp], #32
  40c244:	ret
  40c248:	mov	x20, x0
  40c24c:	bl	40f078 <ferror@plt+0xcd28>
  40c250:	tbnz	w0, #31, 40c284 <ferror@plt+0x9f34>
  40c254:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40c258:	mov	x0, x20
  40c25c:	mov	w3, #0x0                   	// #0
  40c260:	mov	x2, #0x0                   	// #0
  40c264:	ldr	x1, [x1, #4008]
  40c268:	bl	40f580 <ferror@plt+0xd230>
  40c26c:	tbnz	w0, #31, 40c298 <ferror@plt+0x9f48>
  40c270:	mov	w0, #0x1                   	// #1
  40c274:	str	w0, [x19, #32]
  40c278:	ldp	x19, x20, [sp, #16]
  40c27c:	ldp	x29, x30, [sp], #32
  40c280:	ret
  40c284:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40c288:	add	x0, x0, #0x250
  40c28c:	bl	401de0 <perror@plt>
  40c290:	mov	w0, #0x1                   	// #1
  40c294:	bl	401dc0 <exit@plt>
  40c298:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40c29c:	mov	x2, #0x10                  	// #16
  40c2a0:	mov	x1, #0x1                   	// #1
  40c2a4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40c2a8:	ldr	x3, [x3, #3992]
  40c2ac:	add	x0, x0, #0x270
  40c2b0:	ldr	x3, [x3]
  40c2b4:	bl	402180 <fwrite@plt>
  40c2b8:	mov	w0, #0x1                   	// #1
  40c2bc:	bl	401dc0 <exit@plt>
  40c2c0:	stp	x29, x30, [sp, #-80]!
  40c2c4:	cmp	w1, #0x4
  40c2c8:	mov	x29, sp
  40c2cc:	stp	x21, x22, [sp, #32]
  40c2d0:	mov	w21, w1
  40c2d4:	mov	x22, x0
  40c2d8:	stp	x23, x24, [sp, #48]
  40c2dc:	mov	w23, w4
  40c2e0:	stp	x25, x26, [sp, #64]
  40c2e4:	mov	x25, x3
  40c2e8:	b.eq	40c3a0 <ferror@plt+0xa050>  // b.none
  40c2ec:	cmp	w1, #0x10
  40c2f0:	b.ne	40c304 <ferror@plt+0x9fb4>  // b.any
  40c2f4:	cmp	w2, #0x301
  40c2f8:	mov	w0, #0x337                 	// #823
  40c2fc:	ccmp	w2, w0, #0x4, ne  // ne = any
  40c300:	b.eq	40c3d8 <ferror@plt+0xa088>  // b.none
  40c304:	ldrb	w3, [x22]
  40c308:	sxtw	x24, w23
  40c30c:	mov	x1, x24
  40c310:	mov	x0, x25
  40c314:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40c318:	add	x2, x2, #0x7c8
  40c31c:	bl	401ec0 <snprintf@plt>
  40c320:	cmp	w23, #0x2
  40c324:	ccmp	w21, #0x1, #0x4, gt
  40c328:	b.le	40c388 <ferror@plt+0xa038>
  40c32c:	adrp	x26, 412000 <ferror@plt+0xfcb0>
  40c330:	sub	x22, x22, #0x1
  40c334:	add	x24, x25, x24
  40c338:	add	x26, x26, #0x9c8
  40c33c:	stp	x19, x20, [sp, #16]
  40c340:	add	x20, x25, #0x2
  40c344:	mov	x19, #0x2                   	// #2
  40c348:	ldrb	w3, [x22, x19]
  40c34c:	sub	x1, x24, x20
  40c350:	mov	x0, x20
  40c354:	mov	x2, x26
  40c358:	add	x20, x20, #0x3
  40c35c:	bl	401ec0 <snprintf@plt>
  40c360:	add	w0, w19, w19, lsl #1
  40c364:	sub	w0, w0, #0x1
  40c368:	cmp	w0, w23
  40c36c:	cset	w1, lt  // lt = tstop
  40c370:	cmp	w21, w19
  40c374:	cset	w0, gt
  40c378:	add	x19, x19, #0x1
  40c37c:	tst	w1, w0
  40c380:	b.ne	40c348 <ferror@plt+0x9ff8>  // b.any
  40c384:	ldp	x19, x20, [sp, #16]
  40c388:	mov	x0, x25
  40c38c:	ldp	x21, x22, [sp, #32]
  40c390:	ldp	x23, x24, [sp, #48]
  40c394:	ldp	x25, x26, [sp, #64]
  40c398:	ldp	x29, x30, [sp], #80
  40c39c:	ret
  40c3a0:	and	w1, w2, #0xfffffff7
  40c3a4:	mov	w0, #0x30a                 	// #778
  40c3a8:	cmp	w1, #0x300
  40c3ac:	ccmp	w2, w0, #0x4, ne  // ne = any
  40c3b0:	b.ne	40c304 <ferror@plt+0x9fb4>  // b.any
  40c3b4:	mov	w3, w4
  40c3b8:	mov	x2, x25
  40c3bc:	mov	x1, x22
  40c3c0:	mov	w0, #0x2                   	// #2
  40c3c4:	ldp	x21, x22, [sp, #32]
  40c3c8:	ldp	x23, x24, [sp, #48]
  40c3cc:	ldp	x25, x26, [sp, #64]
  40c3d0:	ldp	x29, x30, [sp], #80
  40c3d4:	b	402340 <inet_ntop@plt>
  40c3d8:	mov	w3, w4
  40c3dc:	mov	x2, x25
  40c3e0:	mov	x1, x22
  40c3e4:	mov	w0, #0xa                   	// #10
  40c3e8:	b	40c3c4 <ferror@plt+0xa074>
  40c3ec:	nop
  40c3f0:	stp	x29, x30, [sp, #-352]!
  40c3f4:	mov	x29, sp
  40c3f8:	stp	x21, x22, [sp, #32]
  40c3fc:	mov	w22, w1
  40c400:	mov	x21, x2
  40c404:	mov	w1, #0x2e                  	// #46
  40c408:	stp	x23, x24, [sp, #48]
  40c40c:	mov	x23, x0
  40c410:	mov	x0, x2
  40c414:	bl	402160 <strchr@plt>
  40c418:	cbz	x0, 40c458 <ferror@plt+0xa108>
  40c41c:	mov	x1, x21
  40c420:	add	x0, sp, #0x58
  40c424:	mov	w2, #0x2                   	// #2
  40c428:	bl	409490 <ferror@plt+0x7140>
  40c42c:	cbnz	w0, 40c51c <ferror@plt+0xa1cc>
  40c430:	cmp	w22, #0x3
  40c434:	mov	w0, #0xffffffff            	// #-1
  40c438:	b.le	40c448 <ferror@plt+0xa0f8>
  40c43c:	ldr	w1, [sp, #96]
  40c440:	mov	w0, #0x4                   	// #4
  40c444:	str	w1, [x23]
  40c448:	ldp	x21, x22, [sp, #32]
  40c44c:	ldp	x23, x24, [sp, #48]
  40c450:	ldp	x29, x30, [sp], #352
  40c454:	ret
  40c458:	cmp	w22, #0x0
  40c45c:	mov	w0, #0x1                   	// #1
  40c460:	b.le	40c448 <ferror@plt+0xa0f8>
  40c464:	sub	w22, w22, #0x1
  40c468:	adrp	x24, 411000 <ferror@plt+0xecb0>
  40c46c:	sub	x23, x23, #0x1
  40c470:	add	x22, x22, #0x2
  40c474:	add	x24, x24, #0xac0
  40c478:	stp	x19, x20, [sp, #16]
  40c47c:	mov	x20, #0x1                   	// #1
  40c480:	str	x25, [sp, #64]
  40c484:	add	x25, sp, #0x58
  40c488:	b	40c4b4 <ferror@plt+0xa164>
  40c48c:	ldr	w1, [sp, #88]
  40c490:	mov	w0, w20
  40c494:	cmp	w1, #0xff
  40c498:	b.hi	40c4e4 <ferror@plt+0xa194>  // b.pmore
  40c49c:	strb	w1, [x23, x20]
  40c4a0:	add	x20, x20, #0x1
  40c4a4:	mov	x21, x19
  40c4a8:	cmp	x20, x22
  40c4ac:	cbz	x19, 40c54c <ferror@plt+0xa1fc>
  40c4b0:	b.eq	40c564 <ferror@plt+0xa214>  // b.none
  40c4b4:	mov	w1, #0x3a                  	// #58
  40c4b8:	mov	x0, x21
  40c4bc:	bl	402160 <strchr@plt>
  40c4c0:	mov	x19, x0
  40c4c4:	mov	x2, x25
  40c4c8:	mov	x0, x21
  40c4cc:	mov	x1, x24
  40c4d0:	cbz	x19, 40c4d8 <ferror@plt+0xa188>
  40c4d4:	strb	wzr, [x19], #1
  40c4d8:	bl	402260 <__isoc99_sscanf@plt>
  40c4dc:	cmp	w0, #0x1
  40c4e0:	b.eq	40c48c <ferror@plt+0xa13c>  // b.none
  40c4e4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c4e8:	mov	x2, x21
  40c4ec:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c4f0:	add	x1, x1, #0x9d0
  40c4f4:	ldr	x0, [x0, #3992]
  40c4f8:	ldr	x0, [x0]
  40c4fc:	bl	402320 <fprintf@plt>
  40c500:	mov	w0, #0xffffffff            	// #-1
  40c504:	ldp	x19, x20, [sp, #16]
  40c508:	ldp	x21, x22, [sp, #32]
  40c50c:	ldp	x23, x24, [sp, #48]
  40c510:	ldr	x25, [sp, #64]
  40c514:	ldp	x29, x30, [sp], #352
  40c518:	ret
  40c51c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c520:	mov	x2, x21
  40c524:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c528:	add	x1, x1, #0x9d0
  40c52c:	ldr	x0, [x0, #3992]
  40c530:	ldr	x0, [x0]
  40c534:	bl	402320 <fprintf@plt>
  40c538:	mov	w0, #0xffffffff            	// #-1
  40c53c:	ldp	x21, x22, [sp, #32]
  40c540:	ldp	x23, x24, [sp, #48]
  40c544:	ldp	x29, x30, [sp], #352
  40c548:	ret
  40c54c:	ldp	x19, x20, [sp, #16]
  40c550:	ldp	x21, x22, [sp, #32]
  40c554:	ldp	x23, x24, [sp, #48]
  40c558:	ldr	x25, [sp, #64]
  40c55c:	ldp	x29, x30, [sp], #352
  40c560:	ret
  40c564:	add	w0, w0, #0x1
  40c568:	ldp	x19, x20, [sp, #16]
  40c56c:	ldp	x21, x22, [sp, #32]
  40c570:	ldp	x23, x24, [sp, #48]
  40c574:	ldr	x25, [sp, #64]
  40c578:	ldp	x29, x30, [sp], #352
  40c57c:	ret
  40c580:	mov	x12, #0x31e0                	// #12768
  40c584:	sub	sp, sp, x12
  40c588:	mov	x4, x0
  40c58c:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40c590:	add	x3, x3, #0x9f0
  40c594:	mov	x1, #0x1000                	// #4096
  40c598:	stp	x29, x30, [sp]
  40c59c:	mov	x29, sp
  40c5a0:	stp	x21, x22, [sp, #32]
  40c5a4:	adrp	x21, 412000 <ferror@plt+0xfcb0>
  40c5a8:	add	x2, x21, #0xa00
  40c5ac:	stp	x19, x20, [sp, #16]
  40c5b0:	add	x20, sp, #0x1e0
  40c5b4:	mov	x19, x0
  40c5b8:	mov	x0, x20
  40c5bc:	bl	401ec0 <snprintf@plt>
  40c5c0:	mov	x0, x20
  40c5c4:	mov	w1, #0x80000               	// #524288
  40c5c8:	bl	402200 <open64@plt>
  40c5cc:	tbnz	w0, #31, 40c844 <ferror@plt+0xa4f4>
  40c5d0:	mov	w22, w0
  40c5d4:	mov	w1, #0x40000000            	// #1073741824
  40c5d8:	bl	4021c0 <setns@plt>
  40c5dc:	tbnz	w0, #31, 40c87c <ferror@plt+0xa52c>
  40c5e0:	mov	w0, w22
  40c5e4:	bl	402020 <close@plt>
  40c5e8:	mov	w0, #0x20000               	// #131072
  40c5ec:	bl	401eb0 <unshare@plt>
  40c5f0:	tbnz	w0, #31, 40c8bc <ferror@plt+0xa56c>
  40c5f4:	mov	x3, #0x4000                	// #16384
  40c5f8:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40c5fc:	movk	x3, #0x8, lsl #16
  40c600:	add	x2, x22, #0xa78
  40c604:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c608:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40c60c:	add	x1, x1, #0xa80
  40c610:	add	x0, x0, #0x588
  40c614:	mov	x4, #0x0                   	// #0
  40c618:	bl	401dd0 <mount@plt>
  40c61c:	mov	w20, w0
  40c620:	cbnz	w0, 40c810 <ferror@plt+0xa4c0>
  40c624:	stp	x23, x24, [sp, #48]
  40c628:	adrp	x23, 412000 <ferror@plt+0xfcb0>
  40c62c:	add	x24, x23, #0xab0
  40c630:	mov	x0, x24
  40c634:	mov	w1, #0x2                   	// #2
  40c638:	bl	401ed0 <umount2@plt>
  40c63c:	tbnz	w0, #31, 40c7dc <ferror@plt+0xa48c>
  40c640:	mov	x3, #0x0                   	// #0
  40c644:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40c648:	add	x1, x23, #0xab0
  40c64c:	add	x2, x2, #0xab8
  40c650:	mov	x0, x19
  40c654:	mov	x4, #0x0                   	// #0
  40c658:	bl	401dd0 <mount@plt>
  40c65c:	tbnz	w0, #31, 40c8f0 <ferror@plt+0xa5a0>
  40c660:	mov	x0, x19
  40c664:	bl	401db0 <strlen@plt>
  40c668:	cmp	x0, #0xfe
  40c66c:	b.ls	40c690 <ferror@plt+0xa340>  // b.plast
  40c670:	ldp	x23, x24, [sp, #48]
  40c674:	mov	w0, w20
  40c678:	mov	x12, #0x31e0                	// #12768
  40c67c:	ldp	x29, x30, [sp]
  40c680:	ldp	x19, x20, [sp, #16]
  40c684:	ldp	x21, x22, [sp, #32]
  40c688:	add	sp, sp, x12
  40c68c:	ret
  40c690:	mov	x4, x19
  40c694:	add	x2, x21, #0xa00
  40c698:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40c69c:	add	x3, x3, #0xae0
  40c6a0:	mov	x1, #0x10a                 	// #266
  40c6a4:	stp	x25, x26, [sp, #64]
  40c6a8:	add	x25, sp, #0xd0
  40c6ac:	mov	x0, x25
  40c6b0:	bl	401ec0 <snprintf@plt>
  40c6b4:	mov	x0, x25
  40c6b8:	bl	401e80 <opendir@plt>
  40c6bc:	mov	x19, x0
  40c6c0:	cbz	x0, 40c804 <ferror@plt+0xa4b4>
  40c6c4:	adrp	x26, 412000 <ferror@plt+0xfcb0>
  40c6c8:	mov	x0, #0x11e0                	// #4576
  40c6cc:	mov	x1, #0x21e0                	// #8672
  40c6d0:	add	x26, x26, #0xb00
  40c6d4:	add	x24, sp, x0
  40c6d8:	add	x23, sp, x1
  40c6dc:	stp	x27, x28, [sp, #80]
  40c6e0:	mov	w27, #0x2e2e                	// #11822
  40c6e4:	nop
  40c6e8:	mov	x0, x19
  40c6ec:	bl	402130 <readdir64@plt>
  40c6f0:	mov	x5, x0
  40c6f4:	mov	x3, x25
  40c6f8:	add	x2, x21, #0xa00
  40c6fc:	mov	x0, x24
  40c700:	mov	x1, #0x1000                	// #4096
  40c704:	cbz	x5, 40c7ac <ferror@plt+0xa45c>
  40c708:	add	x28, x5, #0x13
  40c70c:	ldurh	w5, [x5, #19]
  40c710:	mov	x4, x28
  40c714:	cmp	w5, #0x2e
  40c718:	b.eq	40c6e8 <ferror@plt+0xa398>  // b.none
  40c71c:	cmp	w5, w27
  40c720:	b.eq	40c7f8 <ferror@plt+0xa4a8>  // b.none
  40c724:	bl	401ec0 <snprintf@plt>
  40c728:	mov	x3, x28
  40c72c:	mov	x2, x26
  40c730:	mov	x1, #0x1000                	// #4096
  40c734:	mov	x0, x23
  40c738:	bl	401ec0 <snprintf@plt>
  40c73c:	add	x2, x22, #0xa78
  40c740:	mov	x1, x23
  40c744:	mov	x0, x24
  40c748:	mov	x4, #0x0                   	// #0
  40c74c:	mov	x3, #0x1000                	// #4096
  40c750:	bl	401dd0 <mount@plt>
  40c754:	tbz	w0, #31, 40c6e8 <ferror@plt+0xa398>
  40c758:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c75c:	ldr	x0, [x0, #3992]
  40c760:	ldr	x28, [x0]
  40c764:	bl	4022c0 <__errno_location@plt>
  40c768:	ldr	w0, [x0]
  40c76c:	bl	402010 <strerror@plt>
  40c770:	mov	x4, x0
  40c774:	mov	x3, x23
  40c778:	mov	x2, x24
  40c77c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c780:	add	x1, x1, #0xb08
  40c784:	mov	x0, x28
  40c788:	bl	402320 <fprintf@plt>
  40c78c:	mov	x0, x19
  40c790:	bl	402130 <readdir64@plt>
  40c794:	mov	x5, x0
  40c798:	mov	x3, x25
  40c79c:	add	x2, x21, #0xa00
  40c7a0:	mov	x0, x24
  40c7a4:	mov	x1, #0x1000                	// #4096
  40c7a8:	cbnz	x5, 40c708 <ferror@plt+0xa3b8>
  40c7ac:	mov	x0, x19
  40c7b0:	bl	402000 <closedir@plt>
  40c7b4:	mov	w0, w20
  40c7b8:	mov	x12, #0x31e0                	// #12768
  40c7bc:	ldp	x29, x30, [sp]
  40c7c0:	ldp	x19, x20, [sp, #16]
  40c7c4:	ldp	x21, x22, [sp, #32]
  40c7c8:	ldp	x23, x24, [sp, #48]
  40c7cc:	ldp	x25, x26, [sp, #64]
  40c7d0:	ldp	x27, x28, [sp, #80]
  40c7d4:	add	sp, sp, x12
  40c7d8:	ret
  40c7dc:	mov	x0, x24
  40c7e0:	add	x1, sp, #0x60
  40c7e4:	bl	402100 <statvfs64@plt>
  40c7e8:	cbnz	w0, 40c640 <ferror@plt+0xa2f0>
  40c7ec:	ldr	x3, [sp, #168]
  40c7f0:	and	x3, x3, #0x1
  40c7f4:	b	40c644 <ferror@plt+0xa2f4>
  40c7f8:	ldrb	w5, [x28, #2]
  40c7fc:	cbz	w5, 40c6e8 <ferror@plt+0xa398>
  40c800:	b	40c724 <ferror@plt+0xa3d4>
  40c804:	ldp	x23, x24, [sp, #48]
  40c808:	ldp	x25, x26, [sp, #64]
  40c80c:	b	40c674 <ferror@plt+0xa324>
  40c810:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c814:	mov	w20, #0xffffffff            	// #-1
  40c818:	ldr	x0, [x0, #3992]
  40c81c:	ldr	x19, [x0]
  40c820:	bl	4022c0 <__errno_location@plt>
  40c824:	ldr	w0, [x0]
  40c828:	bl	402010 <strerror@plt>
  40c82c:	mov	x2, x0
  40c830:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c834:	mov	x0, x19
  40c838:	add	x1, x1, #0xa88
  40c83c:	bl	402320 <fprintf@plt>
  40c840:	b	40c674 <ferror@plt+0xa324>
  40c844:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c848:	mov	w20, #0xffffffff            	// #-1
  40c84c:	ldr	x0, [x0, #3992]
  40c850:	ldr	x21, [x0]
  40c854:	bl	4022c0 <__errno_location@plt>
  40c858:	ldr	w0, [x0]
  40c85c:	bl	402010 <strerror@plt>
  40c860:	mov	x3, x0
  40c864:	mov	x2, x19
  40c868:	mov	x0, x21
  40c86c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c870:	add	x1, x1, #0xa08
  40c874:	bl	402320 <fprintf@plt>
  40c878:	b	40c674 <ferror@plt+0xa324>
  40c87c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c880:	mov	w20, #0xffffffff            	// #-1
  40c884:	ldr	x0, [x0, #3992]
  40c888:	ldr	x21, [x0]
  40c88c:	bl	4022c0 <__errno_location@plt>
  40c890:	ldr	w0, [x0]
  40c894:	bl	402010 <strerror@plt>
  40c898:	mov	x3, x0
  40c89c:	mov	x2, x19
  40c8a0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c8a4:	add	x1, x1, #0xa30
  40c8a8:	mov	x0, x21
  40c8ac:	bl	402320 <fprintf@plt>
  40c8b0:	mov	w0, w22
  40c8b4:	bl	402020 <close@plt>
  40c8b8:	b	40c674 <ferror@plt+0xa324>
  40c8bc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c8c0:	mov	w20, #0xffffffff            	// #-1
  40c8c4:	ldr	x0, [x0, #3992]
  40c8c8:	ldr	x19, [x0]
  40c8cc:	bl	4022c0 <__errno_location@plt>
  40c8d0:	ldr	w0, [x0]
  40c8d4:	bl	402010 <strerror@plt>
  40c8d8:	mov	x2, x0
  40c8dc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c8e0:	mov	x0, x19
  40c8e4:	add	x1, x1, #0xa60
  40c8e8:	bl	402320 <fprintf@plt>
  40c8ec:	b	40c674 <ferror@plt+0xa324>
  40c8f0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c8f4:	mov	w20, #0xffffffff            	// #-1
  40c8f8:	ldr	x0, [x0, #3992]
  40c8fc:	ldr	x19, [x0]
  40c900:	bl	4022c0 <__errno_location@plt>
  40c904:	ldr	w0, [x0]
  40c908:	bl	402010 <strerror@plt>
  40c90c:	mov	x2, x0
  40c910:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40c914:	mov	x0, x19
  40c918:	add	x1, x1, #0xac0
  40c91c:	bl	402320 <fprintf@plt>
  40c920:	ldp	x23, x24, [sp, #48]
  40c924:	b	40c674 <ferror@plt+0xa324>
  40c928:	mov	x12, #0x1020                	// #4128
  40c92c:	sub	sp, sp, x12
  40c930:	mov	w1, #0x2f                  	// #47
  40c934:	stp	x29, x30, [sp]
  40c938:	mov	x29, sp
  40c93c:	str	x19, [sp, #16]
  40c940:	mov	x19, x0
  40c944:	bl	402160 <strchr@plt>
  40c948:	cbz	x0, 40c96c <ferror@plt+0xa61c>
  40c94c:	mov	x0, x19
  40c950:	mov	w1, #0x0                   	// #0
  40c954:	bl	402200 <open64@plt>
  40c958:	mov	x12, #0x1020                	// #4128
  40c95c:	ldp	x29, x30, [sp]
  40c960:	ldr	x19, [sp, #16]
  40c964:	add	sp, sp, x12
  40c968:	ret
  40c96c:	mov	x4, x19
  40c970:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40c974:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40c978:	add	x3, x3, #0x9f0
  40c97c:	add	x2, x2, #0xa00
  40c980:	add	x0, sp, #0x20
  40c984:	mov	x19, x0
  40c988:	mov	x1, #0x1000                	// #4096
  40c98c:	bl	401ec0 <snprintf@plt>
  40c990:	mov	x0, x19
  40c994:	mov	w1, #0x0                   	// #0
  40c998:	bl	402200 <open64@plt>
  40c99c:	mov	x12, #0x1020                	// #4128
  40c9a0:	ldp	x29, x30, [sp]
  40c9a4:	ldr	x19, [sp, #16]
  40c9a8:	add	sp, sp, x12
  40c9ac:	ret
  40c9b0:	stp	x29, x30, [sp, #-48]!
  40c9b4:	mov	x29, sp
  40c9b8:	stp	x19, x20, [sp, #16]
  40c9bc:	mov	x20, x1
  40c9c0:	stp	x21, x22, [sp, #32]
  40c9c4:	mov	x21, x0
  40c9c8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40c9cc:	add	x0, x0, #0x9f0
  40c9d0:	bl	401e80 <opendir@plt>
  40c9d4:	cbz	x0, 40ca40 <ferror@plt+0xa6f0>
  40c9d8:	mov	x19, x0
  40c9dc:	mov	w22, #0x2e2e                	// #11822
  40c9e0:	mov	x0, x19
  40c9e4:	bl	402130 <readdir64@plt>
  40c9e8:	mov	x1, x20
  40c9ec:	mov	x2, x0
  40c9f0:	cbz	x0, 40ca18 <ferror@plt+0xa6c8>
  40c9f4:	add	x3, x2, #0x13
  40c9f8:	ldurh	w2, [x2, #19]
  40c9fc:	mov	x0, x3
  40ca00:	cmp	w2, #0x2e
  40ca04:	b.eq	40c9e0 <ferror@plt+0xa690>  // b.none
  40ca08:	cmp	w2, w22
  40ca0c:	b.eq	40ca34 <ferror@plt+0xa6e4>  // b.none
  40ca10:	blr	x21
  40ca14:	cbz	w0, 40c9e0 <ferror@plt+0xa690>
  40ca18:	mov	x0, x19
  40ca1c:	bl	402000 <closedir@plt>
  40ca20:	mov	w0, #0x0                   	// #0
  40ca24:	ldp	x19, x20, [sp, #16]
  40ca28:	ldp	x21, x22, [sp, #32]
  40ca2c:	ldp	x29, x30, [sp], #48
  40ca30:	ret
  40ca34:	ldrb	w2, [x3, #2]
  40ca38:	cbz	w2, 40c9e0 <ferror@plt+0xa690>
  40ca3c:	b	40ca10 <ferror@plt+0xa6c0>
  40ca40:	mov	w0, #0xffffffff            	// #-1
  40ca44:	b	40ca24 <ferror@plt+0xa6d4>
  40ca48:	cbnz	w0, 40ca50 <ferror@plt+0xa700>
  40ca4c:	ret
  40ca50:	stp	x29, x30, [sp, #-32]!
  40ca54:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ca58:	mov	x29, sp
  40ca5c:	ldr	x0, [x0, #4016]
  40ca60:	ldr	x0, [x0]
  40ca64:	str	x19, [sp, #16]
  40ca68:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40ca6c:	bl	40daf8 <ferror@plt+0xb7a8>
  40ca70:	str	x0, [x19, #3648]
  40ca74:	mov	x1, x0
  40ca78:	cbz	x0, 40cab8 <ferror@plt+0xa768>
  40ca7c:	adrp	x2, 426000 <ferror@plt+0x23cb0>
  40ca80:	ldr	x2, [x2, #4056]
  40ca84:	ldr	w2, [x2]
  40ca88:	cbnz	w2, 40ca9c <ferror@plt+0xa74c>
  40ca8c:	ldr	x19, [sp, #16]
  40ca90:	mov	x0, x1
  40ca94:	ldp	x29, x30, [sp], #32
  40ca98:	b	40de28 <ferror@plt+0xbad8>
  40ca9c:	mov	w1, #0x1                   	// #1
  40caa0:	bl	40dba0 <ferror@plt+0xb850>
  40caa4:	ldr	x1, [x19, #3648]
  40caa8:	ldr	x19, [sp, #16]
  40caac:	mov	x0, x1
  40cab0:	ldp	x29, x30, [sp], #32
  40cab4:	b	40de28 <ferror@plt+0xbad8>
  40cab8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40cabc:	add	x0, x0, #0xb28
  40cac0:	bl	401de0 <perror@plt>
  40cac4:	mov	w0, #0x1                   	// #1
  40cac8:	bl	401dc0 <exit@plt>
  40cacc:	nop
  40cad0:	stp	x29, x30, [sp, #-32]!
  40cad4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cad8:	mov	x29, sp
  40cadc:	str	x19, [sp, #16]
  40cae0:	add	x19, x0, #0xe40
  40cae4:	ldr	x0, [x0, #3648]
  40cae8:	cbz	x0, 40cb00 <ferror@plt+0xa7b0>
  40caec:	bl	40de98 <ferror@plt+0xbb48>
  40caf0:	mov	x0, x19
  40caf4:	ldr	x19, [sp, #16]
  40caf8:	ldp	x29, x30, [sp], #32
  40cafc:	b	40db30 <ferror@plt+0xb7e0>
  40cb00:	ldr	x19, [sp, #16]
  40cb04:	ldp	x29, x30, [sp], #32
  40cb08:	ret
  40cb0c:	nop
  40cb10:	cbnz	w0, 40cb18 <ferror@plt+0xa7c8>
  40cb14:	ret
  40cb18:	stp	x29, x30, [sp, #-16]!
  40cb1c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cb20:	mov	x29, sp
  40cb24:	ldr	x0, [x0, #4016]
  40cb28:	ldr	x0, [x0]
  40cb2c:	bl	40daf8 <ferror@plt+0xb7a8>
  40cb30:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cb34:	str	x0, [x2, #3648]
  40cb38:	cbz	x0, 40cb60 <ferror@plt+0xa810>
  40cb3c:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40cb40:	ldr	x1, [x1, #4056]
  40cb44:	ldr	w1, [x1]
  40cb48:	cbnz	w1, 40cb54 <ferror@plt+0xa804>
  40cb4c:	ldp	x29, x30, [sp], #16
  40cb50:	ret
  40cb54:	ldp	x29, x30, [sp], #16
  40cb58:	mov	w1, #0x1                   	// #1
  40cb5c:	b	40dba0 <ferror@plt+0xb850>
  40cb60:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40cb64:	add	x0, x0, #0xb28
  40cb68:	bl	401de0 <perror@plt>
  40cb6c:	mov	w0, #0x1                   	// #1
  40cb70:	bl	401dc0 <exit@plt>
  40cb74:	nop
  40cb78:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cb7c:	add	x0, x1, #0xe40
  40cb80:	ldr	x1, [x1, #3648]
  40cb84:	cbz	x1, 40cb8c <ferror@plt+0xa83c>
  40cb88:	b	40db30 <ferror@plt+0xb7e0>
  40cb8c:	ret
  40cb90:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cb94:	ldr	x0, [x0, #3648]
  40cb98:	cmp	x0, #0x0
  40cb9c:	cset	w0, ne  // ne = any
  40cba0:	ret
  40cba4:	nop
  40cba8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cbac:	ldr	x0, [x0, #3648]
  40cbb0:	ret
  40cbb4:	nop
  40cbb8:	stp	x29, x30, [sp, #-32]!
  40cbbc:	mov	x1, x0
  40cbc0:	mov	x29, sp
  40cbc4:	str	x19, [sp, #16]
  40cbc8:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cbcc:	ldr	x0, [x19, #3648]
  40cbd0:	cbz	x0, 40cbec <ferror@plt+0xa89c>
  40cbd4:	cbz	x1, 40cbe0 <ferror@plt+0xa890>
  40cbd8:	bl	40dba8 <ferror@plt+0xb858>
  40cbdc:	ldr	x0, [x19, #3648]
  40cbe0:	ldr	x19, [sp, #16]
  40cbe4:	ldp	x29, x30, [sp], #32
  40cbe8:	b	40dd28 <ferror@plt+0xb9d8>
  40cbec:	ldr	x19, [sp, #16]
  40cbf0:	ldp	x29, x30, [sp], #32
  40cbf4:	ret
  40cbf8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cbfc:	ldr	x0, [x0, #3648]
  40cc00:	cbz	x0, 40cc08 <ferror@plt+0xa8b8>
  40cc04:	b	40dd80 <ferror@plt+0xba30>
  40cc08:	ret
  40cc0c:	nop
  40cc10:	stp	x29, x30, [sp, #-32]!
  40cc14:	mov	w2, w0
  40cc18:	tst	w0, #0x6
  40cc1c:	mov	x29, sp
  40cc20:	str	x19, [sp, #16]
  40cc24:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cc28:	mov	x3, x1
  40cc2c:	ldr	x0, [x19, #3648]
  40cc30:	b.eq	40cc50 <ferror@plt+0xa900>  // b.none
  40cc34:	cbz	x0, 40cc60 <ferror@plt+0xa910>
  40cc38:	cbz	x1, 40cc44 <ferror@plt+0xa8f4>
  40cc3c:	bl	40dba8 <ferror@plt+0xb858>
  40cc40:	ldr	x0, [x19, #3648]
  40cc44:	ldr	x19, [sp, #16]
  40cc48:	ldp	x29, x30, [sp], #32
  40cc4c:	b	40de28 <ferror@plt+0xbad8>
  40cc50:	cbz	x0, 40cc60 <ferror@plt+0xa910>
  40cc54:	ldr	x19, [sp, #16]
  40cc58:	ldp	x29, x30, [sp], #32
  40cc5c:	ret
  40cc60:	mov	w0, #0x5                   	// #5
  40cc64:	tst	w2, w0
  40cc68:	b.eq	40cc54 <ferror@plt+0xa904>  // b.none
  40cc6c:	ldr	x19, [sp, #16]
  40cc70:	mov	x1, x3
  40cc74:	ldp	x29, x30, [sp], #32
  40cc78:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cc7c:	add	x0, x0, #0x9a8
  40cc80:	b	4022a0 <printf@plt>
  40cc84:	nop
  40cc88:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cc8c:	mov	w2, w0
  40cc90:	tst	w0, #0x6
  40cc94:	ldr	x0, [x3, #3648]
  40cc98:	b.eq	40cca4 <ferror@plt+0xa954>  // b.none
  40cc9c:	cbz	x0, 40ccac <ferror@plt+0xa95c>
  40cca0:	b	40de98 <ferror@plt+0xbb48>
  40cca4:	cbz	x0, 40ccac <ferror@plt+0xa95c>
  40cca8:	ret
  40ccac:	mov	w0, #0x5                   	// #5
  40ccb0:	tst	w2, w0
  40ccb4:	b.eq	40cca8 <ferror@plt+0xa958>  // b.none
  40ccb8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ccbc:	add	x0, x0, #0x9a8
  40ccc0:	b	4022a0 <printf@plt>
  40ccc4:	nop
  40ccc8:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cccc:	mov	w5, w0
  40ccd0:	tst	w0, #0x6
  40ccd4:	mov	x6, x2
  40ccd8:	ldr	x0, [x7, #3648]
  40ccdc:	mov	x2, x3
  40cce0:	b.eq	40ccf8 <ferror@plt+0xa9a8>  // b.none
  40cce4:	cbz	x0, 40cd00 <ferror@plt+0xa9b0>
  40cce8:	cbz	x6, 40cd20 <ferror@plt+0xa9d0>
  40ccec:	mov	w2, w4
  40ccf0:	mov	x1, x6
  40ccf4:	b	40e220 <ferror@plt+0xbed0>
  40ccf8:	cbz	x0, 40cd00 <ferror@plt+0xa9b0>
  40ccfc:	ret
  40cd00:	mov	w0, #0x5                   	// #5
  40cd04:	tst	w5, w0
  40cd08:	b.eq	40ccfc <ferror@plt+0xa9ac>  // b.none
  40cd0c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cd10:	mov	w3, w4
  40cd14:	ldr	x0, [x0, #4016]
  40cd18:	ldr	x0, [x0]
  40cd1c:	b	40d5b8 <ferror@plt+0xb268>
  40cd20:	mov	w1, w4
  40cd24:	b	40e018 <ferror@plt+0xbcc8>
  40cd28:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cd2c:	mov	w5, w0
  40cd30:	tst	w0, #0x6
  40cd34:	mov	x6, x2
  40cd38:	ldr	x0, [x7, #3648]
  40cd3c:	mov	x2, x3
  40cd40:	b.eq	40cd58 <ferror@plt+0xaa08>  // b.none
  40cd44:	cbz	x0, 40cd60 <ferror@plt+0xaa10>
  40cd48:	cbz	x6, 40cd80 <ferror@plt+0xaa30>
  40cd4c:	mov	x2, x4
  40cd50:	mov	x1, x6
  40cd54:	b	40e250 <ferror@plt+0xbf00>
  40cd58:	cbz	x0, 40cd60 <ferror@plt+0xaa10>
  40cd5c:	ret
  40cd60:	mov	w0, #0x5                   	// #5
  40cd64:	tst	w5, w0
  40cd68:	b.eq	40cd5c <ferror@plt+0xaa0c>  // b.none
  40cd6c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cd70:	mov	x3, x4
  40cd74:	ldr	x0, [x0, #4016]
  40cd78:	ldr	x0, [x0]
  40cd7c:	b	40d5b8 <ferror@plt+0xb268>
  40cd80:	mov	x1, x4
  40cd84:	b	40e028 <ferror@plt+0xbcd8>
  40cd88:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cd8c:	mov	w5, w0
  40cd90:	tst	w0, #0x6
  40cd94:	mov	w6, w1
  40cd98:	ldr	x0, [x7, #3648]
  40cd9c:	mov	x1, x2
  40cda0:	mov	x2, x3
  40cda4:	and	w3, w4, #0xff
  40cda8:	b.eq	40cdbc <ferror@plt+0xaa6c>  // b.none
  40cdac:	cbz	x0, 40cdc4 <ferror@plt+0xaa74>
  40cdb0:	cbz	x1, 40cde4 <ferror@plt+0xaa94>
  40cdb4:	mov	w2, w3
  40cdb8:	b	40e160 <ferror@plt+0xbe10>
  40cdbc:	cbz	x0, 40cdc4 <ferror@plt+0xaa74>
  40cdc0:	ret
  40cdc4:	mov	w0, #0x5                   	// #5
  40cdc8:	tst	w5, w0
  40cdcc:	b.eq	40cdc0 <ferror@plt+0xaa70>  // b.none
  40cdd0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cdd4:	mov	w1, w6
  40cdd8:	ldr	x0, [x0, #4016]
  40cddc:	ldr	x0, [x0]
  40cde0:	b	40d5b8 <ferror@plt+0xb268>
  40cde4:	mov	w1, w3
  40cde8:	b	40dfa8 <ferror@plt+0xbc58>
  40cdec:	nop
  40cdf0:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cdf4:	mov	w5, w0
  40cdf8:	tst	w0, #0x6
  40cdfc:	mov	w6, w1
  40ce00:	ldr	x0, [x7, #3648]
  40ce04:	mov	x1, x2
  40ce08:	mov	x2, x3
  40ce0c:	and	w3, w4, #0xffff
  40ce10:	b.eq	40ce24 <ferror@plt+0xaad4>  // b.none
  40ce14:	cbz	x0, 40ce2c <ferror@plt+0xaadc>
  40ce18:	cbz	x1, 40ce4c <ferror@plt+0xaafc>
  40ce1c:	mov	w2, w3
  40ce20:	b	40e190 <ferror@plt+0xbe40>
  40ce24:	cbz	x0, 40ce2c <ferror@plt+0xaadc>
  40ce28:	ret
  40ce2c:	mov	w0, #0x5                   	// #5
  40ce30:	tst	w5, w0
  40ce34:	b.eq	40ce28 <ferror@plt+0xaad8>  // b.none
  40ce38:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ce3c:	mov	w1, w6
  40ce40:	ldr	x0, [x0, #4016]
  40ce44:	ldr	x0, [x0]
  40ce48:	b	40d5b8 <ferror@plt+0xb268>
  40ce4c:	mov	w1, w3
  40ce50:	b	40dfb8 <ferror@plt+0xbc68>
  40ce54:	nop
  40ce58:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40ce5c:	mov	w5, w0
  40ce60:	tst	w0, #0x6
  40ce64:	mov	x6, x2
  40ce68:	ldr	x0, [x7, #3648]
  40ce6c:	mov	x2, x3
  40ce70:	b.eq	40ce88 <ferror@plt+0xab38>  // b.none
  40ce74:	cbz	x0, 40ce90 <ferror@plt+0xab40>
  40ce78:	cbz	x6, 40ceb0 <ferror@plt+0xab60>
  40ce7c:	mov	w2, w4
  40ce80:	mov	x1, x6
  40ce84:	b	40e0d0 <ferror@plt+0xbd80>
  40ce88:	cbz	x0, 40ce90 <ferror@plt+0xab40>
  40ce8c:	ret
  40ce90:	mov	w0, #0x5                   	// #5
  40ce94:	tst	w5, w0
  40ce98:	b.eq	40ce8c <ferror@plt+0xab3c>  // b.none
  40ce9c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cea0:	mov	w3, w4
  40cea4:	ldr	x0, [x0, #4016]
  40cea8:	ldr	x0, [x0]
  40ceac:	b	40d5b8 <ferror@plt+0xb268>
  40ceb0:	mov	w1, w4
  40ceb4:	b	40dfc8 <ferror@plt+0xbc78>
  40ceb8:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cebc:	mov	w5, w0
  40cec0:	tst	w0, #0x6
  40cec4:	mov	x6, x2
  40cec8:	ldr	x0, [x7, #3648]
  40cecc:	mov	x2, x3
  40ced0:	b.eq	40cee8 <ferror@plt+0xab98>  // b.none
  40ced4:	cbz	x0, 40cef0 <ferror@plt+0xaba0>
  40ced8:	cbz	x6, 40cf10 <ferror@plt+0xabc0>
  40cedc:	mov	x2, x4
  40cee0:	mov	x1, x6
  40cee4:	b	40e100 <ferror@plt+0xbdb0>
  40cee8:	cbz	x0, 40cef0 <ferror@plt+0xaba0>
  40ceec:	ret
  40cef0:	mov	w0, #0x5                   	// #5
  40cef4:	tst	w5, w0
  40cef8:	b.eq	40ceec <ferror@plt+0xab9c>  // b.none
  40cefc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cf00:	mov	x3, x4
  40cf04:	ldr	x0, [x0, #4016]
  40cf08:	ldr	x0, [x0]
  40cf0c:	b	40d5b8 <ferror@plt+0xb268>
  40cf10:	mov	x1, x4
  40cf14:	b	40dfd8 <ferror@plt+0xbc88>
  40cf18:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cf1c:	mov	w5, w0
  40cf20:	tst	w0, #0x6
  40cf24:	mov	x6, x2
  40cf28:	ldr	x0, [x7, #3648]
  40cf2c:	mov	x2, x3
  40cf30:	b.eq	40cf48 <ferror@plt+0xabf8>  // b.none
  40cf34:	cbz	x0, 40cf50 <ferror@plt+0xac00>
  40cf38:	cbz	x6, 40cf70 <ferror@plt+0xac20>
  40cf3c:	mov	x2, x4
  40cf40:	mov	x1, x6
  40cf44:	b	40e1c0 <ferror@plt+0xbe70>
  40cf48:	cbz	x0, 40cf50 <ferror@plt+0xac00>
  40cf4c:	ret
  40cf50:	mov	w0, #0x5                   	// #5
  40cf54:	tst	w5, w0
  40cf58:	b.eq	40cf4c <ferror@plt+0xabfc>  // b.none
  40cf5c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cf60:	mov	x3, x4
  40cf64:	ldr	x0, [x0, #4016]
  40cf68:	ldr	x0, [x0]
  40cf6c:	b	40d5b8 <ferror@plt+0xb268>
  40cf70:	mov	x1, x4
  40cf74:	b	40dff8 <ferror@plt+0xbca8>
  40cf78:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cf7c:	mov	w5, w0
  40cf80:	tst	w0, #0x6
  40cf84:	mov	x6, x2
  40cf88:	ldr	x0, [x7, #3648]
  40cf8c:	mov	x2, x3
  40cf90:	b.eq	40cfa8 <ferror@plt+0xac58>  // b.none
  40cf94:	cbz	x0, 40cfb0 <ferror@plt+0xac60>
  40cf98:	cbz	x6, 40cfd0 <ferror@plt+0xac80>
  40cf9c:	mov	x2, x4
  40cfa0:	mov	x1, x6
  40cfa4:	b	40e1f0 <ferror@plt+0xbea0>
  40cfa8:	cbz	x0, 40cfb0 <ferror@plt+0xac60>
  40cfac:	ret
  40cfb0:	mov	w0, #0x5                   	// #5
  40cfb4:	tst	w5, w0
  40cfb8:	b.eq	40cfac <ferror@plt+0xac5c>  // b.none
  40cfbc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40cfc0:	mov	x3, x4
  40cfc4:	ldr	x0, [x0, #4016]
  40cfc8:	ldr	x0, [x0]
  40cfcc:	b	40d5b8 <ferror@plt+0xb268>
  40cfd0:	mov	x1, x4
  40cfd4:	b	40e008 <ferror@plt+0xbcb8>
  40cfd8:	adrp	x5, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40cfdc:	mov	w4, w0
  40cfe0:	tst	w0, #0x6
  40cfe4:	fmov	d1, d0
  40cfe8:	ldr	x0, [x5, #3648]
  40cfec:	b.eq	40d000 <ferror@plt+0xacb0>  // b.none
  40cff0:	cbz	x0, 40d008 <ferror@plt+0xacb8>
  40cff4:	cbz	x2, 40d02c <ferror@plt+0xacdc>
  40cff8:	mov	x1, x2
  40cffc:	b	40e098 <ferror@plt+0xbd48>
  40d000:	cbz	x0, 40d008 <ferror@plt+0xacb8>
  40d004:	ret
  40d008:	mov	w0, #0x5                   	// #5
  40d00c:	tst	w4, w0
  40d010:	b.eq	40d004 <ferror@plt+0xacb4>  // b.none
  40d014:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d018:	fmov	d0, d1
  40d01c:	mov	x2, x3
  40d020:	ldr	x0, [x0, #4016]
  40d024:	ldr	x0, [x0]
  40d028:	b	40d5b8 <ferror@plt+0xb268>
  40d02c:	b	40df98 <ferror@plt+0xbc48>
  40d030:	stp	x29, x30, [sp, #-112]!
  40d034:	mov	x3, x0
  40d038:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40d03c:	mov	x29, sp
  40d040:	stp	x19, x20, [sp, #16]
  40d044:	add	x20, sp, #0x30
  40d048:	mov	x19, x0
  40d04c:	add	x2, x2, #0xb38
  40d050:	mov	x0, x20
  40d054:	str	x21, [sp, #32]
  40d058:	mov	w21, w1
  40d05c:	mov	x1, #0x40                  	// #64
  40d060:	bl	401ec0 <snprintf@plt>
  40d064:	mov	w4, w21
  40d068:	mov	x3, x20
  40d06c:	mov	x2, x19
  40d070:	mov	w1, #0x6                   	// #6
  40d074:	mov	w0, #0x4                   	// #4
  40d078:	bl	40ce58 <ferror@plt+0xab08>
  40d07c:	ldp	x19, x20, [sp, #16]
  40d080:	ldr	x21, [sp, #32]
  40d084:	ldp	x29, x30, [sp], #112
  40d088:	ret
  40d08c:	nop
  40d090:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d094:	mov	w5, w0
  40d098:	tst	w0, #0x6
  40d09c:	mov	w6, w1
  40d0a0:	ldr	x0, [x7, #3648]
  40d0a4:	mov	x1, x2
  40d0a8:	mov	x2, x3
  40d0ac:	b.eq	40d0d4 <ferror@plt+0xad84>  // b.none
  40d0b0:	cbz	x0, 40d0dc <ferror@plt+0xad8c>
  40d0b4:	cmp	x1, #0x0
  40d0b8:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  40d0bc:	b.eq	40d108 <ferror@plt+0xadb8>  // b.none
  40d0c0:	cmp	x1, #0x0
  40d0c4:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  40d0c8:	b.eq	40d100 <ferror@plt+0xadb0>  // b.none
  40d0cc:	mov	x1, x4
  40d0d0:	b	40df00 <ferror@plt+0xbbb0>
  40d0d4:	cbz	x0, 40d0dc <ferror@plt+0xad8c>
  40d0d8:	ret
  40d0dc:	mov	w0, #0x5                   	// #5
  40d0e0:	tst	w5, w0
  40d0e4:	b.eq	40d0d8 <ferror@plt+0xad88>  // b.none
  40d0e8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d0ec:	mov	x3, x4
  40d0f0:	mov	w1, w6
  40d0f4:	ldr	x0, [x0, #4016]
  40d0f8:	ldr	x0, [x0]
  40d0fc:	b	40d5b8 <ferror@plt+0xb268>
  40d100:	mov	x2, x4
  40d104:	b	40e038 <ferror@plt+0xbce8>
  40d108:	b	40dba8 <ferror@plt+0xb858>
  40d10c:	nop
  40d110:	stp	x29, x30, [sp, #-112]!
  40d114:	mov	x3, x0
  40d118:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40d11c:	mov	x29, sp
  40d120:	stp	x19, x20, [sp, #16]
  40d124:	add	x20, sp, #0x30
  40d128:	mov	x19, x0
  40d12c:	add	x2, x2, #0xb40
  40d130:	mov	x0, x20
  40d134:	str	x21, [sp, #32]
  40d138:	mov	x21, x1
  40d13c:	mov	x1, #0x40                  	// #64
  40d140:	bl	401ec0 <snprintf@plt>
  40d144:	mov	x4, x21
  40d148:	mov	x3, x20
  40d14c:	mov	x2, x19
  40d150:	mov	w1, #0x6                   	// #6
  40d154:	mov	w0, #0x4                   	// #4
  40d158:	bl	40d090 <ferror@plt+0xad40>
  40d15c:	ldp	x19, x20, [sp, #16]
  40d160:	ldr	x21, [sp, #32]
  40d164:	ldp	x29, x30, [sp], #112
  40d168:	ret
  40d16c:	nop
  40d170:	sub	sp, sp, #0x10
  40d174:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d178:	mov	w5, w0
  40d17c:	tst	w0, #0x6
  40d180:	mov	w6, w1
  40d184:	mov	x1, x2
  40d188:	str	x3, [sp, #8]
  40d18c:	and	w2, w4, #0xff
  40d190:	ldr	x0, [x7, #3648]
  40d194:	b.eq	40d1a8 <ferror@plt+0xae58>  // b.none
  40d198:	cbz	x0, 40d1b4 <ferror@plt+0xae64>
  40d19c:	cbz	x1, 40d1f4 <ferror@plt+0xaea4>
  40d1a0:	add	sp, sp, #0x10
  40d1a4:	b	40e068 <ferror@plt+0xbd18>
  40d1a8:	cbz	x0, 40d1b4 <ferror@plt+0xae64>
  40d1ac:	add	sp, sp, #0x10
  40d1b0:	ret
  40d1b4:	mov	w0, #0x5                   	// #5
  40d1b8:	tst	w5, w0
  40d1bc:	b.eq	40d1ac <ferror@plt+0xae5c>  // b.none
  40d1c0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d1c4:	cmp	w2, #0x0
  40d1c8:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40d1cc:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40d1d0:	ldr	x0, [x0, #4016]
  40d1d4:	add	x2, x2, #0xb50
  40d1d8:	add	x3, x3, #0xb48
  40d1dc:	mov	w1, w6
  40d1e0:	csel	x3, x3, x2, ne  // ne = any
  40d1e4:	ldr	x0, [x0]
  40d1e8:	ldr	x2, [sp, #8]
  40d1ec:	add	sp, sp, #0x10
  40d1f0:	b	40d5b8 <ferror@plt+0xb268>
  40d1f4:	mov	w1, w2
  40d1f8:	add	sp, sp, #0x10
  40d1fc:	b	40df60 <ferror@plt+0xbc10>
  40d200:	stp	x29, x30, [sp, #-96]!
  40d204:	adrp	x5, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d208:	tst	w0, #0x6
  40d20c:	mov	x29, sp
  40d210:	stp	x19, x20, [sp, #16]
  40d214:	mov	x19, x2
  40d218:	mov	x2, x3
  40d21c:	ldr	x3, [x5, #3648]
  40d220:	b.eq	40d268 <ferror@plt+0xaf18>  // b.none
  40d224:	cbz	x3, 40d278 <ferror@plt+0xaf28>
  40d228:	add	x20, sp, #0x20
  40d22c:	mov	x3, x4
  40d230:	mov	x0, x20
  40d234:	mov	x1, #0x40                  	// #64
  40d238:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40d23c:	add	x2, x2, #0xb58
  40d240:	bl	401ec0 <snprintf@plt>
  40d244:	mov	x4, x20
  40d248:	mov	x2, x19
  40d24c:	mov	x3, #0x0                   	// #0
  40d250:	mov	w1, #0x6                   	// #6
  40d254:	mov	w0, #0x2                   	// #2
  40d258:	bl	40d090 <ferror@plt+0xad40>
  40d25c:	ldp	x19, x20, [sp, #16]
  40d260:	ldp	x29, x30, [sp], #96
  40d264:	ret
  40d268:	cbz	x3, 40d278 <ferror@plt+0xaf28>
  40d26c:	ldp	x19, x20, [sp, #16]
  40d270:	ldp	x29, x30, [sp], #96
  40d274:	ret
  40d278:	mov	w3, #0x5                   	// #5
  40d27c:	tst	w0, w3
  40d280:	b.eq	40d26c <ferror@plt+0xaf1c>  // b.none
  40d284:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d288:	mov	x3, x4
  40d28c:	ldr	x0, [x0, #4016]
  40d290:	ldr	x0, [x0]
  40d294:	bl	40d5b8 <ferror@plt+0xb268>
  40d298:	b	40d26c <ferror@plt+0xaf1c>
  40d29c:	nop
  40d2a0:	stp	x29, x30, [sp, #-112]!
  40d2a4:	tst	w0, #0x6
  40d2a8:	mov	x29, sp
  40d2ac:	stp	x19, x20, [sp, #16]
  40d2b0:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d2b4:	mov	x19, x2
  40d2b8:	mov	x2, x3
  40d2bc:	ldr	x3, [x20, #3648]
  40d2c0:	b.eq	40d30c <ferror@plt+0xafbc>  // b.none
  40d2c4:	cbz	x3, 40d31c <ferror@plt+0xafcc>
  40d2c8:	str	x21, [sp, #32]
  40d2cc:	add	x21, sp, #0x30
  40d2d0:	mov	w3, w4
  40d2d4:	mov	x0, x21
  40d2d8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40d2dc:	mov	x1, #0x40                  	// #64
  40d2e0:	add	x2, x2, #0xac0
  40d2e4:	bl	401ec0 <snprintf@plt>
  40d2e8:	ldr	x0, [x20, #3648]
  40d2ec:	cbz	x19, 40d340 <ferror@plt+0xaff0>
  40d2f0:	mov	x2, x21
  40d2f4:	mov	x1, x19
  40d2f8:	bl	40e038 <ferror@plt+0xbce8>
  40d2fc:	ldp	x19, x20, [sp, #16]
  40d300:	ldr	x21, [sp, #32]
  40d304:	ldp	x29, x30, [sp], #112
  40d308:	ret
  40d30c:	cbz	x3, 40d31c <ferror@plt+0xafcc>
  40d310:	ldp	x19, x20, [sp, #16]
  40d314:	ldp	x29, x30, [sp], #112
  40d318:	ret
  40d31c:	mov	w3, #0x5                   	// #5
  40d320:	tst	w0, w3
  40d324:	b.eq	40d310 <ferror@plt+0xafc0>  // b.none
  40d328:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d32c:	mov	w3, w4
  40d330:	ldr	x0, [x0, #4016]
  40d334:	ldr	x0, [x0]
  40d338:	bl	40d5b8 <ferror@plt+0xb268>
  40d33c:	b	40d310 <ferror@plt+0xafc0>
  40d340:	mov	x1, x21
  40d344:	bl	40df00 <ferror@plt+0xbbb0>
  40d348:	ldr	x21, [sp, #32]
  40d34c:	b	40d310 <ferror@plt+0xafc0>
  40d350:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d354:	mov	w5, w0
  40d358:	tst	w0, #0x6
  40d35c:	mov	x6, x3
  40d360:	ldr	x0, [x7, #3648]
  40d364:	b.eq	40d378 <ferror@plt+0xb028>  // b.none
  40d368:	cbz	x0, 40d380 <ferror@plt+0xb030>
  40d36c:	cbz	x2, 40d3a4 <ferror@plt+0xb054>
  40d370:	mov	x1, x2
  40d374:	b	40e280 <ferror@plt+0xbf30>
  40d378:	cbz	x0, 40d380 <ferror@plt+0xb030>
  40d37c:	ret
  40d380:	mov	w0, #0x5                   	// #5
  40d384:	tst	w5, w0
  40d388:	b.eq	40d37c <ferror@plt+0xb02c>  // b.none
  40d38c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d390:	mov	x3, x4
  40d394:	mov	x2, x6
  40d398:	ldr	x0, [x0, #4016]
  40d39c:	ldr	x0, [x0]
  40d3a0:	b	40d5b8 <ferror@plt+0xb268>
  40d3a4:	b	40df88 <ferror@plt+0xbc38>
  40d3a8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d3ac:	ldr	x0, [x0, #3648]
  40d3b0:	cbz	x0, 40d3b8 <ferror@plt+0xb068>
  40d3b4:	ret
  40d3b8:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40d3bc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40d3c0:	add	x0, x0, #0x9a8
  40d3c4:	ldr	x1, [x1, #4048]
  40d3c8:	ldr	x1, [x1]
  40d3cc:	b	4022a0 <printf@plt>
  40d3d0:	cmp	w1, #0x0
  40d3d4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40d3d8:	b.eq	40d47c <ferror@plt+0xb12c>  // b.none
  40d3dc:	stp	x29, x30, [sp, #-32]!
  40d3e0:	cmp	w0, #0x2
  40d3e4:	mov	x29, sp
  40d3e8:	b.eq	40d410 <ferror@plt+0xb0c0>  // b.none
  40d3ec:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40d3f0:	ldr	x0, [x0, #4016]
  40d3f4:	ldr	x0, [x0]
  40d3f8:	bl	401ee0 <fileno@plt>
  40d3fc:	bl	4021e0 <isatty@plt>
  40d400:	cbnz	w0, 40d410 <ferror@plt+0xb0c0>
  40d404:	mov	w0, #0x0                   	// #0
  40d408:	ldp	x29, x30, [sp], #32
  40d40c:	ret
  40d410:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d414:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d418:	add	x0, x0, #0xb60
  40d41c:	stp	x19, x20, [sp, #16]
  40d420:	mov	w19, #0x1                   	// #1
  40d424:	add	x20, x1, #0xe48
  40d428:	str	w19, [x1, #3656]
  40d42c:	bl	4022d0 <getenv@plt>
  40d430:	cbz	x0, 40d490 <ferror@plt+0xb140>
  40d434:	mov	w1, #0x3b                  	// #59
  40d438:	bl	402030 <strrchr@plt>
  40d43c:	mov	x2, x0
  40d440:	mov	w0, w19
  40d444:	cbz	x2, 40d484 <ferror@plt+0xb134>
  40d448:	ldrb	w3, [x2, #1]
  40d44c:	sub	w0, w3, #0x30
  40d450:	and	w0, w0, #0xff
  40d454:	cmp	w0, #0x6
  40d458:	cset	w1, ls  // ls = plast
  40d45c:	cmp	w3, #0x38
  40d460:	csinc	w0, w1, wzr, ne  // ne = any
  40d464:	cbz	w0, 40d490 <ferror@plt+0xb140>
  40d468:	ldrb	w1, [x2, #2]
  40d46c:	cbnz	w1, 40d484 <ferror@plt+0xb134>
  40d470:	str	w19, [x20, #4]
  40d474:	ldp	x19, x20, [sp, #16]
  40d478:	b	40d408 <ferror@plt+0xb0b8>
  40d47c:	mov	w0, #0x0                   	// #0
  40d480:	ret
  40d484:	ldp	x19, x20, [sp, #16]
  40d488:	ldp	x29, x30, [sp], #32
  40d48c:	ret
  40d490:	mov	w0, w19
  40d494:	ldp	x19, x20, [sp, #16]
  40d498:	ldp	x29, x30, [sp], #32
  40d49c:	ret
  40d4a0:	cbz	x1, 40d5a0 <ferror@plt+0xb250>
  40d4a4:	stp	x29, x30, [sp, #-48]!
  40d4a8:	mov	x29, sp
  40d4ac:	stp	x19, x20, [sp, #16]
  40d4b0:	mov	x19, x0
  40d4b4:	mov	x20, x1
  40d4b8:	str	x21, [sp, #32]
  40d4bc:	bl	401db0 <strlen@plt>
  40d4c0:	add	x3, x0, #0x10
  40d4c4:	add	x2, x0, #0x1
  40d4c8:	and	x3, x3, #0xfffffffffffffff0
  40d4cc:	mov	x1, x19
  40d4d0:	sub	sp, sp, x3
  40d4d4:	mov	x0, sp
  40d4d8:	bl	401d70 <memcpy@plt>
  40d4dc:	mov	x21, x0
  40d4e0:	mov	w1, #0x3d                  	// #61
  40d4e4:	bl	402240 <strchrnul@plt>
  40d4e8:	mov	x19, x0
  40d4ec:	ldrb	w0, [x0]
  40d4f0:	cbz	w0, 40d4f8 <ferror@plt+0xb1a8>
  40d4f4:	strb	wzr, [x19], #1
  40d4f8:	mov	x0, x21
  40d4fc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40d500:	add	x1, x1, #0xb70
  40d504:	bl	409dd8 <ferror@plt+0x7a88>
  40d508:	tst	w0, #0xff
  40d50c:	b.ne	40d568 <ferror@plt+0xb218>  // b.any
  40d510:	ldrb	w0, [x19]
  40d514:	cbz	w0, 40d580 <ferror@plt+0xb230>
  40d518:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40d51c:	mov	x0, x19
  40d520:	add	x1, x1, #0xb78
  40d524:	bl	4020a0 <strcmp@plt>
  40d528:	cbz	w0, 40d580 <ferror@plt+0xb230>
  40d52c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40d530:	mov	x0, x19
  40d534:	add	x1, x1, #0xb80
  40d538:	bl	4020a0 <strcmp@plt>
  40d53c:	cbnz	w0, 40d550 <ferror@plt+0xb200>
  40d540:	mov	w1, #0x1                   	// #1
  40d544:	mov	w0, w1
  40d548:	str	w1, [x20]
  40d54c:	b	40d56c <ferror@plt+0xb21c>
  40d550:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40d554:	mov	x0, x19
  40d558:	add	x1, x1, #0xb88
  40d55c:	bl	4020a0 <strcmp@plt>
  40d560:	cbz	w0, 40d5a8 <ferror@plt+0xb258>
  40d564:	nop
  40d568:	mov	w0, #0x0                   	// #0
  40d56c:	mov	sp, x29
  40d570:	ldp	x19, x20, [sp, #16]
  40d574:	ldr	x21, [sp, #32]
  40d578:	ldp	x29, x30, [sp], #48
  40d57c:	ret
  40d580:	mov	w1, #0x2                   	// #2
  40d584:	str	w1, [x20]
  40d588:	mov	w0, #0x1                   	// #1
  40d58c:	mov	sp, x29
  40d590:	ldp	x19, x20, [sp, #16]
  40d594:	ldr	x21, [sp, #32]
  40d598:	ldp	x29, x30, [sp], #48
  40d59c:	ret
  40d5a0:	mov	w0, #0x0                   	// #0
  40d5a4:	ret
  40d5a8:	mov	w0, #0x1                   	// #1
  40d5ac:	str	wzr, [x20]
  40d5b0:	b	40d56c <ferror@plt+0xb21c>
  40d5b4:	nop
  40d5b8:	stp	x29, x30, [sp, #-288]!
  40d5bc:	adrp	x8, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40d5c0:	mov	w10, #0xffffffd8            	// #-40
  40d5c4:	mov	x29, sp
  40d5c8:	ldr	w12, [x8, #3656]
  40d5cc:	add	x11, sp, #0xf0
  40d5d0:	mov	w9, #0xffffff80            	// #-128
  40d5d4:	stp	x21, x22, [sp, #32]
  40d5d8:	mov	x22, x2
  40d5dc:	add	x2, sp, #0x120
  40d5e0:	stp	x2, x2, [sp, #80]
  40d5e4:	cmp	w12, #0x0
  40d5e8:	str	x11, [sp, #96]
  40d5ec:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  40d5f0:	stp	w10, w9, [sp, #104]
  40d5f4:	str	q0, [sp, #112]
  40d5f8:	str	q1, [sp, #128]
  40d5fc:	str	q2, [sp, #144]
  40d600:	str	q3, [sp, #160]
  40d604:	str	q4, [sp, #176]
  40d608:	str	q5, [sp, #192]
  40d60c:	str	q6, [sp, #208]
  40d610:	str	q7, [sp, #224]
  40d614:	stp	x3, x4, [sp, #248]
  40d618:	stp	x5, x6, [sp, #264]
  40d61c:	str	x7, [sp, #280]
  40d620:	b.eq	40d6c8 <ferror@plt+0xb378>  // b.none
  40d624:	add	x8, x8, #0xe48
  40d628:	stp	x19, x20, [sp, #16]
  40d62c:	mov	x20, x0
  40d630:	ldr	w0, [x8, #4]
  40d634:	cbnz	w0, 40d6b8 <ferror@plt+0xb368>
  40d638:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d63c:	add	x0, x0, #0xc10
  40d640:	add	x0, x0, #0x20
  40d644:	ldr	w2, [x0, w1, uxtw #2]
  40d648:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40d64c:	add	x3, x3, #0xd10
  40d650:	adrp	x21, 411000 <ferror@plt+0xecb0>
  40d654:	add	x21, x21, #0x9a8
  40d658:	mov	x1, x21
  40d65c:	mov	x0, x20
  40d660:	ldr	x2, [x3, w2, uxtw #3]
  40d664:	bl	402320 <fprintf@plt>
  40d668:	mov	w19, w0
  40d66c:	ldp	x4, x5, [sp, #80]
  40d670:	mov	x1, x22
  40d674:	ldp	x6, x7, [sp, #96]
  40d678:	add	x2, sp, #0x30
  40d67c:	mov	x0, x20
  40d680:	stp	x4, x5, [sp, #48]
  40d684:	stp	x6, x7, [sp, #64]
  40d688:	bl	402290 <vfprintf@plt>
  40d68c:	add	w19, w19, w0
  40d690:	mov	x1, x21
  40d694:	mov	x0, x20
  40d698:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40d69c:	add	x2, x2, #0xb90
  40d6a0:	bl	402320 <fprintf@plt>
  40d6a4:	add	w0, w19, w0
  40d6a8:	ldp	x19, x20, [sp, #16]
  40d6ac:	ldp	x21, x22, [sp, #32]
  40d6b0:	ldp	x29, x30, [sp], #288
  40d6b4:	ret
  40d6b8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d6bc:	add	x0, x0, #0xc10
  40d6c0:	ldr	w2, [x0, w1, uxtw #2]
  40d6c4:	b	40d648 <ferror@plt+0xb2f8>
  40d6c8:	ldp	x6, x7, [sp, #80]
  40d6cc:	mov	x1, x22
  40d6d0:	ldp	x4, x5, [sp, #96]
  40d6d4:	add	x2, sp, #0x30
  40d6d8:	stp	x6, x7, [sp, #48]
  40d6dc:	stp	x4, x5, [sp, #64]
  40d6e0:	bl	402290 <vfprintf@plt>
  40d6e4:	ldp	x21, x22, [sp, #32]
  40d6e8:	ldp	x29, x30, [sp], #288
  40d6ec:	ret
  40d6f0:	and	w0, w0, #0xff
  40d6f4:	cmp	w0, #0x2
  40d6f8:	b.eq	40d70c <ferror@plt+0xb3bc>  // b.none
  40d6fc:	cmp	w0, #0xa
  40d700:	mov	w1, #0x3                   	// #3
  40d704:	mov	w0, #0x6                   	// #6
  40d708:	csel	w0, w0, w1, ne  // ne = any
  40d70c:	ret
  40d710:	and	w0, w0, #0xff
  40d714:	cmp	w0, #0x2
  40d718:	b.eq	40d730 <ferror@plt+0xb3e0>  // b.none
  40d71c:	cmp	w0, #0x6
  40d720:	mov	w1, #0x4                   	// #4
  40d724:	mov	w0, #0x6                   	// #6
  40d728:	csel	w0, w0, w1, ne  // ne = any
  40d72c:	ret
  40d730:	mov	w0, #0x5                   	// #5
  40d734:	ret
  40d738:	stp	x29, x30, [sp, #-80]!
  40d73c:	mov	x29, sp
  40d740:	stp	x19, x20, [sp, #16]
  40d744:	mov	x20, x1
  40d748:	mov	x19, x3
  40d74c:	stp	x21, x22, [sp, #32]
  40d750:	mov	w22, w0
  40d754:	mov	x21, x2
  40d758:	stp	x25, x26, [sp, #64]
  40d75c:	bl	4022c0 <__errno_location@plt>
  40d760:	cmp	w22, #0x1c
  40d764:	mov	x25, x0
  40d768:	b.eq	40d78c <ferror@plt+0xb43c>  // b.none
  40d76c:	mov	w1, #0x61                  	// #97
  40d770:	str	w1, [x25]
  40d774:	mov	x0, #0x0                   	// #0
  40d778:	ldp	x19, x20, [sp, #16]
  40d77c:	ldp	x21, x22, [sp, #32]
  40d780:	ldp	x25, x26, [sp, #64]
  40d784:	ldp	x29, x30, [sp], #80
  40d788:	ret
  40d78c:	stp	x23, x24, [sp, #48]
  40d790:	adrp	x26, 412000 <ferror@plt+0xfcb0>
  40d794:	mov	x24, x21
  40d798:	add	x26, x26, #0xc50
  40d79c:	mov	w23, #0x2f                  	// #47
  40d7a0:	str	wzr, [x0]
  40d7a4:	b	40d7b8 <ferror@plt+0xb468>
  40d7a8:	tbnz	w22, #8, 40d810 <ferror@plt+0xb4c0>
  40d7ac:	add	x19, x19, x1
  40d7b0:	strb	w23, [x24, w0, sxtw]
  40d7b4:	add	x24, x2, #0x1
  40d7b8:	ldr	w22, [x20]
  40d7bc:	mov	x1, x19
  40d7c0:	mov	x2, x26
  40d7c4:	mov	x0, x24
  40d7c8:	rev	w22, w22
  40d7cc:	add	x20, x20, #0x4
  40d7d0:	lsr	w3, w22, #12
  40d7d4:	bl	401ec0 <snprintf@plt>
  40d7d8:	sxtw	x1, w0
  40d7dc:	cmp	x19, w0, sxtw
  40d7e0:	add	x2, x24, x1
  40d7e4:	mvn	x1, x1
  40d7e8:	b.hi	40d7a8 <ferror@plt+0xb458>  // b.pmore
  40d7ec:	mov	w1, #0xfffffff9            	// #-7
  40d7f0:	mov	x0, #0x0                   	// #0
  40d7f4:	ldp	x23, x24, [sp, #48]
  40d7f8:	str	w1, [x25]
  40d7fc:	ldp	x19, x20, [sp, #16]
  40d800:	ldp	x21, x22, [sp, #32]
  40d804:	ldp	x25, x26, [sp, #64]
  40d808:	ldp	x29, x30, [sp], #80
  40d80c:	ret
  40d810:	mov	x0, x21
  40d814:	ldp	x19, x20, [sp, #16]
  40d818:	ldp	x21, x22, [sp, #32]
  40d81c:	ldp	x23, x24, [sp, #48]
  40d820:	ldp	x25, x26, [sp, #64]
  40d824:	ldp	x29, x30, [sp], #80
  40d828:	ret
  40d82c:	nop
  40d830:	stp	x29, x30, [sp, #-80]!
  40d834:	mov	x29, sp
  40d838:	stp	x19, x20, [sp, #16]
  40d83c:	lsr	x19, x3, #2
  40d840:	mov	x20, x2
  40d844:	stp	x21, x22, [sp, #32]
  40d848:	mov	w22, w0
  40d84c:	mov	x21, x1
  40d850:	bl	4022c0 <__errno_location@plt>
  40d854:	mov	x1, x0
  40d858:	cmp	w22, #0x1c
  40d85c:	b.ne	40d944 <ferror@plt+0xb5f4>  // b.any
  40d860:	str	wzr, [x0]
  40d864:	cbz	w19, 40d8f0 <ferror@plt+0xb5a0>
  40d868:	sub	w19, w19, #0x1
  40d86c:	mov	x22, #0xfffff               	// #1048575
  40d870:	add	x19, x19, #0x1
  40d874:	str	x23, [sp, #48]
  40d878:	add	x23, sp, #0x48
  40d87c:	add	x19, x20, x19, lsl #2
  40d880:	b	40d8bc <ferror@plt+0xb56c>
  40d884:	ldr	x2, [sp, #72]
  40d888:	lsl	w0, w0, #12
  40d88c:	rev	w0, w0
  40d890:	cmp	x2, x21
  40d894:	b.eq	40d8d4 <ferror@plt+0xb584>  // b.none
  40d898:	str	w0, [x20]
  40d89c:	add	x21, x2, #0x1
  40d8a0:	ldrb	w2, [x2]
  40d8a4:	cmp	w2, #0x2f
  40d8a8:	cbz	w2, 40d924 <ferror@plt+0xb5d4>
  40d8ac:	add	x20, x20, #0x4
  40d8b0:	b.ne	40d8d4 <ferror@plt+0xb584>  // b.any
  40d8b4:	cmp	x20, x19
  40d8b8:	b.eq	40d8ec <ferror@plt+0xb59c>  // b.none
  40d8bc:	mov	x1, x23
  40d8c0:	mov	x0, x21
  40d8c4:	mov	w2, #0x0                   	// #0
  40d8c8:	bl	401da0 <strtoul@plt>
  40d8cc:	cmp	x0, x22
  40d8d0:	b.ls	40d884 <ferror@plt+0xb534>  // b.plast
  40d8d4:	ldr	x23, [sp, #48]
  40d8d8:	mov	w0, #0x0                   	// #0
  40d8dc:	ldp	x19, x20, [sp, #16]
  40d8e0:	ldp	x21, x22, [sp, #32]
  40d8e4:	ldp	x29, x30, [sp], #80
  40d8e8:	ret
  40d8ec:	ldr	x23, [sp, #48]
  40d8f0:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40d8f4:	mov	x2, #0x18                  	// #24
  40d8f8:	mov	x1, #0x1                   	// #1
  40d8fc:	ldr	x3, [x3, #3992]
  40d900:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d904:	add	x0, x0, #0xc58
  40d908:	ldr	x3, [x3]
  40d90c:	bl	402180 <fwrite@plt>
  40d910:	mov	w0, #0x0                   	// #0
  40d914:	ldp	x19, x20, [sp, #16]
  40d918:	ldp	x21, x22, [sp, #32]
  40d91c:	ldp	x29, x30, [sp], #80
  40d920:	ret
  40d924:	orr	w1, w0, #0x10000
  40d928:	mov	w0, #0x1                   	// #1
  40d92c:	ldr	x23, [sp, #48]
  40d930:	str	w1, [x20]
  40d934:	ldp	x19, x20, [sp, #16]
  40d938:	ldp	x21, x22, [sp, #32]
  40d93c:	ldp	x29, x30, [sp], #80
  40d940:	ret
  40d944:	mov	w2, #0x61                  	// #97
  40d948:	mov	w0, #0xffffffff            	// #-1
  40d94c:	str	w2, [x1]
  40d950:	b	40d8dc <ferror@plt+0xb58c>
  40d954:	nop
  40d958:	stp	x29, x30, [sp, #-16]!
  40d95c:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40d960:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40d964:	mov	x29, sp
  40d968:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d96c:	add	x3, x3, #0xd38
  40d970:	add	x1, x1, #0xc78
  40d974:	add	x0, x0, #0xc88
  40d978:	mov	w2, #0x85                  	// #133
  40d97c:	bl	4022b0 <__assert_fail@plt>
  40d980:	stp	x29, x30, [sp, #-48]!
  40d984:	mov	x29, sp
  40d988:	stp	x19, x20, [sp, #16]
  40d98c:	mov	x20, x0
  40d990:	mov	x19, x1
  40d994:	mov	w0, #0x22                  	// #34
  40d998:	ldr	x1, [x20]
  40d99c:	bl	401e70 <putc@plt>
  40d9a0:	ldrb	w0, [x19]
  40d9a4:	cbz	w0, 40da34 <ferror@plt+0xb6e4>
  40d9a8:	stp	x21, x22, [sp, #32]
  40d9ac:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40d9b0:	adrp	x21, 412000 <ferror@plt+0xfcb0>
  40d9b4:	add	x22, x22, #0xca8
  40d9b8:	add	x21, x21, #0xcd0
  40d9bc:	b	40d9f0 <ferror@plt+0xb6a0>
  40d9c0:	cmp	w0, #0x8
  40d9c4:	b.eq	40dadc <ferror@plt+0xb78c>  // b.none
  40d9c8:	cmp	w0, #0x9
  40d9cc:	b.ne	40dad0 <ferror@plt+0xb780>  // b.any
  40d9d0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40d9d4:	mov	x2, #0x2                   	// #2
  40d9d8:	add	x0, x0, #0xc98
  40d9dc:	mov	x1, #0x1                   	// #1
  40d9e0:	bl	402180 <fwrite@plt>
  40d9e4:	nop
  40d9e8:	ldrb	w0, [x19, #1]!
  40d9ec:	cbz	w0, 40da30 <ferror@plt+0xb6e0>
  40d9f0:	cmp	w0, #0xd
  40d9f4:	ldr	x3, [x20]
  40d9f8:	b.eq	40daa8 <ferror@plt+0xb758>  // b.none
  40d9fc:	b.hi	40da48 <ferror@plt+0xb6f8>  // b.pmore
  40da00:	cmp	w0, #0xa
  40da04:	b.eq	40da90 <ferror@plt+0xb740>  // b.none
  40da08:	b.ls	40d9c0 <ferror@plt+0xb670>  // b.plast
  40da0c:	cmp	w0, #0xc
  40da10:	b.ne	40dad0 <ferror@plt+0xb780>  // b.any
  40da14:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40da18:	mov	x2, #0x2                   	// #2
  40da1c:	add	x0, x0, #0xcb0
  40da20:	mov	x1, #0x1                   	// #1
  40da24:	bl	402180 <fwrite@plt>
  40da28:	ldrb	w0, [x19, #1]!
  40da2c:	cbnz	w0, 40d9f0 <ferror@plt+0xb6a0>
  40da30:	ldp	x21, x22, [sp, #32]
  40da34:	mov	w0, #0x22                  	// #34
  40da38:	ldr	x1, [x20]
  40da3c:	ldp	x19, x20, [sp, #16]
  40da40:	ldp	x29, x30, [sp], #48
  40da44:	b	401e70 <putc@plt>
  40da48:	cmp	w0, #0x27
  40da4c:	b.eq	40dabc <ferror@plt+0xb76c>  // b.none
  40da50:	cmp	w0, #0x5c
  40da54:	b.ne	40da70 <ferror@plt+0xb720>  // b.any
  40da58:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40da5c:	mov	x2, #0x2                   	// #2
  40da60:	mov	x1, #0x1                   	// #1
  40da64:	add	x0, x0, #0xcc0
  40da68:	bl	402180 <fwrite@plt>
  40da6c:	b	40d9e8 <ferror@plt+0xb698>
  40da70:	cmp	w0, #0x22
  40da74:	b.ne	40dad0 <ferror@plt+0xb780>  // b.any
  40da78:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40da7c:	mov	x2, #0x2                   	// #2
  40da80:	mov	x1, #0x1                   	// #1
  40da84:	add	x0, x0, #0xcc8
  40da88:	bl	402180 <fwrite@plt>
  40da8c:	b	40d9e8 <ferror@plt+0xb698>
  40da90:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40da94:	mov	x2, #0x2                   	// #2
  40da98:	mov	x1, #0x1                   	// #1
  40da9c:	add	x0, x0, #0xca0
  40daa0:	bl	402180 <fwrite@plt>
  40daa4:	b	40d9e8 <ferror@plt+0xb698>
  40daa8:	mov	x0, x22
  40daac:	mov	x2, #0x2                   	// #2
  40dab0:	mov	x1, #0x1                   	// #1
  40dab4:	bl	402180 <fwrite@plt>
  40dab8:	b	40d9e8 <ferror@plt+0xb698>
  40dabc:	mov	x0, x21
  40dac0:	mov	x2, #0x2                   	// #2
  40dac4:	mov	x1, #0x1                   	// #1
  40dac8:	bl	402180 <fwrite@plt>
  40dacc:	b	40d9e8 <ferror@plt+0xb698>
  40dad0:	mov	x1, x3
  40dad4:	bl	401e70 <putc@plt>
  40dad8:	b	40d9e8 <ferror@plt+0xb698>
  40dadc:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40dae0:	mov	x2, #0x2                   	// #2
  40dae4:	mov	x1, #0x1                   	// #1
  40dae8:	add	x0, x0, #0xcb8
  40daec:	bl	402180 <fwrite@plt>
  40daf0:	b	40d9e8 <ferror@plt+0xb698>
  40daf4:	nop
  40daf8:	stp	x29, x30, [sp, #-32]!
  40dafc:	mov	x29, sp
  40db00:	str	x19, [sp, #16]
  40db04:	mov	x19, x0
  40db08:	mov	x0, #0x10                  	// #16
  40db0c:	bl	401f20 <malloc@plt>
  40db10:	cbz	x0, 40db20 <ferror@plt+0xb7d0>
  40db14:	str	x19, [x0]
  40db18:	str	wzr, [x0, #8]
  40db1c:	strh	wzr, [x0, #12]
  40db20:	ldr	x19, [sp, #16]
  40db24:	ldp	x29, x30, [sp], #32
  40db28:	ret
  40db2c:	nop
  40db30:	stp	x29, x30, [sp, #-32]!
  40db34:	mov	x29, sp
  40db38:	stp	x19, x20, [sp, #16]
  40db3c:	mov	x19, x0
  40db40:	ldr	x20, [x0]
  40db44:	ldr	w0, [x20, #8]
  40db48:	cbnz	w0, 40db78 <ferror@plt+0xb828>
  40db4c:	ldr	x1, [x20]
  40db50:	mov	w0, #0xa                   	// #10
  40db54:	bl	401ea0 <fputc@plt>
  40db58:	ldr	x0, [x20]
  40db5c:	bl	4021a0 <fflush@plt>
  40db60:	mov	x0, x20
  40db64:	bl	402110 <free@plt>
  40db68:	str	xzr, [x19]
  40db6c:	ldp	x19, x20, [sp, #16]
  40db70:	ldp	x29, x30, [sp], #32
  40db74:	ret
  40db78:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40db7c:	add	x3, x3, #0xd38
  40db80:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40db84:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40db88:	add	x3, x3, #0x10
  40db8c:	add	x1, x1, #0xc78
  40db90:	add	x0, x0, #0xcd8
  40db94:	mov	w2, #0x6e                  	// #110
  40db98:	bl	4022b0 <__assert_fail@plt>
  40db9c:	nop
  40dba0:	strb	w1, [x0, #12]
  40dba4:	ret
  40dba8:	stp	x29, x30, [sp, #-48]!
  40dbac:	mov	x29, sp
  40dbb0:	stp	x19, x20, [sp, #16]
  40dbb4:	mov	x19, x0
  40dbb8:	mov	x20, x1
  40dbbc:	ldrb	w0, [x0, #13]
  40dbc0:	cbnz	w0, 40dc54 <ferror@plt+0xb904>
  40dbc4:	ldrb	w0, [x19, #12]
  40dbc8:	mov	w1, #0x2c                  	// #44
  40dbcc:	strb	w1, [x19, #13]
  40dbd0:	cbnz	w0, 40dc04 <ferror@plt+0xb8b4>
  40dbd4:	strb	wzr, [x19, #13]
  40dbd8:	mov	x1, x20
  40dbdc:	mov	x0, x19
  40dbe0:	bl	40d980 <ferror@plt+0xb630>
  40dbe4:	ldr	x1, [x19]
  40dbe8:	mov	w0, #0x3a                  	// #58
  40dbec:	bl	401e70 <putc@plt>
  40dbf0:	ldrb	w0, [x19, #12]
  40dbf4:	cbnz	w0, 40dc60 <ferror@plt+0xb910>
  40dbf8:	ldp	x19, x20, [sp, #16]
  40dbfc:	ldp	x29, x30, [sp], #48
  40dc00:	ret
  40dc04:	ldr	x1, [x19]
  40dc08:	mov	w0, #0xa                   	// #10
  40dc0c:	bl	401e70 <putc@plt>
  40dc10:	ldr	w0, [x19, #8]
  40dc14:	cbz	w0, 40dbd4 <ferror@plt+0xb884>
  40dc18:	stp	x21, x22, [sp, #32]
  40dc1c:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40dc20:	add	x22, x22, #0xcf0
  40dc24:	mov	w21, #0x0                   	// #0
  40dc28:	ldr	x3, [x19]
  40dc2c:	mov	x0, x22
  40dc30:	mov	x2, #0x4                   	// #4
  40dc34:	mov	x1, #0x1                   	// #1
  40dc38:	add	w21, w21, #0x1
  40dc3c:	bl	402180 <fwrite@plt>
  40dc40:	ldr	w0, [x19, #8]
  40dc44:	cmp	w21, w0
  40dc48:	b.cc	40dc28 <ferror@plt+0xb8d8>  // b.lo, b.ul, b.last
  40dc4c:	ldp	x21, x22, [sp, #32]
  40dc50:	b	40dbd4 <ferror@plt+0xb884>
  40dc54:	ldr	x1, [x19]
  40dc58:	bl	401e70 <putc@plt>
  40dc5c:	b	40dbc4 <ferror@plt+0xb874>
  40dc60:	ldr	x1, [x19]
  40dc64:	mov	w0, #0x20                  	// #32
  40dc68:	ldp	x19, x20, [sp, #16]
  40dc6c:	ldp	x29, x30, [sp], #48
  40dc70:	b	401e70 <putc@plt>
  40dc74:	nop
  40dc78:	stp	x29, x30, [sp, #-272]!
  40dc7c:	mov	w9, #0xffffffd0            	// #-48
  40dc80:	mov	x29, sp
  40dc84:	stp	x19, x20, [sp, #16]
  40dc88:	mov	x19, x0
  40dc8c:	add	x10, sp, #0xe0
  40dc90:	str	q0, [sp, #96]
  40dc94:	mov	w0, #0xffffff80            	// #-128
  40dc98:	mov	x20, x1
  40dc9c:	ldrb	w8, [x19, #13]
  40dca0:	add	x1, sp, #0x110
  40dca4:	stp	x1, x1, [sp, #64]
  40dca8:	str	x10, [sp, #80]
  40dcac:	stp	w9, w0, [sp, #88]
  40dcb0:	str	q1, [sp, #112]
  40dcb4:	str	q2, [sp, #128]
  40dcb8:	str	q3, [sp, #144]
  40dcbc:	str	q4, [sp, #160]
  40dcc0:	str	q5, [sp, #176]
  40dcc4:	str	q6, [sp, #192]
  40dcc8:	str	q7, [sp, #208]
  40dccc:	stp	x2, x3, [sp, #224]
  40dcd0:	stp	x4, x5, [sp, #240]
  40dcd4:	stp	x6, x7, [sp, #256]
  40dcd8:	ldr	x0, [x19]
  40dcdc:	cbnz	w8, 40dd10 <ferror@plt+0xb9c0>
  40dce0:	ldp	x6, x7, [sp, #64]
  40dce4:	mov	w1, #0x2c                  	// #44
  40dce8:	ldp	x4, x5, [sp, #80]
  40dcec:	strb	w1, [x19, #13]
  40dcf0:	add	x2, sp, #0x20
  40dcf4:	mov	x1, x20
  40dcf8:	stp	x6, x7, [sp, #32]
  40dcfc:	stp	x4, x5, [sp, #48]
  40dd00:	bl	402290 <vfprintf@plt>
  40dd04:	ldp	x19, x20, [sp, #16]
  40dd08:	ldp	x29, x30, [sp], #272
  40dd0c:	ret
  40dd10:	mov	x1, x0
  40dd14:	mov	w0, w8
  40dd18:	bl	401e70 <putc@plt>
  40dd1c:	ldr	x0, [x19]
  40dd20:	b	40dce0 <ferror@plt+0xb990>
  40dd24:	nop
  40dd28:	stp	x29, x30, [sp, #-32]!
  40dd2c:	mov	x29, sp
  40dd30:	str	x19, [sp, #16]
  40dd34:	mov	x19, x0
  40dd38:	ldrb	w0, [x0, #13]
  40dd3c:	ldr	x1, [x19]
  40dd40:	cbnz	w0, 40dd70 <ferror@plt+0xba20>
  40dd44:	mov	w0, #0x2c                  	// #44
  40dd48:	strb	w0, [x19, #13]
  40dd4c:	mov	w0, #0x7b                  	// #123
  40dd50:	bl	401e70 <putc@plt>
  40dd54:	strb	wzr, [x19, #13]
  40dd58:	ldr	w0, [x19, #8]
  40dd5c:	add	w0, w0, #0x1
  40dd60:	str	w0, [x19, #8]
  40dd64:	ldr	x19, [sp, #16]
  40dd68:	ldp	x29, x30, [sp], #32
  40dd6c:	ret
  40dd70:	bl	401e70 <putc@plt>
  40dd74:	ldr	x1, [x19]
  40dd78:	b	40dd44 <ferror@plt+0xb9f4>
  40dd7c:	nop
  40dd80:	stp	x29, x30, [sp, #-48]!
  40dd84:	mov	x29, sp
  40dd88:	stp	x19, x20, [sp, #16]
  40dd8c:	mov	x19, x0
  40dd90:	ldr	w0, [x0, #8]
  40dd94:	cbz	w0, 40de20 <ferror@plt+0xbad0>
  40dd98:	ldrb	w2, [x19, #13]
  40dd9c:	sub	w0, w0, #0x1
  40dda0:	str	w0, [x19, #8]
  40dda4:	ldr	x1, [x19]
  40dda8:	cbz	w2, 40de04 <ferror@plt+0xbab4>
  40ddac:	ldrb	w0, [x19, #12]
  40ddb0:	cbz	w0, 40de04 <ferror@plt+0xbab4>
  40ddb4:	mov	w0, #0xa                   	// #10
  40ddb8:	str	x21, [sp, #32]
  40ddbc:	bl	401e70 <putc@plt>
  40ddc0:	adrp	x21, 412000 <ferror@plt+0xfcb0>
  40ddc4:	ldr	w0, [x19, #8]
  40ddc8:	add	x21, x21, #0xcf0
  40ddcc:	mov	w20, #0x0                   	// #0
  40ddd0:	cbz	w0, 40ddfc <ferror@plt+0xbaac>
  40ddd4:	nop
  40ddd8:	ldr	x3, [x19]
  40dddc:	mov	x0, x21
  40dde0:	mov	x2, #0x4                   	// #4
  40dde4:	mov	x1, #0x1                   	// #1
  40dde8:	add	w20, w20, #0x1
  40ddec:	bl	402180 <fwrite@plt>
  40ddf0:	ldr	w0, [x19, #8]
  40ddf4:	cmp	w20, w0
  40ddf8:	b.cc	40ddd8 <ferror@plt+0xba88>  // b.lo, b.ul, b.last
  40ddfc:	ldr	x1, [x19]
  40de00:	ldr	x21, [sp, #32]
  40de04:	mov	w0, #0x7d                  	// #125
  40de08:	bl	401e70 <putc@plt>
  40de0c:	mov	w0, #0x2c                  	// #44
  40de10:	strb	w0, [x19, #13]
  40de14:	ldp	x19, x20, [sp, #16]
  40de18:	ldp	x29, x30, [sp], #48
  40de1c:	ret
  40de20:	str	x21, [sp, #32]
  40de24:	bl	40d958 <ferror@plt+0xb608>
  40de28:	stp	x29, x30, [sp, #-32]!
  40de2c:	mov	x29, sp
  40de30:	str	x19, [sp, #16]
  40de34:	mov	x19, x0
  40de38:	ldrb	w0, [x0, #13]
  40de3c:	ldr	x1, [x19]
  40de40:	cbnz	w0, 40de78 <ferror@plt+0xbb28>
  40de44:	mov	w0, #0x2c                  	// #44
  40de48:	strb	w0, [x19, #13]
  40de4c:	mov	w0, #0x5b                  	// #91
  40de50:	bl	401e70 <putc@plt>
  40de54:	strb	wzr, [x19, #13]
  40de58:	ldr	w0, [x19, #8]
  40de5c:	ldrb	w1, [x19, #12]
  40de60:	add	w0, w0, #0x1
  40de64:	str	w0, [x19, #8]
  40de68:	cbnz	w1, 40de84 <ferror@plt+0xbb34>
  40de6c:	ldr	x19, [sp, #16]
  40de70:	ldp	x29, x30, [sp], #32
  40de74:	ret
  40de78:	bl	401e70 <putc@plt>
  40de7c:	ldr	x1, [x19]
  40de80:	b	40de44 <ferror@plt+0xbaf4>
  40de84:	ldr	x1, [x19]
  40de88:	mov	w0, #0x20                  	// #32
  40de8c:	ldr	x19, [sp, #16]
  40de90:	ldp	x29, x30, [sp], #32
  40de94:	b	401e70 <putc@plt>
  40de98:	stp	x29, x30, [sp, #-32]!
  40de9c:	mov	x29, sp
  40dea0:	str	x19, [sp, #16]
  40dea4:	mov	x19, x0
  40dea8:	ldrb	w0, [x0, #12]
  40deac:	cbz	w0, 40deb8 <ferror@plt+0xbb68>
  40deb0:	ldrb	w0, [x19, #13]
  40deb4:	cbnz	w0, 40deec <ferror@plt+0xbb9c>
  40deb8:	ldr	w0, [x19, #8]
  40debc:	strb	wzr, [x19, #13]
  40dec0:	cbz	w0, 40defc <ferror@plt+0xbbac>
  40dec4:	ldr	x1, [x19]
  40dec8:	sub	w0, w0, #0x1
  40decc:	str	w0, [x19, #8]
  40ded0:	mov	w0, #0x5d                  	// #93
  40ded4:	bl	401e70 <putc@plt>
  40ded8:	mov	w0, #0x2c                  	// #44
  40dedc:	strb	w0, [x19, #13]
  40dee0:	ldr	x19, [sp, #16]
  40dee4:	ldp	x29, x30, [sp], #32
  40dee8:	ret
  40deec:	ldr	x1, [x19]
  40def0:	mov	w0, #0x20                  	// #32
  40def4:	bl	401e70 <putc@plt>
  40def8:	b	40deb8 <ferror@plt+0xbb68>
  40defc:	bl	40d958 <ferror@plt+0xb608>
  40df00:	stp	x29, x30, [sp, #-32]!
  40df04:	mov	x29, sp
  40df08:	stp	x19, x20, [sp, #16]
  40df0c:	mov	x19, x0
  40df10:	mov	x20, x1
  40df14:	ldrb	w0, [x0, #13]
  40df18:	cbnz	w0, 40df38 <ferror@plt+0xbbe8>
  40df1c:	mov	w0, #0x2c                  	// #44
  40df20:	strb	w0, [x19, #13]
  40df24:	mov	x1, x20
  40df28:	mov	x0, x19
  40df2c:	ldp	x19, x20, [sp, #16]
  40df30:	ldp	x29, x30, [sp], #32
  40df34:	b	40d980 <ferror@plt+0xb630>
  40df38:	ldr	x1, [x19]
  40df3c:	bl	401e70 <putc@plt>
  40df40:	mov	w0, #0x2c                  	// #44
  40df44:	strb	w0, [x19, #13]
  40df48:	mov	x1, x20
  40df4c:	mov	x0, x19
  40df50:	ldp	x19, x20, [sp, #16]
  40df54:	ldp	x29, x30, [sp], #32
  40df58:	b	40d980 <ferror@plt+0xb630>
  40df5c:	nop
  40df60:	tst	w1, #0xff
  40df64:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40df68:	adrp	x2, 412000 <ferror@plt+0xfcb0>
  40df6c:	add	x3, x3, #0xb50
  40df70:	add	x2, x2, #0xb48
  40df74:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40df78:	csel	x2, x2, x3, ne  // ne = any
  40df7c:	add	x1, x1, #0x9a8
  40df80:	b	40dc78 <ferror@plt+0xb928>
  40df84:	nop
  40df88:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40df8c:	add	x1, x1, #0xcf8
  40df90:	b	40dc78 <ferror@plt+0xb928>
  40df94:	nop
  40df98:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40df9c:	add	x1, x1, #0xd00
  40dfa0:	b	40dc78 <ferror@plt+0xb928>
  40dfa4:	nop
  40dfa8:	and	w2, w1, #0xff
  40dfac:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40dfb0:	add	x1, x1, #0xd08
  40dfb4:	b	40dc78 <ferror@plt+0xb928>
  40dfb8:	and	w2, w1, #0xffff
  40dfbc:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40dfc0:	add	x1, x1, #0xd10
  40dfc4:	b	40dc78 <ferror@plt+0xb928>
  40dfc8:	mov	w2, w1
  40dfcc:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40dfd0:	add	x1, x3, #0xc50
  40dfd4:	b	40dc78 <ferror@plt+0xb928>
  40dfd8:	mov	x2, x1
  40dfdc:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40dfe0:	add	x1, x3, #0xd18
  40dfe4:	b	40dc78 <ferror@plt+0xb928>
  40dfe8:	mov	x2, x1
  40dfec:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40dff0:	add	x1, x3, #0xd20
  40dff4:	b	40dc78 <ferror@plt+0xb928>
  40dff8:	mov	x2, x1
  40dffc:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40e000:	add	x1, x3, #0xd18
  40e004:	b	40dc78 <ferror@plt+0xb928>
  40e008:	mov	x2, x1
  40e00c:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40e010:	add	x1, x3, #0xd28
  40e014:	b	40dc78 <ferror@plt+0xb928>
  40e018:	mov	w2, w1
  40e01c:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40e020:	add	x1, x3, #0x8d8
  40e024:	b	40dc78 <ferror@plt+0xb928>
  40e028:	mov	x2, x1
  40e02c:	adrp	x3, 412000 <ferror@plt+0xfcb0>
  40e030:	add	x1, x3, #0xd30
  40e034:	b	40dc78 <ferror@plt+0xb928>
  40e038:	stp	x29, x30, [sp, #-32]!
  40e03c:	mov	x29, sp
  40e040:	stp	x19, x20, [sp, #16]
  40e044:	mov	x20, x2
  40e048:	mov	x19, x0
  40e04c:	bl	40dba8 <ferror@plt+0xb858>
  40e050:	mov	x1, x20
  40e054:	mov	x0, x19
  40e058:	ldp	x19, x20, [sp, #16]
  40e05c:	ldp	x29, x30, [sp], #32
  40e060:	b	40df00 <ferror@plt+0xbbb0>
  40e064:	nop
  40e068:	stp	x29, x30, [sp, #-32]!
  40e06c:	mov	x29, sp
  40e070:	stp	x19, x20, [sp, #16]
  40e074:	and	w20, w2, #0xff
  40e078:	mov	x19, x0
  40e07c:	bl	40dba8 <ferror@plt+0xb858>
  40e080:	mov	w1, w20
  40e084:	mov	x0, x19
  40e088:	ldp	x19, x20, [sp, #16]
  40e08c:	ldp	x29, x30, [sp], #32
  40e090:	b	40df60 <ferror@plt+0xbc10>
  40e094:	nop
  40e098:	stp	x29, x30, [sp, #-32]!
  40e09c:	mov	x29, sp
  40e0a0:	str	d8, [sp, #24]
  40e0a4:	fmov	d8, d0
  40e0a8:	str	x19, [sp, #16]
  40e0ac:	mov	x19, x0
  40e0b0:	bl	40dba8 <ferror@plt+0xb858>
  40e0b4:	fmov	d0, d8
  40e0b8:	mov	x0, x19
  40e0bc:	ldr	d8, [sp, #24]
  40e0c0:	ldr	x19, [sp, #16]
  40e0c4:	ldp	x29, x30, [sp], #32
  40e0c8:	b	40df98 <ferror@plt+0xbc48>
  40e0cc:	nop
  40e0d0:	stp	x29, x30, [sp, #-32]!
  40e0d4:	mov	x29, sp
  40e0d8:	stp	x19, x20, [sp, #16]
  40e0dc:	mov	w20, w2
  40e0e0:	mov	x19, x0
  40e0e4:	bl	40dba8 <ferror@plt+0xb858>
  40e0e8:	mov	w1, w20
  40e0ec:	mov	x0, x19
  40e0f0:	ldp	x19, x20, [sp, #16]
  40e0f4:	ldp	x29, x30, [sp], #32
  40e0f8:	b	40dfc8 <ferror@plt+0xbc78>
  40e0fc:	nop
  40e100:	stp	x29, x30, [sp, #-32]!
  40e104:	mov	x29, sp
  40e108:	stp	x19, x20, [sp, #16]
  40e10c:	mov	x20, x2
  40e110:	mov	x19, x0
  40e114:	bl	40dba8 <ferror@plt+0xb858>
  40e118:	mov	x1, x20
  40e11c:	mov	x0, x19
  40e120:	ldp	x19, x20, [sp, #16]
  40e124:	ldp	x29, x30, [sp], #32
  40e128:	b	40dfd8 <ferror@plt+0xbc88>
  40e12c:	nop
  40e130:	stp	x29, x30, [sp, #-32]!
  40e134:	mov	x29, sp
  40e138:	stp	x19, x20, [sp, #16]
  40e13c:	mov	x20, x2
  40e140:	mov	x19, x0
  40e144:	bl	40dba8 <ferror@plt+0xb858>
  40e148:	mov	x1, x20
  40e14c:	mov	x0, x19
  40e150:	ldp	x19, x20, [sp, #16]
  40e154:	ldp	x29, x30, [sp], #32
  40e158:	b	40dfe8 <ferror@plt+0xbc98>
  40e15c:	nop
  40e160:	stp	x29, x30, [sp, #-32]!
  40e164:	mov	x29, sp
  40e168:	stp	x19, x20, [sp, #16]
  40e16c:	and	w20, w2, #0xff
  40e170:	mov	x19, x0
  40e174:	bl	40dba8 <ferror@plt+0xb858>
  40e178:	mov	w1, w20
  40e17c:	mov	x0, x19
  40e180:	ldp	x19, x20, [sp, #16]
  40e184:	ldp	x29, x30, [sp], #32
  40e188:	b	40dfa8 <ferror@plt+0xbc58>
  40e18c:	nop
  40e190:	stp	x29, x30, [sp, #-32]!
  40e194:	mov	x29, sp
  40e198:	stp	x19, x20, [sp, #16]
  40e19c:	and	w20, w2, #0xffff
  40e1a0:	mov	x19, x0
  40e1a4:	bl	40dba8 <ferror@plt+0xb858>
  40e1a8:	mov	w1, w20
  40e1ac:	mov	x0, x19
  40e1b0:	ldp	x19, x20, [sp, #16]
  40e1b4:	ldp	x29, x30, [sp], #32
  40e1b8:	b	40dfb8 <ferror@plt+0xbc68>
  40e1bc:	nop
  40e1c0:	stp	x29, x30, [sp, #-32]!
  40e1c4:	mov	x29, sp
  40e1c8:	stp	x19, x20, [sp, #16]
  40e1cc:	mov	x20, x2
  40e1d0:	mov	x19, x0
  40e1d4:	bl	40dba8 <ferror@plt+0xb858>
  40e1d8:	mov	x1, x20
  40e1dc:	mov	x0, x19
  40e1e0:	ldp	x19, x20, [sp, #16]
  40e1e4:	ldp	x29, x30, [sp], #32
  40e1e8:	b	40dff8 <ferror@plt+0xbca8>
  40e1ec:	nop
  40e1f0:	stp	x29, x30, [sp, #-32]!
  40e1f4:	mov	x29, sp
  40e1f8:	stp	x19, x20, [sp, #16]
  40e1fc:	mov	x20, x2
  40e200:	mov	x19, x0
  40e204:	bl	40dba8 <ferror@plt+0xb858>
  40e208:	mov	x1, x20
  40e20c:	mov	x0, x19
  40e210:	ldp	x19, x20, [sp, #16]
  40e214:	ldp	x29, x30, [sp], #32
  40e218:	b	40e008 <ferror@plt+0xbcb8>
  40e21c:	nop
  40e220:	stp	x29, x30, [sp, #-32]!
  40e224:	mov	x29, sp
  40e228:	stp	x19, x20, [sp, #16]
  40e22c:	mov	w20, w2
  40e230:	mov	x19, x0
  40e234:	bl	40dba8 <ferror@plt+0xb858>
  40e238:	mov	w1, w20
  40e23c:	mov	x0, x19
  40e240:	ldp	x19, x20, [sp, #16]
  40e244:	ldp	x29, x30, [sp], #32
  40e248:	b	40e018 <ferror@plt+0xbcc8>
  40e24c:	nop
  40e250:	stp	x29, x30, [sp, #-32]!
  40e254:	mov	x29, sp
  40e258:	stp	x19, x20, [sp, #16]
  40e25c:	mov	x20, x2
  40e260:	mov	x19, x0
  40e264:	bl	40dba8 <ferror@plt+0xb858>
  40e268:	mov	x1, x20
  40e26c:	mov	x0, x19
  40e270:	ldp	x19, x20, [sp, #16]
  40e274:	ldp	x29, x30, [sp], #32
  40e278:	b	40e028 <ferror@plt+0xbcd8>
  40e27c:	nop
  40e280:	stp	x29, x30, [sp, #-32]!
  40e284:	mov	x29, sp
  40e288:	str	x19, [sp, #16]
  40e28c:	mov	x19, x0
  40e290:	bl	40dba8 <ferror@plt+0xb858>
  40e294:	mov	x0, x19
  40e298:	ldr	x19, [sp, #16]
  40e29c:	ldp	x29, x30, [sp], #32
  40e2a0:	b	40df88 <ferror@plt+0xbc38>
  40e2a4:	nop
  40e2a8:	stp	x29, x30, [sp, #-48]!
  40e2ac:	mov	x29, sp
  40e2b0:	stp	x19, x20, [sp, #16]
  40e2b4:	mov	w20, w2
  40e2b8:	stp	x21, x22, [sp, #32]
  40e2bc:	mov	w22, w0
  40e2c0:	mov	x21, x1
  40e2c4:	b	40e2e0 <ferror@plt+0xbf90>
  40e2c8:	bl	4022c0 <__errno_location@plt>
  40e2cc:	mov	x19, x0
  40e2d0:	ldr	w0, [x0]
  40e2d4:	cmp	w0, #0x4
  40e2d8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40e2dc:	b.ne	40e310 <ferror@plt+0xbfc0>  // b.any
  40e2e0:	mov	x1, x21
  40e2e4:	mov	w2, w20
  40e2e8:	mov	w0, w22
  40e2ec:	bl	401d90 <recvmsg@plt>
  40e2f0:	mov	w1, w0
  40e2f4:	tbnz	w0, #31, 40e2c8 <ferror@plt+0xbf78>
  40e2f8:	cbz	w0, 40e354 <ferror@plt+0xc004>
  40e2fc:	mov	w0, w1
  40e300:	ldp	x19, x20, [sp, #16]
  40e304:	ldp	x21, x22, [sp, #32]
  40e308:	ldp	x29, x30, [sp], #48
  40e30c:	ret
  40e310:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40e314:	ldr	x1, [x1, #3992]
  40e318:	ldr	x20, [x1]
  40e31c:	bl	402010 <strerror@plt>
  40e320:	ldr	w3, [x19]
  40e324:	mov	x2, x0
  40e328:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40e32c:	mov	x0, x20
  40e330:	add	x1, x1, #0xd68
  40e334:	bl	402320 <fprintf@plt>
  40e338:	ldr	w1, [x19]
  40e33c:	ldp	x19, x20, [sp, #16]
  40e340:	neg	w1, w1
  40e344:	mov	w0, w1
  40e348:	ldp	x21, x22, [sp, #32]
  40e34c:	ldp	x29, x30, [sp], #48
  40e350:	ret
  40e354:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40e358:	mov	x1, #0x1                   	// #1
  40e35c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e360:	mov	x2, #0xf                   	// #15
  40e364:	ldr	x3, [x3, #3992]
  40e368:	add	x0, x0, #0xd58
  40e36c:	ldr	x3, [x3]
  40e370:	bl	402180 <fwrite@plt>
  40e374:	mov	w1, #0xffffffc3            	// #-61
  40e378:	b	40e2fc <ferror@plt+0xbfac>
  40e37c:	nop
  40e380:	stp	x29, x30, [sp, #-64]!
  40e384:	mov	x29, sp
  40e388:	stp	x21, x22, [sp, #32]
  40e38c:	mov	x22, x2
  40e390:	mov	w2, #0x22                  	// #34
  40e394:	ldr	x21, [x1, #16]
  40e398:	stp	x19, x20, [sp, #16]
  40e39c:	mov	x20, x1
  40e3a0:	stp	x23, x24, [sp, #48]
  40e3a4:	mov	w24, w0
  40e3a8:	stp	xzr, xzr, [x21]
  40e3ac:	bl	40e2a8 <ferror@plt+0xbf58>
  40e3b0:	sxtw	x19, w0
  40e3b4:	tbnz	w19, #31, 40e3f4 <ferror@plt+0xc0a4>
  40e3b8:	cmp	w19, #0x8, lsl #12
  40e3bc:	mov	x0, #0x8000                	// #32768
  40e3c0:	csel	x19, x19, x0, ge  // ge = tcont
  40e3c4:	mov	x0, x19
  40e3c8:	bl	401f20 <malloc@plt>
  40e3cc:	mov	x23, x0
  40e3d0:	cbz	x0, 40e418 <ferror@plt+0xc0c8>
  40e3d4:	stp	x23, x19, [x21]
  40e3d8:	mov	x1, x20
  40e3dc:	mov	w0, w24
  40e3e0:	mov	w2, #0x0                   	// #0
  40e3e4:	bl	40e2a8 <ferror@plt+0xbf58>
  40e3e8:	mov	w19, w0
  40e3ec:	tbnz	w0, #31, 40e40c <ferror@plt+0xc0bc>
  40e3f0:	str	x23, [x22]
  40e3f4:	mov	w0, w19
  40e3f8:	ldp	x19, x20, [sp, #16]
  40e3fc:	ldp	x21, x22, [sp, #32]
  40e400:	ldp	x23, x24, [sp, #48]
  40e404:	ldp	x29, x30, [sp], #64
  40e408:	ret
  40e40c:	mov	x0, x23
  40e410:	bl	402110 <free@plt>
  40e414:	b	40e3f4 <ferror@plt+0xc0a4>
  40e418:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40e41c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e420:	mov	x2, #0x20                  	// #32
  40e424:	mov	x1, #0x1                   	// #1
  40e428:	ldr	x3, [x3, #3992]
  40e42c:	mov	w19, #0xfffffff4            	// #-12
  40e430:	add	x0, x0, #0xd88
  40e434:	ldr	x3, [x3]
  40e438:	bl	402180 <fwrite@plt>
  40e43c:	b	40e3f4 <ferror@plt+0xc0a4>
  40e440:	mov	w0, #0x0                   	// #0
  40e444:	ret
  40e448:	stp	x29, x30, [sp, #-208]!
  40e44c:	mov	x6, #0x1                   	// #1
  40e450:	mov	w5, #0x10                  	// #16
  40e454:	mov	x29, sp
  40e458:	stp	x25, x26, [sp, #64]
  40e45c:	mov	x26, x0
  40e460:	mov	w0, #0xc                   	// #12
  40e464:	ldr	x4, [x1]
  40e468:	stp	x19, x20, [sp, #16]
  40e46c:	ldr	w19, [x26, #28]
  40e470:	stp	x23, x24, [sp, #48]
  40e474:	add	w19, w19, #0x1
  40e478:	stp	x27, x28, [sp, #80]
  40e47c:	stp	xzr, xzr, [sp, #160]
  40e480:	stp	xzr, xzr, [sp, #176]
  40e484:	str	w19, [x26, #28]
  40e488:	str	xzr, [sp, #120]
  40e48c:	str	wzr, [sp, #128]
  40e490:	str	w0, [sp, #160]
  40e494:	add	x0, sp, #0x78
  40e498:	stp	x1, x6, [sp, #168]
  40e49c:	and	w1, w3, #0xff
  40e4a0:	stp	xzr, xzr, [sp, #192]
  40e4a4:	str	w19, [x4, #8]
  40e4a8:	str	x2, [sp, #96]
  40e4ac:	str	w1, [sp, #108]
  40e4b0:	strh	w5, [sp, #120]
  40e4b4:	str	x0, [sp, #152]
  40e4b8:	cbnz	x2, 40e4c8 <ferror@plt+0xc178>
  40e4bc:	ldrh	w0, [x4, #6]
  40e4c0:	orr	w0, w0, #0x4
  40e4c4:	strh	w0, [x4, #6]
  40e4c8:	ldr	w0, [x26]
  40e4cc:	add	x24, sp, #0x98
  40e4d0:	mov	x1, x24
  40e4d4:	mov	w2, #0x0                   	// #0
  40e4d8:	bl	401fa0 <sendmsg@plt>
  40e4dc:	tbnz	w0, #31, 40e814 <ferror@plt+0xc4c4>
  40e4e0:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40e4e4:	mov	w20, w19
  40e4e8:	sub	x20, x20, #0x1
  40e4ec:	add	x25, sp, #0x70
  40e4f0:	ldr	x23, [x1, #3992]
  40e4f4:	add	x0, sp, #0x88
  40e4f8:	mov	x1, #0x1                   	// #1
  40e4fc:	stp	x21, x22, [sp, #32]
  40e500:	str	wzr, [sp, #104]
  40e504:	stp	x0, x1, [sp, #168]
  40e508:	ldr	w0, [x26]
  40e50c:	mov	x2, x25
  40e510:	mov	x1, x24
  40e514:	bl	40e380 <ferror@plt+0xc030>
  40e518:	mov	w28, w0
  40e51c:	tbnz	w0, #31, 40e790 <ferror@plt+0xc440>
  40e520:	ldr	w2, [sp, #160]
  40e524:	cmp	w2, #0xc
  40e528:	b.ne	40e84c <ferror@plt+0xc4fc>  // b.any
  40e52c:	ldr	x27, [sp, #112]
  40e530:	mov	w21, w0
  40e534:	cmp	w0, #0xf
  40e538:	mov	x0, x27
  40e53c:	b.le	40e5e0 <ferror@plt+0xc290>
  40e540:	ldr	w28, [x27]
  40e544:	subs	w3, w28, #0x10
  40e548:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  40e54c:	b.gt	40e630 <ferror@plt+0xc2e0>
  40e550:	ldr	x1, [sp, #96]
  40e554:	cbnz	x1, 40e718 <ferror@plt+0xc3c8>
  40e558:	adrp	x22, 412000 <ferror@plt+0xfcb0>
  40e55c:	b	40e570 <ferror@plt+0xc220>
  40e560:	ldr	w28, [x27]
  40e564:	subs	w3, w28, #0x10
  40e568:	ccmp	w21, w28, #0x1, pl  // pl = nfrst
  40e56c:	b.lt	40e630 <ferror@plt+0xc2e0>  // b.tstop
  40e570:	ldr	w1, [sp, #124]
  40e574:	cbnz	w1, 40e5c0 <ferror@plt+0xc270>
  40e578:	ldr	w2, [x26, #8]
  40e57c:	ldr	w1, [x27, #12]
  40e580:	cmp	w2, w1
  40e584:	b.ne	40e5c0 <ferror@plt+0xc270>  // b.any
  40e588:	ldr	w1, [x27, #8]
  40e58c:	cmp	w1, w19
  40e590:	b.hi	40e5c0 <ferror@plt+0xc270>  // b.pmore
  40e594:	cmp	x20, w1, uxtw
  40e598:	b.hi	40e5c0 <ferror@plt+0xc270>  // b.pmore
  40e59c:	ldrh	w0, [x27, #4]
  40e5a0:	cmp	w0, #0x2
  40e5a4:	b.eq	40e6ac <ferror@plt+0xc35c>  // b.none
  40e5a8:	ldr	x3, [x23]
  40e5ac:	add	x0, x22, #0xe28
  40e5b0:	mov	x2, #0x14                  	// #20
  40e5b4:	mov	x1, #0x1                   	// #1
  40e5b8:	bl	402180 <fwrite@plt>
  40e5bc:	nop
  40e5c0:	add	w4, w28, #0x3
  40e5c4:	and	w4, w4, #0xfffffffc
  40e5c8:	sub	w21, w21, w4
  40e5cc:	add	x27, x27, w4, uxtw
  40e5d0:	mov	w28, w21
  40e5d4:	cmp	w21, #0xf
  40e5d8:	b.hi	40e560 <ferror@plt+0xc210>  // b.pmore
  40e5dc:	ldr	x0, [sp, #112]
  40e5e0:	bl	402110 <free@plt>
  40e5e4:	ldr	w0, [sp, #200]
  40e5e8:	tbnz	w0, #5, 40e684 <ferror@plt+0xc334>
  40e5ec:	cbnz	w28, 40e828 <ferror@plt+0xc4d8>
  40e5f0:	ldr	w0, [sp, #104]
  40e5f4:	add	w0, w0, #0x1
  40e5f8:	str	w0, [sp, #104]
  40e5fc:	b	40e508 <ferror@plt+0xc1b8>
  40e600:	add	w1, w28, #0x3
  40e604:	and	w1, w1, #0xfffffffc
  40e608:	sub	w21, w21, w1
  40e60c:	cmp	w21, #0xf
  40e610:	add	x6, x6, w1, uxtw
  40e614:	mov	w28, w21
  40e618:	b.ls	40e5e0 <ferror@plt+0xc290>  // b.plast
  40e61c:	ldr	w28, [x6]
  40e620:	subs	w3, w28, #0x10
  40e624:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  40e628:	b.le	40e720 <ferror@plt+0xc3d0>
  40e62c:	nop
  40e630:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40e634:	ldr	w1, [sp, #200]
  40e638:	ldr	x0, [x0, #3992]
  40e63c:	ldr	x3, [x0]
  40e640:	tbz	w1, #5, 40e85c <ferror@plt+0xc50c>
  40e644:	mov	x2, #0x12                  	// #18
  40e648:	mov	x1, #0x1                   	// #1
  40e64c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e650:	add	x0, x0, #0xdf0
  40e654:	bl	402180 <fwrite@plt>
  40e658:	mov	w28, #0xffffffff            	// #-1
  40e65c:	ldr	x0, [sp, #112]
  40e660:	bl	402110 <free@plt>
  40e664:	ldp	x21, x22, [sp, #32]
  40e668:	mov	w0, w28
  40e66c:	ldp	x19, x20, [sp, #16]
  40e670:	ldp	x23, x24, [sp, #48]
  40e674:	ldp	x25, x26, [sp, #64]
  40e678:	ldp	x27, x28, [sp, #80]
  40e67c:	ldp	x29, x30, [sp], #208
  40e680:	ret
  40e684:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40e688:	mov	x2, #0x12                  	// #18
  40e68c:	mov	x1, #0x1                   	// #1
  40e690:	ldr	x3, [x0, #3992]
  40e694:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e698:	add	x0, x0, #0xe70
  40e69c:	ldr	x3, [x3]
  40e6a0:	bl	402180 <fwrite@plt>
  40e6a4:	b	40e5f0 <ferror@plt+0xc2a0>
  40e6a8:	mov	x27, x6
  40e6ac:	ldr	w28, [x27, #16]
  40e6b0:	cmp	w3, #0x13
  40e6b4:	b.ls	40e7e0 <ferror@plt+0xc490>  // b.plast
  40e6b8:	cbz	w28, 40e780 <ferror@plt+0xc430>
  40e6bc:	bl	4022c0 <__errno_location@plt>
  40e6c0:	neg	w1, w28
  40e6c4:	str	w1, [x0]
  40e6c8:	ldr	w2, [sp, #108]
  40e6cc:	ldr	w0, [x26, #36]
  40e6d0:	cmp	w2, #0x0
  40e6d4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40e6d8:	b.ne	40e7a0 <ferror@plt+0xc450>  // b.any
  40e6dc:	ldr	x1, [sp, #96]
  40e6e0:	ldr	x0, [sp, #112]
  40e6e4:	cbz	x1, 40e798 <ferror@plt+0xc448>
  40e6e8:	str	x0, [x1]
  40e6ec:	ldr	w0, [sp, #104]
  40e6f0:	cmp	w28, #0x0
  40e6f4:	ldp	x19, x20, [sp, #16]
  40e6f8:	csinv	w28, w28, w0, eq  // eq = none
  40e6fc:	mov	w0, w28
  40e700:	ldp	x21, x22, [sp, #32]
  40e704:	ldp	x23, x24, [sp, #48]
  40e708:	ldp	x25, x26, [sp, #64]
  40e70c:	ldp	x27, x28, [sp, #80]
  40e710:	ldp	x29, x30, [sp], #208
  40e714:	ret
  40e718:	ldr	w8, [sp, #124]
  40e71c:	mov	x6, x27
  40e720:	cbnz	w8, 40e600 <ferror@plt+0xc2b0>
  40e724:	ldr	w2, [x6, #12]
  40e728:	ldr	w1, [x26, #8]
  40e72c:	cmp	w2, w1
  40e730:	b.ne	40e600 <ferror@plt+0xc2b0>  // b.any
  40e734:	ldr	w1, [x6, #8]
  40e738:	cmp	w19, w1
  40e73c:	b.cc	40e600 <ferror@plt+0xc2b0>  // b.lo, b.ul, b.last
  40e740:	cmp	x20, w1, uxtw
  40e744:	b.hi	40e600 <ferror@plt+0xc2b0>  // b.pmore
  40e748:	ldrh	w1, [x6, #4]
  40e74c:	cmp	w1, #0x2
  40e750:	b.eq	40e6a8 <ferror@plt+0xc358>  // b.none
  40e754:	ldr	x1, [sp, #96]
  40e758:	mov	w28, #0x0                   	// #0
  40e75c:	ldp	x21, x22, [sp, #32]
  40e760:	str	x0, [x1]
  40e764:	mov	w0, w28
  40e768:	ldp	x19, x20, [sp, #16]
  40e76c:	ldp	x23, x24, [sp, #48]
  40e770:	ldp	x25, x26, [sp, #64]
  40e774:	ldp	x27, x28, [sp, #80]
  40e778:	ldp	x29, x30, [sp], #208
  40e77c:	ret
  40e780:	mov	x0, x27
  40e784:	mov	x1, #0x0                   	// #0
  40e788:	bl	40e440 <ferror@plt+0xc0f0>
  40e78c:	b	40e6dc <ferror@plt+0xc38c>
  40e790:	ldp	x21, x22, [sp, #32]
  40e794:	b	40e668 <ferror@plt+0xc318>
  40e798:	bl	402110 <free@plt>
  40e79c:	b	40e6ec <ferror@plt+0xc39c>
  40e7a0:	mov	x0, x27
  40e7a4:	mov	x1, #0x0                   	// #0
  40e7a8:	bl	40e440 <ferror@plt+0xc0f0>
  40e7ac:	cbnz	w0, 40e6dc <ferror@plt+0xc38c>
  40e7b0:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40e7b4:	ldr	w0, [x27, #16]
  40e7b8:	ldr	x1, [x1, #3992]
  40e7bc:	neg	w0, w0
  40e7c0:	ldr	x19, [x1]
  40e7c4:	bl	402010 <strerror@plt>
  40e7c8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40e7cc:	mov	x2, x0
  40e7d0:	add	x1, x1, #0xe58
  40e7d4:	mov	x0, x19
  40e7d8:	bl	402320 <fprintf@plt>
  40e7dc:	b	40e6dc <ferror@plt+0xc38c>
  40e7e0:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40e7e4:	mov	x2, #0x10                  	// #16
  40e7e8:	mov	x1, #0x1                   	// #1
  40e7ec:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e7f0:	ldr	x3, [x3, #3992]
  40e7f4:	add	x0, x0, #0xe40
  40e7f8:	mov	w28, #0xffffffff            	// #-1
  40e7fc:	ldr	x3, [x3]
  40e800:	bl	402180 <fwrite@plt>
  40e804:	ldr	x0, [sp, #112]
  40e808:	bl	402110 <free@plt>
  40e80c:	ldp	x21, x22, [sp, #32]
  40e810:	b	40e668 <ferror@plt+0xc318>
  40e814:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40e818:	mov	w28, #0xffffffff            	// #-1
  40e81c:	add	x0, x0, #0xdb0
  40e820:	bl	401de0 <perror@plt>
  40e824:	b	40e668 <ferror@plt+0xc318>
  40e828:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40e82c:	mov	w2, w28
  40e830:	add	x1, x1, #0xe88
  40e834:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40e838:	ldr	x0, [x0, #3992]
  40e83c:	ldr	x0, [x0]
  40e840:	bl	402320 <fprintf@plt>
  40e844:	mov	w0, #0x1                   	// #1
  40e848:	bl	401dc0 <exit@plt>
  40e84c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40e850:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40e854:	add	x1, x1, #0xdd0
  40e858:	b	40e838 <ferror@plt+0xc4e8>
  40e85c:	mov	w2, w28
  40e860:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40e864:	add	x1, x1, #0xe08
  40e868:	mov	x0, x3
  40e86c:	bl	402320 <fprintf@plt>
  40e870:	mov	w0, #0x1                   	// #1
  40e874:	bl	401dc0 <exit@plt>
  40e878:	mov	w0, #0x0                   	// #0
  40e87c:	ret
  40e880:	stp	x29, x30, [sp, #-48]!
  40e884:	mov	w5, #0x1                   	// #1
  40e888:	mov	w4, #0x4                   	// #4
  40e88c:	mov	x29, sp
  40e890:	str	x19, [sp, #16]
  40e894:	mov	x19, x0
  40e898:	ldr	w0, [x0]
  40e89c:	add	x3, sp, #0x2c
  40e8a0:	mov	w2, #0xc                   	// #12
  40e8a4:	mov	w1, #0x10e                 	// #270
  40e8a8:	str	w5, [sp, #44]
  40e8ac:	bl	401f30 <setsockopt@plt>
  40e8b0:	tbnz	w0, #31, 40e8c0 <ferror@plt+0xc570>
  40e8b4:	ldr	w0, [x19, #48]
  40e8b8:	orr	w0, w0, #0x4
  40e8bc:	str	w0, [x19, #48]
  40e8c0:	ldr	x19, [sp, #16]
  40e8c4:	ldp	x29, x30, [sp], #48
  40e8c8:	ret
  40e8cc:	nop
  40e8d0:	stp	x29, x30, [sp, #-32]!
  40e8d4:	mov	w4, #0x4                   	// #4
  40e8d8:	mov	w2, #0x1                   	// #1
  40e8dc:	mov	x29, sp
  40e8e0:	ldr	w0, [x0]
  40e8e4:	add	x3, sp, #0x1c
  40e8e8:	str	w1, [sp, #28]
  40e8ec:	mov	w1, #0x10e                 	// #270
  40e8f0:	bl	401f30 <setsockopt@plt>
  40e8f4:	ldp	x29, x30, [sp], #32
  40e8f8:	ret
  40e8fc:	nop
  40e900:	stp	x29, x30, [sp, #-32]!
  40e904:	mov	x29, sp
  40e908:	str	x19, [sp, #16]
  40e90c:	mov	x19, x0
  40e910:	ldr	w0, [x0]
  40e914:	tbnz	w0, #31, 40e924 <ferror@plt+0xc5d4>
  40e918:	bl	402020 <close@plt>
  40e91c:	mov	w0, #0xffffffff            	// #-1
  40e920:	str	w0, [x19]
  40e924:	ldr	x19, [sp, #16]
  40e928:	ldp	x29, x30, [sp], #32
  40e92c:	ret
  40e930:	stp	x29, x30, [sp, #-64]!
  40e934:	mov	w3, #0x8000                	// #32768
  40e938:	mov	x29, sp
  40e93c:	stp	x19, x20, [sp, #16]
  40e940:	mov	x19, x0
  40e944:	mov	w20, #0x1                   	// #1
  40e948:	str	x21, [sp, #32]
  40e94c:	mov	w21, w1
  40e950:	stp	xzr, xzr, [x0, #32]
  40e954:	mov	w1, #0x3                   	// #3
  40e958:	movk	w1, #0x8, lsl #16
  40e95c:	stp	xzr, xzr, [x19]
  40e960:	mov	w0, #0x10                  	// #16
  40e964:	stp	xzr, xzr, [x19, #16]
  40e968:	str	w2, [x19, #36]
  40e96c:	str	xzr, [x19, #48]
  40e970:	stp	w3, w20, [sp, #56]
  40e974:	bl	402190 <socket@plt>
  40e978:	str	w0, [x19]
  40e97c:	tbnz	w0, #31, 40ea94 <ferror@plt+0xc744>
  40e980:	add	x3, sp, #0x38
  40e984:	mov	w1, w20
  40e988:	mov	w4, #0x4                   	// #4
  40e98c:	mov	w2, #0x7                   	// #7
  40e990:	bl	401f30 <setsockopt@plt>
  40e994:	tbnz	w0, #31, 40eaa8 <ferror@plt+0xc758>
  40e998:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40e99c:	ldr	w0, [x19]
  40e9a0:	mov	w1, w20
  40e9a4:	mov	w4, #0x4                   	// #4
  40e9a8:	ldr	x3, [x3, #4024]
  40e9ac:	mov	w2, #0x8                   	// #8
  40e9b0:	bl	401f30 <setsockopt@plt>
  40e9b4:	tbnz	w0, #31, 40eabc <ferror@plt+0xc76c>
  40e9b8:	mov	x20, x19
  40e9bc:	mov	w2, #0xb                   	// #11
  40e9c0:	mov	w1, #0x10e                 	// #270
  40e9c4:	add	x3, sp, #0x3c
  40e9c8:	mov	w4, #0x4                   	// #4
  40e9cc:	ldr	w0, [x20], #4
  40e9d0:	bl	401f30 <setsockopt@plt>
  40e9d4:	stur	wzr, [x19, #6]
  40e9d8:	ldr	w0, [x19]
  40e9dc:	mov	w2, #0x10                  	// #16
  40e9e0:	strh	w2, [x19, #4]
  40e9e4:	mov	x1, x20
  40e9e8:	strh	wzr, [x19, #10]
  40e9ec:	mov	w2, #0xc                   	// #12
  40e9f0:	str	w21, [x19, #12]
  40e9f4:	bl	401e30 <bind@plt>
  40e9f8:	tbnz	w0, #31, 40ead0 <ferror@plt+0xc780>
  40e9fc:	ldr	w0, [x19]
  40ea00:	mov	w3, #0xc                   	// #12
  40ea04:	mov	x1, x20
  40ea08:	add	x2, sp, #0x34
  40ea0c:	str	w3, [sp, #52]
  40ea10:	bl	402300 <getsockname@plt>
  40ea14:	tbnz	w0, #31, 40eae4 <ferror@plt+0xc794>
  40ea18:	ldr	w2, [sp, #52]
  40ea1c:	cmp	w2, #0xc
  40ea20:	b.ne	40ea74 <ferror@plt+0xc724>  // b.any
  40ea24:	ldrh	w2, [x19, #4]
  40ea28:	cmp	w2, #0x10
  40ea2c:	b.ne	40ea54 <ferror@plt+0xc704>  // b.any
  40ea30:	mov	x0, #0x0                   	// #0
  40ea34:	bl	401f10 <time@plt>
  40ea38:	mov	x1, x0
  40ea3c:	mov	w0, #0x0                   	// #0
  40ea40:	str	w1, [x19, #28]
  40ea44:	ldp	x19, x20, [sp, #16]
  40ea48:	ldr	x21, [sp, #32]
  40ea4c:	ldp	x29, x30, [sp], #64
  40ea50:	ret
  40ea54:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ea58:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40ea5c:	add	x1, x1, #0xf38
  40ea60:	ldr	x0, [x0, #3992]
  40ea64:	ldr	x0, [x0]
  40ea68:	bl	402320 <fprintf@plt>
  40ea6c:	mov	w0, #0xffffffff            	// #-1
  40ea70:	b	40ea44 <ferror@plt+0xc6f4>
  40ea74:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ea78:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40ea7c:	add	x1, x1, #0xf18
  40ea80:	ldr	x0, [x0, #3992]
  40ea84:	ldr	x0, [x0]
  40ea88:	bl	402320 <fprintf@plt>
  40ea8c:	mov	w0, #0xffffffff            	// #-1
  40ea90:	b	40ea44 <ferror@plt+0xc6f4>
  40ea94:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40ea98:	add	x0, x0, #0xea0
  40ea9c:	bl	401de0 <perror@plt>
  40eaa0:	mov	w0, #0xffffffff            	// #-1
  40eaa4:	b	40ea44 <ferror@plt+0xc6f4>
  40eaa8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40eaac:	add	x0, x0, #0xec0
  40eab0:	bl	401de0 <perror@plt>
  40eab4:	mov	w0, #0xffffffff            	// #-1
  40eab8:	b	40ea44 <ferror@plt+0xc6f4>
  40eabc:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40eac0:	add	x0, x0, #0xed0
  40eac4:	bl	401de0 <perror@plt>
  40eac8:	mov	w0, #0xffffffff            	// #-1
  40eacc:	b	40ea44 <ferror@plt+0xc6f4>
  40ead0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40ead4:	add	x0, x0, #0xee0
  40ead8:	bl	401de0 <perror@plt>
  40eadc:	mov	w0, #0xffffffff            	// #-1
  40eae0:	b	40ea44 <ferror@plt+0xc6f4>
  40eae4:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40eae8:	add	x0, x0, #0xf00
  40eaec:	bl	401de0 <perror@plt>
  40eaf0:	mov	w0, #0xffffffff            	// #-1
  40eaf4:	b	40ea44 <ferror@plt+0xc6f4>
  40eaf8:	mov	w2, #0x0                   	// #0
  40eafc:	b	40e930 <ferror@plt+0xc5e0>
  40eb00:	stp	x29, x30, [sp, #-192]!
  40eb04:	mov	x29, sp
  40eb08:	stp	x19, x20, [sp, #16]
  40eb0c:	mov	x19, x0
  40eb10:	mov	x0, #0x18                  	// #24
  40eb14:	stp	xzr, xzr, [sp, #48]
  40eb18:	movk	x0, #0x6a, lsl #32
  40eb1c:	ldr	w3, [x19, #28]
  40eb20:	strb	w1, [sp, #56]
  40eb24:	movk	x0, #0x301, lsl #48
  40eb28:	add	w1, w3, #0x1
  40eb2c:	str	x0, [sp, #40]
  40eb30:	str	w1, [sp, #48]
  40eb34:	add	x20, sp, #0x28
  40eb38:	dup	v0.2s, w1
  40eb3c:	stp	xzr, xzr, [sp, #64]
  40eb40:	stp	xzr, xzr, [sp, #80]
  40eb44:	stp	xzr, xzr, [sp, #96]
  40eb48:	stp	xzr, xzr, [sp, #112]
  40eb4c:	stp	xzr, xzr, [sp, #128]
  40eb50:	stp	xzr, xzr, [sp, #144]
  40eb54:	stp	xzr, xzr, [sp, #160]
  40eb58:	stp	xzr, xzr, [sp, #176]
  40eb5c:	stur	d0, [x19, #28]
  40eb60:	cbz	x2, 40eb74 <ferror@plt+0xc824>
  40eb64:	mov	x0, x20
  40eb68:	mov	w1, #0x98                  	// #152
  40eb6c:	blr	x2
  40eb70:	cbnz	w0, 40eb88 <ferror@plt+0xc838>
  40eb74:	ldr	w0, [x19]
  40eb78:	mov	x1, x20
  40eb7c:	mov	w3, #0x0                   	// #0
  40eb80:	mov	x2, #0x98                  	// #152
  40eb84:	bl	402140 <send@plt>
  40eb88:	ldp	x19, x20, [sp, #16]
  40eb8c:	ldp	x29, x30, [sp], #192
  40eb90:	ret
  40eb94:	nop
  40eb98:	stp	x29, x30, [sp, #-192]!
  40eb9c:	mov	x29, sp
  40eba0:	stp	x19, x20, [sp, #16]
  40eba4:	mov	x19, x0
  40eba8:	mov	x0, #0x18                  	// #24
  40ebac:	stp	xzr, xzr, [sp, #48]
  40ebb0:	movk	x0, #0x16, lsl #32
  40ebb4:	ldr	w3, [x19, #28]
  40ebb8:	strb	w1, [sp, #56]
  40ebbc:	movk	x0, #0x301, lsl #48
  40ebc0:	add	w1, w3, #0x1
  40ebc4:	str	x0, [sp, #40]
  40ebc8:	str	w1, [sp, #48]
  40ebcc:	add	x20, sp, #0x28
  40ebd0:	dup	v0.2s, w1
  40ebd4:	stp	xzr, xzr, [sp, #64]
  40ebd8:	stp	xzr, xzr, [sp, #80]
  40ebdc:	stp	xzr, xzr, [sp, #96]
  40ebe0:	stp	xzr, xzr, [sp, #112]
  40ebe4:	stp	xzr, xzr, [sp, #128]
  40ebe8:	stp	xzr, xzr, [sp, #144]
  40ebec:	stp	xzr, xzr, [sp, #160]
  40ebf0:	stp	xzr, xzr, [sp, #176]
  40ebf4:	stur	d0, [x19, #28]
  40ebf8:	cbz	x2, 40ec0c <ferror@plt+0xc8bc>
  40ebfc:	mov	x0, x20
  40ec00:	mov	w1, #0x98                  	// #152
  40ec04:	blr	x2
  40ec08:	cbnz	w0, 40ec20 <ferror@plt+0xc8d0>
  40ec0c:	ldr	w0, [x19]
  40ec10:	mov	x1, x20
  40ec14:	mov	w3, #0x0                   	// #0
  40ec18:	mov	x2, #0x98                  	// #152
  40ec1c:	bl	402140 <send@plt>
  40ec20:	ldp	x19, x20, [sp, #16]
  40ec24:	ldp	x29, x30, [sp], #192
  40ec28:	ret
  40ec2c:	nop
  40ec30:	mov	x5, x0
  40ec34:	stp	x29, x30, [sp, #-48]!
  40ec38:	mov	x7, #0x1c                  	// #28
  40ec3c:	mov	x29, sp
  40ec40:	ldr	w4, [x5, #28]
  40ec44:	mov	w6, w1
  40ec48:	ldr	w0, [x0]
  40ec4c:	movk	x7, #0x4a, lsl #32
  40ec50:	add	w4, w4, #0x1
  40ec54:	movk	x7, #0x301, lsl #48
  40ec58:	stp	xzr, xzr, [sp, #24]
  40ec5c:	add	x1, sp, #0x10
  40ec60:	dup	v0.2s, w4
  40ec64:	mov	w3, #0x0                   	// #0
  40ec68:	mov	x2, #0x1c                  	// #28
  40ec6c:	str	x7, [sp, #16]
  40ec70:	str	w4, [sp, #24]
  40ec74:	stur	d0, [x5, #28]
  40ec78:	strb	w6, [sp, #32]
  40ec7c:	str	wzr, [sp, #40]
  40ec80:	bl	402140 <send@plt>
  40ec84:	ldp	x29, x30, [sp], #48
  40ec88:	ret
  40ec8c:	nop
  40ec90:	stp	x29, x30, [sp, #-192]!
  40ec94:	mov	x29, sp
  40ec98:	stp	x19, x20, [sp, #16]
  40ec9c:	mov	x19, x0
  40eca0:	mov	x0, #0x1c                  	// #28
  40eca4:	stp	xzr, xzr, [sp, #40]
  40eca8:	movk	x0, #0x1a, lsl #32
  40ecac:	ldr	w3, [x19, #28]
  40ecb0:	strb	w1, [sp, #48]
  40ecb4:	movk	x0, #0x301, lsl #48
  40ecb8:	add	w1, w3, #0x1
  40ecbc:	str	x0, [sp, #32]
  40ecc0:	str	w1, [sp, #40]
  40ecc4:	add	x20, sp, #0x20
  40ecc8:	dup	v0.2s, w1
  40eccc:	stp	xzr, xzr, [sp, #56]
  40ecd0:	stp	xzr, xzr, [sp, #72]
  40ecd4:	stp	xzr, xzr, [sp, #88]
  40ecd8:	stp	xzr, xzr, [sp, #104]
  40ecdc:	stp	xzr, xzr, [sp, #120]
  40ece0:	stp	xzr, xzr, [sp, #136]
  40ece4:	stp	xzr, xzr, [sp, #152]
  40ece8:	stp	xzr, xzr, [sp, #168]
  40ecec:	str	wzr, [sp, #184]
  40ecf0:	stur	d0, [x19, #28]
  40ecf4:	cbz	x2, 40ed08 <ferror@plt+0xc9b8>
  40ecf8:	mov	x0, x20
  40ecfc:	mov	w1, #0x9c                  	// #156
  40ed00:	blr	x2
  40ed04:	cbnz	w0, 40ed1c <ferror@plt+0xc9cc>
  40ed08:	ldr	w0, [x19]
  40ed0c:	mov	x1, x20
  40ed10:	mov	w3, #0x0                   	// #0
  40ed14:	mov	x2, #0x9c                  	// #156
  40ed18:	bl	402140 <send@plt>
  40ed1c:	ldp	x19, x20, [sp, #16]
  40ed20:	ldp	x29, x30, [sp], #192
  40ed24:	ret
  40ed28:	mov	x5, x0
  40ed2c:	stp	x29, x30, [sp, #-48]!
  40ed30:	mov	x7, #0x1c                  	// #28
  40ed34:	mov	x29, sp
  40ed38:	ldr	w4, [x5, #28]
  40ed3c:	mov	w6, w1
  40ed40:	ldr	w0, [x0]
  40ed44:	movk	x7, #0x22, lsl #32
  40ed48:	add	w4, w4, #0x1
  40ed4c:	movk	x7, #0x301, lsl #48
  40ed50:	stp	xzr, xzr, [sp, #24]
  40ed54:	add	x1, sp, #0x10
  40ed58:	dup	v0.2s, w4
  40ed5c:	mov	w3, #0x0                   	// #0
  40ed60:	mov	x2, #0x1c                  	// #28
  40ed64:	str	x7, [sp, #16]
  40ed68:	str	w4, [sp, #24]
  40ed6c:	stur	d0, [x5, #28]
  40ed70:	strb	w6, [sp, #32]
  40ed74:	str	wzr, [sp, #40]
  40ed78:	bl	402140 <send@plt>
  40ed7c:	ldp	x29, x30, [sp], #48
  40ed80:	ret
  40ed84:	nop
  40ed88:	stp	x29, x30, [sp, #-336]!
  40ed8c:	mov	x29, sp
  40ed90:	stp	x19, x20, [sp, #16]
  40ed94:	mov	x19, x0
  40ed98:	mov	x20, x2
  40ed9c:	stp	x21, x22, [sp, #32]
  40eda0:	add	x22, sp, #0x30
  40eda4:	mov	w21, w1
  40eda8:	mov	x0, x22
  40edac:	mov	x2, #0x11c                 	// #284
  40edb0:	mov	w1, #0x0                   	// #0
  40edb4:	bl	401f80 <memset@plt>
  40edb8:	ldr	w3, [x19, #28]
  40edbc:	mov	x0, #0x1c                  	// #28
  40edc0:	movk	x0, #0x1e, lsl #32
  40edc4:	strb	w21, [sp, #64]
  40edc8:	add	w3, w3, #0x1
  40edcc:	movk	x0, #0x301, lsl #48
  40edd0:	str	x0, [sp, #48]
  40edd4:	dup	v0.2s, w3
  40edd8:	str	w3, [sp, #56]
  40eddc:	stur	d0, [x19, #28]
  40ede0:	cbz	x20, 40edf4 <ferror@plt+0xcaa4>
  40ede4:	mov	x0, x22
  40ede8:	mov	w1, #0x11c                 	// #284
  40edec:	blr	x20
  40edf0:	cbnz	w0, 40ee08 <ferror@plt+0xcab8>
  40edf4:	ldr	w0, [x19]
  40edf8:	mov	x1, x22
  40edfc:	mov	w3, #0x0                   	// #0
  40ee00:	mov	x2, #0x11c                 	// #284
  40ee04:	bl	402140 <send@plt>
  40ee08:	ldp	x19, x20, [sp, #16]
  40ee0c:	ldp	x21, x22, [sp, #32]
  40ee10:	ldp	x29, x30, [sp], #336
  40ee14:	ret
  40ee18:	mov	x5, x0
  40ee1c:	stp	x29, x30, [sp, #-48]!
  40ee20:	mov	x7, #0x14                  	// #20
  40ee24:	mov	x29, sp
  40ee28:	ldr	w4, [x5, #28]
  40ee2c:	mov	w6, w1
  40ee30:	ldr	w0, [x0]
  40ee34:	movk	x7, #0x42, lsl #32
  40ee38:	add	w4, w4, #0x1
  40ee3c:	movk	x7, #0x301, lsl #48
  40ee40:	stur	xzr, [sp, #36]
  40ee44:	add	x1, sp, #0x18
  40ee48:	dup	v0.2s, w4
  40ee4c:	mov	w3, #0x0                   	// #0
  40ee50:	mov	x2, #0x14                  	// #20
  40ee54:	str	x7, [sp, #24]
  40ee58:	str	w4, [sp, #32]
  40ee5c:	strb	w6, [sp, #40]
  40ee60:	stur	d0, [x5, #28]
  40ee64:	bl	402140 <send@plt>
  40ee68:	ldp	x29, x30, [sp], #48
  40ee6c:	ret
  40ee70:	mov	x5, x0
  40ee74:	stp	x29, x30, [sp, #-48]!
  40ee78:	mov	x7, #0x18                  	// #24
  40ee7c:	mov	x29, sp
  40ee80:	ldr	w4, [x5, #28]
  40ee84:	mov	w6, w1
  40ee88:	ldr	w0, [x0]
  40ee8c:	movk	x7, #0x56, lsl #32
  40ee90:	add	w4, w4, #0x1
  40ee94:	movk	x7, #0x301, lsl #48
  40ee98:	stp	xzr, xzr, [sp, #32]
  40ee9c:	mov	x2, #0x18                  	// #24
  40eea0:	dup	v0.2s, w4
  40eea4:	add	x1, sp, x2
  40eea8:	mov	w3, #0x0                   	// #0
  40eeac:	str	x7, [sp, #24]
  40eeb0:	str	w4, [sp, #32]
  40eeb4:	stur	d0, [x5, #28]
  40eeb8:	strb	w6, [sp, #40]
  40eebc:	bl	402140 <send@plt>
  40eec0:	ldp	x29, x30, [sp], #48
  40eec4:	ret
  40eec8:	mov	x5, x0
  40eecc:	stp	x29, x30, [sp, #-48]!
  40eed0:	mov	x7, #0x14                  	// #20
  40eed4:	mov	x29, sp
  40eed8:	ldr	w4, [x5, #28]
  40eedc:	mov	w6, w1
  40eee0:	ldr	w0, [x0]
  40eee4:	movk	x7, #0x52, lsl #32
  40eee8:	add	w4, w4, #0x1
  40eeec:	movk	x7, #0x301, lsl #48
  40eef0:	stur	xzr, [sp, #36]
  40eef4:	add	x1, sp, #0x18
  40eef8:	dup	v0.2s, w4
  40eefc:	mov	w3, #0x0                   	// #0
  40ef00:	mov	x2, #0x14                  	// #20
  40ef04:	str	x7, [sp, #24]
  40ef08:	str	w4, [sp, #32]
  40ef0c:	strb	w6, [sp, #40]
  40ef10:	stur	d0, [x5, #28]
  40ef14:	bl	402140 <send@plt>
  40ef18:	ldp	x29, x30, [sp], #48
  40ef1c:	ret
  40ef20:	sub	sp, sp, #0x450
  40ef24:	stp	x29, x30, [sp]
  40ef28:	mov	x29, sp
  40ef2c:	stp	x19, x20, [sp, #16]
  40ef30:	mov	x19, x0
  40ef34:	mov	x20, x2
  40ef38:	stp	x21, x22, [sp, #32]
  40ef3c:	add	x22, sp, #0x38
  40ef40:	mov	w21, w1
  40ef44:	mov	x0, x22
  40ef48:	mov	x2, #0x414                 	// #1044
  40ef4c:	mov	w1, #0x0                   	// #0
  40ef50:	bl	401f80 <memset@plt>
  40ef54:	ldr	w3, [x19, #28]
  40ef58:	mov	x0, #0x14                  	// #20
  40ef5c:	movk	x0, #0x5a, lsl #32
  40ef60:	strb	w21, [sp, #72]
  40ef64:	add	w3, w3, #0x1
  40ef68:	movk	x0, #0x301, lsl #48
  40ef6c:	str	x0, [sp, #56]
  40ef70:	dup	v0.2s, w3
  40ef74:	str	w3, [sp, #64]
  40ef78:	stur	d0, [x19, #28]
  40ef7c:	cbz	x20, 40efb8 <ferror@plt+0xcc68>
  40ef80:	mov	x0, x22
  40ef84:	mov	w1, #0x414                 	// #1044
  40ef88:	blr	x20
  40ef8c:	cbnz	w0, 40efa4 <ferror@plt+0xcc54>
  40ef90:	ldr	w0, [x19]
  40ef94:	mov	x1, x22
  40ef98:	ldr	w2, [sp, #56]
  40ef9c:	mov	w3, #0x0                   	// #0
  40efa0:	bl	402140 <send@plt>
  40efa4:	ldp	x29, x30, [sp]
  40efa8:	ldp	x19, x20, [sp, #16]
  40efac:	ldp	x21, x22, [sp, #32]
  40efb0:	add	sp, sp, #0x450
  40efb4:	ret
  40efb8:	mov	w0, #0xffffffea            	// #-22
  40efbc:	b	40efa4 <ferror@plt+0xcc54>
  40efc0:	stp	x29, x30, [sp, #-64]!
  40efc4:	cmp	w1, #0x0
  40efc8:	mov	x5, x0
  40efcc:	mov	x29, sp
  40efd0:	ldr	w6, [x0, #28]
  40efd4:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40efd8:	ldr	w0, [x0]
  40efdc:	and	w4, w1, #0xff
  40efe0:	add	w6, w6, #0x1
  40efe4:	b.eq	40f028 <ferror@plt+0xccd8>  // b.none
  40efe8:	dup	v0.2s, w6
  40efec:	mov	x7, #0x20                  	// #32
  40eff0:	movk	x7, #0x12, lsl #32
  40eff4:	stp	xzr, xzr, [sp, #32]
  40eff8:	movk	x7, #0x301, lsl #48
  40effc:	add	x1, sp, #0x18
  40f000:	mov	w3, #0x0                   	// #0
  40f004:	mov	x2, #0x20                  	// #32
  40f008:	str	x7, [sp, #24]
  40f00c:	stur	d0, [x5, #28]
  40f010:	str	w6, [sp, #32]
  40f014:	strb	w4, [sp, #40]
  40f018:	str	xzr, [sp, #48]
  40f01c:	bl	402140 <send@plt>
  40f020:	ldp	x29, x30, [sp], #64
  40f024:	ret
  40f028:	dup	v0.2s, w6
  40f02c:	mov	x9, #0x28                  	// #40
  40f030:	mov	w7, w2
  40f034:	movk	x9, #0x12, lsl #32
  40f038:	mov	w8, #0x8                   	// #8
  40f03c:	movk	x9, #0x301, lsl #48
  40f040:	movk	w8, #0x1d, lsl #16
  40f044:	stp	xzr, xzr, [sp, #32]
  40f048:	add	x1, sp, #0x18
  40f04c:	mov	w3, #0x0                   	// #0
  40f050:	mov	x2, #0x28                  	// #40
  40f054:	str	x9, [sp, #24]
  40f058:	stur	d0, [x5, #28]
  40f05c:	str	w6, [sp, #32]
  40f060:	strb	w4, [sp, #40]
  40f064:	str	xzr, [sp, #48]
  40f068:	stp	w8, w7, [sp, #56]
  40f06c:	bl	402140 <send@plt>
  40f070:	ldp	x29, x30, [sp], #64
  40f074:	ret
  40f078:	stp	x29, x30, [sp, #-48]!
  40f07c:	mov	x29, sp
  40f080:	cbz	w1, 40f0d8 <ferror@plt+0xcd88>
  40f084:	mov	x4, x0
  40f088:	mov	x7, #0x20                  	// #32
  40f08c:	ldr	w0, [x0]
  40f090:	mov	w5, w1
  40f094:	movk	x7, #0x12, lsl #32
  40f098:	stp	xzr, xzr, [sp, #24]
  40f09c:	ldr	w6, [x4, #28]
  40f0a0:	movk	x7, #0x301, lsl #48
  40f0a4:	add	x1, sp, #0x10
  40f0a8:	add	w6, w6, #0x1
  40f0ac:	mov	w3, #0x0                   	// #0
  40f0b0:	mov	x2, #0x20                  	// #32
  40f0b4:	str	x7, [sp, #16]
  40f0b8:	dup	v0.2s, w6
  40f0bc:	str	w6, [sp, #24]
  40f0c0:	strb	w5, [sp, #32]
  40f0c4:	str	xzr, [sp, #40]
  40f0c8:	stur	d0, [x4, #28]
  40f0cc:	bl	402140 <send@plt>
  40f0d0:	ldp	x29, x30, [sp], #48
  40f0d4:	ret
  40f0d8:	mov	w2, #0x1                   	// #1
  40f0dc:	bl	40efc0 <ferror@plt+0xcc70>
  40f0e0:	ldp	x29, x30, [sp], #48
  40f0e4:	ret
  40f0e8:	sub	sp, sp, #0x460
  40f0ec:	cmp	w1, #0x0
  40f0f0:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40f0f4:	stp	x29, x30, [sp]
  40f0f8:	mov	x29, sp
  40f0fc:	stp	x19, x20, [sp, #16]
  40f100:	mov	x20, x0
  40f104:	and	w19, w1, #0xff
  40f108:	stp	x21, x22, [sp, #32]
  40f10c:	ldr	w21, [x0, #28]
  40f110:	add	w21, w21, #0x1
  40f114:	b.ne	40f180 <ferror@plt+0xce30>  // b.any
  40f118:	str	x23, [sp, #48]
  40f11c:	add	x23, sp, #0x40
  40f120:	mov	x22, x2
  40f124:	mov	x0, x23
  40f128:	mov	x2, #0x420                 	// #1056
  40f12c:	mov	w1, #0x0                   	// #0
  40f130:	bl	401f80 <memset@plt>
  40f134:	str	w21, [sp, #72]
  40f138:	dup	v0.2s, w21
  40f13c:	mov	x0, #0x20                  	// #32
  40f140:	movk	x0, #0x12, lsl #32
  40f144:	strb	w19, [sp, #80]
  40f148:	movk	x0, #0x301, lsl #48
  40f14c:	str	x0, [sp, #64]
  40f150:	stur	d0, [x20, #28]
  40f154:	cbz	x22, 40f1fc <ferror@plt+0xceac>
  40f158:	mov	x0, x23
  40f15c:	mov	w1, #0x420                 	// #1056
  40f160:	blr	x22
  40f164:	cbz	w0, 40f1d0 <ferror@plt+0xce80>
  40f168:	ldp	x29, x30, [sp]
  40f16c:	ldp	x19, x20, [sp, #16]
  40f170:	ldp	x21, x22, [sp, #32]
  40f174:	ldr	x23, [sp, #48]
  40f178:	add	sp, sp, #0x460
  40f17c:	ret
  40f180:	dup	v0.2s, w21
  40f184:	ldr	w0, [x0]
  40f188:	mov	x4, #0x20                  	// #32
  40f18c:	stp	xzr, xzr, [sp, #72]
  40f190:	movk	x4, #0x12, lsl #32
  40f194:	movk	x4, #0x301, lsl #48
  40f198:	add	x1, sp, #0x40
  40f19c:	mov	w3, #0x0                   	// #0
  40f1a0:	mov	x2, #0x20                  	// #32
  40f1a4:	stur	d0, [x20, #28]
  40f1a8:	str	x4, [sp, #64]
  40f1ac:	str	w21, [sp, #72]
  40f1b0:	strb	w19, [sp, #80]
  40f1b4:	str	xzr, [sp, #88]
  40f1b8:	bl	402140 <send@plt>
  40f1bc:	ldp	x29, x30, [sp]
  40f1c0:	ldp	x19, x20, [sp, #16]
  40f1c4:	ldp	x21, x22, [sp, #32]
  40f1c8:	add	sp, sp, #0x460
  40f1cc:	ret
  40f1d0:	ldr	w2, [sp, #64]
  40f1d4:	mov	x1, x23
  40f1d8:	ldr	w0, [x20]
  40f1dc:	mov	w3, #0x0                   	// #0
  40f1e0:	bl	402140 <send@plt>
  40f1e4:	ldp	x29, x30, [sp]
  40f1e8:	ldp	x19, x20, [sp, #16]
  40f1ec:	ldp	x21, x22, [sp, #32]
  40f1f0:	ldr	x23, [sp, #48]
  40f1f4:	add	sp, sp, #0x460
  40f1f8:	ret
  40f1fc:	mov	w0, #0xffffffea            	// #-22
  40f200:	ldp	x29, x30, [sp]
  40f204:	ldp	x19, x20, [sp, #16]
  40f208:	ldp	x21, x22, [sp, #32]
  40f20c:	ldr	x23, [sp, #48]
  40f210:	add	sp, sp, #0x460
  40f214:	ret
  40f218:	stp	x29, x30, [sp, #-192]!
  40f21c:	mov	x5, #0x20                  	// #32
  40f220:	movk	x5, #0x1e, lsl #32
  40f224:	mov	x29, sp
  40f228:	stp	x19, x20, [sp, #16]
  40f22c:	mov	x19, x0
  40f230:	movk	x5, #0x301, lsl #48
  40f234:	stp	xzr, xzr, [sp, #40]
  40f238:	mov	w4, #0x7                   	// #7
  40f23c:	ldr	w2, [x19, #28]
  40f240:	str	x5, [sp, #32]
  40f244:	add	x20, sp, #0x20
  40f248:	add	w2, w2, #0x1
  40f24c:	str	w2, [sp, #40]
  40f250:	strb	w4, [sp, #48]
  40f254:	mov	x3, x1
  40f258:	dup	v0.2s, w2
  40f25c:	stp	xzr, xzr, [sp, #56]
  40f260:	mov	x0, x20
  40f264:	stp	xzr, xzr, [sp, #72]
  40f268:	mov	w1, #0xa0                  	// #160
  40f26c:	stp	xzr, xzr, [sp, #88]
  40f270:	stp	xzr, xzr, [sp, #104]
  40f274:	stp	xzr, xzr, [sp, #120]
  40f278:	stp	xzr, xzr, [sp, #136]
  40f27c:	stp	xzr, xzr, [sp, #152]
  40f280:	stp	xzr, xzr, [sp, #168]
  40f284:	str	xzr, [sp, #184]
  40f288:	stur	d0, [x19, #28]
  40f28c:	blr	x3
  40f290:	cbnz	w0, 40f2a8 <ferror@plt+0xcf58>
  40f294:	ldr	w0, [x19]
  40f298:	mov	x1, x20
  40f29c:	mov	w3, #0x0                   	// #0
  40f2a0:	mov	x2, #0xa0                  	// #160
  40f2a4:	bl	402140 <send@plt>
  40f2a8:	ldp	x19, x20, [sp, #16]
  40f2ac:	ldp	x29, x30, [sp], #192
  40f2b0:	ret
  40f2b4:	nop
  40f2b8:	mov	x5, x0
  40f2bc:	stp	x29, x30, [sp, #-48]!
  40f2c0:	mov	x8, #0x1c                  	// #28
  40f2c4:	mov	x29, sp
  40f2c8:	ldr	w4, [x5, #28]
  40f2cc:	mov	w7, w1
  40f2d0:	ldr	w0, [x0]
  40f2d4:	mov	w6, w2
  40f2d8:	add	w4, w4, #0x1
  40f2dc:	movk	x8, #0x5e, lsl #32
  40f2e0:	movk	x8, #0x301, lsl #48
  40f2e4:	stp	xzr, xzr, [sp, #24]
  40f2e8:	dup	v0.2s, w4
  40f2ec:	add	x1, sp, #0x10
  40f2f0:	mov	w3, #0x0                   	// #0
  40f2f4:	mov	x2, #0x1c                  	// #28
  40f2f8:	str	x8, [sp, #16]
  40f2fc:	str	w4, [sp, #24]
  40f300:	stur	d0, [x5, #28]
  40f304:	strb	w7, [sp, #32]
  40f308:	str	w6, [sp, #40]
  40f30c:	bl	402140 <send@plt>
  40f310:	ldp	x29, x30, [sp], #48
  40f314:	ret
  40f318:	stp	x29, x30, [sp, #-16]!
  40f31c:	sxtw	x2, w2
  40f320:	mov	w3, #0x0                   	// #0
  40f324:	mov	x29, sp
  40f328:	ldr	w0, [x0]
  40f32c:	bl	402140 <send@plt>
  40f330:	ldp	x29, x30, [sp], #16
  40f334:	ret
  40f338:	sub	sp, sp, #0x420
  40f33c:	sxtw	x2, w2
  40f340:	mov	w3, #0x0                   	// #0
  40f344:	stp	x29, x30, [sp]
  40f348:	mov	x29, sp
  40f34c:	str	x19, [sp, #16]
  40f350:	mov	x19, x0
  40f354:	ldr	w0, [x0]
  40f358:	bl	402140 <send@plt>
  40f35c:	tbnz	w0, #31, 40f3c8 <ferror@plt+0xd078>
  40f360:	ldr	w0, [x19]
  40f364:	add	x19, sp, #0x20
  40f368:	mov	x1, x19
  40f36c:	mov	w3, #0x42                  	// #66
  40f370:	mov	x2, #0x400                 	// #1024
  40f374:	bl	402040 <recv@plt>
  40f378:	mov	w1, w0
  40f37c:	tbnz	w0, #31, 40f3d8 <ferror@plt+0xd088>
  40f380:	cmp	w0, #0xf
  40f384:	b.gt	40f3b0 <ferror@plt+0xd060>
  40f388:	b	40f3c4 <ferror@plt+0xd074>
  40f38c:	cmp	w2, w1
  40f390:	sub	w1, w1, w0
  40f394:	b.hi	40f3c4 <ferror@plt+0xd074>  // b.pmore
  40f398:	ldrh	w3, [x19, #4]
  40f39c:	cmp	w3, #0x2
  40f3a0:	b.eq	40f3f8 <ferror@plt+0xd0a8>  // b.none
  40f3a4:	cmp	w1, #0xf
  40f3a8:	add	x19, x19, w0, uxtw
  40f3ac:	b.le	40f3c4 <ferror@plt+0xd074>
  40f3b0:	ldr	w2, [x19]
  40f3b4:	add	w0, w2, #0x3
  40f3b8:	cmp	w2, #0xf
  40f3bc:	and	w0, w0, #0xfffffffc
  40f3c0:	b.hi	40f38c <ferror@plt+0xd03c>  // b.pmore
  40f3c4:	mov	w0, #0x0                   	// #0
  40f3c8:	ldp	x29, x30, [sp]
  40f3cc:	ldr	x19, [sp, #16]
  40f3d0:	add	sp, sp, #0x420
  40f3d4:	ret
  40f3d8:	bl	4022c0 <__errno_location@plt>
  40f3dc:	ldr	w0, [x0]
  40f3e0:	ldp	x29, x30, [sp]
  40f3e4:	cmp	w0, #0xb
  40f3e8:	csetm	w0, ne  // ne = any
  40f3ec:	ldr	x19, [sp, #16]
  40f3f0:	add	sp, sp, #0x420
  40f3f4:	ret
  40f3f8:	cmp	w2, #0x23
  40f3fc:	b.ls	40f41c <ferror@plt+0xd0cc>  // b.plast
  40f400:	bl	4022c0 <__errno_location@plt>
  40f404:	mov	x2, x0
  40f408:	ldr	w1, [x19, #16]
  40f40c:	mov	w0, #0xffffffff            	// #-1
  40f410:	neg	w1, w1
  40f414:	str	w1, [x2]
  40f418:	b	40f3c8 <ferror@plt+0xd078>
  40f41c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f420:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f424:	mov	x2, #0x10                  	// #16
  40f428:	add	x0, x0, #0xe40
  40f42c:	ldr	x3, [x3, #3992]
  40f430:	mov	x1, #0x1                   	// #1
  40f434:	ldr	x3, [x3]
  40f438:	bl	402180 <fwrite@plt>
  40f43c:	mov	w0, #0xffffffff            	// #-1
  40f440:	b	40f3c8 <ferror@plt+0xd078>
  40f444:	nop
  40f448:	mov	x4, x0
  40f44c:	stp	x29, x30, [sp, #-144]!
  40f450:	mov	w14, w1
  40f454:	mov	x29, sp
  40f458:	ldr	w5, [x4, #28]
  40f45c:	mov	x11, x2
  40f460:	ldr	w0, [x0]
  40f464:	add	w15, w3, #0x10
  40f468:	add	w5, w5, #0x1
  40f46c:	add	x8, sp, #0x28
  40f470:	add	x7, sp, #0x18
  40f474:	add	x6, sp, #0x38
  40f478:	dup	v0.2s, w5
  40f47c:	sxtw	x3, w3
  40f480:	mov	w13, #0x301                 	// #769
  40f484:	mov	w16, #0x10                  	// #16
  40f488:	mov	x12, #0x10                  	// #16
  40f48c:	mov	w10, #0xc                   	// #12
  40f490:	mov	x9, #0x2                   	// #2
  40f494:	str	xzr, [sp, #24]
  40f498:	stp	xzr, xzr, [sp, #96]
  40f49c:	add	x1, sp, #0x58
  40f4a0:	mov	w2, #0x0                   	// #0
  40f4a4:	stp	xzr, xzr, [sp, #112]
  40f4a8:	strh	w16, [sp, #24]
  40f4ac:	stur	d0, [x4, #28]
  40f4b0:	str	wzr, [sp, #32]
  40f4b4:	str	w15, [sp, #40]
  40f4b8:	strh	w14, [sp, #44]
  40f4bc:	strh	w13, [sp, #46]
  40f4c0:	stp	w5, wzr, [sp, #48]
  40f4c4:	str	x8, [sp, #56]
  40f4c8:	stp	x12, x11, [sp, #64]
  40f4cc:	str	x3, [sp, #80]
  40f4d0:	str	x7, [sp, #88]
  40f4d4:	str	w10, [sp, #96]
  40f4d8:	str	x6, [sp, #104]
  40f4dc:	str	x9, [sp, #112]
  40f4e0:	stp	xzr, xzr, [sp, #128]
  40f4e4:	bl	401fa0 <sendmsg@plt>
  40f4e8:	ldp	x29, x30, [sp], #144
  40f4ec:	ret
  40f4f0:	mov	x4, x0
  40f4f4:	stp	x29, x30, [sp, #-112]!
  40f4f8:	mov	x3, x1
  40f4fc:	mov	x29, sp
  40f500:	ldr	w5, [x4, #28]
  40f504:	mov	w0, #0x301                 	// #769
  40f508:	strh	w0, [x3, #6]
  40f50c:	add	x7, sp, #0x18
  40f510:	add	w5, w5, #0x1
  40f514:	ldr	w0, [x4]
  40f518:	str	wzr, [x3, #12]
  40f51c:	add	x6, sp, #0x28
  40f520:	dup	v0.2s, w5
  40f524:	ldr	w10, [x3]
  40f528:	mov	w11, #0x10                  	// #16
  40f52c:	mov	w9, #0xc                   	// #12
  40f530:	mov	x8, #0x1                   	// #1
  40f534:	str	xzr, [sp, #24]
  40f538:	stp	xzr, xzr, [sp, #64]
  40f53c:	add	x1, sp, #0x38
  40f540:	mov	w2, #0x0                   	// #0
  40f544:	stur	d0, [x4, #28]
  40f548:	str	w5, [x3, #8]
  40f54c:	stp	xzr, xzr, [sp, #80]
  40f550:	strh	w11, [sp, #24]
  40f554:	str	wzr, [sp, #32]
  40f558:	stp	x3, x10, [sp, #40]
  40f55c:	str	x7, [sp, #56]
  40f560:	str	w9, [sp, #64]
  40f564:	str	x6, [sp, #72]
  40f568:	str	x8, [sp, #80]
  40f56c:	stp	xzr, xzr, [sp, #96]
  40f570:	bl	401fa0 <sendmsg@plt>
  40f574:	ldp	x29, x30, [sp], #112
  40f578:	ret
  40f57c:	nop
  40f580:	stp	x29, x30, [sp, #-272]!
  40f584:	mov	x4, #0x1                   	// #1
  40f588:	mov	w5, #0xc                   	// #12
  40f58c:	mov	x29, sp
  40f590:	stp	x21, x22, [sp, #32]
  40f594:	adrp	x21, 426000 <ferror@plt+0x23cb0>
  40f598:	mov	w22, #0x0                   	// #0
  40f59c:	stp	x23, x24, [sp, #48]
  40f5a0:	add	x23, sp, #0xd8
  40f5a4:	stp	x25, x26, [sp, #64]
  40f5a8:	add	x25, sp, #0x80
  40f5ac:	stp	x27, x28, [sp, #80]
  40f5b0:	mov	x27, x0
  40f5b4:	ldr	x0, [x21, #3992]
  40f5b8:	stp	xzr, xzr, [sp, #224]
  40f5bc:	stp	xzr, xzr, [sp, #240]
  40f5c0:	stp	x19, x20, [sp, #16]
  40f5c4:	mov	x20, x1
  40f5c8:	add	x1, sp, #0x88
  40f5cc:	str	x0, [sp, #120]
  40f5d0:	add	x0, sp, #0x98
  40f5d4:	stp	x20, x2, [sp, #168]
  40f5d8:	strh	w3, [sp, #184]
  40f5dc:	stp	xzr, xzr, [sp, #192]
  40f5e0:	strh	wzr, [sp, #208]
  40f5e4:	str	x1, [sp, #216]
  40f5e8:	str	w5, [sp, #224]
  40f5ec:	str	x0, [sp, #232]
  40f5f0:	str	x4, [sp, #240]
  40f5f4:	stp	xzr, xzr, [sp, #256]
  40f5f8:	ldr	w0, [x27]
  40f5fc:	mov	x2, x25
  40f600:	mov	x1, x23
  40f604:	bl	40e380 <ferror@plt+0xc030>
  40f608:	mov	w28, w0
  40f60c:	tbnz	w0, #31, 40f8f4 <ferror@plt+0xd5a4>
  40f610:	ldr	x3, [x27, #40]
  40f614:	ldr	x19, [sp, #128]
  40f618:	cbz	x3, 40f634 <ferror@plt+0xd2e4>
  40f61c:	add	w2, w0, #0x3
  40f620:	mov	x1, #0x1                   	// #1
  40f624:	mov	x0, x19
  40f628:	and	x2, x2, #0xfffffffc
  40f62c:	bl	402180 <fwrite@plt>
  40f630:	ldr	x19, [sp, #128]
  40f634:	cbz	x20, 40f8a0 <ferror@plt+0xd550>
  40f638:	add	x24, sp, #0xc0
  40f63c:	mov	x6, x20
  40f640:	str	wzr, [sp, #116]
  40f644:	nop
  40f648:	cmp	w28, #0xf
  40f64c:	mov	w26, w28
  40f650:	b.gt	40f670 <ferror@plt+0xd320>
  40f654:	b	40f724 <ferror@plt+0xd3d4>
  40f658:	add	w3, w3, #0x3
  40f65c:	and	w3, w3, #0xfffffffc
  40f660:	sub	w26, w26, w3
  40f664:	cmp	w26, #0xf
  40f668:	add	x19, x19, w3, uxtw
  40f66c:	b.le	40f720 <ferror@plt+0xd3d0>
  40f670:	ldr	w3, [x19]
  40f674:	cmp	w3, #0xf
  40f678:	b.ls	40f720 <ferror@plt+0xd3d0>  // b.plast
  40f67c:	cmp	w26, w3
  40f680:	b.cc	40f720 <ferror@plt+0xd3d0>  // b.lo, b.ul, b.last
  40f684:	ldrh	w5, [x19, #6]
  40f688:	ldurh	w0, [x24, #-8]
  40f68c:	ldr	w1, [sp, #140]
  40f690:	bic	w0, w5, w0
  40f694:	and	w0, w0, #0xffff
  40f698:	strh	w0, [x19, #6]
  40f69c:	cbnz	w1, 40f658 <ferror@plt+0xd308>
  40f6a0:	ldr	w5, [x19, #12]
  40f6a4:	ldr	w1, [x27, #8]
  40f6a8:	cmp	w5, w1
  40f6ac:	b.ne	40f658 <ferror@plt+0xd308>  // b.any
  40f6b0:	ldr	w5, [x19, #8]
  40f6b4:	ldr	w1, [x27, #32]
  40f6b8:	cmp	w5, w1
  40f6bc:	b.ne	40f658 <ferror@plt+0xd308>  // b.any
  40f6c0:	ldrh	w1, [x19, #4]
  40f6c4:	tst	x0, #0x10
  40f6c8:	csinc	w22, w22, wzr, eq  // eq = none
  40f6cc:	cmp	w1, #0x3
  40f6d0:	b.eq	40f734 <ferror@plt+0xd3e4>  // b.none
  40f6d4:	cmp	w1, #0x2
  40f6d8:	b.eq	40f76c <ferror@plt+0xd41c>  // b.none
  40f6dc:	ldr	x0, [x27, #40]
  40f6e0:	cbnz	x0, 40f658 <ferror@plt+0xd308>
  40f6e4:	ldur	x1, [x24, #-16]
  40f6e8:	mov	x0, x19
  40f6ec:	str	x6, [sp, #104]
  40f6f0:	blr	x6
  40f6f4:	mov	w21, w0
  40f6f8:	tbnz	w0, #31, 40f868 <ferror@plt+0xd518>
  40f6fc:	ldr	w3, [x19]
  40f700:	ldr	x6, [sp, #104]
  40f704:	add	w3, w3, #0x3
  40f708:	and	w3, w3, #0xfffffffc
  40f70c:	sub	w26, w26, w3
  40f710:	cmp	w26, #0xf
  40f714:	add	x19, x19, w3, uxtw
  40f718:	b.gt	40f670 <ferror@plt+0xd320>
  40f71c:	nop
  40f720:	ldr	x19, [sp, #128]
  40f724:	ldr	x6, [x24]
  40f728:	cbz	x6, 40f7c4 <ferror@plt+0xd474>
  40f72c:	add	x24, x24, #0x18
  40f730:	b	40f648 <ferror@plt+0xd2f8>
  40f734:	ldr	w26, [x19, #16]
  40f738:	cmp	w3, #0x13
  40f73c:	b.ls	40f934 <ferror@plt+0xd5e4>  // b.plast
  40f740:	mov	x0, x19
  40f744:	tbnz	w26, #31, 40f804 <ferror@plt+0xd4b4>
  40f748:	mov	x1, #0x0                   	// #0
  40f74c:	bl	40e440 <ferror@plt+0xc0f0>
  40f750:	ldr	x6, [x24]
  40f754:	cbz	x6, 40f8fc <ferror@plt+0xd5ac>
  40f758:	mov	w0, #0x1                   	// #1
  40f75c:	add	x24, x24, #0x18
  40f760:	str	w0, [sp, #116]
  40f764:	ldr	x19, [sp, #128]
  40f768:	b	40f648 <ferror@plt+0xd2f8>
  40f76c:	cmp	w3, #0x23
  40f770:	b.ls	40f844 <ferror@plt+0xd4f4>  // b.plast
  40f774:	bl	4022c0 <__errno_location@plt>
  40f778:	ldr	w1, [x19, #16]
  40f77c:	neg	w2, w1
  40f780:	str	w2, [x0]
  40f784:	ldr	w0, [x27, #36]
  40f788:	cmp	w0, #0x4
  40f78c:	b.eq	40f890 <ferror@plt+0xd540>  // b.none
  40f790:	ldr	w0, [x27, #48]
  40f794:	tbz	w0, #1, 40f834 <ferror@plt+0xd4e4>
  40f798:	ldr	x0, [sp, #128]
  40f79c:	mov	w21, #0xffffffff            	// #-1
  40f7a0:	bl	402110 <free@plt>
  40f7a4:	mov	w0, w21
  40f7a8:	ldp	x19, x20, [sp, #16]
  40f7ac:	ldp	x21, x22, [sp, #32]
  40f7b0:	ldp	x23, x24, [sp, #48]
  40f7b4:	ldp	x25, x26, [sp, #64]
  40f7b8:	ldp	x27, x28, [sp, #80]
  40f7bc:	ldp	x29, x30, [sp], #272
  40f7c0:	ret
  40f7c4:	mov	x0, x19
  40f7c8:	bl	402110 <free@plt>
  40f7cc:	ldr	w0, [sp, #116]
  40f7d0:	cbnz	w0, 40f958 <ferror@plt+0xd608>
  40f7d4:	ldr	w0, [sp, #264]
  40f7d8:	tbnz	w0, #5, 40f8b0 <ferror@plt+0xd560>
  40f7dc:	cbz	w26, 40f5f8 <ferror@plt+0xd2a8>
  40f7e0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f7e4:	mov	w2, w26
  40f7e8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40f7ec:	add	x1, x1, #0xe88
  40f7f0:	ldr	x0, [x0, #3992]
  40f7f4:	ldr	x0, [x0]
  40f7f8:	bl	402320 <fprintf@plt>
  40f7fc:	mov	w0, #0x1                   	// #1
  40f800:	bl	401dc0 <exit@plt>
  40f804:	mov	w1, w26
  40f808:	bl	40e878 <ferror@plt+0xc528>
  40f80c:	cbnz	w0, 40f798 <ferror@plt+0xd448>
  40f810:	bl	4022c0 <__errno_location@plt>
  40f814:	neg	w1, w26
  40f818:	str	w1, [x0]
  40f81c:	cmn	w26, #0x5a
  40f820:	b.eq	40f8d0 <ferror@plt+0xd580>  // b.none
  40f824:	cmn	w26, #0x5f
  40f828:	b.eq	40f798 <ferror@plt+0xd448>  // b.none
  40f82c:	cmn	w26, #0x2
  40f830:	b.eq	40f798 <ferror@plt+0xd448>  // b.none
  40f834:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f838:	add	x0, x0, #0xf90
  40f83c:	bl	401de0 <perror@plt>
  40f840:	b	40f798 <ferror@plt+0xd448>
  40f844:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f848:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f84c:	mov	x2, #0x10                  	// #16
  40f850:	mov	x1, #0x1                   	// #1
  40f854:	ldr	x3, [x3, #3992]
  40f858:	add	x0, x0, #0xe40
  40f85c:	ldr	x3, [x3]
  40f860:	bl	402180 <fwrite@plt>
  40f864:	b	40f798 <ferror@plt+0xd448>
  40f868:	ldr	x0, [sp, #128]
  40f86c:	bl	402110 <free@plt>
  40f870:	mov	w0, w21
  40f874:	ldp	x19, x20, [sp, #16]
  40f878:	ldp	x21, x22, [sp, #32]
  40f87c:	ldp	x23, x24, [sp, #48]
  40f880:	ldp	x25, x26, [sp, #64]
  40f884:	ldp	x27, x28, [sp, #80]
  40f888:	ldp	x29, x30, [sp], #272
  40f88c:	ret
  40f890:	cmn	w1, #0x5f
  40f894:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  40f898:	b.ne	40f790 <ferror@plt+0xd440>  // b.any
  40f89c:	b	40f798 <ferror@plt+0xd448>
  40f8a0:	mov	x0, x19
  40f8a4:	bl	402110 <free@plt>
  40f8a8:	ldr	w0, [sp, #264]
  40f8ac:	tbz	w0, #5, 40f5f8 <ferror@plt+0xd2a8>
  40f8b0:	ldr	x0, [sp, #120]
  40f8b4:	mov	x2, #0x12                  	// #18
  40f8b8:	mov	x1, #0x1                   	// #1
  40f8bc:	ldr	x3, [x0]
  40f8c0:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f8c4:	add	x0, x0, #0xe70
  40f8c8:	bl	402180 <fwrite@plt>
  40f8cc:	b	40f5f8 <ferror@plt+0xd2a8>
  40f8d0:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f8d4:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f8d8:	mov	x2, #0x24                  	// #36
  40f8dc:	mov	x1, #0x1                   	// #1
  40f8e0:	ldr	x3, [x3, #3992]
  40f8e4:	add	x0, x0, #0xf68
  40f8e8:	ldr	x3, [x3]
  40f8ec:	bl	402180 <fwrite@plt>
  40f8f0:	b	40f798 <ferror@plt+0xd448>
  40f8f4:	mov	w21, w0
  40f8f8:	b	40f7a4 <ferror@plt+0xd454>
  40f8fc:	ldr	x0, [sp, #128]
  40f900:	mov	w21, w22
  40f904:	bl	402110 <free@plt>
  40f908:	cbz	w22, 40f7a4 <ferror@plt+0xd454>
  40f90c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f910:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f914:	mov	x2, #0x2e                  	// #46
  40f918:	mov	x1, #0x1                   	// #1
  40f91c:	ldr	x3, [x3, #3992]
  40f920:	mov	w21, #0x0                   	// #0
  40f924:	add	x0, x0, #0xfa8
  40f928:	ldr	x3, [x3]
  40f92c:	bl	402180 <fwrite@plt>
  40f930:	b	40f7a4 <ferror@plt+0xd454>
  40f934:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f938:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40f93c:	mov	x2, #0xf                   	// #15
  40f940:	mov	x1, #0x1                   	// #1
  40f944:	ldr	x3, [x3, #3992]
  40f948:	add	x0, x0, #0xf58
  40f94c:	ldr	x3, [x3]
  40f950:	bl	402180 <fwrite@plt>
  40f954:	b	40f798 <ferror@plt+0xd448>
  40f958:	mov	w21, w22
  40f95c:	b	40f908 <ferror@plt+0xd5b8>
  40f960:	stp	x29, x30, [sp, #-32]!
  40f964:	mov	x4, x1
  40f968:	mov	w3, #0x1                   	// #1
  40f96c:	mov	x29, sp
  40f970:	str	x4, [sp, #16]
  40f974:	add	x1, sp, #0x10
  40f978:	ldr	w4, [x4]
  40f97c:	str	x4, [sp, #24]
  40f980:	bl	40e448 <ferror@plt+0xc0f8>
  40f984:	ldp	x29, x30, [sp], #32
  40f988:	ret
  40f98c:	nop
  40f990:	stp	x29, x30, [sp, #-224]!
  40f994:	mov	w5, #0x10                  	// #16
  40f998:	mov	w4, #0xc                   	// #12
  40f99c:	mov	x29, sp
  40f9a0:	str	xzr, [sp, #136]
  40f9a4:	stp	xzr, xzr, [sp, #176]
  40f9a8:	stp	xzr, xzr, [sp, #192]
  40f9ac:	stp	x19, x20, [sp, #16]
  40f9b0:	mov	x20, x2
  40f9b4:	add	x2, sp, #0x88
  40f9b8:	stp	x21, x22, [sp, #32]
  40f9bc:	mov	x19, x0
  40f9c0:	stp	x23, x24, [sp, #48]
  40f9c4:	mov	x23, x3
  40f9c8:	stp	x25, x26, [sp, #64]
  40f9cc:	stp	x27, x28, [sp, #80]
  40f9d0:	strh	w5, [sp, #136]
  40f9d4:	str	wzr, [sp, #144]
  40f9d8:	str	x2, [sp, #168]
  40f9dc:	str	w4, [sp, #176]
  40f9e0:	stp	x1, x20, [sp, #184]
  40f9e4:	stp	xzr, xzr, [sp, #208]
  40f9e8:	cbz	x20, 40fd30 <ferror@plt+0xd9e0>
  40f9ec:	ldr	w21, [x0, #28]
  40f9f0:	cbz	x3, 40fc74 <ferror@plt+0xd924>
  40f9f4:	add	w3, w21, w20
  40f9f8:	mov	w0, w21
  40f9fc:	nop
  40fa00:	ldr	x2, [x1], #16
  40fa04:	add	w0, w0, #0x1
  40fa08:	cmp	w3, w0
  40fa0c:	str	w0, [x2, #8]
  40fa10:	b.ne	40fa00 <ferror@plt+0xd6b0>  // b.any
  40fa14:	add	w21, w21, w20
  40fa18:	str	w21, [x19, #28]
  40fa1c:	ldr	w0, [x19]
  40fa20:	add	x26, sp, #0xa8
  40fa24:	mov	x1, x26
  40fa28:	mov	w2, #0x0                   	// #0
  40fa2c:	bl	401fa0 <sendmsg@plt>
  40fa30:	tbnz	w0, #31, 40fd84 <ferror@plt+0xda34>
  40fa34:	adrp	x25, 426000 <ferror@plt+0x23cb0>
  40fa38:	mov	w24, w21
  40fa3c:	sub	x0, x24, x20
  40fa40:	add	x27, sp, #0x80
  40fa44:	ldr	x1, [x25, #3992]
  40fa48:	mov	x22, #0x0                   	// #0
  40fa4c:	str	x0, [sp, #96]
  40fa50:	add	x0, sp, #0x98
  40fa54:	str	x1, [sp, #112]
  40fa58:	mov	x1, #0x1                   	// #1
  40fa5c:	stp	x0, x1, [sp, #184]
  40fa60:	ldr	w0, [x19]
  40fa64:	mov	x2, x27
  40fa68:	mov	x1, x26
  40fa6c:	str	w22, [sp, #124]
  40fa70:	bl	40e380 <ferror@plt+0xc030>
  40fa74:	mov	w28, w0
  40fa78:	tbnz	w0, #31, 40fbd0 <ferror@plt+0xd880>
  40fa7c:	ldr	w2, [sp, #176]
  40fa80:	cmp	w2, #0xc
  40fa84:	b.ne	40fdc8 <ferror@plt+0xda78>  // b.any
  40fa88:	ldr	x24, [sp, #128]
  40fa8c:	mov	w5, w0
  40fa90:	cmp	w0, #0xf
  40fa94:	mov	x0, x24
  40fa98:	b.le	40fb70 <ferror@plt+0xd820>
  40fa9c:	ldr	w28, [x24]
  40faa0:	subs	w1, w28, #0x10
  40faa4:	ccmp	w5, w28, #0x1, pl  // pl = nfrst
  40faa8:	b.lt	40fc20 <ferror@plt+0xd8d0>  // b.tstop
  40faac:	cbnz	x23, 40fb88 <ferror@plt+0xd838>
  40fab0:	ldr	x8, [x25, #3992]
  40fab4:	adrp	x7, 412000 <ferror@plt+0xfcb0>
  40fab8:	b	40fb48 <ferror@plt+0xd7f8>
  40fabc:	ldr	w2, [x19, #8]
  40fac0:	ldr	w0, [x24, #12]
  40fac4:	cmp	w2, w0
  40fac8:	b.ne	40fb50 <ferror@plt+0xd800>  // b.any
  40facc:	ldr	w0, [x24, #8]
  40fad0:	cmp	w0, w21
  40fad4:	b.hi	40fb50 <ferror@plt+0xd800>  // b.pmore
  40fad8:	ldr	x2, [sp, #96]
  40fadc:	cmp	x2, w0, uxtw
  40fae0:	b.hi	40fb50 <ferror@plt+0xd800>  // b.pmore
  40fae4:	ldrh	w0, [x24, #4]
  40fae8:	str	w5, [sp, #120]
  40faec:	cmp	w0, #0x2
  40faf0:	b.eq	40fcd0 <ferror@plt+0xd980>  // b.none
  40faf4:	ldr	x3, [x8]
  40faf8:	add	x0, x7, #0xe28
  40fafc:	mov	x2, #0x14                  	// #20
  40fb00:	mov	x1, #0x1                   	// #1
  40fb04:	str	x8, [sp, #104]
  40fb08:	bl	402180 <fwrite@plt>
  40fb0c:	add	w4, w28, #0x3
  40fb10:	ldr	w5, [sp, #120]
  40fb14:	and	w4, w4, #0xfffffffc
  40fb18:	adrp	x7, 412000 <ferror@plt+0xfcb0>
  40fb1c:	sub	w5, w5, w4
  40fb20:	add	x24, x24, w4, uxtw
  40fb24:	mov	w28, w5
  40fb28:	cmp	w5, #0xf
  40fb2c:	ldr	x8, [sp, #104]
  40fb30:	b.ls	40fb6c <ferror@plt+0xd81c>  // b.plast
  40fb34:	nop
  40fb38:	ldr	w28, [x24]
  40fb3c:	subs	w1, w28, #0x10
  40fb40:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40fb44:	b.gt	40fc20 <ferror@plt+0xd8d0>
  40fb48:	ldr	w0, [sp, #140]
  40fb4c:	cbz	w0, 40fabc <ferror@plt+0xd76c>
  40fb50:	add	w4, w28, #0x3
  40fb54:	and	w4, w4, #0xfffffffc
  40fb58:	sub	w5, w5, w4
  40fb5c:	add	x24, x24, w4, uxtw
  40fb60:	mov	w28, w5
  40fb64:	cmp	w5, #0xf
  40fb68:	b.hi	40fb38 <ferror@plt+0xd7e8>  // b.pmore
  40fb6c:	ldr	x0, [sp, #128]
  40fb70:	bl	402110 <free@plt>
  40fb74:	ldr	w0, [sp, #216]
  40fb78:	tbnz	w0, #5, 40fca4 <ferror@plt+0xd954>
  40fb7c:	cbnz	w28, 40fe04 <ferror@plt+0xdab4>
  40fb80:	add	x22, x22, #0x1
  40fb84:	b	40fa60 <ferror@plt+0xd710>
  40fb88:	ldr	w7, [sp, #140]
  40fb8c:	mov	x6, x24
  40fb90:	cbnz	w7, 40fbf0 <ferror@plt+0xd8a0>
  40fb94:	ldr	w3, [x6, #12]
  40fb98:	ldr	w2, [x19, #8]
  40fb9c:	cmp	w3, w2
  40fba0:	b.ne	40fbf0 <ferror@plt+0xd8a0>  // b.any
  40fba4:	ldr	w2, [x6, #8]
  40fba8:	cmp	w2, w21
  40fbac:	b.hi	40fbf0 <ferror@plt+0xd8a0>  // b.pmore
  40fbb0:	ldr	x3, [sp, #96]
  40fbb4:	cmp	x3, w2, uxtw
  40fbb8:	b.hi	40fbf0 <ferror@plt+0xd8a0>  // b.pmore
  40fbbc:	ldrh	w2, [x6, #4]
  40fbc0:	cmp	w2, #0x2
  40fbc4:	b.eq	40fcc8 <ferror@plt+0xd978>  // b.none
  40fbc8:	mov	w28, #0x0                   	// #0
  40fbcc:	str	x0, [x23]
  40fbd0:	mov	w0, w28
  40fbd4:	ldp	x19, x20, [sp, #16]
  40fbd8:	ldp	x21, x22, [sp, #32]
  40fbdc:	ldp	x23, x24, [sp, #48]
  40fbe0:	ldp	x25, x26, [sp, #64]
  40fbe4:	ldp	x27, x28, [sp, #80]
  40fbe8:	ldp	x29, x30, [sp], #224
  40fbec:	ret
  40fbf0:	add	w4, w28, #0x3
  40fbf4:	and	w4, w4, #0xfffffffc
  40fbf8:	sub	w5, w5, w4
  40fbfc:	cmp	w5, #0xf
  40fc00:	add	x6, x6, w4, uxtw
  40fc04:	mov	w28, w5
  40fc08:	b.ls	40fb70 <ferror@plt+0xd820>  // b.plast
  40fc0c:	ldr	w28, [x6]
  40fc10:	subs	w1, w28, #0x10
  40fc14:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40fc18:	b.le	40fb90 <ferror@plt+0xd840>
  40fc1c:	nop
  40fc20:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40fc24:	ldr	w1, [sp, #216]
  40fc28:	ldr	x0, [x0, #3992]
  40fc2c:	ldr	x3, [x0]
  40fc30:	tbz	w1, #5, 40fde8 <ferror@plt+0xda98>
  40fc34:	mov	x2, #0x12                  	// #18
  40fc38:	mov	x1, #0x1                   	// #1
  40fc3c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40fc40:	add	x0, x0, #0xdf0
  40fc44:	bl	402180 <fwrite@plt>
  40fc48:	mov	w28, #0xffffffff            	// #-1
  40fc4c:	ldr	x0, [sp, #128]
  40fc50:	bl	402110 <free@plt>
  40fc54:	mov	w0, w28
  40fc58:	ldp	x19, x20, [sp, #16]
  40fc5c:	ldp	x21, x22, [sp, #32]
  40fc60:	ldp	x23, x24, [sp, #48]
  40fc64:	ldp	x25, x26, [sp, #64]
  40fc68:	ldp	x27, x28, [sp, #80]
  40fc6c:	ldp	x29, x30, [sp], #224
  40fc70:	ret
  40fc74:	add	w4, w20, #0x1
  40fc78:	add	w0, w21, #0x1
  40fc7c:	add	w4, w4, w21
  40fc80:	ldr	x2, [x1], #16
  40fc84:	ldrh	w3, [x2, #6]
  40fc88:	str	w0, [x2, #8]
  40fc8c:	add	w0, w0, #0x1
  40fc90:	orr	w3, w3, #0x4
  40fc94:	strh	w3, [x2, #6]
  40fc98:	cmp	w0, w4
  40fc9c:	b.ne	40fc80 <ferror@plt+0xd930>  // b.any
  40fca0:	b	40fa14 <ferror@plt+0xd6c4>
  40fca4:	ldr	x0, [sp, #112]
  40fca8:	add	x22, x22, #0x1
  40fcac:	mov	x2, #0x12                  	// #18
  40fcb0:	mov	x1, #0x1                   	// #1
  40fcb4:	ldr	x3, [x0]
  40fcb8:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40fcbc:	add	x0, x0, #0xe70
  40fcc0:	bl	402180 <fwrite@plt>
  40fcc4:	b	40fa60 <ferror@plt+0xd710>
  40fcc8:	mov	x24, x6
  40fccc:	nop
  40fcd0:	ldr	w28, [x24, #16]
  40fcd4:	cmp	w1, #0x13
  40fcd8:	b.ls	40fd98 <ferror@plt+0xda48>  // b.plast
  40fcdc:	cbz	w28, 40fd6c <ferror@plt+0xda1c>
  40fce0:	bl	4022c0 <__errno_location@plt>
  40fce4:	neg	w1, w28
  40fce8:	str	w1, [x0]
  40fcec:	ldr	w0, [x19, #36]
  40fcf0:	cmp	w0, #0x4
  40fcf4:	b.eq	40fd08 <ferror@plt+0xd9b8>  // b.none
  40fcf8:	mov	x0, x24
  40fcfc:	mov	x1, #0x0                   	// #0
  40fd00:	bl	40e440 <ferror@plt+0xc0f0>
  40fd04:	cbz	w0, 40fd38 <ferror@plt+0xd9e8>
  40fd08:	ldr	x0, [sp, #128]
  40fd0c:	cbz	x23, 40fd7c <ferror@plt+0xda2c>
  40fd10:	str	x0, [x23]
  40fd14:	add	x22, x22, #0x1
  40fd18:	cmp	x20, x22
  40fd1c:	b.hi	40fa60 <ferror@plt+0xd710>  // b.pmore
  40fd20:	ldr	w0, [sp, #124]
  40fd24:	cmp	w28, #0x0
  40fd28:	csinv	w28, w28, w0, eq  // eq = none
  40fd2c:	b	40fbd0 <ferror@plt+0xd880>
  40fd30:	mov	w21, #0x0                   	// #0
  40fd34:	b	40fa1c <ferror@plt+0xd6cc>
  40fd38:	ldr	x1, [x25, #3992]
  40fd3c:	ldr	w0, [x24, #16]
  40fd40:	ldr	x1, [x1]
  40fd44:	neg	w0, w0
  40fd48:	str	x1, [sp, #104]
  40fd4c:	bl	402010 <strerror@plt>
  40fd50:	mov	x2, x0
  40fd54:	ldr	x1, [sp, #104]
  40fd58:	mov	x0, x1
  40fd5c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40fd60:	add	x1, x1, #0xe58
  40fd64:	bl	402320 <fprintf@plt>
  40fd68:	b	40fd08 <ferror@plt+0xd9b8>
  40fd6c:	mov	x0, x24
  40fd70:	mov	x1, #0x0                   	// #0
  40fd74:	bl	40e440 <ferror@plt+0xc0f0>
  40fd78:	b	40fd08 <ferror@plt+0xd9b8>
  40fd7c:	bl	402110 <free@plt>
  40fd80:	b	40fd14 <ferror@plt+0xd9c4>
  40fd84:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40fd88:	mov	w28, #0xffffffff            	// #-1
  40fd8c:	add	x0, x0, #0xdb0
  40fd90:	bl	401de0 <perror@plt>
  40fd94:	b	40fbd0 <ferror@plt+0xd880>
  40fd98:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40fd9c:	mov	x2, #0x10                  	// #16
  40fda0:	mov	x1, #0x1                   	// #1
  40fda4:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40fda8:	ldr	x3, [x3, #3992]
  40fdac:	add	x0, x0, #0xe40
  40fdb0:	mov	w28, #0xffffffff            	// #-1
  40fdb4:	ldr	x3, [x3]
  40fdb8:	bl	402180 <fwrite@plt>
  40fdbc:	ldr	x0, [sp, #128]
  40fdc0:	bl	402110 <free@plt>
  40fdc4:	b	40fbd0 <ferror@plt+0xd880>
  40fdc8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40fdcc:	add	x1, x1, #0xdd0
  40fdd0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40fdd4:	ldr	x0, [x0, #3992]
  40fdd8:	ldr	x0, [x0]
  40fddc:	bl	402320 <fprintf@plt>
  40fde0:	mov	w0, #0x1                   	// #1
  40fde4:	bl	401dc0 <exit@plt>
  40fde8:	mov	w2, w28
  40fdec:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40fdf0:	add	x1, x1, #0xe08
  40fdf4:	mov	x0, x3
  40fdf8:	bl	402320 <fprintf@plt>
  40fdfc:	mov	w0, #0x1                   	// #1
  40fe00:	bl	401dc0 <exit@plt>
  40fe04:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40fe08:	mov	w2, w28
  40fe0c:	add	x1, x1, #0xe88
  40fe10:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40fe14:	b	40fdd4 <ferror@plt+0xda84>
  40fe18:	stp	x29, x30, [sp, #-32]!
  40fe1c:	mov	x4, x1
  40fe20:	mov	w3, #0x0                   	// #0
  40fe24:	mov	x29, sp
  40fe28:	str	x4, [sp, #16]
  40fe2c:	add	x1, sp, #0x10
  40fe30:	ldr	w4, [x4]
  40fe34:	str	x4, [sp, #24]
  40fe38:	bl	40e448 <ferror@plt+0xc0f8>
  40fe3c:	ldp	x29, x30, [sp], #32
  40fe40:	ret
  40fe44:	nop
  40fe48:	stp	x29, x30, [sp, #-48]!
  40fe4c:	mov	w5, #0x1                   	// #1
  40fe50:	mov	w4, #0x4                   	// #4
  40fe54:	mov	x29, sp
  40fe58:	str	x19, [sp, #16]
  40fe5c:	mov	x19, x0
  40fe60:	ldr	w0, [x0]
  40fe64:	add	x3, sp, #0x2c
  40fe68:	mov	w2, #0x8                   	// #8
  40fe6c:	mov	w1, #0x10e                 	// #270
  40fe70:	str	w5, [sp, #44]
  40fe74:	bl	401f30 <setsockopt@plt>
  40fe78:	tbnz	w0, #31, 40fe98 <ferror@plt+0xdb48>
  40fe7c:	ldr	w1, [x19, #48]
  40fe80:	mov	w0, #0x0                   	// #0
  40fe84:	orr	w1, w1, #0x1
  40fe88:	str	w1, [x19, #48]
  40fe8c:	ldr	x19, [sp, #16]
  40fe90:	ldp	x29, x30, [sp], #48
  40fe94:	ret
  40fe98:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  40fe9c:	add	x0, x0, #0xfd8
  40fea0:	bl	401de0 <perror@plt>
  40fea4:	mov	w0, #0xffffffff            	// #-1
  40fea8:	b	40fe8c <ferror@plt+0xdb3c>
  40feac:	nop
  40feb0:	mov	x12, #0x60c0                	// #24768
  40feb4:	sub	sp, sp, x12
  40feb8:	add	x3, sp, #0x68
  40febc:	mov	w7, #0x10                  	// #16
  40fec0:	mov	w6, #0xc                   	// #12
  40fec4:	mov	x5, #0x1                   	// #1
  40fec8:	stp	x29, x30, [sp]
  40fecc:	mov	x29, sp
  40fed0:	ldr	w4, [x0, #48]
  40fed4:	str	xzr, [sp, #104]
  40fed8:	stp	xzr, xzr, [sp, #144]
  40fedc:	stp	xzr, xzr, [sp, #160]
  40fee0:	stp	x19, x20, [sp, #16]
  40fee4:	mov	x20, x1
  40fee8:	stp	x21, x22, [sp, #32]
  40feec:	mov	x21, x2
  40fef0:	stp	x23, x24, [sp, #48]
  40fef4:	mov	x23, x0
  40fef8:	add	x0, sp, #0x78
  40fefc:	stp	x25, x26, [sp, #64]
  40ff00:	stp	x27, x28, [sp, #80]
  40ff04:	strh	w7, [sp, #104]
  40ff08:	str	wzr, [sp, #112]
  40ff0c:	str	x3, [sp, #136]
  40ff10:	str	w6, [sp, #144]
  40ff14:	stp	x0, x5, [sp, #152]
  40ff18:	stp	xzr, xzr, [sp, #176]
  40ff1c:	tbz	w4, #0, 40ff2c <ferror@plt+0xdbdc>
  40ff20:	add	x0, sp, #0xc0
  40ff24:	mov	x1, #0x2000                	// #8192
  40ff28:	stp	x0, x1, [sp, #168]
  40ff2c:	mov	x26, #0x10e                 	// #270
  40ff30:	add	x24, sp, #0x88
  40ff34:	add	x22, sp, #0x60
  40ff38:	mov	x0, #0x20c0                	// #8384
  40ff3c:	movk	x26, #0x8, lsl #32
  40ff40:	add	x25, sp, x0
  40ff44:	str	x25, [sp, #120]
  40ff48:	ldr	w0, [x23]
  40ff4c:	mov	x3, #0x4000                	// #16384
  40ff50:	mov	x1, x24
  40ff54:	mov	w2, #0x0                   	// #0
  40ff58:	str	x3, [sp, #128]
  40ff5c:	bl	401d90 <recvmsg@plt>
  40ff60:	cmp	w0, #0x0
  40ff64:	mov	w1, w0
  40ff68:	b.ge	40ffe0 <ferror@plt+0xdc90>  // b.tcont
  40ff6c:	bl	4022c0 <__errno_location@plt>
  40ff70:	mov	x19, x0
  40ff74:	ldr	w0, [x0]
  40ff78:	cmp	w0, #0x4
  40ff7c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40ff80:	b.eq	40ff48 <ferror@plt+0xdbf8>  // b.none
  40ff84:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40ff88:	ldr	x1, [x1, #3992]
  40ff8c:	ldr	x27, [x1]
  40ff90:	bl	402010 <strerror@plt>
  40ff94:	ldr	w3, [x19]
  40ff98:	mov	x2, x0
  40ff9c:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40ffa0:	mov	x0, x27
  40ffa4:	add	x1, x1, #0xd68
  40ffa8:	bl	402320 <fprintf@plt>
  40ffac:	ldr	w0, [x19]
  40ffb0:	cmp	w0, #0x69
  40ffb4:	b.eq	40ff48 <ferror@plt+0xdbf8>  // b.none
  40ffb8:	mov	w0, #0xffffffff            	// #-1
  40ffbc:	mov	x12, #0x60c0                	// #24768
  40ffc0:	ldp	x29, x30, [sp]
  40ffc4:	ldp	x19, x20, [sp, #16]
  40ffc8:	ldp	x21, x22, [sp, #32]
  40ffcc:	ldp	x23, x24, [sp, #48]
  40ffd0:	ldp	x25, x26, [sp, #64]
  40ffd4:	ldp	x27, x28, [sp, #80]
  40ffd8:	add	sp, sp, x12
  40ffdc:	ret
  40ffe0:	b.eq	410178 <ferror@plt+0xde28>  // b.none
  40ffe4:	ldr	w2, [sp, #144]
  40ffe8:	cmp	w2, #0xc
  40ffec:	b.ne	4101a0 <ferror@plt+0xde50>  // b.any
  40fff0:	ldr	w2, [x23, #48]
  40fff4:	tbnz	w2, #0, 4100c0 <ferror@plt+0xdd70>
  40fff8:	cmp	w0, #0xf
  40fffc:	mov	w28, w0
  410000:	b.ls	41014c <ferror@plt+0xddfc>  // b.plast
  410004:	ldr	w19, [sp, #8384]
  410008:	cmp	w19, #0x10
  41000c:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  410010:	b.lt	410060 <ferror@plt+0xdd10>  // b.tstop
  410014:	mov	x27, x25
  410018:	b	410048 <ferror@plt+0xdcf8>
  41001c:	add	w19, w19, #0x3
  410020:	and	w19, w19, #0xfffffffc
  410024:	sub	w1, w28, w19
  410028:	cmp	w1, #0xf
  41002c:	add	x27, x27, w19, uxtw
  410030:	mov	w28, w1
  410034:	b.ls	410090 <ferror@plt+0xdd40>  // b.plast
  410038:	ldr	w19, [x27]
  41003c:	cmp	w19, #0x10
  410040:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  410044:	b.gt	410060 <ferror@plt+0xdd10>
  410048:	mov	x2, x21
  41004c:	mov	x1, x27
  410050:	mov	x0, x22
  410054:	blr	x20
  410058:	tbz	w0, #31, 41001c <ferror@plt+0xdccc>
  41005c:	b	40ffbc <ferror@plt+0xdc6c>
  410060:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  410064:	ldr	w1, [sp, #184]
  410068:	ldr	x0, [x0, #3992]
  41006c:	ldr	x3, [x0]
  410070:	tbz	w1, #5, 4101b0 <ferror@plt+0xde60>
  410074:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  410078:	mov	x2, #0x12                  	// #18
  41007c:	add	x0, x0, #0xdf0
  410080:	mov	x1, #0x1                   	// #1
  410084:	bl	402180 <fwrite@plt>
  410088:	mov	w0, #0xffffffff            	// #-1
  41008c:	b	40ffbc <ferror@plt+0xdc6c>
  410090:	ldr	w0, [sp, #184]
  410094:	tbnz	w0, #5, 410154 <ferror@plt+0xde04>
  410098:	cbz	w1, 40ff48 <ferror@plt+0xdbf8>
  41009c:	mov	w2, w1
  4100a0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4100a4:	add	x1, x1, #0xe88
  4100a8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4100ac:	ldr	x0, [x0, #3992]
  4100b0:	ldr	x0, [x0]
  4100b4:	bl	402320 <fprintf@plt>
  4100b8:	mov	w0, #0x1                   	// #1
  4100bc:	bl	401dc0 <exit@plt>
  4100c0:	ldr	x4, [sp, #176]
  4100c4:	mov	w3, #0xffffffff            	// #-1
  4100c8:	str	w3, [sp, #96]
  4100cc:	cmp	x4, #0xf
  4100d0:	b.ls	40fff8 <ferror@plt+0xdca8>  // b.plast
  4100d4:	ldr	x2, [sp, #168]
  4100d8:	mov	w6, w3
  4100dc:	mov	w7, #0x0                   	// #0
  4100e0:	add	x4, x2, x4
  4100e4:	cbz	x2, 41012c <ferror@plt+0xdddc>
  4100e8:	ldp	x3, x5, [x2]
  4100ec:	cmp	x5, x26
  4100f0:	b.eq	410138 <ferror@plt+0xdde8>  // b.none
  4100f4:	cmp	x3, #0xf
  4100f8:	b.ls	41012c <ferror@plt+0xdddc>  // b.plast
  4100fc:	add	x3, x3, #0x7
  410100:	and	x3, x3, #0xfffffffffffffff8
  410104:	add	x2, x2, x3
  410108:	add	x3, x2, #0x10
  41010c:	cmp	x4, x3
  410110:	b.cc	41012c <ferror@plt+0xdddc>  // b.lo, b.ul, b.last
  410114:	ldr	x3, [x2]
  410118:	add	x3, x3, #0x7
  41011c:	and	x3, x3, #0xfffffffffffffff8
  410120:	add	x3, x2, x3
  410124:	cmp	x4, x3
  410128:	b.cs	4100e4 <ferror@plt+0xdd94>  // b.hs, b.nlast
  41012c:	cbz	w7, 40fff8 <ferror@plt+0xdca8>
  410130:	str	w6, [sp, #96]
  410134:	b	40fff8 <ferror@plt+0xdca8>
  410138:	cmp	x3, #0x14
  41013c:	b.ne	4100f4 <ferror@plt+0xdda4>  // b.any
  410140:	ldr	w6, [x2, #16]
  410144:	mov	w7, #0x1                   	// #1
  410148:	b	4100fc <ferror@plt+0xddac>
  41014c:	ldr	w0, [sp, #184]
  410150:	tbz	w0, #5, 41009c <ferror@plt+0xdd4c>
  410154:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  410158:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  41015c:	mov	x2, #0x12                  	// #18
  410160:	mov	x1, #0x1                   	// #1
  410164:	ldr	x3, [x3, #3992]
  410168:	add	x0, x0, #0xe70
  41016c:	ldr	x3, [x3]
  410170:	bl	402180 <fwrite@plt>
  410174:	b	40ff48 <ferror@plt+0xdbf8>
  410178:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  41017c:	adrp	x0, 412000 <ferror@plt+0xfcb0>
  410180:	mov	x2, #0xf                   	// #15
  410184:	add	x0, x0, #0xd58
  410188:	ldr	x3, [x3, #3992]
  41018c:	mov	x1, #0x1                   	// #1
  410190:	ldr	x3, [x3]
  410194:	bl	402180 <fwrite@plt>
  410198:	mov	w0, #0xffffffff            	// #-1
  41019c:	b	40ffbc <ferror@plt+0xdc6c>
  4101a0:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4101a4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4101a8:	add	x1, x1, #0xff0
  4101ac:	b	4100ac <ferror@plt+0xdd5c>
  4101b0:	mov	w2, w19
  4101b4:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  4101b8:	add	x1, x1, #0xe08
  4101bc:	mov	x0, x3
  4101c0:	bl	402320 <fprintf@plt>
  4101c4:	mov	w0, #0x1                   	// #1
  4101c8:	bl	401dc0 <exit@plt>
  4101cc:	nop
  4101d0:	mov	x12, #0x4050                	// #16464
  4101d4:	sub	sp, sp, x12
  4101d8:	stp	x29, x30, [sp]
  4101dc:	mov	x29, sp
  4101e0:	stp	x21, x22, [sp, #32]
  4101e4:	add	x21, sp, #0x50
  4101e8:	mov	x22, x2
  4101ec:	stp	x19, x20, [sp, #16]
  4101f0:	mov	x20, x0
  4101f4:	stp	x23, x24, [sp, #48]
  4101f8:	mov	x23, x1
  4101fc:	add	x24, x21, #0x10
  410200:	stp	x25, x26, [sp, #64]
  410204:	mov	w25, #0x3ff0                	// #16368
  410208:	b	410254 <ferror@plt+0xdf04>
  41020c:	cmp	x4, #0x10
  410210:	b.ne	410288 <ferror@plt+0xdf38>  // b.any
  410214:	ldr	w26, [sp, #80]
  410218:	sub	w19, w26, #0xd
  41021c:	sub	w2, w26, #0x10
  410220:	and	x19, x19, #0xfffffffc
  410224:	cmp	w2, w25
  410228:	mov	x2, x19
  41022c:	b.hi	4102c4 <ferror@plt+0xdf74>  // b.pmore
  410230:	bl	4020e0 <fread@plt>
  410234:	mov	x3, x0
  410238:	mov	x2, x22
  41023c:	mov	x1, x21
  410240:	cmp	x19, x3
  410244:	mov	x0, #0x0                   	// #0
  410248:	b.ne	410288 <ferror@plt+0xdf38>  // b.any
  41024c:	blr	x23
  410250:	tbnz	w0, #31, 4102a4 <ferror@plt+0xdf54>
  410254:	mov	x3, x20
  410258:	mov	x1, #0x1                   	// #1
  41025c:	mov	x0, x21
  410260:	mov	x2, #0x10                  	// #16
  410264:	bl	4020e0 <fread@plt>
  410268:	mov	x4, x0
  41026c:	mov	x3, x20
  410270:	mov	x0, x24
  410274:	mov	x1, #0x1                   	// #1
  410278:	cbnz	x4, 41020c <ferror@plt+0xdebc>
  41027c:	mov	x0, x20
  410280:	bl	402070 <feof@plt>
  410284:	cbnz	w0, 41034c <ferror@plt+0xdffc>
  410288:	mov	x0, x20
  41028c:	bl	402350 <ferror@plt>
  410290:	cbnz	w0, 41033c <ferror@plt+0xdfec>
  410294:	mov	x0, x20
  410298:	bl	402070 <feof@plt>
  41029c:	cbnz	w0, 410314 <ferror@plt+0xdfc4>
  4102a0:	mov	w0, #0xffffffff            	// #-1
  4102a4:	mov	x12, #0x4050                	// #16464
  4102a8:	ldp	x29, x30, [sp]
  4102ac:	ldp	x19, x20, [sp, #16]
  4102b0:	ldp	x21, x22, [sp, #32]
  4102b4:	ldp	x23, x24, [sp, #48]
  4102b8:	ldp	x25, x26, [sp, #64]
  4102bc:	add	sp, sp, x12
  4102c0:	ret
  4102c4:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  4102c8:	mov	x0, x20
  4102cc:	ldr	x1, [x1, #3992]
  4102d0:	ldr	x19, [x1]
  4102d4:	bl	401e40 <ftell@plt>
  4102d8:	mov	w2, w26
  4102dc:	mov	x3, x0
  4102e0:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  4102e4:	mov	x0, x19
  4102e8:	add	x1, x1, #0x50
  4102ec:	bl	402320 <fprintf@plt>
  4102f0:	mov	w0, #0xffffffff            	// #-1
  4102f4:	mov	x12, #0x4050                	// #16464
  4102f8:	ldp	x29, x30, [sp]
  4102fc:	ldp	x19, x20, [sp, #16]
  410300:	ldp	x21, x22, [sp, #32]
  410304:	ldp	x23, x24, [sp, #48]
  410308:	ldp	x25, x26, [sp, #64]
  41030c:	add	sp, sp, x12
  410310:	ret
  410314:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  410318:	adrp	x0, 413000 <ferror@plt+0x10cb0>
  41031c:	mov	x2, #0x22                  	// #34
  410320:	add	x0, x0, #0x28
  410324:	ldr	x3, [x3, #3992]
  410328:	mov	x1, #0x1                   	// #1
  41032c:	ldr	x3, [x3]
  410330:	bl	402180 <fwrite@plt>
  410334:	mov	w0, #0xffffffff            	// #-1
  410338:	b	4102a4 <ferror@plt+0xdf54>
  41033c:	adrp	x0, 413000 <ferror@plt+0x10cb0>
  410340:	add	x0, x0, #0x10
  410344:	bl	401de0 <perror@plt>
  410348:	b	410294 <ferror@plt+0xdf44>
  41034c:	mov	w0, #0x0                   	// #0
  410350:	b	4102a4 <ferror@plt+0xdf54>
  410354:	nop
  410358:	stp	x29, x30, [sp, #-32]!
  41035c:	mov	x29, sp
  410360:	ldr	w5, [x0]
  410364:	stp	x19, x20, [sp, #16]
  410368:	add	w20, w4, #0x7
  41036c:	add	w5, w5, #0x3
  410370:	and	w20, w20, #0xfffffffc
  410374:	and	w5, w5, #0xfffffffc
  410378:	add	w6, w5, w20
  41037c:	mov	x19, x0
  410380:	cmp	w6, w1
  410384:	b.hi	4103d4 <ferror@plt+0xe084>  // b.pmore
  410388:	add	x0, x19, w5, uxtw
  41038c:	add	w1, w4, #0x4
  410390:	strh	w2, [x0, #2]
  410394:	strh	w1, [x19, w5, uxtw]
  410398:	cbnz	w4, 4103b0 <ferror@plt+0xe060>
  41039c:	mov	w0, #0x0                   	// #0
  4103a0:	str	w6, [x19]
  4103a4:	ldp	x19, x20, [sp, #16]
  4103a8:	ldp	x29, x30, [sp], #32
  4103ac:	ret
  4103b0:	sxtw	x2, w4
  4103b4:	mov	x1, x3
  4103b8:	add	x0, x0, #0x4
  4103bc:	bl	401d70 <memcpy@plt>
  4103c0:	ldr	w6, [x19]
  4103c4:	add	w6, w6, #0x3
  4103c8:	and	w6, w6, #0xfffffffc
  4103cc:	add	w6, w6, w20
  4103d0:	b	41039c <ferror@plt+0xe04c>
  4103d4:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  4103d8:	mov	w2, w1
  4103dc:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  4103e0:	add	x1, x1, #0x78
  4103e4:	ldr	x3, [x3, #3992]
  4103e8:	ldr	x0, [x3]
  4103ec:	bl	402320 <fprintf@plt>
  4103f0:	mov	w0, #0xffffffff            	// #-1
  4103f4:	b	4103a4 <ferror@plt+0xe054>
  4103f8:	mov	w4, #0x0                   	// #0
  4103fc:	mov	x3, #0x0                   	// #0
  410400:	b	410358 <ferror@plt+0xe008>
  410404:	nop
  410408:	stp	x29, x30, [sp, #-32]!
  41040c:	mov	w4, #0x1                   	// #1
  410410:	mov	x29, sp
  410414:	strb	w3, [sp, #31]
  410418:	add	x3, sp, #0x1f
  41041c:	bl	410358 <ferror@plt+0xe008>
  410420:	ldp	x29, x30, [sp], #32
  410424:	ret
  410428:	stp	x29, x30, [sp, #-32]!
  41042c:	mov	w4, #0x2                   	// #2
  410430:	mov	x29, sp
  410434:	strh	w3, [sp, #30]
  410438:	add	x3, sp, #0x1e
  41043c:	bl	410358 <ferror@plt+0xe008>
  410440:	ldp	x29, x30, [sp], #32
  410444:	ret
  410448:	stp	x29, x30, [sp, #-32]!
  41044c:	mov	w4, #0x4                   	// #4
  410450:	mov	x29, sp
  410454:	str	w3, [sp, #28]
  410458:	add	x3, sp, #0x1c
  41045c:	bl	410358 <ferror@plt+0xe008>
  410460:	ldp	x29, x30, [sp], #32
  410464:	ret
  410468:	stp	x29, x30, [sp, #-32]!
  41046c:	mov	w4, #0x8                   	// #8
  410470:	mov	x29, sp
  410474:	str	x3, [sp, #24]
  410478:	add	x3, sp, #0x18
  41047c:	bl	410358 <ferror@plt+0xe008>
  410480:	ldp	x29, x30, [sp], #32
  410484:	ret
  410488:	stp	x29, x30, [sp, #-48]!
  41048c:	mov	x29, sp
  410490:	stp	x19, x20, [sp, #16]
  410494:	mov	x19, x3
  410498:	mov	x20, x0
  41049c:	mov	x0, x3
  4104a0:	stp	x21, x22, [sp, #32]
  4104a4:	mov	w21, w1
  4104a8:	mov	w22, w2
  4104ac:	bl	401db0 <strlen@plt>
  4104b0:	mov	x3, x19
  4104b4:	mov	x4, x0
  4104b8:	mov	w2, w22
  4104bc:	mov	w1, w21
  4104c0:	mov	x0, x20
  4104c4:	add	w4, w4, #0x1
  4104c8:	ldp	x19, x20, [sp, #16]
  4104cc:	ldp	x21, x22, [sp, #32]
  4104d0:	ldp	x29, x30, [sp], #48
  4104d4:	b	410358 <ferror@plt+0xe008>
  4104d8:	stp	x29, x30, [sp, #-48]!
  4104dc:	mov	x29, sp
  4104e0:	stp	x19, x20, [sp, #16]
  4104e4:	mov	x19, x0
  4104e8:	ldr	w0, [x0]
  4104ec:	add	w20, w3, #0x3
  4104f0:	stp	x21, x22, [sp, #32]
  4104f4:	add	w0, w0, #0x3
  4104f8:	and	w20, w20, #0xfffffffc
  4104fc:	and	w0, w0, #0xfffffffc
  410500:	mov	w21, w3
  410504:	mov	w3, w1
  410508:	mov	x1, x2
  41050c:	add	w2, w0, w20
  410510:	cmp	w2, w3
  410514:	b.hi	410570 <ferror@plt+0xe220>  // b.pmore
  410518:	sxtw	x22, w21
  41051c:	add	x0, x19, w0, uxtw
  410520:	mov	x2, x22
  410524:	bl	401d70 <memcpy@plt>
  410528:	ldr	w0, [x19]
  41052c:	mov	w1, #0x0                   	// #0
  410530:	sub	w2, w20, w21
  410534:	add	w0, w0, #0x3
  410538:	and	x0, x0, #0xfffffffc
  41053c:	add	x0, x0, x22
  410540:	add	x0, x19, x0
  410544:	bl	401f80 <memset@plt>
  410548:	ldr	w1, [x19]
  41054c:	mov	w0, #0x0                   	// #0
  410550:	add	w1, w1, #0x3
  410554:	and	w1, w1, #0xfffffffc
  410558:	add	w1, w1, w20
  41055c:	str	w1, [x19]
  410560:	ldp	x19, x20, [sp, #16]
  410564:	ldp	x21, x22, [sp, #32]
  410568:	ldp	x29, x30, [sp], #48
  41056c:	ret
  410570:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  410574:	mov	w2, w3
  410578:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  41057c:	add	x1, x1, #0xa8
  410580:	ldr	x0, [x0, #3992]
  410584:	ldr	x0, [x0]
  410588:	bl	402320 <fprintf@plt>
  41058c:	mov	w0, #0xffffffff            	// #-1
  410590:	b	410560 <ferror@plt+0xe210>
  410594:	nop
  410598:	stp	x29, x30, [sp, #-32]!
  41059c:	mov	w4, #0x0                   	// #0
  4105a0:	mov	x3, #0x0                   	// #0
  4105a4:	mov	x29, sp
  4105a8:	str	x19, [sp, #16]
  4105ac:	ldr	w19, [x0]
  4105b0:	add	w19, w19, #0x3
  4105b4:	and	x19, x19, #0xfffffffc
  4105b8:	add	x19, x0, x19
  4105bc:	bl	410358 <ferror@plt+0xe008>
  4105c0:	mov	x0, x19
  4105c4:	ldr	x19, [sp, #16]
  4105c8:	ldp	x29, x30, [sp], #32
  4105cc:	ret
  4105d0:	mov	x2, x0
  4105d4:	ldr	w0, [x0]
  4105d8:	add	w3, w0, #0x3
  4105dc:	and	x3, x3, #0xfffffffc
  4105e0:	add	x2, x2, x3
  4105e4:	sub	x2, x2, x1
  4105e8:	strh	w2, [x1]
  4105ec:	ret
  4105f0:	stp	x29, x30, [sp, #-48]!
  4105f4:	mov	x29, sp
  4105f8:	stp	x19, x20, [sp, #16]
  4105fc:	mov	x20, x0
  410600:	ldr	w19, [x0]
  410604:	stp	x21, x22, [sp, #32]
  410608:	mov	w21, w1
  41060c:	add	w19, w19, #0x3
  410610:	and	x19, x19, #0xfffffffc
  410614:	mov	w22, w2
  410618:	add	x19, x0, x19
  41061c:	bl	410358 <ferror@plt+0xe008>
  410620:	mov	w2, w22
  410624:	mov	w1, w21
  410628:	mov	x0, x20
  41062c:	bl	410598 <ferror@plt+0xe248>
  410630:	mov	x0, x19
  410634:	ldp	x19, x20, [sp, #16]
  410638:	ldp	x21, x22, [sp, #32]
  41063c:	ldp	x29, x30, [sp], #48
  410640:	ret
  410644:	nop
  410648:	stp	x29, x30, [sp, #-32]!
  41064c:	mov	x29, sp
  410650:	ldr	w2, [x0]
  410654:	ldrh	w3, [x1]
  410658:	add	w2, w2, #0x3
  41065c:	str	x19, [sp, #16]
  410660:	and	x2, x2, #0xfffffffc
  410664:	add	w3, w3, #0x3
  410668:	add	x2, x0, x2
  41066c:	and	x3, x3, #0x1fffc
  410670:	sub	x2, x2, x1
  410674:	mov	x19, x0
  410678:	strh	w2, [x1]
  41067c:	add	x1, x1, x3
  410680:	bl	4105d0 <ferror@plt+0xe280>
  410684:	ldr	w0, [x19]
  410688:	ldr	x19, [sp, #16]
  41068c:	ldp	x29, x30, [sp], #32
  410690:	ret
  410694:	nop
  410698:	ldrh	w4, [x0]
  41069c:	mov	x5, x0
  4106a0:	add	w4, w4, #0x3
  4106a4:	and	w4, w4, #0xfffffffc
  4106a8:	add	w0, w4, #0x8
  4106ac:	cmp	w0, w1
  4106b0:	b.hi	4106e4 <ferror@plt+0xe394>  // b.pmore
  4106b4:	add	x1, x5, w4, uxtw
  4106b8:	mov	w6, #0x8                   	// #8
  4106bc:	mov	w0, #0x0                   	// #0
  4106c0:	strh	w2, [x1, #2]
  4106c4:	strh	w6, [x5, w4, uxtw]
  4106c8:	str	w3, [x1, #4]
  4106cc:	ldrh	w1, [x5]
  4106d0:	add	w1, w1, #0x3
  4106d4:	and	w1, w1, #0xfffffffc
  4106d8:	add	w1, w1, #0x8
  4106dc:	strh	w1, [x5]
  4106e0:	ret
  4106e4:	stp	x29, x30, [sp, #-16]!
  4106e8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4106ec:	mov	w2, w1
  4106f0:	mov	x29, sp
  4106f4:	ldr	x0, [x0, #3992]
  4106f8:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  4106fc:	add	x1, x1, #0xd8
  410700:	ldr	x0, [x0]
  410704:	bl	402320 <fprintf@plt>
  410708:	mov	w0, #0xffffffff            	// #-1
  41070c:	ldp	x29, x30, [sp], #16
  410710:	ret
  410714:	nop
  410718:	stp	x29, x30, [sp, #-32]!
  41071c:	mov	x29, sp
  410720:	stp	x19, x20, [sp, #16]
  410724:	mov	x20, x0
  410728:	add	w0, w4, #0x7
  41072c:	and	w0, w0, #0xfffffffc
  410730:	ldrh	w5, [x20]
  410734:	add	w5, w5, #0x3
  410738:	and	w5, w5, #0xfffffffc
  41073c:	add	w0, w0, w5
  410740:	cmp	w0, w1
  410744:	b.hi	4107a0 <ferror@plt+0xe450>  // b.pmore
  410748:	add	x0, x20, w5, uxtw
  41074c:	add	w19, w4, #0x4
  410750:	and	w19, w19, #0xffff
  410754:	strh	w2, [x0, #2]
  410758:	strh	w19, [x20, w5, uxtw]
  41075c:	cbnz	w4, 41078c <ferror@plt+0xe43c>
  410760:	ldrh	w1, [x20]
  410764:	add	w19, w19, #0x3
  410768:	and	w19, w19, #0xfffffffc
  41076c:	mov	w0, #0x0                   	// #0
  410770:	add	w1, w1, #0x3
  410774:	and	w1, w1, #0xfffffffc
  410778:	add	w19, w1, w19
  41077c:	strh	w19, [x20]
  410780:	ldp	x19, x20, [sp, #16]
  410784:	ldp	x29, x30, [sp], #32
  410788:	ret
  41078c:	sxtw	x2, w4
  410790:	mov	x1, x3
  410794:	add	x0, x0, #0x4
  410798:	bl	401d70 <memcpy@plt>
  41079c:	b	410760 <ferror@plt+0xe410>
  4107a0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4107a4:	mov	w2, w1
  4107a8:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  4107ac:	add	x1, x1, #0x110
  4107b0:	ldr	x0, [x0, #3992]
  4107b4:	ldr	x0, [x0]
  4107b8:	bl	402320 <fprintf@plt>
  4107bc:	mov	w0, #0xffffffff            	// #-1
  4107c0:	b	410780 <ferror@plt+0xe430>
  4107c4:	nop
  4107c8:	stp	x29, x30, [sp, #-32]!
  4107cc:	mov	w4, #0x1                   	// #1
  4107d0:	mov	x29, sp
  4107d4:	strb	w3, [sp, #31]
  4107d8:	add	x3, sp, #0x1f
  4107dc:	bl	410718 <ferror@plt+0xe3c8>
  4107e0:	ldp	x29, x30, [sp], #32
  4107e4:	ret
  4107e8:	stp	x29, x30, [sp, #-32]!
  4107ec:	mov	w4, #0x2                   	// #2
  4107f0:	mov	x29, sp
  4107f4:	strh	w3, [sp, #30]
  4107f8:	add	x3, sp, #0x1e
  4107fc:	bl	410718 <ferror@plt+0xe3c8>
  410800:	ldp	x29, x30, [sp], #32
  410804:	ret
  410808:	stp	x29, x30, [sp, #-32]!
  41080c:	mov	w4, #0x8                   	// #8
  410810:	mov	x29, sp
  410814:	str	x3, [sp, #24]
  410818:	add	x3, sp, #0x18
  41081c:	bl	410718 <ferror@plt+0xe3c8>
  410820:	ldp	x29, x30, [sp], #32
  410824:	ret
  410828:	stp	x29, x30, [sp, #-32]!
  41082c:	mov	w4, #0x0                   	// #0
  410830:	mov	x3, #0x0                   	// #0
  410834:	mov	x29, sp
  410838:	ldrh	w5, [x0]
  41083c:	str	x19, [sp, #16]
  410840:	add	w5, w5, #0x3
  410844:	and	x5, x5, #0x1fffc
  410848:	add	x19, x0, x5
  41084c:	bl	410718 <ferror@plt+0xe3c8>
  410850:	ldrh	w1, [x19, #2]
  410854:	mov	x0, x19
  410858:	orr	w1, w1, #0xffff8000
  41085c:	strh	w1, [x19, #2]
  410860:	ldr	x19, [sp, #16]
  410864:	ldp	x29, x30, [sp], #32
  410868:	ret
  41086c:	nop
  410870:	ldrh	w2, [x0]
  410874:	add	w2, w2, #0x3
  410878:	and	x2, x2, #0x1fffc
  41087c:	add	x2, x0, x2
  410880:	sub	x2, x2, x1
  410884:	strh	w2, [x1]
  410888:	ldrh	w0, [x0]
  41088c:	ret
  410890:	stp	x29, x30, [sp, #-64]!
  410894:	mov	x29, sp
  410898:	stp	x21, x22, [sp, #32]
  41089c:	mov	w21, w1
  4108a0:	add	w1, w1, #0x1
  4108a4:	and	w22, w4, #0xffff
  4108a8:	stp	x19, x20, [sp, #16]
  4108ac:	mov	w19, w3
  4108b0:	mov	x20, x2
  4108b4:	sbfiz	x2, x1, #3, #32
  4108b8:	mov	w1, #0x0                   	// #0
  4108bc:	str	x23, [sp, #48]
  4108c0:	mov	x23, x0
  4108c4:	bl	401f80 <memset@plt>
  4108c8:	mvn	w1, w22
  4108cc:	cmp	w19, #0x3
  4108d0:	b.gt	4108e4 <ferror@plt+0xe594>
  4108d4:	b	410938 <ferror@plt+0xe5e8>
  4108d8:	add	x20, x20, w5, uxtw
  4108dc:	cmp	w19, #0x3
  4108e0:	b.le	410938 <ferror@plt+0xe5e8>
  4108e4:	ldrh	w4, [x20]
  4108e8:	add	w5, w4, #0x3
  4108ec:	cmp	w4, #0x3
  4108f0:	and	w5, w5, #0xfffffffc
  4108f4:	mov	w3, w4
  4108f8:	b.ls	410958 <ferror@plt+0xe608>  // b.plast
  4108fc:	cmp	w19, w4
  410900:	b.lt	410958 <ferror@plt+0xe608>  // b.tstop
  410904:	ldrh	w4, [x20, #2]
  410908:	sub	w19, w19, w5
  41090c:	and	w4, w1, w4
  410910:	and	x2, x4, #0xffff
  410914:	cmp	w21, w4, uxth
  410918:	b.lt	4108d8 <ferror@plt+0xe588>  // b.tstop
  41091c:	ldr	x0, [x23, x2, lsl #3]
  410920:	cbnz	x0, 4108d8 <ferror@plt+0xe588>
  410924:	str	x20, [x23, x2, lsl #3]
  410928:	cmp	w19, #0x3
  41092c:	add	x20, x20, w5, uxtw
  410930:	b.gt	4108e4 <ferror@plt+0xe594>
  410934:	nop
  410938:	cbnz	w19, 410954 <ferror@plt+0xe604>
  41093c:	mov	w0, #0x0                   	// #0
  410940:	ldp	x19, x20, [sp, #16]
  410944:	ldp	x21, x22, [sp, #32]
  410948:	ldr	x23, [sp, #48]
  41094c:	ldp	x29, x30, [sp], #64
  410950:	ret
  410954:	ldrh	w3, [x20]
  410958:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  41095c:	mov	w2, w19
  410960:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  410964:	add	x1, x1, #0x148
  410968:	ldr	x0, [x0, #3992]
  41096c:	ldr	x0, [x0]
  410970:	bl	402320 <fprintf@plt>
  410974:	mov	w0, #0x0                   	// #0
  410978:	ldp	x19, x20, [sp, #16]
  41097c:	ldp	x21, x22, [sp, #32]
  410980:	ldr	x23, [sp, #48]
  410984:	ldp	x29, x30, [sp], #64
  410988:	ret
  41098c:	nop
  410990:	mov	w4, #0x0                   	// #0
  410994:	b	410890 <ferror@plt+0xe540>
  410998:	b	4109d0 <ferror@plt+0xe680>
  41099c:	ldrh	w4, [x1]
  4109a0:	add	w5, w4, #0x3
  4109a4:	cmp	w4, #0x3
  4109a8:	and	w5, w5, #0xfffffffc
  4109ac:	mov	w3, w4
  4109b0:	b.ls	4109e8 <ferror@plt+0xe698>  // b.plast
  4109b4:	cmp	w2, w4
  4109b8:	b.lt	4109e8 <ferror@plt+0xe698>  // b.tstop
  4109bc:	ldrh	w3, [x1, #2]
  4109c0:	sub	w2, w2, w5
  4109c4:	cmp	w3, w0
  4109c8:	b.eq	410a14 <ferror@plt+0xe6c4>  // b.none
  4109cc:	add	x1, x1, w5, uxtw
  4109d0:	cmp	w2, #0x3
  4109d4:	b.gt	41099c <ferror@plt+0xe64c>
  4109d8:	mov	x0, #0x0                   	// #0
  4109dc:	cbnz	w2, 4109e4 <ferror@plt+0xe694>
  4109e0:	ret
  4109e4:	ldrh	w3, [x1]
  4109e8:	stp	x29, x30, [sp, #-16]!
  4109ec:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4109f0:	adrp	x1, 413000 <ferror@plt+0x10cb0>
  4109f4:	mov	x29, sp
  4109f8:	ldr	x0, [x0, #3992]
  4109fc:	add	x1, x1, #0x148
  410a00:	ldr	x0, [x0]
  410a04:	bl	402320 <fprintf@plt>
  410a08:	mov	x0, #0x0                   	// #0
  410a0c:	ldp	x29, x30, [sp], #16
  410a10:	ret
  410a14:	mov	x0, x1
  410a18:	ret
  410a1c:	nop
  410a20:	ldrh	w5, [x2]
  410a24:	sub	x5, x5, #0x4
  410a28:	cmp	x5, w3, sxtw
  410a2c:	b.cc	410a7c <ferror@plt+0xe72c>  // b.lo, b.ul, b.last
  410a30:	add	w4, w3, #0x3
  410a34:	and	x4, x4, #0xfffffffc
  410a38:	add	x4, x4, #0x4
  410a3c:	cmp	x5, x4
  410a40:	b.cs	410a68 <ferror@plt+0xe718>  // b.hs, b.nlast
  410a44:	stp	x29, x30, [sp, #-16]!
  410a48:	add	w2, w1, #0x1
  410a4c:	mov	w1, #0x0                   	// #0
  410a50:	mov	x29, sp
  410a54:	sbfiz	x2, x2, #3, #32
  410a58:	bl	401f80 <memset@plt>
  410a5c:	mov	w0, #0x0                   	// #0
  410a60:	ldp	x29, x30, [sp], #16
  410a64:	ret
  410a68:	ldrh	w3, [x2, x4]
  410a6c:	add	x2, x2, x4
  410a70:	add	x2, x2, #0x4
  410a74:	sub	w3, w3, #0x4
  410a78:	b	410990 <ferror@plt+0xe640>
  410a7c:	mov	w0, #0xffffffff            	// #-1
  410a80:	ret
  410a84:	nop
  410a88:	stp	x29, x30, [sp, #-64]!
  410a8c:	mov	x29, sp
  410a90:	stp	x19, x20, [sp, #16]
  410a94:	adrp	x20, 426000 <ferror@plt+0x23cb0>
  410a98:	add	x20, x20, #0xd08
  410a9c:	stp	x21, x22, [sp, #32]
  410aa0:	adrp	x21, 426000 <ferror@plt+0x23cb0>
  410aa4:	add	x21, x21, #0xd00
  410aa8:	sub	x20, x20, x21
  410aac:	mov	w22, w0
  410ab0:	stp	x23, x24, [sp, #48]
  410ab4:	mov	x23, x1
  410ab8:	mov	x24, x2
  410abc:	bl	401d30 <memcpy@plt-0x40>
  410ac0:	cmp	xzr, x20, asr #3
  410ac4:	b.eq	410af0 <ferror@plt+0xe7a0>  // b.none
  410ac8:	asr	x20, x20, #3
  410acc:	mov	x19, #0x0                   	// #0
  410ad0:	ldr	x3, [x21, x19, lsl #3]
  410ad4:	mov	x2, x24
  410ad8:	add	x19, x19, #0x1
  410adc:	mov	x1, x23
  410ae0:	mov	w0, w22
  410ae4:	blr	x3
  410ae8:	cmp	x20, x19
  410aec:	b.ne	410ad0 <ferror@plt+0xe780>  // b.any
  410af0:	ldp	x19, x20, [sp, #16]
  410af4:	ldp	x21, x22, [sp, #32]
  410af8:	ldp	x23, x24, [sp, #48]
  410afc:	ldp	x29, x30, [sp], #64
  410b00:	ret
  410b04:	nop
  410b08:	ret

Disassembly of section .fini:

0000000000410b0c <.fini>:
  410b0c:	stp	x29, x30, [sp, #-16]!
  410b10:	mov	x29, sp
  410b14:	ldp	x29, x30, [sp], #16
  410b18:	ret
