Analysis & Synthesis report for greenscreen
Wed Mar 28 15:41:22 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |greenscreen|display1:display|i2c_touch_config:touch|c_state
 11. State Machine - |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|c_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for display1:display|i2c_touch_config:touch
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller
 22. Parameter Settings for User Entity Instance: display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 23. Parameter Settings for User Entity Instance: display1:display|vga_controller:vga
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Port Connectivity Checks: "display1:display|vga_controller:vga"
 26. Port Connectivity Checks: "display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller"
 27. Port Connectivity Checks: "display1:display|i2c_touch_config:touch"
 28. Port Connectivity Checks: "display1:display"
 29. Port Connectivity Checks: "PLL33:pll"
 30. SignalTap II Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 33. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 28 15:41:22 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; greenscreen                                 ;
; Top-level Entity Name           ; greenscreen                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 790                                         ;
; Total pins                      ; 151                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 256                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; greenscreen        ; greenscreen        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; i2c_touch_config.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v                                                 ;             ;
; PLL33.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33.v                                                            ; PLL33       ;
; PLL33/PLL33_0002.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v                                                 ; PLL33       ;
; greenscreen.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v                                                      ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                     ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; db/altsyncram_a884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/altsyncram_a884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                   ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                        ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sld117059c3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 495            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 601            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 143            ;
;     -- 5 input functions                    ; 102            ;
;     -- 4 input functions                    ; 96             ;
;     -- <=3 input functions                  ; 258            ;
;                                             ;                ;
; Dedicated logic registers                   ; 790            ;
;                                             ;                ;
; I/O pins                                    ; 151            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 256            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 474            ;
; Total fan-out                               ; 5258           ;
; Average fan-out                             ; 3.05           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |greenscreen                                                                                                                            ; 601 (0)             ; 790 (0)                   ; 256               ; 0          ; 151  ; 0            ; |greenscreen                                                                                                                                                                                                                                                                                                                                            ; greenscreen                       ; work         ;
;    |PLL33:pll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|PLL33:pll                                                                                                                                                                                                                                                                                                                                  ; PLL33                             ; PLL33        ;
;       |PLL33_0002:pll33_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|PLL33:pll|PLL33_0002:pll33_inst                                                                                                                                                                                                                                                                                                            ; PLL33_0002                        ; PLL33        ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                    ; altera_pll                        ; work         ;
;    |display1:display|                                                                                                                   ; 307 (3)             ; 412 (27)                  ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display                                                                                                                                                                                                                                                                                                                           ; display1                          ; work         ;
;       |i2c_touch_config:touch|                                                                                                          ; 256 (101)           ; 358 (289)                 ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display|i2c_touch_config:touch                                                                                                                                                                                                                                                                                                    ; i2c_touch_config                  ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                                                                                         ; 155 (40)            ; 69 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                               ; i2c_master_byte_ctrl              ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                                                                                        ; 115 (115)           ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                            ; i2c_master_bit_ctrl               ; work         ;
;       |vga_controller:vga|                                                                                                              ; 48 (48)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|display1:display|vga_controller:vga                                                                                                                                                                                                                                                                                                        ; vga_controller                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 201 (2)             ; 287 (3)                   ; 256               ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 199 (0)             ; 284 (0)                   ; 256               ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 199 (67)            ; 284 (82)                  ; 256               ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a884:auto_generated                                                                                                                                                 ; altsyncram_a884                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 28 (9)              ; 46 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |greenscreen|PLL33:pll                                                                                                                                                                                                                                                           ; PLL33.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greenscreen|display1:display|i2c_touch_config:touch|c_state                                                                                       ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|c_state             ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                     ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; display1:display|i2c_touch_config:touch|c_state.0000 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0001 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0010 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0011 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0100 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0101 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0110 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.0111 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.1000 ; yes                                                              ; yes                                        ;
; display1:display|i2c_touch_config:touch|c_state.1001 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 10            ;                                                                  ;                                            ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display1:display|i2c_touch_config:touch|txr[1..3,7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; display1:display|i2c_touch_config:touch|txr[5,6]                                                                                                                                       ; Merged with display1:display|i2c_touch_config:touch|txr[4]                                                                                                                                         ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                   ; Merged with display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                   ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                   ; Merged with display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                   ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; display1:display|i2c_touch_config:touch|c_state~14                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; display1:display|i2c_touch_config:touch|c_state~15                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; display1:display|i2c_touch_config:touch|c_state~16                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; display1:display|i2c_touch_config:touch|c_state~17                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; display1:display|i2c_touch_config:touch|cnt[7..9]                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display1:display|i2c_touch_config:touch|cnt[9]                                                                                                               ; Lost Fanouts              ; display1:display|i2c_touch_config:touch|cnt[8],                                                                                                               ;
;                                                                                                                                                              ;                           ; display1:display|i2c_touch_config:touch|cnt[7]                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 790   ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 228   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 576   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                            ; 6       ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                         ; 3       ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                          ; 3       ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                                                                            ; 1       ;
; display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |greenscreen|display1:display|vga_controller:vga|display_col[1]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |greenscreen|display1:display|vga_controller:vga|display_row[3]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                                                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|read_cnt[4]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|cnt[7]                                                                                                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |greenscreen|display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |greenscreen|display1:display|green                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |greenscreen|display1:display|i2c_touch_config:touch|Selector24                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |greenscreen|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |greenscreen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for display1:display|i2c_touch_config:touch ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000     ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001     ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1] ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al           ;
+------------------------------+-------+------+------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 33.000000 MHz          ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                  ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                  ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                  ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                  ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                  ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                         ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                         ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                         ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                         ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                         ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                         ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                         ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                         ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                         ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                         ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                         ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                         ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                         ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                         ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                         ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                         ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                         ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                         ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display1:display|vga_controller:vga ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; HOR_FIELD      ; 779   ; Signed Integer                                          ;
; HOR_STR_SYNC   ; 1009  ; Signed Integer                                          ;
; HOR_STP_SYNC   ; 1039  ; Signed Integer                                          ;
; HOR_TOTAL      ; 1055  ; Signed Integer                                          ;
; VER_FIELD      ; 479   ; Signed Integer                                          ;
; VER_STR_SYNC   ; 501   ; Signed Integer                                          ;
; VER_STP_SYNC   ; 514   ; Signed Integer                                          ;
; VER_TOTAL      ; 524   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 2                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display|vga_controller:vga"                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; display_col ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "display_col[11..1]" have no fanouts ;
; display_col ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; display_row ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "display_row[10..1]" have no fanouts ;
; display_row ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                        ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display|i2c_touch_config:touch"                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oREG_X1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oREG_Y1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oREG_GESTURE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oREG_X2          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_Y2          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_X3          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_Y3          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_X4          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_Y4          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_X5          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oREG_Y5          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display1:display"                                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VGA_SYNC_N            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; MTL2MTL_TOUCH_I2C_SCL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; MTL2MTL_TOUCH_I2C_SDA ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL33:pll"                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 2                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 412                         ;
;     CLR               ; 42                          ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 265                         ;
;     ENA CLR           ; 19                          ;
;     ENA CLR SCLR      ; 21                          ;
;     SCLR              ; 23                          ;
;     SLD               ; 2                           ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 19                          ;
; arriav_lcell_comb     ; 308                         ;
;     arith             ; 46                          ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 260                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 53                          ;
;         5 data inputs ; 55                          ;
;         6 data inputs ; 72                          ;
; boundary_port         ; 152                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.51                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 287                                                    ;
;     CLR               ; 7                                                      ;
;     CLR SLD           ; 29                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 38                                                     ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR              ; 1                                                      ;
;     SCLR SLD          ; 4                                                      ;
;     SLD               ; 1                                                      ;
;     plain             ; 38                                                     ;
; arriav_lcell_comb     ; 201                                                    ;
;     arith             ; 68                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 64                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 133                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 9                                                      ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 21                                                     ;
;         5 data inputs ; 24                                                     ;
;         6 data inputs ; 58                                                     ;
; boundary_port         ; 92                                                     ;
; stratixv_ram_block    ; 2                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.70                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 17                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 22                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                             ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                              ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+
; CLOCK_50                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                       ; N/A     ;
; KEY[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                         ; N/A     ;
; KEY[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                         ; N/A     ;
; display1:display|i2c_touch_config:touch|oREADY ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display1:display|i2c_touch_config:touch|oREADY ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC            ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar 28 15:40:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 640
Info (12021): Found 1 design units, including 1 entities, in source file pll33.v
    Info (12023): Found entity 1: PLL33 File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v
    Info (12023): Found entity 1: PLL33_0002 File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v Line: 2
Warning (12125): Using design file greenscreen.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: greenscreen File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 6
    Info (12023): Found entity 2: vga_controller File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 98
    Info (12023): Found entity 3: display1 File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 179
Warning (10236): Verilog HDL Implicit Net warning at greenscreen.v(229): created implicit net for "display_col" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at greenscreen.v(229): created implicit net for "display_row" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 229
Info (12127): Elaborating entity "greenscreen" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at greenscreen.v(15) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
Warning (10034): Output port "DRAM_BA" at greenscreen.v(16) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 16
Warning (10034): Output port "VGA_B" at greenscreen.v(45) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
Warning (10034): Output port "VGA_G" at greenscreen.v(48) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
Warning (10034): Output port "VGA_R" at greenscreen.v(50) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
Warning (10034): Output port "DRAM_CAS_N" at greenscreen.v(17) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 17
Warning (10034): Output port "DRAM_CKE" at greenscreen.v(18) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 18
Warning (10034): Output port "DRAM_CLK" at greenscreen.v(19) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 19
Warning (10034): Output port "DRAM_CS_N" at greenscreen.v(20) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at greenscreen.v(22) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 22
Warning (10034): Output port "DRAM_RAS_N" at greenscreen.v(23) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 23
Warning (10034): Output port "DRAM_UDQM" at greenscreen.v(24) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 24
Warning (10034): Output port "DRAM_WE_N" at greenscreen.v(25) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 25
Warning (10034): Output port "FPGA_I2C_SCLK" at greenscreen.v(28) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 28
Warning (10034): Output port "TD_RESET_N" at greenscreen.v(41) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 41
Warning (10034): Output port "VGA_BLANK_N" at greenscreen.v(46) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 46
Warning (10034): Output port "VGA_CLK" at greenscreen.v(47) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 47
Warning (10034): Output port "VGA_HS" at greenscreen.v(49) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 49
Warning (10034): Output port "VGA_SYNC_N" at greenscreen.v(51) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 51
Warning (10034): Output port "VGA_VS" at greenscreen.v(52) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 52
Warning (10034): Output port "D5M_RESET_N" at greenscreen.v(59) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 59
Warning (10034): Output port "D5M_SCLK" at greenscreen.v(60) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 60
Warning (10034): Output port "D5M_TRIGGER" at greenscreen.v(63) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 63
Warning (10034): Output port "D5M_XCLKIN" at greenscreen.v(64) has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 64
Info (12128): Elaborating entity "PLL33" for hierarchy "PLL33:pll" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 85
Info (12128): Elaborating entity "PLL33_0002" for hierarchy "PLL33:pll|PLL33_0002:pll33_inst" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL33:pll|PLL33_0002:pll33_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/PLL33/PLL33_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "display1" for hierarchy "display1:display" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(217): object "vierkantjeX" assigned a value but never read File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at greenscreen.v(218): object "vierkantjeY" assigned a value but never read File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 218
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "display1:display|i2c_touch_config:touch" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "display1:display|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "vga_controller" for hierarchy "display1:display|vga_controller:vga" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 229
Warning (10230): Verilog HDL assignment warning at greenscreen.v(132): truncated value with size 32 to match size of target (12) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 132
Warning (10230): Verilog HDL assignment warning at greenscreen.v(140): truncated value with size 32 to match size of target (11) File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf
    Info (12023): Found entity 1: altsyncram_a884 File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/altsyncram_a884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.28.15:41:05 Progress: Loading sld117059c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/db/ip/sld117059c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "display1:display|i2c_touch_config:touch|I2C_SDAT~synth" feeding internal logic into a wire File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 38
    Warning (13049): Converted tri-state buffer "display1:display|i2c_touch_config:touch|scl_pad_i" feeding internal logic into a wire File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 41
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "MTL2MTL_TOUCH_I2C_SDA" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 21
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 29
    Warning (13040): bidirectional pin "D5M_SDATA" has no driver File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 15
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 16
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 16
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 17
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 18
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 20
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 22
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 24
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 25
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 28
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 41
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 45
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 46
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 47
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 48
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 49
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 50
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 51
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 52
    Warning (13410): Pin "D5M_RESET_N" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 59
    Warning (13410): Pin "D5M_SCLK" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 60
    Warning (13410): Pin "D5M_TRIGGER" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 63
    Warning (13410): Pin "D5M_XCLKIN" is stuck at GND File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 64
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|done" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|i2c_al" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|sto" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|rd" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|wr" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|sta" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "display1:display|i2c_touch_config:touch|ack" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/i2c_touch_config.v Line: 80
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 36 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 32
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 32
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 32
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 35
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 38
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 39
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 40
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 42
    Warning (15610): No output dependent on input pin "D5M_D[0]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[1]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[2]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[3]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[4]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[5]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[6]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[7]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[8]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[9]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[10]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_D[11]" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 55
    Warning (15610): No output dependent on input pin "D5M_FVAL" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 56
    Warning (15610): No output dependent on input pin "D5M_LVAL" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 57
    Warning (15610): No output dependent on input pin "D5M_PIXCLK" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 58
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 62
    Warning (15610): No output dependent on input pin "MTL2MTL_TOUCH_INT_n" File: C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.v Line: 74
Info (21057): Implemented 1275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 49 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 1116 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings
    Info: Peak virtual memory: 840 megabytes
    Info: Processing ended: Wed Mar 28 15:41:22 2018
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ruben/Desktop/SoCLab/Projects/greenscreen/greenscreen.map.smsg.


